Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Feb  3 23:45:10 2023
| Host         : coding running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file noelvmp_timing_summary_routed.rpt -pb noelvmp_timing_summary_routed.pb -rpx noelvmp_timing_summary_routed.rpx
| Design       : noelvmp
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 117 register/latch pins with no clock driven by root clock pin: core0/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/u0/TCK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 342 pins that are not constrained for maximum delay. (HIGH)

 There are 928 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.277        0.000                      0                55005        0.012        0.000                      0                55005        3.000        0.000                       0                 18965  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
eth_rx_clk          {0.000 20.000}     40.000          25.000          
eth_tx_clk          {0.000 20.000}     40.000          25.000          
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  CLKFBIN           {0.000 5.000}      10.000          100.000         
  clkm_clockers     {0.000 12.500}     25.000          40.000          
  eth_ref_clockers  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rx_clk               34.365        0.000                      0                  327        0.121        0.000                      0                  327       19.500        0.000                       0                   160  
eth_tx_clk               32.624        0.000                      0                  306        0.122        0.000                      0                  306       19.500        0.000                       0                   160  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                             8.751        0.000                       0                     2  
  clkm_clockers           1.277        0.000                      0                54332        0.012        0.000                      0                54332       11.250        0.000                       0                 18640  
  eth_ref_clockers                                                                                                                                                   37.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkm_clockers      clkm_clockers           14.259        0.000                      0                   40        2.886        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.058ns (19.895%)  route 4.260ns (80.105%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 45.087 - 40.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.882     5.467    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X0Y22          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.923 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/Q
                         net (fo=56, routed)          1.439     7.361    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rx_state][0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.513 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2/O
                         net (fo=7, routed)           0.467     7.980    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.326     8.306 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.140     9.446    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          1.215    10.785    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X8Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682    45.087    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X8Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][2]/C
                         clock pessimism              0.267    45.354    
                         clock uncertainty           -0.035    45.319    
    SLICE_X8Y18          FDRE (Setup_fdre_C_CE)      -0.169    45.150    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][2]
  -------------------------------------------------------------------
                         required time                         45.150    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.058ns (19.895%)  route 4.260ns (80.105%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 45.087 - 40.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.882     5.467    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X0Y22          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.923 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/Q
                         net (fo=56, routed)          1.439     7.361    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rx_state][0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.513 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2/O
                         net (fo=7, routed)           0.467     7.980    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.326     8.306 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.140     9.446    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          1.215    10.785    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X8Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682    45.087    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X8Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][5]/C
                         clock pessimism              0.267    45.354    
                         clock uncertainty           -0.035    45.319    
    SLICE_X8Y18          FDRE (Setup_fdre_C_CE)      -0.169    45.150    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][5]
  -------------------------------------------------------------------
                         required time                         45.150    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.365ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.058ns (19.895%)  route 4.260ns (80.105%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 45.087 - 40.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.882     5.467    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X0Y22          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.923 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/Q
                         net (fo=56, routed)          1.439     7.361    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rx_state][0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.513 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2/O
                         net (fo=7, routed)           0.467     7.980    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.326     8.306 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.140     9.446    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          1.215    10.785    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X8Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.682    45.087    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X8Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][6]/C
                         clock pessimism              0.267    45.354    
                         clock uncertainty           -0.035    45.319    
    SLICE_X8Y18          FDRE (Setup_fdre_C_CE)      -0.169    45.150    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][6]
  -------------------------------------------------------------------
                         required time                         45.150    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 34.365    

Slack (MET) :             34.375ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][28]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.501ns (26.870%)  route 4.085ns (73.130%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 45.163 - 40.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.879     5.464    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X2Y24          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.478     5.942 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][28]/Q
                         net (fo=11, routed)          1.060     7.002    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/p_0_in13_in
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.324     7.326 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][0]_i_7/O
                         net (fo=1, routed)           0.828     8.154    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][0]_i_7_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.327     8.481 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][0]_i_3__0/O
                         net (fo=1, routed)           0.823     9.304    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][0]_i_3__0_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     9.428 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][0]_i_2__0/O
                         net (fo=2, routed)           0.953    10.381    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][0]_i_2__0_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I2_O)        0.124    10.505 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][2]_i_2/O
                         net (fo=1, routed)           0.421    10.926    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[status][2]
    SLICE_X4Y21          LUT6 (Prop_lut6_I4_O)        0.124    11.050 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][2]_i_1/O
                         net (fo=1, routed)           0.000    11.050    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][2]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.758    45.163    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X4Y21          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][2]/C
                         clock pessimism              0.267    45.430    
                         clock uncertainty           -0.035    45.395    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.031    45.426    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[status][2]
  -------------------------------------------------------------------
                         required time                         45.426    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                 34.375    

Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][13]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 1.058ns (21.369%)  route 3.893ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 45.167 - 40.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.882     5.467    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X0Y22          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.923 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/Q
                         net (fo=56, routed)          1.439     7.361    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rx_state][0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.513 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2/O
                         net (fo=7, routed)           0.467     7.980    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.326     8.306 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.140     9.446    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.848    10.418    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.762    45.167    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][13]/C
                         clock pessimism              0.267    45.434    
                         clock uncertainty           -0.035    45.399    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    45.194    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][13]
  -------------------------------------------------------------------
                         required time                         45.194    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                 34.776    

Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][16]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 1.058ns (21.369%)  route 3.893ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 45.167 - 40.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.882     5.467    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X0Y22          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.923 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/Q
                         net (fo=56, routed)          1.439     7.361    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rx_state][0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.513 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2/O
                         net (fo=7, routed)           0.467     7.980    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.326     8.306 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.140     9.446    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.848    10.418    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.762    45.167    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][16]/C
                         clock pessimism              0.267    45.434    
                         clock uncertainty           -0.035    45.399    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    45.194    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][16]
  -------------------------------------------------------------------
                         required time                         45.194    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                 34.776    

Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 1.058ns (21.369%)  route 3.893ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 45.167 - 40.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.882     5.467    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X0Y22          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.923 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/Q
                         net (fo=56, routed)          1.439     7.361    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rx_state][0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.513 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2/O
                         net (fo=7, routed)           0.467     7.980    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.326     8.306 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.140     9.446    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.848    10.418    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.762    45.167    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]/C
                         clock pessimism              0.267    45.434    
                         clock uncertainty           -0.035    45.399    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    45.194    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]
  -------------------------------------------------------------------
                         required time                         45.194    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                 34.776    

Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 1.058ns (21.369%)  route 3.893ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 45.167 - 40.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.882     5.467    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X0Y22          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.923 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/Q
                         net (fo=56, routed)          1.439     7.361    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rx_state][0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.513 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2/O
                         net (fo=7, routed)           0.467     7.980    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.326     8.306 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.140     9.446    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.848    10.418    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.762    45.167    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]/C
                         clock pessimism              0.267    45.434    
                         clock uncertainty           -0.035    45.399    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    45.194    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]
  -------------------------------------------------------------------
                         required time                         45.194    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                 34.776    

Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 1.058ns (21.369%)  route 3.893ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 45.167 - 40.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.882     5.467    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X0Y22          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.923 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/Q
                         net (fo=56, routed)          1.439     7.361    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rx_state][0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.513 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2/O
                         net (fo=7, routed)           0.467     7.980    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.326     8.306 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.140     9.446    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.848    10.418    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.762    45.167    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]/C
                         clock pessimism              0.267    45.434    
                         clock uncertainty           -0.035    45.399    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    45.194    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]
  -------------------------------------------------------------------
                         required time                         45.194    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                 34.776    

Slack (MET) :             34.776ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 1.058ns (21.369%)  route 3.893ns (78.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 45.167 - 40.000 ) 
    Source Clock Delay      (SCD):    5.467ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.488    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.882     5.467    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X0Y22          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.923 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/Q
                         net (fo=56, routed)          1.439     7.361    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[rx_state][0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.513 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2/O
                         net (fo=7, routed)           0.467     7.980    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[byte_count][8]_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.326     8.306 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2/O
                         net (fo=4, routed)           1.140     9.446    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[status][3]_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     9.570 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[dataout][31]_i_1/O
                         net (fo=32, routed)          0.848    10.418    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.314    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.762    45.167    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                         clock pessimism              0.267    45.434    
                         clock uncertainty           -0.035    45.399    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    45.194    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]
  -------------------------------------------------------------------
                         required time                         45.194    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                 34.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.666     1.573    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv_1
    SLICE_X3Y13          FDCE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.714 f  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/Q
                         net (fo=2, routed)           0.068     1.783    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r[2]
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout0/O
                         net (fo=1, routed)           0.000     1.828    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout0_n_0
    SLICE_X2Y13          FDPE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.942     2.094    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv_1
    SLICE_X2Y13          FDPE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv/C
                         clock pessimism             -0.508     1.586    
    SLICE_X2Y13          FDPE (Hold_fdpe_C_D)         0.120     1.706    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.661     1.568    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X7Y19          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][0]/Q
                         net (fo=1, routed)           0.087     1.796    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data_n_0_][0]
    SLICE_X6Y19          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.936     2.088    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X6Y19          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][0]/C
                         clock pessimism             -0.507     1.581    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.085     1.666    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][0]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][22]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.663     1.570    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X1Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][22]/Q
                         net (fo=2, routed)           0.111     1.822    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/d[22]
    SLICE_X3Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.938     2.090    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X3Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]/C
                         clock pessimism             -0.506     1.584    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.075     1.659    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][10]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.660     1.567    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X3Y21          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][10]/Q
                         net (fo=1, routed)           0.110     1.818    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data_n_0_][10]
    SLICE_X3Y20          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.936     2.088    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X3Y20          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][10]/C
                         clock pessimism             -0.506     1.582    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.070     1.652    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][10]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][17]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][21]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.657     1.564    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X0Y25          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][17]/Q
                         net (fo=2, routed)           0.098     1.803    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/p_33_in
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.048     1.851 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[crc][21]_i_1/O
                         net (fo=1, routed)           0.000     1.851    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rin[crc][21]
    SLICE_X1Y25          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.931     2.083    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X1Y25          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][21]/C
                         clock pessimism             -0.506     1.577    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.107     1.684    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][21]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][28]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.661     1.568    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X1Y20          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][28]/Q
                         net (fo=2, routed)           0.112     1.821    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/d[28]
    SLICE_X3Y20          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.936     2.088    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X3Y20          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]/C
                         clock pessimism             -0.506     1.582    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.066     1.648    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][28]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][20]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.459%)  route 0.128ns (47.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.664     1.571    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X4Y16          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.712 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][20]/Q
                         net (fo=2, routed)           0.128     1.840    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/d[20]
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.938     2.090    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]/C
                         clock pessimism             -0.506     1.584    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.075     1.659    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][20]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][26]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][26]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.297%)  route 0.127ns (43.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.664     1.571    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X2Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.735 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][26]/Q
                         net (fo=2, routed)           0.127     1.863    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/d[26]
    SLICE_X5Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.937     2.089    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X5Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][26]/C
                         clock pessimism             -0.483     1.606    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.070     1.676    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][26]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][18]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][22]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.213ns (69.102%)  route 0.095ns (30.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.657     1.564    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X2Y24          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.728 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][18]/Q
                         net (fo=2, routed)           0.095     1.823    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/p_24_in68_in
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.049     1.872 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[crc][22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.872    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rin[crc][22]
    SLICE_X3Y24          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.931     2.083    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X3Y24          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][22]/C
                         clock pessimism             -0.506     1.577    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.107     1.684    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[crc][22]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][23]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.499%)  route 0.169ns (54.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.881    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.663     1.570    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X1Y18          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][23]/Q
                         net (fo=2, routed)           0.169     1.880    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/d[23]
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.erxc_pad/xcv2.u0/eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.123    eth0.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.938     2.090    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rstout_reg_inv_0
    SLICE_X5Y17          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C
                         clock pessimism             -0.483     1.607    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.071     1.678    core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_rx_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  eth0.erxc_pad/xcv2.u0/g2.ttl0.bf/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y22     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y24     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y24     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y24     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y20     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X1Y22     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y20     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y23     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X0Y23     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y22     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y24     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y24     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y24     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r_reg[rx_state][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y20     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y22     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y20     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y23     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y23     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y23     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X3Y17     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y17     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y17     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y17     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y17     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[data][27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X3Y13     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X3Y13     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X3Y13     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X2Y13     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X2Y13     core0/eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.624ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.972ns (27.731%)  route 5.139ns (72.269%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 45.084 - 40.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.810     5.393    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y6          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDSE (Prop_fdse_C_Q)         0.419     5.812 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=5, routed)           0.827     6.639    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I1_O)        0.327     6.966 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           0.684     7.650    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.332     7.982 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           0.812     8.794    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000     8.918    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.316 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=7, routed)           1.346    10.662    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.786 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_5/O
                         net (fo=1, routed)           0.940    11.726    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_5_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.850 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_3/O
                         net (fo=1, routed)           0.151    12.001    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_3_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_1/O
                         net (fo=1, routed)           0.379    12.504    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_1_n_0
    SLICE_X44Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681    45.084    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/C
                         clock pessimism              0.285    45.369    
                         clock uncertainty           -0.035    45.334    
    SLICE_X44Y2          FDRE (Setup_fdre_C_CE)      -0.205    45.129    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]
  -------------------------------------------------------------------
                         required time                         45.129    
                         arrival time                         -12.504    
  -------------------------------------------------------------------
                         slack                                 32.624    

Slack (MET) :             33.416ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.080ns (31.726%)  route 4.476ns (68.274%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 45.084 - 40.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.810     5.393    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y6          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDSE (Prop_fdse_C_Q)         0.419     5.812 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=5, routed)           0.827     6.639    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I1_O)        0.327     6.966 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           0.684     7.650    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.332     7.982 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           0.812     8.794    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000     8.918    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.316 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=7, routed)           1.727    11.043    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X44Y0          LUT2 (Prop_lut2_I0_O)        0.153    11.196 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_4/O
                         net (fo=1, routed)           0.426    11.622    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_4_n_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I1_O)        0.327    11.949 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[tx_en]_i_2/O
                         net (fo=1, routed)           0.000    11.949    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[tx_en]
    SLICE_X44Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681    45.084    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/C
                         clock pessimism              0.285    45.369    
                         clock uncertainty           -0.035    45.334    
    SLICE_X44Y2          FDRE (Setup_fdre_C_D)        0.031    45.365    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]
  -------------------------------------------------------------------
                         required time                         45.365    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                 33.416    

Slack (MET) :             33.475ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.724ns (27.636%)  route 4.514ns (72.364%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 45.080 - 40.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.810     5.393    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y6          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDSE (Prop_fdse_C_Q)         0.419     5.812 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=5, routed)           0.827     6.639    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I1_O)        0.327     6.966 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           0.684     7.650    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.332     7.982 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           0.812     8.794    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000     8.918    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.316 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=7, routed)           1.197    10.513    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.637 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.994    11.631    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.677    45.080    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/C
                         clock pessimism              0.267    45.347    
                         clock uncertainty           -0.035    45.312    
    SLICE_X51Y0          FDRE (Setup_fdre_C_CE)      -0.205    45.107    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]
  -------------------------------------------------------------------
                         required time                         45.107    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                 33.475    

Slack (MET) :             33.475ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][10]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.724ns (27.636%)  route 4.514ns (72.364%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 45.080 - 40.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.810     5.393    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y6          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDSE (Prop_fdse_C_Q)         0.419     5.812 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=5, routed)           0.827     6.639    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I1_O)        0.327     6.966 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           0.684     7.650    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.332     7.982 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           0.812     8.794    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000     8.918    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.316 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=7, routed)           1.197    10.513    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.637 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.994    11.631    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.677    45.080    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][10]/C
                         clock pessimism              0.267    45.347    
                         clock uncertainty           -0.035    45.312    
    SLICE_X51Y0          FDRE (Setup_fdre_C_CE)      -0.205    45.107    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][10]
  -------------------------------------------------------------------
                         required time                         45.107    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                 33.475    

Slack (MET) :             33.475ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][20]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.724ns (27.636%)  route 4.514ns (72.364%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 45.080 - 40.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.810     5.393    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y6          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDSE (Prop_fdse_C_Q)         0.419     5.812 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=5, routed)           0.827     6.639    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I1_O)        0.327     6.966 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           0.684     7.650    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.332     7.982 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           0.812     8.794    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000     8.918    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.316 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=7, routed)           1.197    10.513    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.637 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.994    11.631    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.677    45.080    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][20]/C
                         clock pessimism              0.267    45.347    
                         clock uncertainty           -0.035    45.312    
    SLICE_X51Y0          FDRE (Setup_fdre_C_CE)      -0.205    45.107    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][20]
  -------------------------------------------------------------------
                         required time                         45.107    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                 33.475    

Slack (MET) :             33.475ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][28]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.724ns (27.636%)  route 4.514ns (72.364%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 45.080 - 40.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.810     5.393    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y6          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDSE (Prop_fdse_C_Q)         0.419     5.812 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=5, routed)           0.827     6.639    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I1_O)        0.327     6.966 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           0.684     7.650    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.332     7.982 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           0.812     8.794    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000     8.918    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.316 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=7, routed)           1.197    10.513    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.637 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.994    11.631    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.677    45.080    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][28]/C
                         clock pessimism              0.267    45.347    
                         clock uncertainty           -0.035    45.312    
    SLICE_X51Y0          FDRE (Setup_fdre_C_CE)      -0.205    45.107    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][28]
  -------------------------------------------------------------------
                         required time                         45.107    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                 33.475    

Slack (MET) :             33.475ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.724ns (27.636%)  route 4.514ns (72.364%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 45.080 - 40.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.810     5.393    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y6          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDSE (Prop_fdse_C_Q)         0.419     5.812 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=5, routed)           0.827     6.639    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I1_O)        0.327     6.966 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           0.684     7.650    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.332     7.982 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           0.812     8.794    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000     8.918    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.316 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=7, routed)           1.197    10.513    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.637 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.994    11.631    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.677    45.080    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][4]/C
                         clock pessimism              0.267    45.347    
                         clock uncertainty           -0.035    45.312    
    SLICE_X51Y0          FDRE (Setup_fdre_C_CE)      -0.205    45.107    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][4]
  -------------------------------------------------------------------
                         required time                         45.107    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                 33.475    

Slack (MET) :             33.475ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][8]/CE
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.724ns (27.636%)  route 4.514ns (72.364%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 45.080 - 40.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.810     5.393    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y6          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDSE (Prop_fdse_C_Q)         0.419     5.812 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=5, routed)           0.827     6.639    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I1_O)        0.327     6.966 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           0.684     7.650    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.332     7.982 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           0.812     8.794    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000     8.918    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.316 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=7, routed)           1.197    10.513    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.124    10.637 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_1/O
                         net (fo=33, routed)          0.994    11.631    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.677    45.080    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X51Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][8]/C
                         clock pessimism              0.267    45.347    
                         clock uncertainty           -0.035    45.312    
    SLICE_X51Y0          FDRE (Setup_fdre_C_CE)      -0.205    45.107    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][8]
  -------------------------------------------------------------------
                         required time                         45.107    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                 33.475    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.874ns (28.817%)  route 4.629ns (71.183%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 45.084 - 40.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.810     5.393    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y6          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDSE (Prop_fdse_C_Q)         0.419     5.812 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=5, routed)           0.827     6.639    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I1_O)        0.327     6.966 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           0.684     7.650    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.332     7.982 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           0.812     8.794    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000     8.918    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.316 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=7, routed)           1.732    11.049    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.173 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[status][0]_i_2/O
                         net (fo=1, routed)           0.573    11.746    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[status][0]_i_2_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I3_O)        0.150    11.896 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[status][0]_i_1/O
                         net (fo=1, routed)           0.000    11.896    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[status][0]_i_1_n_0
    SLICE_X45Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.681    45.084    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X45Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/C
                         clock pessimism              0.285    45.369    
                         clock uncertainty           -0.035    45.334    
    SLICE_X45Y2          FDRE (Setup_fdre_C_D)        0.047    45.381    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]
  -------------------------------------------------------------------
                         required time                         45.381    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                 33.485    

Slack (MET) :             33.595ns  (required time - arrival time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 1.972ns (30.940%)  route 4.402ns (69.060%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 45.083 - 40.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           2.016     3.487    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.810     5.393    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y6          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDSE (Prop_fdse_C_Q)         0.419     5.812 f  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][5]/Q
                         net (fo=5, routed)           0.827     6.639    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count_n_0_][5]
    SLICE_X44Y7          LUT3 (Prop_lut3_I1_O)        0.327     6.966 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2/O
                         net (fo=5, routed)           0.684     7.650    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][6]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I4_O)        0.332     7.982 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2/O
                         net (fo=2, routed)           0.812     8.794    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][7]_i_2_n_0
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5/O
                         net (fo=1, routed)           0.000     8.918    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[data][31]_i_5_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.316 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2/CO[3]
                         net (fo=7, routed)           0.758    10.074    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]_i_2_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.198 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4/O
                         net (fo=2, routed)           0.646    10.844    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_4_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.968 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][1]_i_3/O
                         net (fo=1, routed)           0.674    11.643    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][1]_i_3_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.767 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][1]_i_1/O
                         net (fo=1, routed)           0.000    11.767    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][1]_i_1_n_0
    SLICE_X44Y3          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           1.911    43.312    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         1.680    45.083    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X44Y3          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/C
                         clock pessimism              0.285    45.368    
                         clock uncertainty           -0.035    45.333    
    SLICE_X44Y3          FDRE (Setup_fdre_C_D)        0.029    45.362    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]
  -------------------------------------------------------------------
                         required time                         45.362    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                 33.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.635     1.540    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][0]/Q
                         net (fo=1, routed)           0.056     1.737    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random_n_0_][0]
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.910     2.060    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]/C
                         clock pessimism             -0.520     1.540    
    SLICE_X43Y1          FDRE (Hold_fdre_C_D)         0.075     1.615    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][13]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][17]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.633     1.538    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X48Y2          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDSE (Prop_fdse_C_Q)         0.141     1.679 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][13]/Q
                         net (fo=3, routed)           0.076     1.755    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc_n_0_][13]
    SLICE_X49Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][17]_i_1/O
                         net (fo=1, routed)           0.000     1.800    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][17]_i_1_n_0
    SLICE_X49Y2          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.908     2.058    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X49Y2          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][17]/C
                         clock pessimism             -0.507     1.551    
    SLICE_X49Y2          FDSE (Hold_fdse_C_D)         0.091     1.642    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][17]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[retry_cnt][2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[retry_cnt][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.635     1.540    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X43Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[retry_cnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[retry_cnt][2]/Q
                         net (fo=13, routed)          0.111     1.792    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[retry_cnt_n_0_][2]
    SLICE_X42Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[retry_cnt][4]_i_2/O
                         net (fo=1, routed)           0.000     1.837    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[retry_cnt][4]
    SLICE_X42Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[retry_cnt][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.910     2.060    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X42Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[retry_cnt][4]/C
                         clock pessimism             -0.507     1.553    
    SLICE_X42Y2          FDRE (Hold_fdre_C_D)         0.121     1.674    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[retry_cnt][4]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][7]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.951%)  route 0.119ns (39.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.635     1.540    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][7]/Q
                         net (fo=2, routed)           0.119     1.800    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random_n_0_][7]
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][7]_i_1/O
                         net (fo=1, routed)           0.000     1.845    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[delay_val][7]
    SLICE_X41Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.911     2.061    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X41Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][7]/C
                         clock pessimism             -0.483     1.578    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.092     1.670    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][7]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][8]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.635     1.540    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][8]/Q
                         net (fo=2, routed)           0.128     1.810    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random_n_0_][8]
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.910     2.060    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][9]/C
                         clock pessimism             -0.520     1.540    
    SLICE_X43Y1          FDRE (Hold_fdre_C_D)         0.071     1.611    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][31]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][15]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.848%)  route 0.125ns (40.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.633     1.538    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X47Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][31]/Q
                         net (fo=10, routed)          0.125     1.804    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/p_0_in22_in
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.849 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][15]_i_1/O
                         net (fo=1, routed)           0.000     1.849    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][15]_i_1_n_0
    SLICE_X48Y0          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.908     2.058    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X48Y0          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][15]/C
                         clock pessimism             -0.504     1.554    
    SLICE_X48Y0          FDSE (Hold_fdse_C_D)         0.092     1.646    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][15]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][31]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][19]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.685%)  route 0.126ns (40.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.633     1.538    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X47Y0          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][31]/Q
                         net (fo=10, routed)          0.126     1.805    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/p_0_in22_in
    SLICE_X48Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][19]_i_1/O
                         net (fo=1, routed)           0.000     1.850    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][19]_i_1_n_0
    SLICE_X48Y0          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.908     2.058    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X48Y0          FDSE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][19]/C
                         clock pessimism             -0.504     1.554    
    SLICE_X48Y0          FDSE (Hold_fdse_C_D)         0.092     1.646    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][19]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.923%)  route 0.069ns (35.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.635     1.540    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.128     1.668 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][1]/Q
                         net (fo=2, routed)           0.069     1.737    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random_n_0_][1]
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.910     2.060    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][2]/C
                         clock pessimism             -0.520     1.540    
    SLICE_X43Y1          FDRE (Hold_fdre_C_D)        -0.007     1.533    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.401%)  route 0.176ns (48.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.635     1.540    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X41Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][6]/Q
                         net (fo=2, routed)           0.176     1.857    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/p_11_in
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][6]_i_1/O
                         net (fo=1, routed)           0.000     1.902    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[delay_val][6]
    SLICE_X42Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.910     2.060    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X42Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][6]/C
                         clock pessimism             -0.483     1.577    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.120     1.697    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[delay_val][6]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.499%)  route 0.176ns (55.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.640     0.879    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.635     1.540    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X41Y2          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][6]/Q
                         net (fo=2, routed)           0.176     1.857    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/p_11_in
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth0.etxc_pad/xcv2.u0/eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.ip/O
                         net (fo=1, routed)           0.695     1.121    eth0.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/O
                         net (fo=159, routed)         0.910     2.060    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/o
    SLICE_X43Y1          FDRE                                         r  core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][7]/C
                         clock pessimism             -0.483     1.577    
    SLICE_X43Y1          FDRE (Hold_fdre_C_D)         0.070     1.647    core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[random][7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_tx_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19  eth0.etxc_pad/xcv2.u0/g2.ttl0.bf/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X42Y4     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X42Y4     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X42Y4     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X44Y3     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X44Y3     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X45Y1     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X44Y1     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X45Y5     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X45Y5     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X42Y4     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X42Y4     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X42Y4     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[def_state][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X44Y3     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X44Y3     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X45Y1     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X44Y1     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X45Y5     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X45Y5     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X43Y6     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[byte_count][1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X51Y2     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X51Y2     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][16]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X50Y0     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][23]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X50Y0     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X50Y0     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[crc][8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X51Y0     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X51Y0     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X51Y1     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X51Y1     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X51Y1     core0/eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockers0/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkm_clockers
  To Clock:  clkm_clockers

Setup :            0  Failing Endpoints,  Worst Slack        1.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[fastwr_rdy]/D
                            (rising edge-triggered cell FDSE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        23.752ns  (logic 4.848ns (20.411%)  route 18.904ns (79.589%))
  Logic Levels:           32  (LUT3=2 LUT4=3 LUT5=7 LUT6=20)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.088ns = ( 31.088 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.613     6.246    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y69         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     6.702 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/Q
                         net (fo=4, routed)           0.870     7.571    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]__0
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.695 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][ctrl][1][branch][mpred]_i_3/O
                         net (fo=51, routed)          0.772     8.467    core0/noelv0/cpuloop[0].core/u0/iu0/p_698_in
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_3/O
                         net (fo=6, routed)           0.712     9.303    core0/noelv0/cpuloop[0].core/u0/iu0/p_0_in1544_out
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.116     9.419 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_2/O
                         net (fo=10, routed)          0.650    10.069    core0/noelv0/cpuloop[0].core/u0/iu0/xc0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.328    10.397 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4/O
                         net (fo=2, routed)           0.909    11.306    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2/O
                         net (fo=1, routed)           0.303    11.733    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.857 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1/O
                         net (fo=11, routed)          0.673    12.530    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.654 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8/O
                         net (fo=6, routed)           0.491    13.145    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.269 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][dcsr][cause][1]_i_3/O
                         net (fo=8, routed)           0.492    13.762    core0/noelv0/cpuloop[0].core/u0/iu0/flushall11484_out
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.886 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3/O
                         net (fo=1, routed)           0.151    14.037    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.161 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2/O
                         net (fo=2, routed)           0.430    14.591    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.715 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_1/O
                         net (fo=6, routed)           0.650    15.365    core0/noelv0/cpuloop[0].core/u0/iu0/flush_in
    SLICE_X52Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.489 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3/O
                         net (fo=7, routed)           0.542    16.031    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.155 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3/O
                         net (fo=5, routed)           0.653    16.808    core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.932 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_2/O
                         net (fo=1, routed)           0.438    17.370    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[ren][3]_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___622/O
                         net (fo=10, routed)          0.349    17.843    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r_reg[e][ctrl][0][inst][0]_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124    17.967 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i__i_2/O
                         net (fo=10, routed)          0.638    18.605    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][6]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    18.729 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[id][3]_i_1/O
                         net (fo=2, routed)           0.493    19.222    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[s][4][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.346 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8/O
                         net (fo=1, routed)           0.407    19.753    core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.877 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_1/O
                         net (fo=45, routed)          0.464    20.341    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][4]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.465 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r[a][imm][1][63]_i_86/O
                         net (fo=2, routed)           0.489    20.954    core0/noelv0/cpuloop[0].core/u0/iu0/fpo[ready]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.078 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70/O
                         net (fo=1, routed)           0.432    21.511    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.635 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56/O
                         net (fo=1, routed)           0.309    21.943    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.067 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38/O
                         net (fo=1, routed)           0.462    22.529    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124    22.653 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20/O
                         net (fo=1, routed)           0.319    22.972    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.096 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10/O
                         net (fo=2, routed)           0.496    23.592    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.716 f  core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1/O
                         net (fo=5, routed)           1.326    25.042    core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.166 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[perf][1]_i_4/O
                         net (fo=2, routed)           1.266    26.432    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[perf][1]_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124    26.556 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][hbusreq]_i_33/O
                         net (fo=1, routed)           0.732    27.289    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][hbusreq]_i_33_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I2_O)        0.124    27.413 f  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][hbusreq]_i_11/O
                         net (fo=3, routed)           0.597    28.010    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][hbusreq]_i_11_n_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I5_O)        0.124    28.134 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][hbusreq]_i_16/O
                         net (fo=2, routed)           0.640    28.774    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][hbusreq]_i_16_n_0
    SLICE_X26Y47         LUT5 (Prop_lut5_I1_O)        0.150    28.924 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[fastwr_rdy]_i_2/O
                         net (fo=1, routed)           0.747    29.671    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[fastwr_rdy]_i_2_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.326    29.997 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[fastwr_rdy]_i_1/O
                         net (fo=1, routed)           0.000    29.997    core0/noelv0/cpuloop[0].core/u0/mmu0/c[fastwr_rdy]
    SLICE_X29Y47         FDSE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[fastwr_rdy]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.688    31.088    core0/noelv0/cpuloop[0].core/u0/mmu0/out
    SLICE_X29Y47         FDSE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[fastwr_rdy]/C
                         clock pessimism              0.239    31.327    
                         clock uncertainty           -0.085    31.243    
    SLICE_X29Y47         FDSE (Setup_fdse_C_D)        0.031    31.274    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[fastwr_rdy]
  -------------------------------------------------------------------
                         required time                         31.274    
                         arrival time                         -29.997    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][10]/CE
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        23.469ns  (logic 4.692ns (19.993%)  route 18.777ns (80.007%))
  Logic Levels:           31  (LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=16)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns = ( 31.092 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.613     6.246    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y69         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     6.702 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/Q
                         net (fo=4, routed)           0.870     7.571    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]__0
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.695 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][ctrl][1][branch][mpred]_i_3/O
                         net (fo=51, routed)          0.772     8.467    core0/noelv0/cpuloop[0].core/u0/iu0/p_698_in
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_3/O
                         net (fo=6, routed)           0.712     9.303    core0/noelv0/cpuloop[0].core/u0/iu0/p_0_in1544_out
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.116     9.419 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_2/O
                         net (fo=10, routed)          0.650    10.069    core0/noelv0/cpuloop[0].core/u0/iu0/xc0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.328    10.397 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4/O
                         net (fo=2, routed)           0.909    11.306    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2/O
                         net (fo=1, routed)           0.303    11.733    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.857 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1/O
                         net (fo=11, routed)          0.673    12.530    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.654 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8/O
                         net (fo=6, routed)           0.491    13.145    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.269 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][dcsr][cause][1]_i_3/O
                         net (fo=8, routed)           0.492    13.762    core0/noelv0/cpuloop[0].core/u0/iu0/flushall11484_out
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.886 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3/O
                         net (fo=1, routed)           0.151    14.037    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.161 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2/O
                         net (fo=2, routed)           0.430    14.591    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.715 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_1/O
                         net (fo=6, routed)           0.650    15.365    core0/noelv0/cpuloop[0].core/u0/iu0/flush_in
    SLICE_X52Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.489 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3/O
                         net (fo=7, routed)           0.542    16.031    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.155 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3/O
                         net (fo=5, routed)           0.653    16.808    core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.932 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_2/O
                         net (fo=1, routed)           0.438    17.370    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[ren][3]_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___622/O
                         net (fo=10, routed)          0.349    17.843    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r_reg[e][ctrl][0][inst][0]_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124    17.967 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i__i_2/O
                         net (fo=10, routed)          0.638    18.605    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][6]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    18.729 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[id][3]_i_1/O
                         net (fo=2, routed)           0.493    19.222    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[s][4][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.346 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8/O
                         net (fo=1, routed)           0.407    19.753    core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.877 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_1/O
                         net (fo=45, routed)          0.464    20.341    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][4]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.465 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r[a][imm][1][63]_i_86/O
                         net (fo=2, routed)           0.489    20.954    core0/noelv0/cpuloop[0].core/u0/iu0/fpo[ready]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.078 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70/O
                         net (fo=1, routed)           0.432    21.511    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.635 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56/O
                         net (fo=1, routed)           0.309    21.943    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.067 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38/O
                         net (fo=1, routed)           0.462    22.529    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124    22.653 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20/O
                         net (fo=1, routed)           0.319    22.972    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.096 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10/O
                         net (fo=2, routed)           0.496    23.592    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.716 f  core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1/O
                         net (fo=5, routed)           1.679    25.396    core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[imisspend]_i_2/O
                         net (fo=58, routed)          1.075    26.594    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[imisspend]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.118    26.712 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[ahb][hlock]_i_11/O
                         net (fo=3, routed)           0.606    27.318    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][hlock]_1
    SLICE_X28Y47         LUT3 (Prop_lut3_I1_O)        0.326    27.644 f  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10/O
                         net (fo=2, routed)           0.509    28.153    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10_n_0
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.124    28.277 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5/O
                         net (fo=2, routed)           0.433    28.710    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5_n_0
    SLICE_X25Y44         LUT4 (Prop_lut4_I2_O)        0.124    28.834 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1/O
                         net (fo=31, routed)          0.880    29.714    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.692    31.092    core0/noelv0/cpuloop[0].core/u0/mmu0/out
    SLICE_X14Y43         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][10]/C
                         clock pessimism              0.239    31.331    
                         clock uncertainty           -0.085    31.247    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.169    31.078    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][10]
  -------------------------------------------------------------------
                         required time                         31.078    
                         arrival time                         -29.714    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][0]/CE
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        23.370ns  (logic 4.692ns (20.077%)  route 18.677ns (79.923%))
  Logic Levels:           31  (LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=16)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.089ns = ( 31.089 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.613     6.246    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y69         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     6.702 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/Q
                         net (fo=4, routed)           0.870     7.571    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]__0
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.695 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][ctrl][1][branch][mpred]_i_3/O
                         net (fo=51, routed)          0.772     8.467    core0/noelv0/cpuloop[0].core/u0/iu0/p_698_in
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_3/O
                         net (fo=6, routed)           0.712     9.303    core0/noelv0/cpuloop[0].core/u0/iu0/p_0_in1544_out
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.116     9.419 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_2/O
                         net (fo=10, routed)          0.650    10.069    core0/noelv0/cpuloop[0].core/u0/iu0/xc0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.328    10.397 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4/O
                         net (fo=2, routed)           0.909    11.306    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2/O
                         net (fo=1, routed)           0.303    11.733    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.857 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1/O
                         net (fo=11, routed)          0.673    12.530    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.654 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8/O
                         net (fo=6, routed)           0.491    13.145    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.269 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][dcsr][cause][1]_i_3/O
                         net (fo=8, routed)           0.492    13.762    core0/noelv0/cpuloop[0].core/u0/iu0/flushall11484_out
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.886 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3/O
                         net (fo=1, routed)           0.151    14.037    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.161 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2/O
                         net (fo=2, routed)           0.430    14.591    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.715 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_1/O
                         net (fo=6, routed)           0.650    15.365    core0/noelv0/cpuloop[0].core/u0/iu0/flush_in
    SLICE_X52Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.489 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3/O
                         net (fo=7, routed)           0.542    16.031    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.155 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3/O
                         net (fo=5, routed)           0.653    16.808    core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.932 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_2/O
                         net (fo=1, routed)           0.438    17.370    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[ren][3]_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___622/O
                         net (fo=10, routed)          0.349    17.843    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r_reg[e][ctrl][0][inst][0]_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124    17.967 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i__i_2/O
                         net (fo=10, routed)          0.638    18.605    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][6]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    18.729 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[id][3]_i_1/O
                         net (fo=2, routed)           0.493    19.222    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[s][4][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.346 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8/O
                         net (fo=1, routed)           0.407    19.753    core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.877 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_1/O
                         net (fo=45, routed)          0.464    20.341    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][4]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.465 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r[a][imm][1][63]_i_86/O
                         net (fo=2, routed)           0.489    20.954    core0/noelv0/cpuloop[0].core/u0/iu0/fpo[ready]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.078 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70/O
                         net (fo=1, routed)           0.432    21.511    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.635 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56/O
                         net (fo=1, routed)           0.309    21.943    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.067 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38/O
                         net (fo=1, routed)           0.462    22.529    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124    22.653 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20/O
                         net (fo=1, routed)           0.319    22.972    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.096 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10/O
                         net (fo=2, routed)           0.496    23.592    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.716 f  core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1/O
                         net (fo=5, routed)           1.679    25.396    core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[imisspend]_i_2/O
                         net (fo=58, routed)          1.075    26.594    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[imisspend]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.118    26.712 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[ahb][hlock]_i_11/O
                         net (fo=3, routed)           0.606    27.318    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][hlock]_1
    SLICE_X28Y47         LUT3 (Prop_lut3_I1_O)        0.326    27.644 f  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10/O
                         net (fo=2, routed)           0.509    28.153    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10_n_0
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.124    28.277 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5/O
                         net (fo=2, routed)           0.433    28.710    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5_n_0
    SLICE_X25Y44         LUT4 (Prop_lut4_I2_O)        0.124    28.834 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1/O
                         net (fo=31, routed)          0.781    29.615    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.689    31.089    core0/noelv0/cpuloop[0].core/u0/mmu0/out
    SLICE_X16Y46         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][0]/C
                         clock pessimism              0.239    31.328    
                         clock uncertainty           -0.085    31.244    
    SLICE_X16Y46         FDRE (Setup_fdre_C_CE)      -0.205    31.039    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][0]
  -------------------------------------------------------------------
                         required time                         31.039    
                         arrival time                         -29.615    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][31]/CE
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        23.370ns  (logic 4.692ns (20.077%)  route 18.677ns (79.923%))
  Logic Levels:           31  (LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=16)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.089ns = ( 31.089 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.613     6.246    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y69         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     6.702 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/Q
                         net (fo=4, routed)           0.870     7.571    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]__0
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.695 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][ctrl][1][branch][mpred]_i_3/O
                         net (fo=51, routed)          0.772     8.467    core0/noelv0/cpuloop[0].core/u0/iu0/p_698_in
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_3/O
                         net (fo=6, routed)           0.712     9.303    core0/noelv0/cpuloop[0].core/u0/iu0/p_0_in1544_out
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.116     9.419 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_2/O
                         net (fo=10, routed)          0.650    10.069    core0/noelv0/cpuloop[0].core/u0/iu0/xc0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.328    10.397 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4/O
                         net (fo=2, routed)           0.909    11.306    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2/O
                         net (fo=1, routed)           0.303    11.733    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.857 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1/O
                         net (fo=11, routed)          0.673    12.530    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.654 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8/O
                         net (fo=6, routed)           0.491    13.145    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.269 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][dcsr][cause][1]_i_3/O
                         net (fo=8, routed)           0.492    13.762    core0/noelv0/cpuloop[0].core/u0/iu0/flushall11484_out
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.886 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3/O
                         net (fo=1, routed)           0.151    14.037    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.161 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2/O
                         net (fo=2, routed)           0.430    14.591    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.715 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_1/O
                         net (fo=6, routed)           0.650    15.365    core0/noelv0/cpuloop[0].core/u0/iu0/flush_in
    SLICE_X52Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.489 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3/O
                         net (fo=7, routed)           0.542    16.031    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.155 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3/O
                         net (fo=5, routed)           0.653    16.808    core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.932 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_2/O
                         net (fo=1, routed)           0.438    17.370    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[ren][3]_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___622/O
                         net (fo=10, routed)          0.349    17.843    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r_reg[e][ctrl][0][inst][0]_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124    17.967 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i__i_2/O
                         net (fo=10, routed)          0.638    18.605    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][6]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    18.729 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[id][3]_i_1/O
                         net (fo=2, routed)           0.493    19.222    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[s][4][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.346 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8/O
                         net (fo=1, routed)           0.407    19.753    core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.877 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_1/O
                         net (fo=45, routed)          0.464    20.341    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][4]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.465 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r[a][imm][1][63]_i_86/O
                         net (fo=2, routed)           0.489    20.954    core0/noelv0/cpuloop[0].core/u0/iu0/fpo[ready]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.078 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70/O
                         net (fo=1, routed)           0.432    21.511    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.635 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56/O
                         net (fo=1, routed)           0.309    21.943    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.067 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38/O
                         net (fo=1, routed)           0.462    22.529    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124    22.653 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20/O
                         net (fo=1, routed)           0.319    22.972    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.096 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10/O
                         net (fo=2, routed)           0.496    23.592    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.716 f  core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1/O
                         net (fo=5, routed)           1.679    25.396    core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[imisspend]_i_2/O
                         net (fo=58, routed)          1.075    26.594    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[imisspend]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.118    26.712 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[ahb][hlock]_i_11/O
                         net (fo=3, routed)           0.606    27.318    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][hlock]_1
    SLICE_X28Y47         LUT3 (Prop_lut3_I1_O)        0.326    27.644 f  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10/O
                         net (fo=2, routed)           0.509    28.153    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10_n_0
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.124    28.277 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5/O
                         net (fo=2, routed)           0.433    28.710    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5_n_0
    SLICE_X25Y44         LUT4 (Prop_lut4_I2_O)        0.124    28.834 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1/O
                         net (fo=31, routed)          0.781    29.615    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.689    31.089    core0/noelv0/cpuloop[0].core/u0/mmu0/out
    SLICE_X16Y46         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][31]/C
                         clock pessimism              0.239    31.328    
                         clock uncertainty           -0.085    31.244    
    SLICE_X16Y46         FDRE (Setup_fdre_C_CE)      -0.205    31.039    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][31]
  -------------------------------------------------------------------
                         required time                         31.039    
                         arrival time                         -29.615    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][11]/CE
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        23.406ns  (logic 4.692ns (20.046%)  route 18.714ns (79.953%))
  Logic Levels:           31  (LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=16)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns = ( 31.092 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.613     6.246    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y69         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     6.702 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/Q
                         net (fo=4, routed)           0.870     7.571    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]__0
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.695 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][ctrl][1][branch][mpred]_i_3/O
                         net (fo=51, routed)          0.772     8.467    core0/noelv0/cpuloop[0].core/u0/iu0/p_698_in
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_3/O
                         net (fo=6, routed)           0.712     9.303    core0/noelv0/cpuloop[0].core/u0/iu0/p_0_in1544_out
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.116     9.419 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_2/O
                         net (fo=10, routed)          0.650    10.069    core0/noelv0/cpuloop[0].core/u0/iu0/xc0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.328    10.397 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4/O
                         net (fo=2, routed)           0.909    11.306    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2/O
                         net (fo=1, routed)           0.303    11.733    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.857 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1/O
                         net (fo=11, routed)          0.673    12.530    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.654 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8/O
                         net (fo=6, routed)           0.491    13.145    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.269 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][dcsr][cause][1]_i_3/O
                         net (fo=8, routed)           0.492    13.762    core0/noelv0/cpuloop[0].core/u0/iu0/flushall11484_out
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.886 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3/O
                         net (fo=1, routed)           0.151    14.037    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.161 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2/O
                         net (fo=2, routed)           0.430    14.591    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.715 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_1/O
                         net (fo=6, routed)           0.650    15.365    core0/noelv0/cpuloop[0].core/u0/iu0/flush_in
    SLICE_X52Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.489 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3/O
                         net (fo=7, routed)           0.542    16.031    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.155 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3/O
                         net (fo=5, routed)           0.653    16.808    core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.932 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_2/O
                         net (fo=1, routed)           0.438    17.370    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[ren][3]_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___622/O
                         net (fo=10, routed)          0.349    17.843    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r_reg[e][ctrl][0][inst][0]_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124    17.967 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i__i_2/O
                         net (fo=10, routed)          0.638    18.605    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][6]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    18.729 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[id][3]_i_1/O
                         net (fo=2, routed)           0.493    19.222    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[s][4][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.346 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8/O
                         net (fo=1, routed)           0.407    19.753    core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.877 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_1/O
                         net (fo=45, routed)          0.464    20.341    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][4]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.465 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r[a][imm][1][63]_i_86/O
                         net (fo=2, routed)           0.489    20.954    core0/noelv0/cpuloop[0].core/u0/iu0/fpo[ready]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.078 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70/O
                         net (fo=1, routed)           0.432    21.511    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.635 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56/O
                         net (fo=1, routed)           0.309    21.943    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.067 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38/O
                         net (fo=1, routed)           0.462    22.529    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124    22.653 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20/O
                         net (fo=1, routed)           0.319    22.972    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.096 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10/O
                         net (fo=2, routed)           0.496    23.592    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.716 f  core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1/O
                         net (fo=5, routed)           1.679    25.396    core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[imisspend]_i_2/O
                         net (fo=58, routed)          1.075    26.594    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[imisspend]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.118    26.712 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[ahb][hlock]_i_11/O
                         net (fo=3, routed)           0.606    27.318    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][hlock]_1
    SLICE_X28Y47         LUT3 (Prop_lut3_I1_O)        0.326    27.644 f  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10/O
                         net (fo=2, routed)           0.509    28.153    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10_n_0
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.124    28.277 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5/O
                         net (fo=2, routed)           0.433    28.710    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5_n_0
    SLICE_X25Y44         LUT4 (Prop_lut4_I2_O)        0.124    28.834 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1/O
                         net (fo=31, routed)          0.817    29.651    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.692    31.092    core0/noelv0/cpuloop[0].core/u0/mmu0/out
    SLICE_X14Y45         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][11]/C
                         clock pessimism              0.239    31.331    
                         clock uncertainty           -0.085    31.247    
    SLICE_X14Y45         FDRE (Setup_fdre_C_CE)      -0.169    31.078    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][11]
  -------------------------------------------------------------------
                         required time                         31.078    
                         arrival time                         -29.651    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][20]/CE
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        23.406ns  (logic 4.692ns (20.046%)  route 18.714ns (79.953%))
  Logic Levels:           31  (LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=16)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns = ( 31.092 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.613     6.246    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y69         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     6.702 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/Q
                         net (fo=4, routed)           0.870     7.571    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]__0
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.695 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][ctrl][1][branch][mpred]_i_3/O
                         net (fo=51, routed)          0.772     8.467    core0/noelv0/cpuloop[0].core/u0/iu0/p_698_in
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_3/O
                         net (fo=6, routed)           0.712     9.303    core0/noelv0/cpuloop[0].core/u0/iu0/p_0_in1544_out
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.116     9.419 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_2/O
                         net (fo=10, routed)          0.650    10.069    core0/noelv0/cpuloop[0].core/u0/iu0/xc0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.328    10.397 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4/O
                         net (fo=2, routed)           0.909    11.306    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2/O
                         net (fo=1, routed)           0.303    11.733    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.857 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1/O
                         net (fo=11, routed)          0.673    12.530    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.654 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8/O
                         net (fo=6, routed)           0.491    13.145    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.269 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][dcsr][cause][1]_i_3/O
                         net (fo=8, routed)           0.492    13.762    core0/noelv0/cpuloop[0].core/u0/iu0/flushall11484_out
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.886 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3/O
                         net (fo=1, routed)           0.151    14.037    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.161 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2/O
                         net (fo=2, routed)           0.430    14.591    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.715 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_1/O
                         net (fo=6, routed)           0.650    15.365    core0/noelv0/cpuloop[0].core/u0/iu0/flush_in
    SLICE_X52Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.489 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3/O
                         net (fo=7, routed)           0.542    16.031    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.155 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3/O
                         net (fo=5, routed)           0.653    16.808    core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.932 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_2/O
                         net (fo=1, routed)           0.438    17.370    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[ren][3]_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___622/O
                         net (fo=10, routed)          0.349    17.843    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r_reg[e][ctrl][0][inst][0]_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124    17.967 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i__i_2/O
                         net (fo=10, routed)          0.638    18.605    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][6]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    18.729 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[id][3]_i_1/O
                         net (fo=2, routed)           0.493    19.222    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[s][4][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.346 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8/O
                         net (fo=1, routed)           0.407    19.753    core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.877 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_1/O
                         net (fo=45, routed)          0.464    20.341    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][4]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.465 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r[a][imm][1][63]_i_86/O
                         net (fo=2, routed)           0.489    20.954    core0/noelv0/cpuloop[0].core/u0/iu0/fpo[ready]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.078 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70/O
                         net (fo=1, routed)           0.432    21.511    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.635 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56/O
                         net (fo=1, routed)           0.309    21.943    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.067 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38/O
                         net (fo=1, routed)           0.462    22.529    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124    22.653 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20/O
                         net (fo=1, routed)           0.319    22.972    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.096 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10/O
                         net (fo=2, routed)           0.496    23.592    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.716 f  core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1/O
                         net (fo=5, routed)           1.679    25.396    core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[imisspend]_i_2/O
                         net (fo=58, routed)          1.075    26.594    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[imisspend]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.118    26.712 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[ahb][hlock]_i_11/O
                         net (fo=3, routed)           0.606    27.318    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][hlock]_1
    SLICE_X28Y47         LUT3 (Prop_lut3_I1_O)        0.326    27.644 f  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10/O
                         net (fo=2, routed)           0.509    28.153    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10_n_0
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.124    28.277 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5/O
                         net (fo=2, routed)           0.433    28.710    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5_n_0
    SLICE_X25Y44         LUT4 (Prop_lut4_I2_O)        0.124    28.834 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1/O
                         net (fo=31, routed)          0.817    29.651    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.692    31.092    core0/noelv0/cpuloop[0].core/u0/mmu0/out
    SLICE_X14Y45         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][20]/C
                         clock pessimism              0.239    31.331    
                         clock uncertainty           -0.085    31.247    
    SLICE_X14Y45         FDRE (Setup_fdre_C_CE)      -0.169    31.078    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][20]
  -------------------------------------------------------------------
                         required time                         31.078    
                         arrival time                         -29.651    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][8]/CE
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        23.406ns  (logic 4.692ns (20.046%)  route 18.714ns (79.953%))
  Logic Levels:           31  (LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=16)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns = ( 31.092 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.613     6.246    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y69         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     6.702 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/Q
                         net (fo=4, routed)           0.870     7.571    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]__0
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.695 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][ctrl][1][branch][mpred]_i_3/O
                         net (fo=51, routed)          0.772     8.467    core0/noelv0/cpuloop[0].core/u0/iu0/p_698_in
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_3/O
                         net (fo=6, routed)           0.712     9.303    core0/noelv0/cpuloop[0].core/u0/iu0/p_0_in1544_out
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.116     9.419 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_2/O
                         net (fo=10, routed)          0.650    10.069    core0/noelv0/cpuloop[0].core/u0/iu0/xc0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.328    10.397 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4/O
                         net (fo=2, routed)           0.909    11.306    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2/O
                         net (fo=1, routed)           0.303    11.733    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.857 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1/O
                         net (fo=11, routed)          0.673    12.530    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.654 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8/O
                         net (fo=6, routed)           0.491    13.145    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.269 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][dcsr][cause][1]_i_3/O
                         net (fo=8, routed)           0.492    13.762    core0/noelv0/cpuloop[0].core/u0/iu0/flushall11484_out
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.886 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3/O
                         net (fo=1, routed)           0.151    14.037    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.161 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2/O
                         net (fo=2, routed)           0.430    14.591    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.715 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_1/O
                         net (fo=6, routed)           0.650    15.365    core0/noelv0/cpuloop[0].core/u0/iu0/flush_in
    SLICE_X52Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.489 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3/O
                         net (fo=7, routed)           0.542    16.031    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.155 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3/O
                         net (fo=5, routed)           0.653    16.808    core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.932 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_2/O
                         net (fo=1, routed)           0.438    17.370    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[ren][3]_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___622/O
                         net (fo=10, routed)          0.349    17.843    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r_reg[e][ctrl][0][inst][0]_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124    17.967 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i__i_2/O
                         net (fo=10, routed)          0.638    18.605    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][6]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    18.729 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[id][3]_i_1/O
                         net (fo=2, routed)           0.493    19.222    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[s][4][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.346 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8/O
                         net (fo=1, routed)           0.407    19.753    core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.877 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_1/O
                         net (fo=45, routed)          0.464    20.341    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][4]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.465 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r[a][imm][1][63]_i_86/O
                         net (fo=2, routed)           0.489    20.954    core0/noelv0/cpuloop[0].core/u0/iu0/fpo[ready]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.078 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70/O
                         net (fo=1, routed)           0.432    21.511    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.635 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56/O
                         net (fo=1, routed)           0.309    21.943    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.067 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38/O
                         net (fo=1, routed)           0.462    22.529    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124    22.653 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20/O
                         net (fo=1, routed)           0.319    22.972    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.096 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10/O
                         net (fo=2, routed)           0.496    23.592    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.716 f  core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1/O
                         net (fo=5, routed)           1.679    25.396    core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[imisspend]_i_2/O
                         net (fo=58, routed)          1.075    26.594    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[imisspend]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.118    26.712 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[ahb][hlock]_i_11/O
                         net (fo=3, routed)           0.606    27.318    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][hlock]_1
    SLICE_X28Y47         LUT3 (Prop_lut3_I1_O)        0.326    27.644 f  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10/O
                         net (fo=2, routed)           0.509    28.153    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10_n_0
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.124    28.277 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5/O
                         net (fo=2, routed)           0.433    28.710    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5_n_0
    SLICE_X25Y44         LUT4 (Prop_lut4_I2_O)        0.124    28.834 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1/O
                         net (fo=31, routed)          0.817    29.651    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.692    31.092    core0/noelv0/cpuloop[0].core/u0/mmu0/out
    SLICE_X14Y45         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][8]/C
                         clock pessimism              0.239    31.331    
                         clock uncertainty           -0.085    31.247    
    SLICE_X14Y45         FDRE (Setup_fdre_C_CE)      -0.169    31.078    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][8]
  -------------------------------------------------------------------
                         required time                         31.078    
                         arrival time                         -29.651    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][1]/CE
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        23.365ns  (logic 4.692ns (20.081%)  route 18.673ns (79.919%))
  Logic Levels:           31  (LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=16)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns = ( 31.092 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.613     6.246    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y69         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     6.702 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/Q
                         net (fo=4, routed)           0.870     7.571    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]__0
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.695 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][ctrl][1][branch][mpred]_i_3/O
                         net (fo=51, routed)          0.772     8.467    core0/noelv0/cpuloop[0].core/u0/iu0/p_698_in
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_3/O
                         net (fo=6, routed)           0.712     9.303    core0/noelv0/cpuloop[0].core/u0/iu0/p_0_in1544_out
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.116     9.419 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_2/O
                         net (fo=10, routed)          0.650    10.069    core0/noelv0/cpuloop[0].core/u0/iu0/xc0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.328    10.397 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4/O
                         net (fo=2, routed)           0.909    11.306    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2/O
                         net (fo=1, routed)           0.303    11.733    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.857 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1/O
                         net (fo=11, routed)          0.673    12.530    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.654 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8/O
                         net (fo=6, routed)           0.491    13.145    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.269 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][dcsr][cause][1]_i_3/O
                         net (fo=8, routed)           0.492    13.762    core0/noelv0/cpuloop[0].core/u0/iu0/flushall11484_out
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.886 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3/O
                         net (fo=1, routed)           0.151    14.037    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.161 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2/O
                         net (fo=2, routed)           0.430    14.591    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.715 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_1/O
                         net (fo=6, routed)           0.650    15.365    core0/noelv0/cpuloop[0].core/u0/iu0/flush_in
    SLICE_X52Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.489 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3/O
                         net (fo=7, routed)           0.542    16.031    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.155 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3/O
                         net (fo=5, routed)           0.653    16.808    core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.932 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_2/O
                         net (fo=1, routed)           0.438    17.370    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[ren][3]_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___622/O
                         net (fo=10, routed)          0.349    17.843    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r_reg[e][ctrl][0][inst][0]_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124    17.967 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i__i_2/O
                         net (fo=10, routed)          0.638    18.605    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][6]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    18.729 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[id][3]_i_1/O
                         net (fo=2, routed)           0.493    19.222    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[s][4][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.346 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8/O
                         net (fo=1, routed)           0.407    19.753    core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.877 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_1/O
                         net (fo=45, routed)          0.464    20.341    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][4]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.465 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r[a][imm][1][63]_i_86/O
                         net (fo=2, routed)           0.489    20.954    core0/noelv0/cpuloop[0].core/u0/iu0/fpo[ready]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.078 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70/O
                         net (fo=1, routed)           0.432    21.511    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.635 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56/O
                         net (fo=1, routed)           0.309    21.943    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.067 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38/O
                         net (fo=1, routed)           0.462    22.529    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124    22.653 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20/O
                         net (fo=1, routed)           0.319    22.972    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.096 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10/O
                         net (fo=2, routed)           0.496    23.592    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.716 f  core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1/O
                         net (fo=5, routed)           1.679    25.396    core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[imisspend]_i_2/O
                         net (fo=58, routed)          1.075    26.594    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[imisspend]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.118    26.712 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[ahb][hlock]_i_11/O
                         net (fo=3, routed)           0.606    27.318    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][hlock]_1
    SLICE_X28Y47         LUT3 (Prop_lut3_I1_O)        0.326    27.644 f  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10/O
                         net (fo=2, routed)           0.509    28.153    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10_n_0
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.124    28.277 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5/O
                         net (fo=2, routed)           0.433    28.710    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5_n_0
    SLICE_X25Y44         LUT4 (Prop_lut4_I2_O)        0.124    28.834 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1/O
                         net (fo=31, routed)          0.776    29.611    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0
    SLICE_X15Y46         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.692    31.092    core0/noelv0/cpuloop[0].core/u0/mmu0/out
    SLICE_X15Y46         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][1]/C
                         clock pessimism              0.239    31.331    
                         clock uncertainty           -0.085    31.247    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.205    31.042    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][1]
  -------------------------------------------------------------------
                         required time                         31.042    
                         arrival time                         -29.611    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][5]/CE
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        23.391ns  (logic 4.692ns (20.059%)  route 18.699ns (79.941%))
  Logic Levels:           31  (LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=16)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns = ( 31.092 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.613     6.246    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y69         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     6.702 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/Q
                         net (fo=4, routed)           0.870     7.571    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]__0
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.695 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][ctrl][1][branch][mpred]_i_3/O
                         net (fo=51, routed)          0.772     8.467    core0/noelv0/cpuloop[0].core/u0/iu0/p_698_in
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_3/O
                         net (fo=6, routed)           0.712     9.303    core0/noelv0/cpuloop[0].core/u0/iu0/p_0_in1544_out
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.116     9.419 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_2/O
                         net (fo=10, routed)          0.650    10.069    core0/noelv0/cpuloop[0].core/u0/iu0/xc0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.328    10.397 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4/O
                         net (fo=2, routed)           0.909    11.306    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2/O
                         net (fo=1, routed)           0.303    11.733    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.857 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1/O
                         net (fo=11, routed)          0.673    12.530    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.654 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8/O
                         net (fo=6, routed)           0.491    13.145    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.269 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][dcsr][cause][1]_i_3/O
                         net (fo=8, routed)           0.492    13.762    core0/noelv0/cpuloop[0].core/u0/iu0/flushall11484_out
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.886 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3/O
                         net (fo=1, routed)           0.151    14.037    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.161 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2/O
                         net (fo=2, routed)           0.430    14.591    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.715 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_1/O
                         net (fo=6, routed)           0.650    15.365    core0/noelv0/cpuloop[0].core/u0/iu0/flush_in
    SLICE_X52Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.489 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3/O
                         net (fo=7, routed)           0.542    16.031    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.155 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3/O
                         net (fo=5, routed)           0.653    16.808    core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.932 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_2/O
                         net (fo=1, routed)           0.438    17.370    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[ren][3]_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___622/O
                         net (fo=10, routed)          0.349    17.843    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r_reg[e][ctrl][0][inst][0]_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124    17.967 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i__i_2/O
                         net (fo=10, routed)          0.638    18.605    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][6]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    18.729 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[id][3]_i_1/O
                         net (fo=2, routed)           0.493    19.222    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[s][4][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.346 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8/O
                         net (fo=1, routed)           0.407    19.753    core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.877 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_1/O
                         net (fo=45, routed)          0.464    20.341    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][4]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.465 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r[a][imm][1][63]_i_86/O
                         net (fo=2, routed)           0.489    20.954    core0/noelv0/cpuloop[0].core/u0/iu0/fpo[ready]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.078 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70/O
                         net (fo=1, routed)           0.432    21.511    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.635 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56/O
                         net (fo=1, routed)           0.309    21.943    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.067 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38/O
                         net (fo=1, routed)           0.462    22.529    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124    22.653 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20/O
                         net (fo=1, routed)           0.319    22.972    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.096 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10/O
                         net (fo=2, routed)           0.496    23.592    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.716 f  core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1/O
                         net (fo=5, routed)           1.679    25.396    core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[imisspend]_i_2/O
                         net (fo=58, routed)          1.075    26.594    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[imisspend]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.118    26.712 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[ahb][hlock]_i_11/O
                         net (fo=3, routed)           0.606    27.318    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][hlock]_1
    SLICE_X28Y47         LUT3 (Prop_lut3_I1_O)        0.326    27.644 f  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10/O
                         net (fo=2, routed)           0.509    28.153    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10_n_0
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.124    28.277 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5/O
                         net (fo=2, routed)           0.433    28.710    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5_n_0
    SLICE_X25Y44         LUT4 (Prop_lut4_I2_O)        0.124    28.834 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1/O
                         net (fo=31, routed)          0.802    29.636    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.692    31.092    core0/noelv0/cpuloop[0].core/u0/mmu0/out
    SLICE_X12Y44         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][5]/C
                         clock pessimism              0.239    31.331    
                         clock uncertainty           -0.085    31.247    
    SLICE_X12Y44         FDRE (Setup_fdre_C_CE)      -0.169    31.078    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][5]
  -------------------------------------------------------------------
                         required time                         31.078    
                         arrival time                         -29.636    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][23]/CE
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        23.365ns  (logic 4.692ns (20.081%)  route 18.673ns (79.919%))
  Logic Levels:           31  (LUT2=1 LUT3=3 LUT4=4 LUT5=7 LUT6=16)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns = ( 31.092 - 25.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.613     6.246    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y69         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     6.702 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]/Q
                         net (fo=4, routed)           0.870     7.571    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_pipeflush]__0
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.695 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][ctrl][1][branch][mpred]_i_3/O
                         net (fo=51, routed)          0.772     8.467    core0/noelv0/cpuloop[0].core/u0/iu0/p_698_in
    SLICE_X51Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_3/O
                         net (fo=6, routed)           0.712     9.303    core0/noelv0/cpuloop[0].core/u0/iu0/p_0_in1544_out
    SLICE_X50Y75         LUT4 (Prop_lut4_I3_O)        0.116     9.419 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken]_i_2/O
                         net (fo=10, routed)          0.650    10.069    core0/noelv0/cpuloop[0].core/u0/iu0/xc0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.328    10.397 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4/O
                         net (fo=2, routed)           0.909    11.306    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][3]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2/O
                         net (fo=1, routed)           0.303    11.733    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_2_n_0
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.857 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1/O
                         net (fo=11, routed)          0.673    12.530    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][xc_taken_cause][1]_i_1_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I4_O)        0.124    12.654 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8/O
                         net (fo=6, routed)           0.491    13.145    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][mstatus][spie]_i_8_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.269 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[csr][dcsr][cause][1]_i_3/O
                         net (fo=8, routed)           0.492    13.762    core0/noelv0/cpuloop[0].core/u0/iu0/flushall11484_out
    SLICE_X53Y72         LUT6 (Prop_lut6_I2_O)        0.124    13.886 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3/O
                         net (fo=1, routed)           0.151    14.037    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.161 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2/O
                         net (fo=2, routed)           0.430    14.591    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_2_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.715 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][flushall]_i_1/O
                         net (fo=6, routed)           0.650    15.365    core0/noelv0/cpuloop[0].core/u0/iu0/flush_in
    SLICE_X52Y75         LUT5 (Prop_lut5_I0_O)        0.124    15.489 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3/O
                         net (fo=7, routed)           0.542    16.031    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[e][was_held]_i_3_n_0
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.124    16.155 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3/O
                         net (fo=5, routed)           0.653    16.808    core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_3_n_0
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.124    16.932 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___622_i_2/O
                         net (fo=1, routed)           0.438    17.370    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[ren][3]_0
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i___622/O
                         net (fo=10, routed)          0.349    17.843    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r_reg[e][ctrl][0][inst][0]_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124    17.967 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/i__i_2/O
                         net (fo=10, routed)          0.638    18.605    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][6]_0
    SLICE_X50Y86         LUT3 (Prop_lut3_I1_O)        0.124    18.729 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r[id][3]_i_1/O
                         net (fo=2, routed)           0.493    19.222    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[s][4][2]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.346 f  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8/O
                         net (fo=1, routed)           0.407    19.753    core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_8_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.877 r  core0/noelv0/cpuloop[0].core/u0/iu0/i___14_i_1/O
                         net (fo=45, routed)          0.464    20.341    core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[s][4]_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.465 r  core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/syncrregs.r[a][imm][1][63]_i_86/O
                         net (fo=2, routed)           0.489    20.954    core0/noelv0/cpuloop[0].core/u0/iu0/fpo[ready]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    21.078 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70/O
                         net (fo=1, routed)           0.432    21.511    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_70_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I1_O)        0.124    21.635 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56/O
                         net (fo=1, routed)           0.309    21.943    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_56_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.067 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38/O
                         net (fo=1, routed)           0.462    22.529    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_38_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I3_O)        0.124    22.653 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20/O
                         net (fo=1, routed)           0.319    22.972    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_20_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I3_O)        0.124    23.096 f  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10/O
                         net (fo=2, routed)           0.496    23.592    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[a][imm][1][63]_i_10_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.716 f  core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1/O
                         net (fo=5, routed)           1.679    25.396    core0/noelv0/cpuloop[0].core/u0/iu0/rfd_reg_i_122__1_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[imisspend]_i_2/O
                         net (fo=58, routed)          1.075    26.594    core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r_reg[imisspend]
    SLICE_X27Y47         LUT2 (Prop_lut2_I0_O)        0.118    26.712 r  core0/noelv0/cpuloop[0].core/u0/iu0/srstregs.r[ahb][hlock]_i_11/O
                         net (fo=3, routed)           0.606    27.318    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][hlock]_1
    SLICE_X28Y47         LUT3 (Prop_lut3_I1_O)        0.326    27.644 f  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10/O
                         net (fo=2, routed)           0.509    28.153    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_10_n_0
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.124    28.277 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5/O
                         net (fo=2, routed)           0.433    28.710    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_5_n_0
    SLICE_X25Y44         LUT4 (Prop_lut4_I2_O)        0.124    28.834 r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1/O
                         net (fo=31, routed)          0.776    29.611    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r[ahb][haddr][31]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.692    31.092    core0/noelv0/cpuloop[0].core/u0/mmu0/out
    SLICE_X14Y46         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][23]/C
                         clock pessimism              0.239    31.331    
                         clock uncertainty           -0.085    31.247    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.169    31.078    core0/noelv0/cpuloop[0].core/u0/mmu0/srstregs.r_reg[ahb][haddr][23]
  -------------------------------------------------------------------
                         required time                         31.078    
                         arrival time                         -29.611    
  -------------------------------------------------------------------
                         slack                                  1.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][488]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.222%)  route 0.165ns (52.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.595     1.874    core0/noelv0/cpuloop[0].core/u0/itrace/out
    SLICE_X80Y81         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][488]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y81         FDRE (Prop_fdre_C_Q)         0.148     2.022 r  core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][488]/Q
                         net (fo=1, routed)           0.165     2.188    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/di[data][40]
    RAMB36_X3Y16         RAMB36E1                                     r  core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/a8.r0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.909     2.469    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/out
    RAMB36_X3Y16         RAMB36E1                                     r  core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/a8.r0/CLKARDCLK
                         clock pessimism             -0.536     1.933    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     2.176    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/a8.r0
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][alu][0][op1][8]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][alu][0][op1][8]/D
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.084%)  route 0.177ns (51.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.566     1.845    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X30Y100        FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][alu][0][op1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     2.009 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][alu][0][op1][8]/Q
                         net (fo=1, routed)           0.177     2.186    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][alu][0][op1][8]
    SLICE_X30Y99         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][alu][0][op1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.843     2.403    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X30Y99         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][alu][0][op1][8]/C
                         clock pessimism             -0.280     2.122    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.052     2.174    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][alu][0][op1][8]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_addrflush]/D
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.201%)  route 0.192ns (50.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.563     1.842    core0/noelv0/cpuloop[0].core/u0/out
    SLICE_X53Y57         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  core0/noelv0/cpuloop[0].core/u0/rst_reg_rep/Q
                         net (fo=127, routed)         0.192     2.175    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][alupreforw2][0][1]_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.220 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][csr_addrflush]_i_1/O
                         net (fo=1, routed)           0.000     2.220    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r[wb][csr_addrflush]_i_1_n_0
    SLICE_X51Y58         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_addrflush]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.834     2.394    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X51Y58         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_addrflush]/C
                         clock pessimism             -0.285     2.108    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.091     2.199    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[wb][csr_addrflush]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core0/noelv0/clint0/r_reg[hwdata][61]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/clint0/r_reg[mtimecmp][0][61]/D
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.623     1.903    core0/noelv0/clint0/out
    SLICE_X47Y29         FDRE                                         r  core0/noelv0/clint0/r_reg[hwdata][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     2.044 r  core0/noelv0/clint0/r_reg[hwdata][61]/Q
                         net (fo=2, routed)           0.230     2.274    core0/noelv0/clint0/p_2_in[61]
    SLICE_X53Y29         FDRE                                         r  core0/noelv0/clint0/r_reg[mtimecmp][0][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.893     2.453    core0/noelv0/clint0/out
    SLICE_X53Y29         FDRE                                         r  core0/noelv0/clint0/r_reg[mtimecmp][0][61]/C
                         clock pessimism             -0.289     2.164    
    SLICE_X53Y29         FDRE (Hold_fdre_C_D)         0.078     2.242    core0/noelv0/clint0/r_reg[mtimecmp][0][61]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][csr][ctrl][0]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][csr][ctrl][0]/D
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.284%)  route 0.248ns (63.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.558     1.837    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X52Y82         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][csr][ctrl][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][csr][ctrl][0]/Q
                         net (fo=1, routed)           0.248     2.226    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][csr][ctrl][0]
    SLICE_X41Y82         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][csr][ctrl][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.832     2.392    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X41Y82         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][csr][ctrl][0]/C
                         clock pessimism             -0.285     2.106    
    SLICE_X41Y82         FDRE (Hold_fdre_C_D)         0.072     2.178    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][csr][ctrl][0]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][203]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.706%)  route 0.254ns (64.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.591     1.870    core0/noelv0/cpuloop[0].core/u0/itrace/out
    SLICE_X72Y86         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][203]/Q
                         net (fo=1, routed)           0.254     2.265    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/di[data][11]
    RAMB36_X2Y15         RAMB36E1                                     r  core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.894     2.454    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/out
    RAMB36_X2Y15         RAMB36E1                                     r  core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/a8.r0/CLKBWRCLK
                         clock pessimism             -0.536     1.918    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     2.214    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/a8.r0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][ctrl][1][tval][25]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][ctrl][1][tval][25]/D
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.839%)  route 0.252ns (64.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.554     1.833    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X53Y77         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][ctrl][1][tval][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][ctrl][1][tval][25]/Q
                         net (fo=1, routed)           0.252     2.227    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[m][ctrl][1][tval][25]
    SLICE_X45Y80         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][ctrl][1][tval][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.828     2.388    core0/noelv0/cpuloop[0].core/u0/iu0/out
    SLICE_X45Y80         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][ctrl][1][tval][25]/C
                         clock pessimism             -0.285     2.102    
    SLICE_X45Y80         FDRE (Hold_fdre_C_D)         0.070     2.172    core0/noelv0/cpuloop[0].core/u0/iu0/syncrregs.r_reg[x][ctrl][1][tval][25]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][223]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.531%)  route 0.256ns (64.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.593     1.872    core0/noelv0/cpuloop[0].core/u0/itrace/out
    SLICE_X72Y88         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.141     2.013 r  core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][223]/Q
                         net (fo=1, routed)           0.256     2.269    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/di[data][31]
    RAMB36_X2Y15         RAMB36E1                                     r  core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.894     2.454    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/out
    RAMB36_X2Y15         RAMB36E1                                     r  core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/a8.r0/CLKBWRCLK
                         clock pessimism             -0.536     1.918    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.296     2.214    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[3].ram0/nopar.s64.xc2v.x0/a8.r0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][467]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.700%)  route 0.252ns (66.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.593     1.872    core0/noelv0/cpuloop[0].core/u0/itrace/out
    SLICE_X75Y84         FDRE                                         r  core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.128     2.000 r  core0/noelv0/cpuloop[0].core/u0/itrace/syncrregs.r_reg[itraceo][idata][467]/Q
                         net (fo=1, routed)           0.252     2.252    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/di[data][19]
    RAMB36_X3Y16         RAMB36E1                                     r  core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/a8.r0/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.907     2.467    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/out
    RAMB36_X3Y16         RAMB36E1                                     r  core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/a8.r0/CLKBWRCLK
                         clock pessimism             -0.514     1.953    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.243     2.196    core0/noelv0/cpuloop[0].core/u0/tbmem_gen.tbmem0/mem64[7].ram0/nopar.s64.xc2v.x0/a8.r0
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 core0/noelv0/clint0/r_reg[hwdata][22]/C
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/noelv0/clint0/r_reg[mtimecmp][0][22]/D
                            (rising edge-triggered cell FDRE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkm_clockers
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.339%)  route 0.247ns (63.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.619     1.899    core0/noelv0/clint0/out
    SLICE_X51Y26         FDRE                                         r  core0/noelv0/clint0/r_reg[hwdata][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     2.040 r  core0/noelv0/clint0/r_reg[hwdata][22]/Q
                         net (fo=2, routed)           0.247     2.287    core0/noelv0/clint0/p_2_in[22]
    SLICE_X53Y24         FDRE                                         r  core0/noelv0/clint0/r_reg[mtimecmp][0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.888     2.448    core0/noelv0/clint0/out
    SLICE_X53Y24         FDRE                                         r  core0/noelv0/clint0/r_reg[mtimecmp][0][22]/C
                         clock pessimism             -0.289     2.159    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.070     2.229    core0/noelv0/clint0/r_reg[mtimecmp][0][22]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkm_clockers
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clockers0/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         25.000      21.313     DSP48_X2Y62     core0/noelv0/cpuloop[0].core/u0/fpu_gen.nano/srstregs.r_reg[mulo]/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y27    core0/noelv0/cpuloop[0].core/u0/fpu_regs.ramrff.rf1/x0/inf.x0/rfd_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y27    core0/noelv0/cpuloop[0].core/u0/fpu_regs.ramrff.rf1/x0/inf.x0/rfd_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y17    core0/noelv0/cpuloop[0].core/u0/ramrf.rf0/p2d.x2/inf.x0/rfd_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y17    core0/noelv0/cpuloop[0].core/u0/ramrf.rf0/p2d.x2/inf.x0/rfd_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y16    core0/noelv0/cpuloop[0].core/u0/ramrf.rf0/p2d.x3/inf.x0/rfd_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y16    core0/noelv0/cpuloop[0].core/u0/ramrf.rf0/p2d.x3/inf.x0/rfd_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y18    core0/noelv0/cpuloop[0].core/u0/ramrf.rf0/p4d.x6/inf.x0/rfd_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y18    core0/noelv0/cpuloop[0].core/u0/ramrf.rf0/p4d.x6/inf.x0/rfd_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y18    core0/noelv0/cpuloop[0].core/u0/ramrf.rf0/p4d.x7/inf.x0/rfd_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X12Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X12Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X12Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X12Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X12Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X12Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X12Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X12Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X12Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X12Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y18    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y18    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y18    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y18    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y18    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y18    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y18    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y18    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y19    core0/eth0.e1/m100.u0/nft.rx_fifo0/inf.x0/rfd_reg_0_7_30_31/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_ref_clockers
  To Clock:  eth_ref_clockers

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_ref_clockers
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clockers0/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  clockers0/clkout3_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clockers0/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkm_clockers
  To Clock:  clkm_clockers

Setup :            0  Failing Endpoints,  Worst Slack       14.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.259ns  (required time - arrival time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][10]/CLR
                            (recovery check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 0.605ns (5.953%)  route 9.558ns (94.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 31.086 - 25.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.630     6.262    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456     6.718 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         5.543    12.261    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.149    12.410 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        4.015    16.425    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X30Y4          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.686    31.086    core0/gpio0.grgpio_ledsw/clk
    SLICE_X30Y4          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][10]/C
                         clock pessimism              0.232    31.318    
                         clock uncertainty           -0.085    31.234    
    SLICE_X30Y4          FDCE (Recov_fdce_C_CLR)     -0.550    30.684    core0/gpio0.grgpio_ledsw/r_reg[dout][10]
  -------------------------------------------------------------------
                         required time                         30.684    
                         arrival time                         -16.425    
  -------------------------------------------------------------------
                         slack                                 14.259    

Slack (MET) :             14.259ns  (required time - arrival time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][12]/CLR
                            (recovery check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        10.163ns  (logic 0.605ns (5.953%)  route 9.558ns (94.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 31.086 - 25.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.630     6.262    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456     6.718 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         5.543    12.261    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.149    12.410 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        4.015    16.425    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X30Y4          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.686    31.086    core0/gpio0.grgpio_ledsw/clk
    SLICE_X30Y4          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][12]/C
                         clock pessimism              0.232    31.318    
                         clock uncertainty           -0.085    31.234    
    SLICE_X30Y4          FDCE (Recov_fdce_C_CLR)     -0.550    30.684    core0/gpio0.grgpio_ledsw/r_reg[dout][12]
  -------------------------------------------------------------------
                         required time                         30.684    
                         arrival time                         -16.425    
  -------------------------------------------------------------------
                         slack                                 14.259    

Slack (MET) :             14.526ns  (required time - arrival time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][1]/CLR
                            (recovery check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 0.605ns (6.168%)  route 9.203ns (93.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 31.085 - 25.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.630     6.262    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456     6.718 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         5.543    12.261    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.149    12.410 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        3.661    16.071    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X36Y4          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.685    31.085    core0/gpio0.grgpio_ledsw/clk
    SLICE_X36Y4          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][1]/C
                         clock pessimism              0.232    31.317    
                         clock uncertainty           -0.085    31.233    
    SLICE_X36Y4          FDCE (Recov_fdce_C_CLR)     -0.636    30.597    core0/gpio0.grgpio_ledsw/r_reg[dout][1]
  -------------------------------------------------------------------
                         required time                         30.597    
                         arrival time                         -16.071    
  -------------------------------------------------------------------
                         slack                                 14.526    

Slack (MET) :             14.526ns  (required time - arrival time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][7]/CLR
                            (recovery check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 0.605ns (6.168%)  route 9.203ns (93.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 31.085 - 25.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.630     6.262    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456     6.718 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         5.543    12.261    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.149    12.410 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        3.661    16.071    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X36Y4          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.685    31.085    core0/gpio0.grgpio_ledsw/clk
    SLICE_X36Y4          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][7]/C
                         clock pessimism              0.232    31.317    
                         clock uncertainty           -0.085    31.233    
    SLICE_X36Y4          FDCE (Recov_fdce_C_CLR)     -0.636    30.597    core0/gpio0.grgpio_ledsw/r_reg[dout][7]
  -------------------------------------------------------------------
                         required time                         30.597    
                         arrival time                         -16.071    
  -------------------------------------------------------------------
                         slack                                 14.526    

Slack (MET) :             14.530ns  (required time - arrival time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dir][1]/CLR
                            (recovery check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 0.605ns (6.171%)  route 9.199ns (93.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 31.085 - 25.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.630     6.262    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456     6.718 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         5.543    12.261    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.149    12.410 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        3.656    16.066    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X37Y4          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dir][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.685    31.085    core0/gpio0.grgpio_ledsw/clk
    SLICE_X37Y4          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dir][1]/C
                         clock pessimism              0.232    31.317    
                         clock uncertainty           -0.085    31.233    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.636    30.597    core0/gpio0.grgpio_ledsw/r_reg[dir][1]
  -------------------------------------------------------------------
                         required time                         30.597    
                         arrival time                         -16.066    
  -------------------------------------------------------------------
                         slack                                 14.530    

Slack (MET) :             14.530ns  (required time - arrival time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dir][4]/CLR
                            (recovery check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 0.605ns (6.171%)  route 9.199ns (93.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 31.085 - 25.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.630     6.262    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456     6.718 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         5.543    12.261    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.149    12.410 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        3.656    16.066    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X37Y4          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dir][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.685    31.085    core0/gpio0.grgpio_ledsw/clk
    SLICE_X37Y4          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dir][4]/C
                         clock pessimism              0.232    31.317    
                         clock uncertainty           -0.085    31.233    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.636    30.597    core0/gpio0.grgpio_ledsw/r_reg[dir][4]
  -------------------------------------------------------------------
                         required time                         30.597    
                         arrival time                         -16.066    
  -------------------------------------------------------------------
                         slack                                 14.530    

Slack (MET) :             14.530ns  (required time - arrival time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dir][7]/CLR
                            (recovery check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 0.605ns (6.171%)  route 9.199ns (93.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.085ns = ( 31.085 - 25.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.630     6.262    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456     6.718 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         5.543    12.261    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.149    12.410 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        3.656    16.066    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X37Y4          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dir][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.685    31.085    core0/gpio0.grgpio_ledsw/clk
    SLICE_X37Y4          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dir][7]/C
                         clock pessimism              0.232    31.317    
                         clock uncertainty           -0.085    31.233    
    SLICE_X37Y4          FDCE (Recov_fdce_C_CLR)     -0.636    30.597    core0/gpio0.grgpio_ledsw/r_reg[dir][7]
  -------------------------------------------------------------------
                         required time                         30.597    
                         arrival time                         -16.066    
  -------------------------------------------------------------------
                         slack                                 14.530    

Slack (MET) :             14.604ns  (required time - arrival time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][11]/CLR
                            (recovery check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 0.605ns (6.217%)  route 9.126ns (93.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 31.086 - 25.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.630     6.262    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456     6.718 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         5.543    12.261    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.149    12.410 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        3.584    15.993    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X31Y3          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.686    31.086    core0/gpio0.grgpio_ledsw/clk
    SLICE_X31Y3          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][11]/C
                         clock pessimism              0.232    31.318    
                         clock uncertainty           -0.085    31.234    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.636    30.598    core0/gpio0.grgpio_ledsw/r_reg[dout][11]
  -------------------------------------------------------------------
                         required time                         30.598    
                         arrival time                         -15.993    
  -------------------------------------------------------------------
                         slack                                 14.604    

Slack (MET) :             14.604ns  (required time - arrival time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][6]/CLR
                            (recovery check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 0.605ns (6.217%)  route 9.126ns (93.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 31.086 - 25.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.630     6.262    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456     6.718 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         5.543    12.261    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.149    12.410 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        3.584    15.993    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X31Y3          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.686    31.086    core0/gpio0.grgpio_ledsw/clk
    SLICE_X31Y3          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][6]/C
                         clock pessimism              0.232    31.318    
                         clock uncertainty           -0.085    31.234    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.636    30.598    core0/gpio0.grgpio_ledsw/r_reg[dout][6]
  -------------------------------------------------------------------
                         required time                         30.598    
                         arrival time                         -15.993    
  -------------------------------------------------------------------
                         slack                                 14.604    

Slack (MET) :             14.690ns  (required time - arrival time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dir][11]/CLR
                            (recovery check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkm_clockers rise@25.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 0.605ns (6.217%)  route 9.126ns (93.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 31.086 - 25.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.735    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.823 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.713     4.536    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.632 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.630     6.262    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.456     6.718 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         5.543    12.261    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.149    12.410 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        3.584    15.993    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X30Y3          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dir][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.181    27.592    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    27.675 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.634    29.309    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.400 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       1.686    31.086    core0/gpio0.grgpio_ledsw/clk
    SLICE_X30Y3          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dir][11]/C
                         clock pessimism              0.232    31.318    
                         clock uncertainty           -0.085    31.234    
    SLICE_X30Y3          FDCE (Recov_fdce_C_CLR)     -0.550    30.684    core0/gpio0.grgpio_ledsw/r_reg[dir][11]
  -------------------------------------------------------------------
                         required time                         30.684    
                         arrival time                         -15.993    
  -------------------------------------------------------------------
                         slack                                 14.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.886ns  (arrival time - required time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][2]/CLR
                            (removal check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.189ns (6.174%)  route 2.872ns (93.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.569     1.848    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         2.257     4.246    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.048     4.294 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        0.615     4.910    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X39Y5          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.910     2.470    core0/gpio0.grgpio_ledsw/clk
    SLICE_X39Y5          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][2]/C
                         clock pessimism             -0.280     2.189    
    SLICE_X39Y5          FDCE (Remov_fdce_C_CLR)     -0.166     2.023    core0/gpio0.grgpio_ledsw/r_reg[dout][2]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             3.002ns  (arrival time - required time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][17]/CLR
                            (removal check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.189ns (5.959%)  route 2.983ns (94.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.569     1.848    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         2.257     4.246    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.048     4.294 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        0.726     5.020    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X43Y12         FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.905     2.465    core0/gpio0.grgpio_ledsw/clk
    SLICE_X43Y12         FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][17]/C
                         clock pessimism             -0.280     2.184    
    SLICE_X43Y12         FDCE (Remov_fdce_C_CLR)     -0.166     2.018    core0/gpio0.grgpio_ledsw/r_reg[dout][17]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           5.020    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.258ns  (arrival time - required time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][8]/CLR
                            (removal check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.189ns (5.464%)  route 3.270ns (94.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.569     1.848    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         2.257     4.246    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.048     4.294 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        1.013     5.307    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X34Y5          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.911     2.471    core0/gpio0.grgpio_ledsw/clk
    SLICE_X34Y5          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][8]/C
                         clock pessimism             -0.280     2.190    
    SLICE_X34Y5          FDCE (Remov_fdce_C_CLR)     -0.141     2.049    core0/gpio0.grgpio_ledsw/r_reg[dout][8]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           5.307    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.552ns  (arrival time - required time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dir][2]/CLR
                            (removal check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.189ns (5.072%)  route 3.538ns (94.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.569     1.848    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         2.257     4.246    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.048     4.294 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        1.281     5.575    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X39Y3          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dir][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.910     2.470    core0/gpio0.grgpio_ledsw/clk
    SLICE_X39Y3          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dir][2]/C
                         clock pessimism             -0.280     2.189    
    SLICE_X39Y3          FDCE (Remov_fdce_C_CLR)     -0.166     2.023    core0/gpio0.grgpio_ledsw/r_reg[dir][2]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           5.575    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.552ns  (arrival time - required time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dir][3]/CLR
                            (removal check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.189ns (5.072%)  route 3.538ns (94.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.569     1.848    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         2.257     4.246    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.048     4.294 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        1.281     5.575    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X39Y3          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dir][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.910     2.470    core0/gpio0.grgpio_ledsw/clk
    SLICE_X39Y3          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dir][3]/C
                         clock pessimism             -0.280     2.189    
    SLICE_X39Y3          FDCE (Remov_fdce_C_CLR)     -0.166     2.023    core0/gpio0.grgpio_ledsw/r_reg[dir][3]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           5.575    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.552ns  (arrival time - required time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dir][5]/CLR
                            (removal check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.189ns (5.072%)  route 3.538ns (94.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.569     1.848    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         2.257     4.246    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.048     4.294 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        1.281     5.575    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X39Y3          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dir][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.910     2.470    core0/gpio0.grgpio_ledsw/clk
    SLICE_X39Y3          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dir][5]/C
                         clock pessimism             -0.280     2.189    
    SLICE_X39Y3          FDCE (Remov_fdce_C_CLR)     -0.166     2.023    core0/gpio0.grgpio_ledsw/r_reg[dir][5]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           5.575    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.552ns  (arrival time - required time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dir][9]/CLR
                            (removal check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.189ns (5.072%)  route 3.538ns (94.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.569     1.848    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         2.257     4.246    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.048     4.294 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        1.281     5.575    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X39Y3          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dir][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.910     2.470    core0/gpio0.grgpio_ledsw/clk
    SLICE_X39Y3          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dir][9]/C
                         clock pessimism             -0.280     2.189    
    SLICE_X39Y3          FDCE (Remov_fdce_C_CLR)     -0.166     2.023    core0/gpio0.grgpio_ledsw/r_reg[dir][9]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           5.575    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.557ns  (arrival time - required time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][3]/CLR
                            (removal check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.189ns (5.064%)  route 3.543ns (94.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.569     1.848    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         2.257     4.246    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.048     4.294 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        1.287     5.581    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X40Y4          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.910     2.470    core0/gpio0.grgpio_ledsw/clk
    SLICE_X40Y4          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][3]/C
                         clock pessimism             -0.280     2.189    
    SLICE_X40Y4          FDCE (Remov_fdce_C_CLR)     -0.166     2.023    core0/gpio0.grgpio_ledsw/r_reg[dout][3]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           5.581    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (arrival time - required time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][4]/CLR
                            (removal check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.189ns (5.064%)  route 3.543ns (94.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.569     1.848    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         2.257     4.246    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.048     4.294 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        1.287     5.581    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X40Y4          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.910     2.470    core0/gpio0.grgpio_ledsw/clk
    SLICE_X40Y4          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][4]/C
                         clock pessimism             -0.280     2.189    
    SLICE_X40Y4          FDCE (Remov_fdce_C_CLR)     -0.166     2.023    core0/gpio0.grgpio_ledsw/r_reg[dout][4]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           5.581    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (arrival time - required time)
  Source:                 core0/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            core0/gpio0.grgpio_ledsw/r_reg[dout][5]/CLR
                            (removal check against rising-edge clock clkm_clockers  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkm_clockers rise@0.000ns - clkm_clockers rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.189ns (5.064%)  route 3.543ns (94.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.740 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.514     1.254    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.280 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.569     1.848    core0/rst0/out
    SLICE_X9Y144         FDCE                                         r  core0/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDCE (Prop_fdce_C_Q)         0.141     1.989 r  core0/rst0/async.rstoutl_reg/Q
                         net (fo=100, routed)         2.257     4.246    core0/noelv0/grplic0/rstout
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.048     4.294 f  core0/noelv0/grplic0/r[pending][0]_i_1__1__0/O
                         net (fo=2573, routed)        1.287     5.581    core0/gpio0.grgpio_ledsw/p_0_in
    SLICE_X40Y4          FDCE                                         f  core0/gpio0.grgpio_ledsw/r_reg[dout][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkm_clockers rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.919    clockers0/CLK100MHZ_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  clockers0/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.560     1.531    clockers0/clkm_clockers
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.560 r  clockers0/clkout4_buf/O
                         net (fo=18638, routed)       0.910     2.470    core0/gpio0.grgpio_ledsw/clk
    SLICE_X40Y4          FDCE                                         r  core0/gpio0.grgpio_ledsw/r_reg[dout][5]/C
                         clock pessimism             -0.280     2.189    
    SLICE_X40Y4          FDCE (Remov_fdce_C_CLR)     -0.166     2.023    core0/gpio0.grgpio_ledsw/r_reg[dout][5]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           5.581    
  -------------------------------------------------------------------
                         slack                                  3.557    





