#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 14:11:05 2022
# Process ID: 13952
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12176 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/database/database_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator/Intellight_Accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1666.023 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>...
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_0_8bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:user:Intellight_Accelerator:1.0 - Intellight_Accelerat_0
Successfully read diagram <top_level> from block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1666.023 ; gain = 0.000
regenerate_bd_layout
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells Q_Matrix_0/action_ram_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells Q_Matrix_0/action_ram_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells Q_Matrix_0/action_ram_2]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_bd_cells Q_Matrix_0/action_ram_3]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
regenerate_bd_layout
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/database/database_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator/Intellight_Accelerator_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
Upgrading 'D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd'
INFO: [IP_Flow 19-3422] Upgraded top_level_Intellight_Accelerat_0_0 (Intellight_Accelerator_v1.0 1.0) from revision 38 to revision 39
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wen0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wen1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wen2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wen3'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'wen_bram'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wen_bram0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wen_bram1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wen_bram2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wen_bram3'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_level_Intellight_Accelerat_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'wen_bram' is not found on the upgraded version of the cell '/Intellight_Accelerat_0'. Its connection to the net 'wen_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'wen0' is not found on the upgraded version of the cell '/Intellight_Accelerat_0'. Its connection to the net 'Intellight_Accelerat_0_wen0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'wen1' is not found on the upgraded version of the cell '/Intellight_Accelerat_0'. Its connection to the net 'Intellight_Accelerat_0_wen1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'wen2' is not found on the upgraded version of the cell '/Intellight_Accelerat_0'. Its connection to the net 'Intellight_Accelerat_0_wen2' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'wen3' is not found on the upgraded version of the cell '/Intellight_Accelerat_0'. Its connection to the net 'Intellight_Accelerat_0_wen3' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'top_level_Intellight_Accelerat_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/intellight/top_level/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_wen0> has no source
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_wen1> has no source
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_wen2> has no source
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_wen3> has no source
WARNING: [BD 41-597] NET <wen_1> has no source
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelligent_traffic_light/intellight/top_level/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Q_Matrix_PS/wen0
/Q_Matrix_PS/wen
/Q_Matrix_PS/wen1
/Q_Matrix_PS/wen2
/Q_Matrix_PS/wen3
/Q_Matrix_0/wen0
/Q_Matrix_0/wen
/Q_Matrix_0/wen1
/Q_Matrix_0/wen2
/Q_Matrix_0/wen3

WARNING: [BD 41-597] NET <Intellight_Accelerat_0_wen0> has no source
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_wen1> has no source
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_wen2> has no source
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_wen3> has no source
WARNING: [BD 41-597] NET <wen_1> has no source
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_wen0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_wen1 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_wen2 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_wen3 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:wen_1 is NULL! Connection will be grounded!
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_wen0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_wen1 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_wen2 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_wen3 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:wen_1 is NULL! Connection will be grounded!
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_0/action_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_0/action_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_0/action_ram_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_0/action_ram_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Intellight_Accelerat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_2/top_level_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_us_0/top_level_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_ds_0/top_level_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_ds_1/top_level_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_1/top_level_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1748.613 ; gain = 82.590
catch { config_ip_cache -export [get_ips -all top_level_action_ram_0_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_1_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_2_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_3_1] }
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_2, cache-ID = a528d82785f4b402; cache size = 86.185 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_us_0, cache-ID = 17b3a5e2f557e434; cache size = 86.185 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_ds_0, cache-ID = 87e3e82d581764af; cache size = 86.185 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_0, cache-ID = a0a70a96150afd94; cache size = 86.185 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_ds_1, cache-ID = 87e3e82d581764af; cache size = 86.185 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_1, cache-ID = a0a70a96150afd94; cache size = 86.185 MB.
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_action_ram_2_1_synth_1 top_level_action_ram_3_1_synth_1 top_level_action_ram_0_1_synth_1 top_level_action_ram_1_1_synth_1 top_level_Intellight_Accelerat_0_0_synth_1 -jobs 6
[Wed Nov 23 14:48:24 2022] Launched top_level_action_ram_2_1_synth_1, top_level_action_ram_3_1_synth_1, top_level_action_ram_0_1_synth_1, top_level_action_ram_1_1_synth_1, top_level_Intellight_Accelerat_0_0_synth_1...
Run output will be captured here:
top_level_action_ram_2_1_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_action_ram_2_1_synth_1/runme.log
top_level_action_ram_3_1_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_action_ram_3_1_synth_1/runme.log
top_level_action_ram_0_1_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_action_ram_0_1_synth_1/runme.log
top_level_action_ram_1_1_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_action_ram_1_1_synth_1/runme.log
top_level_Intellight_Accelerat_0_0_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_Intellight_Accelerat_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells Q_Matrix_0/action_ram_0]
WARNING: [BD 41-1684] Pin /Q_Matrix_0/action_ram_0/ena is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets Q_Matrix_0/wen0_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells Q_Matrix_0/action_ram_1]
WARNING: [BD 41-1684] Pin /Q_Matrix_0/action_ram_1/ena is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets Q_Matrix_0/wen1_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_bd_cells Q_Matrix_0/action_ram_2]
WARNING: [BD 41-1684] Pin /Q_Matrix_0/action_ram_2/ena is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets Q_Matrix_0/wen2_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_bd_cells Q_Matrix_0/action_ram_3]
WARNING: [BD 41-1684] Pin /Q_Matrix_0/action_ram_3/ena is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets Q_Matrix_0/wen3_1]
endgroup
delete_bd_objs [get_bd_nets Intellight_Accelerat_0_wen1] [get_bd_pins Q_Matrix_0/wen1]
delete_bd_objs [get_bd_nets Intellight_Accelerat_0_wen2] [get_bd_pins Q_Matrix_0/wen2]
delete_bd_objs [get_bd_nets Intellight_Accelerat_0_wen0]
delete_bd_objs [get_bd_nets Q_Matrix_PS/wen0_1] [get_bd_pins Q_Matrix_PS/wen0]
delete_bd_objs [get_bd_nets Q_Matrix_PS/wen1_1] [get_bd_pins Q_Matrix_PS/wen1]
delete_bd_objs [get_bd_nets Q_Matrix_PS/wen2_1] [get_bd_pins Q_Matrix_PS/wen2]
delete_bd_objs [get_bd_nets Intellight_Accelerat_0_wen3] [get_bd_nets Q_Matrix_PS/wen3_1] [get_bd_pins Q_Matrix_PS/wen3]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_pins Q_Matrix_0/wen0]
delete_bd_objs [get_bd_nets wen_1] [get_bd_pins Q_Matrix_0/wen]
delete_bd_objs [get_bd_pins Q_Matrix_0/wen3]
delete_bd_objs [get_bd_nets Q_Matrix_0/xlconstant_0_dout]
delete_bd_objs [get_bd_cells Q_Matrix_0/xlconstant_0]
startgroup
create_bd_port -dir I -from 7 -to 0 wea0
connect_bd_net [get_bd_pins /Q_Matrix_0/action_ram_0/wea] [get_bd_ports wea0]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_0/wea> is being overridden by the user with net <wea0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 wea1
connect_bd_net [get_bd_pins /Q_Matrix_0/action_ram_1/wea] [get_bd_ports wea1]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_1/wea> is being overridden by the user with net <wea1_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 wea2
connect_bd_net [get_bd_pins /Q_Matrix_0/action_ram_2/wea] [get_bd_ports wea2]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_2/wea> is being overridden by the user with net <wea2_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 wea3
connect_bd_net [get_bd_pins /Q_Matrix_0/action_ram_3/wea] [get_bd_ports wea3]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_0/action_ram_3/wea> is being overridden by the user with net <wea3_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets wea1_1] [get_bd_ports wea1]
delete_bd_objs [get_bd_nets wea2_1] [get_bd_ports wea2]
delete_bd_objs [get_bd_nets wea3_1] [get_bd_ports wea3]
delete_bd_objs [get_bd_nets wea0_1] [get_bd_ports wea0]
set_property location {1 359 1508} [get_bd_cells Intellight_Accelerat_0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen_bram0] [get_bd_pins Q_Matrix_0/wea0]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen_bram1] [get_bd_pins Q_Matrix_0/wea1]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen_bram2] [get_bd_pins Q_Matrix_0/wea2]
connect_bd_net [get_bd_pins Intellight_Accelerat_0/wen_bram3] [get_bd_pins Q_Matrix_0/wea3]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_nets Q_Matrix_PS/wea_0_1]
delete_bd_objs [get_bd_pins Q_Matrix_PS/wen]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 Q_Matrix_PS/xlconstant_0
endgroup
connect_bd_net [get_bd_pins Q_Matrix_PS/xlconstant_0/dout] [get_bd_pins Q_Matrix_PS/action_ram_1/ena]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_1/ena> is being overridden by the user with net <xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Q_Matrix_PS/action_ram_0/ena] [get_bd_pins Q_Matrix_PS/xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_0/ena> is being overridden by the user with net </Q_Matrix_PS/xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Q_Matrix_PS/action_ram_2/ena] [get_bd_pins Q_Matrix_PS/xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_2/ena> is being overridden by the user with net </Q_Matrix_PS/xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
connect_bd_net [get_bd_pins Q_Matrix_PS/action_ram_3/ena] [get_bd_pins Q_Matrix_PS/xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_3/ena> is being overridden by the user with net </Q_Matrix_PS/xlconstant_0_dout>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
regenerate_bd_layout -hierarchy [get_bd_cells Q_Matrix_PS]
startgroup
create_bd_pin -dir I -from 7 -to 0 Q_Matrix_PS/wea0
connect_bd_net [get_bd_pins Q_Matrix_PS/wea0] [get_bd_pins Q_Matrix_PS/action_ram_0/wea]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_0/wea> is being overridden by the user with net <wea0_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
create_bd_pin -dir I -from 7 -to 0 Q_Matrix_PS/wea1
connect_bd_net [get_bd_pins Q_Matrix_PS/wea1] [get_bd_pins Q_Matrix_PS/action_ram_1/wea]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_1/wea> is being overridden by the user with net <wea1_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
create_bd_pin -dir I -from 7 -to 0 Q_Matrix_PS/wea2
connect_bd_net [get_bd_pins Q_Matrix_PS/wea2] [get_bd_pins Q_Matrix_PS/action_ram_2/wea]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_2/wea> is being overridden by the user with net <wea2_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
startgroup
create_bd_pin -dir I -from 7 -to 0 Q_Matrix_PS/wea3
connect_bd_net [get_bd_pins Q_Matrix_PS/wea3] [get_bd_pins Q_Matrix_PS/action_ram_3/wea]
WARNING: [BD 41-1306] The connection to interface pin </Q_Matrix_PS/action_ram_3/wea> is being overridden by the user with net <wea3_1>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
endgroup
regenerate_bd_layout
set_property location {2 609 1198} [get_bd_cells Q_Matrix_PS]
connect_bd_net [get_bd_pins Q_Matrix_PS/wea0] [get_bd_pins Intellight_Accelerat_0/wen_bram0]
connect_bd_net [get_bd_pins Q_Matrix_PS/wea1] [get_bd_pins Intellight_Accelerat_0/wen_bram1]
connect_bd_net [get_bd_pins Q_Matrix_PS/wea2] [get_bd_pins Intellight_Accelerat_0/wen_bram2]
connect_bd_net [get_bd_pins Q_Matrix_PS/wea3] [get_bd_pins Intellight_Accelerat_0/wen_bram3]
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_c91b9259.ui> 
regenerate_bd_layout
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_c91b9259.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_c91b9259.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_0/action_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_0/action_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_0/action_ram_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_0/action_ram_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Q_Matrix_PS/xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_2/top_level_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_us_0/top_level_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_ds_0/top_level_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_ds_1/top_level_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_1/top_level_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1829.355 ; gain = 25.754
catch { config_ip_cache -export [get_ips -all top_level_action_ram_0_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_1_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_2_1] }
catch { config_ip_cache -export [get_ips -all top_level_action_ram_3_1] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_2, cache-ID = a528d82785f4b402; cache size = 89.265 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_us_0, cache-ID = 17b3a5e2f557e434; cache size = 89.265 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_ds_0, cache-ID = 87e3e82d581764af; cache size = 89.265 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_0, cache-ID = a0a70a96150afd94; cache size = 89.265 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_ds_1, cache-ID = 87e3e82d581764af; cache size = 89.265 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_1, cache-ID = a0a70a96150afd94; cache size = 89.265 MB.
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_action_ram_2_1_synth_1 top_level_action_ram_3_1_synth_1 top_level_action_ram_0_1_synth_1 top_level_action_ram_1_1_synth_1 -jobs 6
[Wed Nov 23 14:56:56 2022] Launched top_level_action_ram_2_1_synth_1, top_level_action_ram_3_1_synth_1, top_level_action_ram_0_1_synth_1, top_level_action_ram_1_1_synth_1...
Run output will be captured here:
top_level_action_ram_2_1_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_action_ram_2_1_synth_1/runme.log
top_level_action_ram_3_1_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_action_ram_3_1_synth_1/runme.log
top_level_action_ram_0_1_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_action_ram_0_1_synth_1/runme.log
top_level_action_ram_1_1_synth_1: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_action_ram_1_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/intelligent_traffic_light/intellight/top_level/top_level/top_level.srcs/utils_1/imports/synth_1/top_level_wrapper.dcp with file D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/top_level_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 23 15:01:33 2022] Launched synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/runme.log
[Wed Nov 23 15:01:33 2022] Launched impl_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 15:12:47 2022...
