
---------- Begin Simulation Statistics ----------
final_tick                                57959706500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190705                       # Simulator instruction rate (inst/s)
host_mem_usage                                 651496                       # Number of bytes of host memory used
host_op_rate                                   208691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   524.37                       # Real time elapsed on the host
host_tick_rate                              110532171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057960                       # Number of seconds simulated
sim_ticks                                 57959706500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431274                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.159194                       # CPI: cycles per instruction
system.cpu.discardedOps                        377897                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         6050391                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.862668                       # IPC: instructions per cycle
system.cpu.numCycles                        115919413                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954991     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645997     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534330     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431274                       # Class of committed instruction
system.cpu.tickCycles                       109869022                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         92489                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        90216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       181392                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            500                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20361148                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16298352                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53700                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737683                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736283                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983977                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434276                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134248                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35563279                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35563279                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35566524                       # number of overall hits
system.cpu.dcache.overall_hits::total        35566524                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122840                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122956                       # number of overall misses
system.cpu.dcache.overall_misses::total        122956                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5982442000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5982442000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5982442000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5982442000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686119                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689480                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003442                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003442                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003445                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48701.090850                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48701.090850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48655.144930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48655.144930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72120                       # number of writebacks
system.cpu.dcache.writebacks::total             72120                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32567                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32567                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90384                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4594963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4594963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4597570000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4597570000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50900.751055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50900.751055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50867.078244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50867.078244                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89898                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21379607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21379607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1461097000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1461097000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431863                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431863                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27960.368187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27960.368187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1265785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1265785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29575.797934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29575.797934                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4521345000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4521345000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64056.230874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64056.230874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3329178500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3329178500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70124.876251                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70124.876251                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2606500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2606500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 23481.981982                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 23481.981982                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           26                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       720000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       720000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000292                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000292                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 27692.307692                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27692.307692                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           26                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       694000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       694000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000292                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000292                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 26692.307692                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26692.307692                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.953422                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35835091                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            396.362029                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.953422                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35958073                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35958073                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49239822                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106732                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764199                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28367506                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28367506                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28367506                       # number of overall hits
system.cpu.icache.overall_hits::total        28367506                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45672500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45672500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45672500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45672500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28368276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28368276                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28368276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28368276                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59314.935065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59314.935065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59314.935065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59314.935065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          314                       # number of writebacks
system.cpu.icache.writebacks::total               314                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44902500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44902500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44902500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58314.935065                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58314.935065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58314.935065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58314.935065                       # average overall mshr miss latency
system.cpu.icache.replacements                    314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28367506                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28367506                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45672500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45672500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28368276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28368276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59314.935065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59314.935065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44902500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44902500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58314.935065                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58314.935065                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.243278                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28368276                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36841.916883                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.243278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.444574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28369046                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28369046                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57959706500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431274                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  227                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                42429                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42656                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 227                       # number of overall hits
system.l2.overall_hits::.cpu.data               42429                       # number of overall hits
system.l2.overall_hits::total                   42656                       # number of overall hits
system.l2.demand_misses::.cpu.inst                543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47981                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48524                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               543                       # number of overall misses
system.l2.overall_misses::.cpu.data             47981                       # number of overall misses
system.l2.overall_misses::total                 48524                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41357500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3979299500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4020657000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41357500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3979299500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4020657000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90410                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91180                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90410                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91180                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.705195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.530705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.532178                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.705195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.530705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.532178                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76164.825046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82934.901315                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82859.141868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76164.825046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82934.901315                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82859.141868                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43694                       # number of writebacks
system.l2.writebacks::total                     43694                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48518                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48518                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35624000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3499214000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3534838000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35624000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3499214000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3534838000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.703896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.530649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.532112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.703896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.530649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.532112                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65726.937269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72936.760047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72856.218311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65726.937269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72936.760047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72856.218311                       # average overall mshr miss latency
system.l2.replacements                          44471                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72120                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72120                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              8665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8665                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3151095500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3151095500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.817483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81192.875548                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81192.875548                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2762995500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2762995500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.817483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.817483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71192.875548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71192.875548                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41357500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41357500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.705195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.705195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76164.825046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76164.825046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          542                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          542                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35624000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35624000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.703896                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.703896                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65726.937269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65726.937269                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         33764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    828204000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    828204000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.213602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.213602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90306.836768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90306.836768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    736218500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    736218500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.213486                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.213486                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80320.586952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80320.586952                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4053.034017                       # Cycle average of tags in use
system.l2.tags.total_refs                      179301                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48567                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.691828                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.295985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.231244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4034.506788                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.984987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989510                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    765795                       # Number of tag accesses
system.l2.tags.data_accesses                   765795                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     43694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001285270500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2462                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2462                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       48518                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43694                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48518                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43694                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48518                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.703493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.929876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.516739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2461     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2462                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.741267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.720930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.833128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              398     16.17%     16.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               61      2.48%     18.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1783     72.42%     91.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              220      8.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2462                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3105152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2796416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     53.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57957383000                       # Total gap between requests
system.mem_ctrls.avgGap                     628523.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3069952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2795456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 598484.742154448293                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 52967003.896060101688                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 48231024.082221671939                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          542                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47976                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        43694                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13437000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1527277500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1334459936000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24791.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31834.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30541033.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3070464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3105152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2796416                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2796416                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          542                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47976                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          48518                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        43694                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         43694                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       598485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     52975838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         53574322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       598485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       598485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     48247587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        48247587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     48247587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       598485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     52975838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       101821910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                48510                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               43679                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2755                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2727                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2676                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               631152000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             242550000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1540714500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13010.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31760.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28645                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28617                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            59.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.52                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        34925                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   168.928848                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.031330                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   186.144112                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        18395     52.67%     52.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10822     30.99%     83.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1961      5.61%     89.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1117      3.20%     92.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          894      2.56%     95.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          628      1.80%     96.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          417      1.19%     98.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          338      0.97%     98.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          353      1.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        34925                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3104640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2795456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               53.565489                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               48.231024                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.80                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       126070980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        67004520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173237820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     113655060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4574765520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  16704780810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8189343840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29948858550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.718603                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21131742500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1935180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  34892784000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       123307800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        65535855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      173123580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     114349320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4574765520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17035951950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7910462880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29997496905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.557778                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  20402623750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1935180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  35621902750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9708                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43694                       # Transaction distribution
system.membus.trans_dist::CleanEvict              277                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9708                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141007                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141007                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5901568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5901568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48518                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48518    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48518                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           279103000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          259927750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             43705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       115814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47475                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1854                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270718                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                272572                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10401920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10471296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           44471                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2796416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135651                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019086                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.136827                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 133062     98.09%     98.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2589      1.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135651                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57959706500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          163130000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1155499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135617495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
