#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 14 14:17:59 2023
# Process ID: 6704
# Current directory: E:/ComputerOrnazation/lab4_4/CPU_test_v
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31928 E:\ComputerOrnazation\lab4_4\CPU_test_v\CPU_test.xpr
# Log file: E:/ComputerOrnazation/lab4_4/CPU_test_v/vivado.log
# Journal file: E:/ComputerOrnazation/lab4_4/CPU_test_v\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/ComputerOrnazation/lab04'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/IP_yyf_all_right_reserved/LOGIC'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/lab01'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/IP_yyf_all_right_reserved/MUX'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ComputerOrnazation/lab04'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/IP_yyf_all_right_reserved/LOGIC'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/lab01'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/IP_yyf_all_right_reserved/MUX'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.902 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/ip/ROM_D_0/ROM_D_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM_D_0'...
export_ip_user_files -of_objects [get_files E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/ip/ROM_D_0/ROM_D_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/ip/ROM_D_0/ROM_D_0.xci] -directory E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.ip_user_files/sim_scripts -ip_user_files_dir E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.ip_user_files -ipstatic_source_dir E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.cache/compile_simlib/modelsim} {questa=E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.cache/compile_simlib/questa} {riviera=E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.cache/compile_simlib/riviera} {activehdl=E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim/RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim/ROM_D_0.mif'
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/ip/ROM_D_0/sim/ROM_D_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/ip/RAM_B_0/sim/RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/ALU_more_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_more_int
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/Datapath_more_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_more_int
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/REG32_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32_more
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/Regs_more_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_more_int
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/Rv_int_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rv_int_more
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_ctrl_more_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more_int
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/SCPU_more_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_more_int
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sim_1/new/testbench_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim'
"xelab -wto fd615c7849294327a6b889fa5a7e4c68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_tb_behav xil_defaultlib.testbench_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fd615c7849294327a6b889fa5a7e4c68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_tb_behav xil_defaultlib.testbench_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'INT0' is not connected on this instance [E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.srcs/sources_1/new/Regs_more_int.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl_more_int
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.ALU_more_int
Compiling module xil_defaultlib.Regs_more_int
Compiling module xil_defaultlib.Rv_int_more
Compiling module xil_defaultlib.REG32_more
Compiling module xil_defaultlib.Datapath_more_int
Compiling module xil_defaultlib.SCPU_more_int
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.RAM_B_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.ROM_D_0
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.testbench_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim/xsim.dir/testbench_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim/xsim.dir/testbench_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 14 14:19:52 2023. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 14 14:19:52 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1110.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab4_4/CPU_test_v/CPU_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_tb_behav -key {Behavioral:sim_1:Functional:testbench_tb} -tclbatch {testbench_tb.tcl} -view {E:/ComputerOrnazation/lab4_4/CPU_test_v/SCPU_tb_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/ComputerOrnazation/lab4_4/CPU_test_v/SCPU_tb_behav3.wcfg
source testbench_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench_tb.m0.u1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1110.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.902 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 14 14:32:03 2023...
