{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 21:34:58 2015 " "Info: Processing started: Sun Nov 22 21:34:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_up -c counter_up --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_up -c counter_up --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 33 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "t_ff:TFF2\|q " "Info: Detected ripple clock \"t_ff:TFF2\|q\" as buffer" {  } { { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "t_ff:TFF2\|q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "t_ff:TFF1\|q " "Info: Detected ripple clock \"t_ff:TFF1\|q\" as buffer" {  } { { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "t_ff:TFF1\|q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "t_ff:TFF0\|q " "Info: Detected ripple clock \"t_ff:TFF0\|q\" as buffer" {  } { { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "t_ff:TFF0\|q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register t_ff:TFF0\|q t_ff:TFF0\|q 420.17 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 420.17 MHz between source register \"t_ff:TFF0\|q\" and destination register \"t_ff:TFF0\|q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns t_ff:TFF0\|q 1 REG LCFF_X31_Y35_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 3; REG Node = 't_ff:TFF0\|q'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_ff:TFF0|q } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns t_ff:TFF0\|q~2 2 COMB LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 't_ff:TFF0\|q~2'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { t_ff:TFF0|q t_ff:TFF0|q~2 } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns t_ff:TFF0\|q 3 REG LCFF_X31_Y35_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 3; REG Node = 't_ff:TFF0\|q'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { t_ff:TFF0|q~2 t_ff:TFF0|q } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { t_ff:TFF0|q t_ff:TFF0|q~2 t_ff:TFF0|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { t_ff:TFF0|q {} t_ff:TFF0|q~2 {} t_ff:TFF0|q {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.130 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.537 ns) 2.130 ns t_ff:TFF0\|q 2 REG LCFF_X31_Y35_N1 3 " "Info: 2: + IC(0.614 ns) + CELL(0.537 ns) = 2.130 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 3; REG Node = 't_ff:TFF0\|q'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.151 ns" { clock t_ff:TFF0|q } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 71.17 % ) " "Info: Total cell delay = 1.516 ns ( 71.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.614 ns ( 28.83 % ) " "Info: Total interconnect delay = 0.614 ns ( 28.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.130 ns" { clock t_ff:TFF0|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.130 ns" { clock {} clock~combout {} t_ff:TFF0|q {} } { 0.000ns 0.000ns 0.614ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.130 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.537 ns) 2.130 ns t_ff:TFF0\|q 2 REG LCFF_X31_Y35_N1 3 " "Info: 2: + IC(0.614 ns) + CELL(0.537 ns) = 2.130 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 3; REG Node = 't_ff:TFF0\|q'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.151 ns" { clock t_ff:TFF0|q } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 71.17 % ) " "Info: Total cell delay = 1.516 ns ( 71.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.614 ns ( 28.83 % ) " "Info: Total interconnect delay = 0.614 ns ( 28.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.130 ns" { clock t_ff:TFF0|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.130 ns" { clock {} clock~combout {} t_ff:TFF0|q {} } { 0.000ns 0.000ns 0.614ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.130 ns" { clock t_ff:TFF0|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.130 ns" { clock {} clock~combout {} t_ff:TFF0|q {} } { 0.000ns 0.000ns 0.614ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.130 ns" { clock t_ff:TFF0|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.130 ns" { clock {} clock~combout {} t_ff:TFF0|q {} } { 0.000ns 0.000ns 0.614ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { t_ff:TFF0|q t_ff:TFF0|q~2 t_ff:TFF0|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { t_ff:TFF0|q {} t_ff:TFF0|q~2 {} t_ff:TFF0|q {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.130 ns" { clock t_ff:TFF0|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.130 ns" { clock {} clock~combout {} t_ff:TFF0|q {} } { 0.000ns 0.000ns 0.614ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.130 ns" { clock t_ff:TFF0|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.130 ns" { clock {} clock~combout {} t_ff:TFF0|q {} } { 0.000ns 0.000ns 0.614ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_ff:TFF0|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { t_ff:TFF0|q {} } {  } {  } "" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Q\[3\] t_ff:TFF3\|q 9.186 ns register " "Info: tco from clock \"clock\" to destination pin \"Q\[3\]\" through register \"t_ff:TFF3\|q\" is 9.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.514 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.787 ns) 2.380 ns t_ff:TFF0\|q 2 REG LCFF_X31_Y35_N1 3 " "Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 3; REG Node = 't_ff:TFF0\|q'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.401 ns" { clock t_ff:TFF0|q } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 3.459 ns t_ff:TFF1\|q 3 REG LCFF_X31_Y35_N15 3 " "Info: 3: + IC(0.292 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 3; REG Node = 't_ff:TFF1\|q'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.079 ns" { t_ff:TFF0|q t_ff:TFF1|q } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.787 ns) 4.687 ns t_ff:TFF2\|q 4 REG LCFF_X30_Y35_N5 3 " "Info: 4: + IC(0.441 ns) + CELL(0.787 ns) = 4.687 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 3; REG Node = 't_ff:TFF2\|q'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.228 ns" { t_ff:TFF1|q t_ff:TFF2|q } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.537 ns) 5.514 ns t_ff:TFF3\|q 5 REG LCFF_X30_Y35_N1 2 " "Info: 5: + IC(0.290 ns) + CELL(0.537 ns) = 5.514 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 2; REG Node = 't_ff:TFF3\|q'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.827 ns" { t_ff:TFF2|q t_ff:TFF3|q } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.877 ns ( 70.31 % ) " "Info: Total cell delay = 3.877 ns ( 70.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 29.69 % ) " "Info: Total interconnect delay = 1.637 ns ( 29.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.514 ns" { clock t_ff:TFF0|q t_ff:TFF1|q t_ff:TFF2|q t_ff:TFF3|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.514 ns" { clock {} clock~combout {} t_ff:TFF0|q {} t_ff:TFF1|q {} t_ff:TFF2|q {} t_ff:TFF3|q {} } { 0.000ns 0.000ns 0.614ns 0.292ns 0.441ns 0.290ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.422 ns + Longest register pin " "Info: + Longest register to pin delay is 3.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns t_ff:TFF3\|q 1 REG LCFF_X30_Y35_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N1; Fanout = 2; REG Node = 't_ff:TFF3\|q'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_ff:TFF3|q } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(2.798 ns) 3.422 ns Q\[3\] 2 PIN PIN_C11 0 " "Info: 2: + IC(0.624 ns) + CELL(2.798 ns) = 3.422 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Q\[3\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.422 ns" { t_ff:TFF3|q Q[3] } "NODE_NAME" } } { "counter_up.vhd" "" { Text "D:/Quartus_Tests/askisi_3/counter_up/counter_up.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 81.77 % ) " "Info: Total cell delay = 2.798 ns ( 81.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.624 ns ( 18.23 % ) " "Info: Total interconnect delay = 0.624 ns ( 18.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.422 ns" { t_ff:TFF3|q Q[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.422 ns" { t_ff:TFF3|q {} Q[3] {} } { 0.000ns 0.624ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.514 ns" { clock t_ff:TFF0|q t_ff:TFF1|q t_ff:TFF2|q t_ff:TFF3|q } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.514 ns" { clock {} clock~combout {} t_ff:TFF0|q {} t_ff:TFF1|q {} t_ff:TFF2|q {} t_ff:TFF3|q {} } { 0.000ns 0.000ns 0.614ns 0.292ns 0.441ns 0.290ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.422 ns" { t_ff:TFF3|q Q[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.422 ns" { t_ff:TFF3|q {} Q[3] {} } { 0.000ns 0.624ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Allocated 230 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 21:35:27 2015 " "Info: Processing ended: Sun Nov 22 21:35:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
