v 20130925 2
C 8700 6500 1 0 0 nor1and.sym
{
T 9350 7000 5 10 1 1 0 4 1
refdes=C
}
C 11400 6500 1 0 1 nor1and.sym
{
T 10750 7000 5 10 1 1 0 4 1
refdes=D
}
C 6300 6200 1 0 0 gnd-1.sym
C 9200 6200 1 0 0 gnd-1.sym
C 10700 6200 1 0 0 gnd-1.sym
C 10600 7500 1 0 0 vdd-1.sym
C 9100 7500 1 0 0 vdd-1.sym
C 6200 7500 1 0 0 vdd-1.sym
C 4600 7500 1 0 0 vdd-1.sym
N 4500 6300 5200 6300 4
{
T 5100 6300 5 10 1 1 0 5 1
netname=P
}
N 5200 6300 5900 7000 4
N 5200 7000 5900 6300 4
N 5900 6300 6500 6300 4
{
T 6000 6300 5 10 1 1 0 5 1
netname=P#
}
N 6500 6300 6500 6800 4
N 9700 7000 10400 6300 4
N 10400 6300 11200 6300 4
{
T 10500 6300 5 10 1 1 0 5 1
netname=Q#
}
N 11200 6300 11200 6800 4
N 10400 7000 9700 6300 4
N 9700 6300 8900 6300 4
{
T 9600 6300 5 10 1 1 0 5 1
netname=Q
}
N 8900 6300 8900 6800 4
N 8500 7300 8700 7300 4
{
T 8500 7300 5 10 1 1 0 7 1
netname=P
}
N 11400 7300 11600 7300 4
{
T 11600 7300 5 10 1 1 0 1 1
netname=P#
}
N 8500 7100 8700 7100 4
{
T 8500 7100 5 10 1 1 0 7 1
netname=C
}
N 11600 7100 11400 7100 4
{
T 11600 7100 5 10 1 1 0 1 1
netname=C
}
N 7200 7400 7000 7400 4
{
T 7200 7400 5 10 1 1 0 1 1
netname=C
}
N 8000 7000 7800 7000 4
{
T 8000 7000 5 10 1 1 0 1 1
netname=Q
}
C 7000 4200 1 0 1 nand1or.sym
{
T 6350 4700 5 10 1 1 0 4 1
refdes=F
}
C 8700 4200 1 0 0 nor1and.sym
{
T 9350 4700 5 10 1 1 0 4 1
refdes=G
}
C 11400 4200 1 0 1 nor1and.sym
{
T 10750 4700 5 10 1 1 0 4 1
refdes=H
}
C 4800 3900 1 0 0 gnd-1.sym
C 6300 3900 1 0 0 gnd-1.sym
C 9200 3900 1 0 0 gnd-1.sym
C 10700 3900 1 0 0 gnd-1.sym
C 10600 5200 1 0 0 vdd-1.sym
C 9100 5200 1 0 0 vdd-1.sym
C 6200 5200 1 0 0 vdd-1.sym
C 4700 5200 1 0 0 vdd-1.sym
N 4600 4500 4600 4000 4
N 4600 4000 5300 4000 4
{
T 5200 4000 5 10 1 1 0 5 1
netname=R
}
N 5300 4000 6000 4700 4
N 5300 4700 6000 4000 4
N 6000 4000 6700 4000 4
{
T 6100 4000 5 10 1 1 0 5 1
netname=R#
}
N 6700 4000 6700 4500 4
N 9700 4700 10400 4000 4
N 10400 4000 11200 4000 4
{
T 10500 4000 5 10 1 1 0 5 1
netname=S#
}
N 11200 4000 11200 4500 4
N 10400 4700 9700 4000 4
N 9700 4000 8900 4000 4
{
T 9600 4000 5 10 1 1 0 5 1
netname=S
}
N 8900 4000 8900 4500 4
N 8500 5000 8700 5000 4
{
T 8500 5000 5 10 1 1 0 7 1
netname=R
}
N 11400 5000 11600 5000 4
{
T 11600 5000 5 10 1 1 0 1 1
netname=R#
}
N 8500 4800 8700 4800 4
{
T 8500 4800 5 10 1 1 0 7 1
netname=C
}
N 11600 4800 11400 4800 4
{
T 11600 4800 5 10 1 1 0 1 1
netname=C
}
N 7200 5000 7000 5000 4
{
T 7200 5000 5 10 1 1 0 1 1
netname=C
}
N 4100 5000 4300 5000 4
{
T 4100 5000 5 10 1 1 0 7 1
netname=C
}
N 4100 4800 4300 4800 4
{
T 4100 4800 5 10 1 1 0 7 1
netname=Q
}
N 7200 4800 7000 4800 4
{
T 7200 4800 5 10 1 1 0 1 1
netname=Q#
}
C 4300 4200 1 0 0 nand1or.sym
{
T 4950 4700 5 10 1 1 0 4 1
refdes=E
}
C 4200 6500 1 0 0 nand1or.sym
{
T 4850 7000 5 10 1 1 0 4 1
refdes=A
}
C 4700 6200 1 0 0 gnd-1.sym
N 4500 6300 4500 6800 4
N 4000 7300 4200 7300 4
{
T 4000 7300 5 10 1 1 0 7 1
netname=C
}
N 3400 7100 3600 7100 4
{
T 3400 7100 5 10 1 1 0 7 1
netname=Q#
}
C 7000 6500 1 0 1 nand1or3.sym
{
T 6250 7000 5 10 1 1 0 4 1
refdes=B
}
N 8000 7200 7800 7200 4
{
T 8000 7200 5 10 1 1 0 1 1
netname=S
}
C 3600 5600 1 0 0 in-1.sym
{
T 3600 5900 5 10 0 0 0 0 1
device=INPUT
T 3600 5700 5 10 1 1 0 7 1
refdes=Ï•
T 3600 6100 5 10 0 0 0 0 1
footprint=anchor
}
C 3600 5400 1 0 0 in-1.sym
{
T 3600 5700 5 10 0 0 0 0 1
device=INPUT
T 3600 5500 5 10 1 1 0 7 1
refdes=GND
T 3600 5900 5 10 0 0 0 0 1
footprint=anchor
}
C 3600 5800 1 0 0 in-1.sym
{
T 3600 6100 5 10 0 0 0 0 1
device=INPUT
T 3600 5900 5 10 1 1 0 7 1
refdes=Vdd
T 3600 6300 5 10 0 0 0 0 1
footprint=anchor
}
N 4400 5700 4200 5700 4
{
T 4400 5700 5 10 1 1 0 1 1
netname=C
}
C 4000 5900 1 0 0 vdd-1.sym
C 4100 5200 1 0 0 gnd-1.sym
C 10500 4700 1 90 0 out-1.sym
{
T 10200 4700 5 10 0 0 90 0 1
device=OUTPUT
T 10400 5300 5 10 1 1 0 3 1
refdes=S
T 10000 4700 5 10 0 0 90 0 1
footprint=anchor
}
C 9800 4700 1 90 0 out-1.sym
{
T 9500 4700 5 10 0 0 90 0 1
device=OUTPUT
T 9700 5300 5 10 1 1 0 3 1
refdes=S#
T 9300 4700 5 10 0 0 90 0 1
footprint=anchor
}
C 6000 7000 1 90 0 out-1.sym
{
T 5700 7000 5 10 0 0 90 0 1
device=OUTPUT
T 5900 7600 5 10 1 1 0 3 1
refdes=P
T 5500 7000 5 10 0 0 90 0 1
footprint=anchor
}
C 5300 7000 1 90 0 out-1.sym
{
T 5000 7000 5 10 0 0 90 0 1
device=OUTPUT
T 5200 7600 5 10 1 1 0 3 1
refdes=P#
T 4800 7000 5 10 0 0 90 0 1
footprint=anchor
}
C 3600 7000 1 0 0 linkc.sym
{
T 3900 7400 5 10 0 0 0 0 1
device=RESISTOR
T 3850 7150 5 10 1 1 0 6 1
refdes=R1
T 4000 7100 5 10 0 1 0 0 1
footprint=jumper2
T 4000 7100 5 10 0 1 0 0 1
value=0.1
}
C 3600 6800 1 0 0 linko.sym
{
T 3900 7200 5 10 0 0 0 0 1
device=RESISTOR
T 3950 6850 5 10 1 1 0 8 1
refdes=R2
T 4000 6900 5 10 0 1 0 0 1
footprint=jumper2
T 4000 6900 5 10 0 1 0 0 1
value=1e9
}
N 4200 6900 4200 7100 4
N 3400 6900 3600 6900 4
{
T 3400 6900 5 10 1 1 0 7 1
netname=S#
}
C 7200 7100 1 0 0 linkc.sym
{
T 7500 7500 5 10 0 0 0 0 1
device=RESISTOR
T 7550 7250 5 10 1 1 0 0 1
refdes=R3
T 7600 7200 5 10 0 1 0 0 1
footprint=jumper2
T 7600 7200 5 10 0 1 0 0 1
value=0.1
}
C 7200 6900 1 0 0 linkc.sym
{
T 7500 7300 5 10 0 0 0 0 1
device=RESISTOR
T 7550 6950 5 10 1 1 0 2 1
refdes=R4
T 7600 7000 5 10 0 1 0 0 1
footprint=jumper2
T 7600 7000 5 10 0 1 0 0 1
value=0.1
}
N 7200 7200 7000 7200 4
N 7200 7000 7000 7000 4
C 7100 5900 1 90 0 resistor-1.sym
{
T 6700 6200 5 10 0 0 90 0 1
device=RESISTOR
T 6950 6000 5 10 1 1 0 8 1
refdes=R5
T 7000 6100 5 10 0 1 0 0 1
value=1Meg
}
C 7300 5900 1 90 0 resistor-1.sym
{
T 6900 6200 5 10 0 0 90 0 1
device=RESISTOR
T 7250 6100 5 10 1 1 0 2 1
refdes=R6
T 7300 6200 5 10 0 1 0 0 1
value=1Meg
}
N 7000 6800 7100 6800 4
N 7100 6800 7100 7200 4
C 6900 5600 1 0 0 gnd-1.sym
C 7100 5600 1 0 0 gnd-1.sym
N 7200 6800 7200 7000 4
