Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Mar 27 20:00:25 2019
| Host         : fyyaz-VirtualBox running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 179 register/latch pins with no clock driven by root clock pin: design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/video_capture/pclk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 427 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -96.440    -7733.965                   1447                25317        0.053        0.000                      0                25297        3.000        0.000                       0                 10362  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_100MHz                                                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                                                             {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_1_0                                                             {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_1_0                                                             {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                                                 -96.440    -7733.965                   1447                23752        0.053        0.000                      0                23752        3.750        0.000                       0                  9522  
  clk_out2_design_1_clk_wiz_1_0                                                                  31.888        0.000                      0                  101        0.165        0.000                      0                  101       19.500        0.000                       0                    77  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                                               7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.414        0.000                      0                  928        0.094        0.000                      0                  928       15.250        0.000                       0                   484  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                         13.549        0.000                      0                  222        0.118        0.000                      0                  222       15.686        0.000                       0                   235  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       11.338        0.000                      0                   47        0.275        0.000                      0                   47       16.166        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                               clk_out1_design_1_clk_wiz_1_0      998.730        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_design_1_clk_wiz_1_0                                                               clk_out1_design_1_clk_wiz_1_0                                                                     7.364        0.000                      0                   97        0.305        0.000                      0                   97  
**async_default**                                                                           clk_out2_design_1_clk_wiz_1_0                                                               clk_out2_design_1_clk_wiz_1_0                                                                    36.389        0.000                      0                   50        0.545        0.000                      0                   50  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.464        0.000                      0                  100        0.302        0.000                      0                  100  
**default**                                                                                 clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                 8.638        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :         1447  Failing Endpoints,  Worst Slack      -96.440ns,  Total Violation    -7733.966ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -96.440ns  (required time - arrival time)
  Source:                 design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        105.889ns  (logic 63.602ns (60.065%)  route 42.287ns (39.935%))
  Logic Levels:           253  (CARRY4=199 LUT1=1 LUT2=2 LUT3=39 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.786    -0.754    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y24         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=37, routed)          0.817     0.519    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/clk_freq[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.643 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970/O
                         net (fo=2, routed)           0.729     1.373    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941/CO[3]
                         net (fo=1, routed)           0.009     1.767    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943/CO[3]
                         net (fo=1, routed)           0.000     1.881    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930/CO[3]
                         net (fo=1, routed)           0.000     1.995    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905/CO[3]
                         net (fo=1, routed)           0.000     2.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868/CO[3]
                         net (fo=1, routed)           0.000     2.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821/CO[3]
                         net (fo=1, routed)           0.000     2.337    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762/CO[3]
                         net (fo=1, routed)           0.000     2.451    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.673 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686/O[0]
                         net (fo=3, routed)           1.281     3.953    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686_n_7
    SLICE_X71Y29         LUT3 (Prop_lut3_I1_O)        0.327     4.280 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761/O
                         net (fo=2, routed)           0.755     5.035    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761_n_0
    SLICE_X67Y30         LUT5 (Prop_lut5_I1_O)        0.332     5.367 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677/O
                         net (fo=2, routed)           0.672     6.039    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.854 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_436/O[3]
                         net (fo=33, routed)          1.127     7.981    design_1_i/range_detector_ip_0/inst_n_15
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.307     8.288 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_846/O
                         net (fo=1, routed)           0.335     8.623    design_1_i/range_detector_ip_0/slv_reg5[28]_i_846_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.149 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.149    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716/CO[3]
                         net (fo=1, routed)           0.000     9.263    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.534 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605/CO[0]
                         net (fo=26, routed)          0.675    10.209    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I2_O)        0.368    10.577 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_715/O
                         net (fo=1, routed)           0.554    11.132    design_1_i/range_detector_ip_0/slv_reg5[28]_i_715_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I0_O)        0.332    11.464 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_603/O
                         net (fo=1, routed)           0.000    11.464    design_1_i/range_detector_ip_0/slv_reg5[28]_i_603_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.996 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.218 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_313/O[0]
                         net (fo=3, routed)           0.941    13.158    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]_5[0]
    SLICE_X66Y34         LUT4 (Prop_lut4_I2_O)        0.299    13.457 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593/O
                         net (fo=1, routed)           0.000    13.457    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.990 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455/CO[3]
                         net (fo=1, routed)           0.000    13.990    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.244 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312/CO[0]
                         net (fo=12, routed)          0.792    15.036    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312_n_3
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.367    15.403 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310/O
                         net (fo=21, routed)          0.504    15.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    16.032 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_442/O
                         net (fo=5, routed)           0.522    16.554    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/range_detector_ip_v1_0_M01_AXI_inst/A[4]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    16.678 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583/O
                         net (fo=1, routed)           0.000    16.678    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451/CO[3]
                         net (fo=1, routed)           0.000    17.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.277 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311/O[0]
                         net (fo=3, routed)           0.594    17.870    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311_n_7
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.295    18.165 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426/O
                         net (fo=2, routed)           0.422    18.588    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.124    18.712 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430/O
                         net (fo=1, routed)           0.000    18.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.110 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.110    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.444 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_193/O[1]
                         net (fo=33, routed)          0.842    20.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby4[12]
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.303    20.589 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114/O
                         net (fo=1, routed)           0.000    20.589    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.259 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_18/CO[1]
                         net (fo=21, routed)          0.726    21.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[31]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.332    22.317 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469/O
                         net (fo=1, routed)           0.000    22.317    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.867 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.095    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.209    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_19/CO[2]
                         net (fo=21, routed)          0.672    24.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[30]
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.313    24.422 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472/O
                         net (fo=1, routed)           0.000    24.422    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.955 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322/CO[3]
                         net (fo=1, routed)           0.000    24.955    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.072 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202/CO[3]
                         net (fo=1, routed)           0.000    25.072    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.189 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.306 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.306    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.535 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_20/CO[2]
                         net (fo=21, routed)          0.788    26.323    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[29]
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.310    26.633 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549/O
                         net (fo=1, routed)           0.000    26.633    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397/CO[3]
                         net (fo=1, routed)           0.000    27.183    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.297 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.297    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.411 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164/CO[3]
                         net (fo=1, routed)           0.000    27.411    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.525 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    27.525    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.753 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_37/CO[2]
                         net (fo=21, routed)          0.757    28.510    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[28]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.313    28.823 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552/O
                         net (fo=1, routed)           0.000    28.823    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.356 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402/CO[3]
                         net (fo=1, routed)           0.000    29.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.473 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.473    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.590 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    29.590    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.707 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.707    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.936 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_38/CO[2]
                         net (fo=21, routed)          0.703    30.639    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[27]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.310    30.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555/O
                         net (fo=1, routed)           0.000    30.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.482 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407/CO[3]
                         net (fo=1, routed)           0.000    31.482    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.599 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.599    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.716 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.716    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.833 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    31.833    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_39/CO[2]
                         net (fo=21, routed)          0.852    32.915    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[26]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.310    33.225 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558/O
                         net (fo=1, routed)           0.000    33.225    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.775    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.889    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.117    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.345 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_40/CO[2]
                         net (fo=21, routed)          0.820    35.165    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[25]
    SLICE_X53Y29         LUT3 (Prop_lut3_I0_O)        0.313    35.478 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661/O
                         net (fo=1, routed)           0.000    35.478    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527/CO[3]
                         net (fo=1, routed)           0.000    36.028    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.142    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.256    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    36.370    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.598 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_86/CO[2]
                         net (fo=21, routed)          0.623    37.220    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[24]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.313    37.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535/O
                         net (fo=1, routed)           0.000    37.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255/CO[3]
                         net (fo=1, routed)           0.000    38.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_87/CO[2]
                         net (fo=21, routed)          0.542    39.081    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[23]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.313    39.394 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667/O
                         net (fo=1, routed)           0.000    39.394    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.944 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537/CO[3]
                         net (fo=1, routed)           0.000    39.944    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387/CO[3]
                         net (fo=1, routed)           0.000    40.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260/CO[3]
                         net (fo=1, routed)           0.000    40.172    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.286 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.514 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_88/CO[2]
                         net (fo=21, routed)          0.822    41.336    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[22]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.313    41.649 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670/O
                         net (fo=1, routed)           0.000    41.649    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.182 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542/CO[3]
                         net (fo=1, routed)           0.000    42.182    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.299 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.299    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265/CO[3]
                         net (fo=1, routed)           0.000    42.416    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    42.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.762 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_89/CO[2]
                         net (fo=21, routed)          0.660    43.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[21]
    SLICE_X51Y36         LUT3 (Prop_lut3_I0_O)        0.310    43.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742/O
                         net (fo=1, routed)           0.000    43.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639/CO[3]
                         net (fo=1, routed)           0.000    44.283    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507/CO[3]
                         net (fo=1, routed)           0.000    44.397    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357/CO[3]
                         net (fo=1, routed)           0.000    44.511    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234/CO[3]
                         net (fo=1, routed)           0.000    44.625    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_144/CO[2]
                         net (fo=21, routed)          0.663    45.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[20]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    45.829 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745/O
                         net (fo=1, routed)           0.000    45.829    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.379 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644/CO[3]
                         net (fo=1, routed)           0.000    46.379    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512/CO[3]
                         net (fo=1, routed)           0.000    46.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.607 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362/CO[3]
                         net (fo=1, routed)           0.000    46.607    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.721 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238/CO[3]
                         net (fo=1, routed)           0.000    46.721    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_145/CO[2]
                         net (fo=21, routed)          0.687    47.636    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[19]
    SLICE_X53Y39         LUT3 (Prop_lut3_I0_O)        0.313    47.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748/O
                         net (fo=1, routed)           0.000    47.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.499 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.499    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.613 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.613    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.727 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367/CO[3]
                         net (fo=1, routed)           0.000    48.727    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242/CO[3]
                         net (fo=1, routed)           0.000    48.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.069 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_146/CO[2]
                         net (fo=21, routed)          0.549    49.618    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[18]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.313    49.931 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751/O
                         net (fo=1, routed)           0.000    49.931    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.464 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654/CO[3]
                         net (fo=1, routed)           0.000    50.464    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.581 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.698 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372/CO[3]
                         net (fo=1, routed)           0.000    50.698    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.815 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246/CO[3]
                         net (fo=1, routed)           0.000    50.815    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.044 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_147/CO[2]
                         net (fo=21, routed)          0.487    51.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[17]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.310    51.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801/O
                         net (fo=1, routed)           0.000    51.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.391 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720/CO[3]
                         net (fo=1, routed)           0.000    52.391    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.505 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619/CO[3]
                         net (fo=1, routed)           0.000    52.505    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.619 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487/CO[3]
                         net (fo=1, routed)           0.000    52.619    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341/CO[3]
                         net (fo=1, routed)           0.000    52.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.961 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_230/CO[2]
                         net (fo=21, routed)          0.553    53.514    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[16]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.313    53.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804/O
                         net (fo=1, routed)           0.000    53.827    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.360 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725/CO[3]
                         net (fo=1, routed)           0.000    54.360    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.477 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624/CO[3]
                         net (fo=1, routed)           0.000    54.477    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.594 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492/CO[3]
                         net (fo=1, routed)           0.000    54.594    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.711 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.001    54.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.941 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_231/CO[2]
                         net (fo=21, routed)          0.676    55.616    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[15]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.310    55.926 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734/O
                         net (fo=1, routed)           0.000    55.926    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629/CO[3]
                         net (fo=1, routed)           0.000    56.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497/CO[3]
                         net (fo=1, routed)           0.000    56.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349/CO[3]
                         net (fo=1, routed)           0.000    56.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.914 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_232/CO[2]
                         net (fo=21, routed)          0.609    57.523    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[14]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.313    57.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810/O
                         net (fo=1, routed)           0.000    57.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.386 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.386    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634/CO[3]
                         net (fo=1, routed)           0.000    58.500    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502/CO[3]
                         net (fo=1, routed)           0.000    58.614    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353/CO[3]
                         net (fo=1, routed)           0.000    58.728    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.956 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_233/CO[2]
                         net (fo=21, routed)          0.728    59.685    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[13]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.313    59.998 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131/O
                         net (fo=1, routed)           0.000    59.998    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.531 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109/CO[3]
                         net (fo=1, routed)           0.000    60.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.648 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    60.648    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.765 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.111 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_49/CO[2]
                         net (fo=21, routed)          0.673    61.784    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[12]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.310    62.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134/O
                         net (fo=1, routed)           0.000    62.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.644 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114/CO[3]
                         net (fo=1, routed)           0.000    62.644    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94/CO[3]
                         net (fo=1, routed)           0.000    62.758    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.872 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.872    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.986 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.986    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.214 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_50/CO[2]
                         net (fo=21, routed)          0.766    63.979    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[11]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.313    64.292 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137/O
                         net (fo=1, routed)           0.000    64.292    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.825 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119/CO[3]
                         net (fo=1, routed)           0.000    64.825    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    64.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.059 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79/CO[3]
                         net (fo=1, routed)           0.000    65.059    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.176 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.176    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.405 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_51/CO[2]
                         net (fo=21, routed)          0.704    66.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[10]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.310    66.419 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140/O
                         net (fo=1, routed)           0.000    66.419    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.969 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124/CO[3]
                         net (fo=1, routed)           0.000    66.969    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104/CO[3]
                         net (fo=1, routed)           0.000    67.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84/CO[3]
                         net (fo=1, routed)           0.000    67.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_52/CO[2]
                         net (fo=21, routed)          0.680    68.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[9]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.313    68.532 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359/O
                         net (fo=1, routed)           0.000    68.532    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.082 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000    69.082    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.310 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.310    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.424 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.424    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.652 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_57/CO[2]
                         net (fo=21, routed)          0.581    70.233    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[8]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.313    70.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356/O
                         net (fo=1, routed)           0.000    70.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.079 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322/CO[3]
                         net (fo=1, routed)           0.000    71.079    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264/CO[3]
                         net (fo=1, routed)           0.000    71.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.313 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    71.313    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.430 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.430    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.659 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_58/CO[2]
                         net (fo=21, routed)          0.723    72.383    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[7]
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.310    72.693 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353/O
                         net (fo=1, routed)           0.000    72.693    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.243 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317/CO[3]
                         net (fo=1, routed)           0.000    73.243    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259/CO[3]
                         net (fo=1, routed)           0.000    73.357    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.471 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    73.471    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.585 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    73.585    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.813 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_59/CO[2]
                         net (fo=21, routed)          0.642    74.455    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[6]
    SLICE_X55Y58         LUT3 (Prop_lut3_I0_O)        0.313    74.768 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350/O
                         net (fo=1, routed)           0.000    74.768    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.318 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000    75.318    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254/CO[3]
                         net (fo=1, routed)           0.000    75.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    75.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.660 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.660    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.888 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_60/CO[2]
                         net (fo=21, routed)          0.707    76.595    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[5]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.313    76.908 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347/O
                         net (fo=1, routed)           0.000    76.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    77.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.800 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    77.800    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_74/CO[2]
                         net (fo=21, routed)          0.674    78.702    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[4]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.313    79.015 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344/O
                         net (fo=1, routed)           0.000    79.015    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.565 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.135 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_75/CO[2]
                         net (fo=21, routed)          0.494    80.629    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.313    80.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341/O
                         net (fo=1, routed)           0.000    80.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.492 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    81.606    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    81.720    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    81.834    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_73/CO[2]
                         net (fo=22, routed)          0.683    82.745    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[2]
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.313    83.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338/O
                         net (fo=1, routed)           0.000    83.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.608 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292/CO[3]
                         net (fo=1, routed)           0.000    83.608    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.722 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000    83.722    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000    83.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.950 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    83.950    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.178 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_70/CO[2]
                         net (fo=21, routed)          0.825    85.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[1]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    85.316 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295/O
                         net (fo=1, routed)           0.000    85.316    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.866 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.000    85.866    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.980 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    85.980    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    86.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.208 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.208    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.365 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_33/CO[1]
                         net (fo=39, routed)          1.058    87.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[0]
    SLICE_X56Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    88.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.340 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.340    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    88.663 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_40/O[1]
                         net (fo=39, routed)          0.900    89.564    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby2[10]
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.306    89.870 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22/O
                         net (fo=3, routed)           0.836    90.706    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    91.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218/CO[3]
                         net (fo=1, routed)           0.000    91.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.219 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    91.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.534 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134/O[3]
                         net (fo=2, routed)           0.822    92.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134_n_4
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.332    92.688 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80/O
                         net (fo=2, routed)           0.810    93.498    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.332    93.830 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84/O
                         net (fo=1, routed)           0.000    93.830    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    94.362 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.362    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.476 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.476    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    94.699 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11/O[0]
                         net (fo=2, routed)           1.011    95.710    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11_n_7
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.293    96.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6/O
                         net (fo=2, routed)           0.469    96.472    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.326    96.798 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10/O
                         net (fo=1, routed)           0.000    96.798    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.348 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.348    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.462 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.462    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    97.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2/O[3]
                         net (fo=7, routed)           0.862    98.637    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2_n_4
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.306    98.943 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476/O
                         net (fo=1, routed)           0.000    98.943    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327/CO[3]
                         net (fo=1, routed)           0.000    99.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207/O[1]
                         net (fo=3, routed)           0.926   100.753    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207_n_6
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.303   101.056 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226/O
                         net (fo=1, routed)           0.000   101.056    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134/CO[3]
                         net (fo=1, routed)           0.000   101.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.549 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76/CO[3]
                         net (fo=1, routed)           0.000   101.549    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.666 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000   101.666    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.783 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.783    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.012 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3/CO[2]
                         net (fo=30, routed)          0.789   102.801    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3_n_1
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.310   103.111 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[5]_i_1/O
                         net (fo=3, routed)           0.689   103.800    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/D[5]
    SLICE_X63Y66         LUT6 (Prop_lut6_I4_O)        0.124   103.924 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_i_31/O
                         net (fo=1, routed)           0.471   104.395    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_i_31_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   104.793 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000   104.793    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg_i_21_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.907 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   104.907    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg_i_11_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.021 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.021    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg_i_2_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.135 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000   105.135    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.500     8.480    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/m01_axi_aclk
    SLICE_X63Y70         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg/C
                         clock pessimism              0.487     8.967    
                         clock uncertainty           -0.074     8.893    
    SLICE_X63Y70         FDRE (Setup_fdre_C_D)       -0.198     8.695    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby_reg
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                        -105.135    
  -------------------------------------------------------------------
                         slack                                -96.440    

Slack (VIOLATED) :        -95.132ns  (required time - arrival time)
  Source:                 design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        104.633ns  (logic 62.737ns (59.959%)  route 41.896ns (40.041%))
  Logic Levels:           247  (CARRY4=196 LUT1=1 LUT2=1 LUT3=39 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.788    -0.752    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y26         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.234 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q
                         net (fo=38, routed)          0.677     0.443    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/clk_freq[12]
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.124     0.567 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_962/O
                         net (fo=2, routed)           0.790     1.357    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_962_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.742 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_944/CO[3]
                         net (fo=1, routed)           0.000     1.742    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_944_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.856 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_915/CO[3]
                         net (fo=1, routed)           0.000     1.856    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_915_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.970 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_874/CO[3]
                         net (fo=1, routed)           0.000     1.970    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_874_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.084 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_823/CO[3]
                         net (fo=1, routed)           0.000     2.084    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_823_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.198 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_762/CO[3]
                         net (fo=1, routed)           0.000     2.198    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_762_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_686/O[2]
                         net (fo=3, routed)           0.810     3.248    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_686_n_5
    SLICE_X67Y33         LUT3 (Prop_lut3_I1_O)        0.302     3.550 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_688/O
                         net (fo=2, routed)           0.481     4.031    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_688_n_0
    SLICE_X67Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.155 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_571/O
                         net (fo=2, routed)           0.746     4.900    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_571_n_0
    SLICE_X68Y32         LUT6 (Prop_lut6_I0_O)        0.124     5.024 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_575/O
                         net (fo=1, routed)           0.000     5.024    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_575_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.574 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_436/CO[3]
                         net (fo=1, routed)           0.000     5.574    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_436_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.908 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_309/O[1]
                         net (fo=39, routed)          0.599     6.507    design_1_i/range_detector_ip_0/inst_n_12
    SLICE_X67Y32         LUT3 (Prop_lut3_I1_O)        0.303     6.810 r  design_1_i/range_detector_ip_0/slv_reg3[28]_i_852/O
                         net (fo=1, routed)           0.771     7.581    design_1_i/range_detector_ip_0/slv_reg3[28]_i_852_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.107 r  design_1_i/range_detector_ip_0/slv_reg3_reg[28]_i_784/CO[3]
                         net (fo=1, routed)           0.000     8.107    design_1_i/range_detector_ip_0/slv_reg3_reg[28]_i_784_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  design_1_i/range_detector_ip_0/slv_reg3_reg[28]_i_716/CO[3]
                         net (fo=1, routed)           0.000     8.221    design_1_i/range_detector_ip_0/slv_reg3_reg[28]_i_716_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.492 r  design_1_i/range_detector_ip_0/slv_reg3_reg[28]_i_605/CO[0]
                         net (fo=26, routed)          0.763     9.255    design_1_i/range_detector_ip_0/slv_reg3_reg[28]_i_605_n_3
    SLICE_X70Y36         LUT3 (Prop_lut3_I2_O)        0.365     9.620 r  design_1_i/range_detector_ip_0/slv_reg3[28]_i_713/O
                         net (fo=1, routed)           0.662    10.282    design_1_i/range_detector_ip_0/slv_reg3[28]_i_713_n_0
    SLICE_X70Y34         LUT6 (Prop_lut6_I1_O)        0.328    10.610 r  design_1_i/range_detector_ip_0/slv_reg3[28]_i_601/O
                         net (fo=1, routed)           0.000    10.610    design_1_i/range_detector_ip_0/slv_reg3[28]_i_601_n_0
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.990 r  design_1_i/range_detector_ip_0/slv_reg3_reg[28]_i_458/CO[3]
                         net (fo=1, routed)           0.000    10.990    design_1_i/range_detector_ip_0/slv_reg3_reg[28]_i_458_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.209 r  design_1_i/range_detector_ip_0/slv_reg3_reg[28]_i_313/O[0]
                         net (fo=3, routed)           0.666    11.875    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]_0[0]
    SLICE_X71Y35         LUT4 (Prop_lut4_I2_O)        0.295    12.170 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_593/O
                         net (fo=1, routed)           0.000    12.170    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_593_n_0
    SLICE_X71Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.720 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_455/CO[3]
                         net (fo=1, routed)           0.000    12.720    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_455_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.991 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_312/CO[0]
                         net (fo=12, routed)          0.384    13.374    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_312_n_3
    SLICE_X71Y37         LUT3 (Prop_lut3_I0_O)        0.373    13.747 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_310/O
                         net (fo=21, routed)          0.793    14.541    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_310_n_0
    SLICE_X67Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.665 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_316/O
                         net (fo=4, routed)           0.547    15.212    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/range_detector_ip_v1_0_M00_AXI_inst/A[8]
    SLICE_X69Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.610 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_311/CO[3]
                         net (fo=10, routed)          0.646    16.256    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_311_n_0
    SLICE_X67Y38         LUT6 (Prop_lut6_I5_O)        0.124    16.380 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_301/O
                         net (fo=2, routed)           0.731    17.112    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_301_n_0
    SLICE_X68Y40         LUT3 (Prop_lut3_I0_O)        0.124    17.236 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_305/O
                         net (fo=1, routed)           0.000    17.236    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_305_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.634 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_193/CO[3]
                         net (fo=1, routed)           0.000    17.634    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_193_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.856 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]_i_115/O[0]
                         net (fo=33, routed)          0.727    18.583    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby4[15]
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.299    18.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_111/O
                         net (fo=1, routed)           0.000    18.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_111_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.283 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.283    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_41_n_0
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.440 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_18/CO[1]
                         net (fo=21, routed)          0.803    20.242    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[31]
    SLICE_X71Y39         LUT3 (Prop_lut3_I0_O)        0.329    20.571 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_469/O
                         net (fo=1, routed)           0.000    20.571    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_469_n_0
    SLICE_X71Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.121 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_317/CO[3]
                         net (fo=1, routed)           0.000    21.121    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_317_n_0
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.235 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_197/CO[3]
                         net (fo=1, routed)           0.000    21.235    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_197_n_0
    SLICE_X71Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_116/CO[3]
                         net (fo=1, routed)           0.000    21.349    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_116_n_0
    SLICE_X71Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.463    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_44_n_0
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.691 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_19/CO[2]
                         net (fo=21, routed)          0.778    22.470    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[30]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.313    22.783 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_472/O
                         net (fo=1, routed)           0.000    22.783    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_472_n_0
    SLICE_X72Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.333 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_322/CO[3]
                         net (fo=1, routed)           0.000    23.333    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_322_n_0
    SLICE_X72Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.447 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_202/CO[3]
                         net (fo=1, routed)           0.000    23.447    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_202_n_0
    SLICE_X72Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.561 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_121/CO[3]
                         net (fo=1, routed)           0.000    23.561    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_121_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.675 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.675    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_48_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.903 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_20/CO[2]
                         net (fo=21, routed)          0.659    24.562    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[29]
    SLICE_X73Y37         LUT3 (Prop_lut3_I0_O)        0.313    24.875 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_549/O
                         net (fo=1, routed)           0.000    24.875    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_549_n_0
    SLICE_X73Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.425 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_397/CO[3]
                         net (fo=1, routed)           0.000    25.425    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_397_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_270/CO[3]
                         net (fo=1, routed)           0.000    25.539    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_270_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.653 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_164/CO[3]
                         net (fo=1, routed)           0.000    25.653    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_164_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.767 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.767    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_90_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.995 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_37/CO[2]
                         net (fo=21, routed)          0.787    26.781    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[28]
    SLICE_X70Y38         LUT3 (Prop_lut3_I0_O)        0.313    27.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_552/O
                         net (fo=1, routed)           0.000    27.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_552_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.627 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_402/CO[3]
                         net (fo=1, routed)           0.000    27.627    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_402_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.744 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_275/CO[3]
                         net (fo=1, routed)           0.000    27.744    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_275_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.861 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.861    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_169_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.978 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_94/CO[3]
                         net (fo=1, routed)           0.000    27.978    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_94_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.207 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_38/CO[2]
                         net (fo=21, routed)          0.679    28.886    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[27]
    SLICE_X66Y36         LUT3 (Prop_lut3_I0_O)        0.310    29.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_555/O
                         net (fo=1, routed)           0.000    29.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_555_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.729 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_407/CO[3]
                         net (fo=1, routed)           0.000    29.729    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_407_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.846 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_280/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_280_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.963 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_174_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.080 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.080    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_98_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.309 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_39/CO[2]
                         net (fo=21, routed)          0.777    31.087    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[26]
    SLICE_X64Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    31.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_412/CO[3]
                         net (fo=1, routed)           0.000    31.853    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_412_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.967 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_285/CO[3]
                         net (fo=1, routed)           0.000    31.967    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_285_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.081 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_179/CO[3]
                         net (fo=1, routed)           0.000    32.081    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_179_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.195 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_102/CO[3]
                         net (fo=1, routed)           0.000    32.195    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_102_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.423 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_40/CO[2]
                         net (fo=21, routed)          0.692    33.115    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[25]
    SLICE_X63Y37         LUT3 (Prop_lut3_I0_O)        0.313    33.428 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_661/O
                         net (fo=1, routed)           0.000    33.428    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_661_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.978 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_527/CO[3]
                         net (fo=1, routed)           0.000    33.978    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_527_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.092 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_377/CO[3]
                         net (fo=1, routed)           0.000    34.092    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_377_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.206 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_250/CO[3]
                         net (fo=1, routed)           0.000    34.206    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_250_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.320 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    34.320    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_148_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.548 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_86/CO[2]
                         net (fo=21, routed)          0.576    35.124    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[24]
    SLICE_X62Y38         LUT3 (Prop_lut3_I0_O)        0.313    35.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_664/O
                         net (fo=1, routed)           0.000    35.437    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_664_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.970 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_532/CO[3]
                         net (fo=1, routed)           0.000    35.970    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_532_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.087 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.087    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_382_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.204 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_255/CO[3]
                         net (fo=1, routed)           0.000    36.204    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_255_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.321 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_152/CO[3]
                         net (fo=1, routed)           0.000    36.321    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_152_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    36.550 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_87/CO[2]
                         net (fo=21, routed)          0.868    37.418    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[23]
    SLICE_X58Y38         LUT3 (Prop_lut3_I0_O)        0.310    37.728 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_667/O
                         net (fo=1, routed)           0.000    37.728    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_667_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.261 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_537/CO[3]
                         net (fo=1, routed)           0.000    38.261    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_537_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.378 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_387/CO[3]
                         net (fo=1, routed)           0.000    38.378    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_387_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.495 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_260/CO[3]
                         net (fo=1, routed)           0.000    38.495    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_260_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.612 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_156/CO[3]
                         net (fo=1, routed)           0.000    38.612    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_156_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_88/CO[2]
                         net (fo=21, routed)          0.815    39.656    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[22]
    SLICE_X57Y38         LUT3 (Prop_lut3_I0_O)        0.310    39.966 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_670/O
                         net (fo=1, routed)           0.000    39.966    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_670_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.516 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_542/CO[3]
                         net (fo=1, routed)           0.000    40.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_542_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.630 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_392/CO[3]
                         net (fo=1, routed)           0.000    40.630    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_392_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_265/CO[3]
                         net (fo=1, routed)           0.000    40.744    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_265_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    40.858    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_160_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.086 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_89/CO[2]
                         net (fo=21, routed)          0.586    41.672    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[21]
    SLICE_X56Y42         LUT3 (Prop_lut3_I0_O)        0.313    41.985 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_742/O
                         net (fo=1, routed)           0.000    41.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_742_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.518 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_639/CO[3]
                         net (fo=1, routed)           0.000    42.518    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_639_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.635 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_507/CO[3]
                         net (fo=1, routed)           0.000    42.635    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_507_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.752 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_357/CO[3]
                         net (fo=1, routed)           0.000    42.752    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_357_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.869 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_234/CO[3]
                         net (fo=1, routed)           0.000    42.869    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_234_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.098 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_144/CO[2]
                         net (fo=21, routed)          0.655    43.753    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[20]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.310    44.063 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_745/O
                         net (fo=1, routed)           0.000    44.063    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_745_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.613 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.613    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_644_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.727 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_512/CO[3]
                         net (fo=1, routed)           0.000    44.727    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_512_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_362/CO[3]
                         net (fo=1, routed)           0.000    44.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_362_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.955 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_238/CO[3]
                         net (fo=1, routed)           0.000    44.955    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_238_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_145/CO[2]
                         net (fo=21, routed)          0.840    46.022    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[19]
    SLICE_X58Y43         LUT3 (Prop_lut3_I0_O)        0.313    46.335 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_748/O
                         net (fo=1, routed)           0.000    46.335    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_748_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.868 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_649/CO[3]
                         net (fo=1, routed)           0.000    46.868    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_649_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.985 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_517/CO[3]
                         net (fo=1, routed)           0.000    46.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_517_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_367/CO[3]
                         net (fo=1, routed)           0.000    47.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_367_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.219 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_242/CO[3]
                         net (fo=1, routed)           0.000    47.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_242_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.448 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_146/CO[2]
                         net (fo=21, routed)          0.850    48.299    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[18]
    SLICE_X59Y42         LUT3 (Prop_lut3_I0_O)        0.310    48.609 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_751/O
                         net (fo=1, routed)           0.000    48.609    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_751_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.159 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_654/CO[3]
                         net (fo=1, routed)           0.000    49.159    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_654_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.273 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_522/CO[3]
                         net (fo=1, routed)           0.000    49.273    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_522_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.387 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_372/CO[3]
                         net (fo=1, routed)           0.000    49.387    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_372_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.501 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_246/CO[3]
                         net (fo=1, routed)           0.000    49.501    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_246_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.729 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_147/CO[2]
                         net (fo=21, routed)          0.764    50.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[17]
    SLICE_X60Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    51.277 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_720/CO[3]
                         net (fo=1, routed)           0.000    51.277    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_720_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.394 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_619/CO[3]
                         net (fo=1, routed)           0.000    51.394    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_619_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.511 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_487/CO[3]
                         net (fo=1, routed)           0.000    51.511    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_487_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.628 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_341/CO[3]
                         net (fo=1, routed)           0.000    51.628    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_341_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.857 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_230/CO[2]
                         net (fo=21, routed)          0.671    52.528    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[16]
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.310    52.838 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_806/O
                         net (fo=1, routed)           0.000    52.838    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_806_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.388 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_725/CO[3]
                         net (fo=1, routed)           0.000    53.388    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_725_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.502 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_624/CO[3]
                         net (fo=1, routed)           0.000    53.502    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_624_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.616 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_492/CO[3]
                         net (fo=1, routed)           0.000    53.616    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_492_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.730 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.000    53.730    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_345_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.958 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_231/CO[2]
                         net (fo=21, routed)          0.901    54.859    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[15]
    SLICE_X65Y40         LUT3 (Prop_lut3_I0_O)        0.313    55.172 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_809/O
                         net (fo=1, routed)           0.000    55.172    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_809_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.722 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_730/CO[3]
                         net (fo=1, routed)           0.000    55.722    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_730_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_629/CO[3]
                         net (fo=1, routed)           0.000    55.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_629_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.950 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_497/CO[3]
                         net (fo=1, routed)           0.000    55.950    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_497_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.064 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_349/CO[3]
                         net (fo=1, routed)           0.000    56.064    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_349_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.292 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_232/CO[2]
                         net (fo=21, routed)          0.579    56.871    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[14]
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.313    57.184 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_738/O
                         net (fo=1, routed)           0.000    57.184    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_738_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.734 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_634/CO[3]
                         net (fo=1, routed)           0.000    57.734    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_634_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.848 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_502/CO[3]
                         net (fo=1, routed)           0.000    57.848    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_502_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.962 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_353/CO[3]
                         net (fo=1, routed)           0.000    57.962    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_353_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.190 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_233/CO[2]
                         net (fo=21, routed)          0.700    58.890    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[13]
    SLICE_X66Y43         LUT3 (Prop_lut3_I0_O)        0.313    59.203 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[14]_i_131/O
                         net (fo=1, routed)           0.000    59.203    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[14]_i_131_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.736 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_109/CO[3]
                         net (fo=1, routed)           0.000    59.736    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_109_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    59.853    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_89_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.970 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    59.970    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_69_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.087 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.087    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_53_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    60.316 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_49/CO[2]
                         net (fo=21, routed)          0.663    60.979    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[12]
    SLICE_X67Y42         LUT3 (Prop_lut3_I0_O)        0.310    61.289 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[14]_i_134/O
                         net (fo=1, routed)           0.000    61.289    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[14]_i_134_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.839 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_114/CO[3]
                         net (fo=1, routed)           0.000    61.839    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_114_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.953 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_94/CO[3]
                         net (fo=1, routed)           0.000    61.953    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_94_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.067 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.067    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_74_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.181 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.181    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_57_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.409 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_50/CO[2]
                         net (fo=21, routed)          0.539    62.948    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[11]
    SLICE_X70Y45         LUT3 (Prop_lut3_I0_O)        0.313    63.261 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[14]_i_137/O
                         net (fo=1, routed)           0.000    63.261    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[14]_i_137_n_0
    SLICE_X70Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.794 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_119/CO[3]
                         net (fo=1, routed)           0.000    63.794    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_119_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.911 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    63.911    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_99_n_0
    SLICE_X70Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_79/CO[3]
                         net (fo=1, routed)           0.000    64.028    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_79_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.145 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.145    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_61_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    64.374 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_51/CO[2]
                         net (fo=21, routed)          0.659    65.033    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[10]
    SLICE_X71Y46         LUT3 (Prop_lut3_I0_O)        0.310    65.343 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[14]_i_140/O
                         net (fo=1, routed)           0.000    65.343    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[14]_i_140_n_0
    SLICE_X71Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.893 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_124/CO[3]
                         net (fo=1, routed)           0.000    65.893    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_124_n_0
    SLICE_X71Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.007 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_104/CO[3]
                         net (fo=1, routed)           0.000    66.007    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_104_n_0
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.121 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_84/CO[3]
                         net (fo=1, routed)           0.000    66.121    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_84_n_0
    SLICE_X71Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.235 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_65/CO[3]
                         net (fo=1, routed)           0.001    66.235    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_65_n_0
    SLICE_X71Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.463 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_52/CO[2]
                         net (fo=21, routed)          0.757    67.220    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[9]
    SLICE_X76Y48         LUT3 (Prop_lut3_I0_O)        0.313    67.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_359/O
                         net (fo=1, routed)           0.000    67.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_359_n_0
    SLICE_X76Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.066 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000    68.066    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_327_n_0
    SLICE_X76Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.001    68.184    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_90_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.301 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    68.301    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_76_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.418 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    68.418    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_61_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.647 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_57/CO[2]
                         net (fo=21, routed)          0.546    69.193    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[8]
    SLICE_X74Y50         LUT3 (Prop_lut3_I0_O)        0.310    69.503 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_356/O
                         net (fo=1, routed)           0.000    69.503    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_356_n_0
    SLICE_X74Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.036 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_322/CO[3]
                         net (fo=1, routed)           0.000    70.036    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_322_n_0
    SLICE_X74Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_264/CO[3]
                         net (fo=1, routed)           0.000    70.153    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_264_n_0
    SLICE_X74Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    70.270    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_81_n_0
    SLICE_X74Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.387 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    70.387    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_65_n_0
    SLICE_X74Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.616 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_58/CO[2]
                         net (fo=21, routed)          0.497    71.113    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[7]
    SLICE_X74Y55         LUT3 (Prop_lut3_I0_O)        0.310    71.423 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_353/O
                         net (fo=1, routed)           0.000    71.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_353_n_0
    SLICE_X74Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.956 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_317/CO[3]
                         net (fo=1, routed)           0.000    71.956    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_317_n_0
    SLICE_X74Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.073 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.073    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_259_n_0
    SLICE_X74Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.190 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    72.190    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_190_n_0
    SLICE_X74Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.307 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    72.307    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_69_n_0
    SLICE_X74Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.536 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_59/CO[2]
                         net (fo=21, routed)          0.554    73.091    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[6]
    SLICE_X75Y57         LUT3 (Prop_lut3_I0_O)        0.310    73.401 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_350/O
                         net (fo=1, routed)           0.000    73.401    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_350_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.951 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000    73.951    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_312_n_0
    SLICE_X75Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.065 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_254/CO[3]
                         net (fo=1, routed)           0.000    74.065    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_254_n_0
    SLICE_X75Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.179 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    74.179    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_185_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.293 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_125/CO[3]
                         net (fo=1, routed)           0.000    74.293    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_125_n_0
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.521 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_60/CO[2]
                         net (fo=21, routed)          0.723    75.244    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[5]
    SLICE_X73Y56         LUT3 (Prop_lut3_I0_O)        0.313    75.557 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_347/O
                         net (fo=1, routed)           0.000    75.557    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_347_n_0
    SLICE_X73Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.107 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_307/CO[3]
                         net (fo=1, routed)           0.000    76.107    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_307_n_0
    SLICE_X73Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.221 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           0.000    76.221    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_249_n_0
    SLICE_X73Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.335 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    76.335    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_180_n_0
    SLICE_X73Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.449 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    76.449    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_124_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.677 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_74/CO[2]
                         net (fo=21, routed)          0.563    77.240    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[4]
    SLICE_X72Y60         LUT3 (Prop_lut3_I0_O)        0.313    77.553 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_310/O
                         net (fo=1, routed)           0.000    77.553    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_310_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.103 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_244/CO[3]
                         net (fo=1, routed)           0.000    78.103    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_244_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.217 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    78.217    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_175_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.331 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    78.331    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_120_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.559 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_75/CO[2]
                         net (fo=21, routed)          0.895    79.455    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[3]
    SLICE_X71Y59         LUT3 (Prop_lut3_I0_O)        0.313    79.768 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_341/O
                         net (fo=1, routed)           0.000    79.768    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_341_n_0
    SLICE_X71Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.318 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000    80.318    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_297_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    80.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_239_n_0
    SLICE_X71Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    80.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_170_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.660 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.660    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_116_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.888 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_73/CO[2]
                         net (fo=22, routed)          0.550    81.438    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[2]
    SLICE_X70Y61         LUT3 (Prop_lut3_I0_O)        0.313    81.751 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_338/O
                         net (fo=1, routed)           0.000    81.751    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_338_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.284 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_292/CO[3]
                         net (fo=1, routed)           0.000    82.284    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_292_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.401 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000    82.401    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_234_n_0
    SLICE_X70Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.518 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000    82.518    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_165_n_0
    SLICE_X70Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.635 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    82.635    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_111_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    82.864 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_70/CO[2]
                         net (fo=21, routed)          0.826    83.690    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[1]
    SLICE_X69Y61         LUT3 (Prop_lut3_I0_O)        0.310    84.000 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_295/O
                         net (fo=1, routed)           0.000    84.000    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_295_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.550 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.000    84.550    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_233_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.664 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    84.664    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_164_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.778 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    84.778    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_110_n_0
    SLICE_X69Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.892 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    84.892    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_69_n_0
    SLICE_X69Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.049 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_33/CO[1]
                         net (fo=39, routed)          1.176    86.225    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby3[0]
    SLICE_X72Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.010 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.010    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_34_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.124 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.124    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_41_n_0
    SLICE_X72Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.238 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    87.238    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[14]_i_40_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.352 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_143/CO[3]
                         net (fo=1, routed)           0.000    87.352    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_143_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    87.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_85/O[1]
                         net (fo=39, routed)          0.911    88.597    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby2[18]
    SLICE_X71Y54         LUT3 (Prop_lut3_I2_O)        0.303    88.900 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[18]_i_25/O
                         net (fo=3, routed)           0.750    89.650    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[18]_i_25_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    90.200 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_134/CO[3]
                         net (fo=1, routed)           0.000    90.200    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_134_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.523 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_94/O[1]
                         net (fo=2, routed)           1.178    91.700    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_94_n_6
    SLICE_X65Y52         LUT3 (Prop_lut3_I2_O)        0.334    92.034 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_78/O
                         net (fo=2, routed)           0.281    92.315    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_78_n_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I3_O)        0.332    92.647 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_82/O
                         net (fo=1, routed)           0.000    92.647    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_82_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    93.045 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    93.045    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_35_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    93.159    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_21_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    93.382 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[6]_i_11/O[0]
                         net (fo=2, routed)           0.645    94.027    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[6]_i_11_n_7
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.325    94.352 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_6/O
                         net (fo=2, routed)           0.666    95.018    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_6_n_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I3_O)        0.326    95.344 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_10/O
                         net (fo=1, routed)           0.000    95.344    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[2]_i_10_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.894 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    95.894    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[2]_i_2_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.008 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    96.008    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[6]_i_2_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    96.321 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_2/O[3]
                         net (fo=7, routed)           0.700    97.021    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[10]_i_2_n_4
    SLICE_X64Y57         LUT2 (Prop_lut2_I0_O)        0.306    97.327 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_476/O
                         net (fo=1, routed)           0.000    97.327    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_476_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.877 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_327/CO[3]
                         net (fo=1, routed)           0.000    97.877    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_327_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    98.190 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_207/O[3]
                         net (fo=3, routed)           1.099    99.288    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_207_n_4
    SLICE_X67Y62         LUT4 (Prop_lut4_I1_O)        0.306    99.594 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_141/O
                         net (fo=1, routed)           0.000    99.594    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3[28]_i_141_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.144 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_76/CO[3]
                         net (fo=1, routed)           0.000   100.144    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_76_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.258 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000   100.258    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_27_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.372 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000   100.372    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_10_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.600 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_3/CO[2]
                         net (fo=30, routed)          0.741   101.341    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/slv_reg3_reg[28]_i_3_n_1
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.313   101.654 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_i_20/O
                         net (fo=30, routed)          0.695   102.349    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_i_20_n_0
    SLICE_X69Y60         LUT6 (Prop_lut6_I2_O)        0.124   102.473 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_i_33/O
                         net (fo=1, routed)           0.507   102.981    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_i_33_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   103.531 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000   103.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg_i_21_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   103.648    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg_i_11_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   103.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000   103.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.507     8.487    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X62Y62         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg/C
                         clock pessimism              0.487     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X62Y62         FDRE (Setup_fdre_C_D)       -0.150     8.750    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/obstacles_nearby_reg
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                        -103.882    
  -------------------------------------------------------------------
                         slack                                -95.132    

Slack (VIOLATED) :        -95.108ns  (required time - arrival time)
  Source:                 design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        104.653ns  (logic 62.738ns (59.949%)  route 41.915ns (40.051%))
  Logic Levels:           248  (CARRY4=195 LUT1=1 LUT2=2 LUT3=39 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.786    -0.754    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y24         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=37, routed)          0.817     0.519    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/clk_freq[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.643 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970/O
                         net (fo=2, routed)           0.729     1.373    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941/CO[3]
                         net (fo=1, routed)           0.009     1.767    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943/CO[3]
                         net (fo=1, routed)           0.000     1.881    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930/CO[3]
                         net (fo=1, routed)           0.000     1.995    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905/CO[3]
                         net (fo=1, routed)           0.000     2.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868/CO[3]
                         net (fo=1, routed)           0.000     2.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821/CO[3]
                         net (fo=1, routed)           0.000     2.337    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762/CO[3]
                         net (fo=1, routed)           0.000     2.451    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.673 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686/O[0]
                         net (fo=3, routed)           1.281     3.953    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686_n_7
    SLICE_X71Y29         LUT3 (Prop_lut3_I1_O)        0.327     4.280 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761/O
                         net (fo=2, routed)           0.755     5.035    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761_n_0
    SLICE_X67Y30         LUT5 (Prop_lut5_I1_O)        0.332     5.367 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677/O
                         net (fo=2, routed)           0.672     6.039    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.854 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_436/O[3]
                         net (fo=33, routed)          1.127     7.981    design_1_i/range_detector_ip_0/inst_n_15
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.307     8.288 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_846/O
                         net (fo=1, routed)           0.335     8.623    design_1_i/range_detector_ip_0/slv_reg5[28]_i_846_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.149 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.149    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716/CO[3]
                         net (fo=1, routed)           0.000     9.263    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.534 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605/CO[0]
                         net (fo=26, routed)          0.675    10.209    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I2_O)        0.368    10.577 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_715/O
                         net (fo=1, routed)           0.554    11.132    design_1_i/range_detector_ip_0/slv_reg5[28]_i_715_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I0_O)        0.332    11.464 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_603/O
                         net (fo=1, routed)           0.000    11.464    design_1_i/range_detector_ip_0/slv_reg5[28]_i_603_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.996 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.218 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_313/O[0]
                         net (fo=3, routed)           0.941    13.158    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]_5[0]
    SLICE_X66Y34         LUT4 (Prop_lut4_I2_O)        0.299    13.457 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593/O
                         net (fo=1, routed)           0.000    13.457    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.990 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455/CO[3]
                         net (fo=1, routed)           0.000    13.990    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.244 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312/CO[0]
                         net (fo=12, routed)          0.792    15.036    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312_n_3
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.367    15.403 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310/O
                         net (fo=21, routed)          0.504    15.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    16.032 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_442/O
                         net (fo=5, routed)           0.522    16.554    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/range_detector_ip_v1_0_M01_AXI_inst/A[4]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    16.678 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583/O
                         net (fo=1, routed)           0.000    16.678    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451/CO[3]
                         net (fo=1, routed)           0.000    17.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.277 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311/O[0]
                         net (fo=3, routed)           0.594    17.870    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311_n_7
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.295    18.165 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426/O
                         net (fo=2, routed)           0.422    18.588    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.124    18.712 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430/O
                         net (fo=1, routed)           0.000    18.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.110 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.110    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.444 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_193/O[1]
                         net (fo=33, routed)          0.842    20.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby4[12]
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.303    20.589 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114/O
                         net (fo=1, routed)           0.000    20.589    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.259 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_18/CO[1]
                         net (fo=21, routed)          0.726    21.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[31]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.332    22.317 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469/O
                         net (fo=1, routed)           0.000    22.317    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.867 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.095    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.209    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_19/CO[2]
                         net (fo=21, routed)          0.672    24.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[30]
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.313    24.422 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472/O
                         net (fo=1, routed)           0.000    24.422    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.955 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322/CO[3]
                         net (fo=1, routed)           0.000    24.955    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.072 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202/CO[3]
                         net (fo=1, routed)           0.000    25.072    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.189 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.306 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.306    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.535 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_20/CO[2]
                         net (fo=21, routed)          0.788    26.323    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[29]
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.310    26.633 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549/O
                         net (fo=1, routed)           0.000    26.633    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397/CO[3]
                         net (fo=1, routed)           0.000    27.183    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.297 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.297    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.411 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164/CO[3]
                         net (fo=1, routed)           0.000    27.411    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.525 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    27.525    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.753 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_37/CO[2]
                         net (fo=21, routed)          0.757    28.510    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[28]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.313    28.823 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552/O
                         net (fo=1, routed)           0.000    28.823    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.356 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402/CO[3]
                         net (fo=1, routed)           0.000    29.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.473 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.473    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.590 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    29.590    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.707 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.707    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.936 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_38/CO[2]
                         net (fo=21, routed)          0.703    30.639    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[27]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.310    30.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555/O
                         net (fo=1, routed)           0.000    30.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.482 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407/CO[3]
                         net (fo=1, routed)           0.000    31.482    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.599 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.599    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.716 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.716    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.833 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    31.833    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_39/CO[2]
                         net (fo=21, routed)          0.852    32.915    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[26]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.310    33.225 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558/O
                         net (fo=1, routed)           0.000    33.225    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.775    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.889    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.117    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.345 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_40/CO[2]
                         net (fo=21, routed)          0.820    35.165    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[25]
    SLICE_X53Y29         LUT3 (Prop_lut3_I0_O)        0.313    35.478 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661/O
                         net (fo=1, routed)           0.000    35.478    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527/CO[3]
                         net (fo=1, routed)           0.000    36.028    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.142    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.256    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    36.370    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.598 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_86/CO[2]
                         net (fo=21, routed)          0.623    37.220    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[24]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.313    37.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535/O
                         net (fo=1, routed)           0.000    37.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255/CO[3]
                         net (fo=1, routed)           0.000    38.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_87/CO[2]
                         net (fo=21, routed)          0.542    39.081    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[23]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.313    39.394 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667/O
                         net (fo=1, routed)           0.000    39.394    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.944 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537/CO[3]
                         net (fo=1, routed)           0.000    39.944    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387/CO[3]
                         net (fo=1, routed)           0.000    40.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260/CO[3]
                         net (fo=1, routed)           0.000    40.172    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.286 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.514 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_88/CO[2]
                         net (fo=21, routed)          0.822    41.336    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[22]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.313    41.649 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670/O
                         net (fo=1, routed)           0.000    41.649    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.182 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542/CO[3]
                         net (fo=1, routed)           0.000    42.182    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.299 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.299    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265/CO[3]
                         net (fo=1, routed)           0.000    42.416    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    42.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.762 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_89/CO[2]
                         net (fo=21, routed)          0.660    43.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[21]
    SLICE_X51Y36         LUT3 (Prop_lut3_I0_O)        0.310    43.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742/O
                         net (fo=1, routed)           0.000    43.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639/CO[3]
                         net (fo=1, routed)           0.000    44.283    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507/CO[3]
                         net (fo=1, routed)           0.000    44.397    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357/CO[3]
                         net (fo=1, routed)           0.000    44.511    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234/CO[3]
                         net (fo=1, routed)           0.000    44.625    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_144/CO[2]
                         net (fo=21, routed)          0.663    45.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[20]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    45.829 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745/O
                         net (fo=1, routed)           0.000    45.829    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.379 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644/CO[3]
                         net (fo=1, routed)           0.000    46.379    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512/CO[3]
                         net (fo=1, routed)           0.000    46.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.607 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362/CO[3]
                         net (fo=1, routed)           0.000    46.607    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.721 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238/CO[3]
                         net (fo=1, routed)           0.000    46.721    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_145/CO[2]
                         net (fo=21, routed)          0.687    47.636    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[19]
    SLICE_X53Y39         LUT3 (Prop_lut3_I0_O)        0.313    47.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748/O
                         net (fo=1, routed)           0.000    47.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.499 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.499    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.613 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.613    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.727 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367/CO[3]
                         net (fo=1, routed)           0.000    48.727    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242/CO[3]
                         net (fo=1, routed)           0.000    48.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.069 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_146/CO[2]
                         net (fo=21, routed)          0.549    49.618    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[18]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.313    49.931 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751/O
                         net (fo=1, routed)           0.000    49.931    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.464 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654/CO[3]
                         net (fo=1, routed)           0.000    50.464    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.581 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.698 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372/CO[3]
                         net (fo=1, routed)           0.000    50.698    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.815 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246/CO[3]
                         net (fo=1, routed)           0.000    50.815    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.044 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_147/CO[2]
                         net (fo=21, routed)          0.487    51.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[17]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.310    51.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801/O
                         net (fo=1, routed)           0.000    51.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.391 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720/CO[3]
                         net (fo=1, routed)           0.000    52.391    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.505 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619/CO[3]
                         net (fo=1, routed)           0.000    52.505    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.619 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487/CO[3]
                         net (fo=1, routed)           0.000    52.619    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341/CO[3]
                         net (fo=1, routed)           0.000    52.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.961 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_230/CO[2]
                         net (fo=21, routed)          0.553    53.514    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[16]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.313    53.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804/O
                         net (fo=1, routed)           0.000    53.827    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.360 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725/CO[3]
                         net (fo=1, routed)           0.000    54.360    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.477 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624/CO[3]
                         net (fo=1, routed)           0.000    54.477    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.594 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492/CO[3]
                         net (fo=1, routed)           0.000    54.594    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.711 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.001    54.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.941 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_231/CO[2]
                         net (fo=21, routed)          0.676    55.616    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[15]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.310    55.926 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734/O
                         net (fo=1, routed)           0.000    55.926    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629/CO[3]
                         net (fo=1, routed)           0.000    56.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497/CO[3]
                         net (fo=1, routed)           0.000    56.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349/CO[3]
                         net (fo=1, routed)           0.000    56.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.914 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_232/CO[2]
                         net (fo=21, routed)          0.609    57.523    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[14]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.313    57.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810/O
                         net (fo=1, routed)           0.000    57.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.386 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.386    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634/CO[3]
                         net (fo=1, routed)           0.000    58.500    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502/CO[3]
                         net (fo=1, routed)           0.000    58.614    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353/CO[3]
                         net (fo=1, routed)           0.000    58.728    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.956 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_233/CO[2]
                         net (fo=21, routed)          0.728    59.685    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[13]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.313    59.998 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131/O
                         net (fo=1, routed)           0.000    59.998    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.531 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109/CO[3]
                         net (fo=1, routed)           0.000    60.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.648 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    60.648    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.765 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.111 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_49/CO[2]
                         net (fo=21, routed)          0.673    61.784    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[12]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.310    62.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134/O
                         net (fo=1, routed)           0.000    62.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.644 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114/CO[3]
                         net (fo=1, routed)           0.000    62.644    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94/CO[3]
                         net (fo=1, routed)           0.000    62.758    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.872 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.872    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.986 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.986    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.214 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_50/CO[2]
                         net (fo=21, routed)          0.766    63.979    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[11]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.313    64.292 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137/O
                         net (fo=1, routed)           0.000    64.292    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.825 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119/CO[3]
                         net (fo=1, routed)           0.000    64.825    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    64.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.059 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79/CO[3]
                         net (fo=1, routed)           0.000    65.059    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.176 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.176    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.405 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_51/CO[2]
                         net (fo=21, routed)          0.704    66.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[10]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.310    66.419 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140/O
                         net (fo=1, routed)           0.000    66.419    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.969 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124/CO[3]
                         net (fo=1, routed)           0.000    66.969    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104/CO[3]
                         net (fo=1, routed)           0.000    67.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84/CO[3]
                         net (fo=1, routed)           0.000    67.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_52/CO[2]
                         net (fo=21, routed)          0.680    68.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[9]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.313    68.532 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359/O
                         net (fo=1, routed)           0.000    68.532    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.082 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000    69.082    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.310 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.310    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.424 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.424    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.652 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_57/CO[2]
                         net (fo=21, routed)          0.581    70.233    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[8]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.313    70.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356/O
                         net (fo=1, routed)           0.000    70.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.079 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322/CO[3]
                         net (fo=1, routed)           0.000    71.079    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264/CO[3]
                         net (fo=1, routed)           0.000    71.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.313 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    71.313    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.430 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.430    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.659 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_58/CO[2]
                         net (fo=21, routed)          0.723    72.383    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[7]
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.310    72.693 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353/O
                         net (fo=1, routed)           0.000    72.693    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.243 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317/CO[3]
                         net (fo=1, routed)           0.000    73.243    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259/CO[3]
                         net (fo=1, routed)           0.000    73.357    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.471 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    73.471    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.585 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    73.585    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.813 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_59/CO[2]
                         net (fo=21, routed)          0.642    74.455    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[6]
    SLICE_X55Y58         LUT3 (Prop_lut3_I0_O)        0.313    74.768 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350/O
                         net (fo=1, routed)           0.000    74.768    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.318 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000    75.318    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254/CO[3]
                         net (fo=1, routed)           0.000    75.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    75.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.660 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.660    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.888 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_60/CO[2]
                         net (fo=21, routed)          0.707    76.595    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[5]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.313    76.908 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347/O
                         net (fo=1, routed)           0.000    76.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    77.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.800 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    77.800    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_74/CO[2]
                         net (fo=21, routed)          0.674    78.702    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[4]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.313    79.015 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344/O
                         net (fo=1, routed)           0.000    79.015    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.565 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.135 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_75/CO[2]
                         net (fo=21, routed)          0.494    80.629    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.313    80.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341/O
                         net (fo=1, routed)           0.000    80.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.492 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    81.606    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    81.720    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    81.834    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_73/CO[2]
                         net (fo=22, routed)          0.683    82.745    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[2]
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.313    83.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338/O
                         net (fo=1, routed)           0.000    83.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.608 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292/CO[3]
                         net (fo=1, routed)           0.000    83.608    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.722 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000    83.722    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000    83.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.950 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    83.950    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.178 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_70/CO[2]
                         net (fo=21, routed)          0.825    85.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[1]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    85.316 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295/O
                         net (fo=1, routed)           0.000    85.316    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.866 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.000    85.866    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.980 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    85.980    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    86.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.208 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.208    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.365 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_33/CO[1]
                         net (fo=39, routed)          1.058    87.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[0]
    SLICE_X56Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    88.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.340 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.340    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    88.663 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_40/O[1]
                         net (fo=39, routed)          0.900    89.564    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby2[10]
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.306    89.870 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22/O
                         net (fo=3, routed)           0.836    90.706    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    91.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218/CO[3]
                         net (fo=1, routed)           0.000    91.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.219 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    91.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.534 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134/O[3]
                         net (fo=2, routed)           0.822    92.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134_n_4
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.332    92.688 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80/O
                         net (fo=2, routed)           0.810    93.498    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.332    93.830 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84/O
                         net (fo=1, routed)           0.000    93.830    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    94.362 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.362    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.476 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.476    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    94.699 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11/O[0]
                         net (fo=2, routed)           1.011    95.710    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11_n_7
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.293    96.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6/O
                         net (fo=2, routed)           0.469    96.472    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.326    96.798 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10/O
                         net (fo=1, routed)           0.000    96.798    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.348 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.348    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.462 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.462    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    97.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2/O[3]
                         net (fo=7, routed)           0.862    98.637    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2_n_4
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.306    98.943 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476/O
                         net (fo=1, routed)           0.000    98.943    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327/CO[3]
                         net (fo=1, routed)           0.000    99.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207/O[1]
                         net (fo=3, routed)           0.926   100.753    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207_n_6
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.303   101.056 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226/O
                         net (fo=1, routed)           0.000   101.056    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134/CO[3]
                         net (fo=1, routed)           0.000   101.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.549 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76/CO[3]
                         net (fo=1, routed)           0.000   101.549    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.666 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000   101.666    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.783 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.783    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.012 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3/CO[2]
                         net (fo=30, routed)          0.772   102.784    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3_n_1
    SLICE_X64Y73         LUT5 (Prop_lut5_I1_O)        0.310   103.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[17]_i_1/O
                         net (fo=3, routed)           0.805   103.899    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/DIST_INCHES_1[17]
    SLICE_X64Y69         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.501     8.481    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y69         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[17]/C
                         clock pessimism              0.487     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X64Y69         FDRE (Setup_fdre_C_D)       -0.103     8.791    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[17]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                        -103.899    
  -------------------------------------------------------------------
                         slack                                -95.108    

Slack (VIOLATED) :        -94.943ns  (required time - arrival time)
  Source:                 design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        104.519ns  (logic 62.738ns (60.025%)  route 41.781ns (39.975%))
  Logic Levels:           248  (CARRY4=195 LUT1=1 LUT2=2 LUT3=39 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.786    -0.754    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y24         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=37, routed)          0.817     0.519    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/clk_freq[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.643 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970/O
                         net (fo=2, routed)           0.729     1.373    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941/CO[3]
                         net (fo=1, routed)           0.009     1.767    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943/CO[3]
                         net (fo=1, routed)           0.000     1.881    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930/CO[3]
                         net (fo=1, routed)           0.000     1.995    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905/CO[3]
                         net (fo=1, routed)           0.000     2.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868/CO[3]
                         net (fo=1, routed)           0.000     2.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821/CO[3]
                         net (fo=1, routed)           0.000     2.337    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762/CO[3]
                         net (fo=1, routed)           0.000     2.451    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.673 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686/O[0]
                         net (fo=3, routed)           1.281     3.953    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686_n_7
    SLICE_X71Y29         LUT3 (Prop_lut3_I1_O)        0.327     4.280 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761/O
                         net (fo=2, routed)           0.755     5.035    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761_n_0
    SLICE_X67Y30         LUT5 (Prop_lut5_I1_O)        0.332     5.367 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677/O
                         net (fo=2, routed)           0.672     6.039    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.854 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_436/O[3]
                         net (fo=33, routed)          1.127     7.981    design_1_i/range_detector_ip_0/inst_n_15
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.307     8.288 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_846/O
                         net (fo=1, routed)           0.335     8.623    design_1_i/range_detector_ip_0/slv_reg5[28]_i_846_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.149 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.149    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716/CO[3]
                         net (fo=1, routed)           0.000     9.263    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.534 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605/CO[0]
                         net (fo=26, routed)          0.675    10.209    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I2_O)        0.368    10.577 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_715/O
                         net (fo=1, routed)           0.554    11.132    design_1_i/range_detector_ip_0/slv_reg5[28]_i_715_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I0_O)        0.332    11.464 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_603/O
                         net (fo=1, routed)           0.000    11.464    design_1_i/range_detector_ip_0/slv_reg5[28]_i_603_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.996 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.218 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_313/O[0]
                         net (fo=3, routed)           0.941    13.158    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]_5[0]
    SLICE_X66Y34         LUT4 (Prop_lut4_I2_O)        0.299    13.457 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593/O
                         net (fo=1, routed)           0.000    13.457    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.990 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455/CO[3]
                         net (fo=1, routed)           0.000    13.990    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.244 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312/CO[0]
                         net (fo=12, routed)          0.792    15.036    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312_n_3
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.367    15.403 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310/O
                         net (fo=21, routed)          0.504    15.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    16.032 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_442/O
                         net (fo=5, routed)           0.522    16.554    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/range_detector_ip_v1_0_M01_AXI_inst/A[4]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    16.678 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583/O
                         net (fo=1, routed)           0.000    16.678    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451/CO[3]
                         net (fo=1, routed)           0.000    17.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.277 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311/O[0]
                         net (fo=3, routed)           0.594    17.870    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311_n_7
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.295    18.165 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426/O
                         net (fo=2, routed)           0.422    18.588    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.124    18.712 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430/O
                         net (fo=1, routed)           0.000    18.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.110 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.110    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.444 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_193/O[1]
                         net (fo=33, routed)          0.842    20.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby4[12]
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.303    20.589 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114/O
                         net (fo=1, routed)           0.000    20.589    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.259 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_18/CO[1]
                         net (fo=21, routed)          0.726    21.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[31]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.332    22.317 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469/O
                         net (fo=1, routed)           0.000    22.317    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.867 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.095    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.209    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_19/CO[2]
                         net (fo=21, routed)          0.672    24.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[30]
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.313    24.422 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472/O
                         net (fo=1, routed)           0.000    24.422    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.955 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322/CO[3]
                         net (fo=1, routed)           0.000    24.955    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.072 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202/CO[3]
                         net (fo=1, routed)           0.000    25.072    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.189 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.306 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.306    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.535 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_20/CO[2]
                         net (fo=21, routed)          0.788    26.323    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[29]
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.310    26.633 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549/O
                         net (fo=1, routed)           0.000    26.633    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397/CO[3]
                         net (fo=1, routed)           0.000    27.183    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.297 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.297    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.411 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164/CO[3]
                         net (fo=1, routed)           0.000    27.411    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.525 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    27.525    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.753 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_37/CO[2]
                         net (fo=21, routed)          0.757    28.510    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[28]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.313    28.823 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552/O
                         net (fo=1, routed)           0.000    28.823    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.356 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402/CO[3]
                         net (fo=1, routed)           0.000    29.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.473 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.473    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.590 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    29.590    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.707 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.707    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.936 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_38/CO[2]
                         net (fo=21, routed)          0.703    30.639    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[27]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.310    30.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555/O
                         net (fo=1, routed)           0.000    30.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.482 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407/CO[3]
                         net (fo=1, routed)           0.000    31.482    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.599 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.599    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.716 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.716    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.833 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    31.833    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_39/CO[2]
                         net (fo=21, routed)          0.852    32.915    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[26]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.310    33.225 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558/O
                         net (fo=1, routed)           0.000    33.225    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.775    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.889    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.117    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.345 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_40/CO[2]
                         net (fo=21, routed)          0.820    35.165    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[25]
    SLICE_X53Y29         LUT3 (Prop_lut3_I0_O)        0.313    35.478 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661/O
                         net (fo=1, routed)           0.000    35.478    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527/CO[3]
                         net (fo=1, routed)           0.000    36.028    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.142    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.256    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    36.370    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.598 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_86/CO[2]
                         net (fo=21, routed)          0.623    37.220    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[24]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.313    37.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535/O
                         net (fo=1, routed)           0.000    37.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255/CO[3]
                         net (fo=1, routed)           0.000    38.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_87/CO[2]
                         net (fo=21, routed)          0.542    39.081    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[23]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.313    39.394 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667/O
                         net (fo=1, routed)           0.000    39.394    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.944 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537/CO[3]
                         net (fo=1, routed)           0.000    39.944    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387/CO[3]
                         net (fo=1, routed)           0.000    40.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260/CO[3]
                         net (fo=1, routed)           0.000    40.172    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.286 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.514 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_88/CO[2]
                         net (fo=21, routed)          0.822    41.336    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[22]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.313    41.649 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670/O
                         net (fo=1, routed)           0.000    41.649    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.182 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542/CO[3]
                         net (fo=1, routed)           0.000    42.182    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.299 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.299    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265/CO[3]
                         net (fo=1, routed)           0.000    42.416    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    42.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.762 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_89/CO[2]
                         net (fo=21, routed)          0.660    43.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[21]
    SLICE_X51Y36         LUT3 (Prop_lut3_I0_O)        0.310    43.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742/O
                         net (fo=1, routed)           0.000    43.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639/CO[3]
                         net (fo=1, routed)           0.000    44.283    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507/CO[3]
                         net (fo=1, routed)           0.000    44.397    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357/CO[3]
                         net (fo=1, routed)           0.000    44.511    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234/CO[3]
                         net (fo=1, routed)           0.000    44.625    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_144/CO[2]
                         net (fo=21, routed)          0.663    45.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[20]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    45.829 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745/O
                         net (fo=1, routed)           0.000    45.829    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.379 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644/CO[3]
                         net (fo=1, routed)           0.000    46.379    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512/CO[3]
                         net (fo=1, routed)           0.000    46.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.607 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362/CO[3]
                         net (fo=1, routed)           0.000    46.607    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.721 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238/CO[3]
                         net (fo=1, routed)           0.000    46.721    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_145/CO[2]
                         net (fo=21, routed)          0.687    47.636    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[19]
    SLICE_X53Y39         LUT3 (Prop_lut3_I0_O)        0.313    47.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748/O
                         net (fo=1, routed)           0.000    47.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.499 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.499    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.613 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.613    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.727 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367/CO[3]
                         net (fo=1, routed)           0.000    48.727    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242/CO[3]
                         net (fo=1, routed)           0.000    48.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.069 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_146/CO[2]
                         net (fo=21, routed)          0.549    49.618    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[18]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.313    49.931 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751/O
                         net (fo=1, routed)           0.000    49.931    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.464 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654/CO[3]
                         net (fo=1, routed)           0.000    50.464    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.581 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.698 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372/CO[3]
                         net (fo=1, routed)           0.000    50.698    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.815 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246/CO[3]
                         net (fo=1, routed)           0.000    50.815    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.044 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_147/CO[2]
                         net (fo=21, routed)          0.487    51.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[17]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.310    51.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801/O
                         net (fo=1, routed)           0.000    51.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.391 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720/CO[3]
                         net (fo=1, routed)           0.000    52.391    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.505 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619/CO[3]
                         net (fo=1, routed)           0.000    52.505    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.619 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487/CO[3]
                         net (fo=1, routed)           0.000    52.619    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341/CO[3]
                         net (fo=1, routed)           0.000    52.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.961 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_230/CO[2]
                         net (fo=21, routed)          0.553    53.514    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[16]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.313    53.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804/O
                         net (fo=1, routed)           0.000    53.827    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.360 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725/CO[3]
                         net (fo=1, routed)           0.000    54.360    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.477 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624/CO[3]
                         net (fo=1, routed)           0.000    54.477    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.594 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492/CO[3]
                         net (fo=1, routed)           0.000    54.594    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.711 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.001    54.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.941 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_231/CO[2]
                         net (fo=21, routed)          0.676    55.616    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[15]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.310    55.926 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734/O
                         net (fo=1, routed)           0.000    55.926    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629/CO[3]
                         net (fo=1, routed)           0.000    56.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497/CO[3]
                         net (fo=1, routed)           0.000    56.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349/CO[3]
                         net (fo=1, routed)           0.000    56.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.914 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_232/CO[2]
                         net (fo=21, routed)          0.609    57.523    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[14]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.313    57.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810/O
                         net (fo=1, routed)           0.000    57.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.386 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.386    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634/CO[3]
                         net (fo=1, routed)           0.000    58.500    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502/CO[3]
                         net (fo=1, routed)           0.000    58.614    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353/CO[3]
                         net (fo=1, routed)           0.000    58.728    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.956 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_233/CO[2]
                         net (fo=21, routed)          0.728    59.685    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[13]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.313    59.998 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131/O
                         net (fo=1, routed)           0.000    59.998    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.531 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109/CO[3]
                         net (fo=1, routed)           0.000    60.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.648 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    60.648    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.765 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.111 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_49/CO[2]
                         net (fo=21, routed)          0.673    61.784    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[12]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.310    62.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134/O
                         net (fo=1, routed)           0.000    62.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.644 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114/CO[3]
                         net (fo=1, routed)           0.000    62.644    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94/CO[3]
                         net (fo=1, routed)           0.000    62.758    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.872 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.872    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.986 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.986    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.214 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_50/CO[2]
                         net (fo=21, routed)          0.766    63.979    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[11]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.313    64.292 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137/O
                         net (fo=1, routed)           0.000    64.292    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.825 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119/CO[3]
                         net (fo=1, routed)           0.000    64.825    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    64.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.059 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79/CO[3]
                         net (fo=1, routed)           0.000    65.059    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.176 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.176    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.405 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_51/CO[2]
                         net (fo=21, routed)          0.704    66.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[10]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.310    66.419 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140/O
                         net (fo=1, routed)           0.000    66.419    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.969 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124/CO[3]
                         net (fo=1, routed)           0.000    66.969    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104/CO[3]
                         net (fo=1, routed)           0.000    67.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84/CO[3]
                         net (fo=1, routed)           0.000    67.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_52/CO[2]
                         net (fo=21, routed)          0.680    68.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[9]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.313    68.532 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359/O
                         net (fo=1, routed)           0.000    68.532    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.082 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000    69.082    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.310 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.310    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.424 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.424    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.652 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_57/CO[2]
                         net (fo=21, routed)          0.581    70.233    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[8]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.313    70.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356/O
                         net (fo=1, routed)           0.000    70.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.079 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322/CO[3]
                         net (fo=1, routed)           0.000    71.079    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264/CO[3]
                         net (fo=1, routed)           0.000    71.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.313 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    71.313    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.430 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.430    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.659 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_58/CO[2]
                         net (fo=21, routed)          0.723    72.383    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[7]
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.310    72.693 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353/O
                         net (fo=1, routed)           0.000    72.693    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.243 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317/CO[3]
                         net (fo=1, routed)           0.000    73.243    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259/CO[3]
                         net (fo=1, routed)           0.000    73.357    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.471 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    73.471    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.585 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    73.585    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.813 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_59/CO[2]
                         net (fo=21, routed)          0.642    74.455    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[6]
    SLICE_X55Y58         LUT3 (Prop_lut3_I0_O)        0.313    74.768 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350/O
                         net (fo=1, routed)           0.000    74.768    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.318 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000    75.318    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254/CO[3]
                         net (fo=1, routed)           0.000    75.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    75.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.660 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.660    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.888 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_60/CO[2]
                         net (fo=21, routed)          0.707    76.595    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[5]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.313    76.908 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347/O
                         net (fo=1, routed)           0.000    76.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    77.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.800 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    77.800    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_74/CO[2]
                         net (fo=21, routed)          0.674    78.702    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[4]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.313    79.015 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344/O
                         net (fo=1, routed)           0.000    79.015    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.565 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.135 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_75/CO[2]
                         net (fo=21, routed)          0.494    80.629    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.313    80.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341/O
                         net (fo=1, routed)           0.000    80.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.492 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    81.606    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    81.720    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    81.834    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_73/CO[2]
                         net (fo=22, routed)          0.683    82.745    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[2]
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.313    83.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338/O
                         net (fo=1, routed)           0.000    83.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.608 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292/CO[3]
                         net (fo=1, routed)           0.000    83.608    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.722 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000    83.722    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000    83.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.950 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    83.950    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.178 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_70/CO[2]
                         net (fo=21, routed)          0.825    85.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[1]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    85.316 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295/O
                         net (fo=1, routed)           0.000    85.316    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.866 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.000    85.866    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.980 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    85.980    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    86.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.208 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.208    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.365 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_33/CO[1]
                         net (fo=39, routed)          1.058    87.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[0]
    SLICE_X56Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    88.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.340 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.340    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    88.663 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_40/O[1]
                         net (fo=39, routed)          0.900    89.564    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby2[10]
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.306    89.870 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22/O
                         net (fo=3, routed)           0.836    90.706    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    91.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218/CO[3]
                         net (fo=1, routed)           0.000    91.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.219 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    91.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.534 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134/O[3]
                         net (fo=2, routed)           0.822    92.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134_n_4
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.332    92.688 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80/O
                         net (fo=2, routed)           0.810    93.498    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.332    93.830 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84/O
                         net (fo=1, routed)           0.000    93.830    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    94.362 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.362    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.476 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.476    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    94.699 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11/O[0]
                         net (fo=2, routed)           1.011    95.710    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11_n_7
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.293    96.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6/O
                         net (fo=2, routed)           0.469    96.472    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.326    96.798 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10/O
                         net (fo=1, routed)           0.000    96.798    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.348 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.348    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.462 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.462    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    97.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2/O[3]
                         net (fo=7, routed)           0.862    98.637    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2_n_4
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.306    98.943 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476/O
                         net (fo=1, routed)           0.000    98.943    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327/CO[3]
                         net (fo=1, routed)           0.000    99.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207/O[1]
                         net (fo=3, routed)           0.926   100.753    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207_n_6
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.303   101.056 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226/O
                         net (fo=1, routed)           0.000   101.056    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134/CO[3]
                         net (fo=1, routed)           0.000   101.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.549 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76/CO[3]
                         net (fo=1, routed)           0.000   101.549    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.666 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000   101.666    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.783 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.783    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.012 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3/CO[2]
                         net (fo=30, routed)          0.877   102.889    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3_n_1
    SLICE_X69Y69         LUT5 (Prop_lut5_I1_O)        0.310   103.199 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[9]_i_1/O
                         net (fo=3, routed)           0.566   103.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/DIST_INCHES_1[9]
    SLICE_X65Y69         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.501     8.481    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y69         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[9]/C
                         clock pessimism              0.487     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)       -0.071     8.823    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[9]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                        -103.766    
  -------------------------------------------------------------------
                         slack                                -94.943    

Slack (VIOLATED) :        -94.799ns  (required time - arrival time)
  Source:                 design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        104.418ns  (logic 62.738ns (60.084%)  route 41.680ns (39.916%))
  Logic Levels:           248  (CARRY4=195 LUT1=1 LUT2=2 LUT3=39 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.786    -0.754    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y24         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=37, routed)          0.817     0.519    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/clk_freq[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.643 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970/O
                         net (fo=2, routed)           0.729     1.373    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941/CO[3]
                         net (fo=1, routed)           0.009     1.767    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943/CO[3]
                         net (fo=1, routed)           0.000     1.881    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930/CO[3]
                         net (fo=1, routed)           0.000     1.995    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905/CO[3]
                         net (fo=1, routed)           0.000     2.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868/CO[3]
                         net (fo=1, routed)           0.000     2.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821/CO[3]
                         net (fo=1, routed)           0.000     2.337    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762/CO[3]
                         net (fo=1, routed)           0.000     2.451    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.673 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686/O[0]
                         net (fo=3, routed)           1.281     3.953    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686_n_7
    SLICE_X71Y29         LUT3 (Prop_lut3_I1_O)        0.327     4.280 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761/O
                         net (fo=2, routed)           0.755     5.035    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761_n_0
    SLICE_X67Y30         LUT5 (Prop_lut5_I1_O)        0.332     5.367 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677/O
                         net (fo=2, routed)           0.672     6.039    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.854 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_436/O[3]
                         net (fo=33, routed)          1.127     7.981    design_1_i/range_detector_ip_0/inst_n_15
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.307     8.288 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_846/O
                         net (fo=1, routed)           0.335     8.623    design_1_i/range_detector_ip_0/slv_reg5[28]_i_846_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.149 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.149    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716/CO[3]
                         net (fo=1, routed)           0.000     9.263    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.534 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605/CO[0]
                         net (fo=26, routed)          0.675    10.209    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I2_O)        0.368    10.577 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_715/O
                         net (fo=1, routed)           0.554    11.132    design_1_i/range_detector_ip_0/slv_reg5[28]_i_715_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I0_O)        0.332    11.464 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_603/O
                         net (fo=1, routed)           0.000    11.464    design_1_i/range_detector_ip_0/slv_reg5[28]_i_603_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.996 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.218 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_313/O[0]
                         net (fo=3, routed)           0.941    13.158    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]_5[0]
    SLICE_X66Y34         LUT4 (Prop_lut4_I2_O)        0.299    13.457 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593/O
                         net (fo=1, routed)           0.000    13.457    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.990 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455/CO[3]
                         net (fo=1, routed)           0.000    13.990    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.244 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312/CO[0]
                         net (fo=12, routed)          0.792    15.036    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312_n_3
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.367    15.403 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310/O
                         net (fo=21, routed)          0.504    15.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    16.032 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_442/O
                         net (fo=5, routed)           0.522    16.554    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/range_detector_ip_v1_0_M01_AXI_inst/A[4]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    16.678 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583/O
                         net (fo=1, routed)           0.000    16.678    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451/CO[3]
                         net (fo=1, routed)           0.000    17.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.277 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311/O[0]
                         net (fo=3, routed)           0.594    17.870    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311_n_7
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.295    18.165 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426/O
                         net (fo=2, routed)           0.422    18.588    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.124    18.712 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430/O
                         net (fo=1, routed)           0.000    18.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.110 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.110    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.444 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_193/O[1]
                         net (fo=33, routed)          0.842    20.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby4[12]
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.303    20.589 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114/O
                         net (fo=1, routed)           0.000    20.589    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.259 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_18/CO[1]
                         net (fo=21, routed)          0.726    21.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[31]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.332    22.317 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469/O
                         net (fo=1, routed)           0.000    22.317    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.867 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.095    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.209    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_19/CO[2]
                         net (fo=21, routed)          0.672    24.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[30]
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.313    24.422 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472/O
                         net (fo=1, routed)           0.000    24.422    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.955 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322/CO[3]
                         net (fo=1, routed)           0.000    24.955    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.072 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202/CO[3]
                         net (fo=1, routed)           0.000    25.072    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.189 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.306 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.306    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.535 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_20/CO[2]
                         net (fo=21, routed)          0.788    26.323    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[29]
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.310    26.633 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549/O
                         net (fo=1, routed)           0.000    26.633    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397/CO[3]
                         net (fo=1, routed)           0.000    27.183    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.297 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.297    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.411 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164/CO[3]
                         net (fo=1, routed)           0.000    27.411    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.525 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    27.525    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.753 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_37/CO[2]
                         net (fo=21, routed)          0.757    28.510    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[28]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.313    28.823 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552/O
                         net (fo=1, routed)           0.000    28.823    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.356 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402/CO[3]
                         net (fo=1, routed)           0.000    29.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.473 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.473    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.590 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    29.590    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.707 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.707    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.936 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_38/CO[2]
                         net (fo=21, routed)          0.703    30.639    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[27]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.310    30.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555/O
                         net (fo=1, routed)           0.000    30.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.482 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407/CO[3]
                         net (fo=1, routed)           0.000    31.482    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.599 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.599    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.716 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.716    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.833 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    31.833    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_39/CO[2]
                         net (fo=21, routed)          0.852    32.915    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[26]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.310    33.225 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558/O
                         net (fo=1, routed)           0.000    33.225    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.775    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.889    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.117    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.345 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_40/CO[2]
                         net (fo=21, routed)          0.820    35.165    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[25]
    SLICE_X53Y29         LUT3 (Prop_lut3_I0_O)        0.313    35.478 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661/O
                         net (fo=1, routed)           0.000    35.478    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527/CO[3]
                         net (fo=1, routed)           0.000    36.028    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.142    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.256    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    36.370    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.598 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_86/CO[2]
                         net (fo=21, routed)          0.623    37.220    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[24]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.313    37.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535/O
                         net (fo=1, routed)           0.000    37.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255/CO[3]
                         net (fo=1, routed)           0.000    38.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_87/CO[2]
                         net (fo=21, routed)          0.542    39.081    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[23]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.313    39.394 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667/O
                         net (fo=1, routed)           0.000    39.394    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.944 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537/CO[3]
                         net (fo=1, routed)           0.000    39.944    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387/CO[3]
                         net (fo=1, routed)           0.000    40.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260/CO[3]
                         net (fo=1, routed)           0.000    40.172    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.286 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.514 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_88/CO[2]
                         net (fo=21, routed)          0.822    41.336    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[22]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.313    41.649 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670/O
                         net (fo=1, routed)           0.000    41.649    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.182 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542/CO[3]
                         net (fo=1, routed)           0.000    42.182    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.299 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.299    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265/CO[3]
                         net (fo=1, routed)           0.000    42.416    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    42.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.762 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_89/CO[2]
                         net (fo=21, routed)          0.660    43.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[21]
    SLICE_X51Y36         LUT3 (Prop_lut3_I0_O)        0.310    43.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742/O
                         net (fo=1, routed)           0.000    43.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639/CO[3]
                         net (fo=1, routed)           0.000    44.283    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507/CO[3]
                         net (fo=1, routed)           0.000    44.397    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357/CO[3]
                         net (fo=1, routed)           0.000    44.511    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234/CO[3]
                         net (fo=1, routed)           0.000    44.625    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_144/CO[2]
                         net (fo=21, routed)          0.663    45.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[20]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    45.829 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745/O
                         net (fo=1, routed)           0.000    45.829    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.379 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644/CO[3]
                         net (fo=1, routed)           0.000    46.379    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512/CO[3]
                         net (fo=1, routed)           0.000    46.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.607 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362/CO[3]
                         net (fo=1, routed)           0.000    46.607    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.721 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238/CO[3]
                         net (fo=1, routed)           0.000    46.721    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_145/CO[2]
                         net (fo=21, routed)          0.687    47.636    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[19]
    SLICE_X53Y39         LUT3 (Prop_lut3_I0_O)        0.313    47.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748/O
                         net (fo=1, routed)           0.000    47.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.499 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.499    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.613 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.613    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.727 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367/CO[3]
                         net (fo=1, routed)           0.000    48.727    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242/CO[3]
                         net (fo=1, routed)           0.000    48.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.069 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_146/CO[2]
                         net (fo=21, routed)          0.549    49.618    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[18]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.313    49.931 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751/O
                         net (fo=1, routed)           0.000    49.931    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.464 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654/CO[3]
                         net (fo=1, routed)           0.000    50.464    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.581 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.698 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372/CO[3]
                         net (fo=1, routed)           0.000    50.698    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.815 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246/CO[3]
                         net (fo=1, routed)           0.000    50.815    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.044 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_147/CO[2]
                         net (fo=21, routed)          0.487    51.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[17]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.310    51.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801/O
                         net (fo=1, routed)           0.000    51.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.391 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720/CO[3]
                         net (fo=1, routed)           0.000    52.391    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.505 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619/CO[3]
                         net (fo=1, routed)           0.000    52.505    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.619 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487/CO[3]
                         net (fo=1, routed)           0.000    52.619    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341/CO[3]
                         net (fo=1, routed)           0.000    52.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.961 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_230/CO[2]
                         net (fo=21, routed)          0.553    53.514    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[16]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.313    53.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804/O
                         net (fo=1, routed)           0.000    53.827    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.360 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725/CO[3]
                         net (fo=1, routed)           0.000    54.360    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.477 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624/CO[3]
                         net (fo=1, routed)           0.000    54.477    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.594 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492/CO[3]
                         net (fo=1, routed)           0.000    54.594    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.711 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.001    54.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.941 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_231/CO[2]
                         net (fo=21, routed)          0.676    55.616    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[15]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.310    55.926 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734/O
                         net (fo=1, routed)           0.000    55.926    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629/CO[3]
                         net (fo=1, routed)           0.000    56.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497/CO[3]
                         net (fo=1, routed)           0.000    56.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349/CO[3]
                         net (fo=1, routed)           0.000    56.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.914 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_232/CO[2]
                         net (fo=21, routed)          0.609    57.523    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[14]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.313    57.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810/O
                         net (fo=1, routed)           0.000    57.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.386 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.386    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634/CO[3]
                         net (fo=1, routed)           0.000    58.500    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502/CO[3]
                         net (fo=1, routed)           0.000    58.614    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353/CO[3]
                         net (fo=1, routed)           0.000    58.728    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.956 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_233/CO[2]
                         net (fo=21, routed)          0.728    59.685    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[13]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.313    59.998 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131/O
                         net (fo=1, routed)           0.000    59.998    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.531 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109/CO[3]
                         net (fo=1, routed)           0.000    60.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.648 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    60.648    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.765 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.111 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_49/CO[2]
                         net (fo=21, routed)          0.673    61.784    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[12]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.310    62.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134/O
                         net (fo=1, routed)           0.000    62.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.644 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114/CO[3]
                         net (fo=1, routed)           0.000    62.644    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94/CO[3]
                         net (fo=1, routed)           0.000    62.758    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.872 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.872    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.986 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.986    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.214 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_50/CO[2]
                         net (fo=21, routed)          0.766    63.979    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[11]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.313    64.292 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137/O
                         net (fo=1, routed)           0.000    64.292    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.825 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119/CO[3]
                         net (fo=1, routed)           0.000    64.825    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    64.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.059 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79/CO[3]
                         net (fo=1, routed)           0.000    65.059    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.176 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.176    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.405 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_51/CO[2]
                         net (fo=21, routed)          0.704    66.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[10]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.310    66.419 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140/O
                         net (fo=1, routed)           0.000    66.419    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.969 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124/CO[3]
                         net (fo=1, routed)           0.000    66.969    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104/CO[3]
                         net (fo=1, routed)           0.000    67.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84/CO[3]
                         net (fo=1, routed)           0.000    67.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_52/CO[2]
                         net (fo=21, routed)          0.680    68.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[9]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.313    68.532 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359/O
                         net (fo=1, routed)           0.000    68.532    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.082 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000    69.082    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.310 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.310    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.424 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.424    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.652 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_57/CO[2]
                         net (fo=21, routed)          0.581    70.233    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[8]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.313    70.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356/O
                         net (fo=1, routed)           0.000    70.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.079 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322/CO[3]
                         net (fo=1, routed)           0.000    71.079    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264/CO[3]
                         net (fo=1, routed)           0.000    71.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.313 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    71.313    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.430 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.430    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.659 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_58/CO[2]
                         net (fo=21, routed)          0.723    72.383    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[7]
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.310    72.693 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353/O
                         net (fo=1, routed)           0.000    72.693    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.243 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317/CO[3]
                         net (fo=1, routed)           0.000    73.243    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259/CO[3]
                         net (fo=1, routed)           0.000    73.357    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.471 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    73.471    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.585 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    73.585    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.813 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_59/CO[2]
                         net (fo=21, routed)          0.642    74.455    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[6]
    SLICE_X55Y58         LUT3 (Prop_lut3_I0_O)        0.313    74.768 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350/O
                         net (fo=1, routed)           0.000    74.768    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.318 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000    75.318    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254/CO[3]
                         net (fo=1, routed)           0.000    75.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    75.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.660 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.660    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.888 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_60/CO[2]
                         net (fo=21, routed)          0.707    76.595    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[5]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.313    76.908 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347/O
                         net (fo=1, routed)           0.000    76.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    77.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.800 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    77.800    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_74/CO[2]
                         net (fo=21, routed)          0.674    78.702    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[4]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.313    79.015 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344/O
                         net (fo=1, routed)           0.000    79.015    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.565 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.135 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_75/CO[2]
                         net (fo=21, routed)          0.494    80.629    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.313    80.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341/O
                         net (fo=1, routed)           0.000    80.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.492 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    81.606    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    81.720    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    81.834    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_73/CO[2]
                         net (fo=22, routed)          0.683    82.745    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[2]
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.313    83.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338/O
                         net (fo=1, routed)           0.000    83.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.608 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292/CO[3]
                         net (fo=1, routed)           0.000    83.608    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.722 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000    83.722    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000    83.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.950 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    83.950    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.178 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_70/CO[2]
                         net (fo=21, routed)          0.825    85.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[1]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    85.316 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295/O
                         net (fo=1, routed)           0.000    85.316    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.866 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.000    85.866    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.980 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    85.980    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    86.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.208 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.208    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.365 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_33/CO[1]
                         net (fo=39, routed)          1.058    87.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[0]
    SLICE_X56Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    88.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.340 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.340    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    88.663 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_40/O[1]
                         net (fo=39, routed)          0.900    89.564    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby2[10]
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.306    89.870 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22/O
                         net (fo=3, routed)           0.836    90.706    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    91.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218/CO[3]
                         net (fo=1, routed)           0.000    91.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.219 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    91.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.534 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134/O[3]
                         net (fo=2, routed)           0.822    92.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134_n_4
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.332    92.688 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80/O
                         net (fo=2, routed)           0.810    93.498    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.332    93.830 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84/O
                         net (fo=1, routed)           0.000    93.830    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    94.362 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.362    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.476 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.476    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    94.699 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11/O[0]
                         net (fo=2, routed)           1.011    95.710    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11_n_7
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.293    96.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6/O
                         net (fo=2, routed)           0.469    96.472    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.326    96.798 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10/O
                         net (fo=1, routed)           0.000    96.798    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.348 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.348    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.462 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.462    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    97.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2/O[3]
                         net (fo=7, routed)           0.862    98.637    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2_n_4
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.306    98.943 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476/O
                         net (fo=1, routed)           0.000    98.943    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327/CO[3]
                         net (fo=1, routed)           0.000    99.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207/O[1]
                         net (fo=3, routed)           0.926   100.753    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207_n_6
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.303   101.056 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226/O
                         net (fo=1, routed)           0.000   101.056    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134/CO[3]
                         net (fo=1, routed)           0.000   101.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.549 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76/CO[3]
                         net (fo=1, routed)           0.000   101.549    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.666 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000   101.666    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.783 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.783    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.012 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3/CO[2]
                         net (fo=30, routed)          0.660   102.672    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3_n_1
    SLICE_X63Y72         LUT5 (Prop_lut5_I1_O)        0.310   102.982 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[23]_i_1/O
                         net (fo=3, routed)           0.682   103.664    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/DIST_INCHES_1[23]
    SLICE_X62Y69         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.500     8.480    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y69         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[23]/C
                         clock pessimism              0.487     8.967    
                         clock uncertainty           -0.074     8.893    
    SLICE_X62Y69         FDRE (Setup_fdre_C_D)       -0.028     8.865    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[23]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                        -103.664    
  -------------------------------------------------------------------
                         slack                                -94.799    

Slack (VIOLATED) :        -94.776ns  (required time - arrival time)
  Source:                 design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        104.377ns  (logic 62.738ns (60.107%)  route 41.639ns (39.893%))
  Logic Levels:           248  (CARRY4=195 LUT1=1 LUT2=2 LUT3=39 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.786    -0.754    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y24         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=37, routed)          0.817     0.519    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/clk_freq[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.643 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970/O
                         net (fo=2, routed)           0.729     1.373    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941/CO[3]
                         net (fo=1, routed)           0.009     1.767    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943/CO[3]
                         net (fo=1, routed)           0.000     1.881    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930/CO[3]
                         net (fo=1, routed)           0.000     1.995    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905/CO[3]
                         net (fo=1, routed)           0.000     2.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868/CO[3]
                         net (fo=1, routed)           0.000     2.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821/CO[3]
                         net (fo=1, routed)           0.000     2.337    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762/CO[3]
                         net (fo=1, routed)           0.000     2.451    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.673 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686/O[0]
                         net (fo=3, routed)           1.281     3.953    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686_n_7
    SLICE_X71Y29         LUT3 (Prop_lut3_I1_O)        0.327     4.280 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761/O
                         net (fo=2, routed)           0.755     5.035    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761_n_0
    SLICE_X67Y30         LUT5 (Prop_lut5_I1_O)        0.332     5.367 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677/O
                         net (fo=2, routed)           0.672     6.039    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.854 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_436/O[3]
                         net (fo=33, routed)          1.127     7.981    design_1_i/range_detector_ip_0/inst_n_15
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.307     8.288 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_846/O
                         net (fo=1, routed)           0.335     8.623    design_1_i/range_detector_ip_0/slv_reg5[28]_i_846_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.149 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.149    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716/CO[3]
                         net (fo=1, routed)           0.000     9.263    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.534 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605/CO[0]
                         net (fo=26, routed)          0.675    10.209    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I2_O)        0.368    10.577 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_715/O
                         net (fo=1, routed)           0.554    11.132    design_1_i/range_detector_ip_0/slv_reg5[28]_i_715_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I0_O)        0.332    11.464 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_603/O
                         net (fo=1, routed)           0.000    11.464    design_1_i/range_detector_ip_0/slv_reg5[28]_i_603_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.996 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.218 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_313/O[0]
                         net (fo=3, routed)           0.941    13.158    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]_5[0]
    SLICE_X66Y34         LUT4 (Prop_lut4_I2_O)        0.299    13.457 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593/O
                         net (fo=1, routed)           0.000    13.457    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.990 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455/CO[3]
                         net (fo=1, routed)           0.000    13.990    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.244 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312/CO[0]
                         net (fo=12, routed)          0.792    15.036    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312_n_3
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.367    15.403 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310/O
                         net (fo=21, routed)          0.504    15.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    16.032 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_442/O
                         net (fo=5, routed)           0.522    16.554    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/range_detector_ip_v1_0_M01_AXI_inst/A[4]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    16.678 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583/O
                         net (fo=1, routed)           0.000    16.678    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451/CO[3]
                         net (fo=1, routed)           0.000    17.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.277 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311/O[0]
                         net (fo=3, routed)           0.594    17.870    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311_n_7
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.295    18.165 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426/O
                         net (fo=2, routed)           0.422    18.588    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.124    18.712 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430/O
                         net (fo=1, routed)           0.000    18.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.110 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.110    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.444 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_193/O[1]
                         net (fo=33, routed)          0.842    20.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby4[12]
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.303    20.589 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114/O
                         net (fo=1, routed)           0.000    20.589    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.259 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_18/CO[1]
                         net (fo=21, routed)          0.726    21.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[31]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.332    22.317 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469/O
                         net (fo=1, routed)           0.000    22.317    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.867 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.095    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.209    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_19/CO[2]
                         net (fo=21, routed)          0.672    24.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[30]
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.313    24.422 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472/O
                         net (fo=1, routed)           0.000    24.422    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.955 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322/CO[3]
                         net (fo=1, routed)           0.000    24.955    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.072 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202/CO[3]
                         net (fo=1, routed)           0.000    25.072    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.189 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.306 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.306    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.535 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_20/CO[2]
                         net (fo=21, routed)          0.788    26.323    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[29]
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.310    26.633 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549/O
                         net (fo=1, routed)           0.000    26.633    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397/CO[3]
                         net (fo=1, routed)           0.000    27.183    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.297 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.297    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.411 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164/CO[3]
                         net (fo=1, routed)           0.000    27.411    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.525 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    27.525    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.753 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_37/CO[2]
                         net (fo=21, routed)          0.757    28.510    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[28]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.313    28.823 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552/O
                         net (fo=1, routed)           0.000    28.823    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.356 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402/CO[3]
                         net (fo=1, routed)           0.000    29.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.473 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.473    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.590 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    29.590    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.707 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.707    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.936 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_38/CO[2]
                         net (fo=21, routed)          0.703    30.639    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[27]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.310    30.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555/O
                         net (fo=1, routed)           0.000    30.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.482 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407/CO[3]
                         net (fo=1, routed)           0.000    31.482    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.599 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.599    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.716 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.716    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.833 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    31.833    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_39/CO[2]
                         net (fo=21, routed)          0.852    32.915    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[26]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.310    33.225 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558/O
                         net (fo=1, routed)           0.000    33.225    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.775    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.889    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.117    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.345 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_40/CO[2]
                         net (fo=21, routed)          0.820    35.165    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[25]
    SLICE_X53Y29         LUT3 (Prop_lut3_I0_O)        0.313    35.478 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661/O
                         net (fo=1, routed)           0.000    35.478    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527/CO[3]
                         net (fo=1, routed)           0.000    36.028    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.142    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.256    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    36.370    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.598 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_86/CO[2]
                         net (fo=21, routed)          0.623    37.220    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[24]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.313    37.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535/O
                         net (fo=1, routed)           0.000    37.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255/CO[3]
                         net (fo=1, routed)           0.000    38.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_87/CO[2]
                         net (fo=21, routed)          0.542    39.081    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[23]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.313    39.394 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667/O
                         net (fo=1, routed)           0.000    39.394    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.944 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537/CO[3]
                         net (fo=1, routed)           0.000    39.944    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387/CO[3]
                         net (fo=1, routed)           0.000    40.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260/CO[3]
                         net (fo=1, routed)           0.000    40.172    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.286 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.514 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_88/CO[2]
                         net (fo=21, routed)          0.822    41.336    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[22]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.313    41.649 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670/O
                         net (fo=1, routed)           0.000    41.649    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.182 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542/CO[3]
                         net (fo=1, routed)           0.000    42.182    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.299 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.299    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265/CO[3]
                         net (fo=1, routed)           0.000    42.416    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    42.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.762 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_89/CO[2]
                         net (fo=21, routed)          0.660    43.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[21]
    SLICE_X51Y36         LUT3 (Prop_lut3_I0_O)        0.310    43.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742/O
                         net (fo=1, routed)           0.000    43.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639/CO[3]
                         net (fo=1, routed)           0.000    44.283    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507/CO[3]
                         net (fo=1, routed)           0.000    44.397    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357/CO[3]
                         net (fo=1, routed)           0.000    44.511    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234/CO[3]
                         net (fo=1, routed)           0.000    44.625    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_144/CO[2]
                         net (fo=21, routed)          0.663    45.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[20]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    45.829 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745/O
                         net (fo=1, routed)           0.000    45.829    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.379 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644/CO[3]
                         net (fo=1, routed)           0.000    46.379    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512/CO[3]
                         net (fo=1, routed)           0.000    46.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.607 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362/CO[3]
                         net (fo=1, routed)           0.000    46.607    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.721 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238/CO[3]
                         net (fo=1, routed)           0.000    46.721    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_145/CO[2]
                         net (fo=21, routed)          0.687    47.636    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[19]
    SLICE_X53Y39         LUT3 (Prop_lut3_I0_O)        0.313    47.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748/O
                         net (fo=1, routed)           0.000    47.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.499 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.499    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.613 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.613    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.727 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367/CO[3]
                         net (fo=1, routed)           0.000    48.727    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242/CO[3]
                         net (fo=1, routed)           0.000    48.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.069 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_146/CO[2]
                         net (fo=21, routed)          0.549    49.618    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[18]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.313    49.931 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751/O
                         net (fo=1, routed)           0.000    49.931    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.464 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654/CO[3]
                         net (fo=1, routed)           0.000    50.464    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.581 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.698 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372/CO[3]
                         net (fo=1, routed)           0.000    50.698    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.815 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246/CO[3]
                         net (fo=1, routed)           0.000    50.815    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.044 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_147/CO[2]
                         net (fo=21, routed)          0.487    51.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[17]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.310    51.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801/O
                         net (fo=1, routed)           0.000    51.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.391 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720/CO[3]
                         net (fo=1, routed)           0.000    52.391    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.505 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619/CO[3]
                         net (fo=1, routed)           0.000    52.505    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.619 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487/CO[3]
                         net (fo=1, routed)           0.000    52.619    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341/CO[3]
                         net (fo=1, routed)           0.000    52.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.961 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_230/CO[2]
                         net (fo=21, routed)          0.553    53.514    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[16]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.313    53.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804/O
                         net (fo=1, routed)           0.000    53.827    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.360 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725/CO[3]
                         net (fo=1, routed)           0.000    54.360    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.477 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624/CO[3]
                         net (fo=1, routed)           0.000    54.477    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.594 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492/CO[3]
                         net (fo=1, routed)           0.000    54.594    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.711 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.001    54.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.941 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_231/CO[2]
                         net (fo=21, routed)          0.676    55.616    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[15]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.310    55.926 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734/O
                         net (fo=1, routed)           0.000    55.926    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629/CO[3]
                         net (fo=1, routed)           0.000    56.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497/CO[3]
                         net (fo=1, routed)           0.000    56.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349/CO[3]
                         net (fo=1, routed)           0.000    56.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.914 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_232/CO[2]
                         net (fo=21, routed)          0.609    57.523    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[14]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.313    57.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810/O
                         net (fo=1, routed)           0.000    57.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.386 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.386    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634/CO[3]
                         net (fo=1, routed)           0.000    58.500    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502/CO[3]
                         net (fo=1, routed)           0.000    58.614    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353/CO[3]
                         net (fo=1, routed)           0.000    58.728    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.956 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_233/CO[2]
                         net (fo=21, routed)          0.728    59.685    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[13]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.313    59.998 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131/O
                         net (fo=1, routed)           0.000    59.998    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.531 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109/CO[3]
                         net (fo=1, routed)           0.000    60.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.648 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    60.648    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.765 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.111 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_49/CO[2]
                         net (fo=21, routed)          0.673    61.784    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[12]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.310    62.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134/O
                         net (fo=1, routed)           0.000    62.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.644 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114/CO[3]
                         net (fo=1, routed)           0.000    62.644    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94/CO[3]
                         net (fo=1, routed)           0.000    62.758    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.872 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.872    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.986 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.986    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.214 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_50/CO[2]
                         net (fo=21, routed)          0.766    63.979    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[11]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.313    64.292 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137/O
                         net (fo=1, routed)           0.000    64.292    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.825 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119/CO[3]
                         net (fo=1, routed)           0.000    64.825    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    64.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.059 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79/CO[3]
                         net (fo=1, routed)           0.000    65.059    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.176 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.176    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.405 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_51/CO[2]
                         net (fo=21, routed)          0.704    66.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[10]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.310    66.419 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140/O
                         net (fo=1, routed)           0.000    66.419    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.969 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124/CO[3]
                         net (fo=1, routed)           0.000    66.969    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104/CO[3]
                         net (fo=1, routed)           0.000    67.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84/CO[3]
                         net (fo=1, routed)           0.000    67.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_52/CO[2]
                         net (fo=21, routed)          0.680    68.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[9]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.313    68.532 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359/O
                         net (fo=1, routed)           0.000    68.532    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.082 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000    69.082    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.310 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.310    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.424 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.424    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.652 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_57/CO[2]
                         net (fo=21, routed)          0.581    70.233    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[8]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.313    70.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356/O
                         net (fo=1, routed)           0.000    70.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.079 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322/CO[3]
                         net (fo=1, routed)           0.000    71.079    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264/CO[3]
                         net (fo=1, routed)           0.000    71.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.313 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    71.313    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.430 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.430    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.659 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_58/CO[2]
                         net (fo=21, routed)          0.723    72.383    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[7]
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.310    72.693 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353/O
                         net (fo=1, routed)           0.000    72.693    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.243 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317/CO[3]
                         net (fo=1, routed)           0.000    73.243    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259/CO[3]
                         net (fo=1, routed)           0.000    73.357    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.471 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    73.471    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.585 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    73.585    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.813 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_59/CO[2]
                         net (fo=21, routed)          0.642    74.455    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[6]
    SLICE_X55Y58         LUT3 (Prop_lut3_I0_O)        0.313    74.768 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350/O
                         net (fo=1, routed)           0.000    74.768    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.318 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000    75.318    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254/CO[3]
                         net (fo=1, routed)           0.000    75.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    75.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.660 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.660    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.888 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_60/CO[2]
                         net (fo=21, routed)          0.707    76.595    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[5]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.313    76.908 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347/O
                         net (fo=1, routed)           0.000    76.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    77.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.800 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    77.800    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_74/CO[2]
                         net (fo=21, routed)          0.674    78.702    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[4]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.313    79.015 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344/O
                         net (fo=1, routed)           0.000    79.015    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.565 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.135 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_75/CO[2]
                         net (fo=21, routed)          0.494    80.629    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.313    80.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341/O
                         net (fo=1, routed)           0.000    80.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.492 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    81.606    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    81.720    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    81.834    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_73/CO[2]
                         net (fo=22, routed)          0.683    82.745    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[2]
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.313    83.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338/O
                         net (fo=1, routed)           0.000    83.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.608 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292/CO[3]
                         net (fo=1, routed)           0.000    83.608    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.722 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000    83.722    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000    83.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.950 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    83.950    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.178 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_70/CO[2]
                         net (fo=21, routed)          0.825    85.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[1]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    85.316 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295/O
                         net (fo=1, routed)           0.000    85.316    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.866 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.000    85.866    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.980 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    85.980    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    86.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.208 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.208    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.365 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_33/CO[1]
                         net (fo=39, routed)          1.058    87.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[0]
    SLICE_X56Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    88.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.340 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.340    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    88.663 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_40/O[1]
                         net (fo=39, routed)          0.900    89.564    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby2[10]
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.306    89.870 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22/O
                         net (fo=3, routed)           0.836    90.706    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    91.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218/CO[3]
                         net (fo=1, routed)           0.000    91.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.219 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    91.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.534 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134/O[3]
                         net (fo=2, routed)           0.822    92.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134_n_4
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.332    92.688 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80/O
                         net (fo=2, routed)           0.810    93.498    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.332    93.830 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84/O
                         net (fo=1, routed)           0.000    93.830    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    94.362 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.362    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.476 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.476    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    94.699 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11/O[0]
                         net (fo=2, routed)           1.011    95.710    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11_n_7
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.293    96.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6/O
                         net (fo=2, routed)           0.469    96.472    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.326    96.798 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10/O
                         net (fo=1, routed)           0.000    96.798    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.348 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.348    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.462 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.462    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    97.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2/O[3]
                         net (fo=7, routed)           0.862    98.637    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2_n_4
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.306    98.943 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476/O
                         net (fo=1, routed)           0.000    98.943    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327/CO[3]
                         net (fo=1, routed)           0.000    99.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207/O[1]
                         net (fo=3, routed)           0.926   100.753    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207_n_6
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.303   101.056 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226/O
                         net (fo=1, routed)           0.000   101.056    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134/CO[3]
                         net (fo=1, routed)           0.000   101.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.549 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76/CO[3]
                         net (fo=1, routed)           0.000   101.549    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.666 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000   101.666    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.783 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.783    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.012 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3/CO[2]
                         net (fo=30, routed)          0.757   102.769    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3_n_1
    SLICE_X69Y68         LUT5 (Prop_lut5_I1_O)        0.310   103.079 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[11]_i_1/O
                         net (fo=3, routed)           0.544   103.624    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/DIST_INCHES_1[11]
    SLICE_X69Y68         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.502     8.482    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X69Y68         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
                         clock pessimism              0.487     8.969    
                         clock uncertainty           -0.074     8.895    
    SLICE_X69Y68         FDRE (Setup_fdre_C_D)       -0.047     8.848    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[11]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                        -103.624    
  -------------------------------------------------------------------
                         slack                                -94.776    

Slack (VIOLATED) :        -94.766ns  (required time - arrival time)
  Source:                 design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        104.367ns  (logic 62.738ns (60.113%)  route 41.629ns (39.887%))
  Logic Levels:           248  (CARRY4=195 LUT1=1 LUT2=2 LUT3=39 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.786    -0.754    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y24         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=37, routed)          0.817     0.519    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/clk_freq[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.643 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970/O
                         net (fo=2, routed)           0.729     1.373    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941/CO[3]
                         net (fo=1, routed)           0.009     1.767    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943/CO[3]
                         net (fo=1, routed)           0.000     1.881    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930/CO[3]
                         net (fo=1, routed)           0.000     1.995    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905/CO[3]
                         net (fo=1, routed)           0.000     2.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868/CO[3]
                         net (fo=1, routed)           0.000     2.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821/CO[3]
                         net (fo=1, routed)           0.000     2.337    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762/CO[3]
                         net (fo=1, routed)           0.000     2.451    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.673 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686/O[0]
                         net (fo=3, routed)           1.281     3.953    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686_n_7
    SLICE_X71Y29         LUT3 (Prop_lut3_I1_O)        0.327     4.280 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761/O
                         net (fo=2, routed)           0.755     5.035    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761_n_0
    SLICE_X67Y30         LUT5 (Prop_lut5_I1_O)        0.332     5.367 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677/O
                         net (fo=2, routed)           0.672     6.039    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.854 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_436/O[3]
                         net (fo=33, routed)          1.127     7.981    design_1_i/range_detector_ip_0/inst_n_15
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.307     8.288 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_846/O
                         net (fo=1, routed)           0.335     8.623    design_1_i/range_detector_ip_0/slv_reg5[28]_i_846_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.149 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.149    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716/CO[3]
                         net (fo=1, routed)           0.000     9.263    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.534 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605/CO[0]
                         net (fo=26, routed)          0.675    10.209    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I2_O)        0.368    10.577 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_715/O
                         net (fo=1, routed)           0.554    11.132    design_1_i/range_detector_ip_0/slv_reg5[28]_i_715_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I0_O)        0.332    11.464 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_603/O
                         net (fo=1, routed)           0.000    11.464    design_1_i/range_detector_ip_0/slv_reg5[28]_i_603_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.996 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.218 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_313/O[0]
                         net (fo=3, routed)           0.941    13.158    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]_5[0]
    SLICE_X66Y34         LUT4 (Prop_lut4_I2_O)        0.299    13.457 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593/O
                         net (fo=1, routed)           0.000    13.457    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.990 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455/CO[3]
                         net (fo=1, routed)           0.000    13.990    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.244 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312/CO[0]
                         net (fo=12, routed)          0.792    15.036    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312_n_3
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.367    15.403 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310/O
                         net (fo=21, routed)          0.504    15.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    16.032 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_442/O
                         net (fo=5, routed)           0.522    16.554    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/range_detector_ip_v1_0_M01_AXI_inst/A[4]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    16.678 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583/O
                         net (fo=1, routed)           0.000    16.678    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451/CO[3]
                         net (fo=1, routed)           0.000    17.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.277 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311/O[0]
                         net (fo=3, routed)           0.594    17.870    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311_n_7
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.295    18.165 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426/O
                         net (fo=2, routed)           0.422    18.588    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.124    18.712 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430/O
                         net (fo=1, routed)           0.000    18.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.110 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.110    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.444 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_193/O[1]
                         net (fo=33, routed)          0.842    20.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby4[12]
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.303    20.589 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114/O
                         net (fo=1, routed)           0.000    20.589    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.259 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_18/CO[1]
                         net (fo=21, routed)          0.726    21.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[31]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.332    22.317 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469/O
                         net (fo=1, routed)           0.000    22.317    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.867 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.095    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.209    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_19/CO[2]
                         net (fo=21, routed)          0.672    24.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[30]
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.313    24.422 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472/O
                         net (fo=1, routed)           0.000    24.422    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.955 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322/CO[3]
                         net (fo=1, routed)           0.000    24.955    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.072 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202/CO[3]
                         net (fo=1, routed)           0.000    25.072    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.189 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.306 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.306    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.535 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_20/CO[2]
                         net (fo=21, routed)          0.788    26.323    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[29]
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.310    26.633 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549/O
                         net (fo=1, routed)           0.000    26.633    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397/CO[3]
                         net (fo=1, routed)           0.000    27.183    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.297 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.297    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.411 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164/CO[3]
                         net (fo=1, routed)           0.000    27.411    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.525 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    27.525    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.753 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_37/CO[2]
                         net (fo=21, routed)          0.757    28.510    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[28]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.313    28.823 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552/O
                         net (fo=1, routed)           0.000    28.823    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.356 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402/CO[3]
                         net (fo=1, routed)           0.000    29.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.473 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.473    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.590 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    29.590    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.707 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.707    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.936 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_38/CO[2]
                         net (fo=21, routed)          0.703    30.639    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[27]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.310    30.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555/O
                         net (fo=1, routed)           0.000    30.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.482 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407/CO[3]
                         net (fo=1, routed)           0.000    31.482    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.599 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.599    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.716 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.716    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.833 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    31.833    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_39/CO[2]
                         net (fo=21, routed)          0.852    32.915    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[26]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.310    33.225 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558/O
                         net (fo=1, routed)           0.000    33.225    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.775    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.889    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.117    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.345 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_40/CO[2]
                         net (fo=21, routed)          0.820    35.165    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[25]
    SLICE_X53Y29         LUT3 (Prop_lut3_I0_O)        0.313    35.478 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661/O
                         net (fo=1, routed)           0.000    35.478    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527/CO[3]
                         net (fo=1, routed)           0.000    36.028    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.142    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.256    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    36.370    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.598 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_86/CO[2]
                         net (fo=21, routed)          0.623    37.220    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[24]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.313    37.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535/O
                         net (fo=1, routed)           0.000    37.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255/CO[3]
                         net (fo=1, routed)           0.000    38.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_87/CO[2]
                         net (fo=21, routed)          0.542    39.081    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[23]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.313    39.394 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667/O
                         net (fo=1, routed)           0.000    39.394    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.944 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537/CO[3]
                         net (fo=1, routed)           0.000    39.944    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387/CO[3]
                         net (fo=1, routed)           0.000    40.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260/CO[3]
                         net (fo=1, routed)           0.000    40.172    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.286 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.514 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_88/CO[2]
                         net (fo=21, routed)          0.822    41.336    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[22]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.313    41.649 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670/O
                         net (fo=1, routed)           0.000    41.649    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.182 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542/CO[3]
                         net (fo=1, routed)           0.000    42.182    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.299 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.299    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265/CO[3]
                         net (fo=1, routed)           0.000    42.416    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    42.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.762 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_89/CO[2]
                         net (fo=21, routed)          0.660    43.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[21]
    SLICE_X51Y36         LUT3 (Prop_lut3_I0_O)        0.310    43.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742/O
                         net (fo=1, routed)           0.000    43.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639/CO[3]
                         net (fo=1, routed)           0.000    44.283    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507/CO[3]
                         net (fo=1, routed)           0.000    44.397    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357/CO[3]
                         net (fo=1, routed)           0.000    44.511    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234/CO[3]
                         net (fo=1, routed)           0.000    44.625    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_144/CO[2]
                         net (fo=21, routed)          0.663    45.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[20]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    45.829 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745/O
                         net (fo=1, routed)           0.000    45.829    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.379 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644/CO[3]
                         net (fo=1, routed)           0.000    46.379    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512/CO[3]
                         net (fo=1, routed)           0.000    46.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.607 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362/CO[3]
                         net (fo=1, routed)           0.000    46.607    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.721 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238/CO[3]
                         net (fo=1, routed)           0.000    46.721    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_145/CO[2]
                         net (fo=21, routed)          0.687    47.636    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[19]
    SLICE_X53Y39         LUT3 (Prop_lut3_I0_O)        0.313    47.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748/O
                         net (fo=1, routed)           0.000    47.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.499 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.499    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.613 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.613    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.727 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367/CO[3]
                         net (fo=1, routed)           0.000    48.727    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242/CO[3]
                         net (fo=1, routed)           0.000    48.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.069 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_146/CO[2]
                         net (fo=21, routed)          0.549    49.618    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[18]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.313    49.931 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751/O
                         net (fo=1, routed)           0.000    49.931    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.464 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654/CO[3]
                         net (fo=1, routed)           0.000    50.464    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.581 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.698 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372/CO[3]
                         net (fo=1, routed)           0.000    50.698    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.815 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246/CO[3]
                         net (fo=1, routed)           0.000    50.815    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.044 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_147/CO[2]
                         net (fo=21, routed)          0.487    51.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[17]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.310    51.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801/O
                         net (fo=1, routed)           0.000    51.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.391 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720/CO[3]
                         net (fo=1, routed)           0.000    52.391    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.505 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619/CO[3]
                         net (fo=1, routed)           0.000    52.505    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.619 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487/CO[3]
                         net (fo=1, routed)           0.000    52.619    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341/CO[3]
                         net (fo=1, routed)           0.000    52.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.961 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_230/CO[2]
                         net (fo=21, routed)          0.553    53.514    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[16]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.313    53.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804/O
                         net (fo=1, routed)           0.000    53.827    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.360 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725/CO[3]
                         net (fo=1, routed)           0.000    54.360    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.477 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624/CO[3]
                         net (fo=1, routed)           0.000    54.477    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.594 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492/CO[3]
                         net (fo=1, routed)           0.000    54.594    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.711 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.001    54.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.941 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_231/CO[2]
                         net (fo=21, routed)          0.676    55.616    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[15]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.310    55.926 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734/O
                         net (fo=1, routed)           0.000    55.926    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629/CO[3]
                         net (fo=1, routed)           0.000    56.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497/CO[3]
                         net (fo=1, routed)           0.000    56.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349/CO[3]
                         net (fo=1, routed)           0.000    56.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.914 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_232/CO[2]
                         net (fo=21, routed)          0.609    57.523    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[14]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.313    57.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810/O
                         net (fo=1, routed)           0.000    57.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.386 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.386    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634/CO[3]
                         net (fo=1, routed)           0.000    58.500    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502/CO[3]
                         net (fo=1, routed)           0.000    58.614    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353/CO[3]
                         net (fo=1, routed)           0.000    58.728    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.956 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_233/CO[2]
                         net (fo=21, routed)          0.728    59.685    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[13]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.313    59.998 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131/O
                         net (fo=1, routed)           0.000    59.998    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.531 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109/CO[3]
                         net (fo=1, routed)           0.000    60.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.648 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    60.648    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.765 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.111 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_49/CO[2]
                         net (fo=21, routed)          0.673    61.784    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[12]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.310    62.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134/O
                         net (fo=1, routed)           0.000    62.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.644 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114/CO[3]
                         net (fo=1, routed)           0.000    62.644    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94/CO[3]
                         net (fo=1, routed)           0.000    62.758    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.872 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.872    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.986 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.986    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.214 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_50/CO[2]
                         net (fo=21, routed)          0.766    63.979    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[11]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.313    64.292 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137/O
                         net (fo=1, routed)           0.000    64.292    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.825 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119/CO[3]
                         net (fo=1, routed)           0.000    64.825    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    64.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.059 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79/CO[3]
                         net (fo=1, routed)           0.000    65.059    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.176 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.176    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.405 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_51/CO[2]
                         net (fo=21, routed)          0.704    66.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[10]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.310    66.419 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140/O
                         net (fo=1, routed)           0.000    66.419    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.969 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124/CO[3]
                         net (fo=1, routed)           0.000    66.969    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104/CO[3]
                         net (fo=1, routed)           0.000    67.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84/CO[3]
                         net (fo=1, routed)           0.000    67.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_52/CO[2]
                         net (fo=21, routed)          0.680    68.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[9]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.313    68.532 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359/O
                         net (fo=1, routed)           0.000    68.532    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.082 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000    69.082    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.310 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.310    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.424 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.424    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.652 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_57/CO[2]
                         net (fo=21, routed)          0.581    70.233    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[8]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.313    70.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356/O
                         net (fo=1, routed)           0.000    70.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.079 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322/CO[3]
                         net (fo=1, routed)           0.000    71.079    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264/CO[3]
                         net (fo=1, routed)           0.000    71.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.313 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    71.313    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.430 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.430    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.659 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_58/CO[2]
                         net (fo=21, routed)          0.723    72.383    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[7]
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.310    72.693 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353/O
                         net (fo=1, routed)           0.000    72.693    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.243 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317/CO[3]
                         net (fo=1, routed)           0.000    73.243    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259/CO[3]
                         net (fo=1, routed)           0.000    73.357    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.471 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    73.471    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.585 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    73.585    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.813 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_59/CO[2]
                         net (fo=21, routed)          0.642    74.455    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[6]
    SLICE_X55Y58         LUT3 (Prop_lut3_I0_O)        0.313    74.768 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350/O
                         net (fo=1, routed)           0.000    74.768    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.318 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000    75.318    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254/CO[3]
                         net (fo=1, routed)           0.000    75.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    75.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.660 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.660    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.888 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_60/CO[2]
                         net (fo=21, routed)          0.707    76.595    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[5]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.313    76.908 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347/O
                         net (fo=1, routed)           0.000    76.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    77.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.800 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    77.800    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_74/CO[2]
                         net (fo=21, routed)          0.674    78.702    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[4]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.313    79.015 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344/O
                         net (fo=1, routed)           0.000    79.015    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.565 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.135 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_75/CO[2]
                         net (fo=21, routed)          0.494    80.629    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.313    80.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341/O
                         net (fo=1, routed)           0.000    80.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.492 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    81.606    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    81.720    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    81.834    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_73/CO[2]
                         net (fo=22, routed)          0.683    82.745    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[2]
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.313    83.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338/O
                         net (fo=1, routed)           0.000    83.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.608 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292/CO[3]
                         net (fo=1, routed)           0.000    83.608    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.722 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000    83.722    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000    83.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.950 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    83.950    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.178 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_70/CO[2]
                         net (fo=21, routed)          0.825    85.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[1]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    85.316 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295/O
                         net (fo=1, routed)           0.000    85.316    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.866 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.000    85.866    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.980 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    85.980    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    86.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.208 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.208    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.365 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_33/CO[1]
                         net (fo=39, routed)          1.058    87.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[0]
    SLICE_X56Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    88.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.340 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.340    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    88.663 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_40/O[1]
                         net (fo=39, routed)          0.900    89.564    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby2[10]
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.306    89.870 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22/O
                         net (fo=3, routed)           0.836    90.706    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    91.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218/CO[3]
                         net (fo=1, routed)           0.000    91.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.219 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    91.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.534 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134/O[3]
                         net (fo=2, routed)           0.822    92.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134_n_4
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.332    92.688 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80/O
                         net (fo=2, routed)           0.810    93.498    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.332    93.830 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84/O
                         net (fo=1, routed)           0.000    93.830    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    94.362 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.362    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.476 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.476    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    94.699 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11/O[0]
                         net (fo=2, routed)           1.011    95.710    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11_n_7
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.293    96.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6/O
                         net (fo=2, routed)           0.469    96.472    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.326    96.798 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10/O
                         net (fo=1, routed)           0.000    96.798    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.348 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.348    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.462 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.462    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    97.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2/O[3]
                         net (fo=7, routed)           0.862    98.637    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2_n_4
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.306    98.943 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476/O
                         net (fo=1, routed)           0.000    98.943    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327/CO[3]
                         net (fo=1, routed)           0.000    99.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207/O[1]
                         net (fo=3, routed)           0.926   100.753    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207_n_6
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.303   101.056 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226/O
                         net (fo=1, routed)           0.000   101.056    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134/CO[3]
                         net (fo=1, routed)           0.000   101.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.549 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76/CO[3]
                         net (fo=1, routed)           0.000   101.549    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.666 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000   101.666    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.783 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.783    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.012 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3/CO[2]
                         net (fo=30, routed)          0.578   102.590    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I1_O)        0.310   102.900 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[21]_i_1/O
                         net (fo=3, routed)           0.714   103.614    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/DIST_INCHES_1[21]
    SLICE_X62Y69         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.500     8.480    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y69         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]/C
                         clock pessimism              0.487     8.967    
                         clock uncertainty           -0.074     8.893    
    SLICE_X62Y69         FDRE (Setup_fdre_C_D)       -0.045     8.848    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[21]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                        -103.614    
  -------------------------------------------------------------------
                         slack                                -94.766    

Slack (VIOLATED) :        -94.674ns  (required time - arrival time)
  Source:                 design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        104.269ns  (logic 62.738ns (60.169%)  route 41.531ns (39.831%))
  Logic Levels:           248  (CARRY4=195 LUT1=1 LUT2=2 LUT3=39 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.786    -0.754    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y24         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=37, routed)          0.817     0.519    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/clk_freq[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.643 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970/O
                         net (fo=2, routed)           0.729     1.373    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941/CO[3]
                         net (fo=1, routed)           0.009     1.767    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943/CO[3]
                         net (fo=1, routed)           0.000     1.881    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930/CO[3]
                         net (fo=1, routed)           0.000     1.995    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905/CO[3]
                         net (fo=1, routed)           0.000     2.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868/CO[3]
                         net (fo=1, routed)           0.000     2.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821/CO[3]
                         net (fo=1, routed)           0.000     2.337    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762/CO[3]
                         net (fo=1, routed)           0.000     2.451    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.673 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686/O[0]
                         net (fo=3, routed)           1.281     3.953    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686_n_7
    SLICE_X71Y29         LUT3 (Prop_lut3_I1_O)        0.327     4.280 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761/O
                         net (fo=2, routed)           0.755     5.035    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761_n_0
    SLICE_X67Y30         LUT5 (Prop_lut5_I1_O)        0.332     5.367 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677/O
                         net (fo=2, routed)           0.672     6.039    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.854 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_436/O[3]
                         net (fo=33, routed)          1.127     7.981    design_1_i/range_detector_ip_0/inst_n_15
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.307     8.288 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_846/O
                         net (fo=1, routed)           0.335     8.623    design_1_i/range_detector_ip_0/slv_reg5[28]_i_846_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.149 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.149    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716/CO[3]
                         net (fo=1, routed)           0.000     9.263    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.534 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605/CO[0]
                         net (fo=26, routed)          0.675    10.209    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I2_O)        0.368    10.577 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_715/O
                         net (fo=1, routed)           0.554    11.132    design_1_i/range_detector_ip_0/slv_reg5[28]_i_715_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I0_O)        0.332    11.464 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_603/O
                         net (fo=1, routed)           0.000    11.464    design_1_i/range_detector_ip_0/slv_reg5[28]_i_603_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.996 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.218 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_313/O[0]
                         net (fo=3, routed)           0.941    13.158    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]_5[0]
    SLICE_X66Y34         LUT4 (Prop_lut4_I2_O)        0.299    13.457 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593/O
                         net (fo=1, routed)           0.000    13.457    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.990 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455/CO[3]
                         net (fo=1, routed)           0.000    13.990    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.244 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312/CO[0]
                         net (fo=12, routed)          0.792    15.036    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312_n_3
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.367    15.403 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310/O
                         net (fo=21, routed)          0.504    15.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    16.032 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_442/O
                         net (fo=5, routed)           0.522    16.554    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/range_detector_ip_v1_0_M01_AXI_inst/A[4]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    16.678 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583/O
                         net (fo=1, routed)           0.000    16.678    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451/CO[3]
                         net (fo=1, routed)           0.000    17.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.277 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311/O[0]
                         net (fo=3, routed)           0.594    17.870    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311_n_7
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.295    18.165 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426/O
                         net (fo=2, routed)           0.422    18.588    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.124    18.712 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430/O
                         net (fo=1, routed)           0.000    18.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.110 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.110    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.444 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_193/O[1]
                         net (fo=33, routed)          0.842    20.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby4[12]
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.303    20.589 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114/O
                         net (fo=1, routed)           0.000    20.589    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.259 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_18/CO[1]
                         net (fo=21, routed)          0.726    21.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[31]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.332    22.317 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469/O
                         net (fo=1, routed)           0.000    22.317    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.867 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.095    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.209    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_19/CO[2]
                         net (fo=21, routed)          0.672    24.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[30]
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.313    24.422 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472/O
                         net (fo=1, routed)           0.000    24.422    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.955 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322/CO[3]
                         net (fo=1, routed)           0.000    24.955    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.072 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202/CO[3]
                         net (fo=1, routed)           0.000    25.072    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.189 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.306 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.306    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.535 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_20/CO[2]
                         net (fo=21, routed)          0.788    26.323    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[29]
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.310    26.633 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549/O
                         net (fo=1, routed)           0.000    26.633    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397/CO[3]
                         net (fo=1, routed)           0.000    27.183    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.297 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.297    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.411 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164/CO[3]
                         net (fo=1, routed)           0.000    27.411    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.525 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    27.525    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.753 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_37/CO[2]
                         net (fo=21, routed)          0.757    28.510    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[28]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.313    28.823 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552/O
                         net (fo=1, routed)           0.000    28.823    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.356 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402/CO[3]
                         net (fo=1, routed)           0.000    29.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.473 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.473    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.590 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    29.590    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.707 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.707    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.936 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_38/CO[2]
                         net (fo=21, routed)          0.703    30.639    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[27]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.310    30.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555/O
                         net (fo=1, routed)           0.000    30.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.482 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407/CO[3]
                         net (fo=1, routed)           0.000    31.482    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.599 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.599    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.716 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.716    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.833 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    31.833    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_39/CO[2]
                         net (fo=21, routed)          0.852    32.915    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[26]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.310    33.225 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558/O
                         net (fo=1, routed)           0.000    33.225    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.775    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.889    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.117    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.345 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_40/CO[2]
                         net (fo=21, routed)          0.820    35.165    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[25]
    SLICE_X53Y29         LUT3 (Prop_lut3_I0_O)        0.313    35.478 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661/O
                         net (fo=1, routed)           0.000    35.478    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527/CO[3]
                         net (fo=1, routed)           0.000    36.028    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.142    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.256    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    36.370    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.598 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_86/CO[2]
                         net (fo=21, routed)          0.623    37.220    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[24]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.313    37.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535/O
                         net (fo=1, routed)           0.000    37.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255/CO[3]
                         net (fo=1, routed)           0.000    38.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_87/CO[2]
                         net (fo=21, routed)          0.542    39.081    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[23]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.313    39.394 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667/O
                         net (fo=1, routed)           0.000    39.394    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.944 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537/CO[3]
                         net (fo=1, routed)           0.000    39.944    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387/CO[3]
                         net (fo=1, routed)           0.000    40.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260/CO[3]
                         net (fo=1, routed)           0.000    40.172    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.286 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.514 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_88/CO[2]
                         net (fo=21, routed)          0.822    41.336    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[22]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.313    41.649 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670/O
                         net (fo=1, routed)           0.000    41.649    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.182 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542/CO[3]
                         net (fo=1, routed)           0.000    42.182    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.299 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.299    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265/CO[3]
                         net (fo=1, routed)           0.000    42.416    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    42.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.762 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_89/CO[2]
                         net (fo=21, routed)          0.660    43.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[21]
    SLICE_X51Y36         LUT3 (Prop_lut3_I0_O)        0.310    43.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742/O
                         net (fo=1, routed)           0.000    43.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639/CO[3]
                         net (fo=1, routed)           0.000    44.283    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507/CO[3]
                         net (fo=1, routed)           0.000    44.397    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357/CO[3]
                         net (fo=1, routed)           0.000    44.511    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234/CO[3]
                         net (fo=1, routed)           0.000    44.625    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_144/CO[2]
                         net (fo=21, routed)          0.663    45.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[20]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    45.829 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745/O
                         net (fo=1, routed)           0.000    45.829    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.379 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644/CO[3]
                         net (fo=1, routed)           0.000    46.379    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512/CO[3]
                         net (fo=1, routed)           0.000    46.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.607 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362/CO[3]
                         net (fo=1, routed)           0.000    46.607    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.721 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238/CO[3]
                         net (fo=1, routed)           0.000    46.721    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_145/CO[2]
                         net (fo=21, routed)          0.687    47.636    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[19]
    SLICE_X53Y39         LUT3 (Prop_lut3_I0_O)        0.313    47.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748/O
                         net (fo=1, routed)           0.000    47.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.499 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.499    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.613 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.613    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.727 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367/CO[3]
                         net (fo=1, routed)           0.000    48.727    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242/CO[3]
                         net (fo=1, routed)           0.000    48.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.069 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_146/CO[2]
                         net (fo=21, routed)          0.549    49.618    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[18]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.313    49.931 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751/O
                         net (fo=1, routed)           0.000    49.931    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.464 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654/CO[3]
                         net (fo=1, routed)           0.000    50.464    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.581 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.698 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372/CO[3]
                         net (fo=1, routed)           0.000    50.698    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.815 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246/CO[3]
                         net (fo=1, routed)           0.000    50.815    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.044 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_147/CO[2]
                         net (fo=21, routed)          0.487    51.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[17]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.310    51.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801/O
                         net (fo=1, routed)           0.000    51.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.391 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720/CO[3]
                         net (fo=1, routed)           0.000    52.391    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.505 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619/CO[3]
                         net (fo=1, routed)           0.000    52.505    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.619 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487/CO[3]
                         net (fo=1, routed)           0.000    52.619    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341/CO[3]
                         net (fo=1, routed)           0.000    52.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.961 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_230/CO[2]
                         net (fo=21, routed)          0.553    53.514    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[16]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.313    53.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804/O
                         net (fo=1, routed)           0.000    53.827    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.360 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725/CO[3]
                         net (fo=1, routed)           0.000    54.360    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.477 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624/CO[3]
                         net (fo=1, routed)           0.000    54.477    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.594 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492/CO[3]
                         net (fo=1, routed)           0.000    54.594    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.711 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.001    54.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.941 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_231/CO[2]
                         net (fo=21, routed)          0.676    55.616    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[15]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.310    55.926 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734/O
                         net (fo=1, routed)           0.000    55.926    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629/CO[3]
                         net (fo=1, routed)           0.000    56.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497/CO[3]
                         net (fo=1, routed)           0.000    56.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349/CO[3]
                         net (fo=1, routed)           0.000    56.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.914 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_232/CO[2]
                         net (fo=21, routed)          0.609    57.523    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[14]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.313    57.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810/O
                         net (fo=1, routed)           0.000    57.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.386 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.386    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634/CO[3]
                         net (fo=1, routed)           0.000    58.500    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502/CO[3]
                         net (fo=1, routed)           0.000    58.614    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353/CO[3]
                         net (fo=1, routed)           0.000    58.728    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.956 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_233/CO[2]
                         net (fo=21, routed)          0.728    59.685    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[13]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.313    59.998 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131/O
                         net (fo=1, routed)           0.000    59.998    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.531 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109/CO[3]
                         net (fo=1, routed)           0.000    60.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.648 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    60.648    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.765 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.111 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_49/CO[2]
                         net (fo=21, routed)          0.673    61.784    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[12]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.310    62.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134/O
                         net (fo=1, routed)           0.000    62.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.644 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114/CO[3]
                         net (fo=1, routed)           0.000    62.644    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94/CO[3]
                         net (fo=1, routed)           0.000    62.758    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.872 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.872    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.986 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.986    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.214 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_50/CO[2]
                         net (fo=21, routed)          0.766    63.979    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[11]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.313    64.292 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137/O
                         net (fo=1, routed)           0.000    64.292    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.825 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119/CO[3]
                         net (fo=1, routed)           0.000    64.825    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    64.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.059 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79/CO[3]
                         net (fo=1, routed)           0.000    65.059    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.176 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.176    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.405 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_51/CO[2]
                         net (fo=21, routed)          0.704    66.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[10]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.310    66.419 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140/O
                         net (fo=1, routed)           0.000    66.419    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.969 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124/CO[3]
                         net (fo=1, routed)           0.000    66.969    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104/CO[3]
                         net (fo=1, routed)           0.000    67.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84/CO[3]
                         net (fo=1, routed)           0.000    67.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_52/CO[2]
                         net (fo=21, routed)          0.680    68.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[9]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.313    68.532 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359/O
                         net (fo=1, routed)           0.000    68.532    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.082 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000    69.082    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.310 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.310    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.424 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.424    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.652 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_57/CO[2]
                         net (fo=21, routed)          0.581    70.233    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[8]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.313    70.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356/O
                         net (fo=1, routed)           0.000    70.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.079 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322/CO[3]
                         net (fo=1, routed)           0.000    71.079    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264/CO[3]
                         net (fo=1, routed)           0.000    71.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.313 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    71.313    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.430 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.430    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.659 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_58/CO[2]
                         net (fo=21, routed)          0.723    72.383    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[7]
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.310    72.693 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353/O
                         net (fo=1, routed)           0.000    72.693    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.243 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317/CO[3]
                         net (fo=1, routed)           0.000    73.243    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259/CO[3]
                         net (fo=1, routed)           0.000    73.357    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.471 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    73.471    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.585 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    73.585    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.813 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_59/CO[2]
                         net (fo=21, routed)          0.642    74.455    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[6]
    SLICE_X55Y58         LUT3 (Prop_lut3_I0_O)        0.313    74.768 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350/O
                         net (fo=1, routed)           0.000    74.768    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.318 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000    75.318    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254/CO[3]
                         net (fo=1, routed)           0.000    75.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    75.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.660 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.660    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.888 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_60/CO[2]
                         net (fo=21, routed)          0.707    76.595    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[5]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.313    76.908 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347/O
                         net (fo=1, routed)           0.000    76.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    77.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.800 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    77.800    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_74/CO[2]
                         net (fo=21, routed)          0.674    78.702    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[4]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.313    79.015 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344/O
                         net (fo=1, routed)           0.000    79.015    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.565 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.135 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_75/CO[2]
                         net (fo=21, routed)          0.494    80.629    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.313    80.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341/O
                         net (fo=1, routed)           0.000    80.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.492 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    81.606    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    81.720    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    81.834    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_73/CO[2]
                         net (fo=22, routed)          0.683    82.745    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[2]
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.313    83.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338/O
                         net (fo=1, routed)           0.000    83.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.608 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292/CO[3]
                         net (fo=1, routed)           0.000    83.608    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.722 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000    83.722    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000    83.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.950 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    83.950    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.178 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_70/CO[2]
                         net (fo=21, routed)          0.825    85.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[1]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    85.316 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295/O
                         net (fo=1, routed)           0.000    85.316    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.866 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.000    85.866    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.980 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    85.980    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    86.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.208 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.208    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.365 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_33/CO[1]
                         net (fo=39, routed)          1.058    87.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[0]
    SLICE_X56Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    88.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.340 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.340    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    88.663 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_40/O[1]
                         net (fo=39, routed)          0.900    89.564    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby2[10]
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.306    89.870 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22/O
                         net (fo=3, routed)           0.836    90.706    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    91.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218/CO[3]
                         net (fo=1, routed)           0.000    91.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.219 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    91.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.534 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134/O[3]
                         net (fo=2, routed)           0.822    92.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134_n_4
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.332    92.688 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80/O
                         net (fo=2, routed)           0.810    93.498    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.332    93.830 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84/O
                         net (fo=1, routed)           0.000    93.830    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    94.362 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.362    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.476 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.476    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    94.699 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11/O[0]
                         net (fo=2, routed)           1.011    95.710    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11_n_7
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.293    96.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6/O
                         net (fo=2, routed)           0.469    96.472    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.326    96.798 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10/O
                         net (fo=1, routed)           0.000    96.798    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.348 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.348    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.462 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.462    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    97.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2/O[3]
                         net (fo=7, routed)           0.862    98.637    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2_n_4
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.306    98.943 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476/O
                         net (fo=1, routed)           0.000    98.943    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327/CO[3]
                         net (fo=1, routed)           0.000    99.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207/O[1]
                         net (fo=3, routed)           0.926   100.753    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207_n_6
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.303   101.056 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226/O
                         net (fo=1, routed)           0.000   101.056    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134/CO[3]
                         net (fo=1, routed)           0.000   101.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.549 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76/CO[3]
                         net (fo=1, routed)           0.000   101.549    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.666 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000   101.666    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.783 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.783    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.012 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3/CO[2]
                         net (fo=30, routed)          0.700   102.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3_n_1
    SLICE_X63Y73         LUT5 (Prop_lut5_I1_O)        0.310   103.022 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[25]_i_1/O
                         net (fo=3, routed)           0.494   103.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/DIST_INCHES_1[25]
    SLICE_X63Y73         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.496     8.476    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y73         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]/C
                         clock pessimism              0.487     8.963    
                         clock uncertainty           -0.074     8.889    
    SLICE_X63Y73         FDRE (Setup_fdre_C_D)       -0.047     8.842    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[25]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                        -103.516    
  -------------------------------------------------------------------
                         slack                                -94.674    

Slack (VIOLATED) :        -94.671ns  (required time - arrival time)
  Source:                 design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        104.287ns  (logic 62.738ns (60.159%)  route 41.549ns (39.841%))
  Logic Levels:           248  (CARRY4=195 LUT1=1 LUT2=2 LUT3=39 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.786    -0.754    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y24         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=37, routed)          0.817     0.519    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/clk_freq[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.643 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970/O
                         net (fo=2, routed)           0.729     1.373    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941/CO[3]
                         net (fo=1, routed)           0.009     1.767    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943/CO[3]
                         net (fo=1, routed)           0.000     1.881    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930/CO[3]
                         net (fo=1, routed)           0.000     1.995    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905/CO[3]
                         net (fo=1, routed)           0.000     2.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868/CO[3]
                         net (fo=1, routed)           0.000     2.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821/CO[3]
                         net (fo=1, routed)           0.000     2.337    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762/CO[3]
                         net (fo=1, routed)           0.000     2.451    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.673 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686/O[0]
                         net (fo=3, routed)           1.281     3.953    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686_n_7
    SLICE_X71Y29         LUT3 (Prop_lut3_I1_O)        0.327     4.280 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761/O
                         net (fo=2, routed)           0.755     5.035    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761_n_0
    SLICE_X67Y30         LUT5 (Prop_lut5_I1_O)        0.332     5.367 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677/O
                         net (fo=2, routed)           0.672     6.039    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.854 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_436/O[3]
                         net (fo=33, routed)          1.127     7.981    design_1_i/range_detector_ip_0/inst_n_15
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.307     8.288 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_846/O
                         net (fo=1, routed)           0.335     8.623    design_1_i/range_detector_ip_0/slv_reg5[28]_i_846_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.149 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.149    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716/CO[3]
                         net (fo=1, routed)           0.000     9.263    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.534 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605/CO[0]
                         net (fo=26, routed)          0.675    10.209    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I2_O)        0.368    10.577 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_715/O
                         net (fo=1, routed)           0.554    11.132    design_1_i/range_detector_ip_0/slv_reg5[28]_i_715_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I0_O)        0.332    11.464 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_603/O
                         net (fo=1, routed)           0.000    11.464    design_1_i/range_detector_ip_0/slv_reg5[28]_i_603_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.996 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.218 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_313/O[0]
                         net (fo=3, routed)           0.941    13.158    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]_5[0]
    SLICE_X66Y34         LUT4 (Prop_lut4_I2_O)        0.299    13.457 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593/O
                         net (fo=1, routed)           0.000    13.457    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.990 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455/CO[3]
                         net (fo=1, routed)           0.000    13.990    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.244 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312/CO[0]
                         net (fo=12, routed)          0.792    15.036    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312_n_3
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.367    15.403 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310/O
                         net (fo=21, routed)          0.504    15.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    16.032 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_442/O
                         net (fo=5, routed)           0.522    16.554    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/range_detector_ip_v1_0_M01_AXI_inst/A[4]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    16.678 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583/O
                         net (fo=1, routed)           0.000    16.678    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451/CO[3]
                         net (fo=1, routed)           0.000    17.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.277 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311/O[0]
                         net (fo=3, routed)           0.594    17.870    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311_n_7
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.295    18.165 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426/O
                         net (fo=2, routed)           0.422    18.588    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.124    18.712 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430/O
                         net (fo=1, routed)           0.000    18.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.110 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.110    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.444 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_193/O[1]
                         net (fo=33, routed)          0.842    20.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby4[12]
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.303    20.589 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114/O
                         net (fo=1, routed)           0.000    20.589    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.259 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_18/CO[1]
                         net (fo=21, routed)          0.726    21.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[31]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.332    22.317 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469/O
                         net (fo=1, routed)           0.000    22.317    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.867 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.095    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.209    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_19/CO[2]
                         net (fo=21, routed)          0.672    24.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[30]
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.313    24.422 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472/O
                         net (fo=1, routed)           0.000    24.422    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.955 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322/CO[3]
                         net (fo=1, routed)           0.000    24.955    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.072 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202/CO[3]
                         net (fo=1, routed)           0.000    25.072    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.189 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.306 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.306    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.535 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_20/CO[2]
                         net (fo=21, routed)          0.788    26.323    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[29]
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.310    26.633 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549/O
                         net (fo=1, routed)           0.000    26.633    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397/CO[3]
                         net (fo=1, routed)           0.000    27.183    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.297 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.297    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.411 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164/CO[3]
                         net (fo=1, routed)           0.000    27.411    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.525 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    27.525    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.753 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_37/CO[2]
                         net (fo=21, routed)          0.757    28.510    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[28]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.313    28.823 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552/O
                         net (fo=1, routed)           0.000    28.823    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.356 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402/CO[3]
                         net (fo=1, routed)           0.000    29.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.473 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.473    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.590 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    29.590    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.707 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.707    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.936 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_38/CO[2]
                         net (fo=21, routed)          0.703    30.639    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[27]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.310    30.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555/O
                         net (fo=1, routed)           0.000    30.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.482 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407/CO[3]
                         net (fo=1, routed)           0.000    31.482    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.599 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.599    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.716 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.716    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.833 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    31.833    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_39/CO[2]
                         net (fo=21, routed)          0.852    32.915    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[26]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.310    33.225 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558/O
                         net (fo=1, routed)           0.000    33.225    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.775    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.889    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.117    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.345 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_40/CO[2]
                         net (fo=21, routed)          0.820    35.165    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[25]
    SLICE_X53Y29         LUT3 (Prop_lut3_I0_O)        0.313    35.478 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661/O
                         net (fo=1, routed)           0.000    35.478    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527/CO[3]
                         net (fo=1, routed)           0.000    36.028    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.142    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.256    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    36.370    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.598 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_86/CO[2]
                         net (fo=21, routed)          0.623    37.220    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[24]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.313    37.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535/O
                         net (fo=1, routed)           0.000    37.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255/CO[3]
                         net (fo=1, routed)           0.000    38.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_87/CO[2]
                         net (fo=21, routed)          0.542    39.081    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[23]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.313    39.394 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667/O
                         net (fo=1, routed)           0.000    39.394    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.944 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537/CO[3]
                         net (fo=1, routed)           0.000    39.944    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387/CO[3]
                         net (fo=1, routed)           0.000    40.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260/CO[3]
                         net (fo=1, routed)           0.000    40.172    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.286 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.514 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_88/CO[2]
                         net (fo=21, routed)          0.822    41.336    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[22]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.313    41.649 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670/O
                         net (fo=1, routed)           0.000    41.649    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.182 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542/CO[3]
                         net (fo=1, routed)           0.000    42.182    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.299 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.299    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265/CO[3]
                         net (fo=1, routed)           0.000    42.416    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    42.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.762 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_89/CO[2]
                         net (fo=21, routed)          0.660    43.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[21]
    SLICE_X51Y36         LUT3 (Prop_lut3_I0_O)        0.310    43.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742/O
                         net (fo=1, routed)           0.000    43.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639/CO[3]
                         net (fo=1, routed)           0.000    44.283    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507/CO[3]
                         net (fo=1, routed)           0.000    44.397    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357/CO[3]
                         net (fo=1, routed)           0.000    44.511    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234/CO[3]
                         net (fo=1, routed)           0.000    44.625    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_144/CO[2]
                         net (fo=21, routed)          0.663    45.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[20]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    45.829 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745/O
                         net (fo=1, routed)           0.000    45.829    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.379 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644/CO[3]
                         net (fo=1, routed)           0.000    46.379    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512/CO[3]
                         net (fo=1, routed)           0.000    46.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.607 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362/CO[3]
                         net (fo=1, routed)           0.000    46.607    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.721 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238/CO[3]
                         net (fo=1, routed)           0.000    46.721    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_145/CO[2]
                         net (fo=21, routed)          0.687    47.636    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[19]
    SLICE_X53Y39         LUT3 (Prop_lut3_I0_O)        0.313    47.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748/O
                         net (fo=1, routed)           0.000    47.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.499 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.499    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.613 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.613    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.727 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367/CO[3]
                         net (fo=1, routed)           0.000    48.727    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242/CO[3]
                         net (fo=1, routed)           0.000    48.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.069 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_146/CO[2]
                         net (fo=21, routed)          0.549    49.618    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[18]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.313    49.931 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751/O
                         net (fo=1, routed)           0.000    49.931    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.464 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654/CO[3]
                         net (fo=1, routed)           0.000    50.464    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.581 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.698 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372/CO[3]
                         net (fo=1, routed)           0.000    50.698    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.815 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246/CO[3]
                         net (fo=1, routed)           0.000    50.815    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.044 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_147/CO[2]
                         net (fo=21, routed)          0.487    51.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[17]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.310    51.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801/O
                         net (fo=1, routed)           0.000    51.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.391 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720/CO[3]
                         net (fo=1, routed)           0.000    52.391    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.505 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619/CO[3]
                         net (fo=1, routed)           0.000    52.505    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.619 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487/CO[3]
                         net (fo=1, routed)           0.000    52.619    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341/CO[3]
                         net (fo=1, routed)           0.000    52.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.961 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_230/CO[2]
                         net (fo=21, routed)          0.553    53.514    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[16]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.313    53.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804/O
                         net (fo=1, routed)           0.000    53.827    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.360 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725/CO[3]
                         net (fo=1, routed)           0.000    54.360    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.477 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624/CO[3]
                         net (fo=1, routed)           0.000    54.477    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.594 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492/CO[3]
                         net (fo=1, routed)           0.000    54.594    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.711 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.001    54.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.941 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_231/CO[2]
                         net (fo=21, routed)          0.676    55.616    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[15]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.310    55.926 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734/O
                         net (fo=1, routed)           0.000    55.926    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629/CO[3]
                         net (fo=1, routed)           0.000    56.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497/CO[3]
                         net (fo=1, routed)           0.000    56.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349/CO[3]
                         net (fo=1, routed)           0.000    56.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.914 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_232/CO[2]
                         net (fo=21, routed)          0.609    57.523    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[14]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.313    57.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810/O
                         net (fo=1, routed)           0.000    57.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.386 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.386    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634/CO[3]
                         net (fo=1, routed)           0.000    58.500    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502/CO[3]
                         net (fo=1, routed)           0.000    58.614    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353/CO[3]
                         net (fo=1, routed)           0.000    58.728    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.956 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_233/CO[2]
                         net (fo=21, routed)          0.728    59.685    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[13]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.313    59.998 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131/O
                         net (fo=1, routed)           0.000    59.998    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.531 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109/CO[3]
                         net (fo=1, routed)           0.000    60.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.648 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    60.648    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.765 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.111 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_49/CO[2]
                         net (fo=21, routed)          0.673    61.784    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[12]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.310    62.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134/O
                         net (fo=1, routed)           0.000    62.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.644 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114/CO[3]
                         net (fo=1, routed)           0.000    62.644    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94/CO[3]
                         net (fo=1, routed)           0.000    62.758    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.872 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.872    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.986 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.986    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.214 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_50/CO[2]
                         net (fo=21, routed)          0.766    63.979    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[11]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.313    64.292 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137/O
                         net (fo=1, routed)           0.000    64.292    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.825 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119/CO[3]
                         net (fo=1, routed)           0.000    64.825    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    64.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.059 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79/CO[3]
                         net (fo=1, routed)           0.000    65.059    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.176 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.176    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.405 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_51/CO[2]
                         net (fo=21, routed)          0.704    66.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[10]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.310    66.419 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140/O
                         net (fo=1, routed)           0.000    66.419    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.969 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124/CO[3]
                         net (fo=1, routed)           0.000    66.969    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104/CO[3]
                         net (fo=1, routed)           0.000    67.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84/CO[3]
                         net (fo=1, routed)           0.000    67.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_52/CO[2]
                         net (fo=21, routed)          0.680    68.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[9]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.313    68.532 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359/O
                         net (fo=1, routed)           0.000    68.532    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.082 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000    69.082    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.310 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.310    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.424 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.424    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.652 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_57/CO[2]
                         net (fo=21, routed)          0.581    70.233    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[8]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.313    70.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356/O
                         net (fo=1, routed)           0.000    70.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.079 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322/CO[3]
                         net (fo=1, routed)           0.000    71.079    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264/CO[3]
                         net (fo=1, routed)           0.000    71.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.313 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    71.313    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.430 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.430    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.659 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_58/CO[2]
                         net (fo=21, routed)          0.723    72.383    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[7]
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.310    72.693 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353/O
                         net (fo=1, routed)           0.000    72.693    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.243 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317/CO[3]
                         net (fo=1, routed)           0.000    73.243    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259/CO[3]
                         net (fo=1, routed)           0.000    73.357    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.471 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    73.471    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.585 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    73.585    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.813 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_59/CO[2]
                         net (fo=21, routed)          0.642    74.455    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[6]
    SLICE_X55Y58         LUT3 (Prop_lut3_I0_O)        0.313    74.768 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350/O
                         net (fo=1, routed)           0.000    74.768    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.318 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000    75.318    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254/CO[3]
                         net (fo=1, routed)           0.000    75.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    75.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.660 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.660    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.888 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_60/CO[2]
                         net (fo=21, routed)          0.707    76.595    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[5]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.313    76.908 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347/O
                         net (fo=1, routed)           0.000    76.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    77.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.800 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    77.800    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_74/CO[2]
                         net (fo=21, routed)          0.674    78.702    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[4]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.313    79.015 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344/O
                         net (fo=1, routed)           0.000    79.015    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.565 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.135 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_75/CO[2]
                         net (fo=21, routed)          0.494    80.629    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.313    80.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341/O
                         net (fo=1, routed)           0.000    80.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.492 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    81.606    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    81.720    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    81.834    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_73/CO[2]
                         net (fo=22, routed)          0.683    82.745    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[2]
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.313    83.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338/O
                         net (fo=1, routed)           0.000    83.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.608 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292/CO[3]
                         net (fo=1, routed)           0.000    83.608    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.722 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000    83.722    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000    83.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.950 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    83.950    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.178 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_70/CO[2]
                         net (fo=21, routed)          0.825    85.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[1]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    85.316 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295/O
                         net (fo=1, routed)           0.000    85.316    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.866 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.000    85.866    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.980 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    85.980    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    86.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.208 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.208    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.365 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_33/CO[1]
                         net (fo=39, routed)          1.058    87.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[0]
    SLICE_X56Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    88.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.340 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.340    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    88.663 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_40/O[1]
                         net (fo=39, routed)          0.900    89.564    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby2[10]
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.306    89.870 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22/O
                         net (fo=3, routed)           0.836    90.706    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    91.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218/CO[3]
                         net (fo=1, routed)           0.000    91.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.219 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    91.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.534 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134/O[3]
                         net (fo=2, routed)           0.822    92.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134_n_4
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.332    92.688 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80/O
                         net (fo=2, routed)           0.810    93.498    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.332    93.830 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84/O
                         net (fo=1, routed)           0.000    93.830    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    94.362 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.362    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.476 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.476    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    94.699 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11/O[0]
                         net (fo=2, routed)           1.011    95.710    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11_n_7
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.293    96.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6/O
                         net (fo=2, routed)           0.469    96.472    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.326    96.798 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10/O
                         net (fo=1, routed)           0.000    96.798    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.348 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.348    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.462 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.462    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    97.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2/O[3]
                         net (fo=7, routed)           0.862    98.637    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2_n_4
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.306    98.943 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476/O
                         net (fo=1, routed)           0.000    98.943    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327/CO[3]
                         net (fo=1, routed)           0.000    99.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207/O[1]
                         net (fo=3, routed)           0.926   100.753    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207_n_6
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.303   101.056 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226/O
                         net (fo=1, routed)           0.000   101.056    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134/CO[3]
                         net (fo=1, routed)           0.000   101.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.549 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76/CO[3]
                         net (fo=1, routed)           0.000   101.549    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.666 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000   101.666    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.783 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.783    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.012 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3/CO[2]
                         net (fo=30, routed)          0.568   102.580    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I1_O)        0.310   102.890 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[13]_i_1/O
                         net (fo=3, routed)           0.643   103.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/DIST_INCHES_1[13]
    SLICE_X62Y70         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.500     8.480    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y70         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[13]/C
                         clock pessimism              0.487     8.967    
                         clock uncertainty           -0.074     8.893    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)       -0.031     8.862    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[13]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                        -103.533    
  -------------------------------------------------------------------
                         slack                                -94.671    

Slack (VIOLATED) :        -94.643ns  (required time - arrival time)
  Source:                 design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        104.263ns  (logic 62.738ns (60.173%)  route 41.525ns (39.827%))
  Logic Levels:           248  (CARRY4=195 LUT1=1 LUT2=2 LUT3=39 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.786    -0.754    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y24         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.298 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=37, routed)          0.817     0.519    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/clk_freq[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.643 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970/O
                         net (fo=2, routed)           0.729     1.373    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg3[28]_i_970_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941/CO[3]
                         net (fo=1, routed)           0.009     1.767    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_941_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943/CO[3]
                         net (fo=1, routed)           0.000     1.881    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_943_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930/CO[3]
                         net (fo=1, routed)           0.000     1.995    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_930_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905/CO[3]
                         net (fo=1, routed)           0.000     2.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_905_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868/CO[3]
                         net (fo=1, routed)           0.000     2.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_868_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821/CO[3]
                         net (fo=1, routed)           0.000     2.337    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_821_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762/CO[3]
                         net (fo=1, routed)           0.000     2.451    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_762_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.673 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686/O[0]
                         net (fo=3, routed)           1.281     3.953    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_686_n_7
    SLICE_X71Y29         LUT3 (Prop_lut3_I1_O)        0.327     4.280 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761/O
                         net (fo=2, routed)           0.755     5.035    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_761_n_0
    SLICE_X67Y30         LUT5 (Prop_lut5_I1_O)        0.332     5.367 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677/O
                         net (fo=2, routed)           0.672     6.039    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_677_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681/O
                         net (fo=1, routed)           0.000     6.163    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_681_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568/CO[3]
                         net (fo=1, routed)           0.000     6.539    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_568_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.854 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_436/O[3]
                         net (fo=33, routed)          1.127     7.981    design_1_i/range_detector_ip_0/inst_n_15
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.307     8.288 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_846/O
                         net (fo=1, routed)           0.335     8.623    design_1_i/range_detector_ip_0/slv_reg5[28]_i_846_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.149 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.149    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_782_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716/CO[3]
                         net (fo=1, routed)           0.000     9.263    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_716_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.534 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605/CO[0]
                         net (fo=26, routed)          0.675    10.209    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_605_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I2_O)        0.368    10.577 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_715/O
                         net (fo=1, routed)           0.554    11.132    design_1_i/range_detector_ip_0/slv_reg5[28]_i_715_n_0
    SLICE_X65Y36         LUT6 (Prop_lut6_I0_O)        0.332    11.464 r  design_1_i/range_detector_ip_0/slv_reg5[28]_i_603/O
                         net (fo=1, routed)           0.000    11.464    design_1_i/range_detector_ip_0/slv_reg5[28]_i_603_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.996 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458/CO[3]
                         net (fo=1, routed)           0.000    11.996    design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_458_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.218 r  design_1_i/range_detector_ip_0/slv_reg5_reg[28]_i_313/O[0]
                         net (fo=3, routed)           0.941    13.158    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]_5[0]
    SLICE_X66Y34         LUT4 (Prop_lut4_I2_O)        0.299    13.457 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593/O
                         net (fo=1, routed)           0.000    13.457    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_593_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.990 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455/CO[3]
                         net (fo=1, routed)           0.000    13.990    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_455_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.244 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312/CO[0]
                         net (fo=12, routed)          0.792    15.036    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_312_n_3
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.367    15.403 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310/O
                         net (fo=21, routed)          0.504    15.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_310_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124    16.032 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_442/O
                         net (fo=5, routed)           0.522    16.554    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/range_detector_ip_v1_0_M01_AXI_inst/A[4]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    16.678 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583/O
                         net (fo=1, routed)           0.000    16.678    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_583_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451/CO[3]
                         net (fo=1, routed)           0.000    17.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_451_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.277 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311/O[0]
                         net (fo=3, routed)           0.594    17.870    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_311_n_7
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.295    18.165 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426/O
                         net (fo=2, routed)           0.422    18.588    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_426_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.124    18.712 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430/O
                         net (fo=1, routed)           0.000    18.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5[28]_i_430_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.110 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.110    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_299_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.444 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[28]_i_193/O[1]
                         net (fo=33, routed)          0.842    20.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby4[12]
    SLICE_X60Y33         LUT1 (Prop_lut1_I0_O)        0.303    20.589 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114/O
                         net (fo=1, routed)           0.000    20.589    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_114_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_41_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.259 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_18/CO[1]
                         net (fo=21, routed)          0.726    21.985    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[31]
    SLICE_X59Y30         LUT3 (Prop_lut3_I0_O)        0.332    22.317 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469/O
                         net (fo=1, routed)           0.000    22.317    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_469_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.867 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317/CO[3]
                         net (fo=1, routed)           0.000    22.867    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_317_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197/CO[3]
                         net (fo=1, routed)           0.000    22.981    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_197_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116/CO[3]
                         net (fo=1, routed)           0.000    23.095    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_116_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.209 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.209    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_44_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.437 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_19/CO[2]
                         net (fo=21, routed)          0.672    24.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[30]
    SLICE_X58Y30         LUT3 (Prop_lut3_I0_O)        0.313    24.422 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472/O
                         net (fo=1, routed)           0.000    24.422    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_472_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.955 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322/CO[3]
                         net (fo=1, routed)           0.000    24.955    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_322_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.072 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202/CO[3]
                         net (fo=1, routed)           0.000    25.072    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_202_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.189 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121/CO[3]
                         net (fo=1, routed)           0.000    25.189    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_121_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.306 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.306    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_48_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.535 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_20/CO[2]
                         net (fo=21, routed)          0.788    26.323    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[29]
    SLICE_X57Y30         LUT3 (Prop_lut3_I0_O)        0.310    26.633 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549/O
                         net (fo=1, routed)           0.000    26.633    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_549_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.183 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397/CO[3]
                         net (fo=1, routed)           0.000    27.183    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_397_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.297 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270/CO[3]
                         net (fo=1, routed)           0.000    27.297    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_270_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.411 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164/CO[3]
                         net (fo=1, routed)           0.000    27.411    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_164_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.525 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90/CO[3]
                         net (fo=1, routed)           0.000    27.525    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_90_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.753 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_37/CO[2]
                         net (fo=21, routed)          0.757    28.510    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[28]
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.313    28.823 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552/O
                         net (fo=1, routed)           0.000    28.823    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_552_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.356 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402/CO[3]
                         net (fo=1, routed)           0.000    29.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_402_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.473 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275/CO[3]
                         net (fo=1, routed)           0.000    29.473    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_275_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.590 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169/CO[3]
                         net (fo=1, routed)           0.000    29.590    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_169_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.707 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94/CO[3]
                         net (fo=1, routed)           0.000    29.707    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_94_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.936 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_38/CO[2]
                         net (fo=21, routed)          0.703    30.639    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[27]
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.310    30.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555/O
                         net (fo=1, routed)           0.000    30.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_555_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.482 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407/CO[3]
                         net (fo=1, routed)           0.000    31.482    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_407_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.599 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280/CO[3]
                         net (fo=1, routed)           0.000    31.599    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_280_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.716 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174/CO[3]
                         net (fo=1, routed)           0.000    31.716    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_174_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.833 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    31.833    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_98_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_39/CO[2]
                         net (fo=21, routed)          0.852    32.915    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[26]
    SLICE_X55Y29         LUT3 (Prop_lut3_I0_O)        0.310    33.225 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558/O
                         net (fo=1, routed)           0.000    33.225    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_558_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412/CO[3]
                         net (fo=1, routed)           0.000    33.775    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_412_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.889 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.889    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_285_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_179_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.117 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.117    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_102_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.345 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_40/CO[2]
                         net (fo=21, routed)          0.820    35.165    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[25]
    SLICE_X53Y29         LUT3 (Prop_lut3_I0_O)        0.313    35.478 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661/O
                         net (fo=1, routed)           0.000    35.478    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_661_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527/CO[3]
                         net (fo=1, routed)           0.000    36.028    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_527_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.142    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_377_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250/CO[3]
                         net (fo=1, routed)           0.000    36.256    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_250_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148/CO[3]
                         net (fo=1, routed)           0.000    36.370    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_148_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.598 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_86/CO[2]
                         net (fo=21, routed)          0.623    37.220    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[24]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.313    37.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535/O
                         net (fo=1, routed)           0.000    37.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_535_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382/CO[3]
                         net (fo=1, routed)           0.000    38.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_382_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255/CO[3]
                         net (fo=1, routed)           0.000    38.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_255_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152/CO[3]
                         net (fo=1, routed)           0.000    38.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_152_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_87/CO[2]
                         net (fo=21, routed)          0.542    39.081    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[23]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.313    39.394 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667/O
                         net (fo=1, routed)           0.000    39.394    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_667_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.944 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537/CO[3]
                         net (fo=1, routed)           0.000    39.944    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_537_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387/CO[3]
                         net (fo=1, routed)           0.000    40.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_387_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260/CO[3]
                         net (fo=1, routed)           0.000    40.172    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_260_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.286 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156/CO[3]
                         net (fo=1, routed)           0.000    40.286    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_156_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.514 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_88/CO[2]
                         net (fo=21, routed)          0.822    41.336    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[22]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.313    41.649 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670/O
                         net (fo=1, routed)           0.000    41.649    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_670_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.182 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542/CO[3]
                         net (fo=1, routed)           0.000    42.182    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_542_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.299 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.299    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_392_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.416 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265/CO[3]
                         net (fo=1, routed)           0.000    42.416    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_265_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.533 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160/CO[3]
                         net (fo=1, routed)           0.000    42.533    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_160_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.762 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_89/CO[2]
                         net (fo=21, routed)          0.660    43.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[21]
    SLICE_X51Y36         LUT3 (Prop_lut3_I0_O)        0.310    43.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742/O
                         net (fo=1, routed)           0.000    43.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_742_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.283 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639/CO[3]
                         net (fo=1, routed)           0.000    44.283    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_639_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.397 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507/CO[3]
                         net (fo=1, routed)           0.000    44.397    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_507_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.511 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357/CO[3]
                         net (fo=1, routed)           0.000    44.511    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_357_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.625 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234/CO[3]
                         net (fo=1, routed)           0.000    44.625    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_234_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.853 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_144/CO[2]
                         net (fo=21, routed)          0.663    45.516    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[20]
    SLICE_X52Y38         LUT3 (Prop_lut3_I0_O)        0.313    45.829 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745/O
                         net (fo=1, routed)           0.000    45.829    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_745_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.379 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644/CO[3]
                         net (fo=1, routed)           0.000    46.379    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_644_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512/CO[3]
                         net (fo=1, routed)           0.000    46.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_512_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.607 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362/CO[3]
                         net (fo=1, routed)           0.000    46.607    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_362_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.721 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238/CO[3]
                         net (fo=1, routed)           0.000    46.721    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_238_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_145/CO[2]
                         net (fo=21, routed)          0.687    47.636    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[19]
    SLICE_X53Y39         LUT3 (Prop_lut3_I0_O)        0.313    47.949 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748/O
                         net (fo=1, routed)           0.000    47.949    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_748_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.499 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.499    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_649_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.613 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517/CO[3]
                         net (fo=1, routed)           0.000    48.613    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_517_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.727 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367/CO[3]
                         net (fo=1, routed)           0.000    48.727    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_367_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242/CO[3]
                         net (fo=1, routed)           0.000    48.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_242_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.069 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_146/CO[2]
                         net (fo=21, routed)          0.549    49.618    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[18]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.313    49.931 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751/O
                         net (fo=1, routed)           0.000    49.931    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_751_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.464 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654/CO[3]
                         net (fo=1, routed)           0.000    50.464    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_654_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.581 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_522_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.698 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372/CO[3]
                         net (fo=1, routed)           0.000    50.698    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_372_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.815 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246/CO[3]
                         net (fo=1, routed)           0.000    50.815    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_246_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    51.044 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_147/CO[2]
                         net (fo=21, routed)          0.487    51.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[17]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.310    51.841 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801/O
                         net (fo=1, routed)           0.000    51.841    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_801_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.391 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720/CO[3]
                         net (fo=1, routed)           0.000    52.391    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_720_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.505 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619/CO[3]
                         net (fo=1, routed)           0.000    52.505    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_619_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.619 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487/CO[3]
                         net (fo=1, routed)           0.000    52.619    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_487_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.733 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341/CO[3]
                         net (fo=1, routed)           0.000    52.733    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_341_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.961 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_230/CO[2]
                         net (fo=21, routed)          0.553    53.514    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[16]
    SLICE_X54Y46         LUT3 (Prop_lut3_I0_O)        0.313    53.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804/O
                         net (fo=1, routed)           0.000    53.827    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_804_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.360 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725/CO[3]
                         net (fo=1, routed)           0.000    54.360    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_725_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.477 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624/CO[3]
                         net (fo=1, routed)           0.000    54.477    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_624_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.594 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492/CO[3]
                         net (fo=1, routed)           0.000    54.594    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_492_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.711 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345/CO[3]
                         net (fo=1, routed)           0.001    54.712    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_345_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.941 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_231/CO[2]
                         net (fo=21, routed)          0.676    55.616    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[15]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.310    55.926 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734/O
                         net (fo=1, routed)           0.000    55.926    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_734_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629/CO[3]
                         net (fo=1, routed)           0.000    56.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_629_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497/CO[3]
                         net (fo=1, routed)           0.000    56.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_497_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349/CO[3]
                         net (fo=1, routed)           0.000    56.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_349_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.914 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_232/CO[2]
                         net (fo=21, routed)          0.609    57.523    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[14]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.313    57.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810/O
                         net (fo=1, routed)           0.000    57.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_810_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.386 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.386    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_735_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.500 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634/CO[3]
                         net (fo=1, routed)           0.000    58.500    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_634_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.614 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502/CO[3]
                         net (fo=1, routed)           0.000    58.614    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_502_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.728 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353/CO[3]
                         net (fo=1, routed)           0.000    58.728    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_353_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.956 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_233/CO[2]
                         net (fo=21, routed)          0.728    59.685    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[13]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.313    59.998 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131/O
                         net (fo=1, routed)           0.000    59.998    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_131_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.531 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109/CO[3]
                         net (fo=1, routed)           0.000    60.531    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_109_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.648 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89/CO[3]
                         net (fo=1, routed)           0.000    60.648    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_89_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.765 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.765    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_69_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.882 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.882    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_53_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.111 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_49/CO[2]
                         net (fo=21, routed)          0.673    61.784    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[12]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.310    62.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134/O
                         net (fo=1, routed)           0.000    62.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_134_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.644 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114/CO[3]
                         net (fo=1, routed)           0.000    62.644    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_114_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.758 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94/CO[3]
                         net (fo=1, routed)           0.000    62.758    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_94_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.872 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74/CO[3]
                         net (fo=1, routed)           0.000    62.872    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_74_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.986 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    62.986    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_57_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.214 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_50/CO[2]
                         net (fo=21, routed)          0.766    63.979    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[11]
    SLICE_X56Y52         LUT3 (Prop_lut3_I0_O)        0.313    64.292 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137/O
                         net (fo=1, routed)           0.000    64.292    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_137_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.825 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119/CO[3]
                         net (fo=1, routed)           0.000    64.825    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_119_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    64.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_99_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.059 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79/CO[3]
                         net (fo=1, routed)           0.000    65.059    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_79_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.176 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    65.176    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_61_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.405 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_51/CO[2]
                         net (fo=21, routed)          0.704    66.109    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[10]
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.310    66.419 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140/O
                         net (fo=1, routed)           0.000    66.419    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[14]_i_140_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.969 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124/CO[3]
                         net (fo=1, routed)           0.000    66.969    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_124_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.083 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104/CO[3]
                         net (fo=1, routed)           0.000    67.083    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_104_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.197 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84/CO[3]
                         net (fo=1, routed)           0.000    67.197    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_84_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.311 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.311    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_65_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.539 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_52/CO[2]
                         net (fo=21, routed)          0.680    68.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[9]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.313    68.532 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359/O
                         net (fo=1, routed)           0.000    68.532    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_359_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.082 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000    69.082    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_327_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90/CO[3]
                         net (fo=1, routed)           0.000    69.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_90_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.310 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76/CO[3]
                         net (fo=1, routed)           0.000    69.310    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_76_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.424 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    69.424    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_61_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.652 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_57/CO[2]
                         net (fo=21, routed)          0.581    70.233    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[8]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.313    70.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356/O
                         net (fo=1, routed)           0.000    70.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_356_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.079 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322/CO[3]
                         net (fo=1, routed)           0.000    71.079    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_322_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.196 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264/CO[3]
                         net (fo=1, routed)           0.000    71.196    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_264_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.313 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81/CO[3]
                         net (fo=1, routed)           0.000    71.313    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_81_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.430 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.430    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_65_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.659 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_58/CO[2]
                         net (fo=21, routed)          0.723    72.383    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[7]
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.310    72.693 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353/O
                         net (fo=1, routed)           0.000    72.693    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_353_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.243 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317/CO[3]
                         net (fo=1, routed)           0.000    73.243    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_317_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.357 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259/CO[3]
                         net (fo=1, routed)           0.000    73.357    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_259_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.471 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190/CO[3]
                         net (fo=1, routed)           0.000    73.471    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_190_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.585 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000    73.585    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_69_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.813 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_59/CO[2]
                         net (fo=21, routed)          0.642    74.455    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[6]
    SLICE_X55Y58         LUT3 (Prop_lut3_I0_O)        0.313    74.768 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350/O
                         net (fo=1, routed)           0.000    74.768    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_350_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.318 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000    75.318    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_312_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254/CO[3]
                         net (fo=1, routed)           0.000    75.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_254_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.546 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.000    75.546    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_185_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.660 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125/CO[3]
                         net (fo=1, routed)           0.000    75.660    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_125_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.888 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_60/CO[2]
                         net (fo=21, routed)          0.707    76.595    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[5]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.313    76.908 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347/O
                         net (fo=1, routed)           0.000    76.908    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_347_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.458 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307/CO[3]
                         net (fo=1, routed)           0.000    77.458    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_307_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.572 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           0.000    77.572    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_249_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.686 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180/CO[3]
                         net (fo=1, routed)           0.000    77.686    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_180_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.800 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    77.800    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_124_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.028 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_74/CO[2]
                         net (fo=21, routed)          0.674    78.702    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[4]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.313    79.015 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344/O
                         net (fo=1, routed)           0.000    79.015    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_344_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.565 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302/CO[3]
                         net (fo=1, routed)           0.000    79.565    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_302_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.679 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244/CO[3]
                         net (fo=1, routed)           0.000    79.679    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_244_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175/CO[3]
                         net (fo=1, routed)           0.000    79.793    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_175_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120/CO[3]
                         net (fo=1, routed)           0.000    79.907    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_120_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.135 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_75/CO[2]
                         net (fo=21, routed)          0.494    80.629    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[3]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.313    80.942 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341/O
                         net (fo=1, routed)           0.000    80.942    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_341_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.492 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297/CO[3]
                         net (fo=1, routed)           0.000    81.492    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_297_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.606 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    81.606    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_239_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.720 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    81.720    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_170_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.834 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116/CO[3]
                         net (fo=1, routed)           0.000    81.834    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_116_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.062 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_73/CO[2]
                         net (fo=22, routed)          0.683    82.745    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[2]
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.313    83.058 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338/O
                         net (fo=1, routed)           0.000    83.058    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_338_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.608 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292/CO[3]
                         net (fo=1, routed)           0.000    83.608    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_292_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.722 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234/CO[3]
                         net (fo=1, routed)           0.000    83.722    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_234_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.836 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000    83.836    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_165_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.950 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    83.950    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_111_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.178 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_70/CO[2]
                         net (fo=21, routed)          0.825    85.003    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[1]
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.313    85.316 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295/O
                         net (fo=1, routed)           0.000    85.316    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_295_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.866 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.000    85.866    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_233_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.980 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164/CO[3]
                         net (fo=1, routed)           0.000    85.980    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_164_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.094 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    86.094    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_110_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.208 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    86.208    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_69_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.365 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_33/CO[1]
                         net (fo=39, routed)          1.058    87.423    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby3[0]
    SLICE_X56Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    88.223 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    88.223    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.340 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    88.340    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_41_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    88.663 f  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[14]_i_40/O[1]
                         net (fo=39, routed)          0.900    89.564    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/obstacles_nearby2[10]
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.306    89.870 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22/O
                         net (fo=3, routed)           0.836    90.706    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[10]_i_22_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    91.102 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218/CO[3]
                         net (fo=1, routed)           0.000    91.102    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_218_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.219 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    91.219    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_163_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.534 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134/O[3]
                         net (fo=2, routed)           0.822    92.356    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_134_n_4
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.332    92.688 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80/O
                         net (fo=2, routed)           0.810    93.498    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_80_n_0
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.332    93.830 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84/O
                         net (fo=1, routed)           0.000    93.830    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_84_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    94.362 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    94.362    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_35_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.476 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.476    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_21_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    94.699 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11/O[0]
                         net (fo=2, routed)           1.011    95.710    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_11_n_7
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.293    96.003 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6/O
                         net (fo=2, routed)           0.469    96.472    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_6_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.326    96.798 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10/O
                         net (fo=1, routed)           0.000    96.798    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[2]_i_10_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.348 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.348    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[2]_i_2_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.462 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    97.462    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[6]_i_2_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    97.775 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2/O[3]
                         net (fo=7, routed)           0.862    98.637    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[10]_i_2_n_4
    SLICE_X64Y67         LUT2 (Prop_lut2_I0_O)        0.306    98.943 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476/O
                         net (fo=1, routed)           0.000    98.943    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_476_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.493 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327/CO[3]
                         net (fo=1, routed)           0.000    99.493    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_327_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.827 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207/O[1]
                         net (fo=3, routed)           0.926   100.753    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_207_n_6
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.303   101.056 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226/O
                         net (fo=1, routed)           0.000   101.056    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[28]_i_226_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.432 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134/CO[3]
                         net (fo=1, routed)           0.000   101.432    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_134_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.549 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76/CO[3]
                         net (fo=1, routed)           0.000   101.549    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_76_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.666 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27/CO[3]
                         net (fo=1, routed)           0.000   101.666    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_27_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.783 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000   101.783    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_10_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.012 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3/CO[2]
                         net (fo=30, routed)          0.784   102.796    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5_reg[28]_i_3_n_1
    SLICE_X63Y66         LUT5 (Prop_lut5_I1_O)        0.310   103.106 r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/slv_reg5[1]_i_1/O
                         net (fo=3, routed)           0.403   103.509    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/DIST_INCHES_1[1]
    SLICE_X62Y66         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.504     8.484    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y66         FDRE                                         r  design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
                         clock pessimism              0.487     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X62Y66         FDRE (Setup_fdre_C_D)       -0.031     8.866    design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg5_reg[1]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                        -103.509    
  -------------------------------------------------------------------
                         slack                                -94.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[3].pipe_reg[3][29]_srl3___i_nd_to_rdy_opt_has_pipe.i_pipe_r_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.420%)  route 0.133ns (48.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.582    -0.582    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X72Y74         FDRE                                         r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[29]/Q
                         net (fo=3, routed)           0.133    -0.308    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/m_axis_result_tdata[29]
    SLICE_X76Y74         SRL16E                                       r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[3].pipe_reg[3][29]_srl3___i_nd_to_rdy_opt_has_pipe.i_pipe_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.854    -0.819    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/aclk
    SLICE_X76Y74         SRL16E                                       r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[3].pipe_reg[3][29]_srl3___i_nd_to_rdy_opt_has_pipe.i_pipe_r_1/CLK
                         clock pessimism              0.275    -0.544    
    SLICE_X76Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.361    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[3].pipe_reg[3][29]_srl3___i_nd_to_rdy_opt_has_pipe.i_pipe_r_1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.560    -0.604    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X62Y80         FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][58]/Q
                         net (fo=1, routed)           0.108    -0.332    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][20]
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.874    -0.799    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155    -0.390    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.247%)  route 0.140ns (49.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.631    -0.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X9Y28          FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.141    -0.392 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/Q
                         net (fo=4, routed)           0.140    -0.252    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S37_in
    SLICE_X10Y29         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.905    -0.768    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X10Y29         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.272    -0.497    
    SLICE_X10Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.314    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.656%)  route 0.254ns (64.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.596    -0.568    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X72Y97         FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.254    -0.173    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/Q[2]
    SLICE_X72Y100        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.862    -0.811    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X72Y100        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.066    -0.236    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.848%)  route 0.228ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.557    -0.607    design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X54Y108        FDRE                                         r  design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[15]/Q
                         net (fo=2, routed)           0.228    -0.215    design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/Q[15]
    SLICE_X50Y107        FDRE                                         r  design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.828    -0.845    design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X50Y107        FDRE                                         r  design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[14]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.060    -0.281    design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][16]_srl7___i_nd_to_rdy_opt_has_pipe.i_pipe_r_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.553    -0.611    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/aclk
    SLICE_X47Y74         FDRE                                         r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg2_a_tdata_reg[16]/Q
                         net (fo=1, routed)           0.056    -0.414    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_numer_del/gen_has_z_tready.reg2_a_tdata_reg[31][16]
    SLICE_X46Y74         SRL16E                                       r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][16]_srl7___i_nd_to_rdy_opt_has_pipe.i_pipe_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.821    -0.852    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_numer_del/aclk
    SLICE_X46Y74         SRL16E                                       r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][16]_srl7___i_nd_to_rdy_opt_has_pipe.i_pipe_r_5/CLK
                         clock pessimism              0.254    -0.598    
    SLICE_X46Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.481    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][16]_srl7___i_nd_to_rdy_opt_has_pipe.i_pipe_r_5
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.485%)  route 0.268ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.569    -0.595    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X63Y98         FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           0.268    -0.186    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]
    SLICE_X63Y103        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.832    -0.840    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X63Y103        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X63Y103        FDRE (Hold_fdre_C_D)         0.078    -0.253    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_2/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.561    -0.603    design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/s00_axi_aclk
    SLICE_X63Y109        FDRE                                         r  design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[2]/Q
                         net (fo=3, routed)           0.125    -0.337    design_1_i/ila_2/inst/ila_core_inst/probe2[2]
    SLICE_X62Y108        SRL16E                                       r  design_1_i/ila_2/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.831    -0.841    design_1_i/ila_2/inst/ila_core_inst/clk
    SLICE_X62Y108        SRL16E                                       r  design_1_i/ila_2/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X62Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.404    design_1_i/ila_2/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.097%)  route 0.250ns (63.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.562    -0.602    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y103        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=31, routed)          0.250    -0.212    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X43Y99         FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.839    -0.834    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X43Y99         FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.046    -0.279    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.951%)  route 0.246ns (54.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.555    -0.609    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/aclk
    SLICE_X50Y78         FDRE                                         r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=3, routed)           0.246    -0.199    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/first_q[13]
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.045    -0.154 r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q[29]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.154    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[45]_0[29]
    SLICE_X54Y80         FDRE                                         r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.824    -0.849    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/aclk
    SLICE_X54Y80         FDRE                                         r  design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120    -0.225    design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y44     design_1_i/ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y44     design_1_i/ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y21     design_1_i/ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y21     design_1_i/ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21     design_1_i/ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21     design_1_i/ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y22     design_1_i/ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y22     design_1_i/ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y23     design_1_i/ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y23     design_1_i/ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y32     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y32     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y32     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y32     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y32     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y32     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y32     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y32     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y32     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y32     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       31.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.888ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 1.458ns (18.187%)  route 6.559ns (81.813%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.699    -0.841    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X4Y117         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.456    -0.385 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[6]/Q
                         net (fo=57, routed)          3.046     2.661    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_OV7725_RGB565_VGA_Config/Q[6]
    SLICE_X8Y113         LUT6 (Prop_lut6_I4_O)        0.124     2.785 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_OV7725_RGB565_VGA_Config/I2C_BIT_i_41/O
                         net (fo=1, routed)           0.689     3.474    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_OV7725_RGB565_VGA_Config/I2C_BIT_i_41_n_0
    SLICE_X8Y113         LUT5 (Prop_lut5_I0_O)        0.124     3.598 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_OV7725_RGB565_VGA_Config/I2C_BIT_i_18/O
                         net (fo=2, routed)           1.231     4.830    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/data13
    SLICE_X6Y115         LUT6 (Prop_lut6_I3_O)        0.124     4.954 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_i_29/O
                         net (fo=1, routed)           0.000     4.954    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_i_29_n_0
    SLICE_X6Y115         MUXF7 (Prop_muxf7_I0_O)      0.209     5.163 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg_i_12/O
                         net (fo=1, routed)           0.872     6.035    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg_i_12_n_0
    SLICE_X6Y120         LUT5 (Prop_lut5_I2_O)        0.297     6.332 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_i_3/O
                         net (fo=1, routed)           0.720     7.052    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_i_3_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I2_O)        0.124     7.176 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_i_1/O
                         net (fo=1, routed)           0.000     7.176    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_i_1_n_0
    SLICE_X5Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.573    38.552    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.577    39.129    
                         clock uncertainty           -0.095    39.034    
    SLICE_X5Y122         FDPE (Setup_fdpe_C_D)        0.029    39.063    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                         39.063    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                 31.888    

Slack (MET) :             34.254ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.210ns (21.398%)  route 4.445ns (78.602%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 38.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.694    -0.846    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=36, routed)          2.289     1.899    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     2.023 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.023    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2_n_0
    SLICE_X6Y123         MUXF7 (Prop_muxf7_I0_O)      0.209     2.232 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_1/O
                         net (fo=1, routed)           0.793     3.025    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SDO
    SLICE_X5Y123         LUT2 (Prop_lut2_I1_O)        0.297     3.322 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0/O
                         net (fo=7, routed)           1.363     4.685    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD
    SLICE_X4Y123         LUT6 (Prop_lut6_I1_O)        0.124     4.809 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     4.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW3_i_1_n_0
    SLICE_X4Y123         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.572    38.551    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X4Y123         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW3_reg/C
                         clock pessimism              0.577    39.128    
                         clock uncertainty           -0.095    39.033    
    SLICE_X4Y123         FDPE (Setup_fdpe_C_D)        0.029    39.062    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW3_reg
  -------------------------------------------------------------------
                         required time                         39.062    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                 34.254    

Slack (MET) :             34.306ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.210ns (21.596%)  route 4.393ns (78.404%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 38.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.694    -0.846    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=36, routed)          2.289     1.899    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     2.023 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.023    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2_n_0
    SLICE_X6Y123         MUXF7 (Prop_muxf7_I0_O)      0.209     2.232 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_1/O
                         net (fo=1, routed)           0.793     3.025    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SDO
    SLICE_X5Y123         LUT2 (Prop_lut2_I1_O)        0.297     3.322 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0/O
                         net (fo=7, routed)           1.311     4.633    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD
    SLICE_X5Y123         LUT6 (Prop_lut6_I1_O)        0.124     4.757 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW2_i_1/O
                         net (fo=1, routed)           0.000     4.757    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW2_i_1_n_0
    SLICE_X5Y123         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.572    38.551    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y123         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.577    39.128    
                         clock uncertainty           -0.095    39.033    
    SLICE_X5Y123         FDPE (Setup_fdpe_C_D)        0.029    39.062    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                         39.062    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                 34.306    

Slack (MET) :             34.364ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.210ns (21.870%)  route 4.323ns (78.130%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.694    -0.846    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=36, routed)          2.289     1.899    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     2.023 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.023    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2_n_0
    SLICE_X6Y123         MUXF7 (Prop_muxf7_I0_O)      0.209     2.232 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_1/O
                         net (fo=1, routed)           0.793     3.025    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SDO
    SLICE_X5Y123         LUT2 (Prop_lut2_I1_O)        0.297     3.322 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0/O
                         net (fo=7, routed)           1.241     4.563    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD
    SLICE_X3Y122         LUT6 (Prop_lut6_I1_O)        0.124     4.687 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     4.687    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_i_1_n_0
    SLICE_X3Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.575    38.554    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X3Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism              0.560    39.114    
                         clock uncertainty           -0.095    39.019    
    SLICE_X3Y122         FDPE (Setup_fdpe_C_D)        0.031    39.050    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                         39.050    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 34.364    

Slack (MET) :             34.613ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.210ns (22.703%)  route 4.120ns (77.297%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.694    -0.846    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=36, routed)          2.289     1.899    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     2.023 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.023    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2_n_0
    SLICE_X6Y123         MUXF7 (Prop_muxf7_I0_O)      0.209     2.232 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_1/O
                         net (fo=1, routed)           0.793     3.025    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SDO
    SLICE_X5Y123         LUT2 (Prop_lut2_I1_O)        0.297     3.322 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0/O
                         net (fo=7, routed)           1.038     4.360    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD
    SLICE_X2Y122         LUT6 (Prop_lut6_I1_O)        0.124     4.484 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     4.484    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR3_i_1_n_0
    SLICE_X2Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.575    38.554    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X2Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR3_reg/C
                         clock pessimism              0.560    39.114    
                         clock uncertainty           -0.095    39.019    
    SLICE_X2Y122         FDPE (Setup_fdpe_C_D)        0.077    39.096    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR3_reg
  -------------------------------------------------------------------
                         required time                         39.096    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                 34.613    

Slack (MET) :             34.735ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 1.178ns (22.839%)  route 3.980ns (77.161%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.695    -0.845    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X3Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=40, routed)          1.857     1.468    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg__0[3]
    SLICE_X6Y120         LUT3 (Prop_lut3_I1_O)        0.146     1.614 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_i_12/O
                         net (fo=1, routed)           0.594     2.208    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_i_12_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.328     2.536 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_i_11/O
                         net (fo=1, routed)           0.897     3.433    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_i_11_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I5_O)        0.124     3.557 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_i_5/O
                         net (fo=1, routed)           0.632     4.189    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_i_5_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I4_O)        0.124     4.313 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_i_1/O
                         net (fo=1, routed)           0.000     4.313    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_i_1_n_0
    SLICE_X5Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.573    38.552    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_reg/C
                         clock pessimism              0.560    39.112    
                         clock uncertainty           -0.095    39.017    
    SLICE_X5Y122         FDPE (Setup_fdpe_C_D)        0.031    39.048    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SCLK_reg
  -------------------------------------------------------------------
                         required time                         39.048    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                 34.735    

Slack (MET) :             34.773ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.210ns (23.632%)  route 3.910ns (76.368%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.694    -0.846    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=36, routed)          2.289     1.899    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     2.023 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.023    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2_n_0
    SLICE_X6Y123         MUXF7 (Prop_muxf7_I0_O)      0.209     2.232 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_1/O
                         net (fo=1, routed)           0.793     3.025    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SDO
    SLICE_X5Y123         LUT2 (Prop_lut2_I1_O)        0.297     3.322 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0/O
                         net (fo=7, routed)           0.828     4.150    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124     4.274 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     4.274    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW1_i_1_n_0
    SLICE_X3Y123         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.574    38.553    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X3Y123         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.560    39.113    
                         clock uncertainty           -0.095    39.018    
    SLICE_X3Y123         FDPE (Setup_fdpe_C_D)        0.029    39.047    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                         39.047    
                         arrival time                          -4.274    
  -------------------------------------------------------------------
                         slack                                 34.773    

Slack (MET) :             34.863ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 1.210ns (24.048%)  route 3.822ns (75.952%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.694    -0.846    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDCE (Prop_fdce_C_Q)         0.456    -0.390 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/Q
                         net (fo=36, routed)          2.289     1.899    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg__0[4]
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     2.023 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.023    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_2_n_0
    SLICE_X6Y123         MUXF7 (Prop_muxf7_I0_O)      0.209     2.232 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0_i_1/O
                         net (fo=1, routed)           0.793     3.025    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SDO
    SLICE_X5Y123         LUT2 (Prop_lut2_I1_O)        0.297     3.322 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD_INST_0/O
                         net (fo=7, routed)           0.740     4.062    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/OV7670_SIOD
    SLICE_X3Y122         LUT6 (Prop_lut6_I1_O)        0.124     4.186 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     4.186    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR1_i_1_n_0
    SLICE_X3Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.575    38.554    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X3Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.560    39.114    
                         clock uncertainty           -0.095    39.019    
    SLICE_X3Y122         FDPE (Setup_fdpe_C_D)        0.029    39.048    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                         39.048    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                 34.863    

Slack (MET) :             35.162ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.890ns (19.788%)  route 3.608ns (80.212%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.701    -0.839    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X2Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDCE (Prop_fdce_C_Q)         0.518    -0.321 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/Q
                         net (fo=6, routed)           0.991     0.670    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg__0[3]
    SLICE_X4Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.794 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_i_3/O
                         net (fo=1, routed)           0.416     1.210    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_i_3_n_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I2_O)        0.124     1.334 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_i_2/O
                         net (fo=7, routed)           1.130     2.464    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done1__6
    SLICE_X4Y120         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_rep[7]_i_1/O
                         net (fo=16, routed)          1.071     3.659    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_rep[7]_i_1_n_0
    SLICE_X4Y115         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.581    38.560    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X4Y115         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.095    39.025    
    SLICE_X4Y115         FDCE (Setup_fdce_C_CE)      -0.205    38.820    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]
  -------------------------------------------------------------------
                         required time                         38.820    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                 35.162    

Slack (MET) :             35.162ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.890ns (19.788%)  route 3.608ns (80.212%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.701    -0.839    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X2Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDCE (Prop_fdce_C_Q)         0.518    -0.321 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/Q
                         net (fo=6, routed)           0.991     0.670    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg__0[3]
    SLICE_X4Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.794 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_i_3/O
                         net (fo=1, routed)           0.416     1.210    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_i_3_n_0
    SLICE_X4Y117         LUT3 (Prop_lut3_I2_O)        0.124     1.334 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_i_2/O
                         net (fo=7, routed)           1.130     2.464    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done1__6
    SLICE_X4Y120         LUT5 (Prop_lut5_I0_O)        0.124     2.588 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_rep[7]_i_1/O
                         net (fo=16, routed)          1.071     3.659    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_rep[7]_i_1_n_0
    SLICE_X4Y115         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.581    38.560    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X4Y115         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[1]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.095    39.025    
    SLICE_X4Y115         FDCE (Setup_fdce_C_CE)      -0.205    38.820    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[1]
  -------------------------------------------------------------------
                         required time                         38.820    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                 35.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.592    -0.572    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X0Y117         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[7]/Q
                         net (fo=5, routed)           0.084    -0.347    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV[7]
    SLICE_X1Y117         LUT6 (Prop_lut6_I1_O)        0.045    -0.302 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV[9]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.863    -0.810    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X1Y117         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[9]/C
                         clock pessimism              0.251    -0.559    
    SLICE_X1Y117         FDCE (Hold_fdce_C_D)         0.092    -0.467    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.593    -0.571    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X2Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/Q
                         net (fo=6, routed)           0.094    -0.313    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg__0[3]
    SLICE_X3Y116         LUT5 (Prop_lut5_I3_O)        0.048    -0.265 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_rep[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.265    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_rep[4]_i_1_n_0
    SLICE_X3Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X3Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]/C
                         clock pessimism              0.251    -0.558    
    SLICE_X3Y116         FDCE (Hold_fdce_C_D)         0.101    -0.457    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.705%)  route 0.167ns (47.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X3Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[3]/Q
                         net (fo=40, routed)          0.167    -0.268    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg__0[3]
    SLICE_X5Y121         LUT6 (Prop_lut6_I1_O)        0.045    -0.223 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER[4]_i_1_n_0
    SLICE_X5Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.855    -0.817    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]/C
                         clock pessimism              0.275    -0.542    
    SLICE_X5Y121         FDCE (Hold_fdce_C_D)         0.092    -0.450    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.155%)  route 0.163ns (43.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X2Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r0_reg/Q
                         net (fo=14, routed)          0.163    -0.249    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r0
    SLICE_X2Y120         LUT4 (Prop_lut4_I2_O)        0.045    -0.204 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_i_1/O
                         net (fo=1, routed)           0.000    -0.204    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_i_1_n_0
    SLICE_X2Y120         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.860    -0.813    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X2Y120         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_reg/C
                         clock pessimism              0.252    -0.561    
    SLICE_X2Y120         FDCE (Hold_fdce_C_D)         0.120    -0.441    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.500%)  route 0.143ns (43.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.593    -0.571    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X0Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]/Q
                         net (fo=4, routed)           0.143    -0.287    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV[4]
    SLICE_X0Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.242 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV[4]_i_1_n_0
    SLICE_X0Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X0Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X0Y116         FDCE (Hold_fdce_C_D)         0.092    -0.479    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.601%)  route 0.154ns (48.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X2Y121         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r0_reg/Q
                         net (fo=14, routed)          0.154    -0.258    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r0
    SLICE_X2Y122         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.858    -0.815    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X2Y122         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r1_reg/C
                         clock pessimism              0.252    -0.563    
    SLICE_X2Y122         FDCE (Hold_fdce_C_D)         0.060    -0.503    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.628%)  route 0.154ns (45.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X3Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/Q
                         net (fo=2, routed)           0.154    -0.281    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_i_1_n_0
    SLICE_X3Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.858    -0.815    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X3Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism              0.239    -0.576    
    SLICE_X3Y122         FDPE (Hold_fdpe_C_D)         0.092    -0.484    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_GO_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.351%)  route 0.169ns (47.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.588    -0.576    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X4Y120         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_GO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_GO_reg/Q
                         net (fo=25, routed)          0.169    -0.266    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/mI2C_GO_reg
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_i_1_n_0
    SLICE_X5Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.854    -0.818    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.254    -0.564    
    SLICE_X5Y122         FDPE (Hold_fdpe_C_D)         0.091    -0.473    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_WR_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.998%)  route 0.179ns (49.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.591    -0.573    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X4Y117         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[6]/Q
                         net (fo=4, routed)           0.179    -0.253    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg__0[6]
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.045    -0.208 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_WR_i_2/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_WR4_out
    SLICE_X4Y118         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.859    -0.814    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X4Y118         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_WR_reg/C
                         clock pessimism              0.254    -0.560    
    SLICE_X4Y118         FDCE (Hold_fdce_C_D)         0.091    -0.469    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_WR_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.592    -0.572    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X1Y117         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[10]/Q
                         net (fo=3, routed)           0.167    -0.264    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV[10]
    SLICE_X1Y117         LUT4 (Prop_lut4_I3_O)        0.045    -0.219 r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV[10]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.863    -0.810    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X1Y117         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[10]/C
                         clock pessimism              0.238    -0.572    
    SLICE_X1Y117         FDCE (Hold_fdce_C_D)         0.091    -0.481    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y120     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y115     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y115     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y117     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y120     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y115     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y115     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y117     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y117     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y115     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y115     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y120     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/Config_Done_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y115     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y115     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y116     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y117     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y117     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y115     design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 1.014ns (16.897%)  route 4.987ns (83.103%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.256     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.447     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X32Y101        LUT4 (Prop_lut4_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     8.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.869     9.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429    36.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 26.414    

Slack (MET) :             26.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 1.014ns (16.897%)  route 4.987ns (83.103%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.256     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.447     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X32Y101        LUT4 (Prop_lut4_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     8.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.869     9.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429    36.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 26.414    

Slack (MET) :             26.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 1.014ns (16.897%)  route 4.987ns (83.103%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.256     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.447     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X32Y101        LUT4 (Prop_lut4_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     8.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.869     9.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429    36.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 26.414    

Slack (MET) :             26.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.014ns (17.369%)  route 4.824ns (82.631%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.279ns = ( 36.279 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.256     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.447     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X32Y101        LUT4 (Prop_lut4_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     8.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.706     9.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.518    36.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.378    36.657    
                         clock uncertainty           -0.035    36.621    
    SLICE_X33Y99         FDRE (Setup_fdre_C_R)       -0.429    36.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.192    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                 26.685    

Slack (MET) :             26.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.014ns (17.369%)  route 4.824ns (82.631%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.279ns = ( 36.279 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.256     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.447     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X32Y101        LUT4 (Prop_lut4_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     8.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.706     9.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.518    36.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.378    36.657    
                         clock uncertainty           -0.035    36.621    
    SLICE_X33Y99         FDRE (Setup_fdre_C_R)       -0.429    36.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.192    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                 26.685    

Slack (MET) :             26.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.014ns (17.369%)  route 4.824ns (82.631%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.279ns = ( 36.279 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.256     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.532 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.447     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X32Y101        LUT4 (Prop_lut4_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.574     8.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.706     9.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.518    36.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.378    36.657    
                         clock uncertainty           -0.035    36.621    
    SLICE_X33Y99         FDRE (Setup_fdre_C_R)       -0.429    36.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.192    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                 26.685    

Slack (MET) :             26.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.298ns (22.049%)  route 4.589ns (77.951%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.627     3.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.478     4.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           1.034     5.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_reg[2]
    SLICE_X32Y109        LUT4 (Prop_lut4_I0_O)        0.296     5.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_11/O
                         net (fo=1, routed)           0.939     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_reg[2]
    SLICE_X33Y103        LUT6 (Prop_lut6_I4_O)        0.124     6.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_9/O
                         net (fo=1, routed)           0.925     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in_reg[0]
    SLICE_X33Y106        LUT6 (Prop_lut6_I1_O)        0.124     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_4/O
                         net (fo=1, routed)           0.652     8.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/shift_reg_in_reg[17]
    SLICE_X33Y100        LUT6 (Prop_lut6_I2_O)        0.124     8.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.656     9.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]_0
    SLICE_X32Y100        LUT4 (Prop_lut4_I3_O)        0.152     9.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.382     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X33Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X33Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.359    36.627    
                         clock uncertainty           -0.035    36.592    
    SLICE_X33Y100        FDRE (Setup_fdre_C_D)       -0.249    36.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.343    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 26.788    

Slack (MET) :             27.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.890ns (16.084%)  route 4.644ns (83.916%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.256     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.878     8.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.124     8.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.669     9.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.205    36.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.309    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                 27.105    

Slack (MET) :             27.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.890ns (16.084%)  route 4.644ns (83.916%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.256     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.878     8.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.124     8.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.669     9.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.205    36.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.309    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                 27.105    

Slack (MET) :             27.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.890ns (16.084%)  route 4.644ns (83.916%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.256     6.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I0_O)        0.124     6.532 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.878     8.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.124     8.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.669     9.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.205    36.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.309    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                 27.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.830%)  route 0.131ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.559     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDCE (Prop_fdce_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.131     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X38Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.827     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.358     1.390    
    SLICE_X38Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.704%)  route 0.271ns (59.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.570     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/Q
                         net (fo=6, routed)           0.271     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg__0[1]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[5]_i_2/O
                         net (fo=1, routed)           0.000     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/p_0_in[5]
    SLICE_X32Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.838     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism             -0.124     1.636    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.092     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.557     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDCE (Prop_fdce_C_Q)         0.128     1.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.074     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X38Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.827     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.381     1.367    
    SLICE_X38Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.557     1.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDCE (Prop_fdce_C_Q)         0.141     1.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.827     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.380     1.369    
    SLICE_X38Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.819%)  route 0.281ns (60.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.570     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/Q
                         net (fo=7, routed)           0.281     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg__0[0]
    SLICE_X33Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_i_1/O
                         net (fo=1, routed)           0.000     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iTDO_next
    SLICE_X33Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.838     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/C
                         clock pessimism             -0.124     1.636    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.091     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.172%)  route 0.301ns (61.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.570     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/Q
                         net (fo=7, routed)           0.301     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg__0[0]
    SLICE_X32Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/p_0_in[4]
    SLICE_X32Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.838     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism             -0.124     1.636    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.107     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.830%)  route 0.131ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.559     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDCE (Prop_fdce_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.131     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X38Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.827     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.358     1.390    
    SLICE_X38Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.563     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X37Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X37Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.833     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X37Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.394     1.360    
    SLICE_X37Y112        FDCE (Hold_fdce_C_D)         0.076     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.563     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X37Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDCE (Prop_fdce_C_Q)         0.141     1.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X37Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.833     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X37Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.394     1.360    
    SLICE_X37Y112        FDCE (Hold_fdce_C_D)         0.075     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X35Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDCE (Prop_fdce_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X35Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.826     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X35Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.393     1.355    
    SLICE_X35Y119        FDCE (Hold_fdce_C_D)         0.075     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.766ns (27.010%)  route 2.070ns (72.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 20.225 - 16.667 ) 
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.077     2.077    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.173 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.819     3.992    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X14Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.518     4.510 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.782     5.293    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.417 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.665     6.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X17Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.622     6.828    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.780    18.447    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.538 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.687    20.225    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.390    20.615    
                         clock uncertainty           -0.035    20.580    
    SLICE_X17Y47         FDRE (Setup_fdre_C_CE)      -0.202    20.378    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.378    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             14.318ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.319ns  (logic 0.707ns (30.483%)  route 1.612ns (69.517%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.890 - 33.333 ) 
    Source Clock Delay      (SCD):    3.991ns = ( 20.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.077    18.744    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.840 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.459    21.117 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.601    21.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.842 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.011    22.853    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.977 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.977    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.780    35.113    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.204 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.408    37.298    
                         clock uncertainty           -0.035    37.263    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.032    37.295    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 14.318    

Slack (MET) :             14.318ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.318ns  (logic 0.707ns (30.500%)  route 1.611ns (69.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.890 - 33.333 ) 
    Source Clock Delay      (SCD):    3.991ns = ( 20.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.077    18.744    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.840 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.459    21.117 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.601    21.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.842 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.010    22.852    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y44         LUT6 (Prop_lut6_I0_O)        0.124    22.976 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.976    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.780    35.113    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.204 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.408    37.298    
                         clock uncertainty           -0.035    37.263    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.031    37.294    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.294    
                         arrival time                         -22.976    
  -------------------------------------------------------------------
                         slack                                 14.318    

Slack (MET) :             14.507ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.127ns  (logic 0.707ns (33.234%)  route 1.420ns (66.766%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.890 - 33.333 ) 
    Source Clock Delay      (SCD):    3.991ns = ( 20.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.077    18.744    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.840 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.459    21.117 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.601    21.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.842 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.819    22.661    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y45         LUT6 (Prop_lut6_I5_O)        0.124    22.785 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.785    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X18Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.780    35.113    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.204 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.408    37.298    
                         clock uncertainty           -0.035    37.263    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.029    37.292    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.292    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                 14.507    

Slack (MET) :             14.570ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.064ns  (logic 0.707ns (34.252%)  route 1.357ns (65.748%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.890 - 33.333 ) 
    Source Clock Delay      (SCD):    3.991ns = ( 20.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.077    18.744    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.840 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.459    21.117 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.601    21.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.842 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.756    22.598    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.124    22.722 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.722    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X18Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.780    35.113    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.204 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y43         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.408    37.298    
                         clock uncertainty           -0.035    37.263    
    SLICE_X18Y43         FDCE (Setup_fdce_C_D)        0.029    37.292    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.292    
                         arrival time                         -22.722    
  -------------------------------------------------------------------
                         slack                                 14.570    

Slack (MET) :             14.667ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.969ns  (logic 0.707ns (35.901%)  route 1.262ns (64.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.890 - 33.333 ) 
    Source Clock Delay      (SCD):    3.991ns = ( 20.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.077    18.744    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.840 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.459    21.117 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.601    21.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.842 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.661    22.503    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.124    22.627 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.627    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X18Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.780    35.113    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.204 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.408    37.298    
                         clock uncertainty           -0.035    37.263    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.031    37.294    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.294    
                         arrival time                         -22.627    
  -------------------------------------------------------------------
                         slack                                 14.667    

Slack (MET) :             14.708ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.928ns  (logic 0.707ns (36.668%)  route 1.221ns (63.332%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.890 - 33.333 ) 
    Source Clock Delay      (SCD):    3.991ns = ( 20.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.077    18.744    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.840 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.459    21.117 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.601    21.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.842 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.620    22.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y44         LUT5 (Prop_lut5_I0_O)        0.124    22.586 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.780    35.113    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.204 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.408    37.298    
                         clock uncertainty           -0.035    37.263    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.031    37.294    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.294    
                         arrival time                         -22.586    
  -------------------------------------------------------------------
                         slack                                 14.708    

Slack (MET) :             14.710ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.924ns  (logic 0.707ns (36.744%)  route 1.217ns (63.256%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.890 - 33.333 ) 
    Source Clock Delay      (SCD):    3.991ns = ( 20.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.077    18.744    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.840 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.459    21.117 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.601    21.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.842 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.616    22.458    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y44         LUT3 (Prop_lut3_I2_O)        0.124    22.582 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.582    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.780    35.113    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.204 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.408    37.298    
                         clock uncertainty           -0.035    37.263    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.029    37.292    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.292    
                         arrival time                         -22.582    
  -------------------------------------------------------------------
                         slack                                 14.710    

Slack (MET) :             14.762ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.918ns  (logic 0.701ns (36.546%)  route 1.217ns (63.453%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 36.890 - 33.333 ) 
    Source Clock Delay      (SCD):    3.991ns = ( 20.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.077    18.744    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.840 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.459    21.117 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.601    21.718    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.842 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.616    22.458    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y44         LUT4 (Prop_lut4_I0_O)        0.118    22.576 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.576    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.780    35.113    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.204 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.890    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y44         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.408    37.298    
                         clock uncertainty           -0.035    37.263    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.075    37.338    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.338    
                         arrival time                         -22.576    
  -------------------------------------------------------------------
                         slack                                 14.762    

Slack (MET) :             15.184ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.439ns  (logic 0.583ns (40.515%)  route 0.856ns (59.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 36.894 - 33.333 ) 
    Source Clock Delay      (SCD):    3.991ns = ( 20.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.077    18.744    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.840 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.658    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.459    21.117 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.856    21.973    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124    22.097 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.097    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]_i_1_n_0
    SLICE_X15Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.780    35.113    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.204 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.690    36.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
                         clock pessimism              0.390    37.284    
                         clock uncertainty           -0.035    37.249    
    SLICE_X15Y47         FDCE (Setup_fdce_C_D)        0.032    37.281    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.281    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                 15.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.831     0.831    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.857 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.569     1.426    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X15Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.141     1.567 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.066     1.633    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X14Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.678 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.678    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X14Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.962     0.962    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.991 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.839     1.830    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X14Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -0.391     1.439    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.121     1.560    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.831     0.831    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.857 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.567     1.424    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X15Y67         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.565 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.144     1.709    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X14Y68         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.962     0.962    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.991 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.835     1.826    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X14Y68         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.389     1.437    
    SLICE_X14Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.831     0.831    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.857 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.569     1.426    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X15Y65         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDCE (Prop_fdce_C_Q)         0.141     1.567 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/Q
                         net (fo=1, routed)           0.110     1.677    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12_n_0
    SLICE_X14Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.722 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.722    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_0
    SLICE_X14Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.962     0.962    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.991 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.839     1.830    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X14Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -0.389     1.441    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.120     1.561    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.831     0.831    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.857 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.636     1.493    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X17Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.116     1.750    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X17Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.962     0.962    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.991 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.913     1.904    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.393     1.510    
    SLICE_X17Y41         FDCE (Hold_fdce_C_D)         0.070     1.580    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.831     0.831    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.857 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.666     1.523    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y42          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.121     1.785    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X5Y42          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.962     0.962    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.991 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.943     1.934    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y42          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.397     1.536    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.078     1.614    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.831     0.831    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.857 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.663     1.520    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y36          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.112     1.773    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X6Y36          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.962     0.962    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.991 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.939     1.930    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y36          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.394     1.535    
    SLICE_X6Y36          FDCE (Hold_fdce_C_D)         0.059     1.594    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.831     0.831    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.857 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.569     1.426    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X15Y64         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.567 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.172     1.739    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X14Y63         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.962     0.962    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.991 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.839     1.830    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X14Y63         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.389     1.441    
    SLICE_X14Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.556    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.831     0.831    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.857 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.663     1.520    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y36          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.124     1.785    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X5Y35          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.962     0.962    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.991 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.939     1.930    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y35          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.394     1.535    
    SLICE_X5Y35          FDCE (Hold_fdce_C_D)         0.066     1.601    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.727%)  route 0.125ns (43.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.831     0.831    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.857 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.667     1.524    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y41          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.125     1.813    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X4Y40          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.962     0.962    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.991 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.943     1.934    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y40          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -0.371     1.562    
    SLICE_X4Y40          FDCE (Hold_fdce_C_D)         0.066     1.628    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.114%)  route 0.120ns (45.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.831     0.831    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.857 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.640     1.497    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/Q
                         net (fo=3, routed)           0.120     1.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg_n_0
    SLICE_X12Y46         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.962     0.962    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.991 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.914     1.905    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y46         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
                         clock pessimism             -0.392     1.512    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.059     1.571    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X17Y47   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y47   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y47   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y63   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y31   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y33   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y63   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y68   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y33   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y36   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y46   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.338ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.534ns  (logic 0.942ns (17.023%)  route 4.592ns (82.977%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 35.923 - 33.333 ) 
    Source Clock Delay      (SCD):    2.203ns = ( 18.870 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.203    18.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.340    19.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.049    20.259    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.152    20.411 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.667    21.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.326    21.404 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5/O
                         net (fo=3, routed)           0.813    22.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124    22.341 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.062    24.404    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y31          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.590    35.923    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y31          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.152    36.075    
                         clock uncertainty           -0.035    36.040    
    SLICE_X4Y31          FDCE (Setup_fdce_C_CE)      -0.298    35.742    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.742    
                         arrival time                         -24.404    
  -------------------------------------------------------------------
                         slack                                 11.338    

Slack (MET) :             11.510ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.355ns  (logic 0.942ns (17.591%)  route 4.413ns (82.409%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.913 - 33.333 ) 
    Source Clock Delay      (SCD):    2.203ns = ( 18.870 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.203    18.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.340    19.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.049    20.259    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.152    20.411 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.667    21.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.326    21.404 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5/O
                         net (fo=3, routed)           0.813    22.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124    22.341 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.884    24.225    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y30          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.580    35.913    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y30          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.152    36.065    
                         clock uncertainty           -0.035    36.030    
    SLICE_X2Y30          FDCE (Setup_fdce_C_CE)      -0.295    35.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.735    
                         arrival time                         -24.225    
  -------------------------------------------------------------------
                         slack                                 11.510    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.326ns  (logic 0.942ns (21.774%)  route 3.384ns (78.226%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 35.243 - 33.333 ) 
    Source Clock Delay      (SCD):    2.203ns = ( 18.870 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.203    18.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.340    19.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.049    20.259    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.152    20.411 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.667    21.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.326    21.404 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5/O
                         net (fo=3, routed)           0.813    22.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124    22.341 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.855    23.196    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X8Y37          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.910    35.243    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X8Y37          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.152    35.395    
                         clock uncertainty           -0.035    35.360    
    SLICE_X8Y37          FDCE (Setup_fdce_C_CE)      -0.295    35.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.065    
                         arrival time                         -23.196    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.894ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.182ns  (logic 0.945ns (18.235%)  route 4.237ns (81.765%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 36.114 - 33.333 ) 
    Source Clock Delay      (SCD):    2.190ns = ( 18.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.190    18.857    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.340    19.197 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.470    20.667    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.154    20.821 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=6, routed)           1.244    22.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.327    22.392 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=4, routed)           0.326    22.717    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.124    22.841 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.198    24.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X3Y31          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.781    36.114    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y31          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.152    36.266    
                         clock uncertainty           -0.035    36.231    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.298    35.933    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.933    
                         arrival time                         -24.039    
  -------------------------------------------------------------------
                         slack                                 11.894    

Slack (MET) :             11.894ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.182ns  (logic 0.945ns (18.235%)  route 4.237ns (81.765%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 36.114 - 33.333 ) 
    Source Clock Delay      (SCD):    2.190ns = ( 18.857 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.190    18.857    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.340    19.197 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.470    20.667    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.154    20.821 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=6, routed)           1.244    22.065    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.327    22.392 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=4, routed)           0.326    22.717    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X14Y45         LUT3 (Prop_lut3_I0_O)        0.124    22.841 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.198    24.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X3Y31          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.781    36.114    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y31          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.152    36.266    
                         clock uncertainty           -0.035    36.231    
    SLICE_X3Y31          FDCE (Setup_fdce_C_CE)      -0.298    35.933    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.933    
                         arrival time                         -24.039    
  -------------------------------------------------------------------
                         slack                                 11.894    

Slack (MET) :             11.968ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.695ns  (logic 0.942ns (20.062%)  route 3.753ns (79.938%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 35.714 - 33.333 ) 
    Source Clock Delay      (SCD):    2.203ns = ( 18.870 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.203    18.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.340    19.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.049    20.259    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.152    20.411 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.667    21.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.326    21.404 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5/O
                         net (fo=3, routed)           0.813    22.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124    22.341 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.224    23.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X5Y40          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.381    35.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X5Y40          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.152    35.866    
                         clock uncertainty           -0.035    35.831    
    SLICE_X5Y40          FDCE (Setup_fdce_C_CE)      -0.298    35.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.533    
                         arrival time                         -23.565    
  -------------------------------------------------------------------
                         slack                                 11.968    

Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.412ns  (logic 0.942ns (21.352%)  route 3.470ns (78.648%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.151ns = ( 35.484 - 33.333 ) 
    Source Clock Delay      (SCD):    2.203ns = ( 18.870 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.203    18.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.340    19.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.049    20.259    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.152    20.411 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.667    21.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.326    21.404 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5/O
                         net (fo=3, routed)           0.813    22.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124    22.341 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.940    23.281    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X6Y41          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.151    35.484    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y41          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.152    35.636    
                         clock uncertainty           -0.035    35.601    
    SLICE_X6Y41          FDCE (Setup_fdce_C_CE)      -0.295    35.306    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.306    
                         arrival time                         -23.281    
  -------------------------------------------------------------------
                         slack                                 12.024    

Slack (MET) :             12.049ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.210ns  (logic 0.942ns (18.079%)  route 4.268ns (81.921%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 36.311 - 33.333 ) 
    Source Clock Delay      (SCD):    2.203ns = ( 18.870 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.203    18.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.340    19.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.049    20.259    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.152    20.411 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.667    21.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.326    21.404 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5/O
                         net (fo=3, routed)           0.813    22.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124    22.341 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.739    24.080    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y30          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.978    36.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y30          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.152    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X4Y30          FDCE (Setup_fdce_C_CE)      -0.298    36.130    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.130    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                 12.049    

Slack (MET) :             12.049ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.210ns  (logic 0.942ns (18.079%)  route 4.268ns (81.921%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 36.311 - 33.333 ) 
    Source Clock Delay      (SCD):    2.203ns = ( 18.870 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.203    18.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.340    19.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.049    20.259    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.152    20.411 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.667    21.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.326    21.404 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5/O
                         net (fo=3, routed)           0.813    22.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124    22.341 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.739    24.080    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y30          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.978    36.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y30          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.152    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X4Y30          FDCE (Setup_fdce_C_CE)      -0.298    36.130    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.130    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                 12.049    

Slack (MET) :             12.049ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.210ns  (logic 0.942ns (18.079%)  route 4.268ns (81.921%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 36.311 - 33.333 ) 
    Source Clock Delay      (SCD):    2.203ns = ( 18.870 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.203    18.870    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.340    19.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.049    20.259    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I1_O)        0.152    20.411 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.667    21.078    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.326    21.404 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5/O
                         net (fo=3, routed)           0.813    22.217    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_5_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124    22.341 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.739    24.080    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y30          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.978    36.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y30          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.152    36.463    
                         clock uncertainty           -0.035    36.428    
    SLICE_X4Y30          FDCE (Setup_fdce_C_CE)      -0.298    36.130    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.130    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                 12.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.163ns (48.191%)  route 0.175ns (51.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.011     1.011    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.118     1.129 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.175     1.304    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.349 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X14Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.155     1.155    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.144     1.011    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.063     1.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.157ns (45.644%)  route 0.187ns (54.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.108     1.108    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.112     1.220 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.187     1.407    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X18Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.452 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.452    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X18Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.265     1.265    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.157     1.108    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)         0.055     1.163    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.348ns  (logic 0.157ns (45.053%)  route 0.191ns (54.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 17.793 - 16.667 ) 
    Source Clock Delay      (SCD):    0.990ns = ( 17.657 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.990    17.657    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.112    17.769 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.191    17.960    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X17Y48         LUT1 (Prop_lut1_I0_O)        0.045    18.005 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.005    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.126    17.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X17Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.136    17.657    
    SLICE_X17Y48         FDCE (Hold_fdce_C_D)         0.055    17.712    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.712    
                         arrival time                          18.005    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.201ns (53.487%)  route 0.175ns (46.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.108     1.108    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.099     1.207 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.382    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X18Y48         LUT3 (Prop_lut3_I2_O)        0.102     1.484 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.484    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X18Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.265     1.265    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.157     1.108    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)         0.071     1.179    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.601ns  (logic 0.157ns (26.103%)  route 0.444ns (73.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 17.793 - 16.667 ) 
    Source Clock Delay      (SCD):    0.823ns = ( 17.489 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.823    17.489    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y52         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDCE (Prop_fdce_C_Q)         0.112    17.601 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.161    17.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.045    17.808 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.283    18.091    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X16Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.126    17.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.087    17.706    
    SLICE_X16Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.631    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.631    
                         arrival time                          18.091    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.601ns  (logic 0.157ns (26.103%)  route 0.444ns (73.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 17.793 - 16.667 ) 
    Source Clock Delay      (SCD):    0.823ns = ( 17.489 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.823    17.489    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y52         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDCE (Prop_fdce_C_Q)         0.112    17.601 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.161    17.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.045    17.808 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.283    18.091    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X16Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.126    17.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.087    17.706    
    SLICE_X16Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.631    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.631    
                         arrival time                          18.091    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.601ns  (logic 0.157ns (26.103%)  route 0.444ns (73.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 17.793 - 16.667 ) 
    Source Clock Delay      (SCD):    0.823ns = ( 17.489 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.823    17.489    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y52         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDCE (Prop_fdce_C_Q)         0.112    17.601 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.161    17.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.045    17.808 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.283    18.091    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X16Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.126    17.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.087    17.706    
    SLICE_X16Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.631    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.631    
                         arrival time                          18.091    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.601ns  (logic 0.157ns (26.103%)  route 0.444ns (73.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 17.793 - 16.667 ) 
    Source Clock Delay      (SCD):    0.823ns = ( 17.489 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.823    17.489    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y52         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDCE (Prop_fdce_C_Q)         0.112    17.601 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.161    17.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.045    17.808 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.283    18.091    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X16Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.126    17.793    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.087    17.706    
    SLICE_X16Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.631    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.631    
                         arrival time                          18.091    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.650ns  (logic 0.157ns (24.153%)  route 0.493ns (75.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 17.758 - 16.667 ) 
    Source Clock Delay      (SCD):    0.823ns = ( 17.489 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.823    17.489    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y52         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDCE (Prop_fdce_C_Q)         0.112    17.601 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.161    17.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.045    17.808 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.332    18.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.091    17.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.087    17.671    
    SLICE_X15Y49         FDCE (Hold_fdce_C_CE)       -0.075    17.596    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.596    
                         arrival time                          18.139    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.650ns  (logic 0.157ns (24.153%)  route 0.493ns (75.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns = ( 17.758 - 16.667 ) 
    Source Clock Delay      (SCD):    0.823ns = ( 17.489 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.823    17.489    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y52         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDCE (Prop_fdce_C_Q)         0.112    17.601 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.161    17.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X15Y52         LUT5 (Prop_lut5_I3_O)        0.045    17.808 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.332    18.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.091    17.758    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.087    17.671    
    SLICE_X15Y49         FDCE (Hold_fdce_C_CE)       -0.075    17.596    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.596    
                         arrival time                          18.139    
  -------------------------------------------------------------------
                         slack                                  0.544    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X18Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X18Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X16Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X16Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X16Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X16Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y52  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y52  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X8Y37   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X18Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X18Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X18Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X18Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack      998.730ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.730ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.908%)  route 0.581ns (58.092%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.581     1.000    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X29Y92         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)       -0.270   999.730    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                998.730    

Slack (MET) :             998.860ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (48.010%)  route 0.454ns (51.990%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE                         0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.454     0.873    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y89         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y89         FDRE (Setup_fdre_C_D)       -0.267   999.733    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                998.860    

Slack (MET) :             998.979ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.156%)  route 0.472ns (50.844%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE                         0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.472     0.928    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X28Y89         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y89         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                998.979    

Slack (MET) :             999.001ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.442%)  route 0.448ns (49.558%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE                         0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.448     0.904    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X28Y88         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y88         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                999.001    

Slack (MET) :             999.002ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.505%)  route 0.447ns (49.495%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE                         0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.447     0.903    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X29Y88         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y88         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                999.002    

Slack (MET) :             999.012ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE                         0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     0.718    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X29Y89         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)       -0.270   999.730    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                999.012    

Slack (MET) :             999.012ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.958%)  route 0.439ns (49.042%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.439     0.895    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X29Y89         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                999.012    

Slack (MET) :             999.014ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.392%)  route 0.299ns (41.608%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE                         0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.299     0.718    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y90         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)       -0.268   999.732    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                999.014    

Slack (MET) :             999.129ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.824ns  (logic 0.518ns (62.851%)  route 0.306ns (37.149%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE                         0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.306     0.824    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X30Y91         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X30Y91         FDRE (Setup_fdre_C_D)       -0.047   999.953    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                999.129    

Slack (MET) :             999.300ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.607ns  (logic 0.456ns (75.132%)  route 0.151ns (24.868%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE                         0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.151     0.607    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X29Y92         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                999.300    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.718ns (32.950%)  route 1.461ns (67.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.617    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X31Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.419    -0.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X31Y116        LUT2 (Prop_lut2_I1_O)        0.299     0.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.612     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X33Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.497     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.577     9.053    
                         clock uncertainty           -0.074     8.978    
    SLICE_X33Y116        FDPE (Recov_fdpe_C_PRE)     -0.359     8.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.718ns (32.950%)  route 1.461ns (67.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.617    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X31Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.419    -0.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X31Y116        LUT2 (Prop_lut2_I1_O)        0.299     0.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.612     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X33Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.497     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.577     9.053    
                         clock uncertainty           -0.074     8.978    
    SLICE_X33Y116        FDPE (Recov_fdpe_C_PRE)     -0.359     8.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.718ns (32.950%)  route 1.461ns (67.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.617    -0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X31Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDRE (Prop_fdre_C_Q)         0.419    -0.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X31Y116        LUT2 (Prop_lut2_I1_O)        0.299     0.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.612     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X33Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.497     8.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.577     9.053    
                         clock uncertainty           -0.074     8.978    
    SLICE_X33Y116        FDPE (Recov_fdpe_C_PRE)     -0.359     8.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.456ns (21.717%)  route 1.644ns (78.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.624    -0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.644     1.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.500     8.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.560     9.039    
                         clock uncertainty           -0.074     8.964    
    SLICE_X31Y112        FDCE (Recov_fdce_C_CLR)     -0.405     8.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.456ns (21.717%)  route 1.644ns (78.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.624    -0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.644     1.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.500     8.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.560     9.039    
                         clock uncertainty           -0.074     8.964    
    SLICE_X31Y112        FDCE (Recov_fdce_C_CLR)     -0.405     8.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.718ns (34.919%)  route 1.338ns (65.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.620    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.299     0.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.490     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.501     8.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.577     9.057    
                         clock uncertainty           -0.074     8.982    
    SLICE_X31Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.718ns (34.919%)  route 1.338ns (65.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.620    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.299     0.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.490     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.501     8.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.577     9.057    
                         clock uncertainty           -0.074     8.982    
    SLICE_X31Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.718ns (34.919%)  route 1.338ns (65.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.620    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.299     0.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.490     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.501     8.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.577     9.057    
                         clock uncertainty           -0.074     8.982    
    SLICE_X31Y111        FDPE (Recov_fdpe_C_PRE)     -0.359     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.569%)  route 1.479ns (76.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.624    -0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.479     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.577     9.058    
                         clock uncertainty           -0.074     8.983    
    SLICE_X35Y107        FDCE (Recov_fdce_C_CLR)     -0.405     8.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.456ns (23.569%)  route 1.479ns (76.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.624    -0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.479     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y107        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism              0.577     9.058    
                         clock uncertainty           -0.074     8.983    
    SLICE_X35Y107        FDCE (Recov_fdce_C_CLR)     -0.405     8.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  7.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.398%)  route 0.133ns (48.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.133    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X38Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X38Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.275    -0.565    
    SLICE_X38Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.180%)  route 0.193ns (57.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.193    -0.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.828    -0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X34Y116        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.561    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.189    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X29Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.275    -0.567    
    SLICE_X29Y113        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.561    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X31Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.189    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X29Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.275    -0.567    
    SLICE_X29Y113        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.952%)  route 0.177ns (58.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDPE (Prop_fdpe_C_Q)         0.128    -0.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.177    -0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.275    -0.567    
    SLICE_X30Y113        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.952%)  route 0.177ns (58.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.561    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y116        FDPE (Prop_fdpe_C_Q)         0.128    -0.475 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.177    -0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X30Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.829    -0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.275    -0.569    
    SLICE_X30Y116        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.310%)  route 0.185ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.185    -0.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X31Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X31Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.310%)  route 0.185ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.185    -0.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X31Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X31Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X31Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.743%)  route 0.189ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.189    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X36Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.834    -0.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X36Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.251    -0.588    
    SLICE_X36Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.516%)  route 0.199ns (58.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.564    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.199    -0.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=9520, routed)        0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X35Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       36.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.389ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.456ns (14.602%)  route 2.667ns (85.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.704    -0.836    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          2.667     2.287    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/o
    SLICE_X3Y123         FDPE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.574    38.553    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X3Y123         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW1_reg/C
                         clock pessimism              0.576    39.129    
                         clock uncertainty           -0.095    39.034    
    SLICE_X3Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    38.675    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW1_reg
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                 36.389    

Slack (MET) :             36.506ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW3_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.456ns (15.263%)  route 2.532ns (84.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 38.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.704    -0.836    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          2.532     2.151    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/o
    SLICE_X4Y123         FDPE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.572    38.551    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X4Y123         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW3_reg/C
                         clock pessimism              0.560    39.111    
                         clock uncertainty           -0.095    39.016    
    SLICE_X4Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    38.657    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW3_reg
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 36.506    

Slack (MET) :             36.510ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.456ns (15.286%)  route 2.527ns (84.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 38.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.704    -0.836    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          2.527     2.147    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/o
    SLICE_X5Y123         FDPE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.572    38.551    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y123         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW2_reg/C
                         clock pessimism              0.560    39.111    
                         clock uncertainty           -0.095    39.016    
    SLICE_X5Y123         FDPE (Recov_fdpe_C_PRE)     -0.359    38.657    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKW2_reg
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 36.510    

Slack (MET) :             36.545ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r1_reg/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.456ns (15.377%)  route 2.509ns (84.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.704    -0.836    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          2.509     2.129    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X2Y122         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.575    38.554    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X2Y122         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r1_reg/C
                         clock pessimism              0.576    39.130    
                         clock uncertainty           -0.095    39.035    
    SLICE_X2Y122         FDCE (Recov_fdce_C_CLR)     -0.361    38.674    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/i2c_en_r1_reg
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 36.545    

Slack (MET) :             36.545ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR3_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.456ns (15.377%)  route 2.509ns (84.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.704    -0.836    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          2.509     2.129    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/o
    SLICE_X2Y122         FDPE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.575    38.554    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X2Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR3_reg/C
                         clock pessimism              0.576    39.130    
                         clock uncertainty           -0.095    39.035    
    SLICE_X2Y122         FDPE (Recov_fdpe_C_PRE)     -0.361    38.674    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR3_reg
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 36.545    

Slack (MET) :             36.547ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.456ns (15.377%)  route 2.509ns (84.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.704    -0.836    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          2.509     2.129    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/o
    SLICE_X3Y122         FDPE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.575    38.554    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X3Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR1_reg/C
                         clock pessimism              0.576    39.130    
                         clock uncertainty           -0.095    39.035    
    SLICE_X3Y122         FDPE (Recov_fdpe_C_PRE)     -0.359    38.676    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR1_reg
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 36.547    

Slack (MET) :             36.547ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.456ns (15.377%)  route 2.509ns (84.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.704    -0.836    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          2.509     2.129    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/o
    SLICE_X3Y122         FDPE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.575    38.554    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X3Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg/C
                         clock pessimism              0.576    39.130    
                         clock uncertainty           -0.095    39.035    
    SLICE_X3Y122         FDPE (Recov_fdpe_C_PRE)     -0.359    38.676    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/ACKR2_reg
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 36.547    

Slack (MET) :             36.607ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mSetup_ST_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.456ns (16.047%)  route 2.386ns (83.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.704    -0.836    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          2.386     2.006    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X4Y122         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mSetup_ST_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.573    38.552    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X4Y122         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mSetup_ST_reg[0]/C
                         clock pessimism              0.560    39.112    
                         clock uncertainty           -0.095    39.017    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    38.612    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mSetup_ST_reg[0]
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                 36.607    

Slack (MET) :             36.607ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mSetup_ST_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.456ns (16.047%)  route 2.386ns (83.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.704    -0.836    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          2.386     2.006    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X4Y122         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mSetup_ST_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.573    38.552    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X4Y122         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mSetup_ST_reg[1]/C
                         clock pessimism              0.560    39.112    
                         clock uncertainty           -0.095    39.017    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    38.612    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mSetup_ST_reg[1]
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                 36.607    

Slack (MET) :             36.657ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@40.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.456ns (16.071%)  route 2.381ns (83.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 38.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.704    -0.836    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456    -0.380 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          2.381     2.001    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/o
    SLICE_X5Y122         FDPE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          1.573    38.552    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/config_clk25
    SLICE_X5Y122         FDPE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg/C
                         clock pessimism              0.560    39.112    
                         clock uncertainty           -0.095    39.017    
    SLICE_X5Y122         FDPE (Recov_fdpe_C_PRE)     -0.359    38.658    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/I2C_BIT_reg
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                          -2.001    
  -------------------------------------------------------------------
                         slack                                 36.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.240%)  route 0.325ns (69.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.594    -0.570    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          0.325    -0.104    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X0Y116         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X0Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[2]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y116         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.240%)  route 0.325ns (69.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.594    -0.570    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          0.325    -0.104    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X0Y116         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X0Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[3]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y116         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[3]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.240%)  route 0.325ns (69.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.594    -0.570    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          0.325    -0.104    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X0Y116         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X0Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y116         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.240%)  route 0.325ns (69.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.594    -0.570    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          0.325    -0.104    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X0Y116         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X0Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[5]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y116         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/mI2C_CLK_DIV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.028%)  route 0.446ns (75.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.594    -0.570    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          0.446     0.017    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X2Y116         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X2Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X2Y116         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.028%)  route 0.446ns (75.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.594    -0.570    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          0.446     0.017    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X3Y116         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X3Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y116         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.028%)  route 0.446ns (75.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.594    -0.570    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          0.446     0.017    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X3Y116         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X3Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[3]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y116         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.028%)  route 0.446ns (75.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.594    -0.570    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          0.446     0.017    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X3Y116         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X3Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[4]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y116         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[7]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.028%)  route 0.446ns (75.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.594    -0.570    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          0.446     0.017    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X3Y116         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.864    -0.809    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X3Y116         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[7]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y116         FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.974%)  route 0.501ns (78.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.594    -0.570    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/config_clk25
    SLICE_X1Y113         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o_reg/Q
                         net (fo=50, routed)          0.501     0.071    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/o
    SLICE_X4Y115         FDCE                                         f  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=76, routed)          0.861    -0.811    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/config_clk25
    SLICE_X4Y115         FDCE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X4Y115         FDCE (Remov_fdce_C_CLR)     -0.092    -0.628    design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.700    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.890ns (17.889%)  route 4.085ns (82.111%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.773     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.543     7.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X30Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.928     8.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X31Y101        FDCE (Recov_fdce_C_CLR)     -0.405    36.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 27.464    

Slack (MET) :             27.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.890ns (17.889%)  route 4.085ns (82.111%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.773     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.543     7.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X30Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.928     8.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X31Y101        FDCE (Recov_fdce_C_CLR)     -0.405    36.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 27.464    

Slack (MET) :             27.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.890ns (17.889%)  route 4.085ns (82.111%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.773     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.543     7.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X30Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.928     8.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X31Y101        FDCE (Recov_fdce_C_CLR)     -0.405    36.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 27.464    

Slack (MET) :             27.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.890ns (17.889%)  route 4.085ns (82.111%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.773     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.543     7.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X30Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.928     8.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X31Y101        FDCE (Recov_fdce_C_CLR)     -0.405    36.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 27.464    

Slack (MET) :             27.550ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.890ns (17.889%)  route 4.085ns (82.111%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.773     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.543     7.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X30Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.928     8.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X30Y101        FDCE (Recov_fdce_C_CLR)     -0.319    36.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.195    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 27.550    

Slack (MET) :             27.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.890ns (19.039%)  route 3.785ns (80.961%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.773     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.543     7.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X30Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.628     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    36.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 27.764    

Slack (MET) :             27.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.890ns (19.039%)  route 3.785ns (80.961%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.773     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.543     7.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X30Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.628     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    36.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 27.764    

Slack (MET) :             27.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.890ns (19.039%)  route 3.785ns (80.961%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.773     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.543     7.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X30Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.628     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    36.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 27.764    

Slack (MET) :             27.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.890ns (19.039%)  route 3.785ns (80.961%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.773     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.543     7.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X30Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.628     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    36.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 27.764    

Slack (MET) :             27.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.890ns (19.039%)  route 3.785ns (80.961%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.670ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.628     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     4.188 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.840     5.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.124     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.773     5.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.543     7.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X30Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.628     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X32Y101        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y101        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.281    36.549    
                         clock uncertainty           -0.035    36.514    
    SLICE_X32Y101        FDCE (Recov_fdce_C_CLR)     -0.405    36.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.109    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 27.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.366%)  route 0.128ns (47.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X33Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X34Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.826     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X34Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.358     1.389    
    SLICE_X34Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.366%)  route 0.128ns (47.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X33Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X34Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.826     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X34Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.358     1.389    
    SLICE_X34Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.366%)  route 0.128ns (47.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X33Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X34Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.826     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X34Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.358     1.389    
    SLICE_X34Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.366%)  route 0.128ns (47.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X33Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X34Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.826     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X34Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.358     1.389    
    SLICE_X34Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.366%)  route 0.128ns (47.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X33Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X34Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.826     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X34Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.358     1.389    
    SLICE_X34Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.366%)  route 0.128ns (47.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X33Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X34Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.826     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X34Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.358     1.389    
    SLICE_X34Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.724%)  route 0.148ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.562     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDPE (Prop_fdpe_C_Q)         0.141     1.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.148     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.831     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.358     1.394    
    SLICE_X38Y114        FDCE (Remov_fdce_C_CLR)     -0.067     1.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.724%)  route 0.148ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.562     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDPE (Prop_fdpe_C_Q)         0.141     1.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.148     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.831     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X38Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.358     1.394    
    SLICE_X38Y114        FDPE (Remov_fdpe_C_PRE)     -0.071     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.366%)  route 0.128ns (47.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X33Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X35Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.826     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X35Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.358     1.389    
    SLICE_X35Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.366%)  route 0.128ns (47.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X33Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.496 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X35Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.826     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X35Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.358     1.389    
    SLICE_X35Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.638ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.304ns  (logic 0.518ns (39.732%)  route 0.786ns (60.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93                                      0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.786     1.304    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X34Y93         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)       -0.058     9.942    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.081ns  (logic 0.478ns (44.229%)  route 0.603ns (55.771%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91                                      0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.603     1.081    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X32Y91         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y91         FDRE (Setup_fdre_C_D)       -0.265     9.735    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.819ns  (logic 0.478ns (58.330%)  route 0.341ns (41.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93                                      0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.341     0.819    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X31Y93         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)       -0.264     9.736    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.935ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.970ns  (logic 0.518ns (53.419%)  route 0.452ns (46.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91                                      0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.452     0.970    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X32Y91         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y91         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  8.935    

Slack (MET) :             8.945ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.518ns (51.405%)  route 0.490ns (48.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93                                      0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.490     1.008    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X30Y94         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.945    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.784ns  (logic 0.478ns (60.956%)  route 0.306ns (39.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93                                      0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.306     0.784    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X30Y94         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)       -0.222     9.778    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  8.994    

Slack (MET) :             8.996ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.785ns  (logic 0.478ns (60.904%)  route 0.307ns (39.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91                                      0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.307     0.785    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y92         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y92         FDRE (Setup_fdre_C_D)       -0.219     9.781    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  8.996    

Slack (MET) :             9.002ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.498%)  route 0.447ns (49.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93                                      0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.447     0.903    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X28Y94         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y94         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  9.002    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.813ns  (logic 0.518ns (63.701%)  route 0.295ns (36.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93                                      0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.295     0.813    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X31Y93         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.129ns  (required time - arrival time)
  Source:                 design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.824ns  (logic 0.518ns (62.851%)  route 0.306ns (37.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91                                      0.000     0.000 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.306     0.824    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X30Y92         FDRE                                         r  design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y92         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  9.129    





