# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do mb_rtu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/11_modbus_rtu/rtl {H:/FPGA/cyclone source/11_modbus_rtu/rtl/crc16_d8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Aug 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/11_modbus_rtu/rtl" H:/FPGA/cyclone source/11_modbus_rtu/rtl/crc16_d8.v 
# -- Compiling module crc16_d8
# 
# Top level modules:
# 	crc16_d8
# End time: 15:05:14 on Aug 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/11_modbus_rtu/rtl {H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Aug 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/11_modbus_rtu/rtl" H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v 
# -- Compiling module mb_rtu
# 
# Top level modules:
# 	mb_rtu
# End time: 15:05:14 on Aug 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/11_modbus_rtu/rtl {H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Aug 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/11_modbus_rtu/rtl" H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:05:14 on Aug 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/11_modbus_rtu/prj/ip {H:/FPGA/cyclone source/11_modbus_rtu/prj/ip/ex_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Aug 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/11_modbus_rtu/prj/ip" H:/FPGA/cyclone source/11_modbus_rtu/prj/ip/ex_data.v 
# -- Compiling module ex_data
# 
# Top level modules:
# 	ex_data
# End time: 15:05:14 on Aug 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/11_modbus_rtu/prj/../testbench {H:/FPGA/cyclone source/11_modbus_rtu/prj/../testbench/mb_rtu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Aug 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/11_modbus_rtu/prj/../testbench" H:/FPGA/cyclone source/11_modbus_rtu/prj/../testbench/mb_rtu_tb.v 
# -- Compiling module mb_rtu_tb
# 
# Top level modules:
# 	mb_rtu_tb
# End time: 15:05:14 on Aug 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/11_modbus_rtu/prj/../rtl {H:/FPGA/cyclone source/11_modbus_rtu/prj/../rtl/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Aug 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/11_modbus_rtu/prj/../rtl" H:/FPGA/cyclone source/11_modbus_rtu/prj/../rtl/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 15:05:14 on Aug 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  mb_rtu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" mb_rtu_tb 
# Start time: 15:05:14 on Aug 31,2023
# Loading work.mb_rtu_tb
# Loading work.mb_rtu
# Loading work.crc16_d8
# Loading work.uart_rx
# Loading work.ex_data
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.uart_tx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : H:/FPGA/cyclone source/11_modbus_rtu/prj/../testbench/mb_rtu_tb.v(87)
#    Time: 1472820 ns  Iteration: 0  Instance: /mb_rtu_tb
# Break in Module mb_rtu_tb at H:/FPGA/cyclone source/11_modbus_rtu/prj/../testbench/mb_rtu_tb.v line 87
# End time: 18:31:28 on Aug 31,2023, Elapsed time: 3:26:14
# Errors: 0, Warnings: 0
