// Seed: 3952318821
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output supply1 id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire [1 : ""] id_9, id_10, id_11, id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_2 = 32'd19
) (
    _id_1
);
  inout wire _id_1;
  wire _id_2[-1 'h0 : id_1], id_3, id_4, id_5;
  assign id_4 = -1;
  assign id_5 = id_2;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4,
      id_5,
      id_5
  );
  logic [7:0][id_2] id_6;
  ;
endmodule
