

================================================================
== Synthesis Summary Report of 'FIR_HLS'
================================================================
+ General Information: 
    * Date:           Tue Nov  4 00:15:18 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        FIR_v5
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+
    |                    Modules                    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |           |     |
    |                    & Loops                    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |    LUT    | URAM|
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+
    |+ FIR_HLS                                      |     -|  1.43|      132|  1.320e+03|         -|      133|     -|        no|   3 (1%)|  9 (~0%)|  1034 (~0%)|  1561 (1%)|    -|
    | + FIR_filtertest_2                            |     -|  2.55|       10|    100.000|         -|       10|     -|        no|        -|  2 (~0%)|    60 (~0%)|  235 (~0%)|    -|
    |  + FIR_filtertest_2_Pipeline_VITIS_LOOP_83_1  |     -|  2.55|        6|     60.000|         -|        6|     -|        no|        -|  1 (~0%)|    39 (~0%)|  111 (~0%)|    -|
    |   o VITIS_LOOP_83_1                           |     -|  7.30|        4|     40.000|         2|        1|     4|       yes|        -|        -|           -|          -|    -|
    | + FIR_HLS_Pipeline_VITIS_LOOP_65_1            |     -|  1.69|        7|     70.000|         -|        7|     -|        no|        -|  2 (~0%)|    52 (~0%)|  163 (~0%)|    -|
    |  o VITIS_LOOP_65_1                            |     -|  7.30|        5|     50.000|         2|        1|     5|       yes|        -|        -|           -|          -|    -|
    | + FIR_HLS_Pipeline_VITIS_LOOP_69_2            |     -|  5.77|        6|     60.000|         -|        6|     -|        no|        -|        -|     8 (~0%)|   67 (~0%)|    -|
    |  o VITIS_LOOP_69_2                            |     -|  7.30|        4|     40.000|         2|        1|     4|       yes|        -|        -|           -|          -|    -|
    | + FIR_HLS_Pipeline_VITIS_LOOP_83_1            |     -|  2.55|        7|     70.000|         -|        7|     -|        no|        -|  1 (~0%)|    39 (~0%)|  112 (~0%)|    -|
    |  o VITIS_LOOP_83_1                            |     -|  7.30|        5|     50.000|         2|        1|     5|       yes|        -|        -|           -|          -|    -|
    | + FIR_HLS_Pipeline_VITIS_LOOP_83_11           |     -|  1.43|      118|  1.180e+03|         -|      118|     -|        no|  1 (~0%)|  1 (~0%)|    48 (~0%)|  124 (~0%)|    -|
    |  o VITIS_LOOP_83_1                            |     -|  7.30|      116|  1.160e+03|         2|        1|   116|       yes|        -|        -|           -|          -|    -|
    | + FIR_HLS_Pipeline_VITIS_LOOP_83_12           |     -|  2.55|        7|     70.000|         -|        7|     -|        no|        -|  1 (~0%)|    39 (~0%)|  112 (~0%)|    -|
    |  o VITIS_LOOP_83_1                            |     -|  7.30|        5|     50.000|         2|        1|     5|       yes|        -|        -|           -|          -|    -|
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| input_r   | in        | both          | 16    | 1      | 1      |
| output_r  | out       | both          | 16    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------------------+
| Argument | Direction | Datatype                                        |
+----------+-----------+-------------------------------------------------+
| input    | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| output   | out       | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
+----------+-----------+-------------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | input_r      | interface |
| output   | output_r     | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------+-----+--------+-------------+-------+-----------+---------+
| Name                                          | DSP | Pragma | Variable    | Op    | Impl      | Latency |
+-----------------------------------------------+-----+--------+-------------+-------+-----------+---------+
| + FIR_HLS                                     | 9   |        |             |       |           |         |
|   mac_muladd_16s_9ns_32s_32_4_1_U31           | 1   |        | mul_ln81    | mul   | dsp_slice | 3       |
|   mac_muladd_16s_9ns_32s_32_4_1_U31           | 1   |        | sext_ln81_2 | sext  | dsp_slice | 3       |
|   mac_muladd_16s_9ns_32s_32_4_1_U31           | 1   |        | add_ln81_1  | add   | dsp_slice | 3       |
|   add_ln24_1_fu_327_p2                        |     |        | add_ln24_1  | add   | fabric    | 0       |
|   sub_ln81_fu_360_p2                          |     |        | sub_ln81    | sub   | fabric    | 0       |
|   add_ln81_fu_370_p2                          |     |        | add_ln81    | add   | fabric    | 0       |
|   mac_muladd_16s_9ns_30s_30_4_1_U32           | 1   |        | mul_ln81_1  | mul   | dsp_slice | 3       |
|   mac_muladd_16s_9ns_30s_30_4_1_U32           | 1   |        | sext_ln81_6 | sext  | dsp_slice | 3       |
|   mac_muladd_16s_9ns_30s_30_4_1_U32           | 1   |        | add_ln81_2  | add   | dsp_slice | 3       |
|  + FIR_filtertest_2                           | 2   |        |             |       |           |         |
|    mul_15s_16s_31_1_1_U6                      | 1   |        | mul_ln81    | mul   | auto      | 0       |
|    add_ln81_fu_87_p2                          |     |        | add_ln81    | add   | fabric    | 0       |
|   + FIR_filtertest_2_Pipeline_VITIS_LOOP_83_1 | 1   |        |             |       |           |         |
|     icmp_ln83_fu_98_p2                        |     |        | icmp_ln83   | seteq | auto      | 0       |
|     mul_16s_15s_31_1_1_U1                     | 1   |        | mul_ln84    | mul   | auto      | 0       |
|     add_ln84_fu_142_p2                        |     |        | add_ln84    | add   | fabric    | 0       |
|     add_ln84_1_fu_149_p2                      |     |        | add_ln84_1  | add   | fabric    | 0       |
|     add_ln83_fu_114_p2                        |     |        | add_ln83    | add   | fabric    | 0       |
|  + FIR_HLS_Pipeline_VITIS_LOOP_65_1           | 2   |        |             |       |           |         |
|    icmp_ln65_fu_121_p2                        |     |        | icmp_ln65   | seteq | auto      | 0       |
|    add_ln65_fu_127_p2                         |     |        | add_ln65    | add   | fabric    | 0       |
|    sub_ln66_fu_138_p2                         |     |        | sub_ln66    | sub   | fabric    | 0       |
|    mul_32s_15s_46_1_1_U11                     | 2   |        | mul_ln66    | mul   | auto      | 0       |
|    add_ln66_fu_179_p2                         |     |        | add_ln66    | add   | fabric    | 0       |
|  + FIR_HLS_Pipeline_VITIS_LOOP_69_2           | 0   |        |             |       |           |         |
|    icmp_ln69_fu_66_p2                         |     |        | icmp_ln69   | seteq | auto      | 0       |
|    add_ln70_fu_92_p2                          |     |        | add_ln70    | add   | fabric    | 0       |
|    add_ln69_fu_81_p2                          |     |        | add_ln69    | add   | fabric    | 0       |
|  + FIR_HLS_Pipeline_VITIS_LOOP_83_1           | 1   |        |             |       |           |         |
|    icmp_ln83_fu_98_p2                         |     |        | icmp_ln83   | seteq | auto      | 0       |
|    mul_16s_14s_30_1_1_U17                     | 1   |        | mul_ln84    | mul   | auto      | 0       |
|    add_ln84_2_fu_142_p2                       |     |        | add_ln84_2  | add   | fabric    | 0       |
|    add_ln84_fu_149_p2                         |     |        | add_ln84    | add   | fabric    | 0       |
|    add_ln83_fu_110_p2                         |     |        | add_ln83    | add   | fabric    | 0       |
|  + FIR_HLS_Pipeline_VITIS_LOOP_83_11          | 1   |        |             |       |           |         |
|    icmp_ln83_fu_98_p2                         |     |        | icmp_ln83   | seteq | auto      | 0       |
|    mul_16s_16s_31_1_1_U22                     | 1   |        | mul_ln84    | mul   | auto      | 0       |
|    add_ln84_fu_138_p2                         |     |        | add_ln84    | add   | fabric    | 0       |
|    add_ln84_3_fu_145_p2                       |     |        | add_ln84_3  | add   | fabric    | 0       |
|    add_ln83_fu_110_p2                         |     |        | add_ln83    | add   | fabric    | 0       |
|  + FIR_HLS_Pipeline_VITIS_LOOP_83_12          | 1   |        |             |       |           |         |
|    icmp_ln83_fu_98_p2                         |     |        | icmp_ln83   | seteq | auto      | 0       |
|    mul_16s_14s_30_1_1_U27                     | 1   |        | mul_ln84    | mul   | auto      | 0       |
|    add_ln84_fu_142_p2                         |     |        | add_ln84    | add   | fabric    | 0       |
|    add_ln84_2_fu_149_p2                       |     |        | add_ln84_2  | add   | fabric    | 0       |
|    add_ln83_fu_110_p2                         |     |        | add_ln83    | add   | fabric    | 0       |
+-----------------------------------------------+-----+--------+-------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+--------------------------------------+--------+------+------+------+--------+---------------------+------+---------+------------------+
| Name                                 | Usage  | Type | BRAM | URAM | Pragma | Variable            | Impl | Latency | Bitwidth, Depth, |
|                                      |        |      |      |      |        |                     |      |         | Banks            |
+--------------------------------------+--------+------+------+------+--------+---------------------+------+---------+------------------+
| + FIR_HLS                            |        |      | 3    | 0    |        |                     |      |         |                  |
|   b_FIR_dec_int_40_U                 | rom_1p |      |      |      |        | b_FIR_dec_int_40    | auto | 1       | 14, 6, 1         |
|   H_filter_FIR_dec_40_U              | ram_2p |      |      |      |        | H_filter_FIR_dec_40 | auto | 1       | 32, 6, 1         |
|   H_filter_FIR_kernel_U              | ram_2p |      | 2    |      |        | H_filter_FIR_kernel | auto | 1       | 32, 117, 1       |
|   H_filter_FIR_int_40_U              | ram_2p |      |      |      |        | H_filter_FIR_int_40 | auto | 1       | 32, 6, 1         |
|   H_filter_FIR_dec_43_U              | ram_2p |      |      |      |        | H_filter_FIR_dec_43 | auto | 1       | 32, 5, 1         |
|   b_FIR_dec_int_43_U                 | rom_1p |      |      |      |        | b_FIR_dec_int_43    | auto | 1       | 15, 5, 1         |
|   H_filter_FIR_int_41_U              | ram_2p |      |      |      |        | H_filter_FIR_int_41 | auto | 1       | 32, 5, 1         |
|   b_FIR_dec_int_41_U                 | rom_1p |      |      |      |        | b_FIR_dec_int_41    | auto | 1       | 15, 5, 1         |
|   H_filter_FIR_dec_42_U              | ram_2p |      |      |      |        | H_filter_FIR_dec_42 | auto | 1       | 32, 5, 1         |
|   b_FIR_dec_int_42_U                 | rom_1p |      |      |      |        | b_FIR_dec_int_42    | auto | 1       | 15, 5, 1         |
|   H_filter_FIR_int_42_U              | ram_2p |      |      |      |        | H_filter_FIR_int_42 | auto | 1       | 32, 5, 1         |
|   H_filter_FIR_dec_41_U              | ram_2p |      |      |      |        | H_filter_FIR_dec_41 | auto | 1       | 32, 5, 1         |
|   H_filter_FIR_int_43_U              | ram_2p |      |      |      |        | H_filter_FIR_int_43 | auto | 1       | 32, 5, 1         |
|  + FIR_HLS_Pipeline_VITIS_LOOP_83_11 |        |      | 1    | 0    |        |                     |      |         |                  |
|    b_FIR_kernel_U                    | rom_1p |      | 1    |      |        | b_FIR_kernel        | auto | 1       | 16, 117, 1       |
+--------------------------------------+--------+------+------+------+--------+---------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+-----------------------------------+
| Type      | Options                       | Location                          |
+-----------+-------------------------------+-----------------------------------+
| interface | mode=axis port=input          | FIR_HLS.cpp:14 in fir_hls, input  |
| interface | mode=axis port=output         | FIR_HLS.cpp:15 in fir_hls, output |
| interface | mode=ap_ctrl_none port=return | FIR_HLS.cpp:16 in fir_hls, return |
+-----------+-------------------------------+-----------------------------------+


