INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:21:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 buffer6/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer4/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 2.072ns (28.670%)  route 5.155ns (71.330%))
  Logic Levels:           22  (CARRY4=12 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1488, unset)         0.508     0.508    buffer6/clk
                         FDRE                                         r  buffer6/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer6/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer9/control/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.282 f  buffer9/control/minusOp_carry_i_99/O
                         net (fo=2, unplaced)         0.388     1.670    cmpi1/buffer9_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.713 r  cmpi1/minusOp_carry_i_71/O
                         net (fo=1, unplaced)         0.459     2.172    cmpi1/minusOp_carry_i_71_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.417 r  cmpi1/minusOp_carry_i_44/CO[3]
                         net (fo=1, unplaced)         0.007     2.424    cmpi1/minusOp_carry_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.474 r  cmpi1/minusOp_carry_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.474    cmpi1/minusOp_carry_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.524 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.524    cmpi1/minusOp_carry_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.574 r  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=42, unplaced)        0.666     3.240    buffer20/fifo/result[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     3.283 f  buffer20/fifo/dataReg[0]_i_3__0/O
                         net (fo=5, unplaced)         0.272     3.555    control_merge2/tehb/control/dataReg_reg[0]_1
                         LUT6 (Prop_lut6_I4_O)        0.043     3.598 f  control_merge2/tehb/control/fullReg_i_5__2/O
                         net (fo=18, unplaced)        0.301     3.899    control_merge2/tehb/control/fullReg_reg_1
                         LUT5 (Prop_lut5_I2_O)        0.043     3.942 r  control_merge2/tehb/control/fullReg_i_3__1/O
                         net (fo=102, unplaced)       0.344     4.286    control_merge2/tehb/control/transmitValue_reg_7
                         LUT6 (Prop_lut6_I2_O)        0.043     4.329 r  control_merge2/tehb/control/outs[2]_i_1__2/O
                         net (fo=2, unplaced)         0.470     4.799    addi19/D[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.044 r  addi19/dataReg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     5.051    addi19/dataReg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.101 r  addi19/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.101    addi19/dataReg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.151 r  addi19/dataReg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.151    addi19/dataReg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.201 r  addi19/dataReg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.201    addi19/dataReg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.251 r  addi19/dataReg_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.251    addi19/dataReg_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.301 r  addi19/dataReg_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.301    addi19/dataReg_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     5.417 f  addi19/dataReg_reg[28]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     5.672    control_merge0/tehb/control/Memory_reg[0][31][26]
                         LUT5 (Prop_lut5_I0_O)        0.126     5.798 f  control_merge0/tehb/control/Memory[0][27]_i_1/O
                         net (fo=5, unplaced)         0.272     6.070    buffer3/fifo/buffer0_outs[27]
                         LUT3 (Prop_lut3_I1_O)        0.043     6.113 f  buffer3/fifo/outs[0]_i_24/O
                         net (fo=1, unplaced)         0.244     6.357    cmpi0/buffer3_outs[13]
                         LUT6 (Prop_lut6_I4_O)        0.043     6.400 r  cmpi0/outs[0]_i_7/O
                         net (fo=1, unplaced)         0.459     6.859    cmpi0/outs[0]_i_7_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     7.104 r  cmpi0/outs_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.588     7.692    buffer3/fifo/result[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     7.735 r  buffer3/fifo/outs[0]_i_1__4/O
                         net (fo=1, unplaced)         0.000     7.735    buffer4/outs_reg[0]_1
                         FDRE                                         r  buffer4/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1488, unset)         0.483    10.183    buffer4/clk
                         FDRE                                         r  buffer4/outs_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_D)        0.041    10.188    buffer4/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  2.453    




