
GreenHouse.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000e0  00800100  0000112c  000011c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000112c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000004d  008001e0  008001e0  000012a0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000012a0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000012d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a8  00000000  00000000  00001310  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000240a  00000000  00000000  000014b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c90  00000000  00000000  000038c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000115a  00000000  00000000  00004552  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003a0  00000000  00000000  000056ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007fe  00000000  00000000  00005a4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000e4d  00000000  00000000  0000624a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000158  00000000  00000000  00007097  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3c 00 	jmp	0x78	; 0x78 <__ctors_end>
       4:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
       8:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
       c:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      10:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      14:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      18:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      1c:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      20:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      24:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      28:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      2c:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      30:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      34:	0c 94 68 02 	jmp	0x4d0	; 0x4d0 <__vector_13>
      38:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      3c:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      40:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      44:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      48:	0c 94 39 05 	jmp	0xa72	; 0xa72 <__vector_18>
      4c:	0c 94 67 05 	jmp	0xace	; 0xace <__vector_19>
      50:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      54:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      58:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      5c:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      60:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      64:	0c 94 59 00 	jmp	0xb2	; 0xb2 <__bad_interrupt>
      68:	9e 02       	muls	r25, r30
      6a:	d2 02       	muls	r29, r18
      6c:	24 03       	mulsu	r18, r20
      6e:	3b 03       	fmul	r19, r19
      70:	b3 03       	fmuls	r19, r19
      72:	cd 03       	fmulsu	r20, r21
      74:	71 04       	cpc	r7, r1
      76:	ba 04       	cpc	r11, r10

00000078 <__ctors_end>:
      78:	11 24       	eor	r1, r1
      7a:	1f be       	out	0x3f, r1	; 63
      7c:	cf ef       	ldi	r28, 0xFF	; 255
      7e:	d8 e0       	ldi	r29, 0x08	; 8
      80:	de bf       	out	0x3e, r29	; 62
      82:	cd bf       	out	0x3d, r28	; 61

00000084 <__do_copy_data>:
      84:	11 e0       	ldi	r17, 0x01	; 1
      86:	a0 e0       	ldi	r26, 0x00	; 0
      88:	b1 e0       	ldi	r27, 0x01	; 1
      8a:	ec e2       	ldi	r30, 0x2C	; 44
      8c:	f1 e1       	ldi	r31, 0x11	; 17
      8e:	02 c0       	rjmp	.+4      	; 0x94 <__do_copy_data+0x10>
      90:	05 90       	lpm	r0, Z+
      92:	0d 92       	st	X+, r0
      94:	a0 3e       	cpi	r26, 0xE0	; 224
      96:	b1 07       	cpc	r27, r17
      98:	d9 f7       	brne	.-10     	; 0x90 <__do_copy_data+0xc>

0000009a <__do_clear_bss>:
      9a:	22 e0       	ldi	r18, 0x02	; 2
      9c:	a0 ee       	ldi	r26, 0xE0	; 224
      9e:	b1 e0       	ldi	r27, 0x01	; 1
      a0:	01 c0       	rjmp	.+2      	; 0xa4 <.do_clear_bss_start>

000000a2 <.do_clear_bss_loop>:
      a2:	1d 92       	st	X+, r1

000000a4 <.do_clear_bss_start>:
      a4:	ad 32       	cpi	r26, 0x2D	; 45
      a6:	b2 07       	cpc	r27, r18
      a8:	e1 f7       	brne	.-8      	; 0xa2 <.do_clear_bss_loop>
      aa:	0e 94 79 01 	call	0x2f2	; 0x2f2 <main>
      ae:	0c 94 94 08 	jmp	0x1128	; 0x1128 <_exit>

000000b2 <__bad_interrupt>:
      b2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b6 <GPIO_config_output>:
 **********************************************************************/
void GPIO_config_input_pullup(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name & ~(1<<pin_num);  // Data Direction Register
    reg_name++;                     // Change pointer to Data Register
    *reg_name = *reg_name | (1<<pin_num);   // Data Register
      b6:	fc 01       	movw	r30, r24
      b8:	40 81       	ld	r20, Z
      ba:	21 e0       	ldi	r18, 0x01	; 1
      bc:	30 e0       	ldi	r19, 0x00	; 0
      be:	02 c0       	rjmp	.+4      	; 0xc4 <GPIO_config_output+0xe>
      c0:	22 0f       	add	r18, r18
      c2:	33 1f       	adc	r19, r19
      c4:	6a 95       	dec	r22
      c6:	e2 f7       	brpl	.-8      	; 0xc0 <GPIO_config_output+0xa>
      c8:	24 2b       	or	r18, r20
      ca:	20 83       	st	Z, r18
      cc:	08 95       	ret

000000ce <GPIO_write_low>:
 * Input:    reg_name - Address of Port Register, such as &PORTB
 *           pin_num - Pin designation in the interval 0 to 7
 * Returns:  none
 **********************************************************************/
void GPIO_write_low(volatile uint8_t *reg_name, uint8_t pin_num)
{
      ce:	fc 01       	movw	r30, r24
    *reg_name = *reg_name & ~(1<<pin_num);
      d0:	90 81       	ld	r25, Z
      d2:	21 e0       	ldi	r18, 0x01	; 1
      d4:	30 e0       	ldi	r19, 0x00	; 0
      d6:	02 c0       	rjmp	.+4      	; 0xdc <GPIO_write_low+0xe>
      d8:	22 0f       	add	r18, r18
      da:	33 1f       	adc	r19, r19
      dc:	6a 95       	dec	r22
      de:	e2 f7       	brpl	.-8      	; 0xd8 <GPIO_write_low+0xa>
      e0:	20 95       	com	r18
      e2:	29 23       	and	r18, r25
      e4:	20 83       	st	Z, r18
      e6:	08 95       	ret

000000e8 <GPIO_write_high>:
/**********************************************************************
 * Function: GPIO_write_high()
 **********************************************************************/
void GPIO_write_high(volatile uint8_t *reg_name, uint8_t pin_num)
{
	*reg_name = *reg_name | (1<<pin_num);
      e8:	fc 01       	movw	r30, r24
      ea:	40 81       	ld	r20, Z
      ec:	21 e0       	ldi	r18, 0x01	; 1
      ee:	30 e0       	ldi	r19, 0x00	; 0
      f0:	02 c0       	rjmp	.+4      	; 0xf6 <GPIO_write_high+0xe>
      f2:	22 0f       	add	r18, r18
      f4:	33 1f       	adc	r19, r19
      f6:	6a 95       	dec	r22
      f8:	e2 f7       	brpl	.-8      	; 0xf2 <GPIO_write_high+0xa>
      fa:	24 2b       	or	r18, r20
      fc:	20 83       	st	Z, r18
      fe:	08 95       	ret

00000100 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) )
    {
        lcd_putc(c);
    }
}/* lcd_puts_p */
     100:	85 b1       	in	r24, 0x05	; 5
     102:	82 60       	ori	r24, 0x02	; 2
     104:	85 b9       	out	0x05, r24	; 5
     106:	85 e0       	ldi	r24, 0x05	; 5
     108:	8a 95       	dec	r24
     10a:	f1 f7       	brne	.-4      	; 0x108 <toggle_e+0x8>
     10c:	00 00       	nop
     10e:	85 b1       	in	r24, 0x05	; 5
     110:	8d 7f       	andi	r24, 0xFD	; 253
     112:	85 b9       	out	0x05, r24	; 5
     114:	08 95       	ret

00000116 <lcd_write>:
     116:	cf 93       	push	r28
     118:	c8 2f       	mov	r28, r24
     11a:	66 23       	and	r22, r22
     11c:	21 f0       	breq	.+8      	; 0x126 <lcd_write+0x10>
     11e:	85 b1       	in	r24, 0x05	; 5
     120:	81 60       	ori	r24, 0x01	; 1
     122:	85 b9       	out	0x05, r24	; 5
     124:	03 c0       	rjmp	.+6      	; 0x12c <lcd_write+0x16>
     126:	85 b1       	in	r24, 0x05	; 5
     128:	8e 7f       	andi	r24, 0xFE	; 254
     12a:	85 b9       	out	0x05, r24	; 5
     12c:	8a b1       	in	r24, 0x0a	; 10
     12e:	80 61       	ori	r24, 0x10	; 16
     130:	8a b9       	out	0x0a, r24	; 10
     132:	8a b1       	in	r24, 0x0a	; 10
     134:	80 62       	ori	r24, 0x20	; 32
     136:	8a b9       	out	0x0a, r24	; 10
     138:	8a b1       	in	r24, 0x0a	; 10
     13a:	80 64       	ori	r24, 0x40	; 64
     13c:	8a b9       	out	0x0a, r24	; 10
     13e:	8a b1       	in	r24, 0x0a	; 10
     140:	80 68       	ori	r24, 0x80	; 128
     142:	8a b9       	out	0x0a, r24	; 10
     144:	8b b1       	in	r24, 0x0b	; 11
     146:	8f 77       	andi	r24, 0x7F	; 127
     148:	8b b9       	out	0x0b, r24	; 11
     14a:	8b b1       	in	r24, 0x0b	; 11
     14c:	8f 7b       	andi	r24, 0xBF	; 191
     14e:	8b b9       	out	0x0b, r24	; 11
     150:	8b b1       	in	r24, 0x0b	; 11
     152:	8f 7d       	andi	r24, 0xDF	; 223
     154:	8b b9       	out	0x0b, r24	; 11
     156:	8b b1       	in	r24, 0x0b	; 11
     158:	8f 7e       	andi	r24, 0xEF	; 239
     15a:	8b b9       	out	0x0b, r24	; 11
     15c:	cc 23       	and	r28, r28
     15e:	1c f4       	brge	.+6      	; 0x166 <lcd_write+0x50>
     160:	8b b1       	in	r24, 0x0b	; 11
     162:	80 68       	ori	r24, 0x80	; 128
     164:	8b b9       	out	0x0b, r24	; 11
     166:	c6 ff       	sbrs	r28, 6
     168:	03 c0       	rjmp	.+6      	; 0x170 <lcd_write+0x5a>
     16a:	8b b1       	in	r24, 0x0b	; 11
     16c:	80 64       	ori	r24, 0x40	; 64
     16e:	8b b9       	out	0x0b, r24	; 11
     170:	c5 ff       	sbrs	r28, 5
     172:	03 c0       	rjmp	.+6      	; 0x17a <lcd_write+0x64>
     174:	8b b1       	in	r24, 0x0b	; 11
     176:	80 62       	ori	r24, 0x20	; 32
     178:	8b b9       	out	0x0b, r24	; 11
     17a:	c4 ff       	sbrs	r28, 4
     17c:	03 c0       	rjmp	.+6      	; 0x184 <lcd_write+0x6e>
     17e:	8b b1       	in	r24, 0x0b	; 11
     180:	80 61       	ori	r24, 0x10	; 16
     182:	8b b9       	out	0x0b, r24	; 11
     184:	0e 94 80 00 	call	0x100	; 0x100 <toggle_e>
     188:	8b b1       	in	r24, 0x0b	; 11
     18a:	8f 77       	andi	r24, 0x7F	; 127
     18c:	8b b9       	out	0x0b, r24	; 11
     18e:	8b b1       	in	r24, 0x0b	; 11
     190:	8f 7b       	andi	r24, 0xBF	; 191
     192:	8b b9       	out	0x0b, r24	; 11
     194:	8b b1       	in	r24, 0x0b	; 11
     196:	8f 7d       	andi	r24, 0xDF	; 223
     198:	8b b9       	out	0x0b, r24	; 11
     19a:	8b b1       	in	r24, 0x0b	; 11
     19c:	8f 7e       	andi	r24, 0xEF	; 239
     19e:	8b b9       	out	0x0b, r24	; 11
     1a0:	c3 ff       	sbrs	r28, 3
     1a2:	03 c0       	rjmp	.+6      	; 0x1aa <lcd_write+0x94>
     1a4:	8b b1       	in	r24, 0x0b	; 11
     1a6:	80 68       	ori	r24, 0x80	; 128
     1a8:	8b b9       	out	0x0b, r24	; 11
     1aa:	c2 ff       	sbrs	r28, 2
     1ac:	03 c0       	rjmp	.+6      	; 0x1b4 <lcd_write+0x9e>
     1ae:	8b b1       	in	r24, 0x0b	; 11
     1b0:	80 64       	ori	r24, 0x40	; 64
     1b2:	8b b9       	out	0x0b, r24	; 11
     1b4:	c1 ff       	sbrs	r28, 1
     1b6:	03 c0       	rjmp	.+6      	; 0x1be <lcd_write+0xa8>
     1b8:	8b b1       	in	r24, 0x0b	; 11
     1ba:	80 62       	ori	r24, 0x20	; 32
     1bc:	8b b9       	out	0x0b, r24	; 11
     1be:	c0 ff       	sbrs	r28, 0
     1c0:	03 c0       	rjmp	.+6      	; 0x1c8 <lcd_write+0xb2>
     1c2:	8b b1       	in	r24, 0x0b	; 11
     1c4:	80 61       	ori	r24, 0x10	; 16
     1c6:	8b b9       	out	0x0b, r24	; 11
     1c8:	0e 94 80 00 	call	0x100	; 0x100 <toggle_e>
     1cc:	8b b1       	in	r24, 0x0b	; 11
     1ce:	80 61       	ori	r24, 0x10	; 16
     1d0:	8b b9       	out	0x0b, r24	; 11
     1d2:	8b b1       	in	r24, 0x0b	; 11
     1d4:	80 62       	ori	r24, 0x20	; 32
     1d6:	8b b9       	out	0x0b, r24	; 11
     1d8:	8b b1       	in	r24, 0x0b	; 11
     1da:	80 64       	ori	r24, 0x40	; 64
     1dc:	8b b9       	out	0x0b, r24	; 11
     1de:	8b b1       	in	r24, 0x0b	; 11
     1e0:	80 68       	ori	r24, 0x80	; 128
     1e2:	8b b9       	out	0x0b, r24	; 11
     1e4:	87 eb       	ldi	r24, 0xB7	; 183
     1e6:	9b e0       	ldi	r25, 0x0B	; 11
     1e8:	01 97       	sbiw	r24, 0x01	; 1
     1ea:	f1 f7       	brne	.-4      	; 0x1e8 <lcd_write+0xd2>
     1ec:	00 c0       	rjmp	.+0      	; 0x1ee <lcd_write+0xd8>
     1ee:	00 00       	nop
     1f0:	cf 91       	pop	r28
     1f2:	08 95       	ret

000001f4 <lcd_command>:
     1f4:	60 e0       	ldi	r22, 0x00	; 0
     1f6:	0e 94 8b 00 	call	0x116	; 0x116 <lcd_write>
     1fa:	08 95       	ret

000001fc <lcd_data>:
     1fc:	61 e0       	ldi	r22, 0x01	; 1
     1fe:	0e 94 8b 00 	call	0x116	; 0x116 <lcd_write>
     202:	08 95       	ret

00000204 <lcd_gotoxy>:
     204:	61 11       	cpse	r22, r1
     206:	04 c0       	rjmp	.+8      	; 0x210 <lcd_gotoxy+0xc>
     208:	80 58       	subi	r24, 0x80	; 128
     20a:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_command>
     20e:	08 95       	ret
     210:	80 54       	subi	r24, 0x40	; 64
     212:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_command>
     216:	08 95       	ret

00000218 <lcd_clrscr>:
     218:	81 e0       	ldi	r24, 0x01	; 1
     21a:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_command>
     21e:	08 95       	ret

00000220 <lcd_putc>:
     220:	61 e0       	ldi	r22, 0x01	; 1
     222:	0e 94 8b 00 	call	0x116	; 0x116 <lcd_write>
     226:	08 95       	ret

00000228 <lcd_puts>:
     228:	cf 93       	push	r28
     22a:	df 93       	push	r29
     22c:	fc 01       	movw	r30, r24
     22e:	03 c0       	rjmp	.+6      	; 0x236 <lcd_puts+0xe>
     230:	0e 94 10 01 	call	0x220	; 0x220 <lcd_putc>
     234:	fe 01       	movw	r30, r28
     236:	ef 01       	movw	r28, r30
     238:	21 96       	adiw	r28, 0x01	; 1
     23a:	80 81       	ld	r24, Z
     23c:	81 11       	cpse	r24, r1
     23e:	f8 cf       	rjmp	.-16     	; 0x230 <lcd_puts+0x8>
     240:	df 91       	pop	r29
     242:	cf 91       	pop	r28
     244:	08 95       	ret

00000246 <lcd_init>:
*                  LCD_DISP_ON_CURSOR      display on, cursor on
*                  LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
*  Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
     246:	cf 93       	push	r28
     248:	c8 2f       	mov	r28, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
     24a:	84 b1       	in	r24, 0x04	; 4
     24c:	81 60       	ori	r24, 0x01	; 1
     24e:	84 b9       	out	0x04, r24	; 4
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
     250:	8a b1       	in	r24, 0x0a	; 10
     252:	80 62       	ori	r24, 0x20	; 32
     254:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
     256:	84 b1       	in	r24, 0x04	; 4
     258:	82 60       	ori	r24, 0x02	; 2
     25a:	84 b9       	out	0x04, r24	; 4
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
     25c:	8a b1       	in	r24, 0x0a	; 10
     25e:	80 61       	ori	r24, 0x10	; 16
     260:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
     262:	8a b1       	in	r24, 0x0a	; 10
     264:	80 62       	ori	r24, 0x20	; 32
     266:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
     268:	8a b1       	in	r24, 0x0a	; 10
     26a:	80 64       	ori	r24, 0x40	; 64
     26c:	8a b9       	out	0x0a, r24	; 10
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
     26e:	8a b1       	in	r24, 0x0a	; 10
     270:	80 68       	ori	r24, 0x80	; 128
     272:	8a b9       	out	0x0a, r24	; 10
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     274:	8f ef       	ldi	r24, 0xFF	; 255
     276:	99 ef       	ldi	r25, 0xF9	; 249
     278:	01 97       	sbiw	r24, 0x01	; 1
     27a:	f1 f7       	brne	.-4      	; 0x278 <lcd_init+0x32>
     27c:	00 c0       	rjmp	.+0      	; 0x27e <lcd_init+0x38>
     27e:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP); /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN); // LCD_FUNCTION>>4;
     280:	8b b1       	in	r24, 0x0b	; 11
     282:	80 62       	ori	r24, 0x20	; 32
     284:	8b b9       	out	0x0b, r24	; 11
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN); // LCD_FUNCTION_8BIT>>4;
     286:	8b b1       	in	r24, 0x0b	; 11
     288:	80 61       	ori	r24, 0x10	; 16
     28a:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
     28c:	0e 94 80 00 	call	0x100	; 0x100 <toggle_e>
     290:	8f e1       	ldi	r24, 0x1F	; 31
     292:	9e e4       	ldi	r25, 0x4E	; 78
     294:	01 97       	sbiw	r24, 0x01	; 1
     296:	f1 f7       	brne	.-4      	; 0x294 <lcd_init+0x4e>
     298:	00 c0       	rjmp	.+0      	; 0x29a <lcd_init+0x54>
     29a:	00 00       	nop
    delay(LCD_DELAY_INIT); /* delay, busy flag can't be checked here */

    /* repeat last command */
    lcd_e_toggle();
     29c:	0e 94 80 00 	call	0x100	; 0x100 <toggle_e>
     2a0:	8f ef       	ldi	r24, 0xFF	; 255
     2a2:	90 e0       	ldi	r25, 0x00	; 0
     2a4:	01 97       	sbiw	r24, 0x01	; 1
     2a6:	f1 f7       	brne	.-4      	; 0x2a4 <lcd_init+0x5e>
     2a8:	00 c0       	rjmp	.+0      	; 0x2aa <lcd_init+0x64>
     2aa:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* repeat last command a third time */
    lcd_e_toggle();
     2ac:	0e 94 80 00 	call	0x100	; 0x100 <toggle_e>
     2b0:	8f ef       	ldi	r24, 0xFF	; 255
     2b2:	90 e0       	ldi	r25, 0x00	; 0
     2b4:	01 97       	sbiw	r24, 0x01	; 1
     2b6:	f1 f7       	brne	.-4      	; 0x2b4 <lcd_init+0x6e>
     2b8:	00 c0       	rjmp	.+0      	; 0x2ba <lcd_init+0x74>
     2ba:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN); // LCD_FUNCTION_4BIT_1LINE>>4
     2bc:	8b b1       	in	r24, 0x0b	; 11
     2be:	8f 7e       	andi	r24, 0xEF	; 239
     2c0:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
     2c2:	0e 94 80 00 	call	0x100	; 0x100 <toggle_e>
     2c6:	8f ef       	ldi	r24, 0xFF	; 255
     2c8:	90 e0       	ldi	r25, 0x00	; 0
     2ca:	01 97       	sbiw	r24, 0x01	; 1
     2cc:	f1 f7       	brne	.-4      	; 0x2ca <lcd_init+0x84>
     2ce:	00 c0       	rjmp	.+0      	; 0x2d0 <lcd_init+0x8a>
     2d0:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
    lcd_command(KS0073_4LINES_MODE);
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
    #else
    lcd_command(LCD_FUNCTION_DEFAULT); /* function set: display lines  */
     2d2:	88 e2       	ldi	r24, 0x28	; 40
     2d4:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_command>
    #endif
    lcd_command(LCD_DISP_OFF);     /* display off                  */
     2d8:	88 e0       	ldi	r24, 0x08	; 8
     2da:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_command>
    lcd_clrscr();                  /* display clear                */
     2de:	0e 94 0c 01 	call	0x218	; 0x218 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT); /* set entry mode               */
     2e2:	86 e0       	ldi	r24, 0x06	; 6
     2e4:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_command>
    lcd_command(dispAttr);         /* display/cursor control       */
     2e8:	8c 2f       	mov	r24, r28
     2ea:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_command>
}/* lcd_init */
     2ee:	cf 91       	pop	r28
     2f0:	08 95       	ret

000002f2 <main>:
};

int main(void)
{	
	// Configure pins
	GPIO_config_output(&DDRD, VENT_PIN);
     2f2:	63 e0       	ldi	r22, 0x03	; 3
     2f4:	8a e2       	ldi	r24, 0x2A	; 42
     2f6:	90 e0       	ldi	r25, 0x00	; 0
     2f8:	0e 94 5b 00 	call	0xb6	; 0xb6 <GPIO_config_output>
	GPIO_config_output(&DDRD, SPRNKL_PIN);
     2fc:	62 e0       	ldi	r22, 0x02	; 2
     2fe:	8a e2       	ldi	r24, 0x2A	; 42
     300:	90 e0       	ldi	r25, 0x00	; 0
     302:	0e 94 5b 00 	call	0xb6	; 0xb6 <GPIO_config_output>
	GPIO_config_output(&DDRB, BULB_PIN);
     306:	62 e0       	ldi	r22, 0x02	; 2
     308:	84 e2       	ldi	r24, 0x24	; 36
     30a:	90 e0       	ldi	r25, 0x00	; 0
     30c:	0e 94 5b 00 	call	0xb6	; 0xb6 <GPIO_config_output>
	GPIO_write_low(&PORTD, VENT_PIN);
     310:	63 e0       	ldi	r22, 0x03	; 3
     312:	8b e2       	ldi	r24, 0x2B	; 43
     314:	90 e0       	ldi	r25, 0x00	; 0
     316:	0e 94 67 00 	call	0xce	; 0xce <GPIO_write_low>
	GPIO_write_low(&PORTD, SPRNKL_PIN);
     31a:	62 e0       	ldi	r22, 0x02	; 2
     31c:	8b e2       	ldi	r24, 0x2B	; 43
     31e:	90 e0       	ldi	r25, 0x00	; 0
     320:	0e 94 67 00 	call	0xce	; 0xce <GPIO_write_low>
	GPIO_write_low(&PORTB, BULB_PIN);
     324:	62 e0       	ldi	r22, 0x02	; 2
     326:	85 e2       	ldi	r24, 0x25	; 37
     328:	90 e0       	ldi	r25, 0x00	; 0
     32a:	0e 94 67 00 	call	0xce	; 0xce <GPIO_write_low>
	
	// LCD Initialization
	lcd_init(LCD_DISP_ON);
     32e:	8c e0       	ldi	r24, 0x0C	; 12
     330:	0e 94 23 01 	call	0x246	; 0x246 <lcd_init>
	
    // Initialize I2C (TWI)
    twi_init();
     334:	0e 94 ef 04 	call	0x9de	; 0x9de <twi_init>

	// Initialize RTC time
	if (twi_start((0x68<<1) + TWI_WRITE) == 0) {	// device is accessible
     338:	80 ed       	ldi	r24, 0xD0	; 208
     33a:	0e 94 fe 04 	call	0x9fc	; 0x9fc <twi_start>
     33e:	81 11       	cpse	r24, r1
     340:	1a c0       	rjmp	.+52     	; 0x376 <main+0x84>
		twi_write(0x00);							// sending message to slave
     342:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
		twi_write(0b00000000);
     346:	80 e0       	ldi	r24, 0x00	; 0
     348:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
		twi_write(0b01000101);
     34c:	85 e4       	ldi	r24, 0x45	; 69
     34e:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
		twi_write(0b00000010);
     352:	82 e0       	ldi	r24, 0x02	; 2
     354:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
		twi_write(0b00000000);
     358:	80 e0       	ldi	r24, 0x00	; 0
     35a:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
		twi_write(0b00000000);
     35e:	80 e0       	ldi	r24, 0x00	; 0
     360:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
		twi_write(0b00000000);
     364:	80 e0       	ldi	r24, 0x00	; 0
     366:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
		twi_write(0b00000000);
     36a:	80 e0       	ldi	r24, 0x00	; 0
     36c:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
		twi_write(0b00000000);
     370:	80 e0       	ldi	r24, 0x00	; 0
     372:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
	}

	// Import customChar matrix into a LCD memory
    lcd_command(1 << LCD_CGRAM); // Set pointer to beginning of CGRAM memory
     376:	80 e4       	ldi	r24, 0x40	; 64
     378:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_command>
    for (uint8_t i = 0; i < 24; i++)
     37c:	c0 e0       	ldi	r28, 0x00	; 0
     37e:	0c c0       	rjmp	.+24     	; 0x398 <main+0xa6>
    {
	    // Store all new chars to memory line by line
	    lcd_data(customChar[i]);
     380:	ec 2f       	mov	r30, r28
     382:	f0 e0       	ldi	r31, 0x00	; 0
     384:	ee 0f       	add	r30, r30
     386:	ff 1f       	adc	r31, r31
     388:	ee 0f       	add	r30, r30
     38a:	ff 1f       	adc	r31, r31
     38c:	ed 5f       	subi	r30, 0xFD	; 253
     38e:	fe 4f       	sbci	r31, 0xFE	; 254
     390:	80 81       	ld	r24, Z
     392:	0e 94 fe 00 	call	0x1fc	; 0x1fc <lcd_data>
		twi_write(0b00000000);
	}

	// Import customChar matrix into a LCD memory
    lcd_command(1 << LCD_CGRAM); // Set pointer to beginning of CGRAM memory
    for (uint8_t i = 0; i < 24; i++)
     396:	cf 5f       	subi	r28, 0xFF	; 255
     398:	c8 31       	cpi	r28, 0x18	; 24
     39a:	90 f3       	brcs	.-28     	; 0x380 <main+0x8e>
    {
	    // Store all new chars to memory line by line
	    lcd_data(customChar[i]);
    }
    lcd_command(1 << LCD_DDRAM); // Set DDRAM address
     39c:	80 e8       	ldi	r24, 0x80	; 128
     39e:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_command>
	
	// Create basic layout on the LCD screen
    lcd_gotoxy(0, 0);
     3a2:	60 e0       	ldi	r22, 0x00	; 0
     3a4:	80 e0       	ldi	r24, 0x00	; 0
     3a6:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
    lcd_puts("00:00:00");
     3aa:	85 e6       	ldi	r24, 0x65	; 101
     3ac:	91 e0       	ldi	r25, 0x01	; 1
     3ae:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
    lcd_gotoxy(10, 0);
     3b2:	60 e0       	ldi	r22, 0x00	; 0
     3b4:	8a e0       	ldi	r24, 0x0A	; 10
     3b6:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
    lcd_putc(1);		// Display thermometer character
     3ba:	81 e0       	ldi	r24, 0x01	; 1
     3bc:	0e 94 10 01 	call	0x220	; 0x220 <lcd_putc>
	lcd_putc('0');
     3c0:	80 e3       	ldi	r24, 0x30	; 48
     3c2:	0e 94 10 01 	call	0x220	; 0x220 <lcd_putc>
	lcd_putc(0xdf);
     3c6:	8f ed       	ldi	r24, 0xDF	; 223
     3c8:	0e 94 10 01 	call	0x220	; 0x220 <lcd_putc>
	lcd_putc('C');
     3cc:	83 e4       	ldi	r24, 0x43	; 67
     3ce:	0e 94 10 01 	call	0x220	; 0x220 <lcd_putc>
    lcd_gotoxy(0, 1);
     3d2:	61 e0       	ldi	r22, 0x01	; 1
     3d4:	80 e0       	ldi	r24, 0x00	; 0
     3d6:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
    lcd_putc(0);		// Display moisture character
     3da:	80 e0       	ldi	r24, 0x00	; 0
     3dc:	0e 94 10 01 	call	0x220	; 0x220 <lcd_putc>
    lcd_gotoxy(10, 1);
     3e0:	61 e0       	ldi	r22, 0x01	; 1
     3e2:	8a e0       	ldi	r24, 0x0A	; 10
     3e4:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
    lcd_putc(2);		// Display light level character
     3e8:	82 e0       	ldi	r24, 0x02	; 2
     3ea:	0e 94 10 01 	call	0x220	; 0x220 <lcd_putc>
	lcd_gotoxy(14, 1);
     3ee:	61 e0       	ldi	r22, 0x01	; 1
     3f0:	8e e0       	ldi	r24, 0x0E	; 14
     3f2:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
	
	// Setup an ADC conversion
	ADCSRA |= (1<<ADEN);	// Enable ADC module
     3f6:	ea e7       	ldi	r30, 0x7A	; 122
     3f8:	f0 e0       	ldi	r31, 0x00	; 0
     3fa:	80 81       	ld	r24, Z
     3fc:	80 68       	ori	r24, 0x80	; 128
     3fe:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADPS0); ADCSRA |= (1<<ADPS1); ADCSRA |= (1<<ADPS2);	// Set clock prescaler to 128
     400:	80 81       	ld	r24, Z
     402:	81 60       	ori	r24, 0x01	; 1
     404:	80 83       	st	Z, r24
     406:	80 81       	ld	r24, Z
     408:	82 60       	ori	r24, 0x02	; 2
     40a:	80 83       	st	Z, r24
     40c:	80 81       	ld	r24, Z
     40e:	84 60       	ori	r24, 0x04	; 4
     410:	80 83       	st	Z, r24
	
	// Initialize UART to asynchronous, 8N1, 9600
	uart_init(UART_BAUD_SELECT(9600, F_CPU));
     412:	87 e6       	ldi	r24, 0x67	; 103
     414:	90 e0       	ldi	r25, 0x00	; 0
     416:	0e 94 91 05 	call	0xb22	; 0xb22 <uart_init>
	uart_puts("UART Enabled.\r\n");
     41a:	8e e6       	ldi	r24, 0x6E	; 110
     41c:	91 e0       	ldi	r25, 0x01	; 1
     41e:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
	
    // Configure 8-bit Timer/Counter0 for Scan cycle
    // Set the overflow prescaler to 4 sec and enable interrupt
    TIM1_overflow_33ms();
     422:	e1 e8       	ldi	r30, 0x81	; 129
     424:	f0 e0       	ldi	r31, 0x00	; 0
     426:	80 81       	ld	r24, Z
     428:	8a 7f       	andi	r24, 0xFA	; 250
     42a:	80 83       	st	Z, r24
     42c:	80 81       	ld	r24, Z
     42e:	82 60       	ori	r24, 0x02	; 2
     430:	80 83       	st	Z, r24
    TIM1_overflow_interrupt_enable();
     432:	ef e6       	ldi	r30, 0x6F	; 111
     434:	f0 e0       	ldi	r31, 0x00	; 0
     436:	80 81       	ld	r24, Z
     438:	81 60       	ori	r24, 0x01	; 1
     43a:	80 83       	st	Z, r24
	
	// Enable interrupts by setting the global interrupt mask
	sei();
     43c:	78 94       	sei
     43e:	ff cf       	rjmp	.-2      	; 0x43e <__EEPROM_REGION_LENGTH__+0x3e>

00000440 <readADC0>:
    return 0;
}

unsigned int readADC0()
{
	ADMUX |= (1<<REFS0); ADMUX &= ~(1<<REFS1);	// Set ADC reference to AVcc
     440:	ec e7       	ldi	r30, 0x7C	; 124
     442:	f0 e0       	ldi	r31, 0x00	; 0
     444:	80 81       	ld	r24, Z
     446:	80 64       	ori	r24, 0x40	; 64
     448:	80 83       	st	Z, r24
     44a:	80 81       	ld	r24, Z
     44c:	8f 77       	andi	r24, 0x7F	; 127
     44e:	80 83       	st	Z, r24
	ADMUX &= ~(1<<MUX0); ADMUX &= ~(1<<MUX1); ADMUX &= ~(1<<MUX2); ADMUX &= ~(1<<MUX3); // Set input channel to ADC0
     450:	80 81       	ld	r24, Z
     452:	8e 7f       	andi	r24, 0xFE	; 254
     454:	80 83       	st	Z, r24
     456:	80 81       	ld	r24, Z
     458:	8d 7f       	andi	r24, 0xFD	; 253
     45a:	80 83       	st	Z, r24
     45c:	80 81       	ld	r24, Z
     45e:	8b 7f       	andi	r24, 0xFB	; 251
     460:	80 83       	st	Z, r24
     462:	80 81       	ld	r24, Z
     464:	87 7f       	andi	r24, 0xF7	; 247
     466:	80 83       	st	Z, r24
	ADMUX |= (0 << ADLAR);
     468:	80 81       	ld	r24, Z
     46a:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     46c:	ea e7       	ldi	r30, 0x7A	; 122
     46e:	f0 e0       	ldi	r31, 0x00	; 0
     470:	80 81       	ld	r24, Z
     472:	80 64       	ori	r24, 0x40	; 64
     474:	80 83       	st	Z, r24
	while (ADCSRA & (1 << ADSC));
     476:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
     47a:	86 fd       	sbrc	r24, 6
     47c:	fc cf       	rjmp	.-8      	; 0x476 <readADC0+0x36>
	return ADC;
     47e:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
     482:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
}
     486:	08 95       	ret

00000488 <readADC1>:

unsigned int readADC1()
{
	ADMUX |= (1<<REFS0); ADMUX &= ~(1<<REFS1);	// Set ADC reference to AVcc
     488:	ec e7       	ldi	r30, 0x7C	; 124
     48a:	f0 e0       	ldi	r31, 0x00	; 0
     48c:	80 81       	ld	r24, Z
     48e:	80 64       	ori	r24, 0x40	; 64
     490:	80 83       	st	Z, r24
     492:	80 81       	ld	r24, Z
     494:	8f 77       	andi	r24, 0x7F	; 127
     496:	80 83       	st	Z, r24
	ADMUX |= (1<<MUX0); ADMUX &= ~(1<<MUX1); ADMUX &= ~(1<<MUX2); ADMUX &= ~(1<<MUX3); // Set input channel to ADC1
     498:	80 81       	ld	r24, Z
     49a:	81 60       	ori	r24, 0x01	; 1
     49c:	80 83       	st	Z, r24
     49e:	80 81       	ld	r24, Z
     4a0:	8d 7f       	andi	r24, 0xFD	; 253
     4a2:	80 83       	st	Z, r24
     4a4:	80 81       	ld	r24, Z
     4a6:	8b 7f       	andi	r24, 0xFB	; 251
     4a8:	80 83       	st	Z, r24
     4aa:	80 81       	ld	r24, Z
     4ac:	87 7f       	andi	r24, 0xF7	; 247
     4ae:	80 83       	st	Z, r24
	ADMUX |= (0 << ADLAR);
     4b0:	80 81       	ld	r24, Z
     4b2:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     4b4:	ea e7       	ldi	r30, 0x7A	; 122
     4b6:	f0 e0       	ldi	r31, 0x00	; 0
     4b8:	80 81       	ld	r24, Z
     4ba:	80 64       	ori	r24, 0x40	; 64
     4bc:	80 83       	st	Z, r24
	while (ADCSRA & (1 << ADSC));
     4be:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
     4c2:	86 fd       	sbrc	r24, 6
     4c4:	fc cf       	rjmp	.-8      	; 0x4be <readADC1+0x36>
	return ADC;
     4c6:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
     4ca:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
}
     4ce:	08 95       	ret

000004d0 <__vector_13>:

ISR(TIMER1_OVF_vect)
{
     4d0:	1f 92       	push	r1
     4d2:	0f 92       	push	r0
     4d4:	0f b6       	in	r0, 0x3f	; 63
     4d6:	0f 92       	push	r0
     4d8:	11 24       	eor	r1, r1
     4da:	2f 93       	push	r18
     4dc:	3f 93       	push	r19
     4de:	4f 93       	push	r20
     4e0:	5f 93       	push	r21
     4e2:	6f 93       	push	r22
     4e4:	7f 93       	push	r23
     4e6:	8f 93       	push	r24
     4e8:	9f 93       	push	r25
     4ea:	af 93       	push	r26
     4ec:	bf 93       	push	r27
     4ee:	ef 93       	push	r30
     4f0:	ff 93       	push	r31
     4f2:	cf 93       	push	r28
     4f4:	df 93       	push	r29
     4f6:	cd b7       	in	r28, 0x3d	; 61
     4f8:	de b7       	in	r29, 0x3e	; 62
     4fa:	2d 97       	sbiw	r28, 0x0d	; 13
     4fc:	de bf       	out	0x3e, r29	; 62
     4fe:	cd bf       	out	0x3d, r28	; 61
	static uint16_t counter = 455;
	static uint8_t err = 0;
	
	// DHT12 Variables
	static uint8_t temperature = 0;
	char temperature1[] = "";
     500:	19 82       	std	Y+1, r1	; 0x01
	char temperature2[] = "";
     502:	1a 82       	std	Y+2, r1	; 0x02
	static uint8_t minutes_1 = 0;	// first digit of minutes
	static uint8_t minutes_2 = 0;	// second digit of minutes
	static uint8_t hours = 0;
	static uint8_t hours_1 = 0;		// first digit of hours
	static uint8_t hours_2 = 0;		// second digit of hours
	char lcd_string[8] = " ";      // String for converting numbers by itoa()
     504:	80 e2       	ldi	r24, 0x20	; 32
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	9c 83       	std	Y+4, r25	; 0x04
     50a:	8b 83       	std	Y+3, r24	; 0x03
     50c:	fe 01       	movw	r30, r28
     50e:	35 96       	adiw	r30, 0x05	; 5
     510:	86 e0       	ldi	r24, 0x06	; 6
     512:	df 01       	movw	r26, r30
     514:	1d 92       	st	X+, r1
     516:	8a 95       	dec	r24
     518:	e9 f7       	brne	.-6      	; 0x514 <__vector_13+0x44>
	// ADC variables
	uint16_t air_val = 920;	// Needs to be calibrated
	uint16_t water_val = 760;	// Needs to be calibrated
	uint16_t day_val = 100;	// Needs to be calibrated
	static uint16_t raw_value = 0;
	char temp_str[3] = "";
     51a:	1c 86       	std	Y+12, r1	; 0x0c
     51c:	1b 86       	std	Y+11, r1	; 0x0b
     51e:	1d 86       	std	Y+13, r1	; 0x0d
	
	switch(state) {
     520:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <state.2285>
     524:	8e 2f       	mov	r24, r30
     526:	90 e0       	ldi	r25, 0x00	; 0
     528:	fc 01       	movw	r30, r24
     52a:	31 97       	sbiw	r30, 0x01	; 1
     52c:	e8 30       	cpi	r30, 0x08	; 8
     52e:	f1 05       	cpc	r31, r1
     530:	08 f0       	brcs	.+2      	; 0x534 <__vector_13+0x64>
     532:	39 c2       	rjmp	.+1138   	; 0x9a6 <__stack+0xa7>
     534:	ec 5c       	subi	r30, 0xCC	; 204
     536:	ff 4f       	sbci	r31, 0xFF	; 255
     538:	0c 94 24 08 	jmp	0x1048	; 0x1048 <__tablejump2__>
		
	case STATE_IDLE:
		if (counter >= 455) { // 33ms x 455 = 15s (approx.)
     53c:	40 91 00 01 	lds	r20, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     540:	50 91 01 01 	lds	r21, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     544:	47 3c       	cpi	r20, 0xC7	; 199
     546:	b1 e0       	ldi	r27, 0x01	; 1
     548:	5b 07       	cpc	r21, r27
     54a:	40 f0       	brcs	.+16     	; 0x55c <__vector_13+0x8c>
			counter = 0;
     54c:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     550:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
			state = STATE_GET_TEMP;
     554:	82 e0       	ldi	r24, 0x02	; 2
     556:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
     55a:	28 c2       	rjmp	.+1104   	; 0x9ac <__stack+0xad>
		}
		else if (counter % 6 == 0) { // 33ms x 6 = 200ms (approx.)
     55c:	9a 01       	movw	r18, r20
     55e:	ab ea       	ldi	r26, 0xAB	; 171
     560:	ba ea       	ldi	r27, 0xAA	; 170
     562:	0e 94 2a 08 	call	0x1054	; 0x1054 <__umulhisi3>
     566:	96 95       	lsr	r25
     568:	87 95       	ror	r24
     56a:	96 95       	lsr	r25
     56c:	87 95       	ror	r24
     56e:	9c 01       	movw	r18, r24
     570:	22 0f       	add	r18, r18
     572:	33 1f       	adc	r19, r19
     574:	82 0f       	add	r24, r18
     576:	93 1f       	adc	r25, r19
     578:	88 0f       	add	r24, r24
     57a:	99 1f       	adc	r25, r25
     57c:	48 17       	cp	r20, r24
     57e:	59 07       	cpc	r21, r25
     580:	51 f4       	brne	.+20     	; 0x596 <__vector_13+0xc6>
			counter++;
     582:	4f 5f       	subi	r20, 0xFF	; 255
     584:	5f 4f       	sbci	r21, 0xFF	; 255
     586:	50 93 01 01 	sts	0x0101, r21	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     58a:	40 93 00 01 	sts	0x0100, r20	; 0x800100 <__DATA_REGION_ORIGIN__>
			state = STATE_GET_TIME;
     58e:	86 e0       	ldi	r24, 0x06	; 6
     590:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
     594:	0b c2       	rjmp	.+1046   	; 0x9ac <__stack+0xad>
		}
		else {
			counter++;
     596:	4f 5f       	subi	r20, 0xFF	; 255
     598:	5f 4f       	sbci	r21, 0xFF	; 255
     59a:	50 93 01 01 	sts	0x0101, r21	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     59e:	40 93 00 01 	sts	0x0100, r20	; 0x800100 <__DATA_REGION_ORIGIN__>
     5a2:	04 c2       	rjmp	.+1032   	; 0x9ac <__stack+0xad>
		}
		break;
		
	case STATE_GET_TEMP:
		err = twi_start((0x5c<<1) + TWI_WRITE);
     5a4:	88 eb       	ldi	r24, 0xB8	; 184
     5a6:	0e 94 fe 04 	call	0x9fc	; 0x9fc <twi_start>
		if (err == 0) {
     5aa:	81 11       	cpse	r24, r1
     5ac:	04 c0       	rjmp	.+8      	; 0x5b6 <__vector_13+0xe6>
			twi_write(0x2);
     5ae:	82 e0       	ldi	r24, 0x02	; 2
     5b0:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
     5b4:	04 c0       	rjmp	.+8      	; 0x5be <__vector_13+0xee>
		}
		else {
			uart_puts("Device not found.\r\n");
     5b6:	8e e7       	ldi	r24, 0x7E	; 126
     5b8:	91 e0       	ldi	r25, 0x01	; 1
     5ba:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
		}
				
		err = twi_start((0x5c<<1) + TWI_READ);
     5be:	89 eb       	ldi	r24, 0xB9	; 185
     5c0:	0e 94 fe 04 	call	0x9fc	; 0x9fc <twi_start>
		if (err == 0) {
     5c4:	81 11       	cpse	r24, r1
     5c6:	3c c0       	rjmp	.+120    	; 0x640 <__vector_13+0x170>
			// Create a temperature string
			// Get first part of the temperature information
			temperature = twi_read_ack();
     5c8:	0e 94 25 05 	call	0xa4a	; 0xa4a <twi_read_ack>
     5cc:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <temperature.2288>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     5d0:	4a e0       	ldi	r20, 0x0A	; 10
     5d2:	be 01       	movw	r22, r28
     5d4:	6f 5f       	subi	r22, 0xFF	; 255
     5d6:	7f 4f       	sbci	r23, 0xFF	; 255
     5d8:	90 e0       	ldi	r25, 0x00	; 0
     5da:	0e 94 57 08 	call	0x10ae	; 0x10ae <__itoa_ncheck>
			itoa(temperature, temperature1, 10);
			uart_puts(temperature1);
     5de:	ce 01       	movw	r24, r28
     5e0:	01 96       	adiw	r24, 0x01	; 1
     5e2:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
			uart_puts(".");
     5e6:	82 e9       	ldi	r24, 0x92	; 146
     5e8:	91 e0       	ldi	r25, 0x01	; 1
     5ea:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
			// Get second part of the temperature information
			temperature = twi_read_nack();
     5ee:	0e 94 2f 05 	call	0xa5e	; 0xa5e <twi_read_nack>
     5f2:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <temperature.2288>
     5f6:	4a e0       	ldi	r20, 0x0A	; 10
     5f8:	be 01       	movw	r22, r28
     5fa:	6e 5f       	subi	r22, 0xFE	; 254
     5fc:	7f 4f       	sbci	r23, 0xFF	; 255
     5fe:	90 e0       	ldi	r25, 0x00	; 0
     600:	0e 94 57 08 	call	0x10ae	; 0x10ae <__itoa_ncheck>
			itoa(temperature, temperature2, 10);
			uart_puts(temperature2);
     604:	ce 01       	movw	r24, r28
     606:	02 96       	adiw	r24, 0x02	; 2
     608:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
			uart_puts("\r\n");
     60c:	8b e7       	ldi	r24, 0x7B	; 123
     60e:	91 e0       	ldi	r25, 0x01	; 1
     610:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
			// uart_puts("Temperature: ");
			// uart_puts(temperature1);
			// uart_puts("\r\n");
			
			// Update LCD display ("xx,x°C")
			lcd_gotoxy(11, 0);
     614:	60 e0       	ldi	r22, 0x00	; 0
     616:	8b e0       	ldi	r24, 0x0B	; 11
     618:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
			lcd_puts(temperature1);
     61c:	ce 01       	movw	r24, r28
     61e:	01 96       	adiw	r24, 0x01	; 1
     620:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
			lcd_puts(".");
     624:	82 e9       	ldi	r24, 0x92	; 146
     626:	91 e0       	ldi	r25, 0x01	; 1
     628:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
			lcd_puts(temperature2);
     62c:	ce 01       	movw	r24, r28
     62e:	02 96       	adiw	r24, 0x02	; 2
     630:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
			// lcd_gotoxy(15, 0);
			// lcd_puts("°C");
			
			// Continue to another state
			temperature = atoi(temperature1);
     634:	ce 01       	movw	r24, r28
     636:	01 96       	adiw	r24, 0x01	; 1
     638:	0e 94 39 08 	call	0x1072	; 0x1072 <atoi>
     63c:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <temperature.2288>
		}
		else {
			// uart_puts("Temperature unavailable.\r\n");
		}
		state = STATE_GET_MOIST;
     640:	84 e0       	ldi	r24, 0x04	; 4
     642:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
		break;
     646:	b2 c1       	rjmp	.+868    	; 0x9ac <__stack+0xad>
		
	case STATE_TOGGLE_VENT:
		if (temperature > 28) {
     648:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <temperature.2288>
     64c:	8d 31       	cpi	r24, 0x1D	; 29
     64e:	50 f0       	brcs	.+20     	; 0x664 <__vector_13+0x194>
			GPIO_write_high(&PORTD, VENT_PIN);
     650:	63 e0       	ldi	r22, 0x03	; 3
     652:	8b e2       	ldi	r24, 0x2B	; 43
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	0e 94 74 00 	call	0xe8	; 0xe8 <GPIO_write_high>
			uart_puts("Ventilation ON\r\n");
     65a:	84 e9       	ldi	r24, 0x94	; 148
     65c:	91 e0       	ldi	r25, 0x01	; 1
     65e:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
     662:	05 c0       	rjmp	.+10     	; 0x66e <__vector_13+0x19e>
		}
		else {
			GPIO_write_low(&PORTD, VENT_PIN);
     664:	63 e0       	ldi	r22, 0x03	; 3
     666:	8b e2       	ldi	r24, 0x2B	; 43
     668:	90 e0       	ldi	r25, 0x00	; 0
     66a:	0e 94 67 00 	call	0xce	; 0xce <GPIO_write_low>
		}
		state = STATE_TOGGLE_SPRNKL;
     66e:	85 e0       	ldi	r24, 0x05	; 5
     670:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
		break;
     674:	9b c1       	rjmp	.+822    	; 0x9ac <__stack+0xad>
		
	case STATE_GET_MOIST:
		raw_value = readADC0();
     676:	0e 94 20 02 	call	0x440	; 0x440 <readADC0>
     67a:	90 93 e4 01 	sts	0x01E4, r25	; 0x8001e4 <raw_value.2304+0x1>
     67e:	80 93 e3 01 	sts	0x01E3, r24	; 0x8001e3 <raw_value.2304>

		// Get moisture value in %
		if (raw_value > air_val) {
     682:	89 39       	cpi	r24, 0x99	; 153
     684:	23 e0       	ldi	r18, 0x03	; 3
     686:	92 07       	cpc	r25, r18
     688:	38 f0       	brcs	.+14     	; 0x698 <__vector_13+0x1c8>
			raw_value = air_val;		// 960
     68a:	88 e9       	ldi	r24, 0x98	; 152
     68c:	93 e0       	ldi	r25, 0x03	; 3
     68e:	90 93 e4 01 	sts	0x01E4, r25	; 0x8001e4 <raw_value.2304+0x1>
     692:	80 93 e3 01 	sts	0x01E3, r24	; 0x8001e3 <raw_value.2304>
     696:	09 c0       	rjmp	.+18     	; 0x6aa <__vector_13+0x1da>
		}
		else if (raw_value < water_val) {
     698:	88 3f       	cpi	r24, 0xF8	; 248
     69a:	92 40       	sbci	r25, 0x02	; 2
     69c:	30 f4       	brcc	.+12     	; 0x6aa <__vector_13+0x1da>
			raw_value = water_val;		// 720
     69e:	88 ef       	ldi	r24, 0xF8	; 248
     6a0:	92 e0       	ldi	r25, 0x02	; 2
     6a2:	90 93 e4 01 	sts	0x01E4, r25	; 0x8001e4 <raw_value.2304+0x1>
     6a6:	80 93 e3 01 	sts	0x01E3, r24	; 0x8001e3 <raw_value.2304>
		}
		
		// raw_value = round((100/(float)(air_val-water_val)) * (raw_value-water_val)); // PREROBIT
		raw_value = round(100 * (1 - (float)(raw_value-water_val)/(float)(air_val-water_val)));
     6aa:	60 91 e3 01 	lds	r22, 0x01E3	; 0x8001e3 <raw_value.2304>
     6ae:	70 91 e4 01 	lds	r23, 0x01E4	; 0x8001e4 <raw_value.2304+0x1>
     6b2:	68 5f       	subi	r22, 0xF8	; 248
     6b4:	72 40       	sbci	r23, 0x02	; 2
     6b6:	80 e0       	ldi	r24, 0x00	; 0
     6b8:	90 e0       	ldi	r25, 0x00	; 0
     6ba:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <__floatunsisf>
     6be:	20 e0       	ldi	r18, 0x00	; 0
     6c0:	30 e0       	ldi	r19, 0x00	; 0
     6c2:	40 e2       	ldi	r20, 0x20	; 32
     6c4:	53 e4       	ldi	r21, 0x43	; 67
     6c6:	0e 94 3b 06 	call	0xc76	; 0xc76 <__divsf3>
     6ca:	9b 01       	movw	r18, r22
     6cc:	ac 01       	movw	r20, r24
     6ce:	60 e0       	ldi	r22, 0x00	; 0
     6d0:	70 e0       	ldi	r23, 0x00	; 0
     6d2:	80 e8       	ldi	r24, 0x80	; 128
     6d4:	9f e3       	ldi	r25, 0x3F	; 63
     6d6:	0e 94 ce 05 	call	0xb9c	; 0xb9c <__subsf3>
     6da:	20 e0       	ldi	r18, 0x00	; 0
     6dc:	30 e0       	ldi	r19, 0x00	; 0
     6de:	48 ec       	ldi	r20, 0xC8	; 200
     6e0:	52 e4       	ldi	r21, 0x42	; 66
     6e2:	0e 94 6a 07 	call	0xed4	; 0xed4 <__mulsf3>
     6e6:	0e 94 d7 07 	call	0xfae	; 0xfae <round>
     6ea:	0e 94 ad 06 	call	0xd5a	; 0xd5a <__fixunssfsi>
     6ee:	dc 01       	movw	r26, r24
     6f0:	cb 01       	movw	r24, r22
     6f2:	90 93 e4 01 	sts	0x01E4, r25	; 0x8001e4 <raw_value.2304+0x1>
     6f6:	80 93 e3 01 	sts	0x01E3, r24	; 0x8001e3 <raw_value.2304>
     6fa:	4a e0       	ldi	r20, 0x0A	; 10
     6fc:	be 01       	movw	r22, r28
     6fe:	65 5f       	subi	r22, 0xF5	; 245
     700:	7f 4f       	sbci	r23, 0xFF	; 255
     702:	0e 94 57 08 	call	0x10ae	; 0x10ae <__itoa_ncheck>
		itoa(raw_value, temp_str, 10);
		adc_moist = raw_value;
     706:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <raw_value.2304>
     70a:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <raw_value.2304+0x1>
     70e:	90 93 e7 01 	sts	0x01E7, r25	; 0x8001e7 <adc_moist+0x1>
     712:	80 93 e6 01 	sts	0x01E6, r24	; 0x8001e6 <adc_moist>
		
		uart_puts("Moisture value: ");
     716:	85 ea       	ldi	r24, 0xA5	; 165
     718:	91 e0       	ldi	r25, 0x01	; 1
     71a:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
		uart_puts(temp_str);
     71e:	ce 01       	movw	r24, r28
     720:	0b 96       	adiw	r24, 0x0b	; 11
     722:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
		uart_puts("\r\n");
     726:	8b e7       	ldi	r24, 0x7B	; 123
     728:	91 e0       	ldi	r25, 0x01	; 1
     72a:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
		
		// Update the LCD
		lcd_gotoxy(1, 1);
     72e:	61 e0       	ldi	r22, 0x01	; 1
     730:	81 e0       	ldi	r24, 0x01	; 1
     732:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
		lcd_puts("   ");
     736:	86 eb       	ldi	r24, 0xB6	; 182
     738:	91 e0       	ldi	r25, 0x01	; 1
     73a:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
		lcd_gotoxy(1, 1);
     73e:	61 e0       	ldi	r22, 0x01	; 1
     740:	81 e0       	ldi	r24, 0x01	; 1
     742:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
		lcd_puts(temp_str);
     746:	ce 01       	movw	r24, r28
     748:	0b 96       	adiw	r24, 0x0b	; 11
     74a:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
		lcd_gotoxy(4, 1);
     74e:	61 e0       	ldi	r22, 0x01	; 1
     750:	84 e0       	ldi	r24, 0x04	; 4
     752:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
		lcd_puts("%");
     756:	8a eb       	ldi	r24, 0xBA	; 186
     758:	91 e0       	ldi	r25, 0x01	; 1
     75a:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
		state = STATE_GET_TIME;
     75e:	86 e0       	ldi	r24, 0x06	; 6
     760:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
		break;
     764:	23 c1       	rjmp	.+582    	; 0x9ac <__stack+0xad>
		
	case STATE_TOGGLE_SPRNKL:
		if (adc_moist < 80) {
     766:	80 91 e6 01 	lds	r24, 0x01E6	; 0x8001e6 <adc_moist>
     76a:	90 91 e7 01 	lds	r25, 0x01E7	; 0x8001e7 <adc_moist+0x1>
     76e:	80 35       	cpi	r24, 0x50	; 80
     770:	91 05       	cpc	r25, r1
     772:	50 f4       	brcc	.+20     	; 0x788 <__vector_13+0x2b8>
			GPIO_write_high(&PORTD, SPRNKL_PIN);
     774:	62 e0       	ldi	r22, 0x02	; 2
     776:	8b e2       	ldi	r24, 0x2B	; 43
     778:	90 e0       	ldi	r25, 0x00	; 0
     77a:	0e 94 74 00 	call	0xe8	; 0xe8 <GPIO_write_high>
			uart_puts("Water ON\r\n");
     77e:	8c eb       	ldi	r24, 0xBC	; 188
     780:	91 e0       	ldi	r25, 0x01	; 1
     782:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
     786:	05 c0       	rjmp	.+10     	; 0x792 <__vector_13+0x2c2>
		}
		else {
			GPIO_write_low(&PORTD, SPRNKL_PIN);
     788:	62 e0       	ldi	r22, 0x02	; 2
     78a:	8b e2       	ldi	r24, 0x2B	; 43
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	0e 94 67 00 	call	0xce	; 0xce <GPIO_write_low>
		}
		state = STATE_IDLE;
     792:	81 e0       	ldi	r24, 0x01	; 1
     794:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
		break;
     798:	09 c1       	rjmp	.+530    	; 0x9ac <__stack+0xad>
	
	case STATE_GET_TIME:
		err = twi_start((0x68<<1) + TWI_WRITE);		// starting communication with slave
     79a:	80 ed       	ldi	r24, 0xD0	; 208
     79c:	0e 94 fe 04 	call	0x9fc	; 0x9fc <twi_start>
		if (err == 0){								// device is accessible
     7a0:	81 11       	cpse	r24, r1
     7a2:	02 c0       	rjmp	.+4      	; 0x7a8 <__vector_13+0x2d8>
			twi_write(0x00);						// sending message to slave
     7a4:	0e 94 1b 05 	call	0xa36	; 0xa36 <twi_write>
		}
	
		err = twi_start((0x68<<1) + TWI_READ);		// starting communication with master
     7a8:	81 ed       	ldi	r24, 0xD1	; 209
     7aa:	0e 94 fe 04 	call	0x9fc	; 0x9fc <twi_start>
		if (err == 0){
     7ae:	81 11       	cpse	r24, r1
     7b0:	86 c0       	rjmp	.+268    	; 0x8be <__DATA_REGION_LENGTH__+0xbe>
			lcd_gotoxy(0, 0);
     7b2:	60 e0       	ldi	r22, 0x00	; 0
     7b4:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
			lcd_puts("00:00:00");
     7b8:	85 e6       	ldi	r24, 0x65	; 101
     7ba:	91 e0       	ldi	r25, 0x01	; 1
     7bc:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
		
			seconds = twi_read_ack();
     7c0:	0e 94 25 05 	call	0xa4a	; 0xa4a <twi_read_ack>
			seconds_1 = (seconds & 0b00001111);			// getting first digit of seconds
     7c4:	98 2f       	mov	r25, r24
     7c6:	9f 70       	andi	r25, 0x0F	; 15
			seconds_2 = ((seconds >> 4) & 0b00000111);		// getting second digit of seconds
     7c8:	82 95       	swap	r24
     7ca:	8f 70       	andi	r24, 0x0F	; 15
     7cc:	87 70       	andi	r24, 0x07	; 7
     7ce:	80 93 e2 01 	sts	0x01E2, r24	; 0x8001e2 <seconds_2.2293>
     7d2:	4a e0       	ldi	r20, 0x0A	; 10
     7d4:	be 01       	movw	r22, r28
     7d6:	6d 5f       	subi	r22, 0xFD	; 253
     7d8:	7f 4f       	sbci	r23, 0xFF	; 255
     7da:	89 2f       	mov	r24, r25
     7dc:	90 e0       	ldi	r25, 0x00	; 0
     7de:	0e 94 57 08 	call	0x10ae	; 0x10ae <__itoa_ncheck>
			itoa(seconds_1, lcd_string, 10);
			lcd_gotoxy(7, 0);
     7e2:	60 e0       	ldi	r22, 0x00	; 0
     7e4:	87 e0       	ldi	r24, 0x07	; 7
     7e6:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
			lcd_puts(lcd_string);
     7ea:	ce 01       	movw	r24, r28
     7ec:	03 96       	adiw	r24, 0x03	; 3
     7ee:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
			itoa(seconds_2, lcd_string, 10);
     7f2:	80 91 e2 01 	lds	r24, 0x01E2	; 0x8001e2 <seconds_2.2293>
     7f6:	4a e0       	ldi	r20, 0x0A	; 10
     7f8:	be 01       	movw	r22, r28
     7fa:	6d 5f       	subi	r22, 0xFD	; 253
     7fc:	7f 4f       	sbci	r23, 0xFF	; 255
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	0e 94 57 08 	call	0x10ae	; 0x10ae <__itoa_ncheck>
			lcd_gotoxy(6, 0);
     804:	60 e0       	ldi	r22, 0x00	; 0
     806:	86 e0       	ldi	r24, 0x06	; 6
     808:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
			lcd_puts(lcd_string);
     80c:	ce 01       	movw	r24, r28
     80e:	03 96       	adiw	r24, 0x03	; 3
     810:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
		
			minutes = twi_read_ack();
     814:	0e 94 25 05 	call	0xa4a	; 0xa4a <twi_read_ack>
			minutes_1 = minutes & 0b00001111;
     818:	98 2f       	mov	r25, r24
     81a:	9f 70       	andi	r25, 0x0F	; 15
			minutes_2 = minutes >> 4 & 0b00000111;
     81c:	82 95       	swap	r24
     81e:	8f 70       	andi	r24, 0x0F	; 15
     820:	87 70       	andi	r24, 0x07	; 7
     822:	80 93 e1 01 	sts	0x01E1, r24	; 0x8001e1 <minutes_2.2296>
     826:	4a e0       	ldi	r20, 0x0A	; 10
     828:	be 01       	movw	r22, r28
     82a:	6d 5f       	subi	r22, 0xFD	; 253
     82c:	7f 4f       	sbci	r23, 0xFF	; 255
     82e:	89 2f       	mov	r24, r25
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	0e 94 57 08 	call	0x10ae	; 0x10ae <__itoa_ncheck>
			itoa(minutes_1, lcd_string, 10);
			lcd_gotoxy(4, 0);
     836:	60 e0       	ldi	r22, 0x00	; 0
     838:	84 e0       	ldi	r24, 0x04	; 4
     83a:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
			lcd_puts(lcd_string);
     83e:	ce 01       	movw	r24, r28
     840:	03 96       	adiw	r24, 0x03	; 3
     842:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
			itoa(minutes_2, lcd_string, 10);
     846:	80 91 e1 01 	lds	r24, 0x01E1	; 0x8001e1 <minutes_2.2296>
     84a:	4a e0       	ldi	r20, 0x0A	; 10
     84c:	be 01       	movw	r22, r28
     84e:	6d 5f       	subi	r22, 0xFD	; 253
     850:	7f 4f       	sbci	r23, 0xFF	; 255
     852:	90 e0       	ldi	r25, 0x00	; 0
     854:	0e 94 57 08 	call	0x10ae	; 0x10ae <__itoa_ncheck>
			lcd_gotoxy(3, 0);
     858:	60 e0       	ldi	r22, 0x00	; 0
     85a:	83 e0       	ldi	r24, 0x03	; 3
     85c:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
			lcd_puts(lcd_string);
     860:	ce 01       	movw	r24, r28
     862:	03 96       	adiw	r24, 0x03	; 3
     864:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
		
			hours = twi_read_ack();
     868:	0e 94 25 05 	call	0xa4a	; 0xa4a <twi_read_ack>
			hours_1 = hours & 0b00001111;
     86c:	98 2f       	mov	r25, r24
     86e:	9f 70       	andi	r25, 0x0F	; 15
			hours_2 = hours >> 4 & 0b00000011;
     870:	82 95       	swap	r24
     872:	8f 70       	andi	r24, 0x0F	; 15
     874:	83 70       	andi	r24, 0x03	; 3
     876:	80 93 e0 01 	sts	0x01E0, r24	; 0x8001e0 <__data_end>
     87a:	4a e0       	ldi	r20, 0x0A	; 10
     87c:	be 01       	movw	r22, r28
     87e:	6d 5f       	subi	r22, 0xFD	; 253
     880:	7f 4f       	sbci	r23, 0xFF	; 255
     882:	89 2f       	mov	r24, r25
     884:	90 e0       	ldi	r25, 0x00	; 0
     886:	0e 94 57 08 	call	0x10ae	; 0x10ae <__itoa_ncheck>
			itoa(hours_1, lcd_string, 10);
			lcd_gotoxy(1, 0);
     88a:	60 e0       	ldi	r22, 0x00	; 0
     88c:	81 e0       	ldi	r24, 0x01	; 1
     88e:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
			lcd_puts(lcd_string);
     892:	ce 01       	movw	r24, r28
     894:	03 96       	adiw	r24, 0x03	; 3
     896:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
			itoa(hours_2, lcd_string, 10);
     89a:	80 91 e0 01 	lds	r24, 0x01E0	; 0x8001e0 <__data_end>
     89e:	4a e0       	ldi	r20, 0x0A	; 10
     8a0:	be 01       	movw	r22, r28
     8a2:	6d 5f       	subi	r22, 0xFD	; 253
     8a4:	7f 4f       	sbci	r23, 0xFF	; 255
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	0e 94 57 08 	call	0x10ae	; 0x10ae <__itoa_ncheck>
			lcd_gotoxy(0, 0);
     8ac:	60 e0       	ldi	r22, 0x00	; 0
     8ae:	80 e0       	ldi	r24, 0x00	; 0
     8b0:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
			lcd_puts(lcd_string);
     8b4:	ce 01       	movw	r24, r28
     8b6:	03 96       	adiw	r24, 0x03	; 3
     8b8:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
     8bc:	04 c0       	rjmp	.+8      	; 0x8c6 <__DATA_REGION_LENGTH__+0xc6>
		}
		else {
			uart_puts("Device not found.\r\n");
     8be:	8e e7       	ldi	r24, 0x7E	; 126
     8c0:	91 e0       	ldi	r25, 0x01	; 1
     8c2:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
		}
		
		if (counter == 0) {
     8c6:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     8ca:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     8ce:	89 2b       	or	r24, r25
     8d0:	21 f4       	brne	.+8      	; 0x8da <__DATA_REGION_LENGTH__+0xda>
			state = STATE_GET_LIGHT;
     8d2:	87 e0       	ldi	r24, 0x07	; 7
     8d4:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
     8d8:	69 c0       	rjmp	.+210    	; 0x9ac <__stack+0xad>
		}
		else {
			state = STATE_IDLE;
     8da:	81 e0       	ldi	r24, 0x01	; 1
     8dc:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
     8e0:	65 c0       	rjmp	.+202    	; 0x9ac <__stack+0xad>
		}
		break;
		
	case STATE_GET_LIGHT:
		raw_value = readADC1();
     8e2:	0e 94 44 02 	call	0x488	; 0x488 <readADC1>
     8e6:	90 93 e4 01 	sts	0x01E4, r25	; 0x8001e4 <raw_value.2304+0x1>
     8ea:	80 93 e3 01 	sts	0x01E3, r24	; 0x8001e3 <raw_value.2304>
		
		if (raw_value > day_val) {
     8ee:	85 36       	cpi	r24, 0x65	; 101
     8f0:	91 05       	cpc	r25, r1
     8f2:	30 f0       	brcs	.+12     	; 0x900 <__stack+0x1>
			raw_value = day_val;
     8f4:	84 e6       	ldi	r24, 0x64	; 100
     8f6:	90 e0       	ldi	r25, 0x00	; 0
     8f8:	90 93 e4 01 	sts	0x01E4, r25	; 0x8001e4 <raw_value.2304+0x1>
     8fc:	80 93 e3 01 	sts	0x01E3, r24	; 0x8001e3 <raw_value.2304>
     900:	4a e0       	ldi	r20, 0x0A	; 10
     902:	be 01       	movw	r22, r28
     904:	65 5f       	subi	r22, 0xF5	; 245
     906:	7f 4f       	sbci	r23, 0xFF	; 255
     908:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <raw_value.2304>
     90c:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <raw_value.2304+0x1>
     910:	0e 94 57 08 	call	0x10ae	; 0x10ae <__itoa_ncheck>
		}
		
		itoa(raw_value, temp_str, 10);
		adc_light = raw_value;
     914:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <raw_value.2304>
     918:	90 91 e4 01 	lds	r25, 0x01E4	; 0x8001e4 <raw_value.2304+0x1>
     91c:	90 93 64 01 	sts	0x0164, r25	; 0x800164 <adc_light+0x1>
     920:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <adc_light>
		
		uart_puts("Light value: ");
     924:	87 ec       	ldi	r24, 0xC7	; 199
     926:	91 e0       	ldi	r25, 0x01	; 1
     928:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
		uart_puts(temp_str);
     92c:	ce 01       	movw	r24, r28
     92e:	0b 96       	adiw	r24, 0x0b	; 11
     930:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
		uart_puts("\r\n");
     934:	8b e7       	ldi	r24, 0x7B	; 123
     936:	91 e0       	ldi	r25, 0x01	; 1
     938:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
		
		// Update the LCD
		lcd_gotoxy(11, 1);
     93c:	61 e0       	ldi	r22, 0x01	; 1
     93e:	8b e0       	ldi	r24, 0x0B	; 11
     940:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
		lcd_puts("   ");
     944:	86 eb       	ldi	r24, 0xB6	; 182
     946:	91 e0       	ldi	r25, 0x01	; 1
     948:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
		lcd_gotoxy(11, 1);
     94c:	61 e0       	ldi	r22, 0x01	; 1
     94e:	8b e0       	ldi	r24, 0x0B	; 11
     950:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
		lcd_puts(temp_str);
     954:	ce 01       	movw	r24, r28
     956:	0b 96       	adiw	r24, 0x0b	; 11
     958:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
		lcd_gotoxy(14, 1);
     95c:	61 e0       	ldi	r22, 0x01	; 1
     95e:	8e e0       	ldi	r24, 0x0E	; 14
     960:	0e 94 02 01 	call	0x204	; 0x204 <lcd_gotoxy>
		lcd_puts("%");
     964:	8a eb       	ldi	r24, 0xBA	; 186
     966:	91 e0       	ldi	r25, 0x01	; 1
     968:	0e 94 14 01 	call	0x228	; 0x228 <lcd_puts>
		state = STATE_TOGGLE_BULB;
     96c:	88 e0       	ldi	r24, 0x08	; 8
     96e:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
		break;
     972:	1c c0       	rjmp	.+56     	; 0x9ac <__stack+0xad>
		
	case STATE_TOGGLE_BULB:
		if (adc_light < 60) {
     974:	80 91 63 01 	lds	r24, 0x0163	; 0x800163 <adc_light>
     978:	90 91 64 01 	lds	r25, 0x0164	; 0x800164 <adc_light+0x1>
     97c:	cc 97       	sbiw	r24, 0x3c	; 60
     97e:	50 f4       	brcc	.+20     	; 0x994 <__stack+0x95>
			GPIO_write_high(&PORTB, BULB_PIN);
     980:	62 e0       	ldi	r22, 0x02	; 2
     982:	85 e2       	ldi	r24, 0x25	; 37
     984:	90 e0       	ldi	r25, 0x00	; 0
     986:	0e 94 74 00 	call	0xe8	; 0xe8 <GPIO_write_high>
			uart_puts("Light ON\r\n");
     98a:	85 ed       	ldi	r24, 0xD5	; 213
     98c:	91 e0       	ldi	r25, 0x01	; 1
     98e:	0e 94 c1 05 	call	0xb82	; 0xb82 <uart_puts>
     992:	05 c0       	rjmp	.+10     	; 0x99e <__stack+0x9f>
		}
		else {
			GPIO_write_low(&PORTB, BULB_PIN);
     994:	62 e0       	ldi	r22, 0x02	; 2
     996:	85 e2       	ldi	r24, 0x25	; 37
     998:	90 e0       	ldi	r25, 0x00	; 0
     99a:	0e 94 67 00 	call	0xce	; 0xce <GPIO_write_low>
		}
		state = STATE_TOGGLE_VENT;
     99e:	83 e0       	ldi	r24, 0x03	; 3
     9a0:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
		break;
     9a4:	03 c0       	rjmp	.+6      	; 0x9ac <__stack+0xad>
	
	default:
		state = STATE_IDLE;
     9a6:	81 e0       	ldi	r24, 0x01	; 1
     9a8:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <state.2285>
		break;
	}
	// Else do nothing and exit the ISR
     9ac:	2d 96       	adiw	r28, 0x0d	; 13
     9ae:	0f b6       	in	r0, 0x3f	; 63
     9b0:	f8 94       	cli
     9b2:	de bf       	out	0x3e, r29	; 62
     9b4:	0f be       	out	0x3f, r0	; 63
     9b6:	cd bf       	out	0x3d, r28	; 61
     9b8:	df 91       	pop	r29
     9ba:	cf 91       	pop	r28
     9bc:	ff 91       	pop	r31
     9be:	ef 91       	pop	r30
     9c0:	bf 91       	pop	r27
     9c2:	af 91       	pop	r26
     9c4:	9f 91       	pop	r25
     9c6:	8f 91       	pop	r24
     9c8:	7f 91       	pop	r23
     9ca:	6f 91       	pop	r22
     9cc:	5f 91       	pop	r21
     9ce:	4f 91       	pop	r20
     9d0:	3f 91       	pop	r19
     9d2:	2f 91       	pop	r18
     9d4:	0f 90       	pop	r0
     9d6:	0f be       	out	0x3f, r0	; 63
     9d8:	0f 90       	pop	r0
     9da:	1f 90       	pop	r1
     9dc:	18 95       	reti

000009de <twi_init>:
 * Returns:  none
 **********************************************************************/
void twi_init(void)
{
    /* Enable internal pull-up resistors */
    DDR(TWI_PORT) &= ~(_BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN));
     9de:	87 b1       	in	r24, 0x07	; 7
     9e0:	8f 7c       	andi	r24, 0xCF	; 207
     9e2:	87 b9       	out	0x07, r24	; 7
    TWI_PORT |= _BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN);
     9e4:	88 b1       	in	r24, 0x08	; 8
     9e6:	80 63       	ori	r24, 0x30	; 48
     9e8:	88 b9       	out	0x08, r24	; 8

    /* Set SCL frequency */
    TWSR &= ~(_BV(TWPS1) | _BV(TWPS0));
     9ea:	e9 eb       	ldi	r30, 0xB9	; 185
     9ec:	f0 e0       	ldi	r31, 0x00	; 0
     9ee:	80 81       	ld	r24, Z
     9f0:	8c 7f       	andi	r24, 0xFC	; 252
     9f2:	80 83       	st	Z, r24
    TWBR = TWI_BIT_RATE_REG;
     9f4:	88 e9       	ldi	r24, 0x98	; 152
     9f6:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
     9fa:	08 95       	ret

000009fc <twi_start>:
uint8_t twi_start(uint8_t slave_address)
{
    uint8_t twi_response;

    /* Generate start condition on TWI bus */
    TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN);
     9fc:	94 ea       	ldi	r25, 0xA4	; 164
     9fe:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    while ((TWCR & _BV(TWINT)) == 0);
     a02:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     a06:	99 23       	and	r25, r25
     a08:	e4 f7       	brge	.-8      	; 0xa02 <twi_start+0x6>

    /* Send SLA+R or SLA+W frame on TWI bus */
    TWDR = slave_address;
     a0a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
    TWCR = _BV(TWINT) | _BV(TWEN);
     a0e:	84 e8       	ldi	r24, 0x84	; 132
     a10:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    while ((TWCR & _BV(TWINT)) == 0);
     a14:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     a18:	88 23       	and	r24, r24
     a1a:	e4 f7       	brge	.-8      	; 0xa14 <twi_start+0x18>

    /* Check TWI Status Register and mask TWI prescaler bits */
    twi_response = TWSR & 0xf8;
     a1c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     a20:	88 7f       	andi	r24, 0xF8	; 248

    /* Status Code 0x18: SLA+W has been transmitted and ACK received
                   0x40: SLA+R has been transmitted and ACK received */
    if (twi_response == 0x18 || twi_response == 0x40)
     a22:	88 31       	cpi	r24, 0x18	; 24
     a24:	21 f0       	breq	.+8      	; 0xa2e <twi_start+0x32>
     a26:	80 34       	cpi	r24, 0x40	; 64
     a28:	21 f4       	brne	.+8      	; 0xa32 <twi_start+0x36>
    {
        return 0;   /* Slave device accessible */
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	08 95       	ret
     a2e:	80 e0       	ldi	r24, 0x00	; 0
     a30:	08 95       	ret
    }
    else
    {
        return 1;   /* Failed to access slave device */
     a32:	81 e0       	ldi	r24, 0x01	; 1
    }
}
     a34:	08 95       	ret

00000a36 <twi_write>:
 * Input:    data Byte to be transmitted
 * Returns:  none
 **********************************************************************/
void twi_write(uint8_t data)
{
    TWDR = data;
     a36:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
    TWCR = _BV(TWINT) | _BV(TWEN);
     a3a:	84 e8       	ldi	r24, 0x84	; 132
     a3c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

    while ((TWCR & _BV(TWINT)) == 0);
     a40:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     a44:	88 23       	and	r24, r24
     a46:	e4 f7       	brge	.-8      	; 0xa40 <twi_write+0xa>
}
     a48:	08 95       	ret

00000a4a <twi_read_ack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by ACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_ack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWEA);
     a4a:	84 ec       	ldi	r24, 0xC4	; 196
     a4c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

    while ((TWCR & _BV(TWINT)) == 0);
     a50:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     a54:	88 23       	and	r24, r24
     a56:	e4 f7       	brge	.-8      	; 0xa50 <twi_read_ack+0x6>
    return (TWDR);
     a58:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
}
     a5c:	08 95       	ret

00000a5e <twi_read_nack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by NACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_nack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN);
     a5e:	84 e8       	ldi	r24, 0x84	; 132
     a60:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

    while ((TWCR & _BV(TWINT)) == 0);
     a64:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     a68:	88 23       	and	r24, r24
     a6a:	e4 f7       	brge	.-8      	; 0xa64 <twi_read_nack+0x6>
    return (TWDR);
     a6c:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
}
     a70:	08 95       	ret

00000a72 <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
     a72:	1f 92       	push	r1
     a74:	0f 92       	push	r0
     a76:	0f b6       	in	r0, 0x3f	; 63
     a78:	0f 92       	push	r0
     a7a:	11 24       	eor	r1, r1
     a7c:	2f 93       	push	r18
     a7e:	8f 93       	push	r24
     a80:	9f 93       	push	r25
     a82:	ef 93       	push	r30
     a84:	ff 93       	push	r31
     a86:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     a8a:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
     a8e:	8c 71       	andi	r24, 0x1C	; 28
     a90:	e0 91 ea 01 	lds	r30, 0x01EA	; 0x8001ea <UART_RxHead>
     a94:	ef 5f       	subi	r30, 0xFF	; 255
     a96:	ef 71       	andi	r30, 0x1F	; 31
     a98:	90 91 e9 01 	lds	r25, 0x01E9	; 0x8001e9 <UART_RxTail>
     a9c:	e9 17       	cp	r30, r25
     a9e:	39 f0       	breq	.+14     	; 0xaae <__vector_18+0x3c>
     aa0:	e0 93 ea 01 	sts	0x01EA, r30	; 0x8001ea <UART_RxHead>
     aa4:	f0 e0       	ldi	r31, 0x00	; 0
     aa6:	e3 51       	subi	r30, 0x13	; 19
     aa8:	fe 4f       	sbci	r31, 0xFE	; 254
     aaa:	20 83       	st	Z, r18
     aac:	01 c0       	rjmp	.+2      	; 0xab0 <__vector_18+0x3e>
     aae:	82 e0       	ldi	r24, 0x02	; 2
     ab0:	90 91 e8 01 	lds	r25, 0x01E8	; 0x8001e8 <UART_LastRxError>
     ab4:	89 2b       	or	r24, r25
     ab6:	80 93 e8 01 	sts	0x01E8, r24	; 0x8001e8 <UART_LastRxError>
     aba:	ff 91       	pop	r31
     abc:	ef 91       	pop	r30
     abe:	9f 91       	pop	r25
     ac0:	8f 91       	pop	r24
     ac2:	2f 91       	pop	r18
     ac4:	0f 90       	pop	r0
     ac6:	0f be       	out	0x3f, r0	; 63
     ac8:	0f 90       	pop	r0
     aca:	1f 90       	pop	r1
     acc:	18 95       	reti

00000ace <__vector_19>:
     ace:	1f 92       	push	r1
     ad0:	0f 92       	push	r0
     ad2:	0f b6       	in	r0, 0x3f	; 63
     ad4:	0f 92       	push	r0
     ad6:	11 24       	eor	r1, r1
     ad8:	8f 93       	push	r24
     ada:	9f 93       	push	r25
     adc:	ef 93       	push	r30
     ade:	ff 93       	push	r31
     ae0:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <UART_TxHead>
     ae4:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <UART_TxTail>
     ae8:	98 17       	cp	r25, r24
     aea:	69 f0       	breq	.+26     	; 0xb06 <__vector_19+0x38>
     aec:	e0 91 eb 01 	lds	r30, 0x01EB	; 0x8001eb <UART_TxTail>
     af0:	ef 5f       	subi	r30, 0xFF	; 255
     af2:	ef 71       	andi	r30, 0x1F	; 31
     af4:	e0 93 eb 01 	sts	0x01EB, r30	; 0x8001eb <UART_TxTail>
     af8:	f0 e0       	ldi	r31, 0x00	; 0
     afa:	e3 5f       	subi	r30, 0xF3	; 243
     afc:	fd 4f       	sbci	r31, 0xFD	; 253
     afe:	80 81       	ld	r24, Z
     b00:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
     b04:	05 c0       	rjmp	.+10     	; 0xb10 <__vector_19+0x42>
     b06:	e1 ec       	ldi	r30, 0xC1	; 193
     b08:	f0 e0       	ldi	r31, 0x00	; 0
     b0a:	80 81       	ld	r24, Z
     b0c:	8f 7d       	andi	r24, 0xDF	; 223
     b0e:	80 83       	st	Z, r24
     b10:	ff 91       	pop	r31
     b12:	ef 91       	pop	r30
     b14:	9f 91       	pop	r25
     b16:	8f 91       	pop	r24
     b18:	0f 90       	pop	r0
     b1a:	0f be       	out	0x3f, r0	; 63
     b1c:	0f 90       	pop	r0
     b1e:	1f 90       	pop	r1
     b20:	18 95       	reti

00000b22 <uart_init>:
     b22:	10 92 ec 01 	sts	0x01EC, r1	; 0x8001ec <UART_TxHead>
     b26:	10 92 eb 01 	sts	0x01EB, r1	; 0x8001eb <UART_TxTail>
     b2a:	10 92 ea 01 	sts	0x01EA, r1	; 0x8001ea <UART_RxHead>
     b2e:	10 92 e9 01 	sts	0x01E9, r1	; 0x8001e9 <UART_RxTail>
     b32:	28 2f       	mov	r18, r24
     b34:	39 2f       	mov	r19, r25
     b36:	33 23       	and	r19, r19
     b38:	1c f4       	brge	.+6      	; 0xb40 <uart_init+0x1e>
     b3a:	22 e0       	ldi	r18, 0x02	; 2
     b3c:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     b40:	90 78       	andi	r25, 0x80	; 128
     b42:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
     b46:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
     b4a:	88 e9       	ldi	r24, 0x98	; 152
     b4c:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
     b50:	86 e0       	ldi	r24, 0x06	; 6
     b52:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
     b56:	08 95       	ret

00000b58 <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
     b58:	20 91 ec 01 	lds	r18, 0x01EC	; 0x8001ec <UART_TxHead>
     b5c:	2f 5f       	subi	r18, 0xFF	; 255
     b5e:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
     b60:	90 91 eb 01 	lds	r25, 0x01EB	; 0x8001eb <UART_TxTail>
     b64:	29 17       	cp	r18, r25
     b66:	e1 f3       	breq	.-8      	; 0xb60 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
     b68:	e2 2f       	mov	r30, r18
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	e3 5f       	subi	r30, 0xF3	; 243
     b6e:	fd 4f       	sbci	r31, 0xFD	; 253
     b70:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
     b72:	20 93 ec 01 	sts	0x01EC, r18	; 0x8001ec <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
     b76:	e1 ec       	ldi	r30, 0xC1	; 193
     b78:	f0 e0       	ldi	r31, 0x00	; 0
     b7a:	80 81       	ld	r24, Z
     b7c:	80 62       	ori	r24, 0x20	; 32
     b7e:	80 83       	st	Z, r24
     b80:	08 95       	ret

00000b82 <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
     b82:	cf 93       	push	r28
     b84:	df 93       	push	r29
     b86:	ec 01       	movw	r28, r24
    while (*s)
     b88:	03 c0       	rjmp	.+6      	; 0xb90 <uart_puts+0xe>
        uart_putc(*s++);
     b8a:	21 96       	adiw	r28, 0x01	; 1
     b8c:	0e 94 ac 05 	call	0xb58	; 0xb58 <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
     b90:	88 81       	ld	r24, Y
     b92:	81 11       	cpse	r24, r1
     b94:	fa cf       	rjmp	.-12     	; 0xb8a <uart_puts+0x8>
        uart_putc(*s++);
}/* uart_puts */
     b96:	df 91       	pop	r29
     b98:	cf 91       	pop	r28
     b9a:	08 95       	ret

00000b9c <__subsf3>:
     b9c:	50 58       	subi	r21, 0x80	; 128

00000b9e <__addsf3>:
     b9e:	bb 27       	eor	r27, r27
     ba0:	aa 27       	eor	r26, r26
     ba2:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__addsf3x>
     ba6:	0c 94 30 07 	jmp	0xe60	; 0xe60 <__fp_round>
     baa:	0e 94 22 07 	call	0xe44	; 0xe44 <__fp_pscA>
     bae:	38 f0       	brcs	.+14     	; 0xbbe <__addsf3+0x20>
     bb0:	0e 94 29 07 	call	0xe52	; 0xe52 <__fp_pscB>
     bb4:	20 f0       	brcs	.+8      	; 0xbbe <__addsf3+0x20>
     bb6:	39 f4       	brne	.+14     	; 0xbc6 <__addsf3+0x28>
     bb8:	9f 3f       	cpi	r25, 0xFF	; 255
     bba:	19 f4       	brne	.+6      	; 0xbc2 <__addsf3+0x24>
     bbc:	26 f4       	brtc	.+8      	; 0xbc6 <__addsf3+0x28>
     bbe:	0c 94 1f 07 	jmp	0xe3e	; 0xe3e <__fp_nan>
     bc2:	0e f4       	brtc	.+2      	; 0xbc6 <__addsf3+0x28>
     bc4:	e0 95       	com	r30
     bc6:	e7 fb       	bst	r30, 7
     bc8:	0c 94 19 07 	jmp	0xe32	; 0xe32 <__fp_inf>

00000bcc <__addsf3x>:
     bcc:	e9 2f       	mov	r30, r25
     bce:	0e 94 41 07 	call	0xe82	; 0xe82 <__fp_split3>
     bd2:	58 f3       	brcs	.-42     	; 0xbaa <__addsf3+0xc>
     bd4:	ba 17       	cp	r27, r26
     bd6:	62 07       	cpc	r22, r18
     bd8:	73 07       	cpc	r23, r19
     bda:	84 07       	cpc	r24, r20
     bdc:	95 07       	cpc	r25, r21
     bde:	20 f0       	brcs	.+8      	; 0xbe8 <__addsf3x+0x1c>
     be0:	79 f4       	brne	.+30     	; 0xc00 <__addsf3x+0x34>
     be2:	a6 f5       	brtc	.+104    	; 0xc4c <__addsf3x+0x80>
     be4:	0c 94 63 07 	jmp	0xec6	; 0xec6 <__fp_zero>
     be8:	0e f4       	brtc	.+2      	; 0xbec <__addsf3x+0x20>
     bea:	e0 95       	com	r30
     bec:	0b 2e       	mov	r0, r27
     bee:	ba 2f       	mov	r27, r26
     bf0:	a0 2d       	mov	r26, r0
     bf2:	0b 01       	movw	r0, r22
     bf4:	b9 01       	movw	r22, r18
     bf6:	90 01       	movw	r18, r0
     bf8:	0c 01       	movw	r0, r24
     bfa:	ca 01       	movw	r24, r20
     bfc:	a0 01       	movw	r20, r0
     bfe:	11 24       	eor	r1, r1
     c00:	ff 27       	eor	r31, r31
     c02:	59 1b       	sub	r21, r25
     c04:	99 f0       	breq	.+38     	; 0xc2c <__addsf3x+0x60>
     c06:	59 3f       	cpi	r21, 0xF9	; 249
     c08:	50 f4       	brcc	.+20     	; 0xc1e <__addsf3x+0x52>
     c0a:	50 3e       	cpi	r21, 0xE0	; 224
     c0c:	68 f1       	brcs	.+90     	; 0xc68 <__addsf3x+0x9c>
     c0e:	1a 16       	cp	r1, r26
     c10:	f0 40       	sbci	r31, 0x00	; 0
     c12:	a2 2f       	mov	r26, r18
     c14:	23 2f       	mov	r18, r19
     c16:	34 2f       	mov	r19, r20
     c18:	44 27       	eor	r20, r20
     c1a:	58 5f       	subi	r21, 0xF8	; 248
     c1c:	f3 cf       	rjmp	.-26     	; 0xc04 <__addsf3x+0x38>
     c1e:	46 95       	lsr	r20
     c20:	37 95       	ror	r19
     c22:	27 95       	ror	r18
     c24:	a7 95       	ror	r26
     c26:	f0 40       	sbci	r31, 0x00	; 0
     c28:	53 95       	inc	r21
     c2a:	c9 f7       	brne	.-14     	; 0xc1e <__addsf3x+0x52>
     c2c:	7e f4       	brtc	.+30     	; 0xc4c <__addsf3x+0x80>
     c2e:	1f 16       	cp	r1, r31
     c30:	ba 0b       	sbc	r27, r26
     c32:	62 0b       	sbc	r22, r18
     c34:	73 0b       	sbc	r23, r19
     c36:	84 0b       	sbc	r24, r20
     c38:	ba f0       	brmi	.+46     	; 0xc68 <__addsf3x+0x9c>
     c3a:	91 50       	subi	r25, 0x01	; 1
     c3c:	a1 f0       	breq	.+40     	; 0xc66 <__addsf3x+0x9a>
     c3e:	ff 0f       	add	r31, r31
     c40:	bb 1f       	adc	r27, r27
     c42:	66 1f       	adc	r22, r22
     c44:	77 1f       	adc	r23, r23
     c46:	88 1f       	adc	r24, r24
     c48:	c2 f7       	brpl	.-16     	; 0xc3a <__addsf3x+0x6e>
     c4a:	0e c0       	rjmp	.+28     	; 0xc68 <__addsf3x+0x9c>
     c4c:	ba 0f       	add	r27, r26
     c4e:	62 1f       	adc	r22, r18
     c50:	73 1f       	adc	r23, r19
     c52:	84 1f       	adc	r24, r20
     c54:	48 f4       	brcc	.+18     	; 0xc68 <__addsf3x+0x9c>
     c56:	87 95       	ror	r24
     c58:	77 95       	ror	r23
     c5a:	67 95       	ror	r22
     c5c:	b7 95       	ror	r27
     c5e:	f7 95       	ror	r31
     c60:	9e 3f       	cpi	r25, 0xFE	; 254
     c62:	08 f0       	brcs	.+2      	; 0xc66 <__addsf3x+0x9a>
     c64:	b0 cf       	rjmp	.-160    	; 0xbc6 <__addsf3+0x28>
     c66:	93 95       	inc	r25
     c68:	88 0f       	add	r24, r24
     c6a:	08 f0       	brcs	.+2      	; 0xc6e <__addsf3x+0xa2>
     c6c:	99 27       	eor	r25, r25
     c6e:	ee 0f       	add	r30, r30
     c70:	97 95       	ror	r25
     c72:	87 95       	ror	r24
     c74:	08 95       	ret

00000c76 <__divsf3>:
     c76:	0e 94 4f 06 	call	0xc9e	; 0xc9e <__divsf3x>
     c7a:	0c 94 30 07 	jmp	0xe60	; 0xe60 <__fp_round>
     c7e:	0e 94 29 07 	call	0xe52	; 0xe52 <__fp_pscB>
     c82:	58 f0       	brcs	.+22     	; 0xc9a <__divsf3+0x24>
     c84:	0e 94 22 07 	call	0xe44	; 0xe44 <__fp_pscA>
     c88:	40 f0       	brcs	.+16     	; 0xc9a <__divsf3+0x24>
     c8a:	29 f4       	brne	.+10     	; 0xc96 <__divsf3+0x20>
     c8c:	5f 3f       	cpi	r21, 0xFF	; 255
     c8e:	29 f0       	breq	.+10     	; 0xc9a <__divsf3+0x24>
     c90:	0c 94 19 07 	jmp	0xe32	; 0xe32 <__fp_inf>
     c94:	51 11       	cpse	r21, r1
     c96:	0c 94 64 07 	jmp	0xec8	; 0xec8 <__fp_szero>
     c9a:	0c 94 1f 07 	jmp	0xe3e	; 0xe3e <__fp_nan>

00000c9e <__divsf3x>:
     c9e:	0e 94 41 07 	call	0xe82	; 0xe82 <__fp_split3>
     ca2:	68 f3       	brcs	.-38     	; 0xc7e <__divsf3+0x8>

00000ca4 <__divsf3_pse>:
     ca4:	99 23       	and	r25, r25
     ca6:	b1 f3       	breq	.-20     	; 0xc94 <__divsf3+0x1e>
     ca8:	55 23       	and	r21, r21
     caa:	91 f3       	breq	.-28     	; 0xc90 <__divsf3+0x1a>
     cac:	95 1b       	sub	r25, r21
     cae:	55 0b       	sbc	r21, r21
     cb0:	bb 27       	eor	r27, r27
     cb2:	aa 27       	eor	r26, r26
     cb4:	62 17       	cp	r22, r18
     cb6:	73 07       	cpc	r23, r19
     cb8:	84 07       	cpc	r24, r20
     cba:	38 f0       	brcs	.+14     	; 0xcca <__divsf3_pse+0x26>
     cbc:	9f 5f       	subi	r25, 0xFF	; 255
     cbe:	5f 4f       	sbci	r21, 0xFF	; 255
     cc0:	22 0f       	add	r18, r18
     cc2:	33 1f       	adc	r19, r19
     cc4:	44 1f       	adc	r20, r20
     cc6:	aa 1f       	adc	r26, r26
     cc8:	a9 f3       	breq	.-22     	; 0xcb4 <__divsf3_pse+0x10>
     cca:	35 d0       	rcall	.+106    	; 0xd36 <__divsf3_pse+0x92>
     ccc:	0e 2e       	mov	r0, r30
     cce:	3a f0       	brmi	.+14     	; 0xcde <__divsf3_pse+0x3a>
     cd0:	e0 e8       	ldi	r30, 0x80	; 128
     cd2:	32 d0       	rcall	.+100    	; 0xd38 <__divsf3_pse+0x94>
     cd4:	91 50       	subi	r25, 0x01	; 1
     cd6:	50 40       	sbci	r21, 0x00	; 0
     cd8:	e6 95       	lsr	r30
     cda:	00 1c       	adc	r0, r0
     cdc:	ca f7       	brpl	.-14     	; 0xcd0 <__divsf3_pse+0x2c>
     cde:	2b d0       	rcall	.+86     	; 0xd36 <__divsf3_pse+0x92>
     ce0:	fe 2f       	mov	r31, r30
     ce2:	29 d0       	rcall	.+82     	; 0xd36 <__divsf3_pse+0x92>
     ce4:	66 0f       	add	r22, r22
     ce6:	77 1f       	adc	r23, r23
     ce8:	88 1f       	adc	r24, r24
     cea:	bb 1f       	adc	r27, r27
     cec:	26 17       	cp	r18, r22
     cee:	37 07       	cpc	r19, r23
     cf0:	48 07       	cpc	r20, r24
     cf2:	ab 07       	cpc	r26, r27
     cf4:	b0 e8       	ldi	r27, 0x80	; 128
     cf6:	09 f0       	breq	.+2      	; 0xcfa <__divsf3_pse+0x56>
     cf8:	bb 0b       	sbc	r27, r27
     cfa:	80 2d       	mov	r24, r0
     cfc:	bf 01       	movw	r22, r30
     cfe:	ff 27       	eor	r31, r31
     d00:	93 58       	subi	r25, 0x83	; 131
     d02:	5f 4f       	sbci	r21, 0xFF	; 255
     d04:	3a f0       	brmi	.+14     	; 0xd14 <__divsf3_pse+0x70>
     d06:	9e 3f       	cpi	r25, 0xFE	; 254
     d08:	51 05       	cpc	r21, r1
     d0a:	78 f0       	brcs	.+30     	; 0xd2a <__divsf3_pse+0x86>
     d0c:	0c 94 19 07 	jmp	0xe32	; 0xe32 <__fp_inf>
     d10:	0c 94 64 07 	jmp	0xec8	; 0xec8 <__fp_szero>
     d14:	5f 3f       	cpi	r21, 0xFF	; 255
     d16:	e4 f3       	brlt	.-8      	; 0xd10 <__divsf3_pse+0x6c>
     d18:	98 3e       	cpi	r25, 0xE8	; 232
     d1a:	d4 f3       	brlt	.-12     	; 0xd10 <__divsf3_pse+0x6c>
     d1c:	86 95       	lsr	r24
     d1e:	77 95       	ror	r23
     d20:	67 95       	ror	r22
     d22:	b7 95       	ror	r27
     d24:	f7 95       	ror	r31
     d26:	9f 5f       	subi	r25, 0xFF	; 255
     d28:	c9 f7       	brne	.-14     	; 0xd1c <__divsf3_pse+0x78>
     d2a:	88 0f       	add	r24, r24
     d2c:	91 1d       	adc	r25, r1
     d2e:	96 95       	lsr	r25
     d30:	87 95       	ror	r24
     d32:	97 f9       	bld	r25, 7
     d34:	08 95       	ret
     d36:	e1 e0       	ldi	r30, 0x01	; 1
     d38:	66 0f       	add	r22, r22
     d3a:	77 1f       	adc	r23, r23
     d3c:	88 1f       	adc	r24, r24
     d3e:	bb 1f       	adc	r27, r27
     d40:	62 17       	cp	r22, r18
     d42:	73 07       	cpc	r23, r19
     d44:	84 07       	cpc	r24, r20
     d46:	ba 07       	cpc	r27, r26
     d48:	20 f0       	brcs	.+8      	; 0xd52 <__divsf3_pse+0xae>
     d4a:	62 1b       	sub	r22, r18
     d4c:	73 0b       	sbc	r23, r19
     d4e:	84 0b       	sbc	r24, r20
     d50:	ba 0b       	sbc	r27, r26
     d52:	ee 1f       	adc	r30, r30
     d54:	88 f7       	brcc	.-30     	; 0xd38 <__divsf3_pse+0x94>
     d56:	e0 95       	com	r30
     d58:	08 95       	ret

00000d5a <__fixunssfsi>:
     d5a:	0e 94 49 07 	call	0xe92	; 0xe92 <__fp_splitA>
     d5e:	88 f0       	brcs	.+34     	; 0xd82 <__fixunssfsi+0x28>
     d60:	9f 57       	subi	r25, 0x7F	; 127
     d62:	98 f0       	brcs	.+38     	; 0xd8a <__fixunssfsi+0x30>
     d64:	b9 2f       	mov	r27, r25
     d66:	99 27       	eor	r25, r25
     d68:	b7 51       	subi	r27, 0x17	; 23
     d6a:	b0 f0       	brcs	.+44     	; 0xd98 <__fixunssfsi+0x3e>
     d6c:	e1 f0       	breq	.+56     	; 0xda6 <__fixunssfsi+0x4c>
     d6e:	66 0f       	add	r22, r22
     d70:	77 1f       	adc	r23, r23
     d72:	88 1f       	adc	r24, r24
     d74:	99 1f       	adc	r25, r25
     d76:	1a f0       	brmi	.+6      	; 0xd7e <__fixunssfsi+0x24>
     d78:	ba 95       	dec	r27
     d7a:	c9 f7       	brne	.-14     	; 0xd6e <__fixunssfsi+0x14>
     d7c:	14 c0       	rjmp	.+40     	; 0xda6 <__fixunssfsi+0x4c>
     d7e:	b1 30       	cpi	r27, 0x01	; 1
     d80:	91 f0       	breq	.+36     	; 0xda6 <__fixunssfsi+0x4c>
     d82:	0e 94 63 07 	call	0xec6	; 0xec6 <__fp_zero>
     d86:	b1 e0       	ldi	r27, 0x01	; 1
     d88:	08 95       	ret
     d8a:	0c 94 63 07 	jmp	0xec6	; 0xec6 <__fp_zero>
     d8e:	67 2f       	mov	r22, r23
     d90:	78 2f       	mov	r23, r24
     d92:	88 27       	eor	r24, r24
     d94:	b8 5f       	subi	r27, 0xF8	; 248
     d96:	39 f0       	breq	.+14     	; 0xda6 <__fixunssfsi+0x4c>
     d98:	b9 3f       	cpi	r27, 0xF9	; 249
     d9a:	cc f3       	brlt	.-14     	; 0xd8e <__fixunssfsi+0x34>
     d9c:	86 95       	lsr	r24
     d9e:	77 95       	ror	r23
     da0:	67 95       	ror	r22
     da2:	b3 95       	inc	r27
     da4:	d9 f7       	brne	.-10     	; 0xd9c <__fixunssfsi+0x42>
     da6:	3e f4       	brtc	.+14     	; 0xdb6 <__fixunssfsi+0x5c>
     da8:	90 95       	com	r25
     daa:	80 95       	com	r24
     dac:	70 95       	com	r23
     dae:	61 95       	neg	r22
     db0:	7f 4f       	sbci	r23, 0xFF	; 255
     db2:	8f 4f       	sbci	r24, 0xFF	; 255
     db4:	9f 4f       	sbci	r25, 0xFF	; 255
     db6:	08 95       	ret

00000db8 <__floatunsisf>:
     db8:	e8 94       	clt
     dba:	09 c0       	rjmp	.+18     	; 0xdce <__floatsisf+0x12>

00000dbc <__floatsisf>:
     dbc:	97 fb       	bst	r25, 7
     dbe:	3e f4       	brtc	.+14     	; 0xdce <__floatsisf+0x12>
     dc0:	90 95       	com	r25
     dc2:	80 95       	com	r24
     dc4:	70 95       	com	r23
     dc6:	61 95       	neg	r22
     dc8:	7f 4f       	sbci	r23, 0xFF	; 255
     dca:	8f 4f       	sbci	r24, 0xFF	; 255
     dcc:	9f 4f       	sbci	r25, 0xFF	; 255
     dce:	99 23       	and	r25, r25
     dd0:	a9 f0       	breq	.+42     	; 0xdfc <__floatsisf+0x40>
     dd2:	f9 2f       	mov	r31, r25
     dd4:	96 e9       	ldi	r25, 0x96	; 150
     dd6:	bb 27       	eor	r27, r27
     dd8:	93 95       	inc	r25
     dda:	f6 95       	lsr	r31
     ddc:	87 95       	ror	r24
     dde:	77 95       	ror	r23
     de0:	67 95       	ror	r22
     de2:	b7 95       	ror	r27
     de4:	f1 11       	cpse	r31, r1
     de6:	f8 cf       	rjmp	.-16     	; 0xdd8 <__floatsisf+0x1c>
     de8:	fa f4       	brpl	.+62     	; 0xe28 <__floatsisf+0x6c>
     dea:	bb 0f       	add	r27, r27
     dec:	11 f4       	brne	.+4      	; 0xdf2 <__floatsisf+0x36>
     dee:	60 ff       	sbrs	r22, 0
     df0:	1b c0       	rjmp	.+54     	; 0xe28 <__floatsisf+0x6c>
     df2:	6f 5f       	subi	r22, 0xFF	; 255
     df4:	7f 4f       	sbci	r23, 0xFF	; 255
     df6:	8f 4f       	sbci	r24, 0xFF	; 255
     df8:	9f 4f       	sbci	r25, 0xFF	; 255
     dfa:	16 c0       	rjmp	.+44     	; 0xe28 <__floatsisf+0x6c>
     dfc:	88 23       	and	r24, r24
     dfe:	11 f0       	breq	.+4      	; 0xe04 <__floatsisf+0x48>
     e00:	96 e9       	ldi	r25, 0x96	; 150
     e02:	11 c0       	rjmp	.+34     	; 0xe26 <__floatsisf+0x6a>
     e04:	77 23       	and	r23, r23
     e06:	21 f0       	breq	.+8      	; 0xe10 <__floatsisf+0x54>
     e08:	9e e8       	ldi	r25, 0x8E	; 142
     e0a:	87 2f       	mov	r24, r23
     e0c:	76 2f       	mov	r23, r22
     e0e:	05 c0       	rjmp	.+10     	; 0xe1a <__floatsisf+0x5e>
     e10:	66 23       	and	r22, r22
     e12:	71 f0       	breq	.+28     	; 0xe30 <__floatsisf+0x74>
     e14:	96 e8       	ldi	r25, 0x86	; 134
     e16:	86 2f       	mov	r24, r22
     e18:	70 e0       	ldi	r23, 0x00	; 0
     e1a:	60 e0       	ldi	r22, 0x00	; 0
     e1c:	2a f0       	brmi	.+10     	; 0xe28 <__floatsisf+0x6c>
     e1e:	9a 95       	dec	r25
     e20:	66 0f       	add	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	88 1f       	adc	r24, r24
     e26:	da f7       	brpl	.-10     	; 0xe1e <__floatsisf+0x62>
     e28:	88 0f       	add	r24, r24
     e2a:	96 95       	lsr	r25
     e2c:	87 95       	ror	r24
     e2e:	97 f9       	bld	r25, 7
     e30:	08 95       	ret

00000e32 <__fp_inf>:
     e32:	97 f9       	bld	r25, 7
     e34:	9f 67       	ori	r25, 0x7F	; 127
     e36:	80 e8       	ldi	r24, 0x80	; 128
     e38:	70 e0       	ldi	r23, 0x00	; 0
     e3a:	60 e0       	ldi	r22, 0x00	; 0
     e3c:	08 95       	ret

00000e3e <__fp_nan>:
     e3e:	9f ef       	ldi	r25, 0xFF	; 255
     e40:	80 ec       	ldi	r24, 0xC0	; 192
     e42:	08 95       	ret

00000e44 <__fp_pscA>:
     e44:	00 24       	eor	r0, r0
     e46:	0a 94       	dec	r0
     e48:	16 16       	cp	r1, r22
     e4a:	17 06       	cpc	r1, r23
     e4c:	18 06       	cpc	r1, r24
     e4e:	09 06       	cpc	r0, r25
     e50:	08 95       	ret

00000e52 <__fp_pscB>:
     e52:	00 24       	eor	r0, r0
     e54:	0a 94       	dec	r0
     e56:	12 16       	cp	r1, r18
     e58:	13 06       	cpc	r1, r19
     e5a:	14 06       	cpc	r1, r20
     e5c:	05 06       	cpc	r0, r21
     e5e:	08 95       	ret

00000e60 <__fp_round>:
     e60:	09 2e       	mov	r0, r25
     e62:	03 94       	inc	r0
     e64:	00 0c       	add	r0, r0
     e66:	11 f4       	brne	.+4      	; 0xe6c <__fp_round+0xc>
     e68:	88 23       	and	r24, r24
     e6a:	52 f0       	brmi	.+20     	; 0xe80 <__fp_round+0x20>
     e6c:	bb 0f       	add	r27, r27
     e6e:	40 f4       	brcc	.+16     	; 0xe80 <__fp_round+0x20>
     e70:	bf 2b       	or	r27, r31
     e72:	11 f4       	brne	.+4      	; 0xe78 <__fp_round+0x18>
     e74:	60 ff       	sbrs	r22, 0
     e76:	04 c0       	rjmp	.+8      	; 0xe80 <__fp_round+0x20>
     e78:	6f 5f       	subi	r22, 0xFF	; 255
     e7a:	7f 4f       	sbci	r23, 0xFF	; 255
     e7c:	8f 4f       	sbci	r24, 0xFF	; 255
     e7e:	9f 4f       	sbci	r25, 0xFF	; 255
     e80:	08 95       	ret

00000e82 <__fp_split3>:
     e82:	57 fd       	sbrc	r21, 7
     e84:	90 58       	subi	r25, 0x80	; 128
     e86:	44 0f       	add	r20, r20
     e88:	55 1f       	adc	r21, r21
     e8a:	59 f0       	breq	.+22     	; 0xea2 <__fp_splitA+0x10>
     e8c:	5f 3f       	cpi	r21, 0xFF	; 255
     e8e:	71 f0       	breq	.+28     	; 0xeac <__fp_splitA+0x1a>
     e90:	47 95       	ror	r20

00000e92 <__fp_splitA>:
     e92:	88 0f       	add	r24, r24
     e94:	97 fb       	bst	r25, 7
     e96:	99 1f       	adc	r25, r25
     e98:	61 f0       	breq	.+24     	; 0xeb2 <__fp_splitA+0x20>
     e9a:	9f 3f       	cpi	r25, 0xFF	; 255
     e9c:	79 f0       	breq	.+30     	; 0xebc <__fp_splitA+0x2a>
     e9e:	87 95       	ror	r24
     ea0:	08 95       	ret
     ea2:	12 16       	cp	r1, r18
     ea4:	13 06       	cpc	r1, r19
     ea6:	14 06       	cpc	r1, r20
     ea8:	55 1f       	adc	r21, r21
     eaa:	f2 cf       	rjmp	.-28     	; 0xe90 <__fp_split3+0xe>
     eac:	46 95       	lsr	r20
     eae:	f1 df       	rcall	.-30     	; 0xe92 <__fp_splitA>
     eb0:	08 c0       	rjmp	.+16     	; 0xec2 <__fp_splitA+0x30>
     eb2:	16 16       	cp	r1, r22
     eb4:	17 06       	cpc	r1, r23
     eb6:	18 06       	cpc	r1, r24
     eb8:	99 1f       	adc	r25, r25
     eba:	f1 cf       	rjmp	.-30     	; 0xe9e <__fp_splitA+0xc>
     ebc:	86 95       	lsr	r24
     ebe:	71 05       	cpc	r23, r1
     ec0:	61 05       	cpc	r22, r1
     ec2:	08 94       	sec
     ec4:	08 95       	ret

00000ec6 <__fp_zero>:
     ec6:	e8 94       	clt

00000ec8 <__fp_szero>:
     ec8:	bb 27       	eor	r27, r27
     eca:	66 27       	eor	r22, r22
     ecc:	77 27       	eor	r23, r23
     ece:	cb 01       	movw	r24, r22
     ed0:	97 f9       	bld	r25, 7
     ed2:	08 95       	ret

00000ed4 <__mulsf3>:
     ed4:	0e 94 7d 07 	call	0xefa	; 0xefa <__mulsf3x>
     ed8:	0c 94 30 07 	jmp	0xe60	; 0xe60 <__fp_round>
     edc:	0e 94 22 07 	call	0xe44	; 0xe44 <__fp_pscA>
     ee0:	38 f0       	brcs	.+14     	; 0xef0 <__mulsf3+0x1c>
     ee2:	0e 94 29 07 	call	0xe52	; 0xe52 <__fp_pscB>
     ee6:	20 f0       	brcs	.+8      	; 0xef0 <__mulsf3+0x1c>
     ee8:	95 23       	and	r25, r21
     eea:	11 f0       	breq	.+4      	; 0xef0 <__mulsf3+0x1c>
     eec:	0c 94 19 07 	jmp	0xe32	; 0xe32 <__fp_inf>
     ef0:	0c 94 1f 07 	jmp	0xe3e	; 0xe3e <__fp_nan>
     ef4:	11 24       	eor	r1, r1
     ef6:	0c 94 64 07 	jmp	0xec8	; 0xec8 <__fp_szero>

00000efa <__mulsf3x>:
     efa:	0e 94 41 07 	call	0xe82	; 0xe82 <__fp_split3>
     efe:	70 f3       	brcs	.-36     	; 0xedc <__mulsf3+0x8>

00000f00 <__mulsf3_pse>:
     f00:	95 9f       	mul	r25, r21
     f02:	c1 f3       	breq	.-16     	; 0xef4 <__mulsf3+0x20>
     f04:	95 0f       	add	r25, r21
     f06:	50 e0       	ldi	r21, 0x00	; 0
     f08:	55 1f       	adc	r21, r21
     f0a:	62 9f       	mul	r22, r18
     f0c:	f0 01       	movw	r30, r0
     f0e:	72 9f       	mul	r23, r18
     f10:	bb 27       	eor	r27, r27
     f12:	f0 0d       	add	r31, r0
     f14:	b1 1d       	adc	r27, r1
     f16:	63 9f       	mul	r22, r19
     f18:	aa 27       	eor	r26, r26
     f1a:	f0 0d       	add	r31, r0
     f1c:	b1 1d       	adc	r27, r1
     f1e:	aa 1f       	adc	r26, r26
     f20:	64 9f       	mul	r22, r20
     f22:	66 27       	eor	r22, r22
     f24:	b0 0d       	add	r27, r0
     f26:	a1 1d       	adc	r26, r1
     f28:	66 1f       	adc	r22, r22
     f2a:	82 9f       	mul	r24, r18
     f2c:	22 27       	eor	r18, r18
     f2e:	b0 0d       	add	r27, r0
     f30:	a1 1d       	adc	r26, r1
     f32:	62 1f       	adc	r22, r18
     f34:	73 9f       	mul	r23, r19
     f36:	b0 0d       	add	r27, r0
     f38:	a1 1d       	adc	r26, r1
     f3a:	62 1f       	adc	r22, r18
     f3c:	83 9f       	mul	r24, r19
     f3e:	a0 0d       	add	r26, r0
     f40:	61 1d       	adc	r22, r1
     f42:	22 1f       	adc	r18, r18
     f44:	74 9f       	mul	r23, r20
     f46:	33 27       	eor	r19, r19
     f48:	a0 0d       	add	r26, r0
     f4a:	61 1d       	adc	r22, r1
     f4c:	23 1f       	adc	r18, r19
     f4e:	84 9f       	mul	r24, r20
     f50:	60 0d       	add	r22, r0
     f52:	21 1d       	adc	r18, r1
     f54:	82 2f       	mov	r24, r18
     f56:	76 2f       	mov	r23, r22
     f58:	6a 2f       	mov	r22, r26
     f5a:	11 24       	eor	r1, r1
     f5c:	9f 57       	subi	r25, 0x7F	; 127
     f5e:	50 40       	sbci	r21, 0x00	; 0
     f60:	9a f0       	brmi	.+38     	; 0xf88 <__mulsf3_pse+0x88>
     f62:	f1 f0       	breq	.+60     	; 0xfa0 <__mulsf3_pse+0xa0>
     f64:	88 23       	and	r24, r24
     f66:	4a f0       	brmi	.+18     	; 0xf7a <__mulsf3_pse+0x7a>
     f68:	ee 0f       	add	r30, r30
     f6a:	ff 1f       	adc	r31, r31
     f6c:	bb 1f       	adc	r27, r27
     f6e:	66 1f       	adc	r22, r22
     f70:	77 1f       	adc	r23, r23
     f72:	88 1f       	adc	r24, r24
     f74:	91 50       	subi	r25, 0x01	; 1
     f76:	50 40       	sbci	r21, 0x00	; 0
     f78:	a9 f7       	brne	.-22     	; 0xf64 <__mulsf3_pse+0x64>
     f7a:	9e 3f       	cpi	r25, 0xFE	; 254
     f7c:	51 05       	cpc	r21, r1
     f7e:	80 f0       	brcs	.+32     	; 0xfa0 <__mulsf3_pse+0xa0>
     f80:	0c 94 19 07 	jmp	0xe32	; 0xe32 <__fp_inf>
     f84:	0c 94 64 07 	jmp	0xec8	; 0xec8 <__fp_szero>
     f88:	5f 3f       	cpi	r21, 0xFF	; 255
     f8a:	e4 f3       	brlt	.-8      	; 0xf84 <__mulsf3_pse+0x84>
     f8c:	98 3e       	cpi	r25, 0xE8	; 232
     f8e:	d4 f3       	brlt	.-12     	; 0xf84 <__mulsf3_pse+0x84>
     f90:	86 95       	lsr	r24
     f92:	77 95       	ror	r23
     f94:	67 95       	ror	r22
     f96:	b7 95       	ror	r27
     f98:	f7 95       	ror	r31
     f9a:	e7 95       	ror	r30
     f9c:	9f 5f       	subi	r25, 0xFF	; 255
     f9e:	c1 f7       	brne	.-16     	; 0xf90 <__mulsf3_pse+0x90>
     fa0:	fe 2b       	or	r31, r30
     fa2:	88 0f       	add	r24, r24
     fa4:	91 1d       	adc	r25, r1
     fa6:	96 95       	lsr	r25
     fa8:	87 95       	ror	r24
     faa:	97 f9       	bld	r25, 7
     fac:	08 95       	ret

00000fae <round>:
     fae:	0e 94 49 07 	call	0xe92	; 0xe92 <__fp_splitA>
     fb2:	e8 f0       	brcs	.+58     	; 0xfee <round+0x40>
     fb4:	9e 37       	cpi	r25, 0x7E	; 126
     fb6:	e8 f0       	brcs	.+58     	; 0xff2 <round+0x44>
     fb8:	96 39       	cpi	r25, 0x96	; 150
     fba:	b8 f4       	brcc	.+46     	; 0xfea <round+0x3c>
     fbc:	9e 38       	cpi	r25, 0x8E	; 142
     fbe:	48 f4       	brcc	.+18     	; 0xfd2 <round+0x24>
     fc0:	67 2f       	mov	r22, r23
     fc2:	78 2f       	mov	r23, r24
     fc4:	88 27       	eor	r24, r24
     fc6:	98 5f       	subi	r25, 0xF8	; 248
     fc8:	f9 cf       	rjmp	.-14     	; 0xfbc <round+0xe>
     fca:	86 95       	lsr	r24
     fcc:	77 95       	ror	r23
     fce:	67 95       	ror	r22
     fd0:	93 95       	inc	r25
     fd2:	95 39       	cpi	r25, 0x95	; 149
     fd4:	d0 f3       	brcs	.-12     	; 0xfca <round+0x1c>
     fd6:	b6 2f       	mov	r27, r22
     fd8:	b1 70       	andi	r27, 0x01	; 1
     fda:	6b 0f       	add	r22, r27
     fdc:	71 1d       	adc	r23, r1
     fde:	81 1d       	adc	r24, r1
     fe0:	20 f4       	brcc	.+8      	; 0xfea <round+0x3c>
     fe2:	87 95       	ror	r24
     fe4:	77 95       	ror	r23
     fe6:	67 95       	ror	r22
     fe8:	93 95       	inc	r25
     fea:	0c 94 fb 07 	jmp	0xff6	; 0xff6 <__fp_mintl>
     fee:	0c 94 16 08 	jmp	0x102c	; 0x102c <__fp_mpack>
     ff2:	0c 94 64 07 	jmp	0xec8	; 0xec8 <__fp_szero>

00000ff6 <__fp_mintl>:
     ff6:	88 23       	and	r24, r24
     ff8:	71 f4       	brne	.+28     	; 0x1016 <__fp_mintl+0x20>
     ffa:	77 23       	and	r23, r23
     ffc:	21 f0       	breq	.+8      	; 0x1006 <__fp_mintl+0x10>
     ffe:	98 50       	subi	r25, 0x08	; 8
    1000:	87 2b       	or	r24, r23
    1002:	76 2f       	mov	r23, r22
    1004:	07 c0       	rjmp	.+14     	; 0x1014 <__fp_mintl+0x1e>
    1006:	66 23       	and	r22, r22
    1008:	11 f4       	brne	.+4      	; 0x100e <__fp_mintl+0x18>
    100a:	99 27       	eor	r25, r25
    100c:	0d c0       	rjmp	.+26     	; 0x1028 <__fp_mintl+0x32>
    100e:	90 51       	subi	r25, 0x10	; 16
    1010:	86 2b       	or	r24, r22
    1012:	70 e0       	ldi	r23, 0x00	; 0
    1014:	60 e0       	ldi	r22, 0x00	; 0
    1016:	2a f0       	brmi	.+10     	; 0x1022 <__fp_mintl+0x2c>
    1018:	9a 95       	dec	r25
    101a:	66 0f       	add	r22, r22
    101c:	77 1f       	adc	r23, r23
    101e:	88 1f       	adc	r24, r24
    1020:	da f7       	brpl	.-10     	; 0x1018 <__fp_mintl+0x22>
    1022:	88 0f       	add	r24, r24
    1024:	96 95       	lsr	r25
    1026:	87 95       	ror	r24
    1028:	97 f9       	bld	r25, 7
    102a:	08 95       	ret

0000102c <__fp_mpack>:
    102c:	9f 3f       	cpi	r25, 0xFF	; 255
    102e:	31 f0       	breq	.+12     	; 0x103c <__fp_mpack_finite+0xc>

00001030 <__fp_mpack_finite>:
    1030:	91 50       	subi	r25, 0x01	; 1
    1032:	20 f4       	brcc	.+8      	; 0x103c <__fp_mpack_finite+0xc>
    1034:	87 95       	ror	r24
    1036:	77 95       	ror	r23
    1038:	67 95       	ror	r22
    103a:	b7 95       	ror	r27
    103c:	88 0f       	add	r24, r24
    103e:	91 1d       	adc	r25, r1
    1040:	96 95       	lsr	r25
    1042:	87 95       	ror	r24
    1044:	97 f9       	bld	r25, 7
    1046:	08 95       	ret

00001048 <__tablejump2__>:
    1048:	ee 0f       	add	r30, r30
    104a:	ff 1f       	adc	r31, r31
    104c:	05 90       	lpm	r0, Z+
    104e:	f4 91       	lpm	r31, Z
    1050:	e0 2d       	mov	r30, r0
    1052:	09 94       	ijmp

00001054 <__umulhisi3>:
    1054:	a2 9f       	mul	r26, r18
    1056:	b0 01       	movw	r22, r0
    1058:	b3 9f       	mul	r27, r19
    105a:	c0 01       	movw	r24, r0
    105c:	a3 9f       	mul	r26, r19
    105e:	70 0d       	add	r23, r0
    1060:	81 1d       	adc	r24, r1
    1062:	11 24       	eor	r1, r1
    1064:	91 1d       	adc	r25, r1
    1066:	b2 9f       	mul	r27, r18
    1068:	70 0d       	add	r23, r0
    106a:	81 1d       	adc	r24, r1
    106c:	11 24       	eor	r1, r1
    106e:	91 1d       	adc	r25, r1
    1070:	08 95       	ret

00001072 <atoi>:
    1072:	fc 01       	movw	r30, r24
    1074:	88 27       	eor	r24, r24
    1076:	99 27       	eor	r25, r25
    1078:	e8 94       	clt
    107a:	21 91       	ld	r18, Z+
    107c:	20 32       	cpi	r18, 0x20	; 32
    107e:	e9 f3       	breq	.-6      	; 0x107a <atoi+0x8>
    1080:	29 30       	cpi	r18, 0x09	; 9
    1082:	10 f0       	brcs	.+4      	; 0x1088 <atoi+0x16>
    1084:	2e 30       	cpi	r18, 0x0E	; 14
    1086:	c8 f3       	brcs	.-14     	; 0x107a <atoi+0x8>
    1088:	2b 32       	cpi	r18, 0x2B	; 43
    108a:	41 f0       	breq	.+16     	; 0x109c <atoi+0x2a>
    108c:	2d 32       	cpi	r18, 0x2D	; 45
    108e:	39 f4       	brne	.+14     	; 0x109e <atoi+0x2c>
    1090:	68 94       	set
    1092:	04 c0       	rjmp	.+8      	; 0x109c <atoi+0x2a>
    1094:	0e 94 62 08 	call	0x10c4	; 0x10c4 <__mulhi_const_10>
    1098:	82 0f       	add	r24, r18
    109a:	91 1d       	adc	r25, r1
    109c:	21 91       	ld	r18, Z+
    109e:	20 53       	subi	r18, 0x30	; 48
    10a0:	2a 30       	cpi	r18, 0x0A	; 10
    10a2:	c0 f3       	brcs	.-16     	; 0x1094 <atoi+0x22>
    10a4:	1e f4       	brtc	.+6      	; 0x10ac <atoi+0x3a>
    10a6:	90 95       	com	r25
    10a8:	81 95       	neg	r24
    10aa:	9f 4f       	sbci	r25, 0xFF	; 255
    10ac:	08 95       	ret

000010ae <__itoa_ncheck>:
    10ae:	bb 27       	eor	r27, r27
    10b0:	4a 30       	cpi	r20, 0x0A	; 10
    10b2:	31 f4       	brne	.+12     	; 0x10c0 <__itoa_ncheck+0x12>
    10b4:	99 23       	and	r25, r25
    10b6:	22 f4       	brpl	.+8      	; 0x10c0 <__itoa_ncheck+0x12>
    10b8:	bd e2       	ldi	r27, 0x2D	; 45
    10ba:	90 95       	com	r25
    10bc:	81 95       	neg	r24
    10be:	9f 4f       	sbci	r25, 0xFF	; 255
    10c0:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__utoa_common>

000010c4 <__mulhi_const_10>:
    10c4:	7a e0       	ldi	r23, 0x0A	; 10
    10c6:	97 9f       	mul	r25, r23
    10c8:	90 2d       	mov	r25, r0
    10ca:	87 9f       	mul	r24, r23
    10cc:	80 2d       	mov	r24, r0
    10ce:	91 0d       	add	r25, r1
    10d0:	11 24       	eor	r1, r1
    10d2:	08 95       	ret

000010d4 <__utoa_ncheck>:
    10d4:	bb 27       	eor	r27, r27

000010d6 <__utoa_common>:
    10d6:	fb 01       	movw	r30, r22
    10d8:	55 27       	eor	r21, r21
    10da:	aa 27       	eor	r26, r26
    10dc:	88 0f       	add	r24, r24
    10de:	99 1f       	adc	r25, r25
    10e0:	aa 1f       	adc	r26, r26
    10e2:	a4 17       	cp	r26, r20
    10e4:	10 f0       	brcs	.+4      	; 0x10ea <__utoa_common+0x14>
    10e6:	a4 1b       	sub	r26, r20
    10e8:	83 95       	inc	r24
    10ea:	50 51       	subi	r21, 0x10	; 16
    10ec:	b9 f7       	brne	.-18     	; 0x10dc <__utoa_common+0x6>
    10ee:	a0 5d       	subi	r26, 0xD0	; 208
    10f0:	aa 33       	cpi	r26, 0x3A	; 58
    10f2:	08 f0       	brcs	.+2      	; 0x10f6 <__utoa_common+0x20>
    10f4:	a9 5d       	subi	r26, 0xD9	; 217
    10f6:	a1 93       	st	Z+, r26
    10f8:	00 97       	sbiw	r24, 0x00	; 0
    10fa:	79 f7       	brne	.-34     	; 0x10da <__utoa_common+0x4>
    10fc:	b1 11       	cpse	r27, r1
    10fe:	b1 93       	st	Z+, r27
    1100:	11 92       	st	Z+, r1
    1102:	cb 01       	movw	r24, r22
    1104:	0c 94 84 08 	jmp	0x1108	; 0x1108 <strrev>

00001108 <strrev>:
    1108:	dc 01       	movw	r26, r24
    110a:	fc 01       	movw	r30, r24
    110c:	67 2f       	mov	r22, r23
    110e:	71 91       	ld	r23, Z+
    1110:	77 23       	and	r23, r23
    1112:	e1 f7       	brne	.-8      	; 0x110c <strrev+0x4>
    1114:	32 97       	sbiw	r30, 0x02	; 2
    1116:	04 c0       	rjmp	.+8      	; 0x1120 <strrev+0x18>
    1118:	7c 91       	ld	r23, X
    111a:	6d 93       	st	X+, r22
    111c:	70 83       	st	Z, r23
    111e:	62 91       	ld	r22, -Z
    1120:	ae 17       	cp	r26, r30
    1122:	bf 07       	cpc	r27, r31
    1124:	c8 f3       	brcs	.-14     	; 0x1118 <strrev+0x10>
    1126:	08 95       	ret

00001128 <_exit>:
    1128:	f8 94       	cli

0000112a <__stop_program>:
    112a:	ff cf       	rjmp	.-2      	; 0x112a <__stop_program>
