// Seed: 3693096728
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_3 = 0;
  inout wire id_2;
  assign module_2.id_2 = 0;
  input wire id_1;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    output wand  id_2
    , id_6,
    input  tri1  id_3,
    input  wire  id_4
);
  always @(posedge -1'b0) begin : LABEL_0
    if (-1) id_0 <= id_3;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    output wand id_0,
    output tri1 id_1,
    output wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
