Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 24 10:47:03 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file max_min_FSM_timing_summary_routed.rpt -rpx max_min_FSM_timing_summary_routed.rpx
| Design       : max_min_FSM
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.099        0.000                      0                  131        0.215        0.000                      0                  131        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.099        0.000                      0                  131        0.215        0.000                      0                  131        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 minValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minValue_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.214ns (18.158%)  route 5.472ns (81.842%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.310     4.241    clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  minValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.341     4.582 r  minValue_reg[2]/Q
                         net (fo=2, routed)           0.486     5.068    dataMin_OBUF[2]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.097     5.165 r  minValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.165    minValue[31]_i_36_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.577 r  minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.577    minValue_reg[31]_i_21_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.666    minValue_reg[31]_i_12_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.755 r  minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.755    minValue_reg[31]_i_3_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           2.033     7.877    ltOp
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.097     7.974 r  minValue[31]_i_1/O
                         net (fo=56, routed)          2.952    10.926    minValue[31]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  minValue_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.219    13.997    clk_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  minValue_reg[0]_lopt_replica/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X87Y65         FDRE (Setup_fdre_C_CE)      -0.150    14.025    minValue_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 minValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minValue_reg[10]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.214ns (18.158%)  route 5.472ns (81.842%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.310     4.241    clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  minValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.341     4.582 r  minValue_reg[2]/Q
                         net (fo=2, routed)           0.486     5.068    dataMin_OBUF[2]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.097     5.165 r  minValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.165    minValue[31]_i_36_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.577 r  minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.577    minValue_reg[31]_i_21_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.666    minValue_reg[31]_i_12_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.755 r  minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.755    minValue_reg[31]_i_3_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           2.033     7.877    ltOp
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.097     7.974 r  minValue[31]_i_1/O
                         net (fo=56, routed)          2.952    10.926    minValue[31]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  minValue_reg[10]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.219    13.997    clk_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  minValue_reg[10]_lopt_replica/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X87Y65         FDRE (Setup_fdre_C_CE)      -0.150    14.025    minValue_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 minValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minValue_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.214ns (18.158%)  route 5.472ns (81.842%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.310     4.241    clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  minValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.341     4.582 r  minValue_reg[2]/Q
                         net (fo=2, routed)           0.486     5.068    dataMin_OBUF[2]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.097     5.165 r  minValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.165    minValue[31]_i_36_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.577 r  minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.577    minValue_reg[31]_i_21_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.666    minValue_reg[31]_i_12_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.755 r  minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.755    minValue_reg[31]_i_3_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           2.033     7.877    ltOp
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.097     7.974 r  minValue[31]_i_1/O
                         net (fo=56, routed)          2.952    10.926    minValue[31]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  minValue_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.219    13.997    clk_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  minValue_reg[2]_lopt_replica/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X87Y65         FDRE (Setup_fdre_C_CE)      -0.150    14.025    minValue_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 minValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minValue_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.214ns (18.158%)  route 5.472ns (81.842%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.310     4.241    clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  minValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.341     4.582 r  minValue_reg[2]/Q
                         net (fo=2, routed)           0.486     5.068    dataMin_OBUF[2]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.097     5.165 r  minValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.165    minValue[31]_i_36_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.577 r  minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.577    minValue_reg[31]_i_21_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.666    minValue_reg[31]_i_12_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.755 r  minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.755    minValue_reg[31]_i_3_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           2.033     7.877    ltOp
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.097     7.974 r  minValue[31]_i_1/O
                         net (fo=56, routed)          2.952    10.926    minValue[31]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  minValue_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.219    13.997    clk_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  minValue_reg[3]_lopt_replica/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X87Y65         FDRE (Setup_fdre_C_CE)      -0.150    14.025    minValue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 minValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minValue_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.214ns (18.158%)  route 5.472ns (81.842%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.310     4.241    clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  minValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.341     4.582 r  minValue_reg[2]/Q
                         net (fo=2, routed)           0.486     5.068    dataMin_OBUF[2]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.097     5.165 r  minValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.165    minValue[31]_i_36_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.577 r  minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.577    minValue_reg[31]_i_21_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.666    minValue_reg[31]_i_12_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.755 r  minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.755    minValue_reg[31]_i_3_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           2.033     7.877    ltOp
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.097     7.974 r  minValue[31]_i_1/O
                         net (fo=56, routed)          2.952    10.926    minValue[31]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  minValue_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.219    13.997    clk_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  minValue_reg[4]_lopt_replica/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X87Y65         FDRE (Setup_fdre_C_CE)      -0.150    14.025    minValue_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 minValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minValue_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.214ns (18.158%)  route 5.472ns (81.842%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.310     4.241    clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  minValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.341     4.582 r  minValue_reg[2]/Q
                         net (fo=2, routed)           0.486     5.068    dataMin_OBUF[2]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.097     5.165 r  minValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.165    minValue[31]_i_36_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.577 r  minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.577    minValue_reg[31]_i_21_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.666    minValue_reg[31]_i_12_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.755 r  minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.755    minValue_reg[31]_i_3_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           2.033     7.877    ltOp
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.097     7.974 r  minValue[31]_i_1/O
                         net (fo=56, routed)          2.952    10.926    minValue[31]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  minValue_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.219    13.997    clk_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  minValue_reg[5]_lopt_replica/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X87Y65         FDRE (Setup_fdre_C_CE)      -0.150    14.025    minValue_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 minValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minValue_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.214ns (18.158%)  route 5.472ns (81.842%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.310     4.241    clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  minValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.341     4.582 r  minValue_reg[2]/Q
                         net (fo=2, routed)           0.486     5.068    dataMin_OBUF[2]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.097     5.165 r  minValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.165    minValue[31]_i_36_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.577 r  minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.577    minValue_reg[31]_i_21_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.666    minValue_reg[31]_i_12_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.755 r  minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.755    minValue_reg[31]_i_3_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           2.033     7.877    ltOp
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.097     7.974 r  minValue[31]_i_1/O
                         net (fo=56, routed)          2.952    10.926    minValue[31]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  minValue_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.219    13.997    clk_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  minValue_reg[6]_lopt_replica/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X87Y65         FDRE (Setup_fdre_C_CE)      -0.150    14.025    minValue_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 minValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minValue_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.214ns (18.158%)  route 5.472ns (81.842%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.310     4.241    clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  minValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.341     4.582 r  minValue_reg[2]/Q
                         net (fo=2, routed)           0.486     5.068    dataMin_OBUF[2]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.097     5.165 r  minValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.165    minValue[31]_i_36_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.577 r  minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.577    minValue_reg[31]_i_21_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.666    minValue_reg[31]_i_12_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.755 r  minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.755    minValue_reg[31]_i_3_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           2.033     7.877    ltOp
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.097     7.974 r  minValue[31]_i_1/O
                         net (fo=56, routed)          2.952    10.926    minValue[31]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  minValue_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.219    13.997    clk_IBUF_BUFG
    SLICE_X87Y65         FDRE                                         r  minValue_reg[7]_lopt_replica/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X87Y65         FDRE (Setup_fdre_C_CE)      -0.150    14.025    minValue_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 minValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minValue_reg[11]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.214ns (18.488%)  route 5.352ns (81.512%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.310     4.241    clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  minValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.341     4.582 r  minValue_reg[2]/Q
                         net (fo=2, routed)           0.486     5.068    dataMin_OBUF[2]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.097     5.165 r  minValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.165    minValue[31]_i_36_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.577 r  minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.577    minValue_reg[31]_i_21_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.666    minValue_reg[31]_i_12_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.755 r  minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.755    minValue_reg[31]_i_3_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           2.033     7.877    ltOp
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.097     7.974 r  minValue[31]_i_1/O
                         net (fo=56, routed)          2.833    10.807    minValue[31]_i_1_n_0
    SLICE_X86Y65         FDRE                                         r  minValue_reg[11]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.219    13.997    clk_IBUF_BUFG
    SLICE_X86Y65         FDRE                                         r  minValue_reg[11]_lopt_replica/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X86Y65         FDRE (Setup_fdre_C_CE)      -0.150    14.025    minValue_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 minValue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minValue_reg[12]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.214ns (18.488%)  route 5.352ns (81.512%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.310     4.241    clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  minValue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.341     4.582 r  minValue_reg[2]/Q
                         net (fo=2, routed)           0.486     5.068    dataMin_OBUF[2]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.097     5.165 r  minValue[31]_i_36/O
                         net (fo=1, routed)           0.000     5.165    minValue[31]_i_36_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.577 r  minValue_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.577    minValue_reg[31]_i_21_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.666 r  minValue_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.666    minValue_reg[31]_i_12_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.755 r  minValue_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.755    minValue_reg[31]_i_3_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.844 r  minValue_reg[31]_i_2/CO[3]
                         net (fo=2, routed)           2.033     7.877    ltOp
    SLICE_X57Y104        LUT2 (Prop_lut2_I0_O)        0.097     7.974 r  minValue[31]_i_1/O
                         net (fo=56, routed)          2.833    10.807    minValue[31]_i_1_n_0
    SLICE_X86Y65         FDRE                                         r  minValue_reg[12]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.219    13.997    clk_IBUF_BUFG
    SLICE_X86Y65         FDRE                                         r  minValue_reg[12]_lopt_replica/C
                         clock pessimism              0.214    14.211    
                         clock uncertainty           -0.035    14.175    
    SLICE_X86Y65         FDRE (Setup_fdre_C_CE)      -0.150    14.025    minValue_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  3.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.731%)  route 0.136ns (42.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  index_reg[2]/Q
                         net (fo=7, routed)           0.136     1.791    address_OBUF[2]
    SLICE_X0Y135         LUT6 (Prop_lut6_I1_O)        0.045     1.836 r  index[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    nextIndex[5]
    SLICE_X0Y135         FDRE                                         r  index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  index_reg[5]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.092     1.620    index_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.190ns (52.112%)  route 0.175ns (47.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  index_reg[2]/Q
                         net (fo=7, routed)           0.175     1.829    address_OBUF[2]
    SLICE_X0Y134         LUT4 (Prop_lut4_I0_O)        0.049     1.878 r  index[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    nextIndex[3]
    SLICE_X0Y134         FDRE                                         r  index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  index_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.107     1.620    index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.184ns (50.048%)  route 0.184ns (49.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  index_reg[6]/Q
                         net (fo=5, routed)           0.184     1.838    address_OBUF[6]
    SLICE_X0Y135         LUT4 (Prop_lut4_I2_O)        0.043     1.881 r  index[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    nextIndex[8]
    SLICE_X0Y135         FDRE                                         r  index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  index_reg[8]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.107     1.620    index_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.725%)  route 0.193ns (51.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  index_reg[0]/Q
                         net (fo=9, routed)           0.193     1.847    address_OBUF[0]
    SLICE_X0Y134         LUT2 (Prop_lut2_I0_O)        0.042     1.889 r  index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    nextIndex[1]
    SLICE_X0Y134         FDRE                                         r  index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  index_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.107     1.620    index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.581%)  route 0.175ns (48.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  index_reg[2]/Q
                         net (fo=7, routed)           0.175     1.829    address_OBUF[2]
    SLICE_X0Y134         LUT3 (Prop_lut3_I2_O)        0.045     1.874 r  index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    nextIndex[2]
    SLICE_X0Y134         FDRE                                         r  index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  index_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.092     1.605    index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CurrentState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CurrentState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.110%)  route 0.185ns (46.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.589     1.508    clk_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  CurrentState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  CurrentState_reg/Q
                         net (fo=4, routed)           0.185     1.857    CurrentState
    SLICE_X2Y129         LUT6 (Prop_lut6_I0_O)        0.045     1.902 r  CurrentState_i_1/O
                         net (fo=1, routed)           0.000     1.902    CurrentState_i_1_n_0
    SLICE_X2Y129         FDRE                                         r  CurrentState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  CurrentState_reg/C
                         clock pessimism             -0.516     1.508    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.120     1.628    CurrentState_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.318%)  route 0.184ns (49.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  index_reg[6]/Q
                         net (fo=5, routed)           0.184     1.838    address_OBUF[6]
    SLICE_X0Y135         LUT3 (Prop_lut3_I0_O)        0.045     1.883 r  index[7]_i_1/O
                         net (fo=1, routed)           0.000     1.883    nextIndex[7]
    SLICE_X0Y135         FDRE                                         r  index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  index_reg[7]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.092     1.605    index_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.359%)  route 0.183ns (49.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  index_reg[6]/Q
                         net (fo=5, routed)           0.183     1.838    address_OBUF[6]
    SLICE_X0Y135         LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  index[6]_i_1/O
                         net (fo=1, routed)           0.000     1.883    nextIndex[6]
    SLICE_X0Y135         FDRE                                         r  index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  index_reg[6]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.091     1.604    index_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.131%)  route 0.193ns (50.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  index_reg[0]/Q
                         net (fo=9, routed)           0.193     1.847    address_OBUF[0]
    SLICE_X0Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.892 r  index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    nextIndex[0]
    SLICE_X0Y134         FDRE                                         r  index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  index_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.091     1.604    index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.226ns (48.296%)  route 0.242ns (51.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  index_reg[3]/Q
                         net (fo=6, routed)           0.133     1.775    address_OBUF[3]
    SLICE_X0Y134         LUT5 (Prop_lut5_I0_O)        0.098     1.873 r  index[4]_i_1/O
                         net (fo=1, routed)           0.109     1.981    nextIndex[4]
    SLICE_X1Y134         FDRE                                         r  index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  index_reg[4]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.070     1.596    index_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.385    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y129    CurrentState_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y134    index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y134    index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y135    index_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y135    index_reg[8]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123    maxValue_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    maxValue_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124    maxValue_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    maxValue_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    minValue_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    minValue_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y77    minValue_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    minValue_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    minValue_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    minValue_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    minValue_reg[21]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    minValue_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    minValue_reg[22]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y77    minValue_reg[23]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    maxValue_reg[10]_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    maxValue_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    maxValue_reg[8]_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    maxValue_reg[9]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y134    index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y134    index_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    maxValue_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    maxValue_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124    maxValue_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124    maxValue_reg[11]/C



