// SPDX-License-Identifier: GPL-2.0
/*
 * pKVM hyp driver for the Arm SMMUv3
 *
 * Copyright (C) 2022 Linaro Ltd.
 */
#include "arm_smmu_v3.h"

#include <asm/arm-smmu-v3-regs.h>
#include <asm/kvm_hyp.h>
#include <nvhe/iommu.h>
#include <nvhe/alloc.h>
#include <nvhe/mem_protect.h>
#include <nvhe/mm.h>
#include <nvhe/pkvm.h>
#include <nvhe/trap_handler.h>

#include "arm-smmu-v3-module.h"

#ifdef MODULE
void *memset(void *dst, int c, size_t count)
{
	return CALL_FROM_OPS(memset, dst, c, count);
}

#ifdef CONFIG_LIST_HARDENED
bool __list_add_valid_or_report(struct list_head *new,
				struct list_head *prev,
				struct list_head *next)
{
	return CALL_FROM_OPS(list_add_valid_or_report, new, prev, next);
}

bool __list_del_entry_valid_or_report(struct list_head *entry)
{
	return CALL_FROM_OPS(list_del_entry_valid_or_report, entry);
}
#endif

const struct pkvm_module_ops		*mod_ops;
#endif

#define ARM_SMMU_POLL_TIMEOUT_US	1000000 /* 1s! */

size_t __ro_after_init kvm_hyp_arm_smmu_v3_count;
struct hyp_arm_smmu_v3_device __ro_after_init *kvm_hyp_arm_smmu_v3_smmus;
DEFINE_HYP_SPINLOCK(registeration_lock);

struct domain_iommu_node {
	struct kvm_hyp_iommu *iommu;
	struct list_head list;
	unsigned long ref;
};

struct hyp_arm_smmu_v3_domain {
	struct kvm_hyp_iommu_domain	*domain;
	struct list_head iommu_list;
	u32				type;
};

#define for_each_smmu(smmu) \
	for ((smmu) = kvm_hyp_arm_smmu_v3_smmus; \
	     (smmu) != &kvm_hyp_arm_smmu_v3_smmus[kvm_hyp_arm_smmu_v3_count]; \
	     (smmu)++)

/*
 * Wait until @cond is true.
 * Return 0 on success, or -ETIMEDOUT
 */
#define smmu_wait(_cond)					\
({								\
	int __i = 0;						\
	int __ret = 0;						\
								\
	while (!(_cond)) {					\
		if (++__i > ARM_SMMU_POLL_TIMEOUT_US) {		\
			__ret = -ETIMEDOUT;			\
			break;					\
		}						\
		pkvm_udelay(1);					\
	}							\
	__ret;							\
})

#define smmu_wait_event(_smmu, _cond)				\
({								\
	if ((_smmu)->features & ARM_SMMU_FEAT_SEV) {		\
		while (!(_cond))				\
			wfe();					\
	}							\
	smmu_wait(_cond);					\
})

/* Request non-device memory */
static void *smmu_alloc(size_t size)
{
	void *p;
	struct kvm_hyp_req req;

	p = hyp_alloc(size);
	/* We can't handle any other errors. */
	if (!p) {
		BUG_ON(hyp_alloc_errno() != -ENOMEM);
		req.type = KVM_HYP_REQ_MEM;
		req.mem.dest = REQ_MEM_HYP_ALLOC;
		req.mem.nr_pages = hyp_alloc_missing_donations();
		req.mem.sz_alloc = PAGE_SIZE;
		kvm_iommu_request(&req);
	}

	return p;
}

static int smmu_write_cr0(struct hyp_arm_smmu_v3_device *smmu, u32 val)
{
	writel_relaxed(val, smmu->base + ARM_SMMU_CR0);
	return smmu_wait(readl_relaxed(smmu->base + ARM_SMMU_CR0ACK) == val);
}

#define Q_WRAP(smmu, reg)	((reg) & (1 << (smmu)->cmdq_log2size))
#define Q_IDX(smmu, reg)	((reg) & ((1 << (smmu)->cmdq_log2size) - 1))

static bool smmu_cmdq_full(struct hyp_arm_smmu_v3_device *smmu)
{
	u64 cons = readl_relaxed(smmu->base + ARM_SMMU_CMDQ_CONS);

	return Q_IDX(smmu, smmu->cmdq_prod) == Q_IDX(smmu, cons) &&
	       Q_WRAP(smmu, smmu->cmdq_prod) != Q_WRAP(smmu, cons);
}

static bool smmu_cmdq_empty(struct hyp_arm_smmu_v3_device *smmu)
{
	u64 cons = readl_relaxed(smmu->base + ARM_SMMU_CMDQ_CONS);

	return Q_IDX(smmu, smmu->cmdq_prod) == Q_IDX(smmu, cons) &&
	       Q_WRAP(smmu, smmu->cmdq_prod) == Q_WRAP(smmu, cons);
}

static int smmu_add_cmd(struct hyp_arm_smmu_v3_device *smmu,
			struct arm_smmu_cmdq_ent *ent)
{
	int i;
	int ret;
	u64 cmd[CMDQ_ENT_DWORDS] = {};
	int idx = Q_IDX(smmu, smmu->cmdq_prod);
	u64 *slot = smmu->cmdq_base + idx * CMDQ_ENT_DWORDS;

	if (smmu->iommu.power_is_off)
		return -EPIPE;

	ret = smmu_wait_event(smmu, !smmu_cmdq_full(smmu));
	if (ret)
		return ret;

	cmd[0] |= FIELD_PREP(CMDQ_0_OP, ent->opcode);

	switch (ent->opcode) {
	case CMDQ_OP_CFGI_ALL:
		cmd[1] |= FIELD_PREP(CMDQ_CFGI_1_RANGE, 31);
		break;
	case CMDQ_OP_CFGI_CD:
		cmd[0] |= FIELD_PREP(CMDQ_CFGI_0_SSID, ent->cfgi.ssid);
		fallthrough;
	case CMDQ_OP_CFGI_STE:
		cmd[0] |= FIELD_PREP(CMDQ_CFGI_0_SID, ent->cfgi.sid);
		cmd[1] |= FIELD_PREP(CMDQ_CFGI_1_LEAF, ent->cfgi.leaf);
		break;
	case CMDQ_OP_TLBI_NH_VA:
		cmd[0] |= FIELD_PREP(CMDQ_TLBI_0_VMID, ent->tlbi.vmid);
		cmd[0] |= FIELD_PREP(CMDQ_TLBI_0_NUM, ent->tlbi.num);
		cmd[0] |= FIELD_PREP(CMDQ_TLBI_0_SCALE, ent->tlbi.scale);
		cmd[0] |= FIELD_PREP(CMDQ_TLBI_0_ASID, ent->tlbi.asid);
		cmd[1] |= FIELD_PREP(CMDQ_TLBI_1_LEAF, ent->tlbi.leaf);
		cmd[1] |= FIELD_PREP(CMDQ_TLBI_1_TTL, ent->tlbi.ttl);
		cmd[1] |= FIELD_PREP(CMDQ_TLBI_1_TG, ent->tlbi.tg);
		cmd[1] |= ent->tlbi.addr & CMDQ_TLBI_1_VA_MASK;
		break;
	case CMDQ_OP_TLBI_NSNH_ALL:
		break;
	case CMDQ_OP_TLBI_NH_ASID:
		cmd[0] |= FIELD_PREP(CMDQ_TLBI_0_ASID, ent->tlbi.asid);
		fallthrough;
	case CMDQ_OP_TLBI_S12_VMALL:
		cmd[0] |= FIELD_PREP(CMDQ_TLBI_0_VMID, ent->tlbi.vmid);
		break;
	case CMDQ_OP_TLBI_S2_IPA:
		cmd[0] |= FIELD_PREP(CMDQ_TLBI_0_NUM, ent->tlbi.num);
		cmd[0] |= FIELD_PREP(CMDQ_TLBI_0_SCALE, ent->tlbi.scale);
		cmd[0] |= FIELD_PREP(CMDQ_TLBI_0_VMID, ent->tlbi.vmid);
		cmd[1] |= FIELD_PREP(CMDQ_TLBI_1_LEAF, ent->tlbi.leaf);
		cmd[1] |= FIELD_PREP(CMDQ_TLBI_1_TTL, ent->tlbi.ttl);
		cmd[1] |= FIELD_PREP(CMDQ_TLBI_1_TG, ent->tlbi.tg);
		cmd[1] |= ent->tlbi.addr & CMDQ_TLBI_1_IPA_MASK;
		break;
	case CMDQ_OP_CMD_SYNC:
		cmd[0] |= FIELD_PREP(CMDQ_SYNC_0_CS, CMDQ_SYNC_0_CS_SEV);
		break;
	default:
		return -EINVAL;
	}

	for (i = 0; i < CMDQ_ENT_DWORDS; i++)
		slot[i] = cpu_to_le64(cmd[i]);

	if (!(smmu->features & ARM_SMMU_FEAT_COHERENCY))
		kvm_flush_dcache_to_poc(slot, CMDQ_ENT_DWORDS << 3);

	smmu->cmdq_prod++;
	writel(Q_IDX(smmu, smmu->cmdq_prod) | Q_WRAP(smmu, smmu->cmdq_prod),
	       smmu->base + ARM_SMMU_CMDQ_PROD);
	return 0;
}

static int smmu_sync_cmd(struct hyp_arm_smmu_v3_device *smmu)
{
	int ret;
	struct arm_smmu_cmdq_ent cmd = {
		.opcode = CMDQ_OP_CMD_SYNC,
	};

	ret = smmu_add_cmd(smmu, &cmd);
	if (ret)
		return ret;

	return smmu_wait_event(smmu, smmu_cmdq_empty(smmu));
}

static int smmu_send_cmd(struct hyp_arm_smmu_v3_device *smmu,
			 struct arm_smmu_cmdq_ent *cmd)
{
	int ret = smmu_add_cmd(smmu, cmd);

	if (ret)
		return ret;

	return smmu_sync_cmd(smmu);
}

static int smmu_sync_ste(struct hyp_arm_smmu_v3_device *smmu, u64 *step, u32 sid)
{
	struct arm_smmu_cmdq_ent cmd = {
		.opcode = CMDQ_OP_CFGI_STE,
		.cfgi.sid = sid,
		.cfgi.leaf = true,
	};

	if (!(smmu->features & ARM_SMMU_FEAT_COHERENCY))
		kvm_flush_dcache_to_poc(step, STRTAB_STE_DWORDS << 3);

	if (smmu->iommu.power_is_off && smmu->caches_clean_on_power_on)
		return 0;

	return smmu_send_cmd(smmu, &cmd);
}

static int smmu_sync_cd(struct hyp_arm_smmu_v3_device *smmu, u64 *cd, u32 sid, u32 ssid)
{
	struct arm_smmu_cmdq_ent cmd = {
		.opcode = CMDQ_OP_CFGI_CD,
		.cfgi.sid	= sid,
		.cfgi.ssid	= ssid,
		.cfgi.leaf = true,
	};

	if (!(smmu->features & ARM_SMMU_FEAT_COHERENCY))
		kvm_flush_dcache_to_poc(cd, CTXDESC_CD_DWORDS << 3);

	if (smmu->iommu.power_is_off && smmu->caches_clean_on_power_on)
		return 0;

	return smmu_send_cmd(smmu, &cmd);
}

static int smmu_alloc_l2_strtab(struct hyp_arm_smmu_v3_device *smmu, u32 idx)
{
	void *table;
	u64 l2ptr, span;

	/* Leaf tables must be page-sized */
	if (smmu->strtab_split + ilog2(STRTAB_STE_DWORDS) + 3 != PAGE_SHIFT)
		return -EINVAL;

	span = smmu->strtab_split + 1;
	if (WARN_ON(span < 1 || span > 11))
		return -EINVAL;

	table = kvm_iommu_donate_pages(0, true);
	if (!table)
		return -ENOMEM;

	l2ptr = hyp_virt_to_phys(table);
	if (l2ptr & (~STRTAB_L1_DESC_L2PTR_MASK | ~PAGE_MASK))
		return -EINVAL;

	/* Ensure the empty stream table is visible before the descriptor write */
	wmb();

	if ((cmpxchg64_relaxed(&smmu->strtab_base[idx], 0, l2ptr | span) != 0))
		kvm_iommu_reclaim_pages(table, 0);

	return 0;
}

static u64 *smmu_get_ste_ptr(struct hyp_arm_smmu_v3_device *smmu, u32 sid)
{
	u32 idx;
	int ret;
	u64 l1std, span, *base;

	if (sid >= smmu->strtab_num_entries)
		return NULL;
	sid = array_index_nospec(sid, smmu->strtab_num_entries);

	if (!smmu->strtab_split)
		return smmu->strtab_base + sid * STRTAB_STE_DWORDS;

	idx = sid >> smmu->strtab_split;
	l1std = smmu->strtab_base[idx];
	if (!l1std) {
		ret = smmu_alloc_l2_strtab(smmu, idx);
		if (ret)
			return NULL;
		l1std = smmu->strtab_base[idx];
		if (WARN_ON(!l1std))
			return NULL;
	}

	span = l1std & STRTAB_L1_DESC_SPAN;
	idx = sid & ((1 << smmu->strtab_split) - 1);
	if (!span || idx >= (1 << (span - 1)))
		return NULL;

	base = hyp_phys_to_virt(l1std & STRTAB_L1_DESC_L2PTR_MASK);
	return base + idx * STRTAB_STE_DWORDS;
}

static u64 *smmu_get_cd_ptr(u64 *cdtab, u32 ssid)
{
	/* Assume linear for now. */
	return cdtab + ssid * CTXDESC_CD_DWORDS;
}

static u64 *smmu_alloc_cd(u32 pasid_bits)
{
	u64 *cd_table;
	u32 requested_order  = get_order((1 << pasid_bits) * (CTXDESC_CD_DWORDS << 3));

	/* We support max of 64K linear tables only, this should be enough for 128 pasids */
	BUG_ON(requested_order > 4);

	cd_table = kvm_iommu_donate_pages(requested_order, true);
	if (!cd_table)
		return NULL;
	return (u64 *)hyp_virt_to_phys(cd_table);
}

static int smmu_init_registers(struct hyp_arm_smmu_v3_device *smmu)
{
	u64 val, old;

	if (!(readl_relaxed(smmu->base + ARM_SMMU_GBPA) & GBPA_ABORT))
		return -EINVAL;

	/* Initialize all RW registers that will be read by the SMMU */
	smmu_write_cr0(smmu, 0);

	val = FIELD_PREP(CR1_TABLE_SH, ARM_SMMU_SH_ISH) |
	      FIELD_PREP(CR1_TABLE_OC, CR1_CACHE_WB) |
	      FIELD_PREP(CR1_TABLE_IC, CR1_CACHE_WB) |
	      FIELD_PREP(CR1_QUEUE_SH, ARM_SMMU_SH_ISH) |
	      FIELD_PREP(CR1_QUEUE_OC, CR1_CACHE_WB) |
	      FIELD_PREP(CR1_QUEUE_IC, CR1_CACHE_WB);
	writel_relaxed(val, smmu->base + ARM_SMMU_CR1);
	writel_relaxed(CR2_PTM, smmu->base + ARM_SMMU_CR2);

	val = readl_relaxed(smmu->base + ARM_SMMU_GERROR);
	old = readl_relaxed(smmu->base + ARM_SMMU_GERRORN);
	/* Service Failure Mode is fatal */
	if ((val ^ old) & GERROR_SFM_ERR)
		return -EIO;
	/* Clear pending errors */
	writel_relaxed(val, smmu->base + ARM_SMMU_GERRORN);

	return 0;
}

/* Transfer ownership of structures from host to hyp */
static void *smmu_take_pages(u64 phys, size_t size)
{
	WARN_ON(!PAGE_ALIGNED(phys) || !PAGE_ALIGNED(size));
	if (__pkvm_host_donate_hyp(phys >> PAGE_SHIFT, size >> PAGE_SHIFT))
		return NULL;

	return hyp_phys_to_virt(phys);
}

static int smmu_init_cmdq(struct hyp_arm_smmu_v3_device *smmu)
{
	u64 cmdq_base;
	size_t cmdq_nr_entries, cmdq_size;

	cmdq_base = readq_relaxed(smmu->base + ARM_SMMU_CMDQ_BASE);
	if (cmdq_base & ~(Q_BASE_RWA | Q_BASE_ADDR_MASK | Q_BASE_LOG2SIZE))
		return -EINVAL;

	smmu->cmdq_log2size = cmdq_base & Q_BASE_LOG2SIZE;
	cmdq_nr_entries = 1 << smmu->cmdq_log2size;
	cmdq_size = cmdq_nr_entries * CMDQ_ENT_DWORDS * 8;

	cmdq_base &= Q_BASE_ADDR_MASK;
	smmu->cmdq_base = smmu_take_pages(cmdq_base, cmdq_size);
	if (!smmu->cmdq_base)
		return -EINVAL;

	memset(smmu->cmdq_base, 0, cmdq_size);
	writel_relaxed(0, smmu->base + ARM_SMMU_CMDQ_PROD);
	writel_relaxed(0, smmu->base + ARM_SMMU_CMDQ_CONS);

	return 0;
}

static int smmu_init_strtab(struct hyp_arm_smmu_v3_device *smmu)
{
	u64 strtab_base;
	size_t strtab_size;
	u32 strtab_cfg, fmt;
	int split, log2size;

	strtab_base = readq_relaxed(smmu->base + ARM_SMMU_STRTAB_BASE);
	if (strtab_base & ~(STRTAB_BASE_ADDR_MASK | STRTAB_BASE_RA))
		return -EINVAL;

	strtab_cfg = readl_relaxed(smmu->base + ARM_SMMU_STRTAB_BASE_CFG);
	if (strtab_cfg & ~(STRTAB_BASE_CFG_FMT | STRTAB_BASE_CFG_SPLIT |
			   STRTAB_BASE_CFG_LOG2SIZE))
		return -EINVAL;

	fmt = FIELD_GET(STRTAB_BASE_CFG_FMT, strtab_cfg);
	split = FIELD_GET(STRTAB_BASE_CFG_SPLIT, strtab_cfg);
	log2size = FIELD_GET(STRTAB_BASE_CFG_LOG2SIZE, strtab_cfg);

	smmu->strtab_split = split;
	smmu->strtab_num_entries = 1 << log2size;

	switch (fmt) {
	case STRTAB_BASE_CFG_FMT_LINEAR:
		if (split)
			return -EINVAL;
		smmu->strtab_num_l1_entries = smmu->strtab_num_entries;
		strtab_size = smmu->strtab_num_l1_entries *
			      STRTAB_STE_DWORDS * 8;
		break;
	case STRTAB_BASE_CFG_FMT_2LVL:
		if (split != 6 && split != 8 && split != 10)
			return -EINVAL;
		smmu->strtab_num_l1_entries = 1 << max(0, log2size - split);
		strtab_size = smmu->strtab_num_l1_entries *
			      STRTAB_L1_DESC_DWORDS * 8;
		break;
	default:
		return -EINVAL;
	}

	strtab_base &= STRTAB_BASE_ADDR_MASK;
	smmu->strtab_base = smmu_take_pages(strtab_base, strtab_size);
	if (!smmu->strtab_base)
		return -EINVAL;

	/* Disable all STEs */
	memset(smmu->strtab_base, 0, strtab_size);
	return 0;
}

static int smmu_reset_device(struct hyp_arm_smmu_v3_device *smmu)
{
	int ret;
	struct arm_smmu_cmdq_ent cfgi_cmd = {
		.opcode = CMDQ_OP_CFGI_ALL,
	};
	struct arm_smmu_cmdq_ent tlbi_cmd = {
		.opcode = CMDQ_OP_TLBI_NSNH_ALL,
	};

	/* Invalidate all cached configs and TLBs */
	ret = smmu_write_cr0(smmu, CR0_CMDQEN);
	if (ret)
		return ret;

	ret = smmu_add_cmd(smmu, &cfgi_cmd);
	if (ret)
		goto err_disable_cmdq;

	ret = smmu_add_cmd(smmu, &tlbi_cmd);
	if (ret)
		goto err_disable_cmdq;

	ret = smmu_sync_cmd(smmu);
	if (ret)
		goto err_disable_cmdq;

	/* Enable translation */
	return smmu_write_cr0(smmu, CR0_SMMUEN | CR0_CMDQEN | CR0_ATSCHK | CR0_EVTQEN);

err_disable_cmdq:
	return smmu_write_cr0(smmu, 0);
}

static struct hyp_arm_smmu_v3_device *to_smmu(struct kvm_hyp_iommu *iommu)
{
	return container_of(iommu, struct hyp_arm_smmu_v3_device, iommu);
}

static void smmu_tlb_flush_all(void *cookie)
{
	struct kvm_iommu_tlb_cookie *data = cookie;
	struct kvm_hyp_iommu_domain *domain = data->domain;
	struct hyp_arm_smmu_v3_domain *smmu_domain = domain->priv;
	struct hyp_arm_smmu_v3_device *smmu;
	struct domain_iommu_node *iommu_node;
	struct arm_smmu_cmdq_ent cmd;
	struct arm_lpae_io_pgtable *pgtable = container_of(domain->pgtable,
							   struct arm_lpae_io_pgtable, iop);

	if (pgtable->iop.cfg.fmt == ARM_64_LPAE_S2) {
		cmd.opcode = CMDQ_OP_TLBI_S12_VMALL;
		cmd.tlbi.vmid = data->domain_id;
	} else {
		cmd.opcode = CMDQ_OP_TLBI_NH_ASID;
		cmd.tlbi.asid = data->domain_id;
		/* Domain ID is unique across all VMs. */
		cmd.tlbi.vmid = 0;
	}

	list_for_each_entry(iommu_node, &smmu_domain->iommu_list, list) {
		smmu = to_smmu(iommu_node->iommu);
		hyp_spin_lock(&smmu->iommu.lock);
		if (smmu->iommu.power_is_off && smmu->caches_clean_on_power_on) {
			hyp_spin_unlock(&smmu->iommu.lock);
			continue;
		}
		WARN_ON(smmu_send_cmd(smmu, &cmd));
		hyp_spin_unlock(&smmu->iommu.lock);
	}
}

static void smmu_tlb_inv_range(struct kvm_iommu_tlb_cookie *data,
			       unsigned long iova, size_t size, size_t granule,
			       bool leaf)
{
	struct kvm_hyp_iommu_domain *domain = data->domain;
	struct hyp_arm_smmu_v3_domain *smmu_domain = domain->priv;
	struct hyp_arm_smmu_v3_device *smmu;
	struct domain_iommu_node *iommu_node;
	unsigned long end = iova + size;
	struct arm_smmu_cmdq_ent cmd;
	struct arm_lpae_io_pgtable *pgtable = container_of(domain->pgtable,
							   struct arm_lpae_io_pgtable, iop);

	cmd.tlbi.leaf = leaf;
	if (pgtable->iop.cfg.fmt == ARM_64_LPAE_S2) {
		cmd.opcode = CMDQ_OP_TLBI_S2_IPA;
		cmd.tlbi.vmid = data->domain_id;
	} else {
		cmd.opcode = CMDQ_OP_TLBI_NH_VA;
		cmd.tlbi.asid = data->domain_id;
		cmd.tlbi.vmid = 0;
	}
	/*
	 * There are no mappings at high addresses since we don't use TTB1, so
	 * no overflow possible.
	 */
	BUG_ON(end < iova);
	list_for_each_entry(iommu_node, &smmu_domain->iommu_list, list) {
		smmu = to_smmu(iommu_node->iommu);
		hyp_spin_lock(&smmu->iommu.lock);
		if (smmu->iommu.power_is_off && smmu->caches_clean_on_power_on) {
			hyp_spin_unlock(&smmu->iommu.lock);
			continue;
		}
		while (iova < end) {
			cmd.tlbi.addr = iova;
			WARN_ON(smmu_send_cmd(smmu, &cmd));
			BUG_ON(iova + granule < iova);
			iova += granule;
		}
		hyp_spin_unlock(&smmu->iommu.lock);
	}
}

static void smmu_tlb_flush_walk(unsigned long iova, size_t size,
				size_t granule, void *cookie)
{
	smmu_tlb_inv_range(cookie, iova, size, granule, false);
}

static void smmu_tlb_add_page(struct iommu_iotlb_gather *gather,
			      unsigned long iova, size_t granule,
			      void *cookie)
{
	if (gather)
		kvm_iommu_iotlb_gather_add_page(cookie, gather, iova, granule);
	else
		smmu_tlb_inv_range(cookie, iova, granule,  granule, true);
}

static void smmu_iotlb_sync(void *cookie,
			    struct iommu_iotlb_gather *gather)
{
	size_t size;

	if (!gather->pgsize)
		return;
	size = gather->end - gather->start + 1;
	smmu_tlb_inv_range(cookie, gather->start, size,  gather->pgsize, true);
}

static const struct iommu_flush_ops smmu_tlb_ops = {
	.tlb_flush_all	= smmu_tlb_flush_all,
	.tlb_flush_walk = smmu_tlb_flush_walk,
	.tlb_add_page	= smmu_tlb_add_page,
};

static int smmu_init_device(struct hyp_arm_smmu_v3_device *smmu)
{
	int ret;

	if (!PAGE_ALIGNED(smmu->mmio_addr | smmu->mmio_size))
		return -EINVAL;

	ret = pkvm_create_hyp_device_mapping(smmu->mmio_addr, smmu->mmio_size,
					     &smmu->base);
	if (ret)
		return ret;

	smmu->pgtable_cfg_s1.tlb = &smmu_tlb_ops;
	smmu->pgtable_cfg_s2.tlb = &smmu_tlb_ops;

	if (smmu->features & ARM_SMMU_FEAT_TRANS_S1) {
		ret = kvm_arm_io_pgtable_init(&smmu->pgtable_cfg_s1, &smmu->pgtable_s1);
		if (ret)
			return ret;
	}

	if (smmu->features & ARM_SMMU_FEAT_TRANS_S2) {
		ret = kvm_arm_io_pgtable_init(&smmu->pgtable_cfg_s2, &smmu->pgtable_s2);
		if (ret)
			return ret;
	}

	ret = smmu_init_registers(smmu);
	if (ret)
		return ret;

	ret = smmu_init_cmdq(smmu);
	if (ret)
		return ret;

	ret = smmu_init_strtab(smmu);
	if (ret)
		return ret;

	ret = smmu_reset_device(smmu);
	if (ret)
		return ret;

	return kvm_iommu_init_device(&smmu->iommu);
}

static int smmu_init(unsigned long init_arg)
{
	int nr_pages = PAGE_ALIGN(sizeof(*kvm_hyp_arm_smmu_v3_smmus) * kvm_hyp_arm_smmu_v3_count);

	WARN_ON(!smmu_take_pages(hyp_virt_to_phys(kvm_hyp_arm_smmu_v3_smmus), nr_pages));

	return 0;
}

static int smmu_register_device(unsigned long id, void *data)
{
	struct hyp_arm_smmu_v3_device *smmu;
	int ret;
	void *smmu_kernel;

	/* This can be improved but for now we optimize for performance. */
	BUILD_BUG_ON(sizeof(*smmu) > PAGE_SIZE);
	if (id >= kvm_hyp_arm_smmu_v3_count)
		return -ENODEV;

	hyp_spin_lock(&registeration_lock);
	smmu = &kvm_hyp_arm_smmu_v3_smmus[id];
	if (smmu->busy) {
		ret = -EBUSY;
		goto out_unlock;
	}

	smmu_kernel = hyp_fixmap_map(hyp_virt_to_phys((void *)kern_hyp_va((unsigned long)data)));
	memcpy(smmu, smmu_kernel, sizeof(*smmu));
	hyp_fixmap_unmap();
	hyp_spin_lock(&smmu->iommu.lock);
	ret = smmu_init_device(smmu);
	hyp_spin_unlock(&smmu->iommu.lock);
	/* Paired with smp_load_acquire() in smmu_id_to_iommu() */
	smp_store_release(&smmu->busy, !ret);

out_unlock:
	hyp_spin_unlock(&registeration_lock);
	return ret;
}

static struct kvm_hyp_iommu *smmu_id_to_iommu(pkvm_handle_t smmu_id)
{
	struct hyp_arm_smmu_v3_device *smmu;

	if (smmu_id >= kvm_hyp_arm_smmu_v3_count)
		return NULL;
	smmu_id = array_index_nospec(smmu_id, kvm_hyp_arm_smmu_v3_count);
	smmu = &kvm_hyp_arm_smmu_v3_smmus[smmu_id];
	/* Paired with smp_store_release() in smmu_register_device() */
	if (!smp_load_acquire(&smmu->busy))
		return NULL;

	return &smmu->iommu;
}

int smmu_domain_config_s2(struct kvm_hyp_iommu_domain *domain,
			  pkvm_handle_t domain_id, u64 *ent)
{
	struct io_pgtable_cfg *cfg;
	u64 ts, sl, ic, oc, sh, tg, ps;

	cfg = &domain->pgtable->cfg;
	ps = cfg->arm_lpae_s2_cfg.vtcr.ps;
	tg = cfg->arm_lpae_s2_cfg.vtcr.tg;
	sh = cfg->arm_lpae_s2_cfg.vtcr.sh;
	oc = cfg->arm_lpae_s2_cfg.vtcr.orgn;
	ic = cfg->arm_lpae_s2_cfg.vtcr.irgn;
	sl = cfg->arm_lpae_s2_cfg.vtcr.sl;
	ts = cfg->arm_lpae_s2_cfg.vtcr.tsz;

	ent[0] = STRTAB_STE_0_V |
		 FIELD_PREP(STRTAB_STE_0_CFG, STRTAB_STE_0_CFG_S2_TRANS);
	ent[1] = FIELD_PREP(STRTAB_STE_1_SHCFG, STRTAB_STE_1_SHCFG_INCOMING);
	ent[2] = FIELD_PREP(STRTAB_STE_2_VTCR,
			    FIELD_PREP(STRTAB_STE_2_VTCR_S2PS, ps) |
			    FIELD_PREP(STRTAB_STE_2_VTCR_S2TG, tg) |
			    FIELD_PREP(STRTAB_STE_2_VTCR_S2SH0, sh) |
			    FIELD_PREP(STRTAB_STE_2_VTCR_S2OR0, oc) |
			    FIELD_PREP(STRTAB_STE_2_VTCR_S2IR0, ic) |
			    FIELD_PREP(STRTAB_STE_2_VTCR_S2SL0, sl) |
			    FIELD_PREP(STRTAB_STE_2_VTCR_S2T0SZ, ts)) |
		 FIELD_PREP(STRTAB_STE_2_S2VMID, domain_id) |
		 STRTAB_STE_2_S2AA64;
	ent[3] = hyp_virt_to_phys(domain->pgd) & STRTAB_STE_3_S2TTB_MASK;

	return 0;
}

int smmu_domain_config_s1(struct hyp_arm_smmu_v3_device *smmu,
			  struct kvm_hyp_iommu_domain *domain,
			  pkvm_handle_t domain_id, u32 sid, u32 pasid,
			  u32 pasid_bits, u64 *ent, bool *update_ste)
{
	u64 *cd_table;
	u64 *ste;
	u32 nr_entries;
	u64 val;
	u64 *cd_entry;
	struct io_pgtable_cfg *cfg;

	cfg = &smmu->pgtable_s1.iop.cfg;
	ste = smmu_get_ste_ptr(smmu, sid);
	val = le64_to_cpu(ste[0]);

	/* The host trying to attach stage-1 domain to an already stage-2 attached device. */
	if (FIELD_GET(STRTAB_STE_0_CFG, val) == STRTAB_STE_0_CFG_S2_TRANS)
		return -EBUSY;

	cd_table = (u64 *)(FIELD_GET(STRTAB_STE_0_S1CTXPTR_MASK, val) << 6);
	nr_entries = 1 << FIELD_GET(STRTAB_STE_0_S1CDMAX, val);
	*update_ste = false;
	/* This is the first pasid attached to this device. */
	if (!cd_table) {
		cd_table = smmu_alloc_cd(pasid_bits);
		if (!cd_table)
			return -ENOMEM;
		nr_entries = 1 << pasid_bits;
		ent[1] = FIELD_PREP(STRTAB_STE_1_S1DSS, STRTAB_STE_1_S1DSS_SSID0) |
			 FIELD_PREP(STRTAB_STE_1_S1CIR, STRTAB_STE_1_S1C_CACHE_WBRA) |
			 FIELD_PREP(STRTAB_STE_1_S1COR, STRTAB_STE_1_S1C_CACHE_WBRA) |
			 FIELD_PREP(STRTAB_STE_1_S1CSH, ARM_SMMU_SH_ISH);
		ent[0] = ((u64)cd_table & STRTAB_STE_0_S1CTXPTR_MASK) |
			 FIELD_PREP(STRTAB_STE_0_CFG, STRTAB_STE_0_CFG_S1_TRANS) |
			 FIELD_PREP(STRTAB_STE_0_S1CDMAX, pasid_bits) |
			 FIELD_PREP(STRTAB_STE_0_S1FMT, STRTAB_STE_0_S1FMT_LINEAR) |
			 STRTAB_STE_0_V;
		*update_ste = true;
	}

	if (pasid >= nr_entries)
		return -E2BIG;
	/* Write CD. */
	cd_entry = smmu_get_cd_ptr(hyp_phys_to_virt((u64)cd_table), pasid);

	/* CD already used by another device. */
	if (cd_entry[0])
		return -EBUSY;

	cd_entry[1] = cpu_to_le64(hyp_virt_to_phys(domain->pgd) & CTXDESC_CD_1_TTB0_MASK);
	cd_entry[2] = 0;
	cd_entry[3] = cpu_to_le64(cfg->arm_lpae_s1_cfg.mair);
	/* STE is live. */
	if (!(*update_ste))
		smmu_sync_cd(smmu, cd_entry, sid, pasid);
	val =  FIELD_PREP(CTXDESC_CD_0_TCR_T0SZ, cfg->arm_lpae_s1_cfg.tcr.tsz) |
	       FIELD_PREP(CTXDESC_CD_0_TCR_TG0, cfg->arm_lpae_s1_cfg.tcr.tg) |
	       FIELD_PREP(CTXDESC_CD_0_TCR_IRGN0, cfg->arm_lpae_s1_cfg.tcr.irgn) |
	       FIELD_PREP(CTXDESC_CD_0_TCR_ORGN0, cfg->arm_lpae_s1_cfg.tcr.orgn) |
	       FIELD_PREP(CTXDESC_CD_0_TCR_SH0, cfg->arm_lpae_s1_cfg.tcr.sh) |
	       FIELD_PREP(CTXDESC_CD_0_TCR_IPS, cfg->arm_lpae_s1_cfg.tcr.ips) |
	       CTXDESC_CD_0_TCR_EPD1 | CTXDESC_CD_0_AA64 |
	       CTXDESC_CD_0_R | CTXDESC_CD_0_A |
	       CTXDESC_CD_0_ASET |
	       FIELD_PREP(CTXDESC_CD_0_ASID, domain_id) |
	       CTXDESC_CD_0_V;
	WRITE_ONCE(cd_entry[0], cpu_to_le64(val));
	/* STE is live. */
	if (!(*update_ste))
		smmu_sync_cd(smmu, cd_entry, sid, pasid);
	return 0;
}

int smmu_domain_finalise(struct hyp_arm_smmu_v3_device *smmu,
			 struct kvm_hyp_iommu_domain *domain,
			 pkvm_handle_t domain_id)
{
	int ret;
	struct io_pgtable iopt;
	size_t pgd_size;
	struct hyp_arm_smmu_v3_domain *smmu_domain = domain->priv;

	if (smmu_domain->type == KVM_ARM_SMMU_DOMAIN_S2)
		domain->pgtable = &smmu->pgtable_s2.iop;
	else
		domain->pgtable = &smmu->pgtable_s1.iop;

	iopt = domain_to_iopt(domain, domain_id);
	pgd_size = kvm_arm_io_pgtable_size(&iopt);

	if (!domain->pgd)
		domain->pgd = kvm_iommu_donate_pages(get_order(pgd_size), true);

	if (!domain->pgd) {
		domain->pgtable = NULL;
		return -ENOMEM;
	}

	ret = kvm_arm_io_pgtable_alloc(&iopt, (unsigned long)domain->pgd);
	if (ret) {
		domain->pgtable = NULL;
		return ret;
	}

	domain->pgd = iopt.pgd;
	return 0;
}

static bool smmu_domain_compat(struct hyp_arm_smmu_v3_device *smmu,
			       struct hyp_arm_smmu_v3_domain *smmu_domain)
{
	struct io_pgtable_cfg *cfg1, *cfg2;

	/* Domain is empty. */
	if (!smmu_domain->domain->pgtable)
		return true;

	if (smmu_domain->type == KVM_ARM_SMMU_DOMAIN_S2) {
		if (!(smmu->features & ARM_SMMU_FEAT_TRANS_S2))
			return false;
		cfg1 = &smmu->pgtable_cfg_s2;
	} else {
		cfg1 = &smmu->pgtable_cfg_s1;
		if (!(smmu->features & ARM_SMMU_FEAT_TRANS_S1))
			return false;
	}

	cfg2 = &smmu_domain->domain->pgtable->cfg;

	/* Best effort. */
	return (cfg1->ias == cfg2->ias) && (cfg1->oas == cfg2->oas) && (cfg1->fmt && cfg2->fmt) &&
	       (cfg1->pgsize_bitmap == cfg2->pgsize_bitmap) && (cfg1->quirks == cfg2->quirks);
}

static bool smmu_existing_in_domain(struct hyp_arm_smmu_v3_device *smmu,
				    struct hyp_arm_smmu_v3_domain *smmu_domain)
{
	struct domain_iommu_node *iommu_node;
	struct hyp_arm_smmu_v3_device *other;

	list_for_each_entry(iommu_node, &smmu_domain->iommu_list, list) {
		other = to_smmu(iommu_node->iommu);
		if (other == smmu)
			return true;
	}

	return false;
}

static void smmu_get_ref_domain(struct hyp_arm_smmu_v3_device *smmu,
				struct hyp_arm_smmu_v3_domain *smmu_domain)
{
	struct domain_iommu_node *iommu_node;
	struct hyp_arm_smmu_v3_device *other;

	list_for_each_entry(iommu_node, &smmu_domain->iommu_list, list) {
		other = to_smmu(iommu_node->iommu);
		if (other == smmu) {
			iommu_node->ref++;
			return;
		}
	}
}

static void smmu_put_ref_domain(struct hyp_arm_smmu_v3_device *smmu,
				struct hyp_arm_smmu_v3_domain *smmu_domain)
{
	struct domain_iommu_node *iommu_node, *temp;
	struct hyp_arm_smmu_v3_device *other;

	list_for_each_entry_safe(iommu_node, temp, &smmu_domain->iommu_list, list) {
		other = to_smmu(iommu_node->iommu);
		if (other == smmu) {
			iommu_node->ref--;
			if (iommu_node->ref == 0) {
				list_del(&iommu_node->list);
				hyp_free(iommu_node);
			}
			return;
		}
	}
}

static int smmu_attach_dev(struct kvm_hyp_iommu *iommu, pkvm_handle_t domain_id,
			   struct kvm_hyp_iommu_domain *domain,
			   u32 sid, u32 pasid, u32 pasid_bits)
{
	int i;
	int ret = -EINVAL;
	u64 *dst;
	u64 ent[STRTAB_STE_DWORDS] = {};
	struct hyp_arm_smmu_v3_device *smmu = to_smmu(iommu);
	struct hyp_arm_smmu_v3_domain *smmu_domain = domain->priv;
	struct domain_iommu_node *iommu_node = NULL;
	bool update_ste = true; /* Some S1 attaches might not update STE. */

	hyp_spin_lock(&iommu->lock);
	dst = smmu_get_ste_ptr(smmu, sid);
	if (!dst)
		goto out_unlock;

	/*
	 * First smmu attaching to bypassed domain chooses the stage
	 * with default to stage-2, this is not optimal in some scenarios
	 * we can have a mix of nested and stage-1 devices.
	 * Also if 2 devices where each one has different stage they can't attach
	 * to the IDMAPPED domain, to solve this we would require to generalize the concept
	 * of IDMAPPED and allow the kernel allocate them at run time.
	 * This shouldn't be complicated, it would require either to register the
	 * IDMAPPED domains to the hypervisor IOMMU or just delegate the idmap calls
	 * to the driver.
	 */
	if (smmu_domain->type == KVM_ARM_SMMU_DOMAIN_BYPASS) {
		if (smmu->features & ARM_SMMU_FEAT_TRANS_S2) {
			smmu_domain->type = KVM_ARM_SMMU_DOMAIN_S2;
		} else {
			smmu_domain->type = KVM_ARM_SMMU_DOMAIN_S1;
		}
	}

	if (!smmu_existing_in_domain(smmu, smmu_domain)) {
		if (!smmu_domain_compat(smmu, smmu_domain)) {
			ret = -EBUSY;
			goto out_unlock;
		}
		iommu_node = smmu_alloc(sizeof(struct domain_iommu_node));
		if (!iommu_node) {
			ret = -ENOMEM;
			goto out_unlock;
		}
		iommu_node->iommu = iommu;
		iommu_node->ref = 1;
		list_add_tail(&iommu_node->list, &smmu_domain->iommu_list);
	} else {
		smmu_get_ref_domain(smmu, smmu_domain);
	}

	/*
	 * First attach to the domain, this is over protected by the all domain locks,
	 * as there is no per-domain lock now, this can be improved later.
	 * However, as this operation is rare, it should be fine.
	 */
	if (!domain->pgtable) {
		ret = smmu_domain_finalise(smmu, domain, domain_id);
		if (ret)
			goto out_unlock;
	}

	/* Use stage-2 for bypass. */
	if (smmu_domain->type == KVM_ARM_SMMU_DOMAIN_S2) {
		/* Device already attached or pasid for s2. */
		if (dst[0]  || pasid) {
			ret = -EBUSY;
			goto out_unlock;
		}
		ret = smmu_domain_config_s2(domain, domain_id, ent);
	} else {
		/*
		 * One drawback to this is that the first attach to this sid dictates
		 * how many pasid bits needed as we don't relocated CDs.
		 */
		pasid_bits = min(pasid_bits, smmu->ssid_bits);
		ret = smmu_domain_config_s1(smmu, domain, domain_id, sid,
					    pasid, pasid_bits, ent,
					    &update_ste);
	}
	if (ret)
		goto out_unlock;

	if (!update_ste)
		goto out_unlock;
	/*
	 * The SMMU may cache a disabled STE.
	 * Initialize all fields, sync, then enable it.
	 */
	for (i = 1; i < STRTAB_STE_DWORDS; i++)
		dst[i] = cpu_to_le64(ent[i]);

	ret = smmu_sync_ste(smmu, dst, sid);
	if (ret)
		goto out_unlock;

	WRITE_ONCE(dst[0], cpu_to_le64(ent[0]));
	ret = smmu_sync_ste(smmu, dst, sid);
	if (ret)
		dst[0] = 0;

out_unlock:
	if (ret && iommu_node) {
		list_del(&iommu_node->list);
		hyp_free(iommu_node);
	}
	hyp_spin_unlock(&iommu->lock);
	return ret;
}

static int smmu_detach_dev(struct kvm_hyp_iommu *iommu, pkvm_handle_t domain_id,
			   struct kvm_hyp_iommu_domain *domain, u32 sid, u32 pasid)
{
	u64 *dst;
	int i, ret = -ENODEV;
	struct hyp_arm_smmu_v3_device *smmu = to_smmu(iommu);
	struct hyp_arm_smmu_v3_domain *smmu_domain = domain->priv;
	u32 nr_ssid;
	u64 *cd_table, *cd;
	u32 cd_order;

	hyp_spin_lock(&iommu->lock);
	dst = smmu_get_ste_ptr(smmu, sid);
	if (!dst)
		goto out_unlock;

	if (smmu_domain->type == KVM_ARM_SMMU_DOMAIN_S1) {
		nr_ssid = 1 << FIELD_GET(STRTAB_STE_0_S1CDMAX, dst[0]);
		if (pasid >= nr_ssid) {
			ret = -E2BIG;
			goto out_unlock;
		}
		cd_table = (u64 *)(FIELD_GET(STRTAB_STE_0_S1CTXPTR_MASK, dst[0]) << 6);
		/* This shouldn't happen*/
		BUG_ON(!cd_table);

		cd_table = hyp_phys_to_virt((phys_addr_t)cd_table);

		cd = smmu_get_cd_ptr(cd_table, pasid);

		cd_order  = get_order(nr_ssid * (CTXDESC_CD_DWORDS << 3));
		/*
		 * We have to free that as the host can attach stage-2 which requires to
		 * clear the STE and hence lose the CD.
		 */
		kvm_iommu_reclaim_pages(cd_table, cd_order);
		WARN_ON(!FIELD_GET(CTXDESC_CD_0_V, cd[0]));

		/* Invalidate CD. */
		cd[0] = 0;
		smmu_sync_cd(smmu, cd, sid, pasid);
		cd[1] = 0;
		cd[2] = 0;
		cd[3] = 0;
		ret = smmu_sync_cd(smmu, cd, sid, pasid);
	} else {
		dst[0] = 0;
		ret = smmu_sync_ste(smmu, dst, sid);
		if (ret)
			goto out_unlock;

		for (i = 1; i < STRTAB_STE_DWORDS; i++)
			dst[i] = 0;

		ret = smmu_sync_ste(smmu, dst, sid);
	}

	smmu_put_ref_domain(smmu, smmu_domain);
out_unlock:
	hyp_spin_unlock(&iommu->lock);
	return ret;
}

int smmu_alloc_domain(struct kvm_hyp_iommu_domain *domain, pkvm_handle_t domain_id, u32 type)
{
	struct hyp_arm_smmu_v3_domain *smmu_domain;

	smmu_domain = smmu_alloc(sizeof(struct hyp_arm_smmu_v3_domain));
	if (!smmu_domain)
		return -ENOMEM;

	INIT_LIST_HEAD(&smmu_domain->iommu_list);
	smmu_domain->domain = domain;
	smmu_domain->type = type;

	domain->priv = (void *)smmu_domain;

	return 0;
}

int smmu_free_domain(struct kvm_hyp_iommu_domain *domain, pkvm_handle_t domain_id)
{
	struct io_pgtable iopt = domain_to_iopt(domain, domain_id);

	hyp_free(domain->priv);

	/* A domain can be freed before any device is attached. */
	if (domain->pgtable)
		return kvm_arm_io_pgtable_free(&iopt);
	return 0;
}

bool smmu_dabt_device(struct hyp_arm_smmu_v3_device *smmu,
		      struct kvm_cpu_context *host_ctxt, u64 esr, u32 off)
{
	bool is_write = esr & ESR_ELx_WNR;
	unsigned int len = BIT((esr & ESR_ELx_SAS) >> ESR_ELx_SAS_SHIFT);
	int rd = (esr & ESR_ELx_SRT_MASK) >> ESR_ELx_SRT_SHIFT;
	const u32 no_access  = 0;
	const u32 read_write = (u32)(-1);
	const u32 read_only = is_write ? no_access : read_write;
	u32 mask = no_access;

	/*
	 * Only handle MMIO access with u32 size and alignment.
	 * We don't need to change 64-bit registers for now.
	 */
	if ((len != sizeof(u32)) || (off & (sizeof(u32) - 1)))
		return false;

	switch (off) {
	case ARM_SMMU_EVTQ_PROD + SZ_64K:
		mask = read_write;
		break;
	case ARM_SMMU_EVTQ_CONS + SZ_64K:
		mask = read_write;
		break;
	case ARM_SMMU_GERROR:
		mask = read_only;
		break;
	case ARM_SMMU_GERRORN:
		mask = read_write;
		break;
	};

	if (!mask)
		return false;
	if (is_write)
		writel_relaxed(cpu_reg(host_ctxt, rd) & mask, smmu->base + off);
	else
		cpu_reg(host_ctxt, rd) = readl_relaxed(smmu->base + off);

	return true;
}

bool smmu_dabt_handler(struct kvm_cpu_context *host_ctxt, u64 esr, u64 addr)
{
	int i;
	struct hyp_arm_smmu_v3_device *smmu;

	for (i =  0; i < kvm_hyp_arm_smmu_v3_count; ++i) {
		smmu = &kvm_hyp_arm_smmu_v3_smmus[i];
		if (addr < smmu->mmio_addr || addr >= smmu->mmio_addr + smmu->mmio_size)
			continue;
		return smmu_dabt_device(smmu, host_ctxt, esr, addr - smmu->mmio_addr);
	}
	return false;
}

int smmu_suspend(struct kvm_hyp_iommu *iommu)
{
	struct hyp_arm_smmu_v3_device *smmu = to_smmu(iommu);

	/*
	 * Disable translation, GBPA is validated at probe to be set, so all transaltion
	 * would be aborted when SMMU is disabled.
	 * TODO: Implement save/restore.
	 */
	if (iommu->power_domain.type == KVM_POWER_DOMAIN_HOST_HVC)
		return smmu_write_cr0(smmu, 0);
	return 0;
}

int smmu_resume(struct kvm_hyp_iommu *iommu)
{
	struct hyp_arm_smmu_v3_device *smmu = to_smmu(iommu);

	/*
	 * Re-enable and clean all caches.
	 * TODO: Implement save/restore.
	 */
	if (iommu->power_domain.type == KVM_POWER_DOMAIN_HOST_HVC)
		return smmu_reset_device(smmu);
	return 0;
}

#ifdef MODULE
int smmu_init_hyp_module(const struct pkvm_module_ops *ops)
{
	if (!ops)
		return -EINVAL;

	mod_ops = ops;
	return 0;
}
#endif

struct kvm_iommu_ops smmu_ops = {
	.init				= smmu_init,
	.register_device		= smmu_register_device,
	.get_iommu_by_id		= smmu_id_to_iommu,
	.free_domain			= smmu_free_domain,
	.attach_dev			= smmu_attach_dev,
	.detach_dev			= smmu_detach_dev,
	.alloc_domain			= smmu_alloc_domain,
	.dabt_handler			= smmu_dabt_handler,
	.suspend			= smmu_suspend,
	.resume				= smmu_resume,
	.iotlb_sync			= smmu_iotlb_sync,
};

