// Seed: 2028909640
module module_0 (
    input wand id_0,
    output wire id_1,
    input supply1 id_2,
    input wand id_3
);
  wire id_5;
  assign module_1.type_25 = 0;
  assign id_1 = 1;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output wand id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    input uwire id_6,
    output wor id_7,
    output logic id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11
);
  wire  id_13;
  uwire id_14 = 1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_9
  );
  always @(negedge 1) id_8 <= 1;
  id_15(
      .id_0(), .id_1(1)
  );
  wire id_16;
  wire id_17;
endmodule
