// Seed: 3870101711
module module_0;
  logic [7:0]
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27 = id_13;
  assign id_21[1] = id_25[1 : {1{1'b0}}] ==? 1;
endmodule
program module_1 (
    input  tri1 id_0,
    output tri0 id_1
);
  id_3(
      .id_0(1), .id_1(id_0), .id_2(id_4)
  );
  assign id_4 = {id_4, 1, 1, 1, 1'h0, 1};
  notif1 (id_1, id_3, id_4);
  module_0();
  wire id_5;
  wire id_6;
endprogram
