Conf,Error (%),Reward,Conv1,Conv2,Conv3,FC1,FC2,Total,FPGA(%),Conv1,Conv2,Conv3,FC1,FC2,Total,FPGA(%)
0,0,0,4005,24164,64424,19289,13507,125389,7.25630787,2970,17682,47087,14058,9894,91691,2.653096065
1,-0.092804,0.182509,4005,15310,51622,19289,4471,94697,5.480150463,2970,13766,41881,14058,5483,78158,2.261516204
2,-0.0828094,0.298286,3205,15310,40820,12205,4485,76025,4.399594907,2637,13766,36675,10934,5489,69501,2.011024306
3,0.0171967,0.318034,2537,15310,40820,14608,4471,77746,4.499189815,2303,13766,36675,10692,5483,68919,1.994184028
4,0.167191,0.324978,1934,22364,40820,9448,6649,81215,4.69994213,1971,14208,36675,9372,6646,68872,1.992824074
5,0.187195,0.33572,3975,11864,40820,14775,6618,78052,4.516898148,2891,11808,36675,11143,6600,69117,1.999913194
6,0.217194,0.346246,2537,11864,40820,14608,4468,74297,4.299594907,2303,11808,36675,10692,5481,66959,1.937471065
7,0.297195,0.349392,3181,23110,39624,6391,8478,80784,4.675,2557,15416,33869,7788,7489,67119,1.942100694
8,0.477196,0.399523,1934,11864,40820,9448,4447,68513,3.964872685,1971,11808,36675,9372,5501,65327,1.890248843
