{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# T01: Basic Logic Gates on Basys 3 (T01_Basys3_LogicGate)\n",
    "\n",
    "## Objective:\n",
    "Design and implement basic logic gates (NOT, AND, OR, XOR, NAND, NOR, XNOR) on the Basys 3 FPGA board using Verilog. Use switches `sw[0]` and `sw[1]` as inputs and LEDs `led[15:0]` to display the output of each gate. Demonstrate the input-output relationship using a truth table.\n",
    "\n",
    "---\n",
    "\n",
    "## Features:\n",
    "1. **Inputs**:  \n",
    "   - `sw[0]` (Input A)  \n",
    "   - `sw[1]` (Input B)  \n",
    "2. **Outputs**:  \n",
    "   - Use `led[0]` to `led[7]` to represent the output of each logic gate (see table below).  \n",
    "3. **Truth Table**:  \n",
    "   | **sw[1] (B)** | **sw[0] (A)** | NOT A (`led[0]`) | NOT B (`led[1]`) | AND (`led[2]`) | OR (`led[3]`) | NOR (`led[4]`) | NAND (`led[5]`) | XOR (`led[6]`) | XNOR (`led[7]`) |  \n",
    "   |:---------------:|:---------------:|:------------------:|:------------------:|:----------------:|:---------------:|:----------------:|:-----------------:|:----------------:|:-----------------:|  \n",
    "   | 0             | 0             | 1                | 1                | 0              | 0             | 1              | 1               | 0              | 1               |  \n",
    "   | 0             | 1             | 0                | 1                | 0              | 1             | 0              | 1               | 1              | 0               |  \n",
    "   | 1             | 0             | 1                | 0                | 0              | 1             | 0              | 1               | 1              | 0               |  \n",
    "   | 1             | 1             | 0                | 0                | 1              | 1             | 0              | 0               | 0              | 1               |  \n",
    "\n",
    "---\n",
    "\n",
    "## Instructions  \n",
    "### FPGA Project  \n",
    "1. **Create a new Vivado project** for the Basys 3 board.  \n",
    "2. **Write Verilog code** to implement the logic gates, mapping `sw[0]` and `sw[1]` as inputs and `led[0]` to `led[7]` as outputs.  \n",
    "3. **Map the design** to the Basys 3 boardâ€™s switches and LEDs using a `.xdc` constraint file.  \n",
    "4. **Generate the bitstream**, program the FPGA, and test the logic gates.  \n",
    "\n",
    "---\n",
    "\n",
    "### Simulation  \n",
    "1. **Write a testbench** to verify all gate behaviors across all input combinations.  \n",
    "2. **Simulate** the design and confirm outputs match the truth table.  \n",
    "\n",
    "---\n",
    "\n",
    "## Submission:  \n",
    "1. A self-contained `ipynb` file with:  \n",
    "   - **Verilog code** (module, testbench, and waveform screenshots).  \n",
    "   - **Google Colab/GitHub link** for collaboration.  \n",
    "   - **Demo video** (showing switch inputs and LED outputs).  \n",
    "   - **Brief report** documenting design steps, challenges, and lessons learned.  \n",
    "2. Submit to **edimension** and share with instructor GitHub: `pe8sutd`.  \n",
    "\n",
    "---\n",
    "\n",
    "## Deadline:  \n",
    "Refer to the due date in the **edimension submission folder**.  \n",
    "\n",
    "---\n",
    "\n",
    "## Grading:  \n",
    "- Correct implementation of all logic gates.  \n",
    "- Accuracy of truth table and simulation results.  \n",
    "- Code readability and constraint file correctness. \n",
    "\n",
    "---\n",
    "\n",
    "## Demo Video  \n",
    "Show the LEDs updating in real-time as switches `sw[0]` and `sw[1]` toggle.  "
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
