module tb_t_ff;

reg clk, rst, t;
wire q;

t_ff uut (clk, rst, t, q);


always #5 clk = ~clk;

initial begin
    clk = 0;
    rst = 1;
    t   = 0;

    #10 rst = 0;

    #10 t = 1;   
    #10 t = 0;   
    #10 t = 1;   
    #10 t = 1;   
    #10 t = 0;  

    #20 $finish;
end

endmodule
