

================================================================
== Vivado HLS Report for 'bit_reverse'
================================================================
* Date:           Tue Dec  5 19:32:17 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        fft_test.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   278529|   294913| 2.785 ms | 2.949 ms |  278529|  294913|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   278528|   294912|  17 ~ 18 |          -|          -|  16384|    no    |
        | + Loop 1.1  |       14|       14|         1|          -|          -|     14|    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     74|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        -|      -|     129|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     129|    185|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_135_p2          |     +    |      0|  0|  21|           1|          15|
    |i_fu_147_p2            |     +    |      0|  0|  13|           4|           1|
    |icmp_ln1832_fu_141_p2  |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln1844_fu_129_p2  |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln1846_fu_183_p2  |   icmp   |      0|  0|  18|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  74|          56|          67|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |X_I_address0         |  21|          4|   14|         56|
    |X_R_address0         |  21|          4|   14|         56|
    |ap_NS_fsm            |  33|          6|    1|          6|
    |i_0_i_reg_101        |   9|          2|    4|          8|
    |input_assign_reg_78  |   9|          2|   15|         30|
    |p_0_i_reg_112        |   9|          2|   14|         28|
    |reversed_reg_90      |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 111|         22|   94|        248|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |X_I_addr_2_reg_245   |  14|   0|   14|          0|
    |X_R_addr_2_reg_240   |  14|   0|   14|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_i_reg_101        |   4|   0|    4|          0|
    |i_6_reg_213          |  15|   0|   15|          0|
    |icmp_ln1846_reg_236  |   1|   0|    1|          0|
    |input_assign_reg_78  |  15|   0|   15|          0|
    |p_0_i_reg_112        |  14|   0|   14|          0|
    |reversed_reg_90      |  32|   0|   32|          0|
    |zext_ln1830_reg_205  |  15|   0|   32|         17|
    +---------------------+----+----+-----+-----------+
    |Total                | 129|   0|  146|         17|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_done       | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|X_R_address0  | out |   14|  ap_memory |      X_R     |     array    |
|X_R_ce0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0        |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0  | out |   14|  ap_memory |      X_I     |     array    |
|X_I_ce0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0        |  in |   32|  ap_memory |      X_I     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [fft.cpp:1844]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%input_assign = phi i15 [ 0, %0 ], [ %i_6, %._crit_edge ]"   --->   Operation 7 'phi' 'input_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln1830 = trunc i15 %input_assign to i14" [fft.cpp:1830->fft.cpp:1845]   --->   Operation 8 'trunc' 'trunc_ln1830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1830 = zext i15 %input_assign to i32" [fft.cpp:1830->fft.cpp:1845]   --->   Operation 9 'zext' 'zext_ln1830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (2.31ns)   --->   "%icmp_ln1844 = icmp eq i15 %input_assign, -16384" [fft.cpp:1844]   --->   Operation 10 'icmp' 'icmp_ln1844' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 11 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.94ns)   --->   "%i_6 = add i15 1, %input_assign" [fft.cpp:1844]   --->   Operation 12 'add' 'i_6' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1844, label %4, label %.preheader.preheader" [fft.cpp:1844]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 14 'br' <Predicate = (!icmp_ln1844)> <Delay = 1.76>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [fft.cpp:1858]   --->   Operation 15 'ret' <Predicate = (icmp_ln1844)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%reversed = phi i32 [ %rev, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 16 'phi' 'reversed' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 17 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_i = phi i14 [ %zext_ln1834, %2 ], [ %trunc_ln1830, %.preheader.preheader ]" [fft.cpp:1834->fft.cpp:1845]   --->   Operation 18 'phi' 'p_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln1832 = icmp eq i4 %i_0_i, -2" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 19 'icmp' 'icmp_ln1832' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i, 1" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1832, label %reverse_bits.exit, label %2" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1833 = trunc i32 %reversed to i31" [fft.cpp:1833->fft.cpp:1845]   --->   Operation 23 'trunc' 'trunc_ln1833' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1832 = trunc i14 %p_0_i to i1" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 24 'trunc' 'trunc_ln1832' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%rev = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln1833, i1 %trunc_ln1832)" [fft.cpp:1833->fft.cpp:1845]   --->   Operation 25 'bitconcatenate' 'rev' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%input_assign_1 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %p_0_i, i32 1, i32 13)" [fft.cpp:1834->fft.cpp:1845]   --->   Operation 26 'partselect' 'input_assign_1' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1834 = zext i13 %input_assign_1 to i14" [fft.cpp:1834->fft.cpp:1845]   --->   Operation 27 'zext' 'zext_ln1834' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader" [fft.cpp:1832->fft.cpp:1845]   --->   Operation 28 'br' <Predicate = (!icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln1846 = icmp ult i32 %zext_ln1830, %reversed" [fft.cpp:1846]   --->   Operation 29 'icmp' 'icmp_ln1846' <Predicate = (icmp_ln1832)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1846, label %3, label %._crit_edge" [fft.cpp:1846]   --->   Operation 30 'br' <Predicate = (icmp_ln1832)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1849 = zext i32 %reversed to i64" [fft.cpp:1849]   --->   Operation 31 'zext' 'zext_ln1849' <Predicate = (icmp_ln1832 & icmp_ln1846)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%X_R_addr_2 = getelementptr [16384 x float]* %X_R, i64 0, i64 %zext_ln1849" [fft.cpp:1849]   --->   Operation 32 'getelementptr' 'X_R_addr_2' <Predicate = (icmp_ln1832 & icmp_ln1846)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr_2, align 4" [fft.cpp:1849]   --->   Operation 33 'load' 'X_R_load' <Predicate = (icmp_ln1832 & icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%X_I_addr_2 = getelementptr [16384 x float]* %X_I, i64 0, i64 %zext_ln1849" [fft.cpp:1854]   --->   Operation 34 'getelementptr' 'X_I_addr_2' <Predicate = (icmp_ln1832 & icmp_ln1846)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr_2, align 4" [fft.cpp:1854]   --->   Operation 35 'load' 'X_I_load' <Predicate = (icmp_ln1832 & icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1848 = zext i15 %input_assign to i64" [fft.cpp:1848]   --->   Operation 36 'zext' 'zext_ln1848' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [16384 x float]* %X_R, i64 0, i64 %zext_ln1848" [fft.cpp:1848]   --->   Operation 37 'getelementptr' 'X_R_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%temp = load float* %X_R_addr, align 4" [fft.cpp:1848]   --->   Operation 38 'load' 'temp' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr_2, align 4" [fft.cpp:1849]   --->   Operation 39 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 40 [1/1] (3.25ns)   --->   "store float %X_R_load, float* %X_R_addr, align 4" [fft.cpp:1849]   --->   Operation 40 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [16384 x float]* %X_I, i64 0, i64 %zext_ln1848" [fft.cpp:1853]   --->   Operation 41 'getelementptr' 'X_I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%temp_1 = load float* %X_I_addr, align 4" [fft.cpp:1853]   --->   Operation 42 'load' 'temp_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 43 [1/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr_2, align 4" [fft.cpp:1854]   --->   Operation 43 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 44 [1/1] (3.25ns)   --->   "store float %X_I_load, float* %X_I_addr, align 4" [fft.cpp:1854]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 45 [1/2] (3.25ns)   --->   "%temp = load float* %X_R_addr, align 4" [fft.cpp:1848]   --->   Operation 45 'load' 'temp' <Predicate = (icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 46 [1/1] (3.25ns)   --->   "store float %temp, float* %X_R_addr_2, align 4" [fft.cpp:1850]   --->   Operation 46 'store' <Predicate = (icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 47 [1/2] (3.25ns)   --->   "%temp_1 = load float* %X_I_addr, align 4" [fft.cpp:1853]   --->   Operation 47 'load' 'temp_1' <Predicate = (icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 48 [1/1] (3.25ns)   --->   "store float %temp_1, float* %X_I_addr_2, align 4" [fft.cpp:1855]   --->   Operation 48 'store' <Predicate = (icmp_ln1846)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fft.cpp:1856]   --->   Operation 49 'br' <Predicate = (icmp_ln1846)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [fft.cpp:1844]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln1844             (br               ) [ 011111]
input_assign          (phi              ) [ 001110]
trunc_ln1830          (trunc            ) [ 001111]
zext_ln1830           (zext             ) [ 000100]
icmp_ln1844           (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i_6                   (add              ) [ 011111]
br_ln1844             (br               ) [ 000000]
br_ln1832             (br               ) [ 001111]
ret_ln1858            (ret              ) [ 000000]
reversed              (phi              ) [ 000100]
i_0_i                 (phi              ) [ 000100]
p_0_i                 (phi              ) [ 000100]
icmp_ln1832           (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
i                     (add              ) [ 001111]
br_ln1832             (br               ) [ 000000]
trunc_ln1833          (trunc            ) [ 000000]
trunc_ln1832          (trunc            ) [ 000000]
rev                   (bitconcatenate   ) [ 001111]
input_assign_1        (partselect       ) [ 000000]
zext_ln1834           (zext             ) [ 001111]
br_ln1832             (br               ) [ 001111]
icmp_ln1846           (icmp             ) [ 001111]
br_ln1846             (br               ) [ 000000]
zext_ln1849           (zext             ) [ 000000]
X_R_addr_2            (getelementptr    ) [ 000011]
X_I_addr_2            (getelementptr    ) [ 000011]
zext_ln1848           (zext             ) [ 000000]
X_R_addr              (getelementptr    ) [ 001101]
X_R_load              (load             ) [ 000000]
store_ln1849          (store            ) [ 000000]
X_I_addr              (getelementptr    ) [ 001101]
X_I_load              (load             ) [ 000000]
store_ln1854          (store            ) [ 000000]
temp                  (load             ) [ 000000]
store_ln1850          (store            ) [ 000000]
temp_1                (load             ) [ 000000]
store_ln1855          (store            ) [ 000000]
br_ln1856             (br               ) [ 000000]
br_ln1844             (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="X_R_addr_2_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_2/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="14" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_load/3 temp/4 store_ln1849/4 store_ln1850/5 "/>
</bind>
</comp>

<comp id="47" class="1004" name="X_I_addr_2_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="32" slack="0"/>
<pin id="51" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_2/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="14" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_load/3 temp_1/4 store_ln1854/4 store_ln1855/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="X_R_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="15" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="X_I_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="15" slack="0"/>
<pin id="73" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/4 "/>
</bind>
</comp>

<comp id="78" class="1005" name="input_assign_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="15" slack="1"/>
<pin id="80" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_assign (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_assign_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="15" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_assign/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="reversed_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reversed (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="reversed_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reversed/3 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_0_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="1"/>
<pin id="103" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_0_i_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="112" class="1005" name="p_0_i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="114" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_0_i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="13" slack="0"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="14" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln1830_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="15" slack="0"/>
<pin id="123" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1830/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln1830_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="15" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1830/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln1844_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="15" slack="0"/>
<pin id="131" dir="0" index="1" bw="15" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1844/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_6_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="15" slack="0"/>
<pin id="138" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln1832_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1832/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln1833_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1833/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln1832_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="0"/>
<pin id="159" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1832/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="rev_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="31" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="input_assign_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="0"/>
<pin id="171" dir="0" index="1" bw="14" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="0" index="3" bw="5" slack="0"/>
<pin id="174" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_assign_1/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln1834_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="13" slack="0"/>
<pin id="181" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1834/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln1846_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1846/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln1849_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1849/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln1848_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="2"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1848/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="trunc_ln1830_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="1"/>
<pin id="202" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1830 "/>
</bind>
</comp>

<comp id="205" class="1005" name="zext_ln1830_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1830 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_6_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="226" class="1005" name="rev_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="231" class="1005" name="zext_ln1834_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="0"/>
<pin id="233" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1834 "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln1846_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="2"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1846 "/>
</bind>
</comp>

<comp id="240" class="1005" name="X_R_addr_2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="1"/>
<pin id="242" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="X_I_addr_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="X_R_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="1"/>
<pin id="252" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="X_I_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="1"/>
<pin id="257" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="32" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="32" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="60" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="68"><net_src comp="41" pin="3"/><net_sink comp="41" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="77"><net_src comp="54" pin="3"/><net_sink comp="54" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="124"><net_src comp="82" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="82" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="82" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="82" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="105" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="105" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="94" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="115" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="153" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="115" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="182"><net_src comp="169" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="94" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="94" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="197"><net_src comp="78" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="203"><net_src comp="121" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="208"><net_src comp="125" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="216"><net_src comp="135" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="224"><net_src comp="147" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="229"><net_src comp="161" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="234"><net_src comp="179" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="239"><net_src comp="183" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="34" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="248"><net_src comp="47" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="253"><net_src comp="60" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="258"><net_src comp="69" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="54" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {4 5 }
	Port: X_I | {4 5 }
 - Input state : 
	Port: bit_reverse : X_R | {3 4 5 }
	Port: bit_reverse : X_I | {3 4 5 }
  - Chain level:
	State 1
	State 2
		trunc_ln1830 : 1
		zext_ln1830 : 1
		icmp_ln1844 : 1
		i_6 : 1
		br_ln1844 : 2
	State 3
		icmp_ln1832 : 1
		i : 1
		br_ln1832 : 2
		trunc_ln1833 : 1
		trunc_ln1832 : 1
		rev : 2
		input_assign_1 : 1
		zext_ln1834 : 2
		icmp_ln1846 : 1
		br_ln1846 : 2
		zext_ln1849 : 1
		X_R_addr_2 : 2
		X_R_load : 3
		X_I_addr_2 : 2
		X_I_load : 3
	State 4
		X_R_addr : 1
		temp : 2
		store_ln1849 : 2
		X_I_addr : 1
		temp_1 : 2
		store_ln1854 : 2
	State 5
		store_ln1850 : 1
		store_ln1855 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln1844_fu_129  |    0    |    13   |
|   icmp   |   icmp_ln1832_fu_141  |    0    |    9    |
|          |   icmp_ln1846_fu_183  |    0    |    18   |
|----------|-----------------------|---------|---------|
|    add   |       i_6_fu_135      |    0    |    21   |
|          |        i_fu_147       |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |  trunc_ln1830_fu_121  |    0    |    0    |
|   trunc  |  trunc_ln1833_fu_153  |    0    |    0    |
|          |  trunc_ln1832_fu_157  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln1830_fu_125  |    0    |    0    |
|   zext   |   zext_ln1834_fu_179  |    0    |    0    |
|          |   zext_ln1849_fu_188  |    0    |    0    |
|          |   zext_ln1848_fu_194  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       rev_fu_161      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect| input_assign_1_fu_169 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    74   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| X_I_addr_2_reg_245 |   14   |
|  X_I_addr_reg_255  |   14   |
| X_R_addr_2_reg_240 |   14   |
|  X_R_addr_reg_250  |   14   |
|    i_0_i_reg_101   |    4   |
|     i_6_reg_213    |   15   |
|      i_reg_221     |    4   |
| icmp_ln1846_reg_236|    1   |
| input_assign_reg_78|   15   |
|    p_0_i_reg_112   |   14   |
|     rev_reg_226    |   32   |
|   reversed_reg_90  |   32   |
|trunc_ln1830_reg_200|   14   |
| zext_ln1830_reg_205|   32   |
| zext_ln1834_reg_231|   14   |
+--------------------+--------+
|        Total       |   233  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_41  |  p0  |   4  |  14  |   56   ||    21   |
|   grp_access_fu_54  |  p0  |   4  |  14  |   56   ||    21   |
| input_assign_reg_78 |  p0  |   2  |  15  |   30   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   142  ||   5.49  ||    51   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   74   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   51   |
|  Register |    -   |   233  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   233  |   125  |
+-----------+--------+--------+--------+
