@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[23] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[22] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[21] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[20] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[19] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[18] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[17] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[16] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[15] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[2] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[1] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit dreg[0] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[23] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[22] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[21] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[20] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[19] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[18] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[17] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[16] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[15] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[2] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[1] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit preg[0] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[35] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[34] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[33] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[32] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[31] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[30] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[29] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[28] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[27] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[2] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[1] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit ireg[0] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[36] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[35] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[34] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[33] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[32] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[31] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[30] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[29] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[28] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[2] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[1] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\pid_sum.v":36:0:36:5|Register bit sumreg[0] (in view view:work.pid_sum_12s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\spi_pts.v":34:0:34:5|Register bit PID_controller_0.SPI.PTS.sr[0] (in view view:work.PID_ControllerSD(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\spi_pts.v":34:0:34:5|Register bit PID_controller_0.SPI.PTS.sr[1] (in view view:work.PID_ControllerSD(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\pid project\pid_controller\hdl\spi_pts.v":34:0:34:5|Register bit PID_controller_0.SPI.PTS.sr[2] (in view view:work.PID_ControllerSD(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock PID_ControllerSD|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"
@W: MT420 |Found inferred clock spi_clk_20s|cur_clk_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:PID_controller_0.SPICLK.cur_clk[0]"
