
all_pins_config.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df18  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e8  0800e0a8  0800e0a8  0000f0a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e890  0800e890  000102c8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e890  0800e890  0000f890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e898  0800e898  000102c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e898  0800e898  0000f898  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e89c  0800e89c  0000f89c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c8  20000000  0800e8a0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000102c8  2**0
                  CONTENTS
 10 .bss          00000924  200002c8  200002c8  000102c8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000bec  20000bec  000102c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000102c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001332e  00000000  00000000  000102f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000253e  00000000  00000000  00023626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001270  00000000  00000000  00025b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000eaa  00000000  00000000  00026dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021d61  00000000  00000000  00027c82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001558f  00000000  00000000  000499e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de640  00000000  00000000  0005ef72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013d5b2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006788  00000000  00000000  0013d5f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  00143d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c8 	.word	0x200002c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e090 	.word	0x0800e090

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002cc 	.word	0x200002cc
 80001cc:	0800e090 	.word	0x0800e090

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <constrain>:
int16_t counter_lower = 0;
int16_t counter_4 = 0;
int16_t counter_5 = 0;
int16_t counter_8 = 0;

int constrain(int value, int min, int max) {
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
	if (value < min)
 800102c:	68fa      	ldr	r2, [r7, #12]
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	429a      	cmp	r2, r3
 8001032:	da01      	bge.n	8001038 <constrain+0x18>
		return min;
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	e006      	b.n	8001046 <constrain+0x26>
	else if (value > max)
 8001038:	68fa      	ldr	r2, [r7, #12]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	429a      	cmp	r2, r3
 800103e:	dd01      	ble.n	8001044 <constrain+0x24>
		return max;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	e000      	b.n	8001046 <constrain+0x26>
	else
		return value;
 8001044:	68fb      	ldr	r3, [r7, #12]
}
 8001046:	4618      	mov	r0, r3
 8001048:	3714      	adds	r7, #20
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <constrain_float>:

float constrain_float(float value,float min,float max){
 8001052:	b480      	push	{r7}
 8001054:	b085      	sub	sp, #20
 8001056:	af00      	add	r7, sp, #0
 8001058:	ed87 0a03 	vstr	s0, [r7, #12]
 800105c:	edc7 0a02 	vstr	s1, [r7, #8]
 8001060:	ed87 1a01 	vstr	s2, [r7, #4]
	if(value<min){
 8001064:	ed97 7a03 	vldr	s14, [r7, #12]
 8001068:	edd7 7a02 	vldr	s15, [r7, #8]
 800106c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001074:	d501      	bpl.n	800107a <constrain_float+0x28>
		return min;
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	e00b      	b.n	8001092 <constrain_float+0x40>
	}
	else if(value> max){
 800107a:	ed97 7a03 	vldr	s14, [r7, #12]
 800107e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001082:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108a:	dd01      	ble.n	8001090 <constrain_float+0x3e>
		return max;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	e000      	b.n	8001092 <constrain_float+0x40>
	}
	else{
		return value;
 8001090:	68fb      	ldr	r3, [r7, #12]
	}
}
 8001092:	ee07 3a90 	vmov	s15, r3
 8001096:	eeb0 0a67 	vmov.f32	s0, s15
 800109a:	3714      	adds	r7, #20
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	0000      	movs	r0, r0
	...

080010a8 <dis_cal>:
		*value = (~*value) + 1;
	}
//	return value;
}

void dis_cal() {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	// if (ARdistance > 0.0) {
//	ARdistance =5;
	Rpm_set_lower =3150;//(isthreepointer) ?abs((int)(24.073 * ARdistance * ARdistance- 292.51 * ARdistance + 3998.4+100)):2900;//(24.073 * ARdistance * ARdistance- 292.51 * ARdistance + 3998.4+100)<0? (~(int)(24.073 * ARdistance * ARdistance- 292.51 * ARdistance + 3998.4+100) +1):(24.073 * ARdistance * ARdistance- 292.51 * ARdistance + 3998.4+100 ) :2900;
 80010ac:	4b3c      	ldr	r3, [pc, #240]	@ (80011a0 <dis_cal+0xf8>)
 80010ae:	f640 424e 	movw	r2, #3150	@ 0xc4e
 80010b2:	601a      	str	r2, [r3, #0]
	Rpm_set_lower = constrain(Rpm_set_lower, 0, 3200);
 80010b4:	4b3a      	ldr	r3, [pc, #232]	@ (80011a0 <dis_cal+0xf8>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff ffae 	bl	8001020 <constrain>
 80010c4:	4603      	mov	r3, r0
 80010c6:	4a36      	ldr	r2, [pc, #216]	@ (80011a0 <dis_cal+0xf8>)
 80010c8:	6013      	str	r3, [r2, #0]
	Rpm_set_upper =2550;//(isthreepointer) ?abs((int)(-104.35 * ARdistance * ARdistance+ 1431.2 * ARdistance - 2596.8+150)):900;//(-104.35 * ARdistance * ARdistance+ 1431.2 * ARdistance - 2596.8+150)<0? (~(int)(-104.35 * ARdistance * ARdistance+ 1431.2 * ARdistance - 2596.8+150) +1):(-104.35 * ARdistance * ARdistance+ 1431.2 * ARdistance - 2596.8+150 ) :900;
 80010ca:	4b36      	ldr	r3, [pc, #216]	@ (80011a4 <dis_cal+0xfc>)
 80010cc:	f640 12f6 	movw	r2, #2550	@ 0x9f6
 80010d0:	601a      	str	r2, [r3, #0]
	Rpm_set_upper = constrain(Rpm_set_upper, 0, 3200);
 80010d2:	4b34      	ldr	r3, [pc, #208]	@ (80011a4 <dis_cal+0xfc>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 80010da:	2100      	movs	r1, #0
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff9f 	bl	8001020 <constrain>
 80010e2:	4603      	mov	r3, r0
 80010e4:	4a2f      	ldr	r2, [pc, #188]	@ (80011a4 <dis_cal+0xfc>)
 80010e6:	6013      	str	r3, [r2, #0]
	baseLower = 17.2*Rpm_set_lower + 4088.9-1000;
 80010e8:	4b2d      	ldr	r3, [pc, #180]	@ (80011a0 <dis_cal+0xf8>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fa19 	bl	8000524 <__aeabi_i2d>
 80010f2:	a323      	add	r3, pc, #140	@ (adr r3, 8001180 <dis_cal+0xd8>)
 80010f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f8:	f7ff fa7e 	bl	80005f8 <__aeabi_dmul>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	4610      	mov	r0, r2
 8001102:	4619      	mov	r1, r3
 8001104:	a320      	add	r3, pc, #128	@ (adr r3, 8001188 <dis_cal+0xe0>)
 8001106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110a:	f7ff f8bf 	bl	800028c <__adddf3>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4610      	mov	r0, r2
 8001114:	4619      	mov	r1, r3
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	4b23      	ldr	r3, [pc, #140]	@ (80011a8 <dis_cal+0x100>)
 800111c:	f7ff f8b4 	bl	8000288 <__aeabi_dsub>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4610      	mov	r0, r2
 8001126:	4619      	mov	r1, r3
 8001128:	f7ff fd16 	bl	8000b58 <__aeabi_d2iz>
 800112c:	4603      	mov	r3, r0
 800112e:	4a1f      	ldr	r2, [pc, #124]	@ (80011ac <dis_cal+0x104>)
 8001130:	6013      	str	r3, [r2, #0]
	baseUpper = 16.877*Rpm_set_upper + 5313.2-1000;
 8001132:	4b1c      	ldr	r3, [pc, #112]	@ (80011a4 <dis_cal+0xfc>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff f9f4 	bl	8000524 <__aeabi_i2d>
 800113c:	a314      	add	r3, pc, #80	@ (adr r3, 8001190 <dis_cal+0xe8>)
 800113e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001142:	f7ff fa59 	bl	80005f8 <__aeabi_dmul>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4610      	mov	r0, r2
 800114c:	4619      	mov	r1, r3
 800114e:	a312      	add	r3, pc, #72	@ (adr r3, 8001198 <dis_cal+0xf0>)
 8001150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001154:	f7ff f89a 	bl	800028c <__adddf3>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	4610      	mov	r0, r2
 800115e:	4619      	mov	r1, r3
 8001160:	f04f 0200 	mov.w	r2, #0
 8001164:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <dis_cal+0x100>)
 8001166:	f7ff f88f 	bl	8000288 <__aeabi_dsub>
 800116a:	4602      	mov	r2, r0
 800116c:	460b      	mov	r3, r1
 800116e:	4610      	mov	r0, r2
 8001170:	4619      	mov	r1, r3
 8001172:	f7ff fcf1 	bl	8000b58 <__aeabi_d2iz>
 8001176:	4603      	mov	r3, r0
 8001178:	4a0d      	ldr	r2, [pc, #52]	@ (80011b0 <dis_cal+0x108>)
 800117a:	6013      	str	r3, [r2, #0]
	// }
}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	33333333 	.word	0x33333333
 8001184:	40313333 	.word	0x40313333
 8001188:	cccccccd 	.word	0xcccccccd
 800118c:	40aff1cc 	.word	0x40aff1cc
 8001190:	126e978d 	.word	0x126e978d
 8001194:	4030e083 	.word	0x4030e083
 8001198:	33333333 	.word	0x33333333
 800119c:	40b4c133 	.word	0x40b4c133
 80011a0:	20000404 	.word	0x20000404
 80011a4:	20000408 	.word	0x20000408
 80011a8:	408f4000 	.word	0x408f4000
 80011ac:	20000424 	.word	0x20000424
 80011b0:	20000428 	.word	0x20000428

080011b4 <rotors>:

void rotors(bool flag) {
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
	if (!flag) {
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	f083 0301 	eor.w	r3, r3, #1
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d006      	beq.n	80011d8 <rotors+0x24>
		TIM12->CCR1 =  0;
 80011ca:	4b77      	ldr	r3, [pc, #476]	@ (80013a8 <rotors+0x1f4>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM12->CCR2 = 0 ;
 80011d0:	4b75      	ldr	r3, [pc, #468]	@ (80013a8 <rotors+0x1f4>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	639a      	str	r2, [r3, #56]	@ 0x38
		return;
 80011d6:	e0e4      	b.n	80013a2 <rotors+0x1ee>
	} else
		dis_cal();
 80011d8:	f7ff ff66 	bl	80010a8 <dis_cal>
	if (HAL_GetTick() - prev >= RotorsSampling)
 80011dc:	f003 fece 	bl	8004f7c <HAL_GetTick>
 80011e0:	4603      	mov	r3, r0
 80011e2:	4a72      	ldr	r2, [pc, #456]	@ (80013ac <rotors+0x1f8>)
 80011e4:	6812      	ldr	r2, [r2, #0]
 80011e6:	1a9b      	subs	r3, r3, r2
 80011e8:	4a71      	ldr	r2, [pc, #452]	@ (80013b0 <rotors+0x1fc>)
 80011ea:	6812      	ldr	r2, [r2, #0]
 80011ec:	4293      	cmp	r3, r2
 80011ee:	f0c0 80d8 	bcc.w	80013a2 <rotors+0x1ee>

	{
		counter_upper = TIM4->CNT;
 80011f2:	4b70      	ldr	r3, [pc, #448]	@ (80013b4 <rotors+0x200>)
 80011f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011f6:	b21a      	sxth	r2, r3
 80011f8:	4b6f      	ldr	r3, [pc, #444]	@ (80013b8 <rotors+0x204>)
 80011fa:	801a      	strh	r2, [r3, #0]
		counter_lower = TIM8->CNT;
 80011fc:	4b6f      	ldr	r3, [pc, #444]	@ (80013bc <rotors+0x208>)
 80011fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001200:	b21a      	sxth	r2, r3
 8001202:	4b6f      	ldr	r3, [pc, #444]	@ (80013c0 <rotors+0x20c>)
 8001204:	801a      	strh	r2, [r3, #0]
		counter_upper = counter_upper / 4;
 8001206:	4b6c      	ldr	r3, [pc, #432]	@ (80013b8 <rotors+0x204>)
 8001208:	f9b3 3000 	ldrsh.w	r3, [r3]
 800120c:	2b00      	cmp	r3, #0
 800120e:	da00      	bge.n	8001212 <rotors+0x5e>
 8001210:	3303      	adds	r3, #3
 8001212:	109b      	asrs	r3, r3, #2
 8001214:	b21a      	sxth	r2, r3
 8001216:	4b68      	ldr	r3, [pc, #416]	@ (80013b8 <rotors+0x204>)
 8001218:	801a      	strh	r2, [r3, #0]
		Rpmupper = (counter_upper * sixtythousand)/(ppr*((int32_t)HAL_GetTick() - prev));
 800121a:	4b67      	ldr	r3, [pc, #412]	@ (80013b8 <rotors+0x204>)
 800121c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001220:	461a      	mov	r2, r3
 8001222:	4b68      	ldr	r3, [pc, #416]	@ (80013c4 <rotors+0x210>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	fb03 f402 	mul.w	r4, r3, r2
 800122a:	f003 fea7 	bl	8004f7c <HAL_GetTick>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	4b5e      	ldr	r3, [pc, #376]	@ (80013ac <rotors+0x1f8>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	4a63      	ldr	r2, [pc, #396]	@ (80013c8 <rotors+0x214>)
 800123a:	6812      	ldr	r2, [r2, #0]
 800123c:	fb02 f303 	mul.w	r3, r2, r3
 8001240:	fb94 f3f3 	sdiv	r3, r4, r3
 8001244:	4a61      	ldr	r2, [pc, #388]	@ (80013cc <rotors+0x218>)
 8001246:	6013      	str	r3, [r2, #0]

		counter_lower = counter_lower / 4;
 8001248:	4b5d      	ldr	r3, [pc, #372]	@ (80013c0 <rotors+0x20c>)
 800124a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800124e:	2b00      	cmp	r3, #0
 8001250:	da00      	bge.n	8001254 <rotors+0xa0>
 8001252:	3303      	adds	r3, #3
 8001254:	109b      	asrs	r3, r3, #2
 8001256:	b21a      	sxth	r2, r3
 8001258:	4b59      	ldr	r3, [pc, #356]	@ (80013c0 <rotors+0x20c>)
 800125a:	801a      	strh	r2, [r3, #0]
		Rpmlower =(counter_lower * sixtythousand)/(ppr*((int32_t)HAL_GetTick() - prev));
 800125c:	4b58      	ldr	r3, [pc, #352]	@ (80013c0 <rotors+0x20c>)
 800125e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001262:	461a      	mov	r2, r3
 8001264:	4b57      	ldr	r3, [pc, #348]	@ (80013c4 <rotors+0x210>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	fb03 f402 	mul.w	r4, r3, r2
 800126c:	f003 fe86 	bl	8004f7c <HAL_GetTick>
 8001270:	4603      	mov	r3, r0
 8001272:	461a      	mov	r2, r3
 8001274:	4b4d      	ldr	r3, [pc, #308]	@ (80013ac <rotors+0x1f8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	4a53      	ldr	r2, [pc, #332]	@ (80013c8 <rotors+0x214>)
 800127c:	6812      	ldr	r2, [r2, #0]
 800127e:	fb02 f303 	mul.w	r3, r2, r3
 8001282:	fb94 f3f3 	sdiv	r3, r4, r3
 8001286:	4a52      	ldr	r2, [pc, #328]	@ (80013d0 <rotors+0x21c>)
 8001288:	6013      	str	r3, [r2, #0]
		Rpmupper = (Rpmupper)<0?(~Rpmupper +1):Rpmupper;
 800128a:	4b50      	ldr	r3, [pc, #320]	@ (80013cc <rotors+0x218>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	bfb8      	it	lt
 8001292:	425b      	neglt	r3, r3
 8001294:	4a4d      	ldr	r2, [pc, #308]	@ (80013cc <rotors+0x218>)
 8001296:	6013      	str	r3, [r2, #0]
		Rpmlower = (Rpmlower)<0?(~Rpmlower +1):Rpmlower;
 8001298:	4b4d      	ldr	r3, [pc, #308]	@ (80013d0 <rotors+0x21c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	bfb8      	it	lt
 80012a0:	425b      	neglt	r3, r3
 80012a2:	4a4b      	ldr	r2, [pc, #300]	@ (80013d0 <rotors+0x21c>)
 80012a4:	6013      	str	r3, [r2, #0]
		errUpper = Rpm_set_upper - Rpmupper;
 80012a6:	4b4b      	ldr	r3, [pc, #300]	@ (80013d4 <rotors+0x220>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4b48      	ldr	r3, [pc, #288]	@ (80013cc <rotors+0x218>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	4a49      	ldr	r2, [pc, #292]	@ (80013d8 <rotors+0x224>)
 80012b2:	6013      	str	r3, [r2, #0]
		errLower = Rpm_set_lower - Rpmlower;
 80012b4:	4b49      	ldr	r3, [pc, #292]	@ (80013dc <rotors+0x228>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4b45      	ldr	r3, [pc, #276]	@ (80013d0 <rotors+0x21c>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	4a48      	ldr	r2, [pc, #288]	@ (80013e0 <rotors+0x22c>)
 80012c0:	6013      	str	r3, [r2, #0]

		PwmUpper = baseUpper+(kpUpper * errUpper);
 80012c2:	4b48      	ldr	r3, [pc, #288]	@ (80013e4 <rotors+0x230>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	ee07 3a90 	vmov	s15, r3
 80012ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012ce:	4b42      	ldr	r3, [pc, #264]	@ (80013d8 <rotors+0x224>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	ee07 3a90 	vmov	s15, r3
 80012d6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012da:	4b43      	ldr	r3, [pc, #268]	@ (80013e8 <rotors+0x234>)
 80012dc:	edd3 7a00 	vldr	s15, [r3]
 80012e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ec:	ee17 2a90 	vmov	r2, s15
 80012f0:	4b3e      	ldr	r3, [pc, #248]	@ (80013ec <rotors+0x238>)
 80012f2:	601a      	str	r2, [r3, #0]
		PwmLower = baseLower+(kpLower * errLower);
 80012f4:	4b3e      	ldr	r3, [pc, #248]	@ (80013f0 <rotors+0x23c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	ee07 3a90 	vmov	s15, r3
 80012fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001300:	4b37      	ldr	r3, [pc, #220]	@ (80013e0 <rotors+0x22c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	ee07 3a90 	vmov	s15, r3
 8001308:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800130c:	4b39      	ldr	r3, [pc, #228]	@ (80013f4 <rotors+0x240>)
 800130e:	edd3 7a00 	vldr	s15, [r3]
 8001312:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001316:	ee77 7a27 	vadd.f32	s15, s14, s15
 800131a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800131e:	ee17 2a90 	vmov	r2, s15
 8001322:	4b35      	ldr	r3, [pc, #212]	@ (80013f8 <rotors+0x244>)
 8001324:	601a      	str	r2, [r3, #0]

		PwmUpper = constrain(PwmUpper, 0, 65500);
 8001326:	4b31      	ldr	r3, [pc, #196]	@ (80013ec <rotors+0x238>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 800132e:	2100      	movs	r1, #0
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fe75 	bl	8001020 <constrain>
 8001336:	4603      	mov	r3, r0
 8001338:	4a2c      	ldr	r2, [pc, #176]	@ (80013ec <rotors+0x238>)
 800133a:	6013      	str	r3, [r2, #0]
		PwmLower = constrain(PwmLower, 0, 65500);
 800133c:	4b2e      	ldr	r3, [pc, #184]	@ (80013f8 <rotors+0x244>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff fe6a 	bl	8001020 <constrain>
 800134c:	4603      	mov	r3, r0
 800134e:	4a2a      	ldr	r2, [pc, #168]	@ (80013f8 <rotors+0x244>)
 8001350:	6013      	str	r3, [r2, #0]



		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001358:	4828      	ldr	r0, [pc, #160]	@ (80013fc <rotors+0x248>)
 800135a:	f005 f8ef 	bl	800653c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
 800135e:	2201      	movs	r2, #1
 8001360:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001364:	4825      	ldr	r0, [pc, #148]	@ (80013fc <rotors+0x248>)
 8001366:	f005 f8e9 	bl	800653c <HAL_GPIO_WritePin>

		TIM12->CCR2 =PwmUpper;  //UPPER
 800136a:	4b20      	ldr	r3, [pc, #128]	@ (80013ec <rotors+0x238>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	4b0e      	ldr	r3, [pc, #56]	@ (80013a8 <rotors+0x1f4>)
 8001370:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM12->CCR1 =PwmLower;  //LOWER
 8001372:	4b21      	ldr	r3, [pc, #132]	@ (80013f8 <rotors+0x244>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <rotors+0x1f4>)
 8001378:	635a      	str	r2, [r3, #52]	@ 0x34
		prev = HAL_GetTick();
 800137a:	f003 fdff 	bl	8004f7c <HAL_GetTick>
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	4b0a      	ldr	r3, [pc, #40]	@ (80013ac <rotors+0x1f8>)
 8001384:	601a      	str	r2, [r3, #0]
		counter_upper=0;
 8001386:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <rotors+0x204>)
 8001388:	2200      	movs	r2, #0
 800138a:	801a      	strh	r2, [r3, #0]
		counter_lower = 0;
 800138c:	4b0c      	ldr	r3, [pc, #48]	@ (80013c0 <rotors+0x20c>)
 800138e:	2200      	movs	r2, #0
 8001390:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8001392:	4b1b      	ldr	r3, [pc, #108]	@ (8001400 <rotors+0x24c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2200      	movs	r2, #0
 8001398:	625a      	str	r2, [r3, #36]	@ 0x24
		__HAL_TIM_SET_COUNTER(&htim8, 0);
 800139a:	4b1a      	ldr	r3, [pc, #104]	@ (8001404 <rotors+0x250>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2200      	movs	r2, #0
 80013a0:	625a      	str	r2, [r3, #36]	@ 0x24

	}

}
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd90      	pop	{r4, r7, pc}
 80013a8:	40001800 	.word	0x40001800
 80013ac:	200003fc 	.word	0x200003fc
 80013b0:	200000cc 	.word	0x200000cc
 80013b4:	40000800 	.word	0x40000800
 80013b8:	200005b8 	.word	0x200005b8
 80013bc:	40010400 	.word	0x40010400
 80013c0:	200005ba 	.word	0x200005ba
 80013c4:	200000d0 	.word	0x200000d0
 80013c8:	200000d4 	.word	0x200000d4
 80013cc:	20000418 	.word	0x20000418
 80013d0:	20000414 	.word	0x20000414
 80013d4:	20000408 	.word	0x20000408
 80013d8:	20000410 	.word	0x20000410
 80013dc:	20000404 	.word	0x20000404
 80013e0:	2000040c 	.word	0x2000040c
 80013e4:	20000428 	.word	0x20000428
 80013e8:	200000bc 	.word	0x200000bc
 80013ec:	20000420 	.word	0x20000420
 80013f0:	20000424 	.word	0x20000424
 80013f4:	200000b8 	.word	0x200000b8
 80013f8:	2000041c 	.word	0x2000041c
 80013fc:	40020c00 	.word	0x40020c00
 8001400:	200004e0 	.word	0x200004e0
 8001404:	20000570 	.word	0x20000570

08001408 <feed>:

void feed() {
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(pistonUp_Port, pistonUp_Pin, 1);
 800140c:	2201      	movs	r2, #1
 800140e:	2180      	movs	r1, #128	@ 0x80
 8001410:	480f      	ldr	r0, [pc, #60]	@ (8001450 <feed+0x48>)
 8001412:	f005 f893 	bl	800653c <HAL_GPIO_WritePin>
	HAL_Delay(1500);
 8001416:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800141a:	f003 fdbb 	bl	8004f94 <HAL_Delay>
	HAL_GPIO_WritePin(pistonUp_Port, pistonUp_Pin, 0);
 800141e:	2200      	movs	r2, #0
 8001420:	2180      	movs	r1, #128	@ 0x80
 8001422:	480b      	ldr	r0, [pc, #44]	@ (8001450 <feed+0x48>)
 8001424:	f005 f88a 	bl	800653c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(pistonDown_Port, pistonDown_Pin, 1);
 8001428:	2201      	movs	r2, #1
 800142a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800142e:	4809      	ldr	r0, [pc, #36]	@ (8001454 <feed+0x4c>)
 8001430:	f005 f884 	bl	800653c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001434:	20c8      	movs	r0, #200	@ 0xc8
 8001436:	f003 fdad 	bl	8004f94 <HAL_Delay>
	HAL_GPIO_WritePin(pistonDown_Port, pistonDown_Pin, 0);
 800143a:	2200      	movs	r2, #0
 800143c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001440:	4804      	ldr	r0, [pc, #16]	@ (8001454 <feed+0x4c>)
 8001442:	f005 f87b 	bl	800653c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001446:	20c8      	movs	r0, #200	@ 0xc8
 8001448:	f003 fda4 	bl	8004f94 <HAL_Delay>
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40020c00 	.word	0x40020c00
 8001454:	40020000 	.word	0x40020000

08001458 <rpm_cal>:

void rpm_cal() {
 8001458:	b598      	push	{r3, r4, r7, lr}
 800145a:	af00      	add	r7, sp, #0

//	if (HAL_GetTick() - prev_loco >= RotorsSampling) {

		counter_4 = TIM1->CNT;
 800145c:	4b54      	ldr	r3, [pc, #336]	@ (80015b0 <rpm_cal+0x158>)
 800145e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001460:	b21a      	sxth	r2, r3
 8001462:	4b54      	ldr	r3, [pc, #336]	@ (80015b4 <rpm_cal+0x15c>)
 8001464:	801a      	strh	r2, [r3, #0]
		counter_5 = TIM3->CNT;
 8001466:	4b54      	ldr	r3, [pc, #336]	@ (80015b8 <rpm_cal+0x160>)
 8001468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800146a:	b21a      	sxth	r2, r3
 800146c:	4b53      	ldr	r3, [pc, #332]	@ (80015bc <rpm_cal+0x164>)
 800146e:	801a      	strh	r2, [r3, #0]
//		counter_5 = TIM8->CNT;
		counter_8 = TIM5->CNT;
 8001470:	4b53      	ldr	r3, [pc, #332]	@ (80015c0 <rpm_cal+0x168>)
 8001472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001474:	b21a      	sxth	r2, r3
 8001476:	4b53      	ldr	r3, [pc, #332]	@ (80015c4 <rpm_cal+0x16c>)
 8001478:	801a      	strh	r2, [r3, #0]

		counter_8 = counter_8 / 4;
 800147a:	4b52      	ldr	r3, [pc, #328]	@ (80015c4 <rpm_cal+0x16c>)
 800147c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001480:	2b00      	cmp	r3, #0
 8001482:	da00      	bge.n	8001486 <rpm_cal+0x2e>
 8001484:	3303      	adds	r3, #3
 8001486:	109b      	asrs	r3, r3, #2
 8001488:	b21a      	sxth	r2, r3
 800148a:	4b4e      	ldr	r3, [pc, #312]	@ (80015c4 <rpm_cal+0x16c>)
 800148c:	801a      	strh	r2, [r3, #0]
		rpm1 = (counter_8 *sixtythousand)/(ppr*((int32_t)HAL_GetTick()-prev_loco));
 800148e:	4b4d      	ldr	r3, [pc, #308]	@ (80015c4 <rpm_cal+0x16c>)
 8001490:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001494:	461a      	mov	r2, r3
 8001496:	4b4c      	ldr	r3, [pc, #304]	@ (80015c8 <rpm_cal+0x170>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	fb03 f402 	mul.w	r4, r3, r2
 800149e:	f003 fd6d 	bl	8004f7c <HAL_GetTick>
 80014a2:	4603      	mov	r3, r0
 80014a4:	461a      	mov	r2, r3
 80014a6:	4b49      	ldr	r3, [pc, #292]	@ (80015cc <rpm_cal+0x174>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	4a48      	ldr	r2, [pc, #288]	@ (80015d0 <rpm_cal+0x178>)
 80014ae:	6812      	ldr	r2, [r2, #0]
 80014b0:	fb02 f303 	mul.w	r3, r2, r3
 80014b4:	fb94 f3f3 	sdiv	r3, r4, r3
 80014b8:	4a46      	ldr	r2, [pc, #280]	@ (80015d4 <rpm_cal+0x17c>)
 80014ba:	6013      	str	r3, [r2, #0]

		counter_5 = counter_5 / 4;
 80014bc:	4b3f      	ldr	r3, [pc, #252]	@ (80015bc <rpm_cal+0x164>)
 80014be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	da00      	bge.n	80014c8 <rpm_cal+0x70>
 80014c6:	3303      	adds	r3, #3
 80014c8:	109b      	asrs	r3, r3, #2
 80014ca:	b21a      	sxth	r2, r3
 80014cc:	4b3b      	ldr	r3, [pc, #236]	@ (80015bc <rpm_cal+0x164>)
 80014ce:	801a      	strh	r2, [r3, #0]
		rpm2 = (counter_5 *sixtythousand)/(Sixhunppr*((int32_t)HAL_GetTick()-prev_loco));
 80014d0:	4b3a      	ldr	r3, [pc, #232]	@ (80015bc <rpm_cal+0x164>)
 80014d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d6:	461a      	mov	r2, r3
 80014d8:	4b3b      	ldr	r3, [pc, #236]	@ (80015c8 <rpm_cal+0x170>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	fb03 f402 	mul.w	r4, r3, r2
 80014e0:	f003 fd4c 	bl	8004f7c <HAL_GetTick>
 80014e4:	4603      	mov	r3, r0
 80014e6:	461a      	mov	r2, r3
 80014e8:	4b38      	ldr	r3, [pc, #224]	@ (80015cc <rpm_cal+0x174>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	4a3a      	ldr	r2, [pc, #232]	@ (80015d8 <rpm_cal+0x180>)
 80014f0:	6812      	ldr	r2, [r2, #0]
 80014f2:	fb02 f303 	mul.w	r3, r2, r3
 80014f6:	fb94 f3f3 	sdiv	r3, r4, r3
 80014fa:	4a38      	ldr	r2, [pc, #224]	@ (80015dc <rpm_cal+0x184>)
 80014fc:	6013      	str	r3, [r2, #0]


		counter_4 = counter_4 / 4;
 80014fe:	4b2d      	ldr	r3, [pc, #180]	@ (80015b4 <rpm_cal+0x15c>)
 8001500:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001504:	2b00      	cmp	r3, #0
 8001506:	da00      	bge.n	800150a <rpm_cal+0xb2>
 8001508:	3303      	adds	r3, #3
 800150a:	109b      	asrs	r3, r3, #2
 800150c:	b21a      	sxth	r2, r3
 800150e:	4b29      	ldr	r3, [pc, #164]	@ (80015b4 <rpm_cal+0x15c>)
 8001510:	801a      	strh	r2, [r3, #0]
		rpm3 =(counter_4 *sixtythousand)/(ppr*((int32_t)HAL_GetTick() -prev_loco));
 8001512:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <rpm_cal+0x15c>)
 8001514:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001518:	461a      	mov	r2, r3
 800151a:	4b2b      	ldr	r3, [pc, #172]	@ (80015c8 <rpm_cal+0x170>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	fb03 f402 	mul.w	r4, r3, r2
 8001522:	f003 fd2b 	bl	8004f7c <HAL_GetTick>
 8001526:	4603      	mov	r3, r0
 8001528:	461a      	mov	r2, r3
 800152a:	4b28      	ldr	r3, [pc, #160]	@ (80015cc <rpm_cal+0x174>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	4a27      	ldr	r2, [pc, #156]	@ (80015d0 <rpm_cal+0x178>)
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	fb02 f303 	mul.w	r3, r2, r3
 8001538:	fb94 f3f3 	sdiv	r3, r4, r3
 800153c:	4a28      	ldr	r2, [pc, #160]	@ (80015e0 <rpm_cal+0x188>)
 800153e:	6013      	str	r3, [r2, #0]

		rpm1 = (rpm1<0)?(~rpm1) +1 : rpm1;
 8001540:	4b24      	ldr	r3, [pc, #144]	@ (80015d4 <rpm_cal+0x17c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	da03      	bge.n	8001550 <rpm_cal+0xf8>
 8001548:	4b22      	ldr	r3, [pc, #136]	@ (80015d4 <rpm_cal+0x17c>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	425b      	negs	r3, r3
 800154e:	e001      	b.n	8001554 <rpm_cal+0xfc>
 8001550:	4b20      	ldr	r3, [pc, #128]	@ (80015d4 <rpm_cal+0x17c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a1f      	ldr	r2, [pc, #124]	@ (80015d4 <rpm_cal+0x17c>)
 8001556:	6013      	str	r3, [r2, #0]
		rpm2 = (rpm2<0)?(~rpm2) +1: rpm2;
 8001558:	4b20      	ldr	r3, [pc, #128]	@ (80015dc <rpm_cal+0x184>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	da03      	bge.n	8001568 <rpm_cal+0x110>
 8001560:	4b1e      	ldr	r3, [pc, #120]	@ (80015dc <rpm_cal+0x184>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	425b      	negs	r3, r3
 8001566:	e001      	b.n	800156c <rpm_cal+0x114>
 8001568:	4b1c      	ldr	r3, [pc, #112]	@ (80015dc <rpm_cal+0x184>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a1b      	ldr	r2, [pc, #108]	@ (80015dc <rpm_cal+0x184>)
 800156e:	6013      	str	r3, [r2, #0]
		rpm3 = (rpm3<0)?(~rpm3)+1:rpm3;
 8001570:	4b1b      	ldr	r3, [pc, #108]	@ (80015e0 <rpm_cal+0x188>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	da03      	bge.n	8001580 <rpm_cal+0x128>
 8001578:	4b19      	ldr	r3, [pc, #100]	@ (80015e0 <rpm_cal+0x188>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	425b      	negs	r3, r3
 800157e:	e001      	b.n	8001584 <rpm_cal+0x12c>
 8001580:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <rpm_cal+0x188>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a16      	ldr	r2, [pc, #88]	@ (80015e0 <rpm_cal+0x188>)
 8001586:	6013      	str	r3, [r2, #0]
//			  rotors();

		prev_loco = HAL_GetTick();
 8001588:	f003 fcf8 	bl	8004f7c <HAL_GetTick>
 800158c:	4603      	mov	r3, r0
 800158e:	461a      	mov	r2, r3
 8001590:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <rpm_cal+0x174>)
 8001592:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001594:	4b13      	ldr	r3, [pc, #76]	@ (80015e4 <rpm_cal+0x18c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2200      	movs	r2, #0
 800159a:	625a      	str	r2, [r3, #36]	@ 0x24
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 800159c:	4b12      	ldr	r3, [pc, #72]	@ (80015e8 <rpm_cal+0x190>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2200      	movs	r2, #0
 80015a2:	625a      	str	r2, [r3, #36]	@ 0x24
//		__HAL_TIM_SET_COUNTER(&htim8, 0);
		__HAL_TIM_SET_COUNTER(&htim5, 0);
 80015a4:	4b11      	ldr	r3, [pc, #68]	@ (80015ec <rpm_cal+0x194>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2200      	movs	r2, #0
 80015aa:	625a      	str	r2, [r3, #36]	@ 0x24

//	}
}
 80015ac:	bf00      	nop
 80015ae:	bd98      	pop	{r3, r4, r7, pc}
 80015b0:	40010000 	.word	0x40010000
 80015b4:	200005bc 	.word	0x200005bc
 80015b8:	40000400 	.word	0x40000400
 80015bc:	200005be 	.word	0x200005be
 80015c0:	40000c00 	.word	0x40000c00
 80015c4:	200005c0 	.word	0x200005c0
 80015c8:	200000d0 	.word	0x200000d0
 80015cc:	20000400 	.word	0x20000400
 80015d0:	200000d4 	.word	0x200000d4
 80015d4:	200003f0 	.word	0x200003f0
 80015d8:	200000d8 	.word	0x200000d8
 80015dc:	200003f4 	.word	0x200003f4
 80015e0:	200003f8 	.word	0x200003f8
 80015e4:	20000450 	.word	0x20000450
 80015e8:	20000498 	.word	0x20000498
 80015ec:	20000528 	.word	0x20000528

080015f0 <Rxvalueslo>:
#ifndef SRC_COMMUNICATION_H_
#define SRC_COMMUNICATION_H_

#include "variables.h"
#include "cJSON.h"
void Rxvalueslo(char *Rx_data){
 80015f0:	b5b0      	push	{r4, r5, r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]

        loco = Rx_data[8];
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	7a1a      	ldrb	r2, [r3, #8]
 80015fc:	4bae      	ldr	r3, [pc, #696]	@ (80018b8 <Rxvalueslo+0x2c8>)
 80015fe:	701a      	strb	r2, [r3, #0]
        char Rotate[4];
        strncpy(Rotate, Rx_data +9, 3);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f103 0109 	add.w	r1, r3, #9
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	2203      	movs	r2, #3
 800160c:	4618      	mov	r0, r3
 800160e:	f009 f9bd 	bl	800a98c <strncpy>
		rotationstrength = atoi(Rotate);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4618      	mov	r0, r3
 8001618:	f007 fe30 	bl	800927c <atoi>
 800161c:	4603      	mov	r3, r0
 800161e:	4aa7      	ldr	r2, [pc, #668]	@ (80018bc <Rxvalueslo+0x2cc>)
 8001620:	6013      	str	r3, [r2, #0]
		char Angle[4];
		strncpy(Angle, Rx_data +12, 3);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f103 010c 	add.w	r1, r3, #12
 8001628:	f107 0310 	add.w	r3, r7, #16
 800162c:	2203      	movs	r2, #3
 800162e:	4618      	mov	r0, r3
 8001630:	f009 f9ac 	bl	800a98c <strncpy>
		angle = atoi(Angle);
 8001634:	f107 0310 	add.w	r3, r7, #16
 8001638:	4618      	mov	r0, r3
 800163a:	f007 fe1f 	bl	800927c <atoi>
 800163e:	4603      	mov	r3, r0
 8001640:	4a9f      	ldr	r2, [pc, #636]	@ (80018c0 <Rxvalueslo+0x2d0>)
 8001642:	6013      	str	r3, [r2, #0]
//		angle = (angle == 400) ? 400 : (angle + 180) % 360;

		char Strength[4];
		strncpy(Strength, Rx_data +15, 3);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f103 010f 	add.w	r1, r3, #15
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	2203      	movs	r2, #3
 8001650:	4618      	mov	r0, r3
 8001652:	f009 f99b 	bl	800a98c <strncpy>

		 if ((int32_t)HAL_GetTick() - strengthsampling > decleration_acceleration_sampling) {
 8001656:	f003 fc91 	bl	8004f7c <HAL_GetTick>
 800165a:	4603      	mov	r3, r0
 800165c:	461a      	mov	r2, r3
 800165e:	4b99      	ldr	r3, [pc, #612]	@ (80018c4 <Rxvalueslo+0x2d4>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	1ad2      	subs	r2, r2, r3
 8001664:	4b98      	ldr	r3, [pc, #608]	@ (80018c8 <Rxvalueslo+0x2d8>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	429a      	cmp	r2, r3
 800166a:	f340 810f 	ble.w	800188c <Rxvalueslo+0x29c>
				strengthX = atoi(Strength);
 800166e:	f107 030c 	add.w	r3, r7, #12
 8001672:	4618      	mov	r0, r3
 8001674:	f007 fe02 	bl	800927c <atoi>
 8001678:	4603      	mov	r3, r0
 800167a:	4a94      	ldr	r2, [pc, #592]	@ (80018cc <Rxvalueslo+0x2dc>)
 800167c:	6013      	str	r3, [r2, #0]
			if (strengthX - strengthc >  strength_effective_for_deceleration_acceleration_constant) {
 800167e:	4b93      	ldr	r3, [pc, #588]	@ (80018cc <Rxvalueslo+0x2dc>)
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	4b93      	ldr	r3, [pc, #588]	@ (80018d0 <Rxvalueslo+0x2e0>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	1ad2      	subs	r2, r2, r3
 8001688:	4b92      	ldr	r3, [pc, #584]	@ (80018d4 <Rxvalueslo+0x2e4>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	429a      	cmp	r2, r3
 800168e:	dd71      	ble.n	8001774 <Rxvalueslo+0x184>
//				strengthX -= (strengthX - strengthc) *acceleration_constant   ;
				if((angle - Z_Val)%360 > 220 && (angle - Z_Val) < 320){
 8001690:	4b8b      	ldr	r3, [pc, #556]	@ (80018c0 <Rxvalueslo+0x2d0>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b90      	ldr	r3, [pc, #576]	@ (80018d8 <Rxvalueslo+0x2e8>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	4a90      	ldr	r2, [pc, #576]	@ (80018dc <Rxvalueslo+0x2ec>)
 800169c:	fb82 1203 	smull	r1, r2, r2, r3
 80016a0:	441a      	add	r2, r3
 80016a2:	1211      	asrs	r1, r2, #8
 80016a4:	17da      	asrs	r2, r3, #31
 80016a6:	1a8a      	subs	r2, r1, r2
 80016a8:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 80016ac:	fb01 f202 	mul.w	r2, r1, r2
 80016b0:	1a9a      	subs	r2, r3, r2
 80016b2:	2adc      	cmp	r2, #220	@ 0xdc
 80016b4:	dd1a      	ble.n	80016ec <Rxvalueslo+0xfc>
 80016b6:	4b82      	ldr	r3, [pc, #520]	@ (80018c0 <Rxvalueslo+0x2d0>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	4b87      	ldr	r3, [pc, #540]	@ (80018d8 <Rxvalueslo+0x2e8>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80016c4:	da12      	bge.n	80016ec <Rxvalueslo+0xfc>
					strengthX = strengthc + 1.5;
 80016c6:	4b82      	ldr	r3, [pc, #520]	@ (80018d0 <Rxvalueslo+0x2e0>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7fe ff2a 	bl	8000524 <__aeabi_i2d>
 80016d0:	f04f 0200 	mov.w	r2, #0
 80016d4:	4b82      	ldr	r3, [pc, #520]	@ (80018e0 <Rxvalueslo+0x2f0>)
 80016d6:	f7fe fdd9 	bl	800028c <__adddf3>
 80016da:	4602      	mov	r2, r0
 80016dc:	460b      	mov	r3, r1
 80016de:	4610      	mov	r0, r2
 80016e0:	4619      	mov	r1, r3
 80016e2:	f7ff fa39 	bl	8000b58 <__aeabi_d2iz>
 80016e6:	4603      	mov	r3, r0
 80016e8:	4a78      	ldr	r2, [pc, #480]	@ (80018cc <Rxvalueslo+0x2dc>)
 80016ea:	6013      	str	r3, [r2, #0]
				}
				strengthX  = strengthc + 3.5;
 80016ec:	4b78      	ldr	r3, [pc, #480]	@ (80018d0 <Rxvalueslo+0x2e0>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7fe ff17 	bl	8000524 <__aeabi_i2d>
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	4b7a      	ldr	r3, [pc, #488]	@ (80018e4 <Rxvalueslo+0x2f4>)
 80016fc:	f7fe fdc6 	bl	800028c <__adddf3>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4610      	mov	r0, r2
 8001706:	4619      	mov	r1, r3
 8001708:	f7ff fa26 	bl	8000b58 <__aeabi_d2iz>
 800170c:	4603      	mov	r3, r0
 800170e:	4a6f      	ldr	r2, [pc, #444]	@ (80018cc <Rxvalueslo+0x2dc>)
 8001710:	6013      	str	r3, [r2, #0]
				if(prevangle != angle && angle != 400){
 8001712:	4b75      	ldr	r3, [pc, #468]	@ (80018e8 <Rxvalueslo+0x2f8>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	4b6a      	ldr	r3, [pc, #424]	@ (80018c0 <Rxvalueslo+0x2d0>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	429a      	cmp	r2, r3
 800171c:	f000 80a8 	beq.w	8001870 <Rxvalueslo+0x280>
 8001720:	4b67      	ldr	r3, [pc, #412]	@ (80018c0 <Rxvalueslo+0x2d0>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001728:	f000 80a2 	beq.w	8001870 <Rxvalueslo+0x280>
								angle = prevangle + (angle - prevangle)*0.04;
 800172c:	4b6e      	ldr	r3, [pc, #440]	@ (80018e8 <Rxvalueslo+0x2f8>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4618      	mov	r0, r3
 8001732:	f7fe fef7 	bl	8000524 <__aeabi_i2d>
 8001736:	4604      	mov	r4, r0
 8001738:	460d      	mov	r5, r1
 800173a:	4b61      	ldr	r3, [pc, #388]	@ (80018c0 <Rxvalueslo+0x2d0>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	4b6a      	ldr	r3, [pc, #424]	@ (80018e8 <Rxvalueslo+0x2f8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	4618      	mov	r0, r3
 8001746:	f7fe feed 	bl	8000524 <__aeabi_i2d>
 800174a:	a359      	add	r3, pc, #356	@ (adr r3, 80018b0 <Rxvalueslo+0x2c0>)
 800174c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001750:	f7fe ff52 	bl	80005f8 <__aeabi_dmul>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	4620      	mov	r0, r4
 800175a:	4629      	mov	r1, r5
 800175c:	f7fe fd96 	bl	800028c <__adddf3>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4610      	mov	r0, r2
 8001766:	4619      	mov	r1, r3
 8001768:	f7ff f9f6 	bl	8000b58 <__aeabi_d2iz>
 800176c:	4603      	mov	r3, r0
 800176e:	4a54      	ldr	r2, [pc, #336]	@ (80018c0 <Rxvalueslo+0x2d0>)
 8001770:	6013      	str	r3, [r2, #0]
 8001772:	e07d      	b.n	8001870 <Rxvalueslo+0x280>
					}



			 } else if (strengthX - strengthc < - (strength_effective_for_deceleration_acceleration_constant)) {
 8001774:	4b55      	ldr	r3, [pc, #340]	@ (80018cc <Rxvalueslo+0x2dc>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b55      	ldr	r3, [pc, #340]	@ (80018d0 <Rxvalueslo+0x2e0>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	1ad2      	subs	r2, r2, r3
 800177e:	4b55      	ldr	r3, [pc, #340]	@ (80018d4 <Rxvalueslo+0x2e4>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	425b      	negs	r3, r3
 8001784:	429a      	cmp	r2, r3
 8001786:	da73      	bge.n	8001870 <Rxvalueslo+0x280>
//					   strengthX -= (strengthX - strengthc)  *deceleration_constant;
				 if((angle - Z_Val)%360 > 220 && (angle - Z_Val) < 320){
 8001788:	4b4d      	ldr	r3, [pc, #308]	@ (80018c0 <Rxvalueslo+0x2d0>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b52      	ldr	r3, [pc, #328]	@ (80018d8 <Rxvalueslo+0x2e8>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	4a52      	ldr	r2, [pc, #328]	@ (80018dc <Rxvalueslo+0x2ec>)
 8001794:	fb82 1203 	smull	r1, r2, r2, r3
 8001798:	441a      	add	r2, r3
 800179a:	1211      	asrs	r1, r2, #8
 800179c:	17da      	asrs	r2, r3, #31
 800179e:	1a8a      	subs	r2, r1, r2
 80017a0:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 80017a4:	fb01 f202 	mul.w	r2, r1, r2
 80017a8:	1a9a      	subs	r2, r3, r2
 80017aa:	2adc      	cmp	r2, #220	@ 0xdc
 80017ac:	dd1a      	ble.n	80017e4 <Rxvalueslo+0x1f4>
 80017ae:	4b44      	ldr	r3, [pc, #272]	@ (80018c0 <Rxvalueslo+0x2d0>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	4b49      	ldr	r3, [pc, #292]	@ (80018d8 <Rxvalueslo+0x2e8>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80017bc:	da12      	bge.n	80017e4 <Rxvalueslo+0x1f4>
				 					strengthX = strengthc - 2.5;
 80017be:	4b44      	ldr	r3, [pc, #272]	@ (80018d0 <Rxvalueslo+0x2e0>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe feae 	bl	8000524 <__aeabi_i2d>
 80017c8:	f04f 0200 	mov.w	r2, #0
 80017cc:	4b47      	ldr	r3, [pc, #284]	@ (80018ec <Rxvalueslo+0x2fc>)
 80017ce:	f7fe fd5b 	bl	8000288 <__aeabi_dsub>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4610      	mov	r0, r2
 80017d8:	4619      	mov	r1, r3
 80017da:	f7ff f9bd 	bl	8000b58 <__aeabi_d2iz>
 80017de:	4603      	mov	r3, r0
 80017e0:	4a3a      	ldr	r2, [pc, #232]	@ (80018cc <Rxvalueslo+0x2dc>)
 80017e2:	6013      	str	r3, [r2, #0]
				 				}
				       strengthX = strengthc - 4.5;
 80017e4:	4b3a      	ldr	r3, [pc, #232]	@ (80018d0 <Rxvalueslo+0x2e0>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe fe9b 	bl	8000524 <__aeabi_i2d>
 80017ee:	f04f 0200 	mov.w	r2, #0
 80017f2:	4b3f      	ldr	r3, [pc, #252]	@ (80018f0 <Rxvalueslo+0x300>)
 80017f4:	f7fe fd48 	bl	8000288 <__aeabi_dsub>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	4610      	mov	r0, r2
 80017fe:	4619      	mov	r1, r3
 8001800:	f7ff f9aa 	bl	8000b58 <__aeabi_d2iz>
 8001804:	4603      	mov	r3, r0
 8001806:	4a31      	ldr	r2, [pc, #196]	@ (80018cc <Rxvalueslo+0x2dc>)
 8001808:	6013      	str	r3, [r2, #0]
						a++;
 800180a:	4b3a      	ldr	r3, [pc, #232]	@ (80018f4 <Rxvalueslo+0x304>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	3301      	adds	r3, #1
 8001810:	4a38      	ldr	r2, [pc, #224]	@ (80018f4 <Rxvalueslo+0x304>)
 8001812:	6013      	str	r3, [r2, #0]
				       if(prevangle != angle && angle != 400){
 8001814:	4b34      	ldr	r3, [pc, #208]	@ (80018e8 <Rxvalueslo+0x2f8>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	4b29      	ldr	r3, [pc, #164]	@ (80018c0 <Rxvalueslo+0x2d0>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	429a      	cmp	r2, r3
 800181e:	d027      	beq.n	8001870 <Rxvalueslo+0x280>
 8001820:	4b27      	ldr	r3, [pc, #156]	@ (80018c0 <Rxvalueslo+0x2d0>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8001828:	d022      	beq.n	8001870 <Rxvalueslo+0x280>
				    	   angle = prevangle + (angle - prevangle)*0.04;
 800182a:	4b2f      	ldr	r3, [pc, #188]	@ (80018e8 <Rxvalueslo+0x2f8>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fe78 	bl	8000524 <__aeabi_i2d>
 8001834:	4604      	mov	r4, r0
 8001836:	460d      	mov	r5, r1
 8001838:	4b21      	ldr	r3, [pc, #132]	@ (80018c0 <Rxvalueslo+0x2d0>)
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	4b2a      	ldr	r3, [pc, #168]	@ (80018e8 <Rxvalueslo+0x2f8>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	4618      	mov	r0, r3
 8001844:	f7fe fe6e 	bl	8000524 <__aeabi_i2d>
 8001848:	a319      	add	r3, pc, #100	@ (adr r3, 80018b0 <Rxvalueslo+0x2c0>)
 800184a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800184e:	f7fe fed3 	bl	80005f8 <__aeabi_dmul>
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4620      	mov	r0, r4
 8001858:	4629      	mov	r1, r5
 800185a:	f7fe fd17 	bl	800028c <__adddf3>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4610      	mov	r0, r2
 8001864:	4619      	mov	r1, r3
 8001866:	f7ff f977 	bl	8000b58 <__aeabi_d2iz>
 800186a:	4603      	mov	r3, r0
 800186c:	4a14      	ldr	r2, [pc, #80]	@ (80018c0 <Rxvalueslo+0x2d0>)
 800186e:	6013      	str	r3, [r2, #0]
				       }
			 }
		  	        strengthc = strengthX;
 8001870:	4b16      	ldr	r3, [pc, #88]	@ (80018cc <Rxvalueslo+0x2dc>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a16      	ldr	r2, [pc, #88]	@ (80018d0 <Rxvalueslo+0x2e0>)
 8001876:	6013      	str	r3, [r2, #0]
				   	strength = strengthX;
 8001878:	4b14      	ldr	r3, [pc, #80]	@ (80018cc <Rxvalueslo+0x2dc>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a1e      	ldr	r2, [pc, #120]	@ (80018f8 <Rxvalueslo+0x308>)
 800187e:	6013      	str	r3, [r2, #0]
					strengthsampling = HAL_GetTick();
 8001880:	f003 fb7c 	bl	8004f7c <HAL_GetTick>
 8001884:	4603      	mov	r3, r0
 8001886:	461a      	mov	r2, r3
 8001888:	4b0e      	ldr	r3, [pc, #56]	@ (80018c4 <Rxvalueslo+0x2d4>)
 800188a:	601a      	str	r2, [r3, #0]
		}
		strength  = constrain(strength,0,max_strength_set);
 800188c:	4b1a      	ldr	r3, [pc, #104]	@ (80018f8 <Rxvalueslo+0x308>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a1a      	ldr	r2, [pc, #104]	@ (80018fc <Rxvalueslo+0x30c>)
 8001892:	6812      	ldr	r2, [r2, #0]
 8001894:	2100      	movs	r1, #0
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff fbc2 	bl	8001020 <constrain>
 800189c:	4603      	mov	r3, r0
 800189e:	4a16      	ldr	r2, [pc, #88]	@ (80018f8 <Rxvalueslo+0x308>)
 80018a0:	6013      	str	r3, [r2, #0]




//	}
}
 80018a2:	bf00      	nop
 80018a4:	3718      	adds	r7, #24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bdb0      	pop	{r4, r5, r7, pc}
 80018aa:	bf00      	nop
 80018ac:	f3af 8000 	nop.w
 80018b0:	47ae147b 	.word	0x47ae147b
 80018b4:	3fa47ae1 	.word	0x3fa47ae1
 80018b8:	200000b0 	.word	0x200000b0
 80018bc:	20000394 	.word	0x20000394
 80018c0:	200003a8 	.word	0x200003a8
 80018c4:	200003a4 	.word	0x200003a4
 80018c8:	20000084 	.word	0x20000084
 80018cc:	200003a0 	.word	0x200003a0
 80018d0:	2000039c 	.word	0x2000039c
 80018d4:	20000080 	.word	0x20000080
 80018d8:	20000390 	.word	0x20000390
 80018dc:	b60b60b7 	.word	0xb60b60b7
 80018e0:	3ff80000 	.word	0x3ff80000
 80018e4:	400c0000 	.word	0x400c0000
 80018e8:	200003ac 	.word	0x200003ac
 80018ec:	40040000 	.word	0x40040000
 80018f0:	40120000 	.word	0x40120000
 80018f4:	2000042c 	.word	0x2000042c
 80018f8:	20000398 	.word	0x20000398
 80018fc:	20000088 	.word	0x20000088

08001900 <Arvalueslo>:

void Arvalueslo(char *Ar_data){
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
   if(Ar_data!= NULL){
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d023      	beq.n	8001956 <Arvalueslo+0x56>
	   strncpy(disString,Ar_data +6,7);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	3306      	adds	r3, #6
 8001912:	2207      	movs	r2, #7
 8001914:	4619      	mov	r1, r3
 8001916:	4812      	ldr	r0, [pc, #72]	@ (8001960 <Arvalueslo+0x60>)
 8001918:	f009 f838 	bl	800a98c <strncpy>
	   strncpy(angleString,Ar_data + 20,7);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3314      	adds	r3, #20
 8001920:	2207      	movs	r2, #7
 8001922:	4619      	mov	r1, r3
 8001924:	480f      	ldr	r0, [pc, #60]	@ (8001964 <Arvalueslo+0x64>)
 8001926:	f009 f831 	bl	800a98c <strncpy>
           strncpy(Mp_data,Ar_data +34,3);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3322      	adds	r3, #34	@ 0x22
 800192e:	2203      	movs	r2, #3
 8001930:	4619      	mov	r1, r3
 8001932:	480d      	ldr	r0, [pc, #52]	@ (8001968 <Arvalueslo+0x68>)
 8001934:	f009 f82a 	bl	800a98c <strncpy>
	   sscanf(disString,"%f",&ARdistance);
 8001938:	4a0c      	ldr	r2, [pc, #48]	@ (800196c <Arvalueslo+0x6c>)
 800193a:	490d      	ldr	r1, [pc, #52]	@ (8001970 <Arvalueslo+0x70>)
 800193c:	4808      	ldr	r0, [pc, #32]	@ (8001960 <Arvalueslo+0x60>)
 800193e:	f008 ff05 	bl	800a74c <siscanf>
	   sscanf(angleString,"%f",&alpha);
 8001942:	4a0c      	ldr	r2, [pc, #48]	@ (8001974 <Arvalueslo+0x74>)
 8001944:	490a      	ldr	r1, [pc, #40]	@ (8001970 <Arvalueslo+0x70>)
 8001946:	4807      	ldr	r0, [pc, #28]	@ (8001964 <Arvalueslo+0x64>)
 8001948:	f008 ff00 	bl	800a74c <siscanf>
           sscanf(Mp_data,"%d",&Z_Val);
 800194c:	4a0a      	ldr	r2, [pc, #40]	@ (8001978 <Arvalueslo+0x78>)
 800194e:	490b      	ldr	r1, [pc, #44]	@ (800197c <Arvalueslo+0x7c>)
 8001950:	4805      	ldr	r0, [pc, #20]	@ (8001968 <Arvalueslo+0x68>)
 8001952:	f008 fefb 	bl	800a74c <siscanf>
   }
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20000340 	.word	0x20000340
 8001964:	20000348 	.word	0x20000348
 8001968:	2000030c 	.word	0x2000030c
 800196c:	200000c4 	.word	0x200000c4
 8001970:	0800e2a8 	.word	0x0800e2a8
 8001974:	20000314 	.word	0x20000314
 8001978:	20000390 	.word	0x20000390
 800197c:	0800e2ac 	.word	0x0800e2ac

08001980 <Mpuvalueslo>:
void Mpuvalueslo(char *Mp_data){
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
	sscanf(Mp_data,"%d",&Z_Val);
 8001988:	4a09      	ldr	r2, [pc, #36]	@ (80019b0 <Mpuvalueslo+0x30>)
 800198a:	490a      	ldr	r1, [pc, #40]	@ (80019b4 <Mpuvalueslo+0x34>)
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f008 fedd 	bl	800a74c <siscanf>
	if(Z_Val > 360){
 8001992:	4b07      	ldr	r3, [pc, #28]	@ (80019b0 <Mpuvalueslo+0x30>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800199a:	dd05      	ble.n	80019a8 <Mpuvalueslo+0x28>
		Z_Val =0;
 800199c:	4b04      	ldr	r3, [pc, #16]	@ (80019b0 <Mpuvalueslo+0x30>)
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
		bnoallow = false;
 80019a2:	4b05      	ldr	r3, [pc, #20]	@ (80019b8 <Mpuvalueslo+0x38>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
	}
}
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000390 	.word	0x20000390
 80019b4:	0800e2ac 	.word	0x0800e2ac
 80019b8:	20000034 	.word	0x20000034

080019bc <align>:
#ifndef SRC_ALIGNMENT_H_
#define SRC_ALIGNMENT_H_

bool align(float target) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	ed87 0a01 	vstr	s0, [r7, #4]

  float delta = target - Z_Val;
 80019c6:	4ba2      	ldr	r3, [pc, #648]	@ (8001c50 <align+0x294>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	ee07 3a90 	vmov	s15, r3
 80019ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019d2:	ed97 7a01 	vldr	s14, [r7, #4]
 80019d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019da:	edc7 7a03 	vstr	s15, [r7, #12]
  if (delta >= 180) {
 80019de:	edd7 7a03 	vldr	s15, [r7, #12]
 80019e2:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8001c54 <align+0x298>
 80019e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ee:	db07      	blt.n	8001a00 <align+0x44>
    delta = delta - 360;
 80019f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80019f4:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8001c58 <align+0x29c>
 80019f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80019fc:	edc7 7a03 	vstr	s15, [r7, #12]
  }
  if (delta <= -180) {
 8001a00:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a04:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8001c5c <align+0x2a0>
 8001a08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a10:	d807      	bhi.n	8001a22 <align+0x66>
    delta = delta + 360;
 8001a12:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a16:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8001c58 <align+0x29c>
 8001a1a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a1e:	edc7 7a03 	vstr	s15, [r7, #12]
  }
  if (initialdelta == 0) {
 8001a22:	4b8f      	ldr	r3, [pc, #572]	@ (8001c60 <align+0x2a4>)
 8001a24:	edd3 7a00 	vldr	s15, [r3]
 8001a28:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a30:	d102      	bne.n	8001a38 <align+0x7c>
    initialdelta = delta;
 8001a32:	4a8b      	ldr	r2, [pc, #556]	@ (8001c60 <align+0x2a4>)
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6013      	str	r3, [r2, #0]
  }


  s = delta;
 8001a38:	4a8a      	ldr	r2, [pc, #552]	@ (8001c64 <align+0x2a8>)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	6013      	str	r3, [r2, #0]
  alignmentsetpoint = (fromlocomotion)?3:2;
 8001a3e:	4b8a      	ldr	r3, [pc, #552]	@ (8001c68 <align+0x2ac>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <align+0x8e>
 8001a46:	4b89      	ldr	r3, [pc, #548]	@ (8001c6c <align+0x2b0>)
 8001a48:	e001      	b.n	8001a4e <align+0x92>
 8001a4a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a4e:	4a88      	ldr	r2, [pc, #544]	@ (8001c70 <align+0x2b4>)
 8001a50:	6013      	str	r3, [r2, #0]
  if(fromlocomotion){
 8001a52:	4b85      	ldr	r3, [pc, #532]	@ (8001c68 <align+0x2ac>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d019      	beq.n	8001a8e <align+0xd2>
	  if(delta < alignmentsetpoint && delta > -alignmentsetpoint){
 8001a5a:	4b85      	ldr	r3, [pc, #532]	@ (8001c70 <align+0x2b4>)
 8001a5c:	edd3 7a00 	vldr	s15, [r3]
 8001a60:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a6c:	d55c      	bpl.n	8001b28 <align+0x16c>
 8001a6e:	4b80      	ldr	r3, [pc, #512]	@ (8001c70 <align+0x2b4>)
 8001a70:	edd3 7a00 	vldr	s15, [r3]
 8001a74:	eef1 7a67 	vneg.f32	s15, s15
 8001a78:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a84:	dd50      	ble.n	8001b28 <align+0x16c>
		  donealign = true;
 8001a86:	4b7b      	ldr	r3, [pc, #492]	@ (8001c74 <align+0x2b8>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	701a      	strb	r2, [r3, #0]
 8001a8c:	e04c      	b.n	8001b28 <align+0x16c>
	  }
  }
  else{
  if (initialdelta < 0) {
 8001a8e:	4b74      	ldr	r3, [pc, #464]	@ (8001c60 <align+0x2a4>)
 8001a90:	edd3 7a00 	vldr	s15, [r3]
 8001a94:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9c:	d521      	bpl.n	8001ae2 <align+0x126>
    if (delta >= -nextanglesetpointalignmentconstant + initialdelta*alignmentinitialdeltamultiplier && delta <= nextanglesetpointalignmentconstant) {
 8001a9e:	4b70      	ldr	r3, [pc, #448]	@ (8001c60 <align+0x2a4>)
 8001aa0:	ed93 7a00 	vldr	s14, [r3]
 8001aa4:	4b74      	ldr	r3, [pc, #464]	@ (8001c78 <align+0x2bc>)
 8001aa6:	edd3 7a00 	vldr	s15, [r3]
 8001aaa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aae:	4b73      	ldr	r3, [pc, #460]	@ (8001c7c <align+0x2c0>)
 8001ab0:	edd3 7a00 	vldr	s15, [r3]
 8001ab4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ab8:	ed97 7a03 	vldr	s14, [r7, #12]
 8001abc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac4:	db30      	blt.n	8001b28 <align+0x16c>
 8001ac6:	4b6d      	ldr	r3, [pc, #436]	@ (8001c7c <align+0x2c0>)
 8001ac8:	edd3 7a00 	vldr	s15, [r3]
 8001acc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ad0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad8:	d826      	bhi.n	8001b28 <align+0x16c>
      donealign = true;
 8001ada:	4b66      	ldr	r3, [pc, #408]	@ (8001c74 <align+0x2b8>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	701a      	strb	r2, [r3, #0]
 8001ae0:	e022      	b.n	8001b28 <align+0x16c>
    }
  } else {
    if (delta >= -nextanglesetpointalignmentconstant && delta <= nextanglesetpointalignmentconstant + initialdelta*alignmentinitialdeltamultiplier) {
 8001ae2:	4b66      	ldr	r3, [pc, #408]	@ (8001c7c <align+0x2c0>)
 8001ae4:	edd3 7a00 	vldr	s15, [r3]
 8001ae8:	eef1 7a67 	vneg.f32	s15, s15
 8001aec:	ed97 7a03 	vldr	s14, [r7, #12]
 8001af0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af8:	db16      	blt.n	8001b28 <align+0x16c>
 8001afa:	4b59      	ldr	r3, [pc, #356]	@ (8001c60 <align+0x2a4>)
 8001afc:	ed93 7a00 	vldr	s14, [r3]
 8001b00:	4b5d      	ldr	r3, [pc, #372]	@ (8001c78 <align+0x2bc>)
 8001b02:	edd3 7a00 	vldr	s15, [r3]
 8001b06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b0a:	4b5c      	ldr	r3, [pc, #368]	@ (8001c7c <align+0x2c0>)
 8001b0c:	edd3 7a00 	vldr	s15, [r3]
 8001b10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b14:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b20:	d802      	bhi.n	8001b28 <align+0x16c>
      donealign = true;
 8001b22:	4b54      	ldr	r3, [pc, #336]	@ (8001c74 <align+0x2b8>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	701a      	strb	r2, [r3, #0]
    }
  }
  }
  if (donealign) {
 8001b28:	4b52      	ldr	r3, [pc, #328]	@ (8001c74 <align+0x2b8>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d02f      	beq.n	8001b90 <align+0x1d4>
	if(delta <= alignmentsetpoint && delta >=-alignmentsetpoint){
 8001b30:	4b4f      	ldr	r3, [pc, #316]	@ (8001c70 <align+0x2b4>)
 8001b32:	edd3 7a00 	vldr	s15, [r3]
 8001b36:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b42:	d81f      	bhi.n	8001b84 <align+0x1c8>
 8001b44:	4b4a      	ldr	r3, [pc, #296]	@ (8001c70 <align+0x2b4>)
 8001b46:	edd3 7a00 	vldr	s15, [r3]
 8001b4a:	eef1 7a67 	vneg.f32	s15, s15
 8001b4e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b5a:	db13      	blt.n	8001b84 <align+0x1c8>
    w = 0;
 8001b5c:	4b48      	ldr	r3, [pc, #288]	@ (8001c80 <align+0x2c4>)
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
    alignn = true;
 8001b64:	4b47      	ldr	r3, [pc, #284]	@ (8001c84 <align+0x2c8>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	701a      	strb	r2, [r3, #0]
    integralalign = 0;
 8001b6a:	4b47      	ldr	r3, [pc, #284]	@ (8001c88 <align+0x2cc>)
 8001b6c:	f04f 0200 	mov.w	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
    donealign = false;
 8001b72:	4b40      	ldr	r3, [pc, #256]	@ (8001c74 <align+0x2b8>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	701a      	strb	r2, [r3, #0]
    initialdelta = 0;
 8001b78:	4b39      	ldr	r3, [pc, #228]	@ (8001c60 <align+0x2a4>)
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
    return true;}
 8001b80:	2301      	movs	r3, #1
 8001b82:	e131      	b.n	8001de8 <align+0x42c>
	else{
		initialdelta =0;
 8001b84:	4b36      	ldr	r3, [pc, #216]	@ (8001c60 <align+0x2a4>)
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
		return false;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	e12b      	b.n	8001de8 <align+0x42c>
	}
  }
  if (HAL_GetTick() - previousalignsampling > alignmentsamplingtime) {
 8001b90:	f003 f9f4 	bl	8004f7c <HAL_GetTick>
 8001b94:	4603      	mov	r3, r0
 8001b96:	4a3d      	ldr	r2, [pc, #244]	@ (8001c8c <align+0x2d0>)
 8001b98:	6812      	ldr	r2, [r2, #0]
 8001b9a:	1a9b      	subs	r3, r3, r2
 8001b9c:	4a3c      	ldr	r2, [pc, #240]	@ (8001c90 <align+0x2d4>)
 8001b9e:	6812      	ldr	r2, [r2, #0]
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	f240 8120 	bls.w	8001de6 <align+0x42a>

    if (s< PID_IN_ALIGNMENT_RANGE && s > -PID_IN_ALIGNMENT_RANGE) {
 8001ba6:	4b2f      	ldr	r3, [pc, #188]	@ (8001c64 <align+0x2a8>)
 8001ba8:	ed93 7a00 	vldr	s14, [r3]
 8001bac:	4b39      	ldr	r3, [pc, #228]	@ (8001c94 <align+0x2d8>)
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bba:	f140 80ee 	bpl.w	8001d9a <align+0x3de>
 8001bbe:	4b35      	ldr	r3, [pc, #212]	@ (8001c94 <align+0x2d8>)
 8001bc0:	edd3 7a00 	vldr	s15, [r3]
 8001bc4:	eeb1 7a67 	vneg.f32	s14, s15
 8001bc8:	4b26      	ldr	r3, [pc, #152]	@ (8001c64 <align+0x2a8>)
 8001bca:	edd3 7a00 	vldr	s15, [r3]
 8001bce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd6:	f140 80e0 	bpl.w	8001d9a <align+0x3de>
      if (s < active_ki_for_alignment_range && s > -active_ki_for_alignment_range) {
 8001bda:	4b22      	ldr	r3, [pc, #136]	@ (8001c64 <align+0x2a8>)
 8001bdc:	ed93 7a00 	vldr	s14, [r3]
 8001be0:	4b2d      	ldr	r3, [pc, #180]	@ (8001c98 <align+0x2dc>)
 8001be2:	edd3 7a00 	vldr	s15, [r3]
 8001be6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bee:	d557      	bpl.n	8001ca0 <align+0x2e4>
 8001bf0:	4b29      	ldr	r3, [pc, #164]	@ (8001c98 <align+0x2dc>)
 8001bf2:	edd3 7a00 	vldr	s15, [r3]
 8001bf6:	eeb1 7a67 	vneg.f32	s14, s15
 8001bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8001c64 <align+0x2a8>)
 8001bfc:	edd3 7a00 	vldr	s15, [r3]
 8001c00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c08:	d54a      	bpl.n	8001ca0 <align+0x2e4>
        integralalign += s;
 8001c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c88 <align+0x2cc>)
 8001c0c:	ed93 7a00 	vldr	s14, [r3]
 8001c10:	4b14      	ldr	r3, [pc, #80]	@ (8001c64 <align+0x2a8>)
 8001c12:	edd3 7a00 	vldr	s15, [r3]
 8001c16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c88 <align+0x2cc>)
 8001c1c:	edc3 7a00 	vstr	s15, [r3]
        if (integralalign > maxalignmentintegralconstant) {
 8001c20:	4b1e      	ldr	r3, [pc, #120]	@ (8001c9c <align+0x2e0>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	ee07 3a90 	vmov	s15, r3
 8001c28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c2c:	4b16      	ldr	r3, [pc, #88]	@ (8001c88 <align+0x2cc>)
 8001c2e:	edd3 7a00 	vldr	s15, [r3]
 8001c32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3a:	d535      	bpl.n	8001ca8 <align+0x2ec>
          integralalign = maxalignmentintegralconstant;
 8001c3c:	4b17      	ldr	r3, [pc, #92]	@ (8001c9c <align+0x2e0>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	ee07 3a90 	vmov	s15, r3
 8001c44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c48:	4b0f      	ldr	r3, [pc, #60]	@ (8001c88 <align+0x2cc>)
 8001c4a:	edc3 7a00 	vstr	s15, [r3]
        if (integralalign > maxalignmentintegralconstant) {
 8001c4e:	e02b      	b.n	8001ca8 <align+0x2ec>
 8001c50:	20000390 	.word	0x20000390
 8001c54:	43340000 	.word	0x43340000
 8001c58:	43b40000 	.word	0x43b40000
 8001c5c:	c3340000 	.word	0xc3340000
 8001c60:	20000364 	.word	0x20000364
 8001c64:	20000368 	.word	0x20000368
 8001c68:	2000033c 	.word	0x2000033c
 8001c6c:	40400000 	.word	0x40400000
 8001c70:	20000064 	.word	0x20000064
 8001c74:	2000036c 	.word	0x2000036c
 8001c78:	20000060 	.word	0x20000060
 8001c7c:	2000005c 	.word	0x2000005c
 8001c80:	200003c0 	.word	0x200003c0
 8001c84:	2000008c 	.word	0x2000008c
 8001c88:	20000370 	.word	0x20000370
 8001c8c:	20000378 	.word	0x20000378
 8001c90:	20000068 	.word	0x20000068
 8001c94:	20000070 	.word	0x20000070
 8001c98:	2000006c 	.word	0x2000006c
 8001c9c:	20000074 	.word	0x20000074
        }
      }
      else{
         integralalign = 0;
 8001ca0:	4b53      	ldr	r3, [pc, #332]	@ (8001df0 <align+0x434>)
 8001ca2:	f04f 0200 	mov.w	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
      }
      errordiff_align = s - previousS;
 8001ca8:	4b52      	ldr	r3, [pc, #328]	@ (8001df4 <align+0x438>)
 8001caa:	ed93 7a00 	vldr	s14, [r3]
 8001cae:	4b52      	ldr	r3, [pc, #328]	@ (8001df8 <align+0x43c>)
 8001cb0:	edd3 7a00 	vldr	s15, [r3]
 8001cb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cb8:	4b50      	ldr	r3, [pc, #320]	@ (8001dfc <align+0x440>)
 8001cba:	edc3 7a00 	vstr	s15, [r3]
      if (s < 0) {
 8001cbe:	4b4d      	ldr	r3, [pc, #308]	@ (8001df4 <align+0x438>)
 8001cc0:	edd3 7a00 	vldr	s15, [r3]
 8001cc4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ccc:	d524      	bpl.n	8001d18 <align+0x35c>
        w_align = kp_align * s + kd_align * errordiff_align + ki_align * integralalign - alignment_base_w;
 8001cce:	4b4c      	ldr	r3, [pc, #304]	@ (8001e00 <align+0x444>)
 8001cd0:	ed93 7a00 	vldr	s14, [r3]
 8001cd4:	4b47      	ldr	r3, [pc, #284]	@ (8001df4 <align+0x438>)
 8001cd6:	edd3 7a00 	vldr	s15, [r3]
 8001cda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cde:	4b49      	ldr	r3, [pc, #292]	@ (8001e04 <align+0x448>)
 8001ce0:	edd3 6a00 	vldr	s13, [r3]
 8001ce4:	4b45      	ldr	r3, [pc, #276]	@ (8001dfc <align+0x440>)
 8001ce6:	edd3 7a00 	vldr	s15, [r3]
 8001cea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cf2:	4b45      	ldr	r3, [pc, #276]	@ (8001e08 <align+0x44c>)
 8001cf4:	edd3 6a00 	vldr	s13, [r3]
 8001cf8:	4b3d      	ldr	r3, [pc, #244]	@ (8001df0 <align+0x434>)
 8001cfa:	edd3 7a00 	vldr	s15, [r3]
 8001cfe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d06:	4b41      	ldr	r3, [pc, #260]	@ (8001e0c <align+0x450>)
 8001d08:	edd3 7a00 	vldr	s15, [r3]
 8001d0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d10:	4b3f      	ldr	r3, [pc, #252]	@ (8001e10 <align+0x454>)
 8001d12:	edc3 7a00 	vstr	s15, [r3]
 8001d16:	e023      	b.n	8001d60 <align+0x3a4>
      } else {
        w_align = kp_align * s + kd_align * errordiff_align + ki_align * integralalign + alignment_base_w;
 8001d18:	4b39      	ldr	r3, [pc, #228]	@ (8001e00 <align+0x444>)
 8001d1a:	ed93 7a00 	vldr	s14, [r3]
 8001d1e:	4b35      	ldr	r3, [pc, #212]	@ (8001df4 <align+0x438>)
 8001d20:	edd3 7a00 	vldr	s15, [r3]
 8001d24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d28:	4b36      	ldr	r3, [pc, #216]	@ (8001e04 <align+0x448>)
 8001d2a:	edd3 6a00 	vldr	s13, [r3]
 8001d2e:	4b33      	ldr	r3, [pc, #204]	@ (8001dfc <align+0x440>)
 8001d30:	edd3 7a00 	vldr	s15, [r3]
 8001d34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d3c:	4b32      	ldr	r3, [pc, #200]	@ (8001e08 <align+0x44c>)
 8001d3e:	edd3 6a00 	vldr	s13, [r3]
 8001d42:	4b2b      	ldr	r3, [pc, #172]	@ (8001df0 <align+0x434>)
 8001d44:	edd3 7a00 	vldr	s15, [r3]
 8001d48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d50:	4b2e      	ldr	r3, [pc, #184]	@ (8001e0c <align+0x450>)
 8001d52:	edd3 7a00 	vldr	s15, [r3]
 8001d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e10 <align+0x454>)
 8001d5c:	edc3 7a00 	vstr	s15, [r3]
      }

      w_align = constrain_float(w_align, -w_limit_for_alignment, w_limit_for_alignment);
 8001d60:	4b2b      	ldr	r3, [pc, #172]	@ (8001e10 <align+0x454>)
 8001d62:	ed93 7a00 	vldr	s14, [r3]
 8001d66:	4b2b      	ldr	r3, [pc, #172]	@ (8001e14 <align+0x458>)
 8001d68:	edd3 7a00 	vldr	s15, [r3]
 8001d6c:	eef1 7a67 	vneg.f32	s15, s15
 8001d70:	4b28      	ldr	r3, [pc, #160]	@ (8001e14 <align+0x458>)
 8001d72:	edd3 6a00 	vldr	s13, [r3]
 8001d76:	eeb0 1a66 	vmov.f32	s2, s13
 8001d7a:	eef0 0a67 	vmov.f32	s1, s15
 8001d7e:	eeb0 0a47 	vmov.f32	s0, s14
 8001d82:	f7ff f966 	bl	8001052 <constrain_float>
 8001d86:	eef0 7a40 	vmov.f32	s15, s0
 8001d8a:	4b21      	ldr	r3, [pc, #132]	@ (8001e10 <align+0x454>)
 8001d8c:	edc3 7a00 	vstr	s15, [r3]
      w = w_align;
 8001d90:	4b1f      	ldr	r3, [pc, #124]	@ (8001e10 <align+0x454>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a20      	ldr	r2, [pc, #128]	@ (8001e18 <align+0x45c>)
 8001d96:	6013      	str	r3, [r2, #0]
 8001d98:	e013      	b.n	8001dc2 <align+0x406>
    } else {
      w = (s < 0) ? -w_limit_for_alignment : w_limit_for_alignment;
 8001d9a:	4b16      	ldr	r3, [pc, #88]	@ (8001df4 <align+0x438>)
 8001d9c:	edd3 7a00 	vldr	s15, [r3]
 8001da0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da8:	d505      	bpl.n	8001db6 <align+0x3fa>
 8001daa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e14 <align+0x458>)
 8001dac:	edd3 7a00 	vldr	s15, [r3]
 8001db0:	eef1 7a67 	vneg.f32	s15, s15
 8001db4:	e002      	b.n	8001dbc <align+0x400>
 8001db6:	4b17      	ldr	r3, [pc, #92]	@ (8001e14 <align+0x458>)
 8001db8:	edd3 7a00 	vldr	s15, [r3]
 8001dbc:	4b16      	ldr	r3, [pc, #88]	@ (8001e18 <align+0x45c>)
 8001dbe:	edc3 7a00 	vstr	s15, [r3]
    }
    w = -w;
 8001dc2:	4b15      	ldr	r3, [pc, #84]	@ (8001e18 <align+0x45c>)
 8001dc4:	edd3 7a00 	vldr	s15, [r3]
 8001dc8:	eef1 7a67 	vneg.f32	s15, s15
 8001dcc:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <align+0x45c>)
 8001dce:	edc3 7a00 	vstr	s15, [r3]
    previousalignsampling = HAL_GetTick();
 8001dd2:	f003 f8d3 	bl	8004f7c <HAL_GetTick>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4b10      	ldr	r3, [pc, #64]	@ (8001e1c <align+0x460>)
 8001ddc:	601a      	str	r2, [r3, #0]
    previousS = s;
 8001dde:	4b05      	ldr	r3, [pc, #20]	@ (8001df4 <align+0x438>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a05      	ldr	r2, [pc, #20]	@ (8001df8 <align+0x43c>)
 8001de4:	6013      	str	r3, [r2, #0]
  }

  return false;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3710      	adds	r7, #16
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000370 	.word	0x20000370
 8001df4:	20000368 	.word	0x20000368
 8001df8:	2000037c 	.word	0x2000037c
 8001dfc:	20000380 	.word	0x20000380
 8001e00:	20000094 	.word	0x20000094
 8001e04:	20000098 	.word	0x20000098
 8001e08:	2000009c 	.word	0x2000009c
 8001e0c:	20000078 	.word	0x20000078
 8001e10:	20000374 	.word	0x20000374
 8001e14:	2000007c 	.word	0x2000007c
 8001e18:	200003c0 	.word	0x200003c0
 8001e1c:	20000378 	.word	0x20000378

08001e20 <toradian>:

#ifndef SRC_LOCOMOTION_H_
#define SRC_LOCOMOTION_H_
#include "variables.h"
#include "alignment.h"
double toradian(double x) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	ed87 0b00 	vstr	d0, [r7]
  return x * pi / 180;
 8001e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e60 <toradian+0x40>)
 8001e2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e34:	f7fe fbe0 	bl	80005f8 <__aeabi_dmul>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4610      	mov	r0, r2
 8001e3e:	4619      	mov	r1, r3
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	4b07      	ldr	r3, [pc, #28]	@ (8001e64 <toradian+0x44>)
 8001e46:	f7fe fd01 	bl	800084c <__aeabi_ddiv>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001e52:	eeb0 0a47 	vmov.f32	s0, s14
 8001e56:	eef0 0a67 	vmov.f32	s1, s15
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	200000a8 	.word	0x200000a8
 8001e64:	40668000 	.word	0x40668000

08001e68 <locomotion>:


void locomotion() {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  if (!alignn) {
 8001e6c:	4b82      	ldr	r3, [pc, #520]	@ (8002078 <locomotion+0x210>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	f083 0301 	eor.w	r3, r3, #1
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d00d      	beq.n	8001e96 <locomotion+0x2e>
	  fromlocomotion = false;
 8001e7a:	4b80      	ldr	r3, [pc, #512]	@ (800207c <locomotion+0x214>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	701a      	strb	r2, [r3, #0]
    alignn = align(alignvalue);
 8001e80:	4b7f      	ldr	r3, [pc, #508]	@ (8002080 <locomotion+0x218>)
 8001e82:	edd3 7a00 	vldr	s15, [r3]
 8001e86:	eeb0 0a67 	vmov.f32	s0, s15
 8001e8a:	f7ff fd97 	bl	80019bc <align>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	461a      	mov	r2, r3
 8001e92:	4b79      	ldr	r3, [pc, #484]	@ (8002078 <locomotion+0x210>)
 8001e94:	701a      	strb	r2, [r3, #0]

  }

  switch (loco) {
 8001e96:	4b7b      	ldr	r3, [pc, #492]	@ (8002084 <locomotion+0x21c>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	3b4b      	subs	r3, #75	@ 0x4b
 8001e9c:	2b20      	cmp	r3, #32
 8001e9e:	f200 80dc 	bhi.w	800205a <locomotion+0x1f2>
 8001ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ea8 <locomotion+0x40>)
 8001ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea8:	08002037 	.word	0x08002037
 8001eac:	08001f8b 	.word	0x08001f8b
 8001eb0:	0800205b 	.word	0x0800205b
 8001eb4:	0800205b 	.word	0x0800205b
 8001eb8:	0800205b 	.word	0x0800205b
 8001ebc:	0800205b 	.word	0x0800205b
 8001ec0:	0800205b 	.word	0x0800205b
 8001ec4:	08001fdf 	.word	0x08001fdf
 8001ec8:	08001f2d 	.word	0x08001f2d
 8001ecc:	0800205b 	.word	0x0800205b
 8001ed0:	0800205b 	.word	0x0800205b
 8001ed4:	0800205b 	.word	0x0800205b
 8001ed8:	0800205b 	.word	0x0800205b
 8001edc:	0800205b 	.word	0x0800205b
 8001ee0:	0800205b 	.word	0x0800205b
 8001ee4:	0800205b 	.word	0x0800205b
 8001ee8:	0800205b 	.word	0x0800205b
 8001eec:	0800205b 	.word	0x0800205b
 8001ef0:	0800205b 	.word	0x0800205b
 8001ef4:	0800205b 	.word	0x0800205b
 8001ef8:	0800205b 	.word	0x0800205b
 8001efc:	0800205b 	.word	0x0800205b
 8001f00:	0800205b 	.word	0x0800205b
 8001f04:	0800205b 	.word	0x0800205b
 8001f08:	0800205b 	.word	0x0800205b
 8001f0c:	0800205b 	.word	0x0800205b
 8001f10:	0800205b 	.word	0x0800205b
 8001f14:	0800205b 	.word	0x0800205b
 8001f18:	0800205b 	.word	0x0800205b
 8001f1c:	0800205b 	.word	0x0800205b
 8001f20:	0800205b 	.word	0x0800205b
 8001f24:	0800205b 	.word	0x0800205b
 8001f28:	08002045 	.word	0x08002045
    case 'S':
      if (angle == defaultcontrollerangle) {
 8001f2c:	4b56      	ldr	r3, [pc, #344]	@ (8002088 <locomotion+0x220>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	4b56      	ldr	r3, [pc, #344]	@ (800208c <locomotion+0x224>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d10e      	bne.n	8001f56 <locomotion+0xee>
        angle = prevangle;
 8001f38:	4b55      	ldr	r3, [pc, #340]	@ (8002090 <locomotion+0x228>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a52      	ldr	r2, [pc, #328]	@ (8002088 <locomotion+0x220>)
 8001f3e:	6013      	str	r3, [r2, #0]
        calc();
 8001f40:	f000 f8b6 	bl	80020b0 <calc>
        if (alignn) {
 8001f44:	4b4c      	ldr	r3, [pc, #304]	@ (8002078 <locomotion+0x210>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00f      	beq.n	8001f6c <locomotion+0x104>
          w = 0;
 8001f4c:	4b51      	ldr	r3, [pc, #324]	@ (8002094 <locomotion+0x22c>)
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	e00a      	b.n	8001f6c <locomotion+0x104>
        }
      } else {
    	if(angle <=360){
 8001f56:	4b4c      	ldr	r3, [pc, #304]	@ (8002088 <locomotion+0x220>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001f5e:	dc03      	bgt.n	8001f68 <locomotion+0x100>
    	prevangle = angle ;}
 8001f60:	4b49      	ldr	r3, [pc, #292]	@ (8002088 <locomotion+0x220>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a4a      	ldr	r2, [pc, #296]	@ (8002090 <locomotion+0x228>)
 8001f66:	6013      	str	r3, [r2, #0]
        calc();
 8001f68:	f000 f8a2 	bl	80020b0 <calc>
      }
      if (angle != defaultcontrollerangle) {
 8001f6c:	4b46      	ldr	r3, [pc, #280]	@ (8002088 <locomotion+0x220>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4b46      	ldr	r3, [pc, #280]	@ (800208c <locomotion+0x224>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d07b      	beq.n	8002070 <locomotion+0x208>
        if (alignn) {
 8001f78:	4b3f      	ldr	r3, [pc, #252]	@ (8002078 <locomotion+0x210>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d077      	beq.n	8002070 <locomotion+0x208>
          w = 0;
 8001f80:	4b44      	ldr	r3, [pc, #272]	@ (8002094 <locomotion+0x22c>)
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
        }
      }
      break;
 8001f88:	e072      	b.n	8002070 <locomotion+0x208>
    case 'L':

      w = (joystickwconstant * rotationstrength) / 100;
 8001f8a:	4b43      	ldr	r3, [pc, #268]	@ (8002098 <locomotion+0x230>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	ee07 3a90 	vmov	s15, r3
 8001f92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f96:	4b41      	ldr	r3, [pc, #260]	@ (800209c <locomotion+0x234>)
 8001f98:	edd3 7a00 	vldr	s15, [r3]
 8001f9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fa0:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 80020a0 <locomotion+0x238>
 8001fa4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fa8:	4b3a      	ldr	r3, [pc, #232]	@ (8002094 <locomotion+0x22c>)
 8001faa:	edc3 7a00 	vstr	s15, [r3]
      if (angle == defaultcontrollerangle) {
 8001fae:	4b36      	ldr	r3, [pc, #216]	@ (8002088 <locomotion+0x220>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	4b36      	ldr	r3, [pc, #216]	@ (800208c <locomotion+0x224>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d10e      	bne.n	8001fd8 <locomotion+0x170>
        vx = 0;
 8001fba:	493a      	ldr	r1, [pc, #232]	@ (80020a4 <locomotion+0x23c>)
 8001fbc:	f04f 0200 	mov.w	r2, #0
 8001fc0:	f04f 0300 	mov.w	r3, #0
 8001fc4:	e9c1 2300 	strd	r2, r3, [r1]
        vy = 0;
 8001fc8:	4937      	ldr	r1, [pc, #220]	@ (80020a8 <locomotion+0x240>)
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	f04f 0300 	mov.w	r3, #0
 8001fd2:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 8001fd6:	e04c      	b.n	8002072 <locomotion+0x20a>
      } else {
        calc();
 8001fd8:	f000 f86a 	bl	80020b0 <calc>
        break;
 8001fdc:	e049      	b.n	8002072 <locomotion+0x20a>
      }
      break;
    case 'R':
      w = -(joystickwconstant * rotationstrength) / 100;
 8001fde:	4b2e      	ldr	r3, [pc, #184]	@ (8002098 <locomotion+0x230>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	ee07 3a90 	vmov	s15, r3
 8001fe6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fea:	4b2c      	ldr	r3, [pc, #176]	@ (800209c <locomotion+0x234>)
 8001fec:	edd3 7a00 	vldr	s15, [r3]
 8001ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ff4:	eeb1 7a67 	vneg.f32	s14, s15
 8001ff8:	eddf 6a29 	vldr	s13, [pc, #164]	@ 80020a0 <locomotion+0x238>
 8001ffc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002000:	4b24      	ldr	r3, [pc, #144]	@ (8002094 <locomotion+0x22c>)
 8002002:	edc3 7a00 	vstr	s15, [r3]
      if (angle == defaultcontrollerangle) {
 8002006:	4b20      	ldr	r3, [pc, #128]	@ (8002088 <locomotion+0x220>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	4b20      	ldr	r3, [pc, #128]	@ (800208c <locomotion+0x224>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	429a      	cmp	r2, r3
 8002010:	d10e      	bne.n	8002030 <locomotion+0x1c8>
        vx = 0;
 8002012:	4924      	ldr	r1, [pc, #144]	@ (80020a4 <locomotion+0x23c>)
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	f04f 0300 	mov.w	r3, #0
 800201c:	e9c1 2300 	strd	r2, r3, [r1]
        vy = 0;
 8002020:	4921      	ldr	r1, [pc, #132]	@ (80020a8 <locomotion+0x240>)
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	f04f 0300 	mov.w	r3, #0
 800202a:	e9c1 2300 	strd	r2, r3, [r1]
        break;
 800202e:	e020      	b.n	8002072 <locomotion+0x20a>
      } else {
        calc();
 8002030:	f000 f83e 	bl	80020b0 <calc>
        break;
 8002034:	e01d      	b.n	8002072 <locomotion+0x20a>
      }
      break;

    case 'K':
      w = kcasew ;
 8002036:	4b1d      	ldr	r3, [pc, #116]	@ (80020ac <locomotion+0x244>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a16      	ldr	r2, [pc, #88]	@ (8002094 <locomotion+0x22c>)
 800203c:	6013      	str	r3, [r2, #0]
      calc();
 800203e:	f000 f837 	bl	80020b0 <calc>

      break;
 8002042:	e016      	b.n	8002072 <locomotion+0x20a>
    case 'k':
      w = -kcasew ;
 8002044:	4b19      	ldr	r3, [pc, #100]	@ (80020ac <locomotion+0x244>)
 8002046:	edd3 7a00 	vldr	s15, [r3]
 800204a:	eef1 7a67 	vneg.f32	s15, s15
 800204e:	4b11      	ldr	r3, [pc, #68]	@ (8002094 <locomotion+0x22c>)
 8002050:	edc3 7a00 	vstr	s15, [r3]

      calc();
 8002054:	f000 f82c 	bl	80020b0 <calc>

      break;
 8002058:	e00b      	b.n	8002072 <locomotion+0x20a>
//      calc();
//
//      break;

    default:
      if (alignn) {
 800205a:	4b07      	ldr	r3, [pc, #28]	@ (8002078 <locomotion+0x210>)
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d003      	beq.n	800206a <locomotion+0x202>
        w = 0;
 8002062:	4b0c      	ldr	r3, [pc, #48]	@ (8002094 <locomotion+0x22c>)
 8002064:	f04f 0200 	mov.w	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
      }
      calc();
 800206a:	f000 f821 	bl	80020b0 <calc>
  }
  }
 800206e:	e000      	b.n	8002072 <locomotion+0x20a>
      break;
 8002070:	bf00      	nop
  }
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	2000008c 	.word	0x2000008c
 800207c:	2000033c 	.word	0x2000033c
 8002080:	2000035c 	.word	0x2000035c
 8002084:	200000b0 	.word	0x200000b0
 8002088:	200003a8 	.word	0x200003a8
 800208c:	20000050 	.word	0x20000050
 8002090:	200003ac 	.word	0x200003ac
 8002094:	200003c0 	.word	0x200003c0
 8002098:	20000394 	.word	0x20000394
 800209c:	2000004c 	.word	0x2000004c
 80020a0:	42c80000 	.word	0x42c80000
 80020a4:	200003b0 	.word	0x200003b0
 80020a8:	200003b8 	.word	0x200003b8
 80020ac:	20000054 	.word	0x20000054

080020b0 <calc>:
//}

void calc() {
 80020b0:	b5b0      	push	{r4, r5, r7, lr}
 80020b2:	af00      	add	r7, sp, #0

  radiann = toradian(angle);
 80020b4:	4b3f      	ldr	r3, [pc, #252]	@ (80021b4 <calc+0x104>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7fe fa33 	bl	8000524 <__aeabi_i2d>
 80020be:	4602      	mov	r2, r0
 80020c0:	460b      	mov	r3, r1
 80020c2:	ec43 2b10 	vmov	d0, r2, r3
 80020c6:	f7ff feab 	bl	8001e20 <toradian>
 80020ca:	ec53 2b10 	vmov	r2, r3, d0
 80020ce:	4610      	mov	r0, r2
 80020d0:	4619      	mov	r1, r3
 80020d2:	f7fe fd89 	bl	8000be8 <__aeabi_d2f>
 80020d6:	4603      	mov	r3, r0
 80020d8:	4a37      	ldr	r2, [pc, #220]	@ (80021b8 <calc+0x108>)
 80020da:	6013      	str	r3, [r2, #0]
  vx = cos(radiann) * strength / 100 * multi;
 80020dc:	4b36      	ldr	r3, [pc, #216]	@ (80021b8 <calc+0x108>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7fe fa31 	bl	8000548 <__aeabi_f2d>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	ec43 2b10 	vmov	d0, r2, r3
 80020ee:	f00a ff57 	bl	800cfa0 <cos>
 80020f2:	ec55 4b10 	vmov	r4, r5, d0
 80020f6:	4b31      	ldr	r3, [pc, #196]	@ (80021bc <calc+0x10c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe fa12 	bl	8000524 <__aeabi_i2d>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4620      	mov	r0, r4
 8002106:	4629      	mov	r1, r5
 8002108:	f7fe fa76 	bl	80005f8 <__aeabi_dmul>
 800210c:	4602      	mov	r2, r0
 800210e:	460b      	mov	r3, r1
 8002110:	4610      	mov	r0, r2
 8002112:	4619      	mov	r1, r3
 8002114:	f04f 0200 	mov.w	r2, #0
 8002118:	4b29      	ldr	r3, [pc, #164]	@ (80021c0 <calc+0x110>)
 800211a:	f7fe fb97 	bl	800084c <__aeabi_ddiv>
 800211e:	4602      	mov	r2, r0
 8002120:	460b      	mov	r3, r1
 8002122:	4614      	mov	r4, r2
 8002124:	461d      	mov	r5, r3
 8002126:	4b27      	ldr	r3, [pc, #156]	@ (80021c4 <calc+0x114>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f7fe f9fa 	bl	8000524 <__aeabi_i2d>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4620      	mov	r0, r4
 8002136:	4629      	mov	r1, r5
 8002138:	f7fe fa5e 	bl	80005f8 <__aeabi_dmul>
 800213c:	4602      	mov	r2, r0
 800213e:	460b      	mov	r3, r1
 8002140:	4921      	ldr	r1, [pc, #132]	@ (80021c8 <calc+0x118>)
 8002142:	e9c1 2300 	strd	r2, r3, [r1]
  vy = sin(radiann) * strength / 100 * multi;
 8002146:	4b1c      	ldr	r3, [pc, #112]	@ (80021b8 <calc+0x108>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f7fe f9fc 	bl	8000548 <__aeabi_f2d>
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
 8002154:	ec43 2b10 	vmov	d0, r2, r3
 8002158:	f00a ff76 	bl	800d048 <sin>
 800215c:	ec55 4b10 	vmov	r4, r5, d0
 8002160:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <calc+0x10c>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7fe f9dd 	bl	8000524 <__aeabi_i2d>
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	4620      	mov	r0, r4
 8002170:	4629      	mov	r1, r5
 8002172:	f7fe fa41 	bl	80005f8 <__aeabi_dmul>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	4610      	mov	r0, r2
 800217c:	4619      	mov	r1, r3
 800217e:	f04f 0200 	mov.w	r2, #0
 8002182:	4b0f      	ldr	r3, [pc, #60]	@ (80021c0 <calc+0x110>)
 8002184:	f7fe fb62 	bl	800084c <__aeabi_ddiv>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	4614      	mov	r4, r2
 800218e:	461d      	mov	r5, r3
 8002190:	4b0c      	ldr	r3, [pc, #48]	@ (80021c4 <calc+0x114>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4618      	mov	r0, r3
 8002196:	f7fe f9c5 	bl	8000524 <__aeabi_i2d>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4620      	mov	r0, r4
 80021a0:	4629      	mov	r1, r5
 80021a2:	f7fe fa29 	bl	80005f8 <__aeabi_dmul>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4908      	ldr	r1, [pc, #32]	@ (80021cc <calc+0x11c>)
 80021ac:	e9c1 2300 	strd	r2, r3, [r1]
}
 80021b0:	bf00      	nop
 80021b2:	bdb0      	pop	{r4, r5, r7, pc}
 80021b4:	200003a8 	.word	0x200003a8
 80021b8:	2000044c 	.word	0x2000044c
 80021bc:	20000398 	.word	0x20000398
 80021c0:	40590000 	.word	0x40590000
 80021c4:	20000014 	.word	0x20000014
 80021c8:	200003b0 	.word	0x200003b0
 80021cc:	200003b8 	.word	0x200003b8

080021d0 <locomote>:
void locomote() {
 80021d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021d4:	b08c      	sub	sp, #48	@ 0x30
 80021d6:	af00      	add	r7, sp, #0

 if (HAL_GetTick() - previousmillis >= sampletime) {
 80021d8:	f002 fed0 	bl	8004f7c <HAL_GetTick>
 80021dc:	4603      	mov	r3, r0
 80021de:	2200      	movs	r2, #0
 80021e0:	469a      	mov	sl, r3
 80021e2:	4693      	mov	fp, r2
 80021e4:	4b4e      	ldr	r3, [pc, #312]	@ (8002320 <locomote+0x150>)
 80021e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ea:	ebba 0402 	subs.w	r4, sl, r2
 80021ee:	eb6b 0503 	sbc.w	r5, fp, r3
 80021f2:	4b4c      	ldr	r3, [pc, #304]	@ (8002324 <locomote+0x154>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	17da      	asrs	r2, r3, #31
 80021f8:	4698      	mov	r8, r3
 80021fa:	4691      	mov	r9, r2
 80021fc:	4544      	cmp	r4, r8
 80021fe:	eb75 0309 	sbcs.w	r3, r5, r9
 8002202:	f2c0 845b 	blt.w	8002abc <locomote+0x8ec>
      rpm_cal();
 8002206:	f7ff f927 	bl	8001458 <rpm_cal>
	  if(w!=0 || !bnoallow || !alignn){
 800220a:	4b47      	ldr	r3, [pc, #284]	@ (8002328 <locomote+0x158>)
 800220c:	edd3 7a00 	vldr	s15, [r3]
 8002210:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002218:	d10d      	bne.n	8002236 <locomote+0x66>
 800221a:	4b44      	ldr	r3, [pc, #272]	@ (800232c <locomote+0x15c>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	f083 0301 	eor.w	r3, r3, #1
 8002222:	b2db      	uxtb	r3, r3
 8002224:	2b00      	cmp	r3, #0
 8002226:	d106      	bne.n	8002236 <locomote+0x66>
 8002228:	4b41      	ldr	r3, [pc, #260]	@ (8002330 <locomote+0x160>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	f083 0301 	eor.w	r3, r3, #1
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	d00f      	beq.n	8002256 <locomote+0x86>
		  bnosetpoint = Z_Val;
 8002236:	4b3f      	ldr	r3, [pc, #252]	@ (8002334 <locomote+0x164>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a3f      	ldr	r2, [pc, #252]	@ (8002338 <locomote+0x168>)
 800223c:	6013      	str	r3, [r2, #0]
		  bnoerror =0;
 800223e:	4b3f      	ldr	r3, [pc, #252]	@ (800233c <locomote+0x16c>)
 8002240:	f04f 0200 	mov.w	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
		  fromlocomotion = false;
 8002246:	4b3e      	ldr	r3, [pc, #248]	@ (8002340 <locomote+0x170>)
 8002248:	2200      	movs	r2, #0
 800224a:	701a      	strb	r2, [r3, #0]
		  prevw = w;
 800224c:	4b36      	ldr	r3, [pc, #216]	@ (8002328 <locomote+0x158>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a3c      	ldr	r2, [pc, #240]	@ (8002344 <locomote+0x174>)
 8002252:	6013      	str	r3, [r2, #0]
 8002254:	e07e      	b.n	8002354 <locomote+0x184>
	  }
	  else if(prevw < 0.1 && prevw > -0.1){
 8002256:	4b3b      	ldr	r3, [pc, #236]	@ (8002344 <locomote+0x174>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe f974 	bl	8000548 <__aeabi_f2d>
 8002260:	a329      	add	r3, pc, #164	@ (adr r3, 8002308 <locomote+0x138>)
 8002262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002266:	f7fe fc39 	bl	8000adc <__aeabi_dcmplt>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d029      	beq.n	80022c4 <locomote+0xf4>
 8002270:	4b34      	ldr	r3, [pc, #208]	@ (8002344 <locomote+0x174>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f7fe f967 	bl	8000548 <__aeabi_f2d>
 800227a:	a325      	add	r3, pc, #148	@ (adr r3, 8002310 <locomote+0x140>)
 800227c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002280:	f7fe fc4a 	bl	8000b18 <__aeabi_dcmpgt>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d01c      	beq.n	80022c4 <locomote+0xf4>
		  prevw =0;
 800228a:	4b2e      	ldr	r3, [pc, #184]	@ (8002344 <locomote+0x174>)
 800228c:	f04f 0200 	mov.w	r2, #0
 8002290:	601a      	str	r2, [r3, #0]
		  if(Rotors_flag == 0){
 8002292:	4b2d      	ldr	r3, [pc, #180]	@ (8002348 <locomote+0x178>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	f083 0301 	eor.w	r3, r3, #1
 800229a:	b2db      	uxtb	r3, r3
 800229c:	2b00      	cmp	r3, #0
 800229e:	d00d      	beq.n	80022bc <locomote+0xec>
		 fromlocomotion = true;
 80022a0:	4b27      	ldr	r3, [pc, #156]	@ (8002340 <locomote+0x170>)
 80022a2:	2201      	movs	r2, #1
 80022a4:	701a      	strb	r2, [r3, #0]
		 align(bnosetpoint);}
 80022a6:	4b24      	ldr	r3, [pc, #144]	@ (8002338 <locomote+0x168>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	ee07 3a90 	vmov	s15, r3
 80022ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022b2:	eeb0 0a67 	vmov.f32	s0, s15
 80022b6:	f7ff fb81 	bl	80019bc <align>
		  if(Rotors_flag == 0){
 80022ba:	e04b      	b.n	8002354 <locomote+0x184>
		  else{
			  fromlocomotion = false;
 80022bc:	4b20      	ldr	r3, [pc, #128]	@ (8002340 <locomote+0x170>)
 80022be:	2200      	movs	r2, #0
 80022c0:	701a      	strb	r2, [r3, #0]
		  if(Rotors_flag == 0){
 80022c2:	e047      	b.n	8002354 <locomote+0x184>
		  }
	  }
	  else{
		  if(bnoallow){
 80022c4:	4b19      	ldr	r3, [pc, #100]	@ (800232c <locomote+0x15c>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d03f      	beq.n	800234c <locomote+0x17c>
		  bnosetpoint = Z_Val;
 80022cc:	4b19      	ldr	r3, [pc, #100]	@ (8002334 <locomote+0x164>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a19      	ldr	r2, [pc, #100]	@ (8002338 <locomote+0x168>)
 80022d2:	6013      	str	r3, [r2, #0]
		  prevw = prevw*0.8;
 80022d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002344 <locomote+0x174>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7fe f935 	bl	8000548 <__aeabi_f2d>
 80022de:	a30e      	add	r3, pc, #56	@ (adr r3, 8002318 <locomote+0x148>)
 80022e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e4:	f7fe f988 	bl	80005f8 <__aeabi_dmul>
 80022e8:	4602      	mov	r2, r0
 80022ea:	460b      	mov	r3, r1
 80022ec:	4610      	mov	r0, r2
 80022ee:	4619      	mov	r1, r3
 80022f0:	f7fe fc7a 	bl	8000be8 <__aeabi_d2f>
 80022f4:	4603      	mov	r3, r0
 80022f6:	4a13      	ldr	r2, [pc, #76]	@ (8002344 <locomote+0x174>)
 80022f8:	6013      	str	r3, [r2, #0]
		  w = prevw;}
 80022fa:	4b12      	ldr	r3, [pc, #72]	@ (8002344 <locomote+0x174>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002328 <locomote+0x158>)
 8002300:	6013      	str	r3, [r2, #0]
 8002302:	e027      	b.n	8002354 <locomote+0x184>
 8002304:	f3af 8000 	nop.w
 8002308:	9999999a 	.word	0x9999999a
 800230c:	3fb99999 	.word	0x3fb99999
 8002310:	9999999a 	.word	0x9999999a
 8002314:	bfb99999 	.word	0xbfb99999
 8002318:	9999999a 	.word	0x9999999a
 800231c:	3fe99999 	.word	0x3fe99999
 8002320:	20000388 	.word	0x20000388
 8002324:	20000090 	.word	0x20000090
 8002328:	200003c0 	.word	0x200003c0
 800232c:	20000034 	.word	0x20000034
 8002330:	2000008c 	.word	0x2000008c
 8002334:	20000390 	.word	0x20000390
 8002338:	20000354 	.word	0x20000354
 800233c:	20000350 	.word	0x20000350
 8002340:	2000033c 	.word	0x2000033c
 8002344:	20000358 	.word	0x20000358
 8002348:	20000430 	.word	0x20000430
		  else{
			  bnosetpoint = Z_Val;
 800234c:	4bc9      	ldr	r3, [pc, #804]	@ (8002674 <locomote+0x4a4>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4ac9      	ldr	r2, [pc, #804]	@ (8002678 <locomote+0x4a8>)
 8002352:	6013      	str	r3, [r2, #0]
		  }
	  }
  float matrix[3][3] = { { cos((0 + Z_Val) * pi / 180), sin((0 + Z_Val) * pi / 180), d },
 8002354:	4bc7      	ldr	r3, [pc, #796]	@ (8002674 <locomote+0x4a4>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4618      	mov	r0, r3
 800235a:	f7fe f8e3 	bl	8000524 <__aeabi_i2d>
 800235e:	4bc7      	ldr	r3, [pc, #796]	@ (800267c <locomote+0x4ac>)
 8002360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002364:	f7fe f948 	bl	80005f8 <__aeabi_dmul>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4610      	mov	r0, r2
 800236e:	4619      	mov	r1, r3
 8002370:	f04f 0200 	mov.w	r2, #0
 8002374:	4bc2      	ldr	r3, [pc, #776]	@ (8002680 <locomote+0x4b0>)
 8002376:	f7fe fa69 	bl	800084c <__aeabi_ddiv>
 800237a:	4602      	mov	r2, r0
 800237c:	460b      	mov	r3, r1
 800237e:	ec43 2b17 	vmov	d7, r2, r3
 8002382:	eeb0 0a47 	vmov.f32	s0, s14
 8002386:	eef0 0a67 	vmov.f32	s1, s15
 800238a:	f00a fe09 	bl	800cfa0 <cos>
 800238e:	ec53 2b10 	vmov	r2, r3, d0
 8002392:	4610      	mov	r0, r2
 8002394:	4619      	mov	r1, r3
 8002396:	f7fe fc27 	bl	8000be8 <__aeabi_d2f>
 800239a:	4603      	mov	r3, r0
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	4bb5      	ldr	r3, [pc, #724]	@ (8002674 <locomote+0x4a4>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fe f8be 	bl	8000524 <__aeabi_i2d>
 80023a8:	4bb4      	ldr	r3, [pc, #720]	@ (800267c <locomote+0x4ac>)
 80023aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ae:	f7fe f923 	bl	80005f8 <__aeabi_dmul>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4610      	mov	r0, r2
 80023b8:	4619      	mov	r1, r3
 80023ba:	f04f 0200 	mov.w	r2, #0
 80023be:	4bb0      	ldr	r3, [pc, #704]	@ (8002680 <locomote+0x4b0>)
 80023c0:	f7fe fa44 	bl	800084c <__aeabi_ddiv>
 80023c4:	4602      	mov	r2, r0
 80023c6:	460b      	mov	r3, r1
 80023c8:	ec43 2b17 	vmov	d7, r2, r3
 80023cc:	eeb0 0a47 	vmov.f32	s0, s14
 80023d0:	eef0 0a67 	vmov.f32	s1, s15
 80023d4:	f00a fe38 	bl	800d048 <sin>
 80023d8:	ec53 2b10 	vmov	r2, r3, d0
 80023dc:	4610      	mov	r0, r2
 80023de:	4619      	mov	r1, r3
 80023e0:	f7fe fc02 	bl	8000be8 <__aeabi_d2f>
 80023e4:	4603      	mov	r3, r0
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	4ba6      	ldr	r3, [pc, #664]	@ (8002684 <locomote+0x4b4>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	617b      	str	r3, [r7, #20]
                         { cos((120 + Z_Val) * pi / 180), sin((120 + Z_Val) * pi / 180), d },
 80023ee:	4ba1      	ldr	r3, [pc, #644]	@ (8002674 <locomote+0x4a4>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	3378      	adds	r3, #120	@ 0x78
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7fe f895 	bl	8000524 <__aeabi_i2d>
 80023fa:	4ba0      	ldr	r3, [pc, #640]	@ (800267c <locomote+0x4ac>)
 80023fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002400:	f7fe f8fa 	bl	80005f8 <__aeabi_dmul>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4610      	mov	r0, r2
 800240a:	4619      	mov	r1, r3
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	4b9b      	ldr	r3, [pc, #620]	@ (8002680 <locomote+0x4b0>)
 8002412:	f7fe fa1b 	bl	800084c <__aeabi_ddiv>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	ec43 2b17 	vmov	d7, r2, r3
 800241e:	eeb0 0a47 	vmov.f32	s0, s14
 8002422:	eef0 0a67 	vmov.f32	s1, s15
 8002426:	f00a fdbb 	bl	800cfa0 <cos>
 800242a:	ec53 2b10 	vmov	r2, r3, d0
 800242e:	4610      	mov	r0, r2
 8002430:	4619      	mov	r1, r3
 8002432:	f7fe fbd9 	bl	8000be8 <__aeabi_d2f>
 8002436:	4603      	mov	r3, r0
  float matrix[3][3] = { { cos((0 + Z_Val) * pi / 180), sin((0 + Z_Val) * pi / 180), d },
 8002438:	61bb      	str	r3, [r7, #24]
                         { cos((120 + Z_Val) * pi / 180), sin((120 + Z_Val) * pi / 180), d },
 800243a:	4b8e      	ldr	r3, [pc, #568]	@ (8002674 <locomote+0x4a4>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	3378      	adds	r3, #120	@ 0x78
 8002440:	4618      	mov	r0, r3
 8002442:	f7fe f86f 	bl	8000524 <__aeabi_i2d>
 8002446:	4b8d      	ldr	r3, [pc, #564]	@ (800267c <locomote+0x4ac>)
 8002448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800244c:	f7fe f8d4 	bl	80005f8 <__aeabi_dmul>
 8002450:	4602      	mov	r2, r0
 8002452:	460b      	mov	r3, r1
 8002454:	4610      	mov	r0, r2
 8002456:	4619      	mov	r1, r3
 8002458:	f04f 0200 	mov.w	r2, #0
 800245c:	4b88      	ldr	r3, [pc, #544]	@ (8002680 <locomote+0x4b0>)
 800245e:	f7fe f9f5 	bl	800084c <__aeabi_ddiv>
 8002462:	4602      	mov	r2, r0
 8002464:	460b      	mov	r3, r1
 8002466:	ec43 2b17 	vmov	d7, r2, r3
 800246a:	eeb0 0a47 	vmov.f32	s0, s14
 800246e:	eef0 0a67 	vmov.f32	s1, s15
 8002472:	f00a fde9 	bl	800d048 <sin>
 8002476:	ec53 2b10 	vmov	r2, r3, d0
 800247a:	4610      	mov	r0, r2
 800247c:	4619      	mov	r1, r3
 800247e:	f7fe fbb3 	bl	8000be8 <__aeabi_d2f>
 8002482:	4603      	mov	r3, r0
  float matrix[3][3] = { { cos((0 + Z_Val) * pi / 180), sin((0 + Z_Val) * pi / 180), d },
 8002484:	61fb      	str	r3, [r7, #28]
 8002486:	4b7f      	ldr	r3, [pc, #508]	@ (8002684 <locomote+0x4b4>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	623b      	str	r3, [r7, #32]
                         { cos((240 + Z_Val) * pi / 180), sin((240 + Z_Val) * pi / 180), d } };
 800248c:	4b79      	ldr	r3, [pc, #484]	@ (8002674 <locomote+0x4a4>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	33f0      	adds	r3, #240	@ 0xf0
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe f846 	bl	8000524 <__aeabi_i2d>
 8002498:	4b78      	ldr	r3, [pc, #480]	@ (800267c <locomote+0x4ac>)
 800249a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800249e:	f7fe f8ab 	bl	80005f8 <__aeabi_dmul>
 80024a2:	4602      	mov	r2, r0
 80024a4:	460b      	mov	r3, r1
 80024a6:	4610      	mov	r0, r2
 80024a8:	4619      	mov	r1, r3
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	4b74      	ldr	r3, [pc, #464]	@ (8002680 <locomote+0x4b0>)
 80024b0:	f7fe f9cc 	bl	800084c <__aeabi_ddiv>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	ec43 2b17 	vmov	d7, r2, r3
 80024bc:	eeb0 0a47 	vmov.f32	s0, s14
 80024c0:	eef0 0a67 	vmov.f32	s1, s15
 80024c4:	f00a fd6c 	bl	800cfa0 <cos>
 80024c8:	ec53 2b10 	vmov	r2, r3, d0
 80024cc:	4610      	mov	r0, r2
 80024ce:	4619      	mov	r1, r3
 80024d0:	f7fe fb8a 	bl	8000be8 <__aeabi_d2f>
 80024d4:	4603      	mov	r3, r0
  float matrix[3][3] = { { cos((0 + Z_Val) * pi / 180), sin((0 + Z_Val) * pi / 180), d },
 80024d6:	627b      	str	r3, [r7, #36]	@ 0x24
                         { cos((240 + Z_Val) * pi / 180), sin((240 + Z_Val) * pi / 180), d } };
 80024d8:	4b66      	ldr	r3, [pc, #408]	@ (8002674 <locomote+0x4a4>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	33f0      	adds	r3, #240	@ 0xf0
 80024de:	4618      	mov	r0, r3
 80024e0:	f7fe f820 	bl	8000524 <__aeabi_i2d>
 80024e4:	4b65      	ldr	r3, [pc, #404]	@ (800267c <locomote+0x4ac>)
 80024e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ea:	f7fe f885 	bl	80005f8 <__aeabi_dmul>
 80024ee:	4602      	mov	r2, r0
 80024f0:	460b      	mov	r3, r1
 80024f2:	4610      	mov	r0, r2
 80024f4:	4619      	mov	r1, r3
 80024f6:	f04f 0200 	mov.w	r2, #0
 80024fa:	4b61      	ldr	r3, [pc, #388]	@ (8002680 <locomote+0x4b0>)
 80024fc:	f7fe f9a6 	bl	800084c <__aeabi_ddiv>
 8002500:	4602      	mov	r2, r0
 8002502:	460b      	mov	r3, r1
 8002504:	ec43 2b17 	vmov	d7, r2, r3
 8002508:	eeb0 0a47 	vmov.f32	s0, s14
 800250c:	eef0 0a67 	vmov.f32	s1, s15
 8002510:	f00a fd9a 	bl	800d048 <sin>
 8002514:	ec53 2b10 	vmov	r2, r3, d0
 8002518:	4610      	mov	r0, r2
 800251a:	4619      	mov	r1, r3
 800251c:	f7fe fb64 	bl	8000be8 <__aeabi_d2f>
 8002520:	4603      	mov	r3, r0
  float matrix[3][3] = { { cos((0 + Z_Val) * pi / 180), sin((0 + Z_Val) * pi / 180), d },
 8002522:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002524:	4b57      	ldr	r3, [pc, #348]	@ (8002684 <locomote+0x4b4>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	62fb      	str	r3, [r7, #44]	@ 0x2c
  base[0] = (matrix[0][0] * vx + matrix[0][1] * vy + w * matrix[0][2]) / r;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	4618      	mov	r0, r3
 800252e:	f7fe f80b 	bl	8000548 <__aeabi_f2d>
 8002532:	4b55      	ldr	r3, [pc, #340]	@ (8002688 <locomote+0x4b8>)
 8002534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002538:	f7fe f85e 	bl	80005f8 <__aeabi_dmul>
 800253c:	4602      	mov	r2, r0
 800253e:	460b      	mov	r3, r1
 8002540:	4614      	mov	r4, r2
 8002542:	461d      	mov	r5, r3
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	4618      	mov	r0, r3
 8002548:	f7fd fffe 	bl	8000548 <__aeabi_f2d>
 800254c:	4b4f      	ldr	r3, [pc, #316]	@ (800268c <locomote+0x4bc>)
 800254e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002552:	f7fe f851 	bl	80005f8 <__aeabi_dmul>
 8002556:	4602      	mov	r2, r0
 8002558:	460b      	mov	r3, r1
 800255a:	4620      	mov	r0, r4
 800255c:	4629      	mov	r1, r5
 800255e:	f7fd fe95 	bl	800028c <__adddf3>
 8002562:	4602      	mov	r2, r0
 8002564:	460b      	mov	r3, r1
 8002566:	4614      	mov	r4, r2
 8002568:	461d      	mov	r5, r3
 800256a:	ed97 7a05 	vldr	s14, [r7, #20]
 800256e:	4b48      	ldr	r3, [pc, #288]	@ (8002690 <locomote+0x4c0>)
 8002570:	edd3 7a00 	vldr	s15, [r3]
 8002574:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002578:	ee17 0a90 	vmov	r0, s15
 800257c:	f7fd ffe4 	bl	8000548 <__aeabi_f2d>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4620      	mov	r0, r4
 8002586:	4629      	mov	r1, r5
 8002588:	f7fd fe80 	bl	800028c <__adddf3>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	4614      	mov	r4, r2
 8002592:	461d      	mov	r5, r3
 8002594:	4b3f      	ldr	r3, [pc, #252]	@ (8002694 <locomote+0x4c4>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4618      	mov	r0, r3
 800259a:	f7fd ffd5 	bl	8000548 <__aeabi_f2d>
 800259e:	4602      	mov	r2, r0
 80025a0:	460b      	mov	r3, r1
 80025a2:	4620      	mov	r0, r4
 80025a4:	4629      	mov	r1, r5
 80025a6:	f7fe f951 	bl	800084c <__aeabi_ddiv>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4610      	mov	r0, r2
 80025b0:	4619      	mov	r1, r3
 80025b2:	f7fe fad1 	bl	8000b58 <__aeabi_d2iz>
 80025b6:	4603      	mov	r3, r0
 80025b8:	4a37      	ldr	r2, [pc, #220]	@ (8002698 <locomote+0x4c8>)
 80025ba:	6013      	str	r3, [r2, #0]
  base[1] = (matrix[1][0] * vx + matrix[1][1] * vy + w * matrix[1][2]) / r;
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fd ffc2 	bl	8000548 <__aeabi_f2d>
 80025c4:	4b30      	ldr	r3, [pc, #192]	@ (8002688 <locomote+0x4b8>)
 80025c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ca:	f7fe f815 	bl	80005f8 <__aeabi_dmul>
 80025ce:	4602      	mov	r2, r0
 80025d0:	460b      	mov	r3, r1
 80025d2:	4614      	mov	r4, r2
 80025d4:	461d      	mov	r5, r3
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7fd ffb5 	bl	8000548 <__aeabi_f2d>
 80025de:	4b2b      	ldr	r3, [pc, #172]	@ (800268c <locomote+0x4bc>)
 80025e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e4:	f7fe f808 	bl	80005f8 <__aeabi_dmul>
 80025e8:	4602      	mov	r2, r0
 80025ea:	460b      	mov	r3, r1
 80025ec:	4620      	mov	r0, r4
 80025ee:	4629      	mov	r1, r5
 80025f0:	f7fd fe4c 	bl	800028c <__adddf3>
 80025f4:	4602      	mov	r2, r0
 80025f6:	460b      	mov	r3, r1
 80025f8:	4614      	mov	r4, r2
 80025fa:	461d      	mov	r5, r3
 80025fc:	ed97 7a08 	vldr	s14, [r7, #32]
 8002600:	4b23      	ldr	r3, [pc, #140]	@ (8002690 <locomote+0x4c0>)
 8002602:	edd3 7a00 	vldr	s15, [r3]
 8002606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800260a:	ee17 0a90 	vmov	r0, s15
 800260e:	f7fd ff9b 	bl	8000548 <__aeabi_f2d>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	4620      	mov	r0, r4
 8002618:	4629      	mov	r1, r5
 800261a:	f7fd fe37 	bl	800028c <__adddf3>
 800261e:	4602      	mov	r2, r0
 8002620:	460b      	mov	r3, r1
 8002622:	4614      	mov	r4, r2
 8002624:	461d      	mov	r5, r3
 8002626:	4b1b      	ldr	r3, [pc, #108]	@ (8002694 <locomote+0x4c4>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7fd ff8c 	bl	8000548 <__aeabi_f2d>
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
 8002634:	4620      	mov	r0, r4
 8002636:	4629      	mov	r1, r5
 8002638:	f7fe f908 	bl	800084c <__aeabi_ddiv>
 800263c:	4602      	mov	r2, r0
 800263e:	460b      	mov	r3, r1
 8002640:	4610      	mov	r0, r2
 8002642:	4619      	mov	r1, r3
 8002644:	f7fe fa88 	bl	8000b58 <__aeabi_d2iz>
 8002648:	4603      	mov	r3, r0
 800264a:	4a13      	ldr	r2, [pc, #76]	@ (8002698 <locomote+0x4c8>)
 800264c:	6053      	str	r3, [r2, #4]
  base[2] = (matrix[2][0] * vx + matrix[2][1] * vy + w * matrix[2][2]) / r;
 800264e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002650:	4618      	mov	r0, r3
 8002652:	f7fd ff79 	bl	8000548 <__aeabi_f2d>
 8002656:	4b0c      	ldr	r3, [pc, #48]	@ (8002688 <locomote+0x4b8>)
 8002658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800265c:	f7fd ffcc 	bl	80005f8 <__aeabi_dmul>
 8002660:	4602      	mov	r2, r0
 8002662:	460b      	mov	r3, r1
 8002664:	4614      	mov	r4, r2
 8002666:	461d      	mov	r5, r3
 8002668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800266a:	4618      	mov	r0, r3
 800266c:	f7fd ff6c 	bl	8000548 <__aeabi_f2d>
 8002670:	4b06      	ldr	r3, [pc, #24]	@ (800268c <locomote+0x4bc>)
 8002672:	e013      	b.n	800269c <locomote+0x4cc>
 8002674:	20000390 	.word	0x20000390
 8002678:	20000354 	.word	0x20000354
 800267c:	200000a8 	.word	0x200000a8
 8002680:	40668000 	.word	0x40668000
 8002684:	200000a0 	.word	0x200000a0
 8002688:	200003b0 	.word	0x200003b0
 800268c:	200003b8 	.word	0x200003b8
 8002690:	200003c0 	.word	0x200003c0
 8002694:	20000018 	.word	0x20000018
 8002698:	20000330 	.word	0x20000330
 800269c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a0:	f7fd ffaa 	bl	80005f8 <__aeabi_dmul>
 80026a4:	4602      	mov	r2, r0
 80026a6:	460b      	mov	r3, r1
 80026a8:	4620      	mov	r0, r4
 80026aa:	4629      	mov	r1, r5
 80026ac:	f7fd fdee 	bl	800028c <__adddf3>
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	4614      	mov	r4, r2
 80026b6:	461d      	mov	r5, r3
 80026b8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80026bc:	4bbb      	ldr	r3, [pc, #748]	@ (80029ac <locomote+0x7dc>)
 80026be:	edd3 7a00 	vldr	s15, [r3]
 80026c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c6:	ee17 0a90 	vmov	r0, s15
 80026ca:	f7fd ff3d 	bl	8000548 <__aeabi_f2d>
 80026ce:	4602      	mov	r2, r0
 80026d0:	460b      	mov	r3, r1
 80026d2:	4620      	mov	r0, r4
 80026d4:	4629      	mov	r1, r5
 80026d6:	f7fd fdd9 	bl	800028c <__adddf3>
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	4614      	mov	r4, r2
 80026e0:	461d      	mov	r5, r3
 80026e2:	4bb3      	ldr	r3, [pc, #716]	@ (80029b0 <locomote+0x7e0>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fd ff2e 	bl	8000548 <__aeabi_f2d>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4620      	mov	r0, r4
 80026f2:	4629      	mov	r1, r5
 80026f4:	f7fe f8aa 	bl	800084c <__aeabi_ddiv>
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	4610      	mov	r0, r2
 80026fe:	4619      	mov	r1, r3
 8002700:	f7fe fa2a 	bl	8000b58 <__aeabi_d2iz>
 8002704:	4603      	mov	r3, r0
 8002706:	4aab      	ldr	r2, [pc, #684]	@ (80029b4 <locomote+0x7e4>)
 8002708:	6093      	str	r3, [r2, #8]
//	  bnoerror =0;
//  }
//  bno1pid = basepwm[0] + kp1 * (error1) + kd1 * (error1 - preverror1) - (kpbno1 * (bnoerror) + kdbno1*(bnoerror -previousbnoerror)) ;
//  bno2pid = basepwm[1] + kp2 * (error2) + kd2 * (error2 - preverror1) - (kpbno2 * (bnoerror) + kdbno2*(bnoerror -previousbnoerror));
//  bno3pid = basepwm[2] + kp3 * (error3) + kd3 * (error3 - preverror1) - (kpbno3 * (bnoerror) + kdbno3*(bnoerror -previousbnoerror));
    dir[0] = base[0] < 0 ?  0: 1;
 800270a:	4baa      	ldr	r3, [pc, #680]	@ (80029b4 <locomote+0x7e4>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	43db      	mvns	r3, r3
 8002710:	0fdb      	lsrs	r3, r3, #31
 8002712:	b2db      	uxtb	r3, r3
 8002714:	461a      	mov	r2, r3
 8002716:	4ba8      	ldr	r3, [pc, #672]	@ (80029b8 <locomote+0x7e8>)
 8002718:	601a      	str	r2, [r3, #0]
    dir[1] = base[1] <0  ? 1: 0;
 800271a:	4ba6      	ldr	r3, [pc, #664]	@ (80029b4 <locomote+0x7e4>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	0fdb      	lsrs	r3, r3, #31
 8002720:	461a      	mov	r2, r3
 8002722:	4ba5      	ldr	r3, [pc, #660]	@ (80029b8 <locomote+0x7e8>)
 8002724:	605a      	str	r2, [r3, #4]
    dir[2] =  base[2 ]<0 ? 1: 0;
 8002726:	4ba3      	ldr	r3, [pc, #652]	@ (80029b4 <locomote+0x7e4>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	0fdb      	lsrs	r3, r3, #31
 800272c:	461a      	mov	r2, r3
 800272e:	4ba2      	ldr	r3, [pc, #648]	@ (80029b8 <locomote+0x7e8>)
 8002730:	609a      	str	r2, [r3, #8]

  setpoint1 = base[0] *  rpmtoradian;
 8002732:	4ba0      	ldr	r3, [pc, #640]	@ (80029b4 <locomote+0x7e4>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	ee07 3a90 	vmov	s15, r3
 800273a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800273e:	4b9f      	ldr	r3, [pc, #636]	@ (80029bc <locomote+0x7ec>)
 8002740:	edd3 7a00 	vldr	s15, [r3]
 8002744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002748:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800274c:	ee17 3a90 	vmov	r3, s15
 8002750:	b21a      	sxth	r2, r3
 8002752:	4b9b      	ldr	r3, [pc, #620]	@ (80029c0 <locomote+0x7f0>)
 8002754:	801a      	strh	r2, [r3, #0]
  setpoint2 = base[1] *  rpmtoradian;
 8002756:	4b97      	ldr	r3, [pc, #604]	@ (80029b4 <locomote+0x7e4>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	ee07 3a90 	vmov	s15, r3
 800275e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002762:	4b96      	ldr	r3, [pc, #600]	@ (80029bc <locomote+0x7ec>)
 8002764:	edd3 7a00 	vldr	s15, [r3]
 8002768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800276c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002770:	ee17 3a90 	vmov	r3, s15
 8002774:	b21a      	sxth	r2, r3
 8002776:	4b93      	ldr	r3, [pc, #588]	@ (80029c4 <locomote+0x7f4>)
 8002778:	801a      	strh	r2, [r3, #0]
  setpoint3 = base[2] *  rpmtoradian;
 800277a:	4b8e      	ldr	r3, [pc, #568]	@ (80029b4 <locomote+0x7e4>)
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	ee07 3a90 	vmov	s15, r3
 8002782:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002786:	4b8d      	ldr	r3, [pc, #564]	@ (80029bc <locomote+0x7ec>)
 8002788:	edd3 7a00 	vldr	s15, [r3]
 800278c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002790:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002794:	ee17 3a90 	vmov	r3, s15
 8002798:	b21a      	sxth	r2, r3
 800279a:	4b8b      	ldr	r3, [pc, #556]	@ (80029c8 <locomote+0x7f8>)
 800279c:	801a      	strh	r2, [r3, #0]
  setpoint1 = (setpoint1 < 0)?(~setpoint1)+ 1: setpoint1;
 800279e:	4b88      	ldr	r3, [pc, #544]	@ (80029c0 <locomote+0x7f0>)
 80027a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	bfb8      	it	lt
 80027a8:	425b      	neglt	r3, r3
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	b21a      	sxth	r2, r3
 80027ae:	4b84      	ldr	r3, [pc, #528]	@ (80029c0 <locomote+0x7f0>)
 80027b0:	801a      	strh	r2, [r3, #0]
  setpoint2= (setpoint2 < 0)?(~setpoint2)+ 1: setpoint2;
 80027b2:	4b84      	ldr	r3, [pc, #528]	@ (80029c4 <locomote+0x7f4>)
 80027b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	bfb8      	it	lt
 80027bc:	425b      	neglt	r3, r3
 80027be:	b29b      	uxth	r3, r3
 80027c0:	b21a      	sxth	r2, r3
 80027c2:	4b80      	ldr	r3, [pc, #512]	@ (80029c4 <locomote+0x7f4>)
 80027c4:	801a      	strh	r2, [r3, #0]
  setpoint3 =(setpoint3 < 0)?(~setpoint3)+ 1: setpoint3;
 80027c6:	4b80      	ldr	r3, [pc, #512]	@ (80029c8 <locomote+0x7f8>)
 80027c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	bfb8      	it	lt
 80027d0:	425b      	neglt	r3, r3
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	b21a      	sxth	r2, r3
 80027d6:	4b7c      	ldr	r3, [pc, #496]	@ (80029c8 <locomote+0x7f8>)
 80027d8:	801a      	strh	r2, [r3, #0]
  basepwm[0] = base[0] * base1multiplier ;
 80027da:	4b76      	ldr	r3, [pc, #472]	@ (80029b4 <locomote+0x7e4>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	ee07 3a90 	vmov	s15, r3
 80027e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027e6:	4b79      	ldr	r3, [pc, #484]	@ (80029cc <locomote+0x7fc>)
 80027e8:	edd3 7a00 	vldr	s15, [r3]
 80027ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027f4:	ee17 2a90 	vmov	r2, s15
 80027f8:	4b75      	ldr	r3, [pc, #468]	@ (80029d0 <locomote+0x800>)
 80027fa:	601a      	str	r2, [r3, #0]
  basepwm[1] = base[1] * base2multiplier ;
 80027fc:	4b6d      	ldr	r3, [pc, #436]	@ (80029b4 <locomote+0x7e4>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	ee07 3a90 	vmov	s15, r3
 8002804:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002808:	4b72      	ldr	r3, [pc, #456]	@ (80029d4 <locomote+0x804>)
 800280a:	edd3 7a00 	vldr	s15, [r3]
 800280e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002812:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002816:	ee17 2a90 	vmov	r2, s15
 800281a:	4b6d      	ldr	r3, [pc, #436]	@ (80029d0 <locomote+0x800>)
 800281c:	605a      	str	r2, [r3, #4]
  basepwm[2] = base[2] * base3multiplier ;
 800281e:	4b65      	ldr	r3, [pc, #404]	@ (80029b4 <locomote+0x7e4>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	ee07 3a90 	vmov	s15, r3
 8002826:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800282a:	4b6b      	ldr	r3, [pc, #428]	@ (80029d8 <locomote+0x808>)
 800282c:	edd3 7a00 	vldr	s15, [r3]
 8002830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002834:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002838:	ee17 2a90 	vmov	r2, s15
 800283c:	4b64      	ldr	r3, [pc, #400]	@ (80029d0 <locomote+0x800>)
 800283e:	609a      	str	r2, [r3, #8]

  basepwm[0] = (basepwm[0]<0)?(~basepwm[0]) + 1:basepwm[0];
 8002840:	4b63      	ldr	r3, [pc, #396]	@ (80029d0 <locomote+0x800>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	bfb8      	it	lt
 8002848:	425b      	neglt	r3, r3
 800284a:	4a61      	ldr	r2, [pc, #388]	@ (80029d0 <locomote+0x800>)
 800284c:	6013      	str	r3, [r2, #0]
  basepwm[1] = (basepwm[1]<0)?(~basepwm[1]) + 1:basepwm[1];
 800284e:	4b60      	ldr	r3, [pc, #384]	@ (80029d0 <locomote+0x800>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	bfb8      	it	lt
 8002856:	425b      	neglt	r3, r3
 8002858:	4a5d      	ldr	r2, [pc, #372]	@ (80029d0 <locomote+0x800>)
 800285a:	6053      	str	r3, [r2, #4]
  basepwm[2] = (basepwm[2]<0)?(~basepwm[2]) + 1:basepwm[2];
 800285c:	4b5c      	ldr	r3, [pc, #368]	@ (80029d0 <locomote+0x800>)
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	2b00      	cmp	r3, #0
 8002862:	bfb8      	it	lt
 8002864:	425b      	neglt	r3, r3
 8002866:	4a5a      	ldr	r2, [pc, #360]	@ (80029d0 <locomote+0x800>)
 8002868:	6093      	str	r3, [r2, #8]



  error1 = ((setpoint1 - rpm1) /  rpmtoradian) * radiantopwm;
 800286a:	4b55      	ldr	r3, [pc, #340]	@ (80029c0 <locomote+0x7f0>)
 800286c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002870:	461a      	mov	r2, r3
 8002872:	4b5a      	ldr	r3, [pc, #360]	@ (80029dc <locomote+0x80c>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	ee07 3a90 	vmov	s15, r3
 800287c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002880:	4b4e      	ldr	r3, [pc, #312]	@ (80029bc <locomote+0x7ec>)
 8002882:	edd3 7a00 	vldr	s15, [r3]
 8002886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800288a:	4b55      	ldr	r3, [pc, #340]	@ (80029e0 <locomote+0x810>)
 800288c:	edd3 7a00 	vldr	s15, [r3]
 8002890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002894:	4b53      	ldr	r3, [pc, #332]	@ (80029e4 <locomote+0x814>)
 8002896:	edc3 7a00 	vstr	s15, [r3]
  error2 = ((setpoint2 - rpm2) /  rpmtoradian) * radiantopwm;
 800289a:	4b4a      	ldr	r3, [pc, #296]	@ (80029c4 <locomote+0x7f4>)
 800289c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028a0:	461a      	mov	r2, r3
 80028a2:	4b51      	ldr	r3, [pc, #324]	@ (80029e8 <locomote+0x818>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	ee07 3a90 	vmov	s15, r3
 80028ac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80028b0:	4b42      	ldr	r3, [pc, #264]	@ (80029bc <locomote+0x7ec>)
 80028b2:	edd3 7a00 	vldr	s15, [r3]
 80028b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028ba:	4b49      	ldr	r3, [pc, #292]	@ (80029e0 <locomote+0x810>)
 80028bc:	edd3 7a00 	vldr	s15, [r3]
 80028c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028c4:	4b49      	ldr	r3, [pc, #292]	@ (80029ec <locomote+0x81c>)
 80028c6:	edc3 7a00 	vstr	s15, [r3]
  error3 = ((setpoint3 - rpm3) /  rpmtoradian) * radiantopwm;
 80028ca:	4b3f      	ldr	r3, [pc, #252]	@ (80029c8 <locomote+0x7f8>)
 80028cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028d0:	461a      	mov	r2, r3
 80028d2:	4b47      	ldr	r3, [pc, #284]	@ (80029f0 <locomote+0x820>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	ee07 3a90 	vmov	s15, r3
 80028dc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80028e0:	4b36      	ldr	r3, [pc, #216]	@ (80029bc <locomote+0x7ec>)
 80028e2:	edd3 7a00 	vldr	s15, [r3]
 80028e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028ea:	4b3d      	ldr	r3, [pc, #244]	@ (80029e0 <locomote+0x810>)
 80028ec:	edd3 7a00 	vldr	s15, [r3]
 80028f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028f4:	4b3f      	ldr	r3, [pc, #252]	@ (80029f4 <locomote+0x824>)
 80028f6:	edc3 7a00 	vstr	s15, [r3]

    pwm1 = basepwm[0] + kp1 * (error1) + kd1 * (error1 - preverror1); //- (kpbno1 * (bnoerror) + kdbno1*(bnoerror -previousbnoerror))  ;
 80028fa:	4b35      	ldr	r3, [pc, #212]	@ (80029d0 <locomote+0x800>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	ee07 3a90 	vmov	s15, r3
 8002902:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002906:	4b3c      	ldr	r3, [pc, #240]	@ (80029f8 <locomote+0x828>)
 8002908:	edd3 6a00 	vldr	s13, [r3]
 800290c:	4b35      	ldr	r3, [pc, #212]	@ (80029e4 <locomote+0x814>)
 800290e:	edd3 7a00 	vldr	s15, [r3]
 8002912:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002916:	ee37 7a27 	vadd.f32	s14, s14, s15
 800291a:	4b32      	ldr	r3, [pc, #200]	@ (80029e4 <locomote+0x814>)
 800291c:	edd3 6a00 	vldr	s13, [r3]
 8002920:	4b36      	ldr	r3, [pc, #216]	@ (80029fc <locomote+0x82c>)
 8002922:	edd3 7a00 	vldr	s15, [r3]
 8002926:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800292a:	4b35      	ldr	r3, [pc, #212]	@ (8002a00 <locomote+0x830>)
 800292c:	edd3 7a00 	vldr	s15, [r3]
 8002930:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002934:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002938:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800293c:	ee17 2a90 	vmov	r2, s15
 8002940:	4b30      	ldr	r3, [pc, #192]	@ (8002a04 <locomote+0x834>)
 8002942:	601a      	str	r2, [r3, #0]

    pwm1 = constrain(pwm1, 0, upperlimitlocomotionconstant);
 8002944:	4b2f      	ldr	r3, [pc, #188]	@ (8002a04 <locomote+0x834>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a2f      	ldr	r2, [pc, #188]	@ (8002a08 <locomote+0x838>)
 800294a:	6812      	ldr	r2, [r2, #0]
 800294c:	2100      	movs	r1, #0
 800294e:	4618      	mov	r0, r3
 8002950:	f7fe fb66 	bl	8001020 <constrain>
 8002954:	4603      	mov	r3, r0
 8002956:	4a2b      	ldr	r2, [pc, #172]	@ (8002a04 <locomote+0x834>)
 8002958:	6013      	str	r3, [r2, #0]
    pwm2 = basepwm[1] + kp2 * (error2) + kd2 * (error2 - preverror2); //- (kpbno1 * (bnoerror) + kdbno1*(bnoerror -previousbnoerror));
 800295a:	4b1d      	ldr	r3, [pc, #116]	@ (80029d0 <locomote+0x800>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	ee07 3a90 	vmov	s15, r3
 8002962:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002966:	4b29      	ldr	r3, [pc, #164]	@ (8002a0c <locomote+0x83c>)
 8002968:	edd3 6a00 	vldr	s13, [r3]
 800296c:	4b1f      	ldr	r3, [pc, #124]	@ (80029ec <locomote+0x81c>)
 800296e:	edd3 7a00 	vldr	s15, [r3]
 8002972:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002976:	ee37 7a27 	vadd.f32	s14, s14, s15
 800297a:	4b1c      	ldr	r3, [pc, #112]	@ (80029ec <locomote+0x81c>)
 800297c:	edd3 6a00 	vldr	s13, [r3]
 8002980:	4b23      	ldr	r3, [pc, #140]	@ (8002a10 <locomote+0x840>)
 8002982:	edd3 7a00 	vldr	s15, [r3]
 8002986:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800298a:	4b22      	ldr	r3, [pc, #136]	@ (8002a14 <locomote+0x844>)
 800298c:	edd3 7a00 	vldr	s15, [r3]
 8002990:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002994:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002998:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800299c:	ee17 2a90 	vmov	r2, s15
 80029a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a18 <locomote+0x848>)
 80029a2:	601a      	str	r2, [r3, #0]

    pwm2 = constrain(pwm2, 0, upperlimitlocomotionconstant);
 80029a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002a18 <locomote+0x848>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	e038      	b.n	8002a1c <locomote+0x84c>
 80029aa:	bf00      	nop
 80029ac:	200003c0 	.word	0x200003c0
 80029b0:	20000018 	.word	0x20000018
 80029b4:	20000330 	.word	0x20000330
 80029b8:	20000318 	.word	0x20000318
 80029bc:	2000003c 	.word	0x2000003c
 80029c0:	200003c4 	.word	0x200003c4
 80029c4:	200003c6 	.word	0x200003c6
 80029c8:	200003c8 	.word	0x200003c8
 80029cc:	20000040 	.word	0x20000040
 80029d0:	20000324 	.word	0x20000324
 80029d4:	20000044 	.word	0x20000044
 80029d8:	20000048 	.word	0x20000048
 80029dc:	200003f0 	.word	0x200003f0
 80029e0:	20000038 	.word	0x20000038
 80029e4:	200003d8 	.word	0x200003d8
 80029e8:	200003f4 	.word	0x200003f4
 80029ec:	200003dc 	.word	0x200003dc
 80029f0:	200003f8 	.word	0x200003f8
 80029f4:	200003e0 	.word	0x200003e0
 80029f8:	2000001c 	.word	0x2000001c
 80029fc:	200003e4 	.word	0x200003e4
 8002a00:	20000028 	.word	0x20000028
 8002a04:	200003cc 	.word	0x200003cc
 8002a08:	20000058 	.word	0x20000058
 8002a0c:	20000020 	.word	0x20000020
 8002a10:	200003e8 	.word	0x200003e8
 8002a14:	2000002c 	.word	0x2000002c
 8002a18:	200003d0 	.word	0x200003d0
 8002a1c:	4a3e      	ldr	r2, [pc, #248]	@ (8002b18 <locomote+0x948>)
 8002a1e:	6812      	ldr	r2, [r2, #0]
 8002a20:	2100      	movs	r1, #0
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fe fafc 	bl	8001020 <constrain>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	4a3c      	ldr	r2, [pc, #240]	@ (8002b1c <locomote+0x94c>)
 8002a2c:	6013      	str	r3, [r2, #0]
    pwm3 = basepwm[2]+ kp3 * (error3) + kd3 * (error3 - preverror3);// - (kpbno1 * (bnoerror) + kdbno1*(bnoerror -previousbnoerror)) ;
 8002a2e:	4b3c      	ldr	r3, [pc, #240]	@ (8002b20 <locomote+0x950>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	ee07 3a90 	vmov	s15, r3
 8002a36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a3a:	4b3a      	ldr	r3, [pc, #232]	@ (8002b24 <locomote+0x954>)
 8002a3c:	edd3 6a00 	vldr	s13, [r3]
 8002a40:	4b39      	ldr	r3, [pc, #228]	@ (8002b28 <locomote+0x958>)
 8002a42:	edd3 7a00 	vldr	s15, [r3]
 8002a46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a4e:	4b36      	ldr	r3, [pc, #216]	@ (8002b28 <locomote+0x958>)
 8002a50:	edd3 6a00 	vldr	s13, [r3]
 8002a54:	4b35      	ldr	r3, [pc, #212]	@ (8002b2c <locomote+0x95c>)
 8002a56:	edd3 7a00 	vldr	s15, [r3]
 8002a5a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a5e:	4b34      	ldr	r3, [pc, #208]	@ (8002b30 <locomote+0x960>)
 8002a60:	edd3 7a00 	vldr	s15, [r3]
 8002a64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a70:	ee17 2a90 	vmov	r2, s15
 8002a74:	4b2f      	ldr	r3, [pc, #188]	@ (8002b34 <locomote+0x964>)
 8002a76:	601a      	str	r2, [r3, #0]

    pwm3 = constrain(pwm3, 0, upperlimitlocomotionconstant);
 8002a78:	4b2e      	ldr	r3, [pc, #184]	@ (8002b34 <locomote+0x964>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a26      	ldr	r2, [pc, #152]	@ (8002b18 <locomote+0x948>)
 8002a7e:	6812      	ldr	r2, [r2, #0]
 8002a80:	2100      	movs	r1, #0
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fe facc 	bl	8001020 <constrain>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	4a2a      	ldr	r2, [pc, #168]	@ (8002b34 <locomote+0x964>)
 8002a8c:	6013      	str	r3, [r2, #0]
    preverror1 = error1;
 8002a8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002b38 <locomote+0x968>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a2a      	ldr	r2, [pc, #168]	@ (8002b3c <locomote+0x96c>)
 8002a94:	6013      	str	r3, [r2, #0]
    preverror2 = error2;
 8002a96:	4b2a      	ldr	r3, [pc, #168]	@ (8002b40 <locomote+0x970>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a2a      	ldr	r2, [pc, #168]	@ (8002b44 <locomote+0x974>)
 8002a9c:	6013      	str	r3, [r2, #0]
    preverror3 = error3;
 8002a9e:	4b22      	ldr	r3, [pc, #136]	@ (8002b28 <locomote+0x958>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a22      	ldr	r2, [pc, #136]	@ (8002b2c <locomote+0x95c>)
 8002aa4:	6013      	str	r3, [r2, #0]
//    previousbnoerror = bnoerror;
    previousmillis = HAL_GetTick();
 8002aa6:	f002 fa69 	bl	8004f7c <HAL_GetTick>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2200      	movs	r2, #0
 8002aae:	603b      	str	r3, [r7, #0]
 8002ab0:	607a      	str	r2, [r7, #4]
 8002ab2:	4b25      	ldr	r3, [pc, #148]	@ (8002b48 <locomote+0x978>)
 8002ab4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002ab8:	e9c3 1200 	strd	r1, r2, [r3]
  }

// R1 LOCOMOTION
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, dir[1]);
 8002abc:	4b23      	ldr	r3, [pc, #140]	@ (8002b4c <locomote+0x97c>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ac8:	4821      	ldr	r0, [pc, #132]	@ (8002b50 <locomote+0x980>)
 8002aca:	f003 fd37 	bl	800653c <HAL_GPIO_WritePin>
  TIM2->CCR4 = pwm2;
 8002ace:	4b13      	ldr	r3, [pc, #76]	@ (8002b1c <locomote+0x94c>)
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002ad6:	641a      	str	r2, [r3, #64]	@ 0x40

HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,dir[0]);
 8002ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8002b4c <locomote+0x97c>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	461a      	mov	r2, r3
 8002ae0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002ae4:	481a      	ldr	r0, [pc, #104]	@ (8002b50 <locomote+0x980>)
 8002ae6:	f003 fd29 	bl	800653c <HAL_GPIO_WritePin>
  TIM2->CCR3 = pwm1;
 8002aea:	4b1a      	ldr	r3, [pc, #104]	@ (8002b54 <locomote+0x984>)
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002af2:	63da      	str	r2, [r3, #60]	@ 0x3c


 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, dir[2]);
 8002af4:	4b15      	ldr	r3, [pc, #84]	@ (8002b4c <locomote+0x97c>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	461a      	mov	r2, r3
 8002afc:	2101      	movs	r1, #1
 8002afe:	4816      	ldr	r0, [pc, #88]	@ (8002b58 <locomote+0x988>)
 8002b00:	f003 fd1c 	bl	800653c <HAL_GPIO_WritePin>
  TIM2->CCR1 = pwm3;
 8002b04:	4b0b      	ldr	r3, [pc, #44]	@ (8002b34 <locomote+0x964>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b0c:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8002b0e:	bf00      	nop
 8002b10:	3730      	adds	r7, #48	@ 0x30
 8002b12:	46bd      	mov	sp, r7
 8002b14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b18:	20000058 	.word	0x20000058
 8002b1c:	200003d0 	.word	0x200003d0
 8002b20:	20000324 	.word	0x20000324
 8002b24:	20000024 	.word	0x20000024
 8002b28:	200003e0 	.word	0x200003e0
 8002b2c:	200003ec 	.word	0x200003ec
 8002b30:	20000030 	.word	0x20000030
 8002b34:	200003d4 	.word	0x200003d4
 8002b38:	200003d8 	.word	0x200003d8
 8002b3c:	200003e4 	.word	0x200003e4
 8002b40:	200003dc 	.word	0x200003dc
 8002b44:	200003e8 	.word	0x200003e8
 8002b48:	20000388 	.word	0x20000388
 8002b4c:	20000318 	.word	0x20000318
 8002b50:	40020400 	.word	0x40020400
 8002b54:	200003cc 	.word	0x200003cc
 8002b58:	40020c00 	.word	0x40020c00

08002b5c <analogRead_pa4>:

#include "variables.h"
#include "stm32f4xx_hal.h"

ADC_HandleTypeDef hadc1;
uint16_t analogRead_pa4() {
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002b62:	1d3b      	adds	r3, r7, #4
 8002b64:	2200      	movs	r2, #0
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	605a      	str	r2, [r3, #4]
 8002b6a:	609a      	str	r2, [r3, #8]
 8002b6c:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_10;
 8002b6e:	230a      	movs	r3, #10
 8002b70:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 8002b72:	2301      	movs	r3, #1
 8002b74:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8002b76:	2304      	movs	r3, #4
 8002b78:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002b7a:	1d3b      	adds	r3, r7, #4
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	480e      	ldr	r0, [pc, #56]	@ (8002bb8 <analogRead_pa4+0x5c>)
 8002b80:	f002 fc0e 	bl	80053a0 <HAL_ADC_ConfigChannel>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <analogRead_pa4+0x32>
		Error_Handler();
 8002b8a:	f001 f9cd 	bl	8003f28 <Error_Handler>
	}
	HAL_ADC_Start(&hadc1);
 8002b8e:	480a      	ldr	r0, [pc, #40]	@ (8002bb8 <analogRead_pa4+0x5c>)
 8002b90:	f002 fa68 	bl	8005064 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8002b94:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002b98:	4807      	ldr	r0, [pc, #28]	@ (8002bb8 <analogRead_pa4+0x5c>)
 8002b9a:	f002 fb68 	bl	800526e <HAL_ADC_PollForConversion>
	uint16_t pot = HAL_ADC_GetValue(&hadc1);
 8002b9e:	4806      	ldr	r0, [pc, #24]	@ (8002bb8 <analogRead_pa4+0x5c>)
 8002ba0:	f002 fbf0 	bl	8005384 <HAL_ADC_GetValue>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	82fb      	strh	r3, [r7, #22]
	HAL_ADC_Stop(&hadc1);
 8002ba8:	4803      	ldr	r0, [pc, #12]	@ (8002bb8 <analogRead_pa4+0x5c>)
 8002baa:	f002 fb2d 	bl	8005208 <HAL_ADC_Stop>
	return pot;
 8002bae:	8afb      	ldrh	r3, [r7, #22]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3718      	adds	r7, #24
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	200005c4 	.word	0x200005c4

08002bbc <dribble>:

void dribble() {
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
	pot_val = analogRead_pa4();
 8002bc0:	f7ff ffcc 	bl	8002b5c <analogRead_pa4>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	4b90      	ldr	r3, [pc, #576]	@ (8002e0c <dribble+0x250>)
 8002bca:	601a      	str	r2, [r3, #0]

	if (!f_dribble) {
 8002bcc:	4b90      	ldr	r3, [pc, #576]	@ (8002e10 <dribble+0x254>)
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	f083 0301 	eor.w	r3, r3, #1
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	f040 8115 	bne.w	8002e06 <dribble+0x24a>
		return;
	}

	if (HAL_GetTick() - prevmillis_d >= sampling) {
 8002bdc:	f002 f9ce 	bl	8004f7c <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	4b8c      	ldr	r3, [pc, #560]	@ (8002e14 <dribble+0x258>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	4a8b      	ldr	r2, [pc, #556]	@ (8002e18 <dribble+0x25c>)
 8002bea:	6812      	ldr	r2, [r2, #0]
 8002bec:	4293      	cmp	r3, r2
 8002bee:	f0c0 810b 	bcc.w	8002e08 <dribble+0x24c>
		error_d = dribble_sp - pot_val;
 8002bf2:	4b8a      	ldr	r3, [pc, #552]	@ (8002e1c <dribble+0x260>)
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	4b85      	ldr	r3, [pc, #532]	@ (8002e0c <dribble+0x250>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	4a88      	ldr	r2, [pc, #544]	@ (8002e20 <dribble+0x264>)
 8002bfe:	6013      	str	r3, [r2, #0]
		(error_d >= 0) ?
 8002c00:	4b87      	ldr	r3, [pc, #540]	@ (8002e20 <dribble+0x264>)
 8002c02:	681b      	ldr	r3, [r3, #0]
				HAL_GPIO_WritePin(dirPort_d, dirPin_d, 1) :
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	db05      	blt.n	8002c14 <dribble+0x58>
 8002c08:	2201      	movs	r2, #1
 8002c0a:	2180      	movs	r1, #128	@ 0x80
 8002c0c:	4885      	ldr	r0, [pc, #532]	@ (8002e24 <dribble+0x268>)
 8002c0e:	f003 fc95 	bl	800653c <HAL_GPIO_WritePin>
 8002c12:	e004      	b.n	8002c1e <dribble+0x62>
				HAL_GPIO_WritePin(dirPort_d, dirPin_d, 0);
 8002c14:	2200      	movs	r2, #0
 8002c16:	2180      	movs	r1, #128	@ 0x80
 8002c18:	4882      	ldr	r0, [pc, #520]	@ (8002e24 <dribble+0x268>)
 8002c1a:	f003 fc8f 	bl	800653c <HAL_GPIO_WritePin>

		if (abs(error_d) <= 20) {
 8002c1e:	4b80      	ldr	r3, [pc, #512]	@ (8002e20 <dribble+0x264>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f113 0f14 	cmn.w	r3, #20
 8002c26:	f2c0 808d 	blt.w	8002d44 <dribble+0x188>
 8002c2a:	4b7d      	ldr	r3, [pc, #500]	@ (8002e20 <dribble+0x264>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b14      	cmp	r3, #20
 8002c30:	f300 8088 	bgt.w	8002d44 <dribble+0x188>

			TIM10->CCR1 = 0;
 8002c34:	4b7c      	ldr	r3, [pc, #496]	@ (8002e28 <dribble+0x26c>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	635a      	str	r2, [r3, #52]	@ 0x34
			while_delay(250);
 8002c3a:	20fa      	movs	r0, #250	@ 0xfa
 8002c3c:	f000 f90c 	bl	8002e58 <while_delay>
			switch (count) {
 8002c40:	4b7a      	ldr	r3, [pc, #488]	@ (8002e2c <dribble+0x270>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	3301      	adds	r3, #1
 8002c46:	2b03      	cmp	r3, #3
 8002c48:	d87a      	bhi.n	8002d40 <dribble+0x184>
 8002c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8002c50 <dribble+0x94>)
 8002c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c50:	08002c61 	.word	0x08002c61
 8002c54:	08002c77 	.word	0x08002c77
 8002c58:	08002cbf 	.word	0x08002cbf
 8002c5c:	08002cef 	.word	0x08002cef
			case -1:
				dribble_sp = var;
 8002c60:	4b6e      	ldr	r3, [pc, #440]	@ (8002e1c <dribble+0x260>)
 8002c62:	f240 429c 	movw	r2, #1180	@ 0x49c
 8002c66:	601a      	str	r2, [r3, #0]
				f_dribble = false;
 8002c68:	4b69      	ldr	r3, [pc, #420]	@ (8002e10 <dribble+0x254>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	701a      	strb	r2, [r3, #0]
				count = 0;
 8002c6e:	4b6f      	ldr	r3, [pc, #444]	@ (8002e2c <dribble+0x270>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
				break;
 8002c74:	e065      	b.n	8002d42 <dribble+0x186>
			case 0:

//				HAL_GPIO_WritePin(retractLower_Port, retractLower_Pin, 1);
				HAL_GPIO_WritePin(retractUpper_Port, retractUpper_Pin, 1);
 8002c76:	2201      	movs	r2, #1
 8002c78:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c7c:	486c      	ldr	r0, [pc, #432]	@ (8002e30 <dribble+0x274>)
 8002c7e:	f003 fc5d 	bl	800653c <HAL_GPIO_WritePin>
				while_delay(100);
 8002c82:	2064      	movs	r0, #100	@ 0x64
 8002c84:	f000 f8e8 	bl	8002e58 <while_delay>
//				HAL_GPIO_WritePin(retractLower_Port, retractLower_Pin, 0);
				HAL_GPIO_WritePin(retractUpper_Port, retractUpper_Pin, 0);
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c8e:	4868      	ldr	r0, [pc, #416]	@ (8002e30 <dribble+0x274>)
 8002c90:	f003 fc54 	bl	800653c <HAL_GPIO_WritePin>
				dribble_sp = madhe;
 8002c94:	4b61      	ldr	r3, [pc, #388]	@ (8002e1c <dribble+0x260>)
 8002c96:	f240 5214 	movw	r2, #1300	@ 0x514
 8002c9a:	601a      	str	r2, [r3, #0]
				pot_val = analogRead_pa4();
 8002c9c:	f7ff ff5e 	bl	8002b5c <analogRead_pa4>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	4b59      	ldr	r3, [pc, #356]	@ (8002e0c <dribble+0x250>)
 8002ca6:	601a      	str	r2, [r3, #0]
				error_d = dribble_sp - pot_val;
 8002ca8:	4b5c      	ldr	r3, [pc, #368]	@ (8002e1c <dribble+0x260>)
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	4b57      	ldr	r3, [pc, #348]	@ (8002e0c <dribble+0x250>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	4a5b      	ldr	r2, [pc, #364]	@ (8002e20 <dribble+0x264>)
 8002cb4:	6013      	str	r3, [r2, #0]
				count = 1;
 8002cb6:	4b5d      	ldr	r3, [pc, #372]	@ (8002e2c <dribble+0x270>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	601a      	str	r2, [r3, #0]
				break;
 8002cbc:	e041      	b.n	8002d42 <dribble+0x186>
			case 1:
				dribble_sp = khali;
 8002cbe:	4b57      	ldr	r3, [pc, #348]	@ (8002e1c <dribble+0x260>)
 8002cc0:	f640 3254 	movw	r2, #2900	@ 0xb54
 8002cc4:	601a      	str	r2, [r3, #0]
				pot_val = analogRead_pa4();
 8002cc6:	f7ff ff49 	bl	8002b5c <analogRead_pa4>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	461a      	mov	r2, r3
 8002cce:	4b4f      	ldr	r3, [pc, #316]	@ (8002e0c <dribble+0x250>)
 8002cd0:	601a      	str	r2, [r3, #0]
				prev_error_pot = 0;
 8002cd2:	4b58      	ldr	r3, [pc, #352]	@ (8002e34 <dribble+0x278>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
				error_d = dribble_sp - pot_val;
 8002cd8:	4b50      	ldr	r3, [pc, #320]	@ (8002e1c <dribble+0x260>)
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	4b4b      	ldr	r3, [pc, #300]	@ (8002e0c <dribble+0x250>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	4a4f      	ldr	r2, [pc, #316]	@ (8002e20 <dribble+0x264>)
 8002ce4:	6013      	str	r3, [r2, #0]
				count = 2;
 8002ce6:	4b51      	ldr	r3, [pc, #324]	@ (8002e2c <dribble+0x270>)
 8002ce8:	2202      	movs	r2, #2
 8002cea:	601a      	str	r2, [r3, #0]

				break;
 8002cec:	e029      	b.n	8002d42 <dribble+0x186>
			case 2:
				dribble_sp = var;
 8002cee:	4b4b      	ldr	r3, [pc, #300]	@ (8002e1c <dribble+0x260>)
 8002cf0:	f240 429c 	movw	r2, #1180	@ 0x49c
 8002cf4:	601a      	str	r2, [r3, #0]
				flag_amkette = true;
 8002cf6:	4b50      	ldr	r3, [pc, #320]	@ (8002e38 <dribble+0x27c>)
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	701a      	strb	r2, [r3, #0]
				f_dribble = false;
 8002cfc:	4b44      	ldr	r3, [pc, #272]	@ (8002e10 <dribble+0x254>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	701a      	strb	r2, [r3, #0]
				count = 0;
 8002d02:	4b4a      	ldr	r3, [pc, #296]	@ (8002e2c <dribble+0x270>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]
//				HAL_GPIO_WritePin(retractLower_Port, retractLower_Pin, 1);
				HAL_GPIO_WritePin(retractUpper_Port, retractUpper_Pin, 1);
 8002d08:	2201      	movs	r2, #1
 8002d0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d0e:	4848      	ldr	r0, [pc, #288]	@ (8002e30 <dribble+0x274>)
 8002d10:	f003 fc14 	bl	800653c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(pistonDown_Port, pistonDown_Pin, 1);
 8002d14:	2201      	movs	r2, #1
 8002d16:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d1a:	4848      	ldr	r0, [pc, #288]	@ (8002e3c <dribble+0x280>)
 8002d1c:	f003 fc0e 	bl	800653c <HAL_GPIO_WritePin>
				while_delay(200);
 8002d20:	20c8      	movs	r0, #200	@ 0xc8
 8002d22:	f000 f899 	bl	8002e58 <while_delay>
//				HAL_GPIO_WritePin(retractLower_Port, retractLower_Pin, 0);
				HAL_GPIO_WritePin(retractUpper_Port, retractUpper_Pin, 0);
 8002d26:	2200      	movs	r2, #0
 8002d28:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d2c:	4840      	ldr	r0, [pc, #256]	@ (8002e30 <dribble+0x274>)
 8002d2e:	f003 fc05 	bl	800653c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(pistonDown_Port, pistonDown_Pin, 0);
 8002d32:	2200      	movs	r2, #0
 8002d34:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d38:	4840      	ldr	r0, [pc, #256]	@ (8002e3c <dribble+0x280>)
 8002d3a:	f003 fbff 	bl	800653c <HAL_GPIO_WritePin>
				break;
 8002d3e:	e000      	b.n	8002d42 <dribble+0x186>

			default:

				break;
 8002d40:	bf00      	nop
			switch (count) {
 8002d42:	e056      	b.n	8002df2 <dribble+0x236>
			}

		} else {
			error_d = abs(error_d);
 8002d44:	4b36      	ldr	r3, [pc, #216]	@ (8002e20 <dribble+0x264>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bfb8      	it	lt
 8002d4c:	425b      	neglt	r3, r3
 8002d4e:	4a34      	ldr	r2, [pc, #208]	@ (8002e20 <dribble+0x264>)
 8002d50:	6013      	str	r3, [r2, #0]
			if (error_d < 100) {
 8002d52:	4b33      	ldr	r3, [pc, #204]	@ (8002e20 <dribble+0x264>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2b63      	cmp	r3, #99	@ 0x63
 8002d58:	dc07      	bgt.n	8002d6a <dribble+0x1ae>
				integral_d += error_d;
 8002d5a:	4b39      	ldr	r3, [pc, #228]	@ (8002e40 <dribble+0x284>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	4b30      	ldr	r3, [pc, #192]	@ (8002e20 <dribble+0x264>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4413      	add	r3, r2
 8002d64:	4a36      	ldr	r2, [pc, #216]	@ (8002e40 <dribble+0x284>)
 8002d66:	6013      	str	r3, [r2, #0]
 8002d68:	e002      	b.n	8002d70 <dribble+0x1b4>
			} else {
				integral_d = 0;
 8002d6a:	4b35      	ldr	r3, [pc, #212]	@ (8002e40 <dribble+0x284>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
			}
			pwm_dribble = 12000 + (error_d * kp_d)
 8002d70:	4b2b      	ldr	r3, [pc, #172]	@ (8002e20 <dribble+0x264>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	ee07 3a90 	vmov	s15, r3
 8002d78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d7c:	4b31      	ldr	r3, [pc, #196]	@ (8002e44 <dribble+0x288>)
 8002d7e:	edd3 7a00 	vldr	s15, [r3]
 8002d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d86:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002e48 <dribble+0x28c>
 8002d8a:	ee37 7a87 	vadd.f32	s14, s15, s14
					+ kd_d * (error_d - prev_error_pot) + ki_d * integral_d; // + 0.014 * (error_d - prev_error_pot) + 0.001 * (integral);
 8002d8e:	4b24      	ldr	r3, [pc, #144]	@ (8002e20 <dribble+0x264>)
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	4b28      	ldr	r3, [pc, #160]	@ (8002e34 <dribble+0x278>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	ee07 3a90 	vmov	s15, r3
 8002d9c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002da0:	4b2a      	ldr	r3, [pc, #168]	@ (8002e4c <dribble+0x290>)
 8002da2:	edd3 7a00 	vldr	s15, [r3]
 8002da6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002daa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dae:	4b24      	ldr	r3, [pc, #144]	@ (8002e40 <dribble+0x284>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	ee07 3a90 	vmov	s15, r3
 8002db6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002dba:	4b25      	ldr	r3, [pc, #148]	@ (8002e50 <dribble+0x294>)
 8002dbc:	edd3 7a00 	vldr	s15, [r3]
 8002dc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dc4:	ee77 7a27 	vadd.f32	s15, s14, s15
			pwm_dribble = 12000 + (error_d * kp_d)
 8002dc8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002dcc:	ee17 2a90 	vmov	r2, s15
 8002dd0:	4b20      	ldr	r3, [pc, #128]	@ (8002e54 <dribble+0x298>)
 8002dd2:	601a      	str	r2, [r3, #0]
			pwm_dribble = constrain(pwm_dribble, 0, 65535);
 8002dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8002e54 <dribble+0x298>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ddc:	2100      	movs	r1, #0
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fe f91e 	bl	8001020 <constrain>
 8002de4:	4603      	mov	r3, r0
 8002de6:	4a1b      	ldr	r2, [pc, #108]	@ (8002e54 <dribble+0x298>)
 8002de8:	6013      	str	r3, [r2, #0]
			TIM10->CCR1 = pwm_dribble;
 8002dea:	4b1a      	ldr	r3, [pc, #104]	@ (8002e54 <dribble+0x298>)
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	4b0e      	ldr	r3, [pc, #56]	@ (8002e28 <dribble+0x26c>)
 8002df0:	635a      	str	r2, [r3, #52]	@ 0x34
//        analogWrite(pwmpin_d, pwm_dribble);
		}
		prevmillis_d = HAL_GetTick();
 8002df2:	f002 f8c3 	bl	8004f7c <HAL_GetTick>
 8002df6:	4603      	mov	r3, r0
 8002df8:	4a06      	ldr	r2, [pc, #24]	@ (8002e14 <dribble+0x258>)
 8002dfa:	6013      	str	r3, [r2, #0]
		prev_error_pot = error_d;
 8002dfc:	4b08      	ldr	r3, [pc, #32]	@ (8002e20 <dribble+0x264>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a0c      	ldr	r2, [pc, #48]	@ (8002e34 <dribble+0x278>)
 8002e02:	6013      	str	r3, [r2, #0]
 8002e04:	e000      	b.n	8002e08 <dribble+0x24c>
		return;
 8002e06:	bf00      	nop
	}

}
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000434 	.word	0x20000434
 8002e10:	200000dc 	.word	0x200000dc
 8002e14:	2000043c 	.word	0x2000043c
 8002e18:	200000b4 	.word	0x200000b4
 8002e1c:	200000e4 	.word	0x200000e4
 8002e20:	20000448 	.word	0x20000448
 8002e24:	40020400 	.word	0x40020400
 8002e28:	40014400 	.word	0x40014400
 8002e2c:	200000e0 	.word	0x200000e0
 8002e30:	40020800 	.word	0x40020800
 8002e34:	20000310 	.word	0x20000310
 8002e38:	200000c0 	.word	0x200000c0
 8002e3c:	40020000 	.word	0x40020000
 8002e40:	20000438 	.word	0x20000438
 8002e44:	200000e8 	.word	0x200000e8
 8002e48:	463b8000 	.word	0x463b8000
 8002e4c:	200000ec 	.word	0x200000ec
 8002e50:	200000f0 	.word	0x200000f0
 8002e54:	20000444 	.word	0x20000444

08002e58 <while_delay>:

void while_delay(int d) {
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
	unsigned long prevmillis1 = HAL_GetTick();
 8002e60:	f002 f88c 	bl	8004f7c <HAL_GetTick>
 8002e64:	60f8      	str	r0, [r7, #12]
	while (HAL_GetTick() - prevmillis1 <= d) {
 8002e66:	bf00      	nop
 8002e68:	f002 f888 	bl	8004f7c <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	1ad2      	subs	r2, r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d9f7      	bls.n	8002e68 <while_delay+0x10>
		// locomotion();
		// locomote();
		// recievecmd();
		// encoders();
	}
}
 8002e78:	bf00      	nop
 8002e7a:	bf00      	nop
 8002e7c:	3710      	adds	r7, #16
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <HAL_TIM_IC_CaptureCallback>:
float z = 0;
int u = 0;
int yaw = 0;
//uint32_t prev=0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002e82:	b480      	push	{r7}
 8002e84:	b083      	sub	sp, #12
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
//	else if(htim == &htim3)counter_lower= __HAL_TIM_GetCounter(&htim3);
//	else if(htim == &htim4) counter_4= __HAL_TIM_GetCounter(&htim4);
//	else if(htim == &htim5) counter_5= __HAL_TIM_GetCounter(&htim5);
//	else counter_8= __HAL_TIM_GetCounter(&htim8);

}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
	...

08002e98 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
//	if (huart == &huart2)
//		HAL_UART_Receive(&huart2, Ar_data, 29,10);
	if (huart == &huart5) {
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a10      	ldr	r2, [pc, #64]	@ (8002ee4 <HAL_UART_RxCpltCallback+0x4c>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d105      	bne.n	8002eb4 <HAL_UART_RxCpltCallback+0x1c>
		HAL_UART_Receive_DMA(&huart5, rx_data, 20);
 8002ea8:	2214      	movs	r2, #20
 8002eaa:	490f      	ldr	r1, [pc, #60]	@ (8002ee8 <HAL_UART_RxCpltCallback+0x50>)
 8002eac:	480d      	ldr	r0, [pc, #52]	@ (8002ee4 <HAL_UART_RxCpltCallback+0x4c>)
 8002eae:	f005 f931 	bl	8008114 <HAL_UART_Receive_DMA>
		HAL_UART_Receive_DMA(&huart4, Ar_data, 39);
	} else if (huart == &huart2) {
		HAL_UART_Receive_DMA(&huart2, rx_data, 20);
	}

}
 8002eb2:	e012      	b.n	8002eda <HAL_UART_RxCpltCallback+0x42>
	} else if (huart == &huart4) {
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4a0d      	ldr	r2, [pc, #52]	@ (8002eec <HAL_UART_RxCpltCallback+0x54>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d105      	bne.n	8002ec8 <HAL_UART_RxCpltCallback+0x30>
		HAL_UART_Receive_DMA(&huart4, Ar_data, 39);
 8002ebc:	2227      	movs	r2, #39	@ 0x27
 8002ebe:	490c      	ldr	r1, [pc, #48]	@ (8002ef0 <HAL_UART_RxCpltCallback+0x58>)
 8002ec0:	480a      	ldr	r0, [pc, #40]	@ (8002eec <HAL_UART_RxCpltCallback+0x54>)
 8002ec2:	f005 f927 	bl	8008114 <HAL_UART_Receive_DMA>
}
 8002ec6:	e008      	b.n	8002eda <HAL_UART_RxCpltCallback+0x42>
	} else if (huart == &huart2) {
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a0a      	ldr	r2, [pc, #40]	@ (8002ef4 <HAL_UART_RxCpltCallback+0x5c>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d104      	bne.n	8002eda <HAL_UART_RxCpltCallback+0x42>
		HAL_UART_Receive_DMA(&huart2, rx_data, 20);
 8002ed0:	2214      	movs	r2, #20
 8002ed2:	4905      	ldr	r1, [pc, #20]	@ (8002ee8 <HAL_UART_RxCpltCallback+0x50>)
 8002ed4:	4807      	ldr	r0, [pc, #28]	@ (8002ef4 <HAL_UART_RxCpltCallback+0x5c>)
 8002ed6:	f005 f91d 	bl	8008114 <HAL_UART_Receive_DMA>
}
 8002eda:	bf00      	nop
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	200007c8 	.word	0x200007c8
 8002ee8:	20000000 	.word	0x20000000
 8002eec:	20000780 	.word	0x20000780
 8002ef0:	200002e4 	.word	0x200002e4
 8002ef4:	20000810 	.word	0x20000810

08002ef8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */


	HAL_Init();
 8002efc:	f001 ffd8 	bl	8004eb0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002f00:	f000 fa86 	bl	8003410 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002f04:	f000 ff48 	bl	8003d98 <MX_GPIO_Init>
	MX_DMA_Init();
 8002f08:	f000 fefe 	bl	8003d08 <MX_DMA_Init>
	MX_ADC1_Init();
 8002f0c:	f000 faea 	bl	80034e4 <MX_ADC1_Init>
	MX_TIM1_Init();
 8002f10:	f000 fb68 	bl	80035e4 <MX_TIM1_Init>
	MX_TIM2_Init();
 8002f14:	f000 fbbe 	bl	8003694 <MX_TIM2_Init>
	MX_TIM3_Init();
 8002f18:	f000 fc36 	bl	8003788 <MX_TIM3_Init>
	MX_TIM4_Init();
 8002f1c:	f000 fc88 	bl	8003830 <MX_TIM4_Init>
	MX_TIM5_Init();
 8002f20:	f000 fcda 	bl	80038d8 <MX_TIM5_Init>
	MX_TIM8_Init();
 8002f24:	f000 fd2c 	bl	8003980 <MX_TIM8_Init>
	MX_TIM9_Init();
 8002f28:	f000 fd82 	bl	8003a30 <MX_TIM9_Init>
	MX_TIM12_Init();
 8002f2c:	f000 fe1e 	bl	8003b6c <MX_TIM12_Init>
	MX_UART4_Init();
 8002f30:	f000 fe6c 	bl	8003c0c <MX_UART4_Init>
	MX_UART5_Init();
 8002f34:	f000 fe94 	bl	8003c60 <MX_UART5_Init>
	MX_USART2_UART_Init();
 8002f38:	f000 febc 	bl	8003cb4 <MX_USART2_UART_Init>
	MX_TIM10_Init();
 8002f3c:	f000 fdc8 	bl	8003ad0 <MX_TIM10_Init>
	MX_I2C1_Init();
 8002f40:	f000 fb22 	bl	8003588 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 8002f44:	213c      	movs	r1, #60	@ 0x3c
 8002f46:	48c3      	ldr	r0, [pc, #780]	@ (8003254 <main+0x35c>)
 8002f48:	f004 fafa 	bl	8007540 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8002f4c:	213c      	movs	r1, #60	@ 0x3c
 8002f4e:	48c2      	ldr	r0, [pc, #776]	@ (8003258 <main+0x360>)
 8002f50:	f004 faf6 	bl	8007540 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8002f54:	213c      	movs	r1, #60	@ 0x3c
 8002f56:	48c1      	ldr	r0, [pc, #772]	@ (800325c <main+0x364>)
 8002f58:	f004 faf2 	bl	8007540 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 8002f5c:	213c      	movs	r1, #60	@ 0x3c
 8002f5e:	48c0      	ldr	r0, [pc, #768]	@ (8003260 <main+0x368>)
 8002f60:	f004 faee 	bl	8007540 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL);
 8002f64:	213c      	movs	r1, #60	@ 0x3c
 8002f66:	48bf      	ldr	r0, [pc, #764]	@ (8003264 <main+0x36c>)
 8002f68:	f004 faea 	bl	8007540 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	48be      	ldr	r0, [pc, #760]	@ (8003268 <main+0x370>)
 8002f70:	f004 f978 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002f74:	2104      	movs	r1, #4
 8002f76:	48bc      	ldr	r0, [pc, #752]	@ (8003268 <main+0x370>)
 8002f78:	f004 f974 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002f7c:	2108      	movs	r1, #8
 8002f7e:	48ba      	ldr	r0, [pc, #744]	@ (8003268 <main+0x370>)
 8002f80:	f004 f970 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002f84:	210c      	movs	r1, #12
 8002f86:	48b8      	ldr	r0, [pc, #736]	@ (8003268 <main+0x370>)
 8002f88:	f004 f96c 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	48b7      	ldr	r0, [pc, #732]	@ (800326c <main+0x374>)
 8002f90:	f004 f968 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8002f94:	2104      	movs	r1, #4
 8002f96:	48b5      	ldr	r0, [pc, #724]	@ (800326c <main+0x374>)
 8002f98:	f004 f964 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_3);
 8002f9c:	2108      	movs	r1, #8
 8002f9e:	48b3      	ldr	r0, [pc, #716]	@ (800326c <main+0x374>)
 8002fa0:	f004 f960 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	48b2      	ldr	r0, [pc, #712]	@ (8003270 <main+0x378>)
 8002fa8:	f004 f95c 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8002fac:	2104      	movs	r1, #4
 8002fae:	48b0      	ldr	r0, [pc, #704]	@ (8003270 <main+0x378>)
 8002fb0:	f004 f958 	bl	8007264 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	48af      	ldr	r0, [pc, #700]	@ (8003274 <main+0x37c>)
 8002fb8:	f004 f954 	bl	8007264 <HAL_TIM_PWM_Start>
//	HAL_UART_Receive_DMA(&huart5, Rx_data, 20);
	HAL_UART_Receive_DMA(&huart4, Ar_data, 39);
 8002fbc:	2227      	movs	r2, #39	@ 0x27
 8002fbe:	49ae      	ldr	r1, [pc, #696]	@ (8003278 <main+0x380>)
 8002fc0:	48ae      	ldr	r0, [pc, #696]	@ (800327c <main+0x384>)
 8002fc2:	f005 f8a7 	bl	8008114 <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart2, rx_data, 20);
 8002fc6:	2214      	movs	r2, #20
 8002fc8:	49ad      	ldr	r1, [pc, #692]	@ (8003280 <main+0x388>)
 8002fca:	48ae      	ldr	r0, [pc, #696]	@ (8003284 <main+0x38c>)
 8002fcc:	f005 f8a2 	bl	8008114 <HAL_UART_Receive_DMA>
//	bno055_setOperationModeNDOF();
//	if (hi2c1.State != HAL_I2C_STATE_READY) {
//		HAL_I2C_DeInit(&hi2c1);
//		HAL_I2C_Init(&hi2c1);
//	}
	HAL_GPIO_WritePin(retractLower_Port, retractLower_Pin, 1);
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	2102      	movs	r1, #2
 8002fd4:	48ac      	ldr	r0, [pc, #688]	@ (8003288 <main+0x390>)
 8002fd6:	f003 fab1 	bl	800653c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(retractUpper_Port, retractUpper_Pin, 1);
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002fe0:	48aa      	ldr	r0, [pc, #680]	@ (800328c <main+0x394>)
 8002fe2:	f003 faab 	bl	800653c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(pistonDown_Port, pistonDown_Pin, 1);
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002fec:	48a8      	ldr	r0, [pc, #672]	@ (8003290 <main+0x398>)
 8002fee:	f003 faa5 	bl	800653c <HAL_GPIO_WritePin>
	while_delay(200);
 8002ff2:	20c8      	movs	r0, #200	@ 0xc8
 8002ff4:	f7ff ff30 	bl	8002e58 <while_delay>
	HAL_GPIO_WritePin(retractLower_Port, retractLower_Pin, 0);
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	2102      	movs	r1, #2
 8002ffc:	48a2      	ldr	r0, [pc, #648]	@ (8003288 <main+0x390>)
 8002ffe:	f003 fa9d 	bl	800653c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(retractUpper_Port, retractUpper_Pin, 0);
 8003002:	2200      	movs	r2, #0
 8003004:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003008:	48a0      	ldr	r0, [pc, #640]	@ (800328c <main+0x394>)
 800300a:	f003 fa97 	bl	800653c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(pistonDown_Port, pistonDown_Pin, 0);
 800300e:	2200      	movs	r2, #0
 8003010:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003014:	489e      	ldr	r0, [pc, #632]	@ (8003290 <main+0x398>)
 8003016:	f003 fa91 	bl	800653c <HAL_GPIO_WritePin>

//  		start

//		parseJS(&Rx_data);
//		parseJSAR(&Ar_data);
		Mpuvalueslo(&Mp_data);
 800301a:	489e      	ldr	r0, [pc, #632]	@ (8003294 <main+0x39c>)
 800301c:	f7fe fcb0 	bl	8001980 <Mpuvalueslo>
		Arvalueslo(&Ar_data);
 8003020:	4895      	ldr	r0, [pc, #596]	@ (8003278 <main+0x380>)
 8003022:	f7fe fc6d 	bl	8001900 <Arvalueslo>
		Rxvalueslo(&rx_data);
 8003026:	4896      	ldr	r0, [pc, #600]	@ (8003280 <main+0x388>)
 8003028:	f7fe fae2 	bl	80015f0 <Rxvalueslo>
		dribble();
 800302c:	f7ff fdc6 	bl	8002bbc <dribble>
		rotors(Rotors_flag);
 8003030:	4b99      	ldr	r3, [pc, #612]	@ (8003298 <main+0x3a0>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	4618      	mov	r0, r3
 8003036:	f7fe f8bd 	bl	80011b4 <rotors>

//		rpm_cal();
//		autolocomote();
		switch (loco) {
 800303a:	4b98      	ldr	r3, [pc, #608]	@ (800329c <main+0x3a4>)
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	3b41      	subs	r3, #65	@ 0x41
 8003040:	2b2e      	cmp	r3, #46	@ 0x2e
 8003042:	f200 81b8 	bhi.w	80033b6 <main+0x4be>
 8003046:	a201      	add	r2, pc, #4	@ (adr r2, 800304c <main+0x154>)
 8003048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800304c:	080031c5 	.word	0x080031c5
 8003050:	080032fb 	.word	0x080032fb
 8003054:	080033b7 	.word	0x080033b7
 8003058:	080033b7 	.word	0x080033b7
 800305c:	080033b7 	.word	0x080033b7
 8003060:	080033b7 	.word	0x080033b7
 8003064:	080033b7 	.word	0x080033b7
 8003068:	080033b7 	.word	0x080033b7
 800306c:	080033b7 	.word	0x080033b7
 8003070:	080032b9 	.word	0x080032b9
 8003074:	08003127 	.word	0x08003127
 8003078:	0800338f 	.word	0x0800338f
 800307c:	080033b7 	.word	0x080033b7
 8003080:	080033b7 	.word	0x080033b7
 8003084:	08003169 	.word	0x08003169
 8003088:	080033b7 	.word	0x080033b7
 800308c:	080033b7 	.word	0x080033b7
 8003090:	080033ad 	.word	0x080033ad
 8003094:	0800332f 	.word	0x0800332f
 8003098:	080033b7 	.word	0x080033b7
 800309c:	080033b7 	.word	0x080033b7
 80030a0:	080033b7 	.word	0x080033b7
 80030a4:	080033b7 	.word	0x080033b7
 80030a8:	08003315 	.word	0x08003315
 80030ac:	0800318d 	.word	0x0800318d
 80030b0:	080033b7 	.word	0x080033b7
 80030b4:	080033b7 	.word	0x080033b7
 80030b8:	080033b7 	.word	0x080033b7
 80030bc:	080033b7 	.word	0x080033b7
 80030c0:	080033b7 	.word	0x080033b7
 80030c4:	080033b7 	.word	0x080033b7
 80030c8:	080033b7 	.word	0x080033b7
 80030cc:	080033b7 	.word	0x080033b7
 80030d0:	080033b7 	.word	0x080033b7
 80030d4:	080033b7 	.word	0x080033b7
 80030d8:	080032cf 	.word	0x080032cf
 80030dc:	080032e5 	.word	0x080032e5
 80030e0:	080033b7 	.word	0x080033b7
 80030e4:	08003345 	.word	0x08003345
 80030e8:	080033b7 	.word	0x080033b7
 80030ec:	080033b7 	.word	0x080033b7
 80030f0:	080033b7 	.word	0x080033b7
 80030f4:	08003109 	.word	0x08003109
 80030f8:	080033b7 	.word	0x080033b7
 80030fc:	080033b7 	.word	0x080033b7
 8003100:	080033b7 	.word	0x080033b7
 8003104:	08003145 	.word	0x08003145
		case 'k':
			if (!alignn) {
 8003108:	4b65      	ldr	r3, [pc, #404]	@ (80032a0 <main+0x3a8>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	f083 0301 	eor.w	r3, r3, #1
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d002      	beq.n	800311c <main+0x224>
				alignn = true;
 8003116:	4b62      	ldr	r3, [pc, #392]	@ (80032a0 <main+0x3a8>)
 8003118:	2201      	movs	r2, #1
 800311a:	701a      	strb	r2, [r3, #0]
			}
//			if (autoloco) {
//				autoloco = false;
//			}
			locomotion();
 800311c:	f7fe fea4 	bl	8001e68 <locomotion>
			locomote();
 8003120:	f7ff f856 	bl	80021d0 <locomote>
			break;
 8003124:	e154      	b.n	80033d0 <main+0x4d8>

		case 'K':
			if (!alignn) {
 8003126:	4b5e      	ldr	r3, [pc, #376]	@ (80032a0 <main+0x3a8>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	f083 0301 	eor.w	r3, r3, #1
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	d002      	beq.n	800313a <main+0x242>
				alignn = true;
 8003134:	4b5a      	ldr	r3, [pc, #360]	@ (80032a0 <main+0x3a8>)
 8003136:	2201      	movs	r2, #1
 8003138:	701a      	strb	r2, [r3, #0]
			}
//			if (autoloco) {
//				autoloco = false;
//			}
			locomotion();
 800313a:	f7fe fe95 	bl	8001e68 <locomotion>
			locomote();
 800313e:	f7ff f847 	bl	80021d0 <locomote>
			break;
 8003142:	e145      	b.n	80033d0 <main+0x4d8>
//				HAL_GPIO_WritePin(extendLower_Port, extendLower_Pin, 1);
//				while_delay(1000);
//				HAL_GPIO_WritePin(extendLower_Port, extendLower_Pin, 0);
//				break;
		case 'o':
			if (!alignn) {
 8003144:	4b56      	ldr	r3, [pc, #344]	@ (80032a0 <main+0x3a8>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	f083 0301 	eor.w	r3, r3, #1
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	d002      	beq.n	8003158 <main+0x260>
						alignn = true;
 8003152:	4b53      	ldr	r3, [pc, #332]	@ (80032a0 <main+0x3a8>)
 8003154:	2201      	movs	r2, #1
 8003156:	701a      	strb	r2, [r3, #0]
					}
		    bnoallow = 0;
 8003158:	4b52      	ldr	r3, [pc, #328]	@ (80032a4 <main+0x3ac>)
 800315a:	2200      	movs	r2, #0
 800315c:	701a      	strb	r2, [r3, #0]
//			if (autoloco) {
//				autoloco = false;
//			}
			locomotion();
 800315e:	f7fe fe83 	bl	8001e68 <locomotion>
			locomote();
 8003162:	f7ff f835 	bl	80021d0 <locomote>
			break;
 8003166:	e133      	b.n	80033d0 <main+0x4d8>
		case 'O':
			if (!alignn) {
 8003168:	4b4d      	ldr	r3, [pc, #308]	@ (80032a0 <main+0x3a8>)
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	f083 0301 	eor.w	r3, r3, #1
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d002      	beq.n	800317c <main+0x284>
				alignn = true;
 8003176:	4b4a      	ldr	r3, [pc, #296]	@ (80032a0 <main+0x3a8>)
 8003178:	2201      	movs	r2, #1
 800317a:	701a      	strb	r2, [r3, #0]
			}
		    bnoallow = 1;
 800317c:	4b49      	ldr	r3, [pc, #292]	@ (80032a4 <main+0x3ac>)
 800317e:	2201      	movs	r2, #1
 8003180:	701a      	strb	r2, [r3, #0]
//			if (autoloco) {
//				autoloco = false;
//			}
			locomotion();
 8003182:	f7fe fe71 	bl	8001e68 <locomotion>
			locomote();
 8003186:	f7ff f823 	bl	80021d0 <locomote>
			break;
 800318a:	e121      	b.n	80033d0 <main+0x4d8>
		case 'Y':
			if (!alignn) {
 800318c:	4b44      	ldr	r3, [pc, #272]	@ (80032a0 <main+0x3a8>)
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	f083 0301 	eor.w	r3, r3, #1
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d002      	beq.n	80031a0 <main+0x2a8>
				alignn = true;
 800319a:	4b41      	ldr	r3, [pc, #260]	@ (80032a0 <main+0x3a8>)
 800319c:	2201      	movs	r2, #1
 800319e:	701a      	strb	r2, [r3, #0]
			}

			if (flag_amkette) {
 80031a0:	4b41      	ldr	r3, [pc, #260]	@ (80032a8 <main+0x3b0>)
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f000 810e 	beq.w	80033c6 <main+0x4ce>
				if (autoloco) {
 80031aa:	4b40      	ldr	r3, [pc, #256]	@ (80032ac <main+0x3b4>)
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d002      	beq.n	80031b8 <main+0x2c0>
					autoloco = false;
 80031b2:	4b3e      	ldr	r3, [pc, #248]	@ (80032ac <main+0x3b4>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	701a      	strb	r2, [r3, #0]
				}
				feed();
 80031b8:	f7fe f926 	bl	8001408 <feed>
				flag_amkette = false;
 80031bc:	4b3a      	ldr	r3, [pc, #232]	@ (80032a8 <main+0x3b0>)
 80031be:	2200      	movs	r2, #0
 80031c0:	701a      	strb	r2, [r3, #0]
			}
			break;
 80031c2:	e100      	b.n	80033c6 <main+0x4ce>
		case 'A':
			if (!alignn) {
 80031c4:	4b36      	ldr	r3, [pc, #216]	@ (80032a0 <main+0x3a8>)
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	f083 0301 	eor.w	r3, r3, #1
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d002      	beq.n	80031d8 <main+0x2e0>
				alignn = true;
 80031d2:	4b33      	ldr	r3, [pc, #204]	@ (80032a0 <main+0x3a8>)
 80031d4:	2201      	movs	r2, #1
 80031d6:	701a      	strb	r2, [r3, #0]
			}
			if (flag_amkette) {
 80031d8:	4b33      	ldr	r3, [pc, #204]	@ (80032a8 <main+0x3b0>)
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 80f4 	beq.w	80033ca <main+0x4d2>
					if (autoloco) {
 80031e2:	4b32      	ldr	r3, [pc, #200]	@ (80032ac <main+0x3b4>)
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d002      	beq.n	80031f0 <main+0x2f8>
						autoloco = false;
 80031ea:	4b30      	ldr	r3, [pc, #192]	@ (80032ac <main+0x3b4>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	701a      	strb	r2, [r3, #0]
					}
					check++;
 80031f0:	4b2f      	ldr	r3, [pc, #188]	@ (80032b0 <main+0x3b8>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	3301      	adds	r3, #1
 80031f6:	4a2e      	ldr	r2, [pc, #184]	@ (80032b0 <main+0x3b8>)
 80031f8:	6013      	str	r3, [r2, #0]
					f_dribble = true;
 80031fa:	4b2e      	ldr	r3, [pc, #184]	@ (80032b4 <main+0x3bc>)
 80031fc:	2201      	movs	r2, #1
 80031fe:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(extendLower_Port, extendLower_Pin, 1);
 8003200:	2201      	movs	r2, #1
 8003202:	2108      	movs	r1, #8
 8003204:	4820      	ldr	r0, [pc, #128]	@ (8003288 <main+0x390>)
 8003206:	f003 f999 	bl	800653c <HAL_GPIO_WritePin>
					while_delay(600);
 800320a:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800320e:	f7ff fe23 	bl	8002e58 <while_delay>
					HAL_GPIO_WritePin(extendLower_Port, extendLower_Pin, 0);
 8003212:	2200      	movs	r2, #0
 8003214:	2108      	movs	r1, #8
 8003216:	481c      	ldr	r0, [pc, #112]	@ (8003288 <main+0x390>)
 8003218:	f003 f990 	bl	800653c <HAL_GPIO_WritePin>
					while_delay(600);
 800321c:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8003220:	f7ff fe1a 	bl	8002e58 <while_delay>
					HAL_GPIO_WritePin(extendUpper_Port, extendUpper_Pin, 1);
 8003224:	2201      	movs	r2, #1
 8003226:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800322a:	4819      	ldr	r0, [pc, #100]	@ (8003290 <main+0x398>)
 800322c:	f003 f986 	bl	800653c <HAL_GPIO_WritePin>
					while_delay(150);
 8003230:	2096      	movs	r0, #150	@ 0x96
 8003232:	f7ff fe11 	bl	8002e58 <while_delay>
					HAL_GPIO_WritePin(extendUpper_Port, extendUpper_Pin, 0);
 8003236:	2200      	movs	r2, #0
 8003238:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800323c:	4814      	ldr	r0, [pc, #80]	@ (8003290 <main+0x398>)
 800323e:	f003 f97d 	bl	800653c <HAL_GPIO_WritePin>
					while_delay(500);
 8003242:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003246:	f7ff fe07 	bl	8002e58 <while_delay>
					flag_amkette = false;
 800324a:	4b17      	ldr	r3, [pc, #92]	@ (80032a8 <main+0x3b0>)
 800324c:	2200      	movs	r2, #0
 800324e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003250:	e0bb      	b.n	80033ca <main+0x4d2>
 8003252:	bf00      	nop
 8003254:	20000450 	.word	0x20000450
 8003258:	20000498 	.word	0x20000498
 800325c:	200004e0 	.word	0x200004e0
 8003260:	20000528 	.word	0x20000528
 8003264:	20000570 	.word	0x20000570
 8003268:	20000660 	.word	0x20000660
 800326c:	200006a8 	.word	0x200006a8
 8003270:	20000738 	.word	0x20000738
 8003274:	200006f0 	.word	0x200006f0
 8003278:	200002e4 	.word	0x200002e4
 800327c:	20000780 	.word	0x20000780
 8003280:	20000000 	.word	0x20000000
 8003284:	20000810 	.word	0x20000810
 8003288:	40020c00 	.word	0x40020c00
 800328c:	40020800 	.word	0x40020800
 8003290:	40020000 	.word	0x40020000
 8003294:	2000030c 	.word	0x2000030c
 8003298:	20000430 	.word	0x20000430
 800329c:	200000b0 	.word	0x200000b0
 80032a0:	2000008c 	.word	0x2000008c
 80032a4:	20000034 	.word	0x20000034
 80032a8:	200000c0 	.word	0x200000c0
 80032ac:	2000030f 	.word	0x2000030f
 80032b0:	20000440 	.word	0x20000440
 80032b4:	200000dc 	.word	0x200000dc
//			break;
		case 'J':
			//			if (flag_amkette == true) {
			//				if (nexts) {
			//					if (alpha == 0) {
			alignvalue = 180;
 80032b8:	4b46      	ldr	r3, [pc, #280]	@ (80033d4 <main+0x4dc>)
 80032ba:	4a47      	ldr	r2, [pc, #284]	@ (80033d8 <main+0x4e0>)
 80032bc:	601a      	str	r2, [r3, #0]
			//					} else {
			//						alignvalue = Z_Val + alpha;
			//					}
			alignn = false;
 80032be:	4b47      	ldr	r3, [pc, #284]	@ (80033dc <main+0x4e4>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	701a      	strb	r2, [r3, #0]
			//					nexts = false;
			//				}
			//				flag_amkette = false;
			//			}
			locomotion();
 80032c4:	f7fe fdd0 	bl	8001e68 <locomotion>
			locomote();
 80032c8:	f7fe ff82 	bl	80021d0 <locomote>
			break;
 80032cc:	e080      	b.n	80033d0 <main+0x4d8>

		case 'd':
			//			if (flag_amkette == true) {
			//				if (nexts) {
			//					if (alpha == 0) {
			alignvalue = 270;
 80032ce:	4b41      	ldr	r3, [pc, #260]	@ (80033d4 <main+0x4dc>)
 80032d0:	4a43      	ldr	r2, [pc, #268]	@ (80033e0 <main+0x4e8>)
 80032d2:	601a      	str	r2, [r3, #0]
			//					} else {
			//						alignvalue = Z_Val + alpha;
			//					}
			alignn = false;
 80032d4:	4b41      	ldr	r3, [pc, #260]	@ (80033dc <main+0x4e4>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	701a      	strb	r2, [r3, #0]
			//					nexts = false;
			//				}
			//				flag_amkette == false;

			//			}
			locomotion();
 80032da:	f7fe fdc5 	bl	8001e68 <locomotion>
			locomote();
 80032de:	f7fe ff77 	bl	80021d0 <locomote>

			break;
 80032e2:	e075      	b.n	80033d0 <main+0x4d8>
		case 'e':
//			if (nexts) {
//				if (alpha == 0) {
			alignvalue = 90;
 80032e4:	4b3b      	ldr	r3, [pc, #236]	@ (80033d4 <main+0x4dc>)
 80032e6:	4a3f      	ldr	r2, [pc, #252]	@ (80033e4 <main+0x4ec>)
 80032e8:	601a      	str	r2, [r3, #0]
//				} else {
//					alignvalue = Z_Val + alpha;
//				}
			alignn = false;
 80032ea:	4b3c      	ldr	r3, [pc, #240]	@ (80033dc <main+0x4e4>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	701a      	strb	r2, [r3, #0]
//				nexts = false;
//			}
			locomotion();
 80032f0:	f7fe fdba 	bl	8001e68 <locomotion>
			locomote();
 80032f4:	f7fe ff6c 	bl	80021d0 <locomote>

			break;
 80032f8:	e06a      	b.n	80033d0 <main+0x4d8>
		case 'B':
			kpLower = 30;
 80032fa:	4b3b      	ldr	r3, [pc, #236]	@ (80033e8 <main+0x4f0>)
 80032fc:	4a3b      	ldr	r2, [pc, #236]	@ (80033ec <main+0x4f4>)
 80032fe:	601a      	str	r2, [r3, #0]
			kpUpper = 20;
 8003300:	4b3b      	ldr	r3, [pc, #236]	@ (80033f0 <main+0x4f8>)
 8003302:	4a3c      	ldr	r2, [pc, #240]	@ (80033f4 <main+0x4fc>)
 8003304:	601a      	str	r2, [r3, #0]
			Rotors_flag = 1;
 8003306:	4b3c      	ldr	r3, [pc, #240]	@ (80033f8 <main+0x500>)
 8003308:	2201      	movs	r2, #1
 800330a:	701a      	strb	r2, [r3, #0]
			isthreepointer = true;
 800330c:	4b3b      	ldr	r3, [pc, #236]	@ (80033fc <main+0x504>)
 800330e:	2201      	movs	r2, #1
 8003310:	701a      	strb	r2, [r3, #0]
			break;
 8003312:	e05d      	b.n	80033d0 <main+0x4d8>
		case 'X':

			kpLower = 30;
 8003314:	4b34      	ldr	r3, [pc, #208]	@ (80033e8 <main+0x4f0>)
 8003316:	4a35      	ldr	r2, [pc, #212]	@ (80033ec <main+0x4f4>)
 8003318:	601a      	str	r2, [r3, #0]
			kpUpper = 20;
 800331a:	4b35      	ldr	r3, [pc, #212]	@ (80033f0 <main+0x4f8>)
 800331c:	4a35      	ldr	r2, [pc, #212]	@ (80033f4 <main+0x4fc>)
 800331e:	601a      	str	r2, [r3, #0]
			Rotors_flag = 1;
 8003320:	4b35      	ldr	r3, [pc, #212]	@ (80033f8 <main+0x500>)
 8003322:	2201      	movs	r2, #1
 8003324:	701a      	strb	r2, [r3, #0]
			isthreepointer = false;
 8003326:	4b35      	ldr	r3, [pc, #212]	@ (80033fc <main+0x504>)
 8003328:	2200      	movs	r2, #0
 800332a:	701a      	strb	r2, [r3, #0]
			break;
 800332c:	e050      	b.n	80033d0 <main+0x4d8>
		case 'S':
			nexts = true;
 800332e:	4b34      	ldr	r3, [pc, #208]	@ (8003400 <main+0x508>)
 8003330:	2201      	movs	r2, #1
 8003332:	701a      	strb	r2, [r3, #0]
			flag_amkette = true;
 8003334:	4b33      	ldr	r3, [pc, #204]	@ (8003404 <main+0x50c>)
 8003336:	2201      	movs	r2, #1
 8003338:	701a      	strb	r2, [r3, #0]
			locomotion();
 800333a:	f7fe fd95 	bl	8001e68 <locomotion>
			locomote();
 800333e:	f7fe ff47 	bl	80021d0 <locomote>

			break;
 8003342:	e045      	b.n	80033d0 <main+0x4d8>
		case 'g':
			if (nexts) {
 8003344:	4b2e      	ldr	r3, [pc, #184]	@ (8003400 <main+0x508>)
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d040      	beq.n	80033ce <main+0x4d6>
				if (alpha == 0) {
 800334c:	4b2e      	ldr	r3, [pc, #184]	@ (8003408 <main+0x510>)
 800334e:	edd3 7a00 	vldr	s15, [r3]
 8003352:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800335a:	d103      	bne.n	8003364 <main+0x46c>
					alignvalue = 180;
 800335c:	4b1d      	ldr	r3, [pc, #116]	@ (80033d4 <main+0x4dc>)
 800335e:	4a1e      	ldr	r2, [pc, #120]	@ (80033d8 <main+0x4e0>)
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	e00d      	b.n	8003380 <main+0x488>
				} else {
					alignvalue = Z_Val + alpha;
 8003364:	4b29      	ldr	r3, [pc, #164]	@ (800340c <main+0x514>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	ee07 3a90 	vmov	s15, r3
 800336c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003370:	4b25      	ldr	r3, [pc, #148]	@ (8003408 <main+0x510>)
 8003372:	edd3 7a00 	vldr	s15, [r3]
 8003376:	ee77 7a27 	vadd.f32	s15, s14, s15
 800337a:	4b16      	ldr	r3, [pc, #88]	@ (80033d4 <main+0x4dc>)
 800337c:	edc3 7a00 	vstr	s15, [r3]
				}
				alignn = false;
 8003380:	4b16      	ldr	r3, [pc, #88]	@ (80033dc <main+0x4e4>)
 8003382:	2200      	movs	r2, #0
 8003384:	701a      	strb	r2, [r3, #0]
				nexts = false;
 8003386:	4b1e      	ldr	r3, [pc, #120]	@ (8003400 <main+0x508>)
 8003388:	2200      	movs	r2, #0
 800338a:	701a      	strb	r2, [r3, #0]
			}

			break;
 800338c:	e01f      	b.n	80033ce <main+0x4d6>

		case 'L':
			if (!alignn) {
 800338e:	4b13      	ldr	r3, [pc, #76]	@ (80033dc <main+0x4e4>)
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	f083 0301 	eor.w	r3, r3, #1
 8003396:	b2db      	uxtb	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d002      	beq.n	80033a2 <main+0x4aa>
				alignn = true;
 800339c:	4b0f      	ldr	r3, [pc, #60]	@ (80033dc <main+0x4e4>)
 800339e:	2201      	movs	r2, #1
 80033a0:	701a      	strb	r2, [r3, #0]
			}
			locomotion();
 80033a2:	f7fe fd61 	bl	8001e68 <locomotion>
			locomote();
 80033a6:	f7fe ff13 	bl	80021d0 <locomote>
			break;
 80033aa:	e011      	b.n	80033d0 <main+0x4d8>
		case 'R':

			locomotion();
 80033ac:	f7fe fd5c 	bl	8001e68 <locomotion>
			locomote();
 80033b0:	f7fe ff0e 	bl	80021d0 <locomote>
			break;
 80033b4:	e00c      	b.n	80033d0 <main+0x4d8>
//			HAL_GPIO_WritePin(retractUpper_Port, retractUpper_Pin, 0);
//			HAL_GPIO_WritePin(pistonDown_Port, pistonDown_Pin, 0);
//			break;

		default:
			flag_amkette = true;
 80033b6:	4b13      	ldr	r3, [pc, #76]	@ (8003404 <main+0x50c>)
 80033b8:	2201      	movs	r2, #1
 80033ba:	701a      	strb	r2, [r3, #0]
			locomotion();
 80033bc:	f7fe fd54 	bl	8001e68 <locomotion>
			locomote();
 80033c0:	f7fe ff06 	bl	80021d0 <locomote>

			break;
 80033c4:	e004      	b.n	80033d0 <main+0x4d8>
			break;
 80033c6:	bf00      	nop
 80033c8:	e627      	b.n	800301a <main+0x122>
			break;
 80033ca:	bf00      	nop
 80033cc:	e625      	b.n	800301a <main+0x122>
			break;
 80033ce:	bf00      	nop
		Mpuvalueslo(&Mp_data);
 80033d0:	e623      	b.n	800301a <main+0x122>
 80033d2:	bf00      	nop
 80033d4:	2000035c 	.word	0x2000035c
 80033d8:	43340000 	.word	0x43340000
 80033dc:	2000008c 	.word	0x2000008c
 80033e0:	43870000 	.word	0x43870000
 80033e4:	42b40000 	.word	0x42b40000
 80033e8:	200000b8 	.word	0x200000b8
 80033ec:	41f00000 	.word	0x41f00000
 80033f0:	200000bc 	.word	0x200000bc
 80033f4:	41a00000 	.word	0x41a00000
 80033f8:	20000430 	.word	0x20000430
 80033fc:	200000c8 	.word	0x200000c8
 8003400:	20000360 	.word	0x20000360
 8003404:	200000c0 	.word	0x200000c0
 8003408:	20000314 	.word	0x20000314
 800340c:	20000390 	.word	0x20000390

08003410 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003410:	b580      	push	{r7, lr}
 8003412:	b094      	sub	sp, #80	@ 0x50
 8003414:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003416:	f107 0320 	add.w	r3, r7, #32
 800341a:	2230      	movs	r2, #48	@ 0x30
 800341c:	2100      	movs	r1, #0
 800341e:	4618      	mov	r0, r3
 8003420:	f007 fa9a 	bl	800a958 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003424:	f107 030c 	add.w	r3, r7, #12
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	605a      	str	r2, [r3, #4]
 800342e:	609a      	str	r2, [r3, #8]
 8003430:	60da      	str	r2, [r3, #12]
 8003432:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8003434:	2300      	movs	r3, #0
 8003436:	60bb      	str	r3, [r7, #8]
 8003438:	4b28      	ldr	r3, [pc, #160]	@ (80034dc <SystemClock_Config+0xcc>)
 800343a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343c:	4a27      	ldr	r2, [pc, #156]	@ (80034dc <SystemClock_Config+0xcc>)
 800343e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003442:	6413      	str	r3, [r2, #64]	@ 0x40
 8003444:	4b25      	ldr	r3, [pc, #148]	@ (80034dc <SystemClock_Config+0xcc>)
 8003446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003448:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003450:	2300      	movs	r3, #0
 8003452:	607b      	str	r3, [r7, #4]
 8003454:	4b22      	ldr	r3, [pc, #136]	@ (80034e0 <SystemClock_Config+0xd0>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a21      	ldr	r2, [pc, #132]	@ (80034e0 <SystemClock_Config+0xd0>)
 800345a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800345e:	6013      	str	r3, [r2, #0]
 8003460:	4b1f      	ldr	r3, [pc, #124]	@ (80034e0 <SystemClock_Config+0xd0>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003468:	607b      	str	r3, [r7, #4]
 800346a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800346c:	2302      	movs	r3, #2
 800346e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003470:	2301      	movs	r3, #1
 8003472:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003474:	2310      	movs	r3, #16
 8003476:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003478:	2302      	movs	r3, #2
 800347a:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800347c:	2300      	movs	r3, #0
 800347e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8003480:	2308      	movs	r3, #8
 8003482:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8003484:	23a8      	movs	r3, #168	@ 0xa8
 8003486:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003488:	2302      	movs	r3, #2
 800348a:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800348c:	2307      	movs	r3, #7
 800348e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003490:	f107 0320 	add.w	r3, r7, #32
 8003494:	4618      	mov	r0, r3
 8003496:	f003 f9af 	bl	80067f8 <HAL_RCC_OscConfig>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <SystemClock_Config+0x94>
		Error_Handler();
 80034a0:	f000 fd42 	bl	8003f28 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80034a4:	230f      	movs	r3, #15
 80034a6:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034a8:	2302      	movs	r3, #2
 80034aa:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034ac:	2300      	movs	r3, #0
 80034ae:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80034b0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80034b4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80034b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034ba:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80034bc:	f107 030c 	add.w	r3, r7, #12
 80034c0:	2105      	movs	r1, #5
 80034c2:	4618      	mov	r0, r3
 80034c4:	f003 fc10 	bl	8006ce8 <HAL_RCC_ClockConfig>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <SystemClock_Config+0xc2>
		Error_Handler();
 80034ce:	f000 fd2b 	bl	8003f28 <Error_Handler>
	}
}
 80034d2:	bf00      	nop
 80034d4:	3750      	adds	r7, #80	@ 0x50
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	40023800 	.word	0x40023800
 80034e0:	40007000 	.word	0x40007000

080034e4 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80034ea:	463b      	mov	r3, r7
 80034ec:	2200      	movs	r2, #0
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	605a      	str	r2, [r3, #4]
 80034f2:	609a      	str	r2, [r3, #8]
 80034f4:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80034f6:	4b21      	ldr	r3, [pc, #132]	@ (800357c <MX_ADC1_Init+0x98>)
 80034f8:	4a21      	ldr	r2, [pc, #132]	@ (8003580 <MX_ADC1_Init+0x9c>)
 80034fa:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80034fc:	4b1f      	ldr	r3, [pc, #124]	@ (800357c <MX_ADC1_Init+0x98>)
 80034fe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003502:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003504:	4b1d      	ldr	r3, [pc, #116]	@ (800357c <MX_ADC1_Init+0x98>)
 8003506:	2200      	movs	r2, #0
 8003508:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 800350a:	4b1c      	ldr	r3, [pc, #112]	@ (800357c <MX_ADC1_Init+0x98>)
 800350c:	2200      	movs	r2, #0
 800350e:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8003510:	4b1a      	ldr	r3, [pc, #104]	@ (800357c <MX_ADC1_Init+0x98>)
 8003512:	2200      	movs	r2, #0
 8003514:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003516:	4b19      	ldr	r3, [pc, #100]	@ (800357c <MX_ADC1_Init+0x98>)
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800351e:	4b17      	ldr	r3, [pc, #92]	@ (800357c <MX_ADC1_Init+0x98>)
 8003520:	2200      	movs	r2, #0
 8003522:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003524:	4b15      	ldr	r3, [pc, #84]	@ (800357c <MX_ADC1_Init+0x98>)
 8003526:	4a17      	ldr	r2, [pc, #92]	@ (8003584 <MX_ADC1_Init+0xa0>)
 8003528:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800352a:	4b14      	ldr	r3, [pc, #80]	@ (800357c <MX_ADC1_Init+0x98>)
 800352c:	2200      	movs	r2, #0
 800352e:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8003530:	4b12      	ldr	r3, [pc, #72]	@ (800357c <MX_ADC1_Init+0x98>)
 8003532:	2201      	movs	r2, #1
 8003534:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8003536:	4b11      	ldr	r3, [pc, #68]	@ (800357c <MX_ADC1_Init+0x98>)
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800353e:	4b0f      	ldr	r3, [pc, #60]	@ (800357c <MX_ADC1_Init+0x98>)
 8003540:	2201      	movs	r2, #1
 8003542:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8003544:	480d      	ldr	r0, [pc, #52]	@ (800357c <MX_ADC1_Init+0x98>)
 8003546:	f001 fd49 	bl	8004fdc <HAL_ADC_Init>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <MX_ADC1_Init+0x70>
		Error_Handler();
 8003550:	f000 fcea 	bl	8003f28 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8003554:	2304      	movs	r3, #4
 8003556:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8003558:	2301      	movs	r3, #1
 800355a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800355c:	2300      	movs	r3, #0
 800355e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003560:	463b      	mov	r3, r7
 8003562:	4619      	mov	r1, r3
 8003564:	4805      	ldr	r0, [pc, #20]	@ (800357c <MX_ADC1_Init+0x98>)
 8003566:	f001 ff1b 	bl	80053a0 <HAL_ADC_ConfigChannel>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d001      	beq.n	8003574 <MX_ADC1_Init+0x90>
		Error_Handler();
 8003570:	f000 fcda 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8003574:	bf00      	nop
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	200005c4 	.word	0x200005c4
 8003580:	40012000 	.word	0x40012000
 8003584:	0f000001 	.word	0x0f000001

08003588 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800358c:	4b12      	ldr	r3, [pc, #72]	@ (80035d8 <MX_I2C1_Init+0x50>)
 800358e:	4a13      	ldr	r2, [pc, #76]	@ (80035dc <MX_I2C1_Init+0x54>)
 8003590:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8003592:	4b11      	ldr	r3, [pc, #68]	@ (80035d8 <MX_I2C1_Init+0x50>)
 8003594:	4a12      	ldr	r2, [pc, #72]	@ (80035e0 <MX_I2C1_Init+0x58>)
 8003596:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003598:	4b0f      	ldr	r3, [pc, #60]	@ (80035d8 <MX_I2C1_Init+0x50>)
 800359a:	2200      	movs	r2, #0
 800359c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800359e:	4b0e      	ldr	r3, [pc, #56]	@ (80035d8 <MX_I2C1_Init+0x50>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035a4:	4b0c      	ldr	r3, [pc, #48]	@ (80035d8 <MX_I2C1_Init+0x50>)
 80035a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035aa:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035ac:	4b0a      	ldr	r3, [pc, #40]	@ (80035d8 <MX_I2C1_Init+0x50>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80035b2:	4b09      	ldr	r3, [pc, #36]	@ (80035d8 <MX_I2C1_Init+0x50>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035b8:	4b07      	ldr	r3, [pc, #28]	@ (80035d8 <MX_I2C1_Init+0x50>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035be:	4b06      	ldr	r3, [pc, #24]	@ (80035d8 <MX_I2C1_Init+0x50>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80035c4:	4804      	ldr	r0, [pc, #16]	@ (80035d8 <MX_I2C1_Init+0x50>)
 80035c6:	f002 ffd3 	bl	8006570 <HAL_I2C_Init>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80035d0:	f000 fcaa 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80035d4:	bf00      	nop
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	2000060c 	.word	0x2000060c
 80035dc:	40005400 	.word	0x40005400
 80035e0:	000186a0 	.word	0x000186a0

080035e4 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b08c      	sub	sp, #48	@ 0x30
 80035e8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 80035ea:	f107 030c 	add.w	r3, r7, #12
 80035ee:	2224      	movs	r2, #36	@ 0x24
 80035f0:	2100      	movs	r1, #0
 80035f2:	4618      	mov	r0, r3
 80035f4:	f007 f9b0 	bl	800a958 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80035f8:	1d3b      	adds	r3, r7, #4
 80035fa:	2200      	movs	r2, #0
 80035fc:	601a      	str	r2, [r3, #0]
 80035fe:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8003600:	4b22      	ldr	r3, [pc, #136]	@ (800368c <MX_TIM1_Init+0xa8>)
 8003602:	4a23      	ldr	r2, [pc, #140]	@ (8003690 <MX_TIM1_Init+0xac>)
 8003604:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8003606:	4b21      	ldr	r3, [pc, #132]	@ (800368c <MX_TIM1_Init+0xa8>)
 8003608:	2200      	movs	r2, #0
 800360a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800360c:	4b1f      	ldr	r3, [pc, #124]	@ (800368c <MX_TIM1_Init+0xa8>)
 800360e:	2200      	movs	r2, #0
 8003610:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8003612:	4b1e      	ldr	r3, [pc, #120]	@ (800368c <MX_TIM1_Init+0xa8>)
 8003614:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003618:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800361a:	4b1c      	ldr	r3, [pc, #112]	@ (800368c <MX_TIM1_Init+0xa8>)
 800361c:	2200      	movs	r2, #0
 800361e:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8003620:	4b1a      	ldr	r3, [pc, #104]	@ (800368c <MX_TIM1_Init+0xa8>)
 8003622:	2200      	movs	r2, #0
 8003624:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003626:	4b19      	ldr	r3, [pc, #100]	@ (800368c <MX_TIM1_Init+0xa8>)
 8003628:	2200      	movs	r2, #0
 800362a:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800362c:	2303      	movs	r3, #3
 800362e:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8003630:	2302      	movs	r3, #2
 8003632:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003634:	2301      	movs	r3, #1
 8003636:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003638:	2300      	movs	r3, #0
 800363a:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 10;
 800363c:	230a      	movs	r3, #10
 800363e:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8003640:	2302      	movs	r3, #2
 8003642:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003644:	2301      	movs	r3, #1
 8003646:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003648:	2300      	movs	r3, #0
 800364a:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 10;
 800364c:	230a      	movs	r3, #10
 800364e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK) {
 8003650:	f107 030c 	add.w	r3, r7, #12
 8003654:	4619      	mov	r1, r3
 8003656:	480d      	ldr	r0, [pc, #52]	@ (800368c <MX_TIM1_Init+0xa8>)
 8003658:	f003 fecc 	bl	80073f4 <HAL_TIM_Encoder_Init>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <MX_TIM1_Init+0x82>
		Error_Handler();
 8003662:	f000 fc61 	bl	8003f28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003666:	2300      	movs	r3, #0
 8003668:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800366a:	2300      	movs	r3, #0
 800366c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 800366e:	1d3b      	adds	r3, r7, #4
 8003670:	4619      	mov	r1, r3
 8003672:	4806      	ldr	r0, [pc, #24]	@ (800368c <MX_TIM1_Init+0xa8>)
 8003674:	f004 fc6e 	bl	8007f54 <HAL_TIMEx_MasterConfigSynchronization>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <MX_TIM1_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 800367e:	f000 fc53 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8003682:	bf00      	nop
 8003684:	3730      	adds	r7, #48	@ 0x30
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	20000450 	.word	0x20000450
 8003690:	40010000 	.word	0x40010000

08003694 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8003694:	b580      	push	{r7, lr}
 8003696:	b08a      	sub	sp, #40	@ 0x28
 8003698:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800369a:	f107 0320 	add.w	r3, r7, #32
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]
 80036a2:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80036a4:	1d3b      	adds	r3, r7, #4
 80036a6:	2200      	movs	r2, #0
 80036a8:	601a      	str	r2, [r3, #0]
 80036aa:	605a      	str	r2, [r3, #4]
 80036ac:	609a      	str	r2, [r3, #8]
 80036ae:	60da      	str	r2, [r3, #12]
 80036b0:	611a      	str	r2, [r3, #16]
 80036b2:	615a      	str	r2, [r3, #20]
 80036b4:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80036b6:	4b33      	ldr	r3, [pc, #204]	@ (8003784 <MX_TIM2_Init+0xf0>)
 80036b8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80036bc:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 80036be:	4b31      	ldr	r3, [pc, #196]	@ (8003784 <MX_TIM2_Init+0xf0>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003784 <MX_TIM2_Init+0xf0>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 80036ca:	4b2e      	ldr	r3, [pc, #184]	@ (8003784 <MX_TIM2_Init+0xf0>)
 80036cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80036d0:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003784 <MX_TIM2_Init+0xf0>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036d8:	4b2a      	ldr	r3, [pc, #168]	@ (8003784 <MX_TIM2_Init+0xf0>)
 80036da:	2200      	movs	r2, #0
 80036dc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 80036de:	4829      	ldr	r0, [pc, #164]	@ (8003784 <MX_TIM2_Init+0xf0>)
 80036e0:	f003 fd71 	bl	80071c6 <HAL_TIM_PWM_Init>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <MX_TIM2_Init+0x5a>
		Error_Handler();
 80036ea:	f000 fc1d 	bl	8003f28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036ee:	2300      	movs	r3, #0
 80036f0:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036f2:	2300      	movs	r3, #0
 80036f4:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80036f6:	f107 0320 	add.w	r3, r7, #32
 80036fa:	4619      	mov	r1, r3
 80036fc:	4821      	ldr	r0, [pc, #132]	@ (8003784 <MX_TIM2_Init+0xf0>)
 80036fe:	f004 fc29 	bl	8007f54 <HAL_TIMEx_MasterConfigSynchronization>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <MX_TIM2_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8003708:	f000 fc0e 	bl	8003f28 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800370c:	2360      	movs	r3, #96	@ 0x60
 800370e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8003710:	2300      	movs	r3, #0
 8003712:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003714:	2300      	movs	r3, #0
 8003716:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003718:	2304      	movs	r3, #4
 800371a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 800371c:	1d3b      	adds	r3, r7, #4
 800371e:	2200      	movs	r2, #0
 8003720:	4619      	mov	r1, r3
 8003722:	4818      	ldr	r0, [pc, #96]	@ (8003784 <MX_TIM2_Init+0xf0>)
 8003724:	f004 f8aa 	bl	800787c <HAL_TIM_PWM_ConfigChannel>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <MX_TIM2_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 800372e:	f000 fbfb 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8003732:	1d3b      	adds	r3, r7, #4
 8003734:	2204      	movs	r2, #4
 8003736:	4619      	mov	r1, r3
 8003738:	4812      	ldr	r0, [pc, #72]	@ (8003784 <MX_TIM2_Init+0xf0>)
 800373a:	f004 f89f 	bl	800787c <HAL_TIM_PWM_ConfigChannel>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <MX_TIM2_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 8003744:	f000 fbf0 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8003748:	1d3b      	adds	r3, r7, #4
 800374a:	2208      	movs	r2, #8
 800374c:	4619      	mov	r1, r3
 800374e:	480d      	ldr	r0, [pc, #52]	@ (8003784 <MX_TIM2_Init+0xf0>)
 8003750:	f004 f894 	bl	800787c <HAL_TIM_PWM_ConfigChannel>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <MX_TIM2_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 800375a:	f000 fbe5 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4)
 800375e:	1d3b      	adds	r3, r7, #4
 8003760:	220c      	movs	r2, #12
 8003762:	4619      	mov	r1, r3
 8003764:	4807      	ldr	r0, [pc, #28]	@ (8003784 <MX_TIM2_Init+0xf0>)
 8003766:	f004 f889 	bl	800787c <HAL_TIM_PWM_ConfigChannel>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <MX_TIM2_Init+0xe0>
			!= HAL_OK) {
		Error_Handler();
 8003770:	f000 fbda 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8003774:	4803      	ldr	r0, [pc, #12]	@ (8003784 <MX_TIM2_Init+0xf0>)
 8003776:	f000 fea7 	bl	80044c8 <HAL_TIM_MspPostInit>

}
 800377a:	bf00      	nop
 800377c:	3728      	adds	r7, #40	@ 0x28
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	20000660 	.word	0x20000660

08003788 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8003788:	b580      	push	{r7, lr}
 800378a:	b08c      	sub	sp, #48	@ 0x30
 800378c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 800378e:	f107 030c 	add.w	r3, r7, #12
 8003792:	2224      	movs	r2, #36	@ 0x24
 8003794:	2100      	movs	r1, #0
 8003796:	4618      	mov	r0, r3
 8003798:	f007 f8de 	bl	800a958 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800379c:	1d3b      	adds	r3, r7, #4
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80037a4:	4b20      	ldr	r3, [pc, #128]	@ (8003828 <MX_TIM3_Init+0xa0>)
 80037a6:	4a21      	ldr	r2, [pc, #132]	@ (800382c <MX_TIM3_Init+0xa4>)
 80037a8:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 80037aa:	4b1f      	ldr	r3, [pc, #124]	@ (8003828 <MX_TIM3_Init+0xa0>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003828 <MX_TIM3_Init+0xa0>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 80037b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003828 <MX_TIM3_Init+0xa0>)
 80037b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80037bc:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037be:	4b1a      	ldr	r3, [pc, #104]	@ (8003828 <MX_TIM3_Init+0xa0>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037c4:	4b18      	ldr	r3, [pc, #96]	@ (8003828 <MX_TIM3_Init+0xa0>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80037ca:	2303      	movs	r3, #3
 80037cc:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80037ce:	2302      	movs	r3, #2
 80037d0:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80037d2:	2301      	movs	r3, #1
 80037d4:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80037d6:	2300      	movs	r3, #0
 80037d8:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 80037da:	2300      	movs	r3, #0
 80037dc:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80037de:	2302      	movs	r3, #2
 80037e0:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80037e2:	2301      	movs	r3, #1
 80037e4:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80037e6:	2300      	movs	r3, #0
 80037e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 80037ea:	2300      	movs	r3, #0
 80037ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 80037ee:	f107 030c 	add.w	r3, r7, #12
 80037f2:	4619      	mov	r1, r3
 80037f4:	480c      	ldr	r0, [pc, #48]	@ (8003828 <MX_TIM3_Init+0xa0>)
 80037f6:	f003 fdfd 	bl	80073f4 <HAL_TIM_Encoder_Init>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <MX_TIM3_Init+0x7c>
		Error_Handler();
 8003800:	f000 fb92 	bl	8003f28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003804:	2300      	movs	r3, #0
 8003806:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003808:	2300      	movs	r3, #0
 800380a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800380c:	1d3b      	adds	r3, r7, #4
 800380e:	4619      	mov	r1, r3
 8003810:	4805      	ldr	r0, [pc, #20]	@ (8003828 <MX_TIM3_Init+0xa0>)
 8003812:	f004 fb9f 	bl	8007f54 <HAL_TIMEx_MasterConfigSynchronization>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d001      	beq.n	8003820 <MX_TIM3_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 800381c:	f000 fb84 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8003820:	bf00      	nop
 8003822:	3730      	adds	r7, #48	@ 0x30
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	20000498 	.word	0x20000498
 800382c:	40000400 	.word	0x40000400

08003830 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8003830:	b580      	push	{r7, lr}
 8003832:	b08c      	sub	sp, #48	@ 0x30
 8003834:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8003836:	f107 030c 	add.w	r3, r7, #12
 800383a:	2224      	movs	r2, #36	@ 0x24
 800383c:	2100      	movs	r1, #0
 800383e:	4618      	mov	r0, r3
 8003840:	f007 f88a 	bl	800a958 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003844:	1d3b      	adds	r3, r7, #4
 8003846:	2200      	movs	r2, #0
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 800384c:	4b20      	ldr	r3, [pc, #128]	@ (80038d0 <MX_TIM4_Init+0xa0>)
 800384e:	4a21      	ldr	r2, [pc, #132]	@ (80038d4 <MX_TIM4_Init+0xa4>)
 8003850:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 8003852:	4b1f      	ldr	r3, [pc, #124]	@ (80038d0 <MX_TIM4_Init+0xa0>)
 8003854:	2200      	movs	r2, #0
 8003856:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003858:	4b1d      	ldr	r3, [pc, #116]	@ (80038d0 <MX_TIM4_Init+0xa0>)
 800385a:	2200      	movs	r2, #0
 800385c:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65535;
 800385e:	4b1c      	ldr	r3, [pc, #112]	@ (80038d0 <MX_TIM4_Init+0xa0>)
 8003860:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003864:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003866:	4b1a      	ldr	r3, [pc, #104]	@ (80038d0 <MX_TIM4_Init+0xa0>)
 8003868:	2200      	movs	r2, #0
 800386a:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800386c:	4b18      	ldr	r3, [pc, #96]	@ (80038d0 <MX_TIM4_Init+0xa0>)
 800386e:	2200      	movs	r2, #0
 8003870:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003872:	2303      	movs	r3, #3
 8003874:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8003876:	2302      	movs	r3, #2
 8003878:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800387a:	2301      	movs	r3, #1
 800387c:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800387e:	2300      	movs	r3, #0
 8003880:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 10;
 8003882:	230a      	movs	r3, #10
 8003884:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8003886:	2302      	movs	r3, #2
 8003888:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800388a:	2301      	movs	r3, #1
 800388c:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800388e:	2300      	movs	r3, #0
 8003890:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 10;
 8003892:	230a      	movs	r3, #10
 8003894:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK) {
 8003896:	f107 030c 	add.w	r3, r7, #12
 800389a:	4619      	mov	r1, r3
 800389c:	480c      	ldr	r0, [pc, #48]	@ (80038d0 <MX_TIM4_Init+0xa0>)
 800389e:	f003 fda9 	bl	80073f4 <HAL_TIM_Encoder_Init>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <MX_TIM4_Init+0x7c>
		Error_Handler();
 80038a8:	f000 fb3e 	bl	8003f28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038ac:	2300      	movs	r3, #0
 80038ae:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038b0:	2300      	movs	r3, #0
 80038b2:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 80038b4:	1d3b      	adds	r3, r7, #4
 80038b6:	4619      	mov	r1, r3
 80038b8:	4805      	ldr	r0, [pc, #20]	@ (80038d0 <MX_TIM4_Init+0xa0>)
 80038ba:	f004 fb4b 	bl	8007f54 <HAL_TIMEx_MasterConfigSynchronization>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d001      	beq.n	80038c8 <MX_TIM4_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 80038c4:	f000 fb30 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 80038c8:	bf00      	nop
 80038ca:	3730      	adds	r7, #48	@ 0x30
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	200004e0 	.word	0x200004e0
 80038d4:	40000800 	.word	0x40000800

080038d8 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 80038d8:	b580      	push	{r7, lr}
 80038da:	b08c      	sub	sp, #48	@ 0x30
 80038dc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 80038de:	f107 030c 	add.w	r3, r7, #12
 80038e2:	2224      	movs	r2, #36	@ 0x24
 80038e4:	2100      	movs	r1, #0
 80038e6:	4618      	mov	r0, r3
 80038e8:	f007 f836 	bl	800a958 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80038ec:	1d3b      	adds	r3, r7, #4
 80038ee:	2200      	movs	r2, #0
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 80038f4:	4b20      	ldr	r3, [pc, #128]	@ (8003978 <MX_TIM5_Init+0xa0>)
 80038f6:	4a21      	ldr	r2, [pc, #132]	@ (800397c <MX_TIM5_Init+0xa4>)
 80038f8:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 80038fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003978 <MX_TIM5_Init+0xa0>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003900:	4b1d      	ldr	r3, [pc, #116]	@ (8003978 <MX_TIM5_Init+0xa0>)
 8003902:	2200      	movs	r2, #0
 8003904:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 8003906:	4b1c      	ldr	r3, [pc, #112]	@ (8003978 <MX_TIM5_Init+0xa0>)
 8003908:	f04f 32ff 	mov.w	r2, #4294967295
 800390c:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800390e:	4b1a      	ldr	r3, [pc, #104]	@ (8003978 <MX_TIM5_Init+0xa0>)
 8003910:	2200      	movs	r2, #0
 8003912:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003914:	4b18      	ldr	r3, [pc, #96]	@ (8003978 <MX_TIM5_Init+0xa0>)
 8003916:	2200      	movs	r2, #0
 8003918:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800391a:	2303      	movs	r3, #3
 800391c:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800391e:	2302      	movs	r3, #2
 8003920:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003922:	2301      	movs	r3, #1
 8003924:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003926:	2300      	movs	r3, #0
 8003928:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 10;
 800392a:	230a      	movs	r3, #10
 800392c:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800392e:	2302      	movs	r3, #2
 8003930:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003932:	2301      	movs	r3, #1
 8003934:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003936:	2300      	movs	r3, #0
 8003938:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 10;
 800393a:	230a      	movs	r3, #10
 800393c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK) {
 800393e:	f107 030c 	add.w	r3, r7, #12
 8003942:	4619      	mov	r1, r3
 8003944:	480c      	ldr	r0, [pc, #48]	@ (8003978 <MX_TIM5_Init+0xa0>)
 8003946:	f003 fd55 	bl	80073f4 <HAL_TIM_Encoder_Init>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <MX_TIM5_Init+0x7c>
		Error_Handler();
 8003950:	f000 faea 	bl	8003f28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003954:	2300      	movs	r3, #0
 8003956:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003958:	2300      	movs	r3, #0
 800395a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 800395c:	1d3b      	adds	r3, r7, #4
 800395e:	4619      	mov	r1, r3
 8003960:	4805      	ldr	r0, [pc, #20]	@ (8003978 <MX_TIM5_Init+0xa0>)
 8003962:	f004 faf7 	bl	8007f54 <HAL_TIMEx_MasterConfigSynchronization>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <MX_TIM5_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 800396c:	f000 fadc 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8003970:	bf00      	nop
 8003972:	3730      	adds	r7, #48	@ 0x30
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	20000528 	.word	0x20000528
 800397c:	40000c00 	.word	0x40000c00

08003980 <MX_TIM8_Init>:
/**
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void) {
 8003980:	b580      	push	{r7, lr}
 8003982:	b08c      	sub	sp, #48	@ 0x30
 8003984:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8003986:	f107 030c 	add.w	r3, r7, #12
 800398a:	2224      	movs	r2, #36	@ 0x24
 800398c:	2100      	movs	r1, #0
 800398e:	4618      	mov	r0, r3
 8003990:	f006 ffe2 	bl	800a958 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003994:	1d3b      	adds	r3, r7, #4
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]
 800399a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 800399c:	4b22      	ldr	r3, [pc, #136]	@ (8003a28 <MX_TIM8_Init+0xa8>)
 800399e:	4a23      	ldr	r2, [pc, #140]	@ (8003a2c <MX_TIM8_Init+0xac>)
 80039a0:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 80039a2:	4b21      	ldr	r3, [pc, #132]	@ (8003a28 <MX_TIM8_Init+0xa8>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003a28 <MX_TIM8_Init+0xa8>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 80039ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003a28 <MX_TIM8_Init+0xa8>)
 80039b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80039b4:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a28 <MX_TIM8_Init+0xa8>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 80039bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003a28 <MX_TIM8_Init+0xa8>)
 80039be:	2200      	movs	r2, #0
 80039c0:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039c2:	4b19      	ldr	r3, [pc, #100]	@ (8003a28 <MX_TIM8_Init+0xa8>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80039c8:	2303      	movs	r3, #3
 80039ca:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80039cc:	2302      	movs	r3, #2
 80039ce:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80039d0:	2301      	movs	r3, #1
 80039d2:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80039d4:	2300      	movs	r3, #0
 80039d6:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 10;
 80039d8:	230a      	movs	r3, #10
 80039da:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80039dc:	2302      	movs	r3, #2
 80039de:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80039e0:	2301      	movs	r3, #1
 80039e2:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80039e4:	2300      	movs	r3, #0
 80039e6:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 10;
 80039e8:	230a      	movs	r3, #10
 80039ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK) {
 80039ec:	f107 030c 	add.w	r3, r7, #12
 80039f0:	4619      	mov	r1, r3
 80039f2:	480d      	ldr	r0, [pc, #52]	@ (8003a28 <MX_TIM8_Init+0xa8>)
 80039f4:	f003 fcfe 	bl	80073f4 <HAL_TIM_Encoder_Init>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <MX_TIM8_Init+0x82>
		Error_Handler();
 80039fe:	f000 fa93 	bl	8003f28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a02:	2300      	movs	r3, #0
 8003a04:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a06:	2300      	movs	r3, #0
 8003a08:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig)
 8003a0a:	1d3b      	adds	r3, r7, #4
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	4806      	ldr	r0, [pc, #24]	@ (8003a28 <MX_TIM8_Init+0xa8>)
 8003a10:	f004 faa0 	bl	8007f54 <HAL_TIMEx_MasterConfigSynchronization>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <MX_TIM8_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8003a1a:	f000 fa85 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 8003a1e:	bf00      	nop
 8003a20:	3730      	adds	r7, #48	@ 0x30
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	20000570 	.word	0x20000570
 8003a2c:	40010400 	.word	0x40010400

08003a30 <MX_TIM9_Init>:
/**
 * @brief TIM9 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM9_Init(void) {
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b088      	sub	sp, #32
 8003a34:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM9_Init 0 */

	/* USER CODE END TIM9_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003a36:	1d3b      	adds	r3, r7, #4
 8003a38:	2200      	movs	r2, #0
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	605a      	str	r2, [r3, #4]
 8003a3e:	609a      	str	r2, [r3, #8]
 8003a40:	60da      	str	r2, [r3, #12]
 8003a42:	611a      	str	r2, [r3, #16]
 8003a44:	615a      	str	r2, [r3, #20]
 8003a46:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM9_Init 1 */

	/* USER CODE END TIM9_Init 1 */
	htim9.Instance = TIM9;
 8003a48:	4b1f      	ldr	r3, [pc, #124]	@ (8003ac8 <MX_TIM9_Init+0x98>)
 8003a4a:	4a20      	ldr	r2, [pc, #128]	@ (8003acc <MX_TIM9_Init+0x9c>)
 8003a4c:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 0;
 8003a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ac8 <MX_TIM9_Init+0x98>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a54:	4b1c      	ldr	r3, [pc, #112]	@ (8003ac8 <MX_TIM9_Init+0x98>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 65535;
 8003a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac8 <MX_TIM9_Init+0x98>)
 8003a5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003a60:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a62:	4b19      	ldr	r3, [pc, #100]	@ (8003ac8 <MX_TIM9_Init+0x98>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	611a      	str	r2, [r3, #16]
	htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a68:	4b17      	ldr	r3, [pc, #92]	@ (8003ac8 <MX_TIM9_Init+0x98>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim9) != HAL_OK) {
 8003a6e:	4816      	ldr	r0, [pc, #88]	@ (8003ac8 <MX_TIM9_Init+0x98>)
 8003a70:	f003 fba9 	bl	80071c6 <HAL_TIM_PWM_Init>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <MX_TIM9_Init+0x4e>
		Error_Handler();
 8003a7a:	f000 fa55 	bl	8003f28 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a7e:	2360      	movs	r3, #96	@ 0x60
 8003a80:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8003a82:	2300      	movs	r3, #0
 8003a84:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a86:	2300      	movs	r3, #0
 8003a88:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003a8a:	2304      	movs	r3, #4
 8003a8c:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1)
 8003a8e:	1d3b      	adds	r3, r7, #4
 8003a90:	2200      	movs	r2, #0
 8003a92:	4619      	mov	r1, r3
 8003a94:	480c      	ldr	r0, [pc, #48]	@ (8003ac8 <MX_TIM9_Init+0x98>)
 8003a96:	f003 fef1 	bl	800787c <HAL_TIM_PWM_ConfigChannel>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <MX_TIM9_Init+0x74>
			!= HAL_OK) {
		Error_Handler();
 8003aa0:	f000 fa42 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2)
 8003aa4:	1d3b      	adds	r3, r7, #4
 8003aa6:	2204      	movs	r2, #4
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	4807      	ldr	r0, [pc, #28]	@ (8003ac8 <MX_TIM9_Init+0x98>)
 8003aac:	f003 fee6 	bl	800787c <HAL_TIM_PWM_ConfigChannel>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <MX_TIM9_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8003ab6:	f000 fa37 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM9_Init 2 */

	/* USER CODE END TIM9_Init 2 */
	HAL_TIM_MspPostInit(&htim9);
 8003aba:	4803      	ldr	r0, [pc, #12]	@ (8003ac8 <MX_TIM9_Init+0x98>)
 8003abc:	f000 fd04 	bl	80044c8 <HAL_TIM_MspPostInit>

}
 8003ac0:	bf00      	nop
 8003ac2:	3720      	adds	r7, #32
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	200006a8 	.word	0x200006a8
 8003acc:	40014000 	.word	0x40014000

08003ad0 <MX_TIM10_Init>:
/**
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void) {
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b088      	sub	sp, #32
 8003ad4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM10_Init 0 */

	/* USER CODE END TIM10_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003ad6:	1d3b      	adds	r3, r7, #4
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	605a      	str	r2, [r3, #4]
 8003ade:	609a      	str	r2, [r3, #8]
 8003ae0:	60da      	str	r2, [r3, #12]
 8003ae2:	611a      	str	r2, [r3, #16]
 8003ae4:	615a      	str	r2, [r3, #20]
 8003ae6:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 8003ae8:	4b1e      	ldr	r3, [pc, #120]	@ (8003b64 <MX_TIM10_Init+0x94>)
 8003aea:	4a1f      	ldr	r2, [pc, #124]	@ (8003b68 <MX_TIM10_Init+0x98>)
 8003aec:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 0;
 8003aee:	4b1d      	ldr	r3, [pc, #116]	@ (8003b64 <MX_TIM10_Init+0x94>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003af4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b64 <MX_TIM10_Init+0x94>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 65535;
 8003afa:	4b1a      	ldr	r3, [pc, #104]	@ (8003b64 <MX_TIM10_Init+0x94>)
 8003afc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b00:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b02:	4b18      	ldr	r3, [pc, #96]	@ (8003b64 <MX_TIM10_Init+0x94>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b08:	4b16      	ldr	r3, [pc, #88]	@ (8003b64 <MX_TIM10_Init+0x94>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 8003b0e:	4815      	ldr	r0, [pc, #84]	@ (8003b64 <MX_TIM10_Init+0x94>)
 8003b10:	f003 fb0a 	bl	8007128 <HAL_TIM_Base_Init>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <MX_TIM10_Init+0x4e>
		Error_Handler();
 8003b1a:	f000 fa05 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim10) != HAL_OK) {
 8003b1e:	4811      	ldr	r0, [pc, #68]	@ (8003b64 <MX_TIM10_Init+0x94>)
 8003b20:	f003 fb51 	bl	80071c6 <HAL_TIM_PWM_Init>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <MX_TIM10_Init+0x5e>
		Error_Handler();
 8003b2a:	f000 f9fd 	bl	8003f28 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b2e:	2360      	movs	r3, #96	@ 0x60
 8003b30:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8003b32:	2300      	movs	r3, #0
 8003b34:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b36:	2300      	movs	r3, #0
 8003b38:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1)
 8003b3e:	1d3b      	adds	r3, r7, #4
 8003b40:	2200      	movs	r2, #0
 8003b42:	4619      	mov	r1, r3
 8003b44:	4807      	ldr	r0, [pc, #28]	@ (8003b64 <MX_TIM10_Init+0x94>)
 8003b46:	f003 fe99 	bl	800787c <HAL_TIM_PWM_ConfigChannel>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d001      	beq.n	8003b54 <MX_TIM10_Init+0x84>
			!= HAL_OK) {
		Error_Handler();
 8003b50:	f000 f9ea 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */
	HAL_TIM_MspPostInit(&htim10);
 8003b54:	4803      	ldr	r0, [pc, #12]	@ (8003b64 <MX_TIM10_Init+0x94>)
 8003b56:	f000 fcb7 	bl	80044c8 <HAL_TIM_MspPostInit>

}
 8003b5a:	bf00      	nop
 8003b5c:	3720      	adds	r7, #32
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	200006f0 	.word	0x200006f0
 8003b68:	40014400 	.word	0x40014400

08003b6c <MX_TIM12_Init>:
/**
 * @brief TIM12 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM12_Init(void) {
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b088      	sub	sp, #32
 8003b70:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM12_Init 0 */

	/* USER CODE END TIM12_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003b72:	1d3b      	adds	r3, r7, #4
 8003b74:	2200      	movs	r2, #0
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	605a      	str	r2, [r3, #4]
 8003b7a:	609a      	str	r2, [r3, #8]
 8003b7c:	60da      	str	r2, [r3, #12]
 8003b7e:	611a      	str	r2, [r3, #16]
 8003b80:	615a      	str	r2, [r3, #20]
 8003b82:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM12_Init 1 */

	/* USER CODE END TIM12_Init 1 */
	htim12.Instance = TIM12;
 8003b84:	4b1f      	ldr	r3, [pc, #124]	@ (8003c04 <MX_TIM12_Init+0x98>)
 8003b86:	4a20      	ldr	r2, [pc, #128]	@ (8003c08 <MX_TIM12_Init+0x9c>)
 8003b88:	601a      	str	r2, [r3, #0]
	htim12.Init.Prescaler = 0;
 8003b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003c04 <MX_TIM12_Init+0x98>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	605a      	str	r2, [r3, #4]
	htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b90:	4b1c      	ldr	r3, [pc, #112]	@ (8003c04 <MX_TIM12_Init+0x98>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	609a      	str	r2, [r3, #8]
	htim12.Init.Period = 65535;
 8003b96:	4b1b      	ldr	r3, [pc, #108]	@ (8003c04 <MX_TIM12_Init+0x98>)
 8003b98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b9c:	60da      	str	r2, [r3, #12]
	htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b9e:	4b19      	ldr	r3, [pc, #100]	@ (8003c04 <MX_TIM12_Init+0x98>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	611a      	str	r2, [r3, #16]
	htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ba4:	4b17      	ldr	r3, [pc, #92]	@ (8003c04 <MX_TIM12_Init+0x98>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim12) != HAL_OK) {
 8003baa:	4816      	ldr	r0, [pc, #88]	@ (8003c04 <MX_TIM12_Init+0x98>)
 8003bac:	f003 fb0b 	bl	80071c6 <HAL_TIM_PWM_Init>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d001      	beq.n	8003bba <MX_TIM12_Init+0x4e>
		Error_Handler();
 8003bb6:	f000 f9b7 	bl	8003f28 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003bba:	2360      	movs	r3, #96	@ 0x60
 8003bbc:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003bc6:	2304      	movs	r3, #4
 8003bc8:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1)
 8003bca:	1d3b      	adds	r3, r7, #4
 8003bcc:	2200      	movs	r2, #0
 8003bce:	4619      	mov	r1, r3
 8003bd0:	480c      	ldr	r0, [pc, #48]	@ (8003c04 <MX_TIM12_Init+0x98>)
 8003bd2:	f003 fe53 	bl	800787c <HAL_TIM_PWM_ConfigChannel>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d001      	beq.n	8003be0 <MX_TIM12_Init+0x74>
			!= HAL_OK) {
		Error_Handler();
 8003bdc:	f000 f9a4 	bl	8003f28 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2)
 8003be0:	1d3b      	adds	r3, r7, #4
 8003be2:	2204      	movs	r2, #4
 8003be4:	4619      	mov	r1, r3
 8003be6:	4807      	ldr	r0, [pc, #28]	@ (8003c04 <MX_TIM12_Init+0x98>)
 8003be8:	f003 fe48 	bl	800787c <HAL_TIM_PWM_ConfigChannel>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <MX_TIM12_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8003bf2:	f000 f999 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM12_Init 2 */

	/* USER CODE END TIM12_Init 2 */
	HAL_TIM_MspPostInit(&htim12);
 8003bf6:	4803      	ldr	r0, [pc, #12]	@ (8003c04 <MX_TIM12_Init+0x98>)
 8003bf8:	f000 fc66 	bl	80044c8 <HAL_TIM_MspPostInit>

}
 8003bfc:	bf00      	nop
 8003bfe:	3720      	adds	r7, #32
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	20000738 	.word	0x20000738
 8003c08:	40001800 	.word	0x40001800

08003c0c <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8003c10:	4b11      	ldr	r3, [pc, #68]	@ (8003c58 <MX_UART4_Init+0x4c>)
 8003c12:	4a12      	ldr	r2, [pc, #72]	@ (8003c5c <MX_UART4_Init+0x50>)
 8003c14:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 38400;
 8003c16:	4b10      	ldr	r3, [pc, #64]	@ (8003c58 <MX_UART4_Init+0x4c>)
 8003c18:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8003c1c:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8003c58 <MX_UART4_Init+0x4c>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8003c24:	4b0c      	ldr	r3, [pc, #48]	@ (8003c58 <MX_UART4_Init+0x4c>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8003c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c58 <MX_UART4_Init+0x4c>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8003c30:	4b09      	ldr	r3, [pc, #36]	@ (8003c58 <MX_UART4_Init+0x4c>)
 8003c32:	220c      	movs	r2, #12
 8003c34:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c36:	4b08      	ldr	r3, [pc, #32]	@ (8003c58 <MX_UART4_Init+0x4c>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c3c:	4b06      	ldr	r3, [pc, #24]	@ (8003c58 <MX_UART4_Init+0x4c>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8003c42:	4805      	ldr	r0, [pc, #20]	@ (8003c58 <MX_UART4_Init+0x4c>)
 8003c44:	f004 fa16 	bl	8008074 <HAL_UART_Init>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <MX_UART4_Init+0x46>
		Error_Handler();
 8003c4e:	f000 f96b 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8003c52:	bf00      	nop
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	20000780 	.word	0x20000780
 8003c5c:	40004c00 	.word	0x40004c00

08003c60 <MX_UART5_Init>:
/**
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void) {
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
	/* USER CODE END UART5_Init 0 */

	/* USER CODE BEGIN UART5_Init 1 */

	/* USER CODE END UART5_Init 1 */
	huart5.Instance = UART5;
 8003c64:	4b11      	ldr	r3, [pc, #68]	@ (8003cac <MX_UART5_Init+0x4c>)
 8003c66:	4a12      	ldr	r2, [pc, #72]	@ (8003cb0 <MX_UART5_Init+0x50>)
 8003c68:	601a      	str	r2, [r3, #0]
	huart5.Init.BaudRate = 38400;
 8003c6a:	4b10      	ldr	r3, [pc, #64]	@ (8003cac <MX_UART5_Init+0x4c>)
 8003c6c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8003c70:	605a      	str	r2, [r3, #4]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003c72:	4b0e      	ldr	r3, [pc, #56]	@ (8003cac <MX_UART5_Init+0x4c>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	609a      	str	r2, [r3, #8]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8003c78:	4b0c      	ldr	r3, [pc, #48]	@ (8003cac <MX_UART5_Init+0x4c>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	60da      	str	r2, [r3, #12]
	huart5.Init.Parity = UART_PARITY_NONE;
 8003c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003cac <MX_UART5_Init+0x4c>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	611a      	str	r2, [r3, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8003c84:	4b09      	ldr	r3, [pc, #36]	@ (8003cac <MX_UART5_Init+0x4c>)
 8003c86:	220c      	movs	r2, #12
 8003c88:	615a      	str	r2, [r3, #20]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c8a:	4b08      	ldr	r3, [pc, #32]	@ (8003cac <MX_UART5_Init+0x4c>)
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	619a      	str	r2, [r3, #24]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c90:	4b06      	ldr	r3, [pc, #24]	@ (8003cac <MX_UART5_Init+0x4c>)
 8003c92:	2200      	movs	r2, #0
 8003c94:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8003c96:	4805      	ldr	r0, [pc, #20]	@ (8003cac <MX_UART5_Init+0x4c>)
 8003c98:	f004 f9ec 	bl	8008074 <HAL_UART_Init>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <MX_UART5_Init+0x46>
		Error_Handler();
 8003ca2:	f000 f941 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN UART5_Init 2 */

	/* USER CODE END UART5_Init 2 */

}
 8003ca6:	bf00      	nop
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	200007c8 	.word	0x200007c8
 8003cb0:	40005000 	.word	0x40005000

08003cb4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8003cb8:	4b11      	ldr	r3, [pc, #68]	@ (8003d00 <MX_USART2_UART_Init+0x4c>)
 8003cba:	4a12      	ldr	r2, [pc, #72]	@ (8003d04 <MX_USART2_UART_Init+0x50>)
 8003cbc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 38400;
 8003cbe:	4b10      	ldr	r3, [pc, #64]	@ (8003d00 <MX_USART2_UART_Init+0x4c>)
 8003cc0:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8003cc4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003d00 <MX_USART2_UART_Init+0x4c>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8003d00 <MX_USART2_UART_Init+0x4c>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003d00 <MX_USART2_UART_Init+0x4c>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003cd8:	4b09      	ldr	r3, [pc, #36]	@ (8003d00 <MX_USART2_UART_Init+0x4c>)
 8003cda:	220c      	movs	r2, #12
 8003cdc:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cde:	4b08      	ldr	r3, [pc, #32]	@ (8003d00 <MX_USART2_UART_Init+0x4c>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ce4:	4b06      	ldr	r3, [pc, #24]	@ (8003d00 <MX_USART2_UART_Init+0x4c>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003cea:	4805      	ldr	r0, [pc, #20]	@ (8003d00 <MX_USART2_UART_Init+0x4c>)
 8003cec:	f004 f9c2 	bl	8008074 <HAL_UART_Init>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8003cf6:	f000 f917 	bl	8003f28 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8003cfa:	bf00      	nop
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	20000810 	.word	0x20000810
 8003d04:	40004400 	.word	0x40004400

08003d08 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8003d0e:	2300      	movs	r3, #0
 8003d10:	607b      	str	r3, [r7, #4]
 8003d12:	4b20      	ldr	r3, [pc, #128]	@ (8003d94 <MX_DMA_Init+0x8c>)
 8003d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d16:	4a1f      	ldr	r2, [pc, #124]	@ (8003d94 <MX_DMA_Init+0x8c>)
 8003d18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8003d94 <MX_DMA_Init+0x8c>)
 8003d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d26:	607b      	str	r3, [r7, #4]
 8003d28:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	200b      	movs	r0, #11
 8003d30:	f001 fe2f 	bl	8005992 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003d34:	200b      	movs	r0, #11
 8003d36:	f001 fe48 	bl	80059ca <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	200d      	movs	r0, #13
 8003d40:	f001 fe27 	bl	8005992 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8003d44:	200d      	movs	r0, #13
 8003d46:	f001 fe40 	bl	80059ca <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	200f      	movs	r0, #15
 8003d50:	f001 fe1f 	bl	8005992 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003d54:	200f      	movs	r0, #15
 8003d56:	f001 fe38 	bl	80059ca <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	2100      	movs	r1, #0
 8003d5e:	2010      	movs	r0, #16
 8003d60:	f001 fe17 	bl	8005992 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003d64:	2010      	movs	r0, #16
 8003d66:	f001 fe30 	bl	80059ca <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	2011      	movs	r0, #17
 8003d70:	f001 fe0f 	bl	8005992 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003d74:	2011      	movs	r0, #17
 8003d76:	f001 fe28 	bl	80059ca <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	202f      	movs	r0, #47	@ 0x2f
 8003d80:	f001 fe07 	bl	8005992 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8003d84:	202f      	movs	r0, #47	@ 0x2f
 8003d86:	f001 fe20 	bl	80059ca <HAL_NVIC_EnableIRQ>

}
 8003d8a:	bf00      	nop
 8003d8c:	3708      	adds	r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	40023800 	.word	0x40023800

08003d98 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b08a      	sub	sp, #40	@ 0x28
 8003d9c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003d9e:	f107 0314 	add.w	r3, r7, #20
 8003da2:	2200      	movs	r2, #0
 8003da4:	601a      	str	r2, [r3, #0]
 8003da6:	605a      	str	r2, [r3, #4]
 8003da8:	609a      	str	r2, [r3, #8]
 8003daa:	60da      	str	r2, [r3, #12]
 8003dac:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8003dae:	2300      	movs	r3, #0
 8003db0:	613b      	str	r3, [r7, #16]
 8003db2:	4b57      	ldr	r3, [pc, #348]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db6:	4a56      	ldr	r2, [pc, #344]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003db8:	f043 0310 	orr.w	r3, r3, #16
 8003dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dbe:	4b54      	ldr	r3, [pc, #336]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc2:	f003 0310 	and.w	r3, r3, #16
 8003dc6:	613b      	str	r3, [r7, #16]
 8003dc8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003dca:	2300      	movs	r3, #0
 8003dcc:	60fb      	str	r3, [r7, #12]
 8003dce:	4b50      	ldr	r3, [pc, #320]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd2:	4a4f      	ldr	r2, [pc, #316]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003dd4:	f043 0304 	orr.w	r3, r3, #4
 8003dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dda:	4b4d      	ldr	r3, [pc, #308]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dde:	f003 0304 	and.w	r3, r3, #4
 8003de2:	60fb      	str	r3, [r7, #12]
 8003de4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003de6:	2300      	movs	r3, #0
 8003de8:	60bb      	str	r3, [r7, #8]
 8003dea:	4b49      	ldr	r3, [pc, #292]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dee:	4a48      	ldr	r2, [pc, #288]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003df0:	f043 0301 	orr.w	r3, r3, #1
 8003df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003df6:	4b46      	ldr	r3, [pc, #280]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfa:	f003 0301 	and.w	r3, r3, #1
 8003dfe:	60bb      	str	r3, [r7, #8]
 8003e00:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003e02:	2300      	movs	r3, #0
 8003e04:	607b      	str	r3, [r7, #4]
 8003e06:	4b42      	ldr	r3, [pc, #264]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0a:	4a41      	ldr	r2, [pc, #260]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003e0c:	f043 0302 	orr.w	r3, r3, #2
 8003e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e12:	4b3f      	ldr	r3, [pc, #252]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	607b      	str	r3, [r7, #4]
 8003e1c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003e1e:	2300      	movs	r3, #0
 8003e20:	603b      	str	r3, [r7, #0]
 8003e22:	4b3b      	ldr	r3, [pc, #236]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e26:	4a3a      	ldr	r2, [pc, #232]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003e28:	f043 0308 	orr.w	r3, r3, #8
 8003e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e2e:	4b38      	ldr	r3, [pc, #224]	@ (8003f10 <MX_GPIO_Init+0x178>)
 8003e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e32:	f003 0308 	and.w	r3, r3, #8
 8003e36:	603b      	str	r3, [r7, #0]
 8003e38:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1,
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	2117      	movs	r1, #23
 8003e3e:	4835      	ldr	r0, [pc, #212]	@ (8003f14 <MX_GPIO_Init+0x17c>)
 8003e40:	f002 fb7c 	bl	800653c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8003e44:	2200      	movs	r2, #0
 8003e46:	f243 0190 	movw	r1, #12432	@ 0x3090
 8003e4a:	4833      	ldr	r0, [pc, #204]	@ (8003f18 <MX_GPIO_Init+0x180>)
 8003e4c:	f002 fb76 	bl	800653c <HAL_GPIO_WritePin>
	GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_4 | GPIO_PIN_7, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 8003e50:	2200      	movs	r2, #0
 8003e52:	f64c 018b 	movw	r1, #51339	@ 0xc88b
 8003e56:	4831      	ldr	r0, [pc, #196]	@ (8003f1c <MX_GPIO_Init+0x184>)
 8003e58:	f002 fb70 	bl	800653c <HAL_GPIO_WritePin>
			GPIO_PIN_11 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1
					| GPIO_PIN_3 | GPIO_PIN_7, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e62:	482f      	ldr	r0, [pc, #188]	@ (8003f20 <MX_GPIO_Init+0x188>)
 8003e64:	f002 fb6a 	bl	800653c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8 | GPIO_PIN_10, GPIO_PIN_RESET);
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f44f 61a0 	mov.w	r1, #1280	@ 0x500
 8003e6e:	482d      	ldr	r0, [pc, #180]	@ (8003f24 <MX_GPIO_Init+0x18c>)
 8003e70:	f002 fb64 	bl	800653c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PE2 PE4 PE0 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1;
 8003e74:	2317      	movs	r3, #23
 8003e76:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e80:	2300      	movs	r3, #0
 8003e82:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e84:	f107 0314 	add.w	r3, r7, #20
 8003e88:	4619      	mov	r1, r3
 8003e8a:	4822      	ldr	r0, [pc, #136]	@ (8003f14 <MX_GPIO_Init+0x17c>)
 8003e8c:	f002 f9ba 	bl	8006204 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB12 PB13 PB4 PB7 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_4 | GPIO_PIN_7;
 8003e90:	f243 0390 	movw	r3, #12432	@ 0x3090
 8003e94:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e96:	2301      	movs	r3, #1
 8003e98:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ea2:	f107 0314 	add.w	r3, r7, #20
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	481b      	ldr	r0, [pc, #108]	@ (8003f18 <MX_GPIO_Init+0x180>)
 8003eaa:	f002 f9ab 	bl	8006204 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD11 PD14 PD15 PD0
	 PD1 PD3 PD7 */
	GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0
 8003eae:	f64c 038b 	movw	r3, #51339	@ 0xc88b
 8003eb2:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_7;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ec0:	f107 0314 	add.w	r3, r7, #20
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4815      	ldr	r0, [pc, #84]	@ (8003f1c <MX_GPIO_Init+0x184>)
 8003ec8:	f002 f99c 	bl	8006204 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ecc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ed0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eda:	2300      	movs	r3, #0
 8003edc:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ede:	f107 0314 	add.w	r3, r7, #20
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	480e      	ldr	r0, [pc, #56]	@ (8003f20 <MX_GPIO_Init+0x188>)
 8003ee6:	f002 f98d 	bl	8006204 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA8 PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_10;
 8003eea:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8003eee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003efc:	f107 0314 	add.w	r3, r7, #20
 8003f00:	4619      	mov	r1, r3
 8003f02:	4808      	ldr	r0, [pc, #32]	@ (8003f24 <MX_GPIO_Init+0x18c>)
 8003f04:	f002 f97e 	bl	8006204 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8003f08:	bf00      	nop
 8003f0a:	3728      	adds	r7, #40	@ 0x28
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40023800 	.word	0x40023800
 8003f14:	40021000 	.word	0x40021000
 8003f18:	40020400 	.word	0x40020400
 8003f1c:	40020c00 	.word	0x40020c00
 8003f20:	40020800 	.word	0x40020800
 8003f24:	40020000 	.word	0x40020000

08003f28 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003f28:	b480      	push	{r7}
 8003f2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f2c:	b672      	cpsid	i
}
 8003f2e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003f30:	bf00      	nop
 8003f32:	e7fd      	b.n	8003f30 <Error_Handler+0x8>

08003f34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	607b      	str	r3, [r7, #4]
 8003f3e:	4b10      	ldr	r3, [pc, #64]	@ (8003f80 <HAL_MspInit+0x4c>)
 8003f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f42:	4a0f      	ldr	r2, [pc, #60]	@ (8003f80 <HAL_MspInit+0x4c>)
 8003f44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f48:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f80 <HAL_MspInit+0x4c>)
 8003f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f52:	607b      	str	r3, [r7, #4]
 8003f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f56:	2300      	movs	r3, #0
 8003f58:	603b      	str	r3, [r7, #0]
 8003f5a:	4b09      	ldr	r3, [pc, #36]	@ (8003f80 <HAL_MspInit+0x4c>)
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	4a08      	ldr	r2, [pc, #32]	@ (8003f80 <HAL_MspInit+0x4c>)
 8003f60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f64:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f66:	4b06      	ldr	r3, [pc, #24]	@ (8003f80 <HAL_MspInit+0x4c>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f6e:	603b      	str	r3, [r7, #0]
 8003f70:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003f72:	2007      	movs	r0, #7
 8003f74:	f001 fd02 	bl	800597c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f78:	bf00      	nop
 8003f7a:	3708      	adds	r7, #8
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40023800 	.word	0x40023800

08003f84 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b08a      	sub	sp, #40	@ 0x28
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f8c:	f107 0314 	add.w	r3, r7, #20
 8003f90:	2200      	movs	r2, #0
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	605a      	str	r2, [r3, #4]
 8003f96:	609a      	str	r2, [r3, #8]
 8003f98:	60da      	str	r2, [r3, #12]
 8003f9a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a24      	ldr	r2, [pc, #144]	@ (8004034 <HAL_ADC_MspInit+0xb0>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d141      	bne.n	800402a <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	613b      	str	r3, [r7, #16]
 8003faa:	4b23      	ldr	r3, [pc, #140]	@ (8004038 <HAL_ADC_MspInit+0xb4>)
 8003fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fae:	4a22      	ldr	r2, [pc, #136]	@ (8004038 <HAL_ADC_MspInit+0xb4>)
 8003fb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fb6:	4b20      	ldr	r3, [pc, #128]	@ (8004038 <HAL_ADC_MspInit+0xb4>)
 8003fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fbe:	613b      	str	r3, [r7, #16]
 8003fc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
 8003fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8004038 <HAL_ADC_MspInit+0xb4>)
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fca:	4a1b      	ldr	r2, [pc, #108]	@ (8004038 <HAL_ADC_MspInit+0xb4>)
 8003fcc:	f043 0304 	orr.w	r3, r3, #4
 8003fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fd2:	4b19      	ldr	r3, [pc, #100]	@ (8004038 <HAL_ADC_MspInit+0xb4>)
 8003fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd6:	f003 0304 	and.w	r3, r3, #4
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60bb      	str	r3, [r7, #8]
 8003fe2:	4b15      	ldr	r3, [pc, #84]	@ (8004038 <HAL_ADC_MspInit+0xb4>)
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe6:	4a14      	ldr	r2, [pc, #80]	@ (8004038 <HAL_ADC_MspInit+0xb4>)
 8003fe8:	f043 0301 	orr.w	r3, r3, #1
 8003fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fee:	4b12      	ldr	r3, [pc, #72]	@ (8004038 <HAL_ADC_MspInit+0xb4>)
 8003ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	60bb      	str	r3, [r7, #8]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA4     ------> ADC1_IN4
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8003ffa:	233f      	movs	r3, #63	@ 0x3f
 8003ffc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ffe:	2303      	movs	r3, #3
 8004000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004002:	2300      	movs	r3, #0
 8004004:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004006:	f107 0314 	add.w	r3, r7, #20
 800400a:	4619      	mov	r1, r3
 800400c:	480b      	ldr	r0, [pc, #44]	@ (800403c <HAL_ADC_MspInit+0xb8>)
 800400e:	f002 f8f9 	bl	8006204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004012:	2310      	movs	r3, #16
 8004014:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004016:	2303      	movs	r3, #3
 8004018:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800401a:	2300      	movs	r3, #0
 800401c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800401e:	f107 0314 	add.w	r3, r7, #20
 8004022:	4619      	mov	r1, r3
 8004024:	4806      	ldr	r0, [pc, #24]	@ (8004040 <HAL_ADC_MspInit+0xbc>)
 8004026:	f002 f8ed 	bl	8006204 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800402a:	bf00      	nop
 800402c:	3728      	adds	r7, #40	@ 0x28
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	40012000 	.word	0x40012000
 8004038:	40023800 	.word	0x40023800
 800403c:	40020800 	.word	0x40020800
 8004040:	40020000 	.word	0x40020000

08004044 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08a      	sub	sp, #40	@ 0x28
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800404c:	f107 0314 	add.w	r3, r7, #20
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	605a      	str	r2, [r3, #4]
 8004056:	609a      	str	r2, [r3, #8]
 8004058:	60da      	str	r2, [r3, #12]
 800405a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a19      	ldr	r2, [pc, #100]	@ (80040c8 <HAL_I2C_MspInit+0x84>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d12c      	bne.n	80040c0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004066:	2300      	movs	r3, #0
 8004068:	613b      	str	r3, [r7, #16]
 800406a:	4b18      	ldr	r3, [pc, #96]	@ (80040cc <HAL_I2C_MspInit+0x88>)
 800406c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406e:	4a17      	ldr	r2, [pc, #92]	@ (80040cc <HAL_I2C_MspInit+0x88>)
 8004070:	f043 0302 	orr.w	r3, r3, #2
 8004074:	6313      	str	r3, [r2, #48]	@ 0x30
 8004076:	4b15      	ldr	r3, [pc, #84]	@ (80040cc <HAL_I2C_MspInit+0x88>)
 8004078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	613b      	str	r3, [r7, #16]
 8004080:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8004082:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8004086:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004088:	2312      	movs	r3, #18
 800408a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408c:	2300      	movs	r3, #0
 800408e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004090:	2303      	movs	r3, #3
 8004092:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004094:	2304      	movs	r3, #4
 8004096:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004098:	f107 0314 	add.w	r3, r7, #20
 800409c:	4619      	mov	r1, r3
 800409e:	480c      	ldr	r0, [pc, #48]	@ (80040d0 <HAL_I2C_MspInit+0x8c>)
 80040a0:	f002 f8b0 	bl	8006204 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040a4:	2300      	movs	r3, #0
 80040a6:	60fb      	str	r3, [r7, #12]
 80040a8:	4b08      	ldr	r3, [pc, #32]	@ (80040cc <HAL_I2C_MspInit+0x88>)
 80040aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ac:	4a07      	ldr	r2, [pc, #28]	@ (80040cc <HAL_I2C_MspInit+0x88>)
 80040ae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80040b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80040b4:	4b05      	ldr	r3, [pc, #20]	@ (80040cc <HAL_I2C_MspInit+0x88>)
 80040b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040bc:	60fb      	str	r3, [r7, #12]
 80040be:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80040c0:	bf00      	nop
 80040c2:	3728      	adds	r7, #40	@ 0x28
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	40005400 	.word	0x40005400
 80040cc:	40023800 	.word	0x40023800
 80040d0:	40020400 	.word	0x40020400

080040d4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b092      	sub	sp, #72	@ 0x48
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040dc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80040e0:	2200      	movs	r2, #0
 80040e2:	601a      	str	r2, [r3, #0]
 80040e4:	605a      	str	r2, [r3, #4]
 80040e6:	609a      	str	r2, [r3, #8]
 80040e8:	60da      	str	r2, [r3, #12]
 80040ea:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4aaa      	ldr	r2, [pc, #680]	@ (800439c <HAL_TIM_Encoder_MspInit+0x2c8>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d14d      	bne.n	8004192 <HAL_TIM_Encoder_MspInit+0xbe>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80040f6:	2300      	movs	r3, #0
 80040f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80040fa:	4ba9      	ldr	r3, [pc, #676]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 80040fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fe:	4aa8      	ldr	r2, [pc, #672]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004100:	f043 0301 	orr.w	r3, r3, #1
 8004104:	6453      	str	r3, [r2, #68]	@ 0x44
 8004106:	4ba6      	ldr	r3, [pc, #664]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004112:	2300      	movs	r3, #0
 8004114:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004116:	4ba2      	ldr	r3, [pc, #648]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411a:	4aa1      	ldr	r2, [pc, #644]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 800411c:	f043 0310 	orr.w	r3, r3, #16
 8004120:	6313      	str	r3, [r2, #48]	@ 0x30
 8004122:	4b9f      	ldr	r3, [pc, #636]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004126:	f003 0310 	and.w	r3, r3, #16
 800412a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800412c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800412e:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8004132:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004134:	2302      	movs	r3, #2
 8004136:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004138:	2300      	movs	r3, #0
 800413a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800413c:	2300      	movs	r3, #0
 800413e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004140:	2301      	movs	r3, #1
 8004142:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004144:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004148:	4619      	mov	r1, r3
 800414a:	4896      	ldr	r0, [pc, #600]	@ (80043a4 <HAL_TIM_Encoder_MspInit+0x2d0>)
 800414c:	f002 f85a 	bl	8006204 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004150:	2200      	movs	r2, #0
 8004152:	2100      	movs	r1, #0
 8004154:	2018      	movs	r0, #24
 8004156:	f001 fc1c 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800415a:	2018      	movs	r0, #24
 800415c:	f001 fc35 	bl	80059ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004160:	2200      	movs	r2, #0
 8004162:	2100      	movs	r1, #0
 8004164:	2019      	movs	r0, #25
 8004166:	f001 fc14 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800416a:	2019      	movs	r0, #25
 800416c:	f001 fc2d 	bl	80059ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004170:	2200      	movs	r2, #0
 8004172:	2100      	movs	r1, #0
 8004174:	201a      	movs	r0, #26
 8004176:	f001 fc0c 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800417a:	201a      	movs	r0, #26
 800417c:	f001 fc25 	bl	80059ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004180:	2200      	movs	r2, #0
 8004182:	2100      	movs	r1, #0
 8004184:	201b      	movs	r0, #27
 8004186:	f001 fc04 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800418a:	201b      	movs	r0, #27
 800418c:	f001 fc1d 	bl	80059ca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004190:	e0ff      	b.n	8004392 <HAL_TIM_Encoder_MspInit+0x2be>
  else if(htim_encoder->Instance==TIM3)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a84      	ldr	r2, [pc, #528]	@ (80043a8 <HAL_TIM_Encoder_MspInit+0x2d4>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d134      	bne.n	8004206 <HAL_TIM_Encoder_MspInit+0x132>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800419c:	2300      	movs	r3, #0
 800419e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041a0:	4b7f      	ldr	r3, [pc, #508]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 80041a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a4:	4a7e      	ldr	r2, [pc, #504]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 80041a6:	f043 0302 	orr.w	r3, r3, #2
 80041aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80041ac:	4b7c      	ldr	r3, [pc, #496]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 80041ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041b8:	2300      	movs	r3, #0
 80041ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80041bc:	4b78      	ldr	r3, [pc, #480]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 80041be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c0:	4a77      	ldr	r2, [pc, #476]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 80041c2:	f043 0301 	orr.w	r3, r3, #1
 80041c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80041c8:	4b75      	ldr	r3, [pc, #468]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 80041ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80041d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80041d4:	23c0      	movs	r3, #192	@ 0xc0
 80041d6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041d8:	2302      	movs	r3, #2
 80041da:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041dc:	2300      	movs	r3, #0
 80041de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041e0:	2300      	movs	r3, #0
 80041e2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80041e4:	2302      	movs	r3, #2
 80041e6:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041e8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80041ec:	4619      	mov	r1, r3
 80041ee:	486f      	ldr	r0, [pc, #444]	@ (80043ac <HAL_TIM_Encoder_MspInit+0x2d8>)
 80041f0:	f002 f808 	bl	8006204 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80041f4:	2200      	movs	r2, #0
 80041f6:	2100      	movs	r1, #0
 80041f8:	201d      	movs	r0, #29
 80041fa:	f001 fbca 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80041fe:	201d      	movs	r0, #29
 8004200:	f001 fbe3 	bl	80059ca <HAL_NVIC_EnableIRQ>
}
 8004204:	e0c5      	b.n	8004392 <HAL_TIM_Encoder_MspInit+0x2be>
  else if(htim_encoder->Instance==TIM4)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a69      	ldr	r2, [pc, #420]	@ (80043b0 <HAL_TIM_Encoder_MspInit+0x2dc>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d135      	bne.n	800427c <HAL_TIM_Encoder_MspInit+0x1a8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004210:	2300      	movs	r3, #0
 8004212:	623b      	str	r3, [r7, #32]
 8004214:	4b62      	ldr	r3, [pc, #392]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004218:	4a61      	ldr	r2, [pc, #388]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 800421a:	f043 0304 	orr.w	r3, r3, #4
 800421e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004220:	4b5f      	ldr	r3, [pc, #380]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004224:	f003 0304 	and.w	r3, r3, #4
 8004228:	623b      	str	r3, [r7, #32]
 800422a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800422c:	2300      	movs	r3, #0
 800422e:	61fb      	str	r3, [r7, #28]
 8004230:	4b5b      	ldr	r3, [pc, #364]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004234:	4a5a      	ldr	r2, [pc, #360]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004236:	f043 0308 	orr.w	r3, r3, #8
 800423a:	6313      	str	r3, [r2, #48]	@ 0x30
 800423c:	4b58      	ldr	r3, [pc, #352]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 800423e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004240:	f003 0308 	and.w	r3, r3, #8
 8004244:	61fb      	str	r3, [r7, #28]
 8004246:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8004248:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800424c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800424e:	2302      	movs	r3, #2
 8004250:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004252:	2300      	movs	r3, #0
 8004254:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004256:	2300      	movs	r3, #0
 8004258:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800425a:	2302      	movs	r3, #2
 800425c:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800425e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004262:	4619      	mov	r1, r3
 8004264:	4853      	ldr	r0, [pc, #332]	@ (80043b4 <HAL_TIM_Encoder_MspInit+0x2e0>)
 8004266:	f001 ffcd 	bl	8006204 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800426a:	2200      	movs	r2, #0
 800426c:	2100      	movs	r1, #0
 800426e:	201e      	movs	r0, #30
 8004270:	f001 fb8f 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004274:	201e      	movs	r0, #30
 8004276:	f001 fba8 	bl	80059ca <HAL_NVIC_EnableIRQ>
}
 800427a:	e08a      	b.n	8004392 <HAL_TIM_Encoder_MspInit+0x2be>
  else if(htim_encoder->Instance==TIM5)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a4d      	ldr	r2, [pc, #308]	@ (80043b8 <HAL_TIM_Encoder_MspInit+0x2e4>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d134      	bne.n	80042f0 <HAL_TIM_Encoder_MspInit+0x21c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004286:	2300      	movs	r3, #0
 8004288:	61bb      	str	r3, [r7, #24]
 800428a:	4b45      	ldr	r3, [pc, #276]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 800428c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428e:	4a44      	ldr	r2, [pc, #272]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004290:	f043 0308 	orr.w	r3, r3, #8
 8004294:	6413      	str	r3, [r2, #64]	@ 0x40
 8004296:	4b42      	ldr	r3, [pc, #264]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429a:	f003 0308 	and.w	r3, r3, #8
 800429e:	61bb      	str	r3, [r7, #24]
 80042a0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042a2:	2300      	movs	r3, #0
 80042a4:	617b      	str	r3, [r7, #20]
 80042a6:	4b3e      	ldr	r3, [pc, #248]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 80042a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042aa:	4a3d      	ldr	r2, [pc, #244]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 80042ac:	f043 0301 	orr.w	r3, r3, #1
 80042b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80042b2:	4b3b      	ldr	r3, [pc, #236]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 80042b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	617b      	str	r3, [r7, #20]
 80042bc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80042be:	2303      	movs	r3, #3
 80042c0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c2:	2302      	movs	r3, #2
 80042c4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c6:	2300      	movs	r3, #0
 80042c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ca:	2300      	movs	r3, #0
 80042cc:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80042ce:	2302      	movs	r3, #2
 80042d0:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042d2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80042d6:	4619      	mov	r1, r3
 80042d8:	4834      	ldr	r0, [pc, #208]	@ (80043ac <HAL_TIM_Encoder_MspInit+0x2d8>)
 80042da:	f001 ff93 	bl	8006204 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80042de:	2200      	movs	r2, #0
 80042e0:	2100      	movs	r1, #0
 80042e2:	2032      	movs	r0, #50	@ 0x32
 80042e4:	f001 fb55 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80042e8:	2032      	movs	r0, #50	@ 0x32
 80042ea:	f001 fb6e 	bl	80059ca <HAL_NVIC_EnableIRQ>
}
 80042ee:	e050      	b.n	8004392 <HAL_TIM_Encoder_MspInit+0x2be>
  else if(htim_encoder->Instance==TIM8)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a31      	ldr	r2, [pc, #196]	@ (80043bc <HAL_TIM_Encoder_MspInit+0x2e8>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d14b      	bne.n	8004392 <HAL_TIM_Encoder_MspInit+0x2be>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80042fa:	2300      	movs	r3, #0
 80042fc:	613b      	str	r3, [r7, #16]
 80042fe:	4b28      	ldr	r3, [pc, #160]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004302:	4a27      	ldr	r2, [pc, #156]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004304:	f043 0302 	orr.w	r3, r3, #2
 8004308:	6453      	str	r3, [r2, #68]	@ 0x44
 800430a:	4b25      	ldr	r3, [pc, #148]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 800430c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	613b      	str	r3, [r7, #16]
 8004314:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004316:	2300      	movs	r3, #0
 8004318:	60fb      	str	r3, [r7, #12]
 800431a:	4b21      	ldr	r3, [pc, #132]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 800431c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431e:	4a20      	ldr	r2, [pc, #128]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004320:	f043 0304 	orr.w	r3, r3, #4
 8004324:	6313      	str	r3, [r2, #48]	@ 0x30
 8004326:	4b1e      	ldr	r3, [pc, #120]	@ (80043a0 <HAL_TIM_Encoder_MspInit+0x2cc>)
 8004328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432a:	f003 0304 	and.w	r3, r3, #4
 800432e:	60fb      	str	r3, [r7, #12]
 8004330:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004332:	23c0      	movs	r3, #192	@ 0xc0
 8004334:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004336:	2302      	movs	r3, #2
 8004338:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800433a:	2300      	movs	r3, #0
 800433c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800433e:	2300      	movs	r3, #0
 8004340:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004342:	2303      	movs	r3, #3
 8004344:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004346:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800434a:	4619      	mov	r1, r3
 800434c:	481c      	ldr	r0, [pc, #112]	@ (80043c0 <HAL_TIM_Encoder_MspInit+0x2ec>)
 800434e:	f001 ff59 	bl	8006204 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8004352:	2200      	movs	r2, #0
 8004354:	2100      	movs	r1, #0
 8004356:	202b      	movs	r0, #43	@ 0x2b
 8004358:	f001 fb1b 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800435c:	202b      	movs	r0, #43	@ 0x2b
 800435e:	f001 fb34 	bl	80059ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8004362:	2200      	movs	r2, #0
 8004364:	2100      	movs	r1, #0
 8004366:	202c      	movs	r0, #44	@ 0x2c
 8004368:	f001 fb13 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800436c:	202c      	movs	r0, #44	@ 0x2c
 800436e:	f001 fb2c 	bl	80059ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8004372:	2200      	movs	r2, #0
 8004374:	2100      	movs	r1, #0
 8004376:	202d      	movs	r0, #45	@ 0x2d
 8004378:	f001 fb0b 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800437c:	202d      	movs	r0, #45	@ 0x2d
 800437e:	f001 fb24 	bl	80059ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8004382:	2200      	movs	r2, #0
 8004384:	2100      	movs	r1, #0
 8004386:	202e      	movs	r0, #46	@ 0x2e
 8004388:	f001 fb03 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800438c:	202e      	movs	r0, #46	@ 0x2e
 800438e:	f001 fb1c 	bl	80059ca <HAL_NVIC_EnableIRQ>
}
 8004392:	bf00      	nop
 8004394:	3748      	adds	r7, #72	@ 0x48
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	40010000 	.word	0x40010000
 80043a0:	40023800 	.word	0x40023800
 80043a4:	40021000 	.word	0x40021000
 80043a8:	40000400 	.word	0x40000400
 80043ac:	40020000 	.word	0x40020000
 80043b0:	40000800 	.word	0x40000800
 80043b4:	40020c00 	.word	0x40020c00
 80043b8:	40000c00 	.word	0x40000c00
 80043bc:	40010400 	.word	0x40010400
 80043c0:	40020800 	.word	0x40020800

080043c4 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d4:	d10e      	bne.n	80043f4 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80043d6:	2300      	movs	r3, #0
 80043d8:	617b      	str	r3, [r7, #20]
 80043da:	4b24      	ldr	r3, [pc, #144]	@ (800446c <HAL_TIM_PWM_MspInit+0xa8>)
 80043dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043de:	4a23      	ldr	r2, [pc, #140]	@ (800446c <HAL_TIM_PWM_MspInit+0xa8>)
 80043e0:	f043 0301 	orr.w	r3, r3, #1
 80043e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80043e6:	4b21      	ldr	r3, [pc, #132]	@ (800446c <HAL_TIM_PWM_MspInit+0xa8>)
 80043e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	617b      	str	r3, [r7, #20]
 80043f0:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM12_MspInit 1 */

    /* USER CODE END TIM12_MspInit 1 */
  }

}
 80043f2:	e036      	b.n	8004462 <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM9)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004470 <HAL_TIM_PWM_MspInit+0xac>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d116      	bne.n	800442c <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80043fe:	2300      	movs	r3, #0
 8004400:	613b      	str	r3, [r7, #16]
 8004402:	4b1a      	ldr	r3, [pc, #104]	@ (800446c <HAL_TIM_PWM_MspInit+0xa8>)
 8004404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004406:	4a19      	ldr	r2, [pc, #100]	@ (800446c <HAL_TIM_PWM_MspInit+0xa8>)
 8004408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800440c:	6453      	str	r3, [r2, #68]	@ 0x44
 800440e:	4b17      	ldr	r3, [pc, #92]	@ (800446c <HAL_TIM_PWM_MspInit+0xa8>)
 8004410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004412:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004416:	613b      	str	r3, [r7, #16]
 8004418:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800441a:	2200      	movs	r2, #0
 800441c:	2100      	movs	r1, #0
 800441e:	2018      	movs	r0, #24
 8004420:	f001 fab7 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004424:	2018      	movs	r0, #24
 8004426:	f001 fad0 	bl	80059ca <HAL_NVIC_EnableIRQ>
}
 800442a:	e01a      	b.n	8004462 <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM12)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a10      	ldr	r2, [pc, #64]	@ (8004474 <HAL_TIM_PWM_MspInit+0xb0>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d115      	bne.n	8004462 <HAL_TIM_PWM_MspInit+0x9e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004436:	2300      	movs	r3, #0
 8004438:	60fb      	str	r3, [r7, #12]
 800443a:	4b0c      	ldr	r3, [pc, #48]	@ (800446c <HAL_TIM_PWM_MspInit+0xa8>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443e:	4a0b      	ldr	r2, [pc, #44]	@ (800446c <HAL_TIM_PWM_MspInit+0xa8>)
 8004440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004444:	6413      	str	r3, [r2, #64]	@ 0x40
 8004446:	4b09      	ldr	r3, [pc, #36]	@ (800446c <HAL_TIM_PWM_MspInit+0xa8>)
 8004448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8004452:	2200      	movs	r2, #0
 8004454:	2100      	movs	r1, #0
 8004456:	202b      	movs	r0, #43	@ 0x2b
 8004458:	f001 fa9b 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800445c:	202b      	movs	r0, #43	@ 0x2b
 800445e:	f001 fab4 	bl	80059ca <HAL_NVIC_EnableIRQ>
}
 8004462:	bf00      	nop
 8004464:	3718      	adds	r7, #24
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	40023800 	.word	0x40023800
 8004470:	40014000 	.word	0x40014000
 8004474:	40001800 	.word	0x40001800

08004478 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a0e      	ldr	r2, [pc, #56]	@ (80044c0 <HAL_TIM_Base_MspInit+0x48>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d115      	bne.n	80044b6 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 800448a:	2300      	movs	r3, #0
 800448c:	60fb      	str	r3, [r7, #12]
 800448e:	4b0d      	ldr	r3, [pc, #52]	@ (80044c4 <HAL_TIM_Base_MspInit+0x4c>)
 8004490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004492:	4a0c      	ldr	r2, [pc, #48]	@ (80044c4 <HAL_TIM_Base_MspInit+0x4c>)
 8004494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004498:	6453      	str	r3, [r2, #68]	@ 0x44
 800449a:	4b0a      	ldr	r3, [pc, #40]	@ (80044c4 <HAL_TIM_Base_MspInit+0x4c>)
 800449c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800449e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a2:	60fb      	str	r3, [r7, #12]
 80044a4:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80044a6:	2200      	movs	r2, #0
 80044a8:	2100      	movs	r1, #0
 80044aa:	2019      	movs	r0, #25
 80044ac:	f001 fa71 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80044b0:	2019      	movs	r0, #25
 80044b2:	f001 fa8a 	bl	80059ca <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM10_MspInit 1 */

  }

}
 80044b6:	bf00      	nop
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40014400 	.word	0x40014400
 80044c4:	40023800 	.word	0x40023800

080044c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08c      	sub	sp, #48	@ 0x30
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044d0:	f107 031c 	add.w	r3, r7, #28
 80044d4:	2200      	movs	r2, #0
 80044d6:	601a      	str	r2, [r3, #0]
 80044d8:	605a      	str	r2, [r3, #4]
 80044da:	609a      	str	r2, [r3, #8]
 80044dc:	60da      	str	r2, [r3, #12]
 80044de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044e8:	d13d      	bne.n	8004566 <HAL_TIM_MspPostInit+0x9e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044ea:	2300      	movs	r3, #0
 80044ec:	61bb      	str	r3, [r7, #24]
 80044ee:	4b56      	ldr	r3, [pc, #344]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 80044f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f2:	4a55      	ldr	r2, [pc, #340]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 80044f4:	f043 0301 	orr.w	r3, r3, #1
 80044f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80044fa:	4b53      	ldr	r3, [pc, #332]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 80044fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	61bb      	str	r3, [r7, #24]
 8004504:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004506:	2300      	movs	r3, #0
 8004508:	617b      	str	r3, [r7, #20]
 800450a:	4b4f      	ldr	r3, [pc, #316]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 800450c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800450e:	4a4e      	ldr	r2, [pc, #312]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 8004510:	f043 0302 	orr.w	r3, r3, #2
 8004514:	6313      	str	r3, [r2, #48]	@ 0x30
 8004516:	4b4c      	ldr	r3, [pc, #304]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 8004518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	617b      	str	r3, [r7, #20]
 8004520:	697b      	ldr	r3, [r7, #20]
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004522:	2320      	movs	r3, #32
 8004524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004526:	2302      	movs	r3, #2
 8004528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452a:	2300      	movs	r3, #0
 800452c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800452e:	2300      	movs	r3, #0
 8004530:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004532:	2301      	movs	r3, #1
 8004534:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004536:	f107 031c 	add.w	r3, r7, #28
 800453a:	4619      	mov	r1, r3
 800453c:	4843      	ldr	r0, [pc, #268]	@ (800464c <HAL_TIM_MspPostInit+0x184>)
 800453e:	f001 fe61 	bl	8006204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 8004542:	f640 4308 	movw	r3, #3080	@ 0xc08
 8004546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004548:	2302      	movs	r3, #2
 800454a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454c:	2300      	movs	r3, #0
 800454e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004550:	2300      	movs	r3, #0
 8004552:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004554:	2301      	movs	r3, #1
 8004556:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004558:	f107 031c 	add.w	r3, r7, #28
 800455c:	4619      	mov	r1, r3
 800455e:	483c      	ldr	r0, [pc, #240]	@ (8004650 <HAL_TIM_MspPostInit+0x188>)
 8004560:	f001 fe50 	bl	8006204 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004564:	e06c      	b.n	8004640 <HAL_TIM_MspPostInit+0x178>
  else if(htim->Instance==TIM9)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a3a      	ldr	r2, [pc, #232]	@ (8004654 <HAL_TIM_MspPostInit+0x18c>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d11e      	bne.n	80045ae <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004570:	2300      	movs	r3, #0
 8004572:	613b      	str	r3, [r7, #16]
 8004574:	4b34      	ldr	r3, [pc, #208]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 8004576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004578:	4a33      	ldr	r2, [pc, #204]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 800457a:	f043 0310 	orr.w	r3, r3, #16
 800457e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004580:	4b31      	ldr	r3, [pc, #196]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 8004582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004584:	f003 0310 	and.w	r3, r3, #16
 8004588:	613b      	str	r3, [r7, #16]
 800458a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800458c:	2360      	movs	r3, #96	@ 0x60
 800458e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004590:	2302      	movs	r3, #2
 8004592:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004594:	2300      	movs	r3, #0
 8004596:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004598:	2300      	movs	r3, #0
 800459a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800459c:	2303      	movs	r3, #3
 800459e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045a0:	f107 031c 	add.w	r3, r7, #28
 80045a4:	4619      	mov	r1, r3
 80045a6:	482c      	ldr	r0, [pc, #176]	@ (8004658 <HAL_TIM_MspPostInit+0x190>)
 80045a8:	f001 fe2c 	bl	8006204 <HAL_GPIO_Init>
}
 80045ac:	e048      	b.n	8004640 <HAL_TIM_MspPostInit+0x178>
  else if(htim->Instance==TIM10)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a2a      	ldr	r2, [pc, #168]	@ (800465c <HAL_TIM_MspPostInit+0x194>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d11f      	bne.n	80045f8 <HAL_TIM_MspPostInit+0x130>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045b8:	2300      	movs	r3, #0
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	4b22      	ldr	r3, [pc, #136]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 80045be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c0:	4a21      	ldr	r2, [pc, #132]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 80045c2:	f043 0302 	orr.w	r3, r3, #2
 80045c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80045c8:	4b1f      	ldr	r3, [pc, #124]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 80045ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	60fb      	str	r3, [r7, #12]
 80045d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80045d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80045d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045da:	2302      	movs	r3, #2
 80045dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045de:	2300      	movs	r3, #0
 80045e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045e2:	2300      	movs	r3, #0
 80045e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80045e6:	2303      	movs	r3, #3
 80045e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ea:	f107 031c 	add.w	r3, r7, #28
 80045ee:	4619      	mov	r1, r3
 80045f0:	4817      	ldr	r0, [pc, #92]	@ (8004650 <HAL_TIM_MspPostInit+0x188>)
 80045f2:	f001 fe07 	bl	8006204 <HAL_GPIO_Init>
}
 80045f6:	e023      	b.n	8004640 <HAL_TIM_MspPostInit+0x178>
  else if(htim->Instance==TIM12)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a18      	ldr	r2, [pc, #96]	@ (8004660 <HAL_TIM_MspPostInit+0x198>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d11e      	bne.n	8004640 <HAL_TIM_MspPostInit+0x178>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004602:	2300      	movs	r3, #0
 8004604:	60bb      	str	r3, [r7, #8]
 8004606:	4b10      	ldr	r3, [pc, #64]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 8004608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460a:	4a0f      	ldr	r2, [pc, #60]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 800460c:	f043 0302 	orr.w	r3, r3, #2
 8004610:	6313      	str	r3, [r2, #48]	@ 0x30
 8004612:	4b0d      	ldr	r3, [pc, #52]	@ (8004648 <HAL_TIM_MspPostInit+0x180>)
 8004614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	60bb      	str	r3, [r7, #8]
 800461c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800461e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004622:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004624:	2302      	movs	r3, #2
 8004626:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004628:	2300      	movs	r3, #0
 800462a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800462c:	2300      	movs	r3, #0
 800462e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004630:	2309      	movs	r3, #9
 8004632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004634:	f107 031c 	add.w	r3, r7, #28
 8004638:	4619      	mov	r1, r3
 800463a:	4805      	ldr	r0, [pc, #20]	@ (8004650 <HAL_TIM_MspPostInit+0x188>)
 800463c:	f001 fde2 	bl	8006204 <HAL_GPIO_Init>
}
 8004640:	bf00      	nop
 8004642:	3730      	adds	r7, #48	@ 0x30
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	40023800 	.word	0x40023800
 800464c:	40020000 	.word	0x40020000
 8004650:	40020400 	.word	0x40020400
 8004654:	40014000 	.word	0x40014000
 8004658:	40021000 	.word	0x40021000
 800465c:	40014400 	.word	0x40014400
 8004660:	40001800 	.word	0x40001800

08004664 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b08e      	sub	sp, #56	@ 0x38
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800466c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004670:	2200      	movs	r2, #0
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	605a      	str	r2, [r3, #4]
 8004676:	609a      	str	r2, [r3, #8]
 8004678:	60da      	str	r2, [r3, #12]
 800467a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a4a      	ldr	r2, [pc, #296]	@ (80047ac <HAL_UART_MspInit+0x148>)
 8004682:	4293      	cmp	r3, r2
 8004684:	f040 80a0 	bne.w	80047c8 <HAL_UART_MspInit+0x164>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004688:	2300      	movs	r3, #0
 800468a:	623b      	str	r3, [r7, #32]
 800468c:	4b48      	ldr	r3, [pc, #288]	@ (80047b0 <HAL_UART_MspInit+0x14c>)
 800468e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004690:	4a47      	ldr	r2, [pc, #284]	@ (80047b0 <HAL_UART_MspInit+0x14c>)
 8004692:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004696:	6413      	str	r3, [r2, #64]	@ 0x40
 8004698:	4b45      	ldr	r3, [pc, #276]	@ (80047b0 <HAL_UART_MspInit+0x14c>)
 800469a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046a0:	623b      	str	r3, [r7, #32]
 80046a2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80046a4:	2300      	movs	r3, #0
 80046a6:	61fb      	str	r3, [r7, #28]
 80046a8:	4b41      	ldr	r3, [pc, #260]	@ (80047b0 <HAL_UART_MspInit+0x14c>)
 80046aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ac:	4a40      	ldr	r2, [pc, #256]	@ (80047b0 <HAL_UART_MspInit+0x14c>)
 80046ae:	f043 0304 	orr.w	r3, r3, #4
 80046b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80046b4:	4b3e      	ldr	r3, [pc, #248]	@ (80047b0 <HAL_UART_MspInit+0x14c>)
 80046b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	61fb      	str	r3, [r7, #28]
 80046be:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80046c0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80046c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046c6:	2302      	movs	r3, #2
 80046c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ca:	2300      	movs	r3, #0
 80046cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046ce:	2303      	movs	r3, #3
 80046d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80046d2:	2308      	movs	r3, #8
 80046d4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046da:	4619      	mov	r1, r3
 80046dc:	4835      	ldr	r0, [pc, #212]	@ (80047b4 <HAL_UART_MspInit+0x150>)
 80046de:	f001 fd91 	bl	8006204 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 80046e2:	4b35      	ldr	r3, [pc, #212]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 80046e4:	4a35      	ldr	r2, [pc, #212]	@ (80047bc <HAL_UART_MspInit+0x158>)
 80046e6:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 80046e8:	4b33      	ldr	r3, [pc, #204]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 80046ea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80046ee:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046f0:	4b31      	ldr	r3, [pc, #196]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046f6:	4b30      	ldr	r3, [pc, #192]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80046fc:	4b2e      	ldr	r3, [pc, #184]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 80046fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004702:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004704:	4b2c      	ldr	r3, [pc, #176]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 8004706:	2200      	movs	r2, #0
 8004708:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800470a:	4b2b      	ldr	r3, [pc, #172]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 800470c:	2200      	movs	r2, #0
 800470e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8004710:	4b29      	ldr	r3, [pc, #164]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 8004712:	2200      	movs	r2, #0
 8004714:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004716:	4b28      	ldr	r3, [pc, #160]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 8004718:	2200      	movs	r2, #0
 800471a:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800471c:	4b26      	ldr	r3, [pc, #152]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 800471e:	2200      	movs	r2, #0
 8004720:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8004722:	4825      	ldr	r0, [pc, #148]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 8004724:	f001 f96c 	bl	8005a00 <HAL_DMA_Init>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800472e:	f7ff fbfb 	bl	8003f28 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a20      	ldr	r2, [pc, #128]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 8004736:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004738:	4a1f      	ldr	r2, [pc, #124]	@ (80047b8 <HAL_UART_MspInit+0x154>)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 800473e:	4b20      	ldr	r3, [pc, #128]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 8004740:	4a20      	ldr	r2, [pc, #128]	@ (80047c4 <HAL_UART_MspInit+0x160>)
 8004742:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8004744:	4b1e      	ldr	r3, [pc, #120]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 8004746:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800474a:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800474c:	4b1c      	ldr	r3, [pc, #112]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 800474e:	2240      	movs	r2, #64	@ 0x40
 8004750:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004752:	4b1b      	ldr	r3, [pc, #108]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 8004754:	2200      	movs	r2, #0
 8004756:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004758:	4b19      	ldr	r3, [pc, #100]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 800475a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800475e:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004760:	4b17      	ldr	r3, [pc, #92]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 8004762:	2200      	movs	r2, #0
 8004764:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004766:	4b16      	ldr	r3, [pc, #88]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 8004768:	2200      	movs	r2, #0
 800476a:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800476c:	4b14      	ldr	r3, [pc, #80]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 800476e:	2200      	movs	r2, #0
 8004770:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004772:	4b13      	ldr	r3, [pc, #76]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 8004774:	2200      	movs	r2, #0
 8004776:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004778:	4b11      	ldr	r3, [pc, #68]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 800477a:	2200      	movs	r2, #0
 800477c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800477e:	4810      	ldr	r0, [pc, #64]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 8004780:	f001 f93e 	bl	8005a00 <HAL_DMA_Init>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d001      	beq.n	800478e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800478a:	f7ff fbcd 	bl	8003f28 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a0b      	ldr	r2, [pc, #44]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 8004792:	639a      	str	r2, [r3, #56]	@ 0x38
 8004794:	4a0a      	ldr	r2, [pc, #40]	@ (80047c0 <HAL_UART_MspInit+0x15c>)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800479a:	2200      	movs	r2, #0
 800479c:	2100      	movs	r1, #0
 800479e:	2034      	movs	r0, #52	@ 0x34
 80047a0:	f001 f8f7 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80047a4:	2034      	movs	r0, #52	@ 0x34
 80047a6:	f001 f910 	bl	80059ca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80047aa:	e169      	b.n	8004a80 <HAL_UART_MspInit+0x41c>
 80047ac:	40004c00 	.word	0x40004c00
 80047b0:	40023800 	.word	0x40023800
 80047b4:	40020800 	.word	0x40020800
 80047b8:	20000858 	.word	0x20000858
 80047bc:	40026040 	.word	0x40026040
 80047c0:	200008b8 	.word	0x200008b8
 80047c4:	40026070 	.word	0x40026070
  else if(huart->Instance==UART5)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a59      	ldr	r2, [pc, #356]	@ (8004934 <HAL_UART_MspInit+0x2d0>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	f040 80c0 	bne.w	8004954 <HAL_UART_MspInit+0x2f0>
    __HAL_RCC_UART5_CLK_ENABLE();
 80047d4:	2300      	movs	r3, #0
 80047d6:	61bb      	str	r3, [r7, #24]
 80047d8:	4b57      	ldr	r3, [pc, #348]	@ (8004938 <HAL_UART_MspInit+0x2d4>)
 80047da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047dc:	4a56      	ldr	r2, [pc, #344]	@ (8004938 <HAL_UART_MspInit+0x2d4>)
 80047de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80047e4:	4b54      	ldr	r3, [pc, #336]	@ (8004938 <HAL_UART_MspInit+0x2d4>)
 80047e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047ec:	61bb      	str	r3, [r7, #24]
 80047ee:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047f0:	2300      	movs	r3, #0
 80047f2:	617b      	str	r3, [r7, #20]
 80047f4:	4b50      	ldr	r3, [pc, #320]	@ (8004938 <HAL_UART_MspInit+0x2d4>)
 80047f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f8:	4a4f      	ldr	r2, [pc, #316]	@ (8004938 <HAL_UART_MspInit+0x2d4>)
 80047fa:	f043 0304 	orr.w	r3, r3, #4
 80047fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8004800:	4b4d      	ldr	r3, [pc, #308]	@ (8004938 <HAL_UART_MspInit+0x2d4>)
 8004802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004804:	f003 0304 	and.w	r3, r3, #4
 8004808:	617b      	str	r3, [r7, #20]
 800480a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800480c:	2300      	movs	r3, #0
 800480e:	613b      	str	r3, [r7, #16]
 8004810:	4b49      	ldr	r3, [pc, #292]	@ (8004938 <HAL_UART_MspInit+0x2d4>)
 8004812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004814:	4a48      	ldr	r2, [pc, #288]	@ (8004938 <HAL_UART_MspInit+0x2d4>)
 8004816:	f043 0308 	orr.w	r3, r3, #8
 800481a:	6313      	str	r3, [r2, #48]	@ 0x30
 800481c:	4b46      	ldr	r3, [pc, #280]	@ (8004938 <HAL_UART_MspInit+0x2d4>)
 800481e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004820:	f003 0308 	and.w	r3, r3, #8
 8004824:	613b      	str	r3, [r7, #16]
 8004826:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004828:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800482c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800482e:	2302      	movs	r3, #2
 8004830:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004832:	2300      	movs	r3, #0
 8004834:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004836:	2303      	movs	r3, #3
 8004838:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800483a:	2308      	movs	r3, #8
 800483c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800483e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004842:	4619      	mov	r1, r3
 8004844:	483d      	ldr	r0, [pc, #244]	@ (800493c <HAL_UART_MspInit+0x2d8>)
 8004846:	f001 fcdd 	bl	8006204 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800484a:	2304      	movs	r3, #4
 800484c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800484e:	2302      	movs	r3, #2
 8004850:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004852:	2300      	movs	r3, #0
 8004854:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004856:	2303      	movs	r3, #3
 8004858:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800485a:	2308      	movs	r3, #8
 800485c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800485e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004862:	4619      	mov	r1, r3
 8004864:	4836      	ldr	r0, [pc, #216]	@ (8004940 <HAL_UART_MspInit+0x2dc>)
 8004866:	f001 fccd 	bl	8006204 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 800486a:	4b36      	ldr	r3, [pc, #216]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 800486c:	4a36      	ldr	r2, [pc, #216]	@ (8004948 <HAL_UART_MspInit+0x2e4>)
 800486e:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8004870:	4b34      	ldr	r3, [pc, #208]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 8004872:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004876:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004878:	4b32      	ldr	r3, [pc, #200]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 800487a:	2200      	movs	r2, #0
 800487c:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800487e:	4b31      	ldr	r3, [pc, #196]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 8004880:	2200      	movs	r2, #0
 8004882:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004884:	4b2f      	ldr	r3, [pc, #188]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 8004886:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800488a:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800488c:	4b2d      	ldr	r3, [pc, #180]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 800488e:	2200      	movs	r2, #0
 8004890:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004892:	4b2c      	ldr	r3, [pc, #176]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 8004894:	2200      	movs	r2, #0
 8004896:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8004898:	4b2a      	ldr	r3, [pc, #168]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 800489a:	2200      	movs	r2, #0
 800489c:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800489e:	4b29      	ldr	r3, [pc, #164]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80048a4:	4b27      	ldr	r3, [pc, #156]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80048aa:	4826      	ldr	r0, [pc, #152]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 80048ac:	f001 f8a8 	bl	8005a00 <HAL_DMA_Init>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <HAL_UART_MspInit+0x256>
      Error_Handler();
 80048b6:	f7ff fb37 	bl	8003f28 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a21      	ldr	r2, [pc, #132]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 80048be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80048c0:	4a20      	ldr	r2, [pc, #128]	@ (8004944 <HAL_UART_MspInit+0x2e0>)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart5_tx.Instance = DMA1_Stream7;
 80048c6:	4b21      	ldr	r3, [pc, #132]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 80048c8:	4a21      	ldr	r2, [pc, #132]	@ (8004950 <HAL_UART_MspInit+0x2ec>)
 80048ca:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 80048cc:	4b1f      	ldr	r3, [pc, #124]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 80048ce:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80048d2:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80048d4:	4b1d      	ldr	r3, [pc, #116]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 80048d6:	2240      	movs	r2, #64	@ 0x40
 80048d8:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048da:	4b1c      	ldr	r3, [pc, #112]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 80048dc:	2200      	movs	r2, #0
 80048de:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80048e0:	4b1a      	ldr	r3, [pc, #104]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 80048e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048e6:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048e8:	4b18      	ldr	r3, [pc, #96]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048ee:	4b17      	ldr	r3, [pc, #92]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 80048f0:	2200      	movs	r2, #0
 80048f2:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 80048f4:	4b15      	ldr	r3, [pc, #84]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 80048f6:	2200      	movs	r2, #0
 80048f8:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 80048fa:	4b14      	ldr	r3, [pc, #80]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004900:	4b12      	ldr	r3, [pc, #72]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 8004902:	2200      	movs	r2, #0
 8004904:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8004906:	4811      	ldr	r0, [pc, #68]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 8004908:	f001 f87a 	bl	8005a00 <HAL_DMA_Init>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d001      	beq.n	8004916 <HAL_UART_MspInit+0x2b2>
      Error_Handler();
 8004912:	f7ff fb09 	bl	8003f28 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a0c      	ldr	r2, [pc, #48]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 800491a:	639a      	str	r2, [r3, #56]	@ 0x38
 800491c:	4a0b      	ldr	r2, [pc, #44]	@ (800494c <HAL_UART_MspInit+0x2e8>)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8004922:	2200      	movs	r2, #0
 8004924:	2100      	movs	r1, #0
 8004926:	2035      	movs	r0, #53	@ 0x35
 8004928:	f001 f833 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800492c:	2035      	movs	r0, #53	@ 0x35
 800492e:	f001 f84c 	bl	80059ca <HAL_NVIC_EnableIRQ>
}
 8004932:	e0a5      	b.n	8004a80 <HAL_UART_MspInit+0x41c>
 8004934:	40005000 	.word	0x40005000
 8004938:	40023800 	.word	0x40023800
 800493c:	40020800 	.word	0x40020800
 8004940:	40020c00 	.word	0x40020c00
 8004944:	20000918 	.word	0x20000918
 8004948:	40026010 	.word	0x40026010
 800494c:	20000978 	.word	0x20000978
 8004950:	400260b8 	.word	0x400260b8
  else if(huart->Instance==USART2)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a4b      	ldr	r2, [pc, #300]	@ (8004a88 <HAL_UART_MspInit+0x424>)
 800495a:	4293      	cmp	r3, r2
 800495c:	f040 8090 	bne.w	8004a80 <HAL_UART_MspInit+0x41c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004960:	2300      	movs	r3, #0
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	4b49      	ldr	r3, [pc, #292]	@ (8004a8c <HAL_UART_MspInit+0x428>)
 8004966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004968:	4a48      	ldr	r2, [pc, #288]	@ (8004a8c <HAL_UART_MspInit+0x428>)
 800496a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800496e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004970:	4b46      	ldr	r3, [pc, #280]	@ (8004a8c <HAL_UART_MspInit+0x428>)
 8004972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004978:	60fb      	str	r3, [r7, #12]
 800497a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800497c:	2300      	movs	r3, #0
 800497e:	60bb      	str	r3, [r7, #8]
 8004980:	4b42      	ldr	r3, [pc, #264]	@ (8004a8c <HAL_UART_MspInit+0x428>)
 8004982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004984:	4a41      	ldr	r2, [pc, #260]	@ (8004a8c <HAL_UART_MspInit+0x428>)
 8004986:	f043 0301 	orr.w	r3, r3, #1
 800498a:	6313      	str	r3, [r2, #48]	@ 0x30
 800498c:	4b3f      	ldr	r3, [pc, #252]	@ (8004a8c <HAL_UART_MspInit+0x428>)
 800498e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004990:	f003 0301 	and.w	r3, r3, #1
 8004994:	60bb      	str	r3, [r7, #8]
 8004996:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004998:	230c      	movs	r3, #12
 800499a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800499c:	2302      	movs	r3, #2
 800499e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a0:	2300      	movs	r3, #0
 80049a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049a4:	2303      	movs	r3, #3
 80049a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80049a8:	2307      	movs	r3, #7
 80049aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049b0:	4619      	mov	r1, r3
 80049b2:	4837      	ldr	r0, [pc, #220]	@ (8004a90 <HAL_UART_MspInit+0x42c>)
 80049b4:	f001 fc26 	bl	8006204 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80049b8:	4b36      	ldr	r3, [pc, #216]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049ba:	4a37      	ldr	r2, [pc, #220]	@ (8004a98 <HAL_UART_MspInit+0x434>)
 80049bc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80049be:	4b35      	ldr	r3, [pc, #212]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049c0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80049c4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80049c6:	4b33      	ldr	r3, [pc, #204]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049cc:	4b31      	ldr	r3, [pc, #196]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049ce:	2200      	movs	r2, #0
 80049d0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80049d2:	4b30      	ldr	r3, [pc, #192]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80049d8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049da:	4b2e      	ldr	r3, [pc, #184]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049dc:	2200      	movs	r2, #0
 80049de:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049e0:	4b2c      	ldr	r3, [pc, #176]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80049e6:	4b2b      	ldr	r3, [pc, #172]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80049ec:	4b29      	ldr	r3, [pc, #164]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049ee:	2200      	movs	r2, #0
 80049f0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80049f2:	4b28      	ldr	r3, [pc, #160]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80049f8:	4826      	ldr	r0, [pc, #152]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 80049fa:	f001 f801 	bl	8005a00 <HAL_DMA_Init>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <HAL_UART_MspInit+0x3a4>
      Error_Handler();
 8004a04:	f7ff fa90 	bl	8003f28 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a22      	ldr	r2, [pc, #136]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 8004a0c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a0e:	4a21      	ldr	r2, [pc, #132]	@ (8004a94 <HAL_UART_MspInit+0x430>)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004a14:	4b21      	ldr	r3, [pc, #132]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a16:	4a22      	ldr	r2, [pc, #136]	@ (8004aa0 <HAL_UART_MspInit+0x43c>)
 8004a18:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004a1a:	4b20      	ldr	r3, [pc, #128]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a1c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004a20:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a22:	4b1e      	ldr	r3, [pc, #120]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a24:	2240      	movs	r2, #64	@ 0x40
 8004a26:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a28:	4b1c      	ldr	r3, [pc, #112]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a2e:	4b1b      	ldr	r3, [pc, #108]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a34:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a36:	4b19      	ldr	r3, [pc, #100]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a3c:	4b17      	ldr	r3, [pc, #92]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004a42:	4b16      	ldr	r3, [pc, #88]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004a48:	4b14      	ldr	r3, [pc, #80]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a4e:	4b13      	ldr	r3, [pc, #76]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004a54:	4811      	ldr	r0, [pc, #68]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a56:	f000 ffd3 	bl	8005a00 <HAL_DMA_Init>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d001      	beq.n	8004a64 <HAL_UART_MspInit+0x400>
      Error_Handler();
 8004a60:	f7ff fa62 	bl	8003f28 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a0d      	ldr	r2, [pc, #52]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a68:	639a      	str	r2, [r3, #56]	@ 0x38
 8004a6a:	4a0c      	ldr	r2, [pc, #48]	@ (8004a9c <HAL_UART_MspInit+0x438>)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004a70:	2200      	movs	r2, #0
 8004a72:	2100      	movs	r1, #0
 8004a74:	2026      	movs	r0, #38	@ 0x26
 8004a76:	f000 ff8c 	bl	8005992 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004a7a:	2026      	movs	r0, #38	@ 0x26
 8004a7c:	f000 ffa5 	bl	80059ca <HAL_NVIC_EnableIRQ>
}
 8004a80:	bf00      	nop
 8004a82:	3738      	adds	r7, #56	@ 0x38
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	40004400 	.word	0x40004400
 8004a8c:	40023800 	.word	0x40023800
 8004a90:	40020000 	.word	0x40020000
 8004a94:	200009d8 	.word	0x200009d8
 8004a98:	40026088 	.word	0x40026088
 8004a9c:	20000a38 	.word	0x20000a38
 8004aa0:	400260a0 	.word	0x400260a0

08004aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004aa8:	bf00      	nop
 8004aaa:	e7fd      	b.n	8004aa8 <NMI_Handler+0x4>

08004aac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ab0:	bf00      	nop
 8004ab2:	e7fd      	b.n	8004ab0 <HardFault_Handler+0x4>

08004ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ab8:	bf00      	nop
 8004aba:	e7fd      	b.n	8004ab8 <MemManage_Handler+0x4>

08004abc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ac0:	bf00      	nop
 8004ac2:	e7fd      	b.n	8004ac0 <BusFault_Handler+0x4>

08004ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ac8:	bf00      	nop
 8004aca:	e7fd      	b.n	8004ac8 <UsageFault_Handler+0x4>

08004acc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004acc:	b480      	push	{r7}
 8004ace:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ad0:	bf00      	nop
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr

08004ada <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ada:	b480      	push	{r7}
 8004adc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ade:	bf00      	nop
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004aec:	bf00      	nop
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004af6:	b580      	push	{r7, lr}
 8004af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004afa:	f000 fa2b 	bl	8004f54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004afe:	bf00      	nop
 8004b00:	bd80      	pop	{r7, pc}
	...

08004b04 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8004b08:	4802      	ldr	r0, [pc, #8]	@ (8004b14 <DMA1_Stream0_IRQHandler+0x10>)
 8004b0a:	f001 f911 	bl	8005d30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004b0e:	bf00      	nop
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	20000918 	.word	0x20000918

08004b18 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8004b1c:	4802      	ldr	r0, [pc, #8]	@ (8004b28 <DMA1_Stream2_IRQHandler+0x10>)
 8004b1e:	f001 f907 	bl	8005d30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8004b22:	bf00      	nop
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	20000858 	.word	0x20000858

08004b2c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8004b30:	4802      	ldr	r0, [pc, #8]	@ (8004b3c <DMA1_Stream4_IRQHandler+0x10>)
 8004b32:	f001 f8fd 	bl	8005d30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004b36:	bf00      	nop
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	200008b8 	.word	0x200008b8

08004b40 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004b44:	4802      	ldr	r0, [pc, #8]	@ (8004b50 <DMA1_Stream5_IRQHandler+0x10>)
 8004b46:	f001 f8f3 	bl	8005d30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004b4a:	bf00      	nop
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	200009d8 	.word	0x200009d8

08004b54 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004b58:	4802      	ldr	r0, [pc, #8]	@ (8004b64 <DMA1_Stream6_IRQHandler+0x10>)
 8004b5a:	f001 f8e9 	bl	8005d30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004b5e:	bf00      	nop
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	20000a38 	.word	0x20000a38

08004b68 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004b6c:	4803      	ldr	r0, [pc, #12]	@ (8004b7c <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8004b6e:	f002 fd95 	bl	800769c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8004b72:	4803      	ldr	r0, [pc, #12]	@ (8004b80 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004b74:	f002 fd92 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004b78:	bf00      	nop
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	20000450 	.word	0x20000450
 8004b80:	200006a8 	.word	0x200006a8

08004b84 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004b88:	4803      	ldr	r0, [pc, #12]	@ (8004b98 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8004b8a:	f002 fd87 	bl	800769c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8004b8e:	4803      	ldr	r0, [pc, #12]	@ (8004b9c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8004b90:	f002 fd84 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004b94:	bf00      	nop
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	20000450 	.word	0x20000450
 8004b9c:	200006f0 	.word	0x200006f0

08004ba0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ba4:	4802      	ldr	r0, [pc, #8]	@ (8004bb0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8004ba6:	f002 fd79 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004baa:	bf00      	nop
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	20000450 	.word	0x20000450

08004bb4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004bb8:	4802      	ldr	r0, [pc, #8]	@ (8004bc4 <TIM1_CC_IRQHandler+0x10>)
 8004bba:	f002 fd6f 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004bbe:	bf00      	nop
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	20000450 	.word	0x20000450

08004bc8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004bcc:	4802      	ldr	r0, [pc, #8]	@ (8004bd8 <TIM3_IRQHandler+0x10>)
 8004bce:	f002 fd65 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004bd2:	bf00      	nop
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	20000498 	.word	0x20000498

08004bdc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004be0:	4802      	ldr	r0, [pc, #8]	@ (8004bec <TIM4_IRQHandler+0x10>)
 8004be2:	f002 fd5b 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004be6:	bf00      	nop
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	200004e0 	.word	0x200004e0

08004bf0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004bf4:	4802      	ldr	r0, [pc, #8]	@ (8004c00 <USART2_IRQHandler+0x10>)
 8004bf6:	f003 fab3 	bl	8008160 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004bfa:	bf00      	nop
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	20000810 	.word	0x20000810

08004c04 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004c08:	4803      	ldr	r0, [pc, #12]	@ (8004c18 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8004c0a:	f002 fd47 	bl	800769c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8004c0e:	4803      	ldr	r0, [pc, #12]	@ (8004c1c <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8004c10:	f002 fd44 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8004c14:	bf00      	nop
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	20000570 	.word	0x20000570
 8004c1c:	20000738 	.word	0x20000738

08004c20 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004c24:	4802      	ldr	r0, [pc, #8]	@ (8004c30 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004c26:	f002 fd39 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004c2a:	bf00      	nop
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	20000570 	.word	0x20000570

08004c34 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004c38:	4802      	ldr	r0, [pc, #8]	@ (8004c44 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004c3a:	f002 fd2f 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8004c3e:	bf00      	nop
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	20000570 	.word	0x20000570

08004c48 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004c4c:	4802      	ldr	r0, [pc, #8]	@ (8004c58 <TIM8_CC_IRQHandler+0x10>)
 8004c4e:	f002 fd25 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8004c52:	bf00      	nop
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	20000570 	.word	0x20000570

08004c5c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8004c60:	4802      	ldr	r0, [pc, #8]	@ (8004c6c <DMA1_Stream7_IRQHandler+0x10>)
 8004c62:	f001 f865 	bl	8005d30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8004c66:	bf00      	nop
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	20000978 	.word	0x20000978

08004c70 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004c74:	4802      	ldr	r0, [pc, #8]	@ (8004c80 <TIM5_IRQHandler+0x10>)
 8004c76:	f002 fd11 	bl	800769c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004c7a:	bf00      	nop
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	20000528 	.word	0x20000528

08004c84 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004c88:	4802      	ldr	r0, [pc, #8]	@ (8004c94 <UART4_IRQHandler+0x10>)
 8004c8a:	f003 fa69 	bl	8008160 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8004c8e:	bf00      	nop
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	20000780 	.word	0x20000780

08004c98 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8004c9c:	4802      	ldr	r0, [pc, #8]	@ (8004ca8 <UART5_IRQHandler+0x10>)
 8004c9e:	f003 fa5f 	bl	8008160 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8004ca2:	bf00      	nop
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	200007c8 	.word	0x200007c8

08004cac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
  return 1;
 8004cb0:	2301      	movs	r3, #1
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <_kill>:

int _kill(int pid, int sig)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004cc6:	f005 fecb 	bl	800aa60 <__errno>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2216      	movs	r2, #22
 8004cce:	601a      	str	r2, [r3, #0]
  return -1;
 8004cd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3708      	adds	r7, #8
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <_exit>:

void _exit (int status)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b082      	sub	sp, #8
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004ce4:	f04f 31ff 	mov.w	r1, #4294967295
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f7ff ffe7 	bl	8004cbc <_kill>
  while (1) {}    /* Make sure we hang here */
 8004cee:	bf00      	nop
 8004cf0:	e7fd      	b.n	8004cee <_exit+0x12>

08004cf2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b086      	sub	sp, #24
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cfe:	2300      	movs	r3, #0
 8004d00:	617b      	str	r3, [r7, #20]
 8004d02:	e00a      	b.n	8004d1a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004d04:	f3af 8000 	nop.w
 8004d08:	4601      	mov	r1, r0
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	1c5a      	adds	r2, r3, #1
 8004d0e:	60ba      	str	r2, [r7, #8]
 8004d10:	b2ca      	uxtb	r2, r1
 8004d12:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	3301      	adds	r3, #1
 8004d18:	617b      	str	r3, [r7, #20]
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	dbf0      	blt.n	8004d04 <_read+0x12>
  }

  return len;
 8004d22:	687b      	ldr	r3, [r7, #4]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3718      	adds	r7, #24
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d38:	2300      	movs	r3, #0
 8004d3a:	617b      	str	r3, [r7, #20]
 8004d3c:	e009      	b.n	8004d52 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	1c5a      	adds	r2, r3, #1
 8004d42:	60ba      	str	r2, [r7, #8]
 8004d44:	781b      	ldrb	r3, [r3, #0]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	617b      	str	r3, [r7, #20]
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	dbf1      	blt.n	8004d3e <_write+0x12>
  }
  return len;
 8004d5a:	687b      	ldr	r3, [r7, #4]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3718      	adds	r7, #24
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <_close>:

int _close(int file)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004d6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004d8c:	605a      	str	r2, [r3, #4]
  return 0;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	370c      	adds	r7, #12
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <_isatty>:

int _isatty(int file)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004da4:	2301      	movs	r3, #1
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b085      	sub	sp, #20
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3714      	adds	r7, #20
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004dd4:	4a14      	ldr	r2, [pc, #80]	@ (8004e28 <_sbrk+0x5c>)
 8004dd6:	4b15      	ldr	r3, [pc, #84]	@ (8004e2c <_sbrk+0x60>)
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004de0:	4b13      	ldr	r3, [pc, #76]	@ (8004e30 <_sbrk+0x64>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d102      	bne.n	8004dee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004de8:	4b11      	ldr	r3, [pc, #68]	@ (8004e30 <_sbrk+0x64>)
 8004dea:	4a12      	ldr	r2, [pc, #72]	@ (8004e34 <_sbrk+0x68>)
 8004dec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004dee:	4b10      	ldr	r3, [pc, #64]	@ (8004e30 <_sbrk+0x64>)
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4413      	add	r3, r2
 8004df6:	693a      	ldr	r2, [r7, #16]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d207      	bcs.n	8004e0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004dfc:	f005 fe30 	bl	800aa60 <__errno>
 8004e00:	4603      	mov	r3, r0
 8004e02:	220c      	movs	r2, #12
 8004e04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e06:	f04f 33ff 	mov.w	r3, #4294967295
 8004e0a:	e009      	b.n	8004e20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e0c:	4b08      	ldr	r3, [pc, #32]	@ (8004e30 <_sbrk+0x64>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e12:	4b07      	ldr	r3, [pc, #28]	@ (8004e30 <_sbrk+0x64>)
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4413      	add	r3, r2
 8004e1a:	4a05      	ldr	r2, [pc, #20]	@ (8004e30 <_sbrk+0x64>)
 8004e1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3718      	adds	r7, #24
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	20020000 	.word	0x20020000
 8004e2c:	00000400 	.word	0x00000400
 8004e30:	20000a98 	.word	0x20000a98
 8004e34:	20000bf0 	.word	0x20000bf0

08004e38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e3c:	4b06      	ldr	r3, [pc, #24]	@ (8004e58 <SystemInit+0x20>)
 8004e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e42:	4a05      	ldr	r2, [pc, #20]	@ (8004e58 <SystemInit+0x20>)
 8004e44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e4c:	bf00      	nop
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	e000ed00 	.word	0xe000ed00

08004e5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004e5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004e60:	480d      	ldr	r0, [pc, #52]	@ (8004e98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004e62:	490e      	ldr	r1, [pc, #56]	@ (8004e9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004e64:	4a0e      	ldr	r2, [pc, #56]	@ (8004ea0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e68:	e002      	b.n	8004e70 <LoopCopyDataInit>

08004e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e6e:	3304      	adds	r3, #4

08004e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e74:	d3f9      	bcc.n	8004e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e76:	4a0b      	ldr	r2, [pc, #44]	@ (8004ea4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004e78:	4c0b      	ldr	r4, [pc, #44]	@ (8004ea8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e7c:	e001      	b.n	8004e82 <LoopFillZerobss>

08004e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e80:	3204      	adds	r2, #4

08004e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e84:	d3fb      	bcc.n	8004e7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004e86:	f7ff ffd7 	bl	8004e38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e8a:	f005 fdef 	bl	800aa6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e8e:	f7fe f833 	bl	8002ef8 <main>
  bx  lr    
 8004e92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004e94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e9c:	200002c8 	.word	0x200002c8
  ldr r2, =_sidata
 8004ea0:	0800e8a0 	.word	0x0800e8a0
  ldr r2, =_sbss
 8004ea4:	200002c8 	.word	0x200002c8
  ldr r4, =_ebss
 8004ea8:	20000bec 	.word	0x20000bec

08004eac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004eac:	e7fe      	b.n	8004eac <ADC_IRQHandler>
	...

08004eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8004ef0 <HAL_Init+0x40>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8004ef0 <HAL_Init+0x40>)
 8004eba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ebe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8004ef0 <HAL_Init+0x40>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a0a      	ldr	r2, [pc, #40]	@ (8004ef0 <HAL_Init+0x40>)
 8004ec6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004eca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ecc:	4b08      	ldr	r3, [pc, #32]	@ (8004ef0 <HAL_Init+0x40>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a07      	ldr	r2, [pc, #28]	@ (8004ef0 <HAL_Init+0x40>)
 8004ed2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ed6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ed8:	2003      	movs	r0, #3
 8004eda:	f000 fd4f 	bl	800597c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ede:	2000      	movs	r0, #0
 8004ee0:	f000 f808 	bl	8004ef4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ee4:	f7ff f826 	bl	8003f34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	40023c00 	.word	0x40023c00

08004ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004efc:	4b12      	ldr	r3, [pc, #72]	@ (8004f48 <HAL_InitTick+0x54>)
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	4b12      	ldr	r3, [pc, #72]	@ (8004f4c <HAL_InitTick+0x58>)
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	4619      	mov	r1, r3
 8004f06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f12:	4618      	mov	r0, r3
 8004f14:	f000 fd67 	bl	80059e6 <HAL_SYSTICK_Config>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e00e      	b.n	8004f40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b0f      	cmp	r3, #15
 8004f26:	d80a      	bhi.n	8004f3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f28:	2200      	movs	r2, #0
 8004f2a:	6879      	ldr	r1, [r7, #4]
 8004f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f30:	f000 fd2f 	bl	8005992 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f34:	4a06      	ldr	r2, [pc, #24]	@ (8004f50 <HAL_InitTick+0x5c>)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	e000      	b.n	8004f40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3708      	adds	r7, #8
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	200000f4 	.word	0x200000f4
 8004f4c:	200000fc 	.word	0x200000fc
 8004f50:	200000f8 	.word	0x200000f8

08004f54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f58:	4b06      	ldr	r3, [pc, #24]	@ (8004f74 <HAL_IncTick+0x20>)
 8004f5a:	781b      	ldrb	r3, [r3, #0]
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	4b06      	ldr	r3, [pc, #24]	@ (8004f78 <HAL_IncTick+0x24>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4413      	add	r3, r2
 8004f64:	4a04      	ldr	r2, [pc, #16]	@ (8004f78 <HAL_IncTick+0x24>)
 8004f66:	6013      	str	r3, [r2, #0]
}
 8004f68:	bf00      	nop
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	200000fc 	.word	0x200000fc
 8004f78:	20000a9c 	.word	0x20000a9c

08004f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8004f80:	4b03      	ldr	r3, [pc, #12]	@ (8004f90 <HAL_GetTick+0x14>)
 8004f82:	681b      	ldr	r3, [r3, #0]
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	20000a9c 	.word	0x20000a9c

08004f94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f9c:	f7ff ffee 	bl	8004f7c <HAL_GetTick>
 8004fa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fac:	d005      	beq.n	8004fba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fae:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd8 <HAL_Delay+0x44>)
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004fba:	bf00      	nop
 8004fbc:	f7ff ffde 	bl	8004f7c <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d8f7      	bhi.n	8004fbc <HAL_Delay+0x28>
  {
  }
}
 8004fcc:	bf00      	nop
 8004fce:	bf00      	nop
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	200000fc 	.word	0x200000fc

08004fdc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e033      	b.n	800505a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d109      	bne.n	800500e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f7fe ffc2 	bl	8003f84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005012:	f003 0310 	and.w	r3, r3, #16
 8005016:	2b00      	cmp	r3, #0
 8005018:	d118      	bne.n	800504c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005022:	f023 0302 	bic.w	r3, r3, #2
 8005026:	f043 0202 	orr.w	r2, r3, #2
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 fad8 	bl	80055e4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503e:	f023 0303 	bic.w	r3, r3, #3
 8005042:	f043 0201 	orr.w	r2, r3, #1
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	641a      	str	r2, [r3, #64]	@ 0x40
 800504a:	e001      	b.n	8005050 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005058:	7bfb      	ldrb	r3, [r7, #15]
}
 800505a:	4618      	mov	r0, r3
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
	...

08005064 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005064:	b480      	push	{r7}
 8005066:	b085      	sub	sp, #20
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800506c:	2300      	movs	r3, #0
 800506e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005076:	2b01      	cmp	r3, #1
 8005078:	d101      	bne.n	800507e <HAL_ADC_Start+0x1a>
 800507a:	2302      	movs	r3, #2
 800507c:	e0b2      	b.n	80051e4 <HAL_ADC_Start+0x180>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	2b01      	cmp	r3, #1
 8005092:	d018      	beq.n	80050c6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	689a      	ldr	r2, [r3, #8]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f042 0201 	orr.w	r2, r2, #1
 80050a2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80050a4:	4b52      	ldr	r3, [pc, #328]	@ (80051f0 <HAL_ADC_Start+0x18c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a52      	ldr	r2, [pc, #328]	@ (80051f4 <HAL_ADC_Start+0x190>)
 80050aa:	fba2 2303 	umull	r2, r3, r2, r3
 80050ae:	0c9a      	lsrs	r2, r3, #18
 80050b0:	4613      	mov	r3, r2
 80050b2:	005b      	lsls	r3, r3, #1
 80050b4:	4413      	add	r3, r2
 80050b6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80050b8:	e002      	b.n	80050c0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	3b01      	subs	r3, #1
 80050be:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f9      	bne.n	80050ba <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d17a      	bne.n	80051ca <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80050dc:	f023 0301 	bic.w	r3, r3, #1
 80050e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d007      	beq.n	8005106 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80050fe:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800510e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005112:	d106      	bne.n	8005122 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005118:	f023 0206 	bic.w	r2, r3, #6
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	645a      	str	r2, [r3, #68]	@ 0x44
 8005120:	e002      	b.n	8005128 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005130:	4b31      	ldr	r3, [pc, #196]	@ (80051f8 <HAL_ADC_Start+0x194>)
 8005132:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800513c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	f003 031f 	and.w	r3, r3, #31
 8005146:	2b00      	cmp	r3, #0
 8005148:	d12a      	bne.n	80051a0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a2b      	ldr	r2, [pc, #172]	@ (80051fc <HAL_ADC_Start+0x198>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d015      	beq.n	8005180 <HAL_ADC_Start+0x11c>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a29      	ldr	r2, [pc, #164]	@ (8005200 <HAL_ADC_Start+0x19c>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d105      	bne.n	800516a <HAL_ADC_Start+0x106>
 800515e:	4b26      	ldr	r3, [pc, #152]	@ (80051f8 <HAL_ADC_Start+0x194>)
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	f003 031f 	and.w	r3, r3, #31
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00a      	beq.n	8005180 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a25      	ldr	r2, [pc, #148]	@ (8005204 <HAL_ADC_Start+0x1a0>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d136      	bne.n	80051e2 <HAL_ADC_Start+0x17e>
 8005174:	4b20      	ldr	r3, [pc, #128]	@ (80051f8 <HAL_ADC_Start+0x194>)
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	f003 0310 	and.w	r3, r3, #16
 800517c:	2b00      	cmp	r3, #0
 800517e:	d130      	bne.n	80051e2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d129      	bne.n	80051e2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	689a      	ldr	r2, [r3, #8]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800519c:	609a      	str	r2, [r3, #8]
 800519e:	e020      	b.n	80051e2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a15      	ldr	r2, [pc, #84]	@ (80051fc <HAL_ADC_Start+0x198>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d11b      	bne.n	80051e2 <HAL_ADC_Start+0x17e>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d114      	bne.n	80051e2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	689a      	ldr	r2, [r3, #8]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80051c6:	609a      	str	r2, [r3, #8]
 80051c8:	e00b      	b.n	80051e2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ce:	f043 0210 	orr.w	r2, r3, #16
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051da:	f043 0201 	orr.w	r2, r3, #1
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3714      	adds	r7, #20
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr
 80051f0:	200000f4 	.word	0x200000f4
 80051f4:	431bde83 	.word	0x431bde83
 80051f8:	40012300 	.word	0x40012300
 80051fc:	40012000 	.word	0x40012000
 8005200:	40012100 	.word	0x40012100
 8005204:	40012200 	.word	0x40012200

08005208 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005216:	2b01      	cmp	r3, #1
 8005218:	d101      	bne.n	800521e <HAL_ADC_Stop+0x16>
 800521a:	2302      	movs	r3, #2
 800521c:	e021      	b.n	8005262 <HAL_ADC_Stop+0x5a>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	689a      	ldr	r2, [r3, #8]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f022 0201 	bic.w	r2, r2, #1
 8005234:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f003 0301 	and.w	r3, r3, #1
 8005240:	2b00      	cmp	r3, #0
 8005242:	d109      	bne.n	8005258 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005248:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800524c:	f023 0301 	bic.w	r3, r3, #1
 8005250:	f043 0201 	orr.w	r2, r3, #1
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr

0800526e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800526e:	b580      	push	{r7, lr}
 8005270:	b084      	sub	sp, #16
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
 8005276:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005278:	2300      	movs	r3, #0
 800527a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005286:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800528a:	d113      	bne.n	80052b4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005296:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800529a:	d10b      	bne.n	80052b4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a0:	f043 0220 	orr.w	r2, r3, #32
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e063      	b.n	800537c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80052b4:	f7ff fe62 	bl	8004f7c <HAL_GetTick>
 80052b8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80052ba:	e021      	b.n	8005300 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c2:	d01d      	beq.n	8005300 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d007      	beq.n	80052da <HAL_ADC_PollForConversion+0x6c>
 80052ca:	f7ff fe57 	bl	8004f7c <HAL_GetTick>
 80052ce:	4602      	mov	r2, r0
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	683a      	ldr	r2, [r7, #0]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d212      	bcs.n	8005300 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d00b      	beq.n	8005300 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ec:	f043 0204 	orr.w	r2, r3, #4
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	e03d      	b.n	800537c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b02      	cmp	r3, #2
 800530c:	d1d6      	bne.n	80052bc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f06f 0212 	mvn.w	r2, #18
 8005316:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d123      	bne.n	800537a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005336:	2b00      	cmp	r3, #0
 8005338:	d11f      	bne.n	800537a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005340:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005344:	2b00      	cmp	r3, #0
 8005346:	d006      	beq.n	8005356 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005352:	2b00      	cmp	r3, #0
 8005354:	d111      	bne.n	800537a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800535a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005366:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d105      	bne.n	800537a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005372:	f043 0201 	orr.w	r2, r3, #1
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005392:	4618      	mov	r0, r3
 8005394:	370c      	adds	r7, #12
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
	...

080053a0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80053aa:	2300      	movs	r3, #0
 80053ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d101      	bne.n	80053bc <HAL_ADC_ConfigChannel+0x1c>
 80053b8:	2302      	movs	r3, #2
 80053ba:	e105      	b.n	80055c8 <HAL_ADC_ConfigChannel+0x228>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2b09      	cmp	r3, #9
 80053ca:	d925      	bls.n	8005418 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68d9      	ldr	r1, [r3, #12]
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	461a      	mov	r2, r3
 80053da:	4613      	mov	r3, r2
 80053dc:	005b      	lsls	r3, r3, #1
 80053de:	4413      	add	r3, r2
 80053e0:	3b1e      	subs	r3, #30
 80053e2:	2207      	movs	r2, #7
 80053e4:	fa02 f303 	lsl.w	r3, r2, r3
 80053e8:	43da      	mvns	r2, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	400a      	ands	r2, r1
 80053f0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68d9      	ldr	r1, [r3, #12]
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	689a      	ldr	r2, [r3, #8]
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	b29b      	uxth	r3, r3
 8005402:	4618      	mov	r0, r3
 8005404:	4603      	mov	r3, r0
 8005406:	005b      	lsls	r3, r3, #1
 8005408:	4403      	add	r3, r0
 800540a:	3b1e      	subs	r3, #30
 800540c:	409a      	lsls	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	430a      	orrs	r2, r1
 8005414:	60da      	str	r2, [r3, #12]
 8005416:	e022      	b.n	800545e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6919      	ldr	r1, [r3, #16]
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	b29b      	uxth	r3, r3
 8005424:	461a      	mov	r2, r3
 8005426:	4613      	mov	r3, r2
 8005428:	005b      	lsls	r3, r3, #1
 800542a:	4413      	add	r3, r2
 800542c:	2207      	movs	r2, #7
 800542e:	fa02 f303 	lsl.w	r3, r2, r3
 8005432:	43da      	mvns	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	400a      	ands	r2, r1
 800543a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6919      	ldr	r1, [r3, #16]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	689a      	ldr	r2, [r3, #8]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	b29b      	uxth	r3, r3
 800544c:	4618      	mov	r0, r3
 800544e:	4603      	mov	r3, r0
 8005450:	005b      	lsls	r3, r3, #1
 8005452:	4403      	add	r3, r0
 8005454:	409a      	lsls	r2, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	2b06      	cmp	r3, #6
 8005464:	d824      	bhi.n	80054b0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	4613      	mov	r3, r2
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	4413      	add	r3, r2
 8005476:	3b05      	subs	r3, #5
 8005478:	221f      	movs	r2, #31
 800547a:	fa02 f303 	lsl.w	r3, r2, r3
 800547e:	43da      	mvns	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	400a      	ands	r2, r1
 8005486:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	b29b      	uxth	r3, r3
 8005494:	4618      	mov	r0, r3
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	4613      	mov	r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	4413      	add	r3, r2
 80054a0:	3b05      	subs	r3, #5
 80054a2:	fa00 f203 	lsl.w	r2, r0, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80054ae:	e04c      	b.n	800554a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	2b0c      	cmp	r3, #12
 80054b6:	d824      	bhi.n	8005502 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	685a      	ldr	r2, [r3, #4]
 80054c2:	4613      	mov	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	4413      	add	r3, r2
 80054c8:	3b23      	subs	r3, #35	@ 0x23
 80054ca:	221f      	movs	r2, #31
 80054cc:	fa02 f303 	lsl.w	r3, r2, r3
 80054d0:	43da      	mvns	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	400a      	ands	r2, r1
 80054d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	4618      	mov	r0, r3
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	4613      	mov	r3, r2
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4413      	add	r3, r2
 80054f2:	3b23      	subs	r3, #35	@ 0x23
 80054f4:	fa00 f203 	lsl.w	r2, r0, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8005500:	e023      	b.n	800554a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	4613      	mov	r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4413      	add	r3, r2
 8005512:	3b41      	subs	r3, #65	@ 0x41
 8005514:	221f      	movs	r2, #31
 8005516:	fa02 f303 	lsl.w	r3, r2, r3
 800551a:	43da      	mvns	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	400a      	ands	r2, r1
 8005522:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	b29b      	uxth	r3, r3
 8005530:	4618      	mov	r0, r3
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	4613      	mov	r3, r2
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	4413      	add	r3, r2
 800553c:	3b41      	subs	r3, #65	@ 0x41
 800553e:	fa00 f203 	lsl.w	r2, r0, r3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	430a      	orrs	r2, r1
 8005548:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800554a:	4b22      	ldr	r3, [pc, #136]	@ (80055d4 <HAL_ADC_ConfigChannel+0x234>)
 800554c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a21      	ldr	r2, [pc, #132]	@ (80055d8 <HAL_ADC_ConfigChannel+0x238>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d109      	bne.n	800556c <HAL_ADC_ConfigChannel+0x1cc>
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2b12      	cmp	r3, #18
 800555e:	d105      	bne.n	800556c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a19      	ldr	r2, [pc, #100]	@ (80055d8 <HAL_ADC_ConfigChannel+0x238>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d123      	bne.n	80055be <HAL_ADC_ConfigChannel+0x21e>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2b10      	cmp	r3, #16
 800557c:	d003      	beq.n	8005586 <HAL_ADC_ConfigChannel+0x1e6>
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2b11      	cmp	r3, #17
 8005584:	d11b      	bne.n	80055be <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2b10      	cmp	r3, #16
 8005598:	d111      	bne.n	80055be <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800559a:	4b10      	ldr	r3, [pc, #64]	@ (80055dc <HAL_ADC_ConfigChannel+0x23c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a10      	ldr	r2, [pc, #64]	@ (80055e0 <HAL_ADC_ConfigChannel+0x240>)
 80055a0:	fba2 2303 	umull	r2, r3, r2, r3
 80055a4:	0c9a      	lsrs	r2, r3, #18
 80055a6:	4613      	mov	r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	4413      	add	r3, r2
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80055b0:	e002      	b.n	80055b8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	3b01      	subs	r3, #1
 80055b6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1f9      	bne.n	80055b2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2200      	movs	r2, #0
 80055c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3714      	adds	r7, #20
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr
 80055d4:	40012300 	.word	0x40012300
 80055d8:	40012000 	.word	0x40012000
 80055dc:	200000f4 	.word	0x200000f4
 80055e0:	431bde83 	.word	0x431bde83

080055e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b085      	sub	sp, #20
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80055ec:	4b79      	ldr	r3, [pc, #484]	@ (80057d4 <ADC_Init+0x1f0>)
 80055ee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	431a      	orrs	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	685a      	ldr	r2, [r3, #4]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005618:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6859      	ldr	r1, [r3, #4]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	691b      	ldr	r3, [r3, #16]
 8005624:	021a      	lsls	r2, r3, #8
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	430a      	orrs	r2, r1
 800562c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	685a      	ldr	r2, [r3, #4]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800563c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	6859      	ldr	r1, [r3, #4]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689a      	ldr	r2, [r3, #8]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	430a      	orrs	r2, r1
 800564e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689a      	ldr	r2, [r3, #8]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800565e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	6899      	ldr	r1, [r3, #8]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68da      	ldr	r2, [r3, #12]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	430a      	orrs	r2, r1
 8005670:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005676:	4a58      	ldr	r2, [pc, #352]	@ (80057d8 <ADC_Init+0x1f4>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d022      	beq.n	80056c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	689a      	ldr	r2, [r3, #8]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800568a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	6899      	ldr	r1, [r3, #8]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	430a      	orrs	r2, r1
 800569c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80056ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	6899      	ldr	r1, [r3, #8]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	430a      	orrs	r2, r1
 80056be:	609a      	str	r2, [r3, #8]
 80056c0:	e00f      	b.n	80056e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	689a      	ldr	r2, [r3, #8]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80056d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689a      	ldr	r2, [r3, #8]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80056e0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 0202 	bic.w	r2, r2, #2
 80056f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6899      	ldr	r1, [r3, #8]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	7e1b      	ldrb	r3, [r3, #24]
 80056fc:	005a      	lsls	r2, r3, #1
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	430a      	orrs	r2, r1
 8005704:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f893 3020 	ldrb.w	r3, [r3, #32]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d01b      	beq.n	8005748 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800571e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800572e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6859      	ldr	r1, [r3, #4]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573a:	3b01      	subs	r3, #1
 800573c:	035a      	lsls	r2, r3, #13
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	430a      	orrs	r2, r1
 8005744:	605a      	str	r2, [r3, #4]
 8005746:	e007      	b.n	8005758 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685a      	ldr	r2, [r3, #4]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005756:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005766:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	69db      	ldr	r3, [r3, #28]
 8005772:	3b01      	subs	r3, #1
 8005774:	051a      	lsls	r2, r3, #20
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	430a      	orrs	r2, r1
 800577c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	689a      	ldr	r2, [r3, #8]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800578c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6899      	ldr	r1, [r3, #8]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800579a:	025a      	lsls	r2, r3, #9
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	430a      	orrs	r2, r1
 80057a2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689a      	ldr	r2, [r3, #8]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6899      	ldr	r1, [r3, #8]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	029a      	lsls	r2, r3, #10
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	430a      	orrs	r2, r1
 80057c6:	609a      	str	r2, [r3, #8]
}
 80057c8:	bf00      	nop
 80057ca:	3714      	adds	r7, #20
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr
 80057d4:	40012300 	.word	0x40012300
 80057d8:	0f000001 	.word	0x0f000001

080057dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f003 0307 	and.w	r3, r3, #7
 80057ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005820 <__NVIC_SetPriorityGrouping+0x44>)
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057f2:	68ba      	ldr	r2, [r7, #8]
 80057f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80057f8:	4013      	ands	r3, r2
 80057fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005804:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005808:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800580c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800580e:	4a04      	ldr	r2, [pc, #16]	@ (8005820 <__NVIC_SetPriorityGrouping+0x44>)
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	60d3      	str	r3, [r2, #12]
}
 8005814:	bf00      	nop
 8005816:	3714      	adds	r7, #20
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr
 8005820:	e000ed00 	.word	0xe000ed00

08005824 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005824:	b480      	push	{r7}
 8005826:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005828:	4b04      	ldr	r3, [pc, #16]	@ (800583c <__NVIC_GetPriorityGrouping+0x18>)
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	0a1b      	lsrs	r3, r3, #8
 800582e:	f003 0307 	and.w	r3, r3, #7
}
 8005832:	4618      	mov	r0, r3
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr
 800583c:	e000ed00 	.word	0xe000ed00

08005840 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	4603      	mov	r3, r0
 8005848:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800584a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800584e:	2b00      	cmp	r3, #0
 8005850:	db0b      	blt.n	800586a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005852:	79fb      	ldrb	r3, [r7, #7]
 8005854:	f003 021f 	and.w	r2, r3, #31
 8005858:	4907      	ldr	r1, [pc, #28]	@ (8005878 <__NVIC_EnableIRQ+0x38>)
 800585a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800585e:	095b      	lsrs	r3, r3, #5
 8005860:	2001      	movs	r0, #1
 8005862:	fa00 f202 	lsl.w	r2, r0, r2
 8005866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800586a:	bf00      	nop
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	e000e100 	.word	0xe000e100

0800587c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	4603      	mov	r3, r0
 8005884:	6039      	str	r1, [r7, #0]
 8005886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800588c:	2b00      	cmp	r3, #0
 800588e:	db0a      	blt.n	80058a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	b2da      	uxtb	r2, r3
 8005894:	490c      	ldr	r1, [pc, #48]	@ (80058c8 <__NVIC_SetPriority+0x4c>)
 8005896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800589a:	0112      	lsls	r2, r2, #4
 800589c:	b2d2      	uxtb	r2, r2
 800589e:	440b      	add	r3, r1
 80058a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80058a4:	e00a      	b.n	80058bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	b2da      	uxtb	r2, r3
 80058aa:	4908      	ldr	r1, [pc, #32]	@ (80058cc <__NVIC_SetPriority+0x50>)
 80058ac:	79fb      	ldrb	r3, [r7, #7]
 80058ae:	f003 030f 	and.w	r3, r3, #15
 80058b2:	3b04      	subs	r3, #4
 80058b4:	0112      	lsls	r2, r2, #4
 80058b6:	b2d2      	uxtb	r2, r2
 80058b8:	440b      	add	r3, r1
 80058ba:	761a      	strb	r2, [r3, #24]
}
 80058bc:	bf00      	nop
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr
 80058c8:	e000e100 	.word	0xe000e100
 80058cc:	e000ed00 	.word	0xe000ed00

080058d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b089      	sub	sp, #36	@ 0x24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f003 0307 	and.w	r3, r3, #7
 80058e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	f1c3 0307 	rsb	r3, r3, #7
 80058ea:	2b04      	cmp	r3, #4
 80058ec:	bf28      	it	cs
 80058ee:	2304      	movcs	r3, #4
 80058f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	3304      	adds	r3, #4
 80058f6:	2b06      	cmp	r3, #6
 80058f8:	d902      	bls.n	8005900 <NVIC_EncodePriority+0x30>
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	3b03      	subs	r3, #3
 80058fe:	e000      	b.n	8005902 <NVIC_EncodePriority+0x32>
 8005900:	2300      	movs	r3, #0
 8005902:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005904:	f04f 32ff 	mov.w	r2, #4294967295
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	43da      	mvns	r2, r3
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	401a      	ands	r2, r3
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005918:	f04f 31ff 	mov.w	r1, #4294967295
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	fa01 f303 	lsl.w	r3, r1, r3
 8005922:	43d9      	mvns	r1, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005928:	4313      	orrs	r3, r2
         );
}
 800592a:	4618      	mov	r0, r3
 800592c:	3724      	adds	r7, #36	@ 0x24
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr
	...

08005938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	3b01      	subs	r3, #1
 8005944:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005948:	d301      	bcc.n	800594e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800594a:	2301      	movs	r3, #1
 800594c:	e00f      	b.n	800596e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800594e:	4a0a      	ldr	r2, [pc, #40]	@ (8005978 <SysTick_Config+0x40>)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	3b01      	subs	r3, #1
 8005954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005956:	210f      	movs	r1, #15
 8005958:	f04f 30ff 	mov.w	r0, #4294967295
 800595c:	f7ff ff8e 	bl	800587c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005960:	4b05      	ldr	r3, [pc, #20]	@ (8005978 <SysTick_Config+0x40>)
 8005962:	2200      	movs	r2, #0
 8005964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005966:	4b04      	ldr	r3, [pc, #16]	@ (8005978 <SysTick_Config+0x40>)
 8005968:	2207      	movs	r2, #7
 800596a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3708      	adds	r7, #8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	e000e010 	.word	0xe000e010

0800597c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f7ff ff29 	bl	80057dc <__NVIC_SetPriorityGrouping>
}
 800598a:	bf00      	nop
 800598c:	3708      	adds	r7, #8
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}

08005992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005992:	b580      	push	{r7, lr}
 8005994:	b086      	sub	sp, #24
 8005996:	af00      	add	r7, sp, #0
 8005998:	4603      	mov	r3, r0
 800599a:	60b9      	str	r1, [r7, #8]
 800599c:	607a      	str	r2, [r7, #4]
 800599e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80059a0:	2300      	movs	r3, #0
 80059a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80059a4:	f7ff ff3e 	bl	8005824 <__NVIC_GetPriorityGrouping>
 80059a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	68b9      	ldr	r1, [r7, #8]
 80059ae:	6978      	ldr	r0, [r7, #20]
 80059b0:	f7ff ff8e 	bl	80058d0 <NVIC_EncodePriority>
 80059b4:	4602      	mov	r2, r0
 80059b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059ba:	4611      	mov	r1, r2
 80059bc:	4618      	mov	r0, r3
 80059be:	f7ff ff5d 	bl	800587c <__NVIC_SetPriority>
}
 80059c2:	bf00      	nop
 80059c4:	3718      	adds	r7, #24
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}

080059ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b082      	sub	sp, #8
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	4603      	mov	r3, r0
 80059d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80059d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059d8:	4618      	mov	r0, r3
 80059da:	f7ff ff31 	bl	8005840 <__NVIC_EnableIRQ>
}
 80059de:	bf00      	nop
 80059e0:	3708      	adds	r7, #8
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059e6:	b580      	push	{r7, lr}
 80059e8:	b082      	sub	sp, #8
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f7ff ffa2 	bl	8005938 <SysTick_Config>
 80059f4:	4603      	mov	r3, r0
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3708      	adds	r7, #8
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
	...

08005a00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005a0c:	f7ff fab6 	bl	8004f7c <HAL_GetTick>
 8005a10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d101      	bne.n	8005a1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e099      	b.n	8005b50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 0201 	bic.w	r2, r2, #1
 8005a3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a3c:	e00f      	b.n	8005a5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a3e:	f7ff fa9d 	bl	8004f7c <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	2b05      	cmp	r3, #5
 8005a4a:	d908      	bls.n	8005a5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2203      	movs	r2, #3
 8005a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e078      	b.n	8005b50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0301 	and.w	r3, r3, #1
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1e8      	bne.n	8005a3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	4b38      	ldr	r3, [pc, #224]	@ (8005b58 <HAL_DMA_Init+0x158>)
 8005a78:	4013      	ands	r3, r2
 8005a7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005a8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	699b      	ldr	r3, [r3, #24]
 8005a9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005aa2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6a1b      	ldr	r3, [r3, #32]
 8005aa8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab4:	2b04      	cmp	r3, #4
 8005ab6:	d107      	bne.n	8005ac8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	697a      	ldr	r2, [r7, #20]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f023 0307 	bic.w	r3, r3, #7
 8005ade:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aee:	2b04      	cmp	r3, #4
 8005af0:	d117      	bne.n	8005b22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00e      	beq.n	8005b22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 fb01 	bl	800610c <DMA_CheckFifoParam>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d008      	beq.n	8005b22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2240      	movs	r2, #64	@ 0x40
 8005b14:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e016      	b.n	8005b50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	697a      	ldr	r2, [r7, #20]
 8005b28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 fab8 	bl	80060a0 <DMA_CalcBaseAndBitshift>
 8005b30:	4603      	mov	r3, r0
 8005b32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b38:	223f      	movs	r2, #63	@ 0x3f
 8005b3a:	409a      	lsls	r2, r3
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3718      	adds	r7, #24
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	f010803f 	.word	0xf010803f

08005b5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b086      	sub	sp, #24
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]
 8005b68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005b7a:	2b01      	cmp	r3, #1
 8005b7c:	d101      	bne.n	8005b82 <HAL_DMA_Start_IT+0x26>
 8005b7e:	2302      	movs	r3, #2
 8005b80:	e040      	b.n	8005c04 <HAL_DMA_Start_IT+0xa8>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d12f      	bne.n	8005bf6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2202      	movs	r2, #2
 8005b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	68b9      	ldr	r1, [r7, #8]
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f000 fa4a 	bl	8006044 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bb4:	223f      	movs	r2, #63	@ 0x3f
 8005bb6:	409a      	lsls	r2, r3
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f042 0216 	orr.w	r2, r2, #22
 8005bca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d007      	beq.n	8005be4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f042 0208 	orr.w	r2, r2, #8
 8005be2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f042 0201 	orr.w	r2, r2, #1
 8005bf2:	601a      	str	r2, [r3, #0]
 8005bf4:	e005      	b.n	8005c02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005bfe:	2302      	movs	r3, #2
 8005c00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005c02:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3718      	adds	r7, #24
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c18:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005c1a:	f7ff f9af 	bl	8004f7c <HAL_GetTick>
 8005c1e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d008      	beq.n	8005c3e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2280      	movs	r2, #128	@ 0x80
 8005c30:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e052      	b.n	8005ce4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f022 0216 	bic.w	r2, r2, #22
 8005c4c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	695a      	ldr	r2, [r3, #20]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c5c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d103      	bne.n	8005c6e <HAL_DMA_Abort+0x62>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d007      	beq.n	8005c7e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f022 0208 	bic.w	r2, r2, #8
 8005c7c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f022 0201 	bic.w	r2, r2, #1
 8005c8c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c8e:	e013      	b.n	8005cb8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c90:	f7ff f974 	bl	8004f7c <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	2b05      	cmp	r3, #5
 8005c9c:	d90c      	bls.n	8005cb8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2220      	movs	r2, #32
 8005ca2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2203      	movs	r2, #3
 8005ca8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e015      	b.n	8005ce4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0301 	and.w	r3, r3, #1
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d1e4      	bne.n	8005c90 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cca:	223f      	movs	r2, #63	@ 0x3f
 8005ccc:	409a      	lsls	r2, r3
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3710      	adds	r7, #16
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d004      	beq.n	8005d0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2280      	movs	r2, #128	@ 0x80
 8005d04:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e00c      	b.n	8005d24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2205      	movs	r2, #5
 8005d0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f022 0201 	bic.w	r2, r2, #1
 8005d20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005d22:	2300      	movs	r3, #0
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	370c      	adds	r7, #12
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b086      	sub	sp, #24
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005d3c:	4b8e      	ldr	r3, [pc, #568]	@ (8005f78 <HAL_DMA_IRQHandler+0x248>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a8e      	ldr	r2, [pc, #568]	@ (8005f7c <HAL_DMA_IRQHandler+0x24c>)
 8005d42:	fba2 2303 	umull	r2, r3, r2, r3
 8005d46:	0a9b      	lsrs	r3, r3, #10
 8005d48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d5a:	2208      	movs	r2, #8
 8005d5c:	409a      	lsls	r2, r3
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	4013      	ands	r3, r2
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d01a      	beq.n	8005d9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0304 	and.w	r3, r3, #4
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d013      	beq.n	8005d9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0204 	bic.w	r2, r2, #4
 8005d82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d88:	2208      	movs	r2, #8
 8005d8a:	409a      	lsls	r2, r3
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d94:	f043 0201 	orr.w	r2, r3, #1
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005da0:	2201      	movs	r2, #1
 8005da2:	409a      	lsls	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	4013      	ands	r3, r2
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d012      	beq.n	8005dd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00b      	beq.n	8005dd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	409a      	lsls	r2, r3
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dca:	f043 0202 	orr.w	r2, r3, #2
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dd6:	2204      	movs	r2, #4
 8005dd8:	409a      	lsls	r2, r3
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	4013      	ands	r3, r2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d012      	beq.n	8005e08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d00b      	beq.n	8005e08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005df4:	2204      	movs	r2, #4
 8005df6:	409a      	lsls	r2, r3
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e00:	f043 0204 	orr.w	r2, r3, #4
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e0c:	2210      	movs	r2, #16
 8005e0e:	409a      	lsls	r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	4013      	ands	r3, r2
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d043      	beq.n	8005ea0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0308 	and.w	r3, r3, #8
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d03c      	beq.n	8005ea0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e2a:	2210      	movs	r2, #16
 8005e2c:	409a      	lsls	r2, r3
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d018      	beq.n	8005e72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d108      	bne.n	8005e60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d024      	beq.n	8005ea0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	4798      	blx	r3
 8005e5e:	e01f      	b.n	8005ea0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d01b      	beq.n	8005ea0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	4798      	blx	r3
 8005e70:	e016      	b.n	8005ea0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d107      	bne.n	8005e90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f022 0208 	bic.w	r2, r2, #8
 8005e8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d003      	beq.n	8005ea0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ea4:	2220      	movs	r2, #32
 8005ea6:	409a      	lsls	r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	4013      	ands	r3, r2
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	f000 808f 	beq.w	8005fd0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0310 	and.w	r3, r3, #16
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	f000 8087 	beq.w	8005fd0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	409a      	lsls	r2, r3
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	2b05      	cmp	r3, #5
 8005ed8:	d136      	bne.n	8005f48 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f022 0216 	bic.w	r2, r2, #22
 8005ee8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	695a      	ldr	r2, [r3, #20]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ef8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d103      	bne.n	8005f0a <HAL_DMA_IRQHandler+0x1da>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d007      	beq.n	8005f1a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f022 0208 	bic.w	r2, r2, #8
 8005f18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f1e:	223f      	movs	r2, #63	@ 0x3f
 8005f20:	409a      	lsls	r2, r3
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d07e      	beq.n	800603c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	4798      	blx	r3
        }
        return;
 8005f46:	e079      	b.n	800603c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d01d      	beq.n	8005f92 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d10d      	bne.n	8005f80 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d031      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	4798      	blx	r3
 8005f74:	e02c      	b.n	8005fd0 <HAL_DMA_IRQHandler+0x2a0>
 8005f76:	bf00      	nop
 8005f78:	200000f4 	.word	0x200000f4
 8005f7c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d023      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	4798      	blx	r3
 8005f90:	e01e      	b.n	8005fd0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d10f      	bne.n	8005fc0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f022 0210 	bic.w	r2, r2, #16
 8005fae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d003      	beq.n	8005fd0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d032      	beq.n	800603e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d022      	beq.n	800602a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2205      	movs	r2, #5
 8005fe8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f022 0201 	bic.w	r2, r2, #1
 8005ffa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	3301      	adds	r3, #1
 8006000:	60bb      	str	r3, [r7, #8]
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	429a      	cmp	r2, r3
 8006006:	d307      	bcc.n	8006018 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 0301 	and.w	r3, r3, #1
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1f2      	bne.n	8005ffc <HAL_DMA_IRQHandler+0x2cc>
 8006016:	e000      	b.n	800601a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006018:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800602e:	2b00      	cmp	r3, #0
 8006030:	d005      	beq.n	800603e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	4798      	blx	r3
 800603a:	e000      	b.n	800603e <HAL_DMA_IRQHandler+0x30e>
        return;
 800603c:	bf00      	nop
    }
  }
}
 800603e:	3718      	adds	r7, #24
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	607a      	str	r2, [r7, #4]
 8006050:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006060:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	2b40      	cmp	r3, #64	@ 0x40
 8006070:	d108      	bne.n	8006084 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68ba      	ldr	r2, [r7, #8]
 8006080:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006082:	e007      	b.n	8006094 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	60da      	str	r2, [r3, #12]
}
 8006094:	bf00      	nop
 8006096:	3714      	adds	r7, #20
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b085      	sub	sp, #20
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	3b10      	subs	r3, #16
 80060b0:	4a14      	ldr	r2, [pc, #80]	@ (8006104 <DMA_CalcBaseAndBitshift+0x64>)
 80060b2:	fba2 2303 	umull	r2, r3, r2, r3
 80060b6:	091b      	lsrs	r3, r3, #4
 80060b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80060ba:	4a13      	ldr	r2, [pc, #76]	@ (8006108 <DMA_CalcBaseAndBitshift+0x68>)
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	4413      	add	r3, r2
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	461a      	mov	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2b03      	cmp	r3, #3
 80060cc:	d909      	bls.n	80060e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80060d6:	f023 0303 	bic.w	r3, r3, #3
 80060da:	1d1a      	adds	r2, r3, #4
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	659a      	str	r2, [r3, #88]	@ 0x58
 80060e0:	e007      	b.n	80060f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80060ea:	f023 0303 	bic.w	r3, r3, #3
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3714      	adds	r7, #20
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	aaaaaaab 	.word	0xaaaaaaab
 8006108:	0800e2d4 	.word	0x0800e2d4

0800610c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800610c:	b480      	push	{r7}
 800610e:	b085      	sub	sp, #20
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006114:	2300      	movs	r3, #0
 8006116:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800611c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	699b      	ldr	r3, [r3, #24]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d11f      	bne.n	8006166 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	2b03      	cmp	r3, #3
 800612a:	d856      	bhi.n	80061da <DMA_CheckFifoParam+0xce>
 800612c:	a201      	add	r2, pc, #4	@ (adr r2, 8006134 <DMA_CheckFifoParam+0x28>)
 800612e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006132:	bf00      	nop
 8006134:	08006145 	.word	0x08006145
 8006138:	08006157 	.word	0x08006157
 800613c:	08006145 	.word	0x08006145
 8006140:	080061db 	.word	0x080061db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006148:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d046      	beq.n	80061de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006154:	e043      	b.n	80061de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800615a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800615e:	d140      	bne.n	80061e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006164:	e03d      	b.n	80061e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800616e:	d121      	bne.n	80061b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	2b03      	cmp	r3, #3
 8006174:	d837      	bhi.n	80061e6 <DMA_CheckFifoParam+0xda>
 8006176:	a201      	add	r2, pc, #4	@ (adr r2, 800617c <DMA_CheckFifoParam+0x70>)
 8006178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800617c:	0800618d 	.word	0x0800618d
 8006180:	08006193 	.word	0x08006193
 8006184:	0800618d 	.word	0x0800618d
 8006188:	080061a5 	.word	0x080061a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	73fb      	strb	r3, [r7, #15]
      break;
 8006190:	e030      	b.n	80061f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006196:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800619a:	2b00      	cmp	r3, #0
 800619c:	d025      	beq.n	80061ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061a2:	e022      	b.n	80061ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80061ac:	d11f      	bne.n	80061ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80061b2:	e01c      	b.n	80061ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d903      	bls.n	80061c2 <DMA_CheckFifoParam+0xb6>
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	2b03      	cmp	r3, #3
 80061be:	d003      	beq.n	80061c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80061c0:	e018      	b.n	80061f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	73fb      	strb	r3, [r7, #15]
      break;
 80061c6:	e015      	b.n	80061f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d00e      	beq.n	80061f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	73fb      	strb	r3, [r7, #15]
      break;
 80061d8:	e00b      	b.n	80061f2 <DMA_CheckFifoParam+0xe6>
      break;
 80061da:	bf00      	nop
 80061dc:	e00a      	b.n	80061f4 <DMA_CheckFifoParam+0xe8>
      break;
 80061de:	bf00      	nop
 80061e0:	e008      	b.n	80061f4 <DMA_CheckFifoParam+0xe8>
      break;
 80061e2:	bf00      	nop
 80061e4:	e006      	b.n	80061f4 <DMA_CheckFifoParam+0xe8>
      break;
 80061e6:	bf00      	nop
 80061e8:	e004      	b.n	80061f4 <DMA_CheckFifoParam+0xe8>
      break;
 80061ea:	bf00      	nop
 80061ec:	e002      	b.n	80061f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80061ee:	bf00      	nop
 80061f0:	e000      	b.n	80061f4 <DMA_CheckFifoParam+0xe8>
      break;
 80061f2:	bf00      	nop
    }
  } 
  
  return status; 
 80061f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3714      	adds	r7, #20
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop

08006204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006204:	b480      	push	{r7}
 8006206:	b089      	sub	sp, #36	@ 0x24
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800620e:	2300      	movs	r3, #0
 8006210:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006212:	2300      	movs	r3, #0
 8006214:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006216:	2300      	movs	r3, #0
 8006218:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800621a:	2300      	movs	r3, #0
 800621c:	61fb      	str	r3, [r7, #28]
 800621e:	e16b      	b.n	80064f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006220:	2201      	movs	r2, #1
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	fa02 f303 	lsl.w	r3, r2, r3
 8006228:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	697a      	ldr	r2, [r7, #20]
 8006230:	4013      	ands	r3, r2
 8006232:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	429a      	cmp	r2, r3
 800623a:	f040 815a 	bne.w	80064f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f003 0303 	and.w	r3, r3, #3
 8006246:	2b01      	cmp	r3, #1
 8006248:	d005      	beq.n	8006256 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006252:	2b02      	cmp	r3, #2
 8006254:	d130      	bne.n	80062b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	005b      	lsls	r3, r3, #1
 8006260:	2203      	movs	r2, #3
 8006262:	fa02 f303 	lsl.w	r3, r2, r3
 8006266:	43db      	mvns	r3, r3
 8006268:	69ba      	ldr	r2, [r7, #24]
 800626a:	4013      	ands	r3, r2
 800626c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	68da      	ldr	r2, [r3, #12]
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	005b      	lsls	r3, r3, #1
 8006276:	fa02 f303 	lsl.w	r3, r2, r3
 800627a:	69ba      	ldr	r2, [r7, #24]
 800627c:	4313      	orrs	r3, r2
 800627e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	69ba      	ldr	r2, [r7, #24]
 8006284:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800628c:	2201      	movs	r2, #1
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	fa02 f303 	lsl.w	r3, r2, r3
 8006294:	43db      	mvns	r3, r3
 8006296:	69ba      	ldr	r2, [r7, #24]
 8006298:	4013      	ands	r3, r2
 800629a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	091b      	lsrs	r3, r3, #4
 80062a2:	f003 0201 	and.w	r2, r3, #1
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	fa02 f303 	lsl.w	r3, r2, r3
 80062ac:	69ba      	ldr	r2, [r7, #24]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	69ba      	ldr	r2, [r7, #24]
 80062b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	f003 0303 	and.w	r3, r3, #3
 80062c0:	2b03      	cmp	r3, #3
 80062c2:	d017      	beq.n	80062f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	005b      	lsls	r3, r3, #1
 80062ce:	2203      	movs	r2, #3
 80062d0:	fa02 f303 	lsl.w	r3, r2, r3
 80062d4:	43db      	mvns	r3, r3
 80062d6:	69ba      	ldr	r2, [r7, #24]
 80062d8:	4013      	ands	r3, r2
 80062da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	689a      	ldr	r2, [r3, #8]
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	005b      	lsls	r3, r3, #1
 80062e4:	fa02 f303 	lsl.w	r3, r2, r3
 80062e8:	69ba      	ldr	r2, [r7, #24]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	69ba      	ldr	r2, [r7, #24]
 80062f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f003 0303 	and.w	r3, r3, #3
 80062fc:	2b02      	cmp	r3, #2
 80062fe:	d123      	bne.n	8006348 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	08da      	lsrs	r2, r3, #3
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	3208      	adds	r2, #8
 8006308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800630c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	f003 0307 	and.w	r3, r3, #7
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	220f      	movs	r2, #15
 8006318:	fa02 f303 	lsl.w	r3, r2, r3
 800631c:	43db      	mvns	r3, r3
 800631e:	69ba      	ldr	r2, [r7, #24]
 8006320:	4013      	ands	r3, r2
 8006322:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	691a      	ldr	r2, [r3, #16]
 8006328:	69fb      	ldr	r3, [r7, #28]
 800632a:	f003 0307 	and.w	r3, r3, #7
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	fa02 f303 	lsl.w	r3, r2, r3
 8006334:	69ba      	ldr	r2, [r7, #24]
 8006336:	4313      	orrs	r3, r2
 8006338:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	08da      	lsrs	r2, r3, #3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	3208      	adds	r2, #8
 8006342:	69b9      	ldr	r1, [r7, #24]
 8006344:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	005b      	lsls	r3, r3, #1
 8006352:	2203      	movs	r2, #3
 8006354:	fa02 f303 	lsl.w	r3, r2, r3
 8006358:	43db      	mvns	r3, r3
 800635a:	69ba      	ldr	r2, [r7, #24]
 800635c:	4013      	ands	r3, r2
 800635e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	f003 0203 	and.w	r2, r3, #3
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	005b      	lsls	r3, r3, #1
 800636c:	fa02 f303 	lsl.w	r3, r2, r3
 8006370:	69ba      	ldr	r2, [r7, #24]
 8006372:	4313      	orrs	r3, r2
 8006374:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	69ba      	ldr	r2, [r7, #24]
 800637a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006384:	2b00      	cmp	r3, #0
 8006386:	f000 80b4 	beq.w	80064f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800638a:	2300      	movs	r3, #0
 800638c:	60fb      	str	r3, [r7, #12]
 800638e:	4b60      	ldr	r3, [pc, #384]	@ (8006510 <HAL_GPIO_Init+0x30c>)
 8006390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006392:	4a5f      	ldr	r2, [pc, #380]	@ (8006510 <HAL_GPIO_Init+0x30c>)
 8006394:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006398:	6453      	str	r3, [r2, #68]	@ 0x44
 800639a:	4b5d      	ldr	r3, [pc, #372]	@ (8006510 <HAL_GPIO_Init+0x30c>)
 800639c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800639e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063a2:	60fb      	str	r3, [r7, #12]
 80063a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80063a6:	4a5b      	ldr	r2, [pc, #364]	@ (8006514 <HAL_GPIO_Init+0x310>)
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	089b      	lsrs	r3, r3, #2
 80063ac:	3302      	adds	r3, #2
 80063ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	f003 0303 	and.w	r3, r3, #3
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	220f      	movs	r2, #15
 80063be:	fa02 f303 	lsl.w	r3, r2, r3
 80063c2:	43db      	mvns	r3, r3
 80063c4:	69ba      	ldr	r2, [r7, #24]
 80063c6:	4013      	ands	r3, r2
 80063c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a52      	ldr	r2, [pc, #328]	@ (8006518 <HAL_GPIO_Init+0x314>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d02b      	beq.n	800642a <HAL_GPIO_Init+0x226>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a51      	ldr	r2, [pc, #324]	@ (800651c <HAL_GPIO_Init+0x318>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d025      	beq.n	8006426 <HAL_GPIO_Init+0x222>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a50      	ldr	r2, [pc, #320]	@ (8006520 <HAL_GPIO_Init+0x31c>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d01f      	beq.n	8006422 <HAL_GPIO_Init+0x21e>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a4f      	ldr	r2, [pc, #316]	@ (8006524 <HAL_GPIO_Init+0x320>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d019      	beq.n	800641e <HAL_GPIO_Init+0x21a>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a4e      	ldr	r2, [pc, #312]	@ (8006528 <HAL_GPIO_Init+0x324>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d013      	beq.n	800641a <HAL_GPIO_Init+0x216>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	4a4d      	ldr	r2, [pc, #308]	@ (800652c <HAL_GPIO_Init+0x328>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d00d      	beq.n	8006416 <HAL_GPIO_Init+0x212>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	4a4c      	ldr	r2, [pc, #304]	@ (8006530 <HAL_GPIO_Init+0x32c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d007      	beq.n	8006412 <HAL_GPIO_Init+0x20e>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a4b      	ldr	r2, [pc, #300]	@ (8006534 <HAL_GPIO_Init+0x330>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d101      	bne.n	800640e <HAL_GPIO_Init+0x20a>
 800640a:	2307      	movs	r3, #7
 800640c:	e00e      	b.n	800642c <HAL_GPIO_Init+0x228>
 800640e:	2308      	movs	r3, #8
 8006410:	e00c      	b.n	800642c <HAL_GPIO_Init+0x228>
 8006412:	2306      	movs	r3, #6
 8006414:	e00a      	b.n	800642c <HAL_GPIO_Init+0x228>
 8006416:	2305      	movs	r3, #5
 8006418:	e008      	b.n	800642c <HAL_GPIO_Init+0x228>
 800641a:	2304      	movs	r3, #4
 800641c:	e006      	b.n	800642c <HAL_GPIO_Init+0x228>
 800641e:	2303      	movs	r3, #3
 8006420:	e004      	b.n	800642c <HAL_GPIO_Init+0x228>
 8006422:	2302      	movs	r3, #2
 8006424:	e002      	b.n	800642c <HAL_GPIO_Init+0x228>
 8006426:	2301      	movs	r3, #1
 8006428:	e000      	b.n	800642c <HAL_GPIO_Init+0x228>
 800642a:	2300      	movs	r3, #0
 800642c:	69fa      	ldr	r2, [r7, #28]
 800642e:	f002 0203 	and.w	r2, r2, #3
 8006432:	0092      	lsls	r2, r2, #2
 8006434:	4093      	lsls	r3, r2
 8006436:	69ba      	ldr	r2, [r7, #24]
 8006438:	4313      	orrs	r3, r2
 800643a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800643c:	4935      	ldr	r1, [pc, #212]	@ (8006514 <HAL_GPIO_Init+0x310>)
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	089b      	lsrs	r3, r3, #2
 8006442:	3302      	adds	r3, #2
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800644a:	4b3b      	ldr	r3, [pc, #236]	@ (8006538 <HAL_GPIO_Init+0x334>)
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	43db      	mvns	r3, r3
 8006454:	69ba      	ldr	r2, [r7, #24]
 8006456:	4013      	ands	r3, r2
 8006458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	4313      	orrs	r3, r2
 800646c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800646e:	4a32      	ldr	r2, [pc, #200]	@ (8006538 <HAL_GPIO_Init+0x334>)
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006474:	4b30      	ldr	r3, [pc, #192]	@ (8006538 <HAL_GPIO_Init+0x334>)
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	43db      	mvns	r3, r3
 800647e:	69ba      	ldr	r2, [r7, #24]
 8006480:	4013      	ands	r3, r2
 8006482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d003      	beq.n	8006498 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006490:	69ba      	ldr	r2, [r7, #24]
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	4313      	orrs	r3, r2
 8006496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006498:	4a27      	ldr	r2, [pc, #156]	@ (8006538 <HAL_GPIO_Init+0x334>)
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800649e:	4b26      	ldr	r3, [pc, #152]	@ (8006538 <HAL_GPIO_Init+0x334>)
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	43db      	mvns	r3, r3
 80064a8:	69ba      	ldr	r2, [r7, #24]
 80064aa:	4013      	ands	r3, r2
 80064ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d003      	beq.n	80064c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80064ba:	69ba      	ldr	r2, [r7, #24]
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	4313      	orrs	r3, r2
 80064c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80064c2:	4a1d      	ldr	r2, [pc, #116]	@ (8006538 <HAL_GPIO_Init+0x334>)
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80064c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006538 <HAL_GPIO_Init+0x334>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	43db      	mvns	r3, r3
 80064d2:	69ba      	ldr	r2, [r7, #24]
 80064d4:	4013      	ands	r3, r2
 80064d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d003      	beq.n	80064ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80064e4:	69ba      	ldr	r2, [r7, #24]
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	4313      	orrs	r3, r2
 80064ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80064ec:	4a12      	ldr	r2, [pc, #72]	@ (8006538 <HAL_GPIO_Init+0x334>)
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	3301      	adds	r3, #1
 80064f6:	61fb      	str	r3, [r7, #28]
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	2b0f      	cmp	r3, #15
 80064fc:	f67f ae90 	bls.w	8006220 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006500:	bf00      	nop
 8006502:	bf00      	nop
 8006504:	3724      	adds	r7, #36	@ 0x24
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	40023800 	.word	0x40023800
 8006514:	40013800 	.word	0x40013800
 8006518:	40020000 	.word	0x40020000
 800651c:	40020400 	.word	0x40020400
 8006520:	40020800 	.word	0x40020800
 8006524:	40020c00 	.word	0x40020c00
 8006528:	40021000 	.word	0x40021000
 800652c:	40021400 	.word	0x40021400
 8006530:	40021800 	.word	0x40021800
 8006534:	40021c00 	.word	0x40021c00
 8006538:	40013c00 	.word	0x40013c00

0800653c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	460b      	mov	r3, r1
 8006546:	807b      	strh	r3, [r7, #2]
 8006548:	4613      	mov	r3, r2
 800654a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800654c:	787b      	ldrb	r3, [r7, #1]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d003      	beq.n	800655a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006552:	887a      	ldrh	r2, [r7, #2]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006558:	e003      	b.n	8006562 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800655a:	887b      	ldrh	r3, [r7, #2]
 800655c:	041a      	lsls	r2, r3, #16
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	619a      	str	r2, [r3, #24]
}
 8006562:	bf00      	nop
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
	...

08006570 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d101      	bne.n	8006582 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e12b      	b.n	80067da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006588:	b2db      	uxtb	r3, r3
 800658a:	2b00      	cmp	r3, #0
 800658c:	d106      	bne.n	800659c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f7fd fd54 	bl	8004044 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2224      	movs	r2, #36	@ 0x24
 80065a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f022 0201 	bic.w	r2, r2, #1
 80065b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681a      	ldr	r2, [r3, #0]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80065c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80065d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80065d4:	f000 fd80 	bl	80070d8 <HAL_RCC_GetPCLK1Freq>
 80065d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	4a81      	ldr	r2, [pc, #516]	@ (80067e4 <HAL_I2C_Init+0x274>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d807      	bhi.n	80065f4 <HAL_I2C_Init+0x84>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	4a80      	ldr	r2, [pc, #512]	@ (80067e8 <HAL_I2C_Init+0x278>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	bf94      	ite	ls
 80065ec:	2301      	movls	r3, #1
 80065ee:	2300      	movhi	r3, #0
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	e006      	b.n	8006602 <HAL_I2C_Init+0x92>
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	4a7d      	ldr	r2, [pc, #500]	@ (80067ec <HAL_I2C_Init+0x27c>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	bf94      	ite	ls
 80065fc:	2301      	movls	r3, #1
 80065fe:	2300      	movhi	r3, #0
 8006600:	b2db      	uxtb	r3, r3
 8006602:	2b00      	cmp	r3, #0
 8006604:	d001      	beq.n	800660a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e0e7      	b.n	80067da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	4a78      	ldr	r2, [pc, #480]	@ (80067f0 <HAL_I2C_Init+0x280>)
 800660e:	fba2 2303 	umull	r2, r3, r2, r3
 8006612:	0c9b      	lsrs	r3, r3, #18
 8006614:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	68ba      	ldr	r2, [r7, #8]
 8006626:	430a      	orrs	r2, r1
 8006628:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	6a1b      	ldr	r3, [r3, #32]
 8006630:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	4a6a      	ldr	r2, [pc, #424]	@ (80067e4 <HAL_I2C_Init+0x274>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d802      	bhi.n	8006644 <HAL_I2C_Init+0xd4>
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	3301      	adds	r3, #1
 8006642:	e009      	b.n	8006658 <HAL_I2C_Init+0xe8>
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800664a:	fb02 f303 	mul.w	r3, r2, r3
 800664e:	4a69      	ldr	r2, [pc, #420]	@ (80067f4 <HAL_I2C_Init+0x284>)
 8006650:	fba2 2303 	umull	r2, r3, r2, r3
 8006654:	099b      	lsrs	r3, r3, #6
 8006656:	3301      	adds	r3, #1
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	6812      	ldr	r2, [r2, #0]
 800665c:	430b      	orrs	r3, r1
 800665e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	69db      	ldr	r3, [r3, #28]
 8006666:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800666a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	495c      	ldr	r1, [pc, #368]	@ (80067e4 <HAL_I2C_Init+0x274>)
 8006674:	428b      	cmp	r3, r1
 8006676:	d819      	bhi.n	80066ac <HAL_I2C_Init+0x13c>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	1e59      	subs	r1, r3, #1
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	005b      	lsls	r3, r3, #1
 8006682:	fbb1 f3f3 	udiv	r3, r1, r3
 8006686:	1c59      	adds	r1, r3, #1
 8006688:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800668c:	400b      	ands	r3, r1
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00a      	beq.n	80066a8 <HAL_I2C_Init+0x138>
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	1e59      	subs	r1, r3, #1
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	005b      	lsls	r3, r3, #1
 800669c:	fbb1 f3f3 	udiv	r3, r1, r3
 80066a0:	3301      	adds	r3, #1
 80066a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066a6:	e051      	b.n	800674c <HAL_I2C_Init+0x1dc>
 80066a8:	2304      	movs	r3, #4
 80066aa:	e04f      	b.n	800674c <HAL_I2C_Init+0x1dc>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d111      	bne.n	80066d8 <HAL_I2C_Init+0x168>
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	1e58      	subs	r0, r3, #1
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6859      	ldr	r1, [r3, #4]
 80066bc:	460b      	mov	r3, r1
 80066be:	005b      	lsls	r3, r3, #1
 80066c0:	440b      	add	r3, r1
 80066c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80066c6:	3301      	adds	r3, #1
 80066c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	bf0c      	ite	eq
 80066d0:	2301      	moveq	r3, #1
 80066d2:	2300      	movne	r3, #0
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	e012      	b.n	80066fe <HAL_I2C_Init+0x18e>
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	1e58      	subs	r0, r3, #1
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6859      	ldr	r1, [r3, #4]
 80066e0:	460b      	mov	r3, r1
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	440b      	add	r3, r1
 80066e6:	0099      	lsls	r1, r3, #2
 80066e8:	440b      	add	r3, r1
 80066ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80066ee:	3301      	adds	r3, #1
 80066f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	bf0c      	ite	eq
 80066f8:	2301      	moveq	r3, #1
 80066fa:	2300      	movne	r3, #0
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d001      	beq.n	8006706 <HAL_I2C_Init+0x196>
 8006702:	2301      	movs	r3, #1
 8006704:	e022      	b.n	800674c <HAL_I2C_Init+0x1dc>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d10e      	bne.n	800672c <HAL_I2C_Init+0x1bc>
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	1e58      	subs	r0, r3, #1
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6859      	ldr	r1, [r3, #4]
 8006716:	460b      	mov	r3, r1
 8006718:	005b      	lsls	r3, r3, #1
 800671a:	440b      	add	r3, r1
 800671c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006720:	3301      	adds	r3, #1
 8006722:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006726:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800672a:	e00f      	b.n	800674c <HAL_I2C_Init+0x1dc>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	1e58      	subs	r0, r3, #1
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6859      	ldr	r1, [r3, #4]
 8006734:	460b      	mov	r3, r1
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	440b      	add	r3, r1
 800673a:	0099      	lsls	r1, r3, #2
 800673c:	440b      	add	r3, r1
 800673e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006742:	3301      	adds	r3, #1
 8006744:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006748:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800674c:	6879      	ldr	r1, [r7, #4]
 800674e:	6809      	ldr	r1, [r1, #0]
 8006750:	4313      	orrs	r3, r2
 8006752:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	69da      	ldr	r2, [r3, #28]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a1b      	ldr	r3, [r3, #32]
 8006766:	431a      	orrs	r2, r3
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	430a      	orrs	r2, r1
 800676e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800677a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	6911      	ldr	r1, [r2, #16]
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	68d2      	ldr	r2, [r2, #12]
 8006786:	4311      	orrs	r1, r2
 8006788:	687a      	ldr	r2, [r7, #4]
 800678a:	6812      	ldr	r2, [r2, #0]
 800678c:	430b      	orrs	r3, r1
 800678e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	68db      	ldr	r3, [r3, #12]
 8006796:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	695a      	ldr	r2, [r3, #20]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	431a      	orrs	r2, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	430a      	orrs	r2, r1
 80067aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f042 0201 	orr.w	r2, r2, #1
 80067ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2220      	movs	r2, #32
 80067c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80067d8:	2300      	movs	r3, #0
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3710      	adds	r7, #16
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	000186a0 	.word	0x000186a0
 80067e8:	001e847f 	.word	0x001e847f
 80067ec:	003d08ff 	.word	0x003d08ff
 80067f0:	431bde83 	.word	0x431bde83
 80067f4:	10624dd3 	.word	0x10624dd3

080067f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b086      	sub	sp, #24
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d101      	bne.n	800680a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e267      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d075      	beq.n	8006902 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006816:	4b88      	ldr	r3, [pc, #544]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f003 030c 	and.w	r3, r3, #12
 800681e:	2b04      	cmp	r3, #4
 8006820:	d00c      	beq.n	800683c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006822:	4b85      	ldr	r3, [pc, #532]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800682a:	2b08      	cmp	r3, #8
 800682c:	d112      	bne.n	8006854 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800682e:	4b82      	ldr	r3, [pc, #520]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006836:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800683a:	d10b      	bne.n	8006854 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800683c:	4b7e      	ldr	r3, [pc, #504]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d05b      	beq.n	8006900 <HAL_RCC_OscConfig+0x108>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d157      	bne.n	8006900 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e242      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800685c:	d106      	bne.n	800686c <HAL_RCC_OscConfig+0x74>
 800685e:	4b76      	ldr	r3, [pc, #472]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a75      	ldr	r2, [pc, #468]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006868:	6013      	str	r3, [r2, #0]
 800686a:	e01d      	b.n	80068a8 <HAL_RCC_OscConfig+0xb0>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006874:	d10c      	bne.n	8006890 <HAL_RCC_OscConfig+0x98>
 8006876:	4b70      	ldr	r3, [pc, #448]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a6f      	ldr	r2, [pc, #444]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 800687c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006880:	6013      	str	r3, [r2, #0]
 8006882:	4b6d      	ldr	r3, [pc, #436]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a6c      	ldr	r2, [pc, #432]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800688c:	6013      	str	r3, [r2, #0]
 800688e:	e00b      	b.n	80068a8 <HAL_RCC_OscConfig+0xb0>
 8006890:	4b69      	ldr	r3, [pc, #420]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a68      	ldr	r2, [pc, #416]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800689a:	6013      	str	r3, [r2, #0]
 800689c:	4b66      	ldr	r3, [pc, #408]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a65      	ldr	r2, [pc, #404]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 80068a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d013      	beq.n	80068d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068b0:	f7fe fb64 	bl	8004f7c <HAL_GetTick>
 80068b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068b6:	e008      	b.n	80068ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068b8:	f7fe fb60 	bl	8004f7c <HAL_GetTick>
 80068bc:	4602      	mov	r2, r0
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	2b64      	cmp	r3, #100	@ 0x64
 80068c4:	d901      	bls.n	80068ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e207      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068ca:	4b5b      	ldr	r3, [pc, #364]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d0f0      	beq.n	80068b8 <HAL_RCC_OscConfig+0xc0>
 80068d6:	e014      	b.n	8006902 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068d8:	f7fe fb50 	bl	8004f7c <HAL_GetTick>
 80068dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068de:	e008      	b.n	80068f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068e0:	f7fe fb4c 	bl	8004f7c <HAL_GetTick>
 80068e4:	4602      	mov	r2, r0
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	2b64      	cmp	r3, #100	@ 0x64
 80068ec:	d901      	bls.n	80068f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e1f3      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068f2:	4b51      	ldr	r3, [pc, #324]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d1f0      	bne.n	80068e0 <HAL_RCC_OscConfig+0xe8>
 80068fe:	e000      	b.n	8006902 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006900:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0302 	and.w	r3, r3, #2
 800690a:	2b00      	cmp	r3, #0
 800690c:	d063      	beq.n	80069d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800690e:	4b4a      	ldr	r3, [pc, #296]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	f003 030c 	and.w	r3, r3, #12
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00b      	beq.n	8006932 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800691a:	4b47      	ldr	r3, [pc, #284]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006922:	2b08      	cmp	r3, #8
 8006924:	d11c      	bne.n	8006960 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006926:	4b44      	ldr	r3, [pc, #272]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800692e:	2b00      	cmp	r3, #0
 8006930:	d116      	bne.n	8006960 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006932:	4b41      	ldr	r3, [pc, #260]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0302 	and.w	r3, r3, #2
 800693a:	2b00      	cmp	r3, #0
 800693c:	d005      	beq.n	800694a <HAL_RCC_OscConfig+0x152>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	2b01      	cmp	r3, #1
 8006944:	d001      	beq.n	800694a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e1c7      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800694a:	4b3b      	ldr	r3, [pc, #236]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	00db      	lsls	r3, r3, #3
 8006958:	4937      	ldr	r1, [pc, #220]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 800695a:	4313      	orrs	r3, r2
 800695c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800695e:	e03a      	b.n	80069d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d020      	beq.n	80069aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006968:	4b34      	ldr	r3, [pc, #208]	@ (8006a3c <HAL_RCC_OscConfig+0x244>)
 800696a:	2201      	movs	r2, #1
 800696c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800696e:	f7fe fb05 	bl	8004f7c <HAL_GetTick>
 8006972:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006974:	e008      	b.n	8006988 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006976:	f7fe fb01 	bl	8004f7c <HAL_GetTick>
 800697a:	4602      	mov	r2, r0
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	2b02      	cmp	r3, #2
 8006982:	d901      	bls.n	8006988 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006984:	2303      	movs	r3, #3
 8006986:	e1a8      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006988:	4b2b      	ldr	r3, [pc, #172]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 0302 	and.w	r3, r3, #2
 8006990:	2b00      	cmp	r3, #0
 8006992:	d0f0      	beq.n	8006976 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006994:	4b28      	ldr	r3, [pc, #160]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	691b      	ldr	r3, [r3, #16]
 80069a0:	00db      	lsls	r3, r3, #3
 80069a2:	4925      	ldr	r1, [pc, #148]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 80069a4:	4313      	orrs	r3, r2
 80069a6:	600b      	str	r3, [r1, #0]
 80069a8:	e015      	b.n	80069d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069aa:	4b24      	ldr	r3, [pc, #144]	@ (8006a3c <HAL_RCC_OscConfig+0x244>)
 80069ac:	2200      	movs	r2, #0
 80069ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069b0:	f7fe fae4 	bl	8004f7c <HAL_GetTick>
 80069b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069b6:	e008      	b.n	80069ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069b8:	f7fe fae0 	bl	8004f7c <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d901      	bls.n	80069ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e187      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069ca:	4b1b      	ldr	r3, [pc, #108]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0302 	and.w	r3, r3, #2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d1f0      	bne.n	80069b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0308 	and.w	r3, r3, #8
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d036      	beq.n	8006a50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	695b      	ldr	r3, [r3, #20]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d016      	beq.n	8006a18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069ea:	4b15      	ldr	r3, [pc, #84]	@ (8006a40 <HAL_RCC_OscConfig+0x248>)
 80069ec:	2201      	movs	r2, #1
 80069ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069f0:	f7fe fac4 	bl	8004f7c <HAL_GetTick>
 80069f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069f6:	e008      	b.n	8006a0a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069f8:	f7fe fac0 	bl	8004f7c <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d901      	bls.n	8006a0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006a06:	2303      	movs	r3, #3
 8006a08:	e167      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8006a38 <HAL_RCC_OscConfig+0x240>)
 8006a0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a0e:	f003 0302 	and.w	r3, r3, #2
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d0f0      	beq.n	80069f8 <HAL_RCC_OscConfig+0x200>
 8006a16:	e01b      	b.n	8006a50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a18:	4b09      	ldr	r3, [pc, #36]	@ (8006a40 <HAL_RCC_OscConfig+0x248>)
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a1e:	f7fe faad 	bl	8004f7c <HAL_GetTick>
 8006a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a24:	e00e      	b.n	8006a44 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a26:	f7fe faa9 	bl	8004f7c <HAL_GetTick>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d907      	bls.n	8006a44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	e150      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
 8006a38:	40023800 	.word	0x40023800
 8006a3c:	42470000 	.word	0x42470000
 8006a40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a44:	4b88      	ldr	r3, [pc, #544]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006a46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a48:	f003 0302 	and.w	r3, r3, #2
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1ea      	bne.n	8006a26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f003 0304 	and.w	r3, r3, #4
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f000 8097 	beq.w	8006b8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a62:	4b81      	ldr	r3, [pc, #516]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d10f      	bne.n	8006a8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a6e:	2300      	movs	r3, #0
 8006a70:	60bb      	str	r3, [r7, #8]
 8006a72:	4b7d      	ldr	r3, [pc, #500]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a76:	4a7c      	ldr	r2, [pc, #496]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006a78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006a7e:	4b7a      	ldr	r3, [pc, #488]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a86:	60bb      	str	r3, [r7, #8]
 8006a88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a8e:	4b77      	ldr	r3, [pc, #476]	@ (8006c6c <HAL_RCC_OscConfig+0x474>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d118      	bne.n	8006acc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a9a:	4b74      	ldr	r3, [pc, #464]	@ (8006c6c <HAL_RCC_OscConfig+0x474>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a73      	ldr	r2, [pc, #460]	@ (8006c6c <HAL_RCC_OscConfig+0x474>)
 8006aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006aa4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006aa6:	f7fe fa69 	bl	8004f7c <HAL_GetTick>
 8006aaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aac:	e008      	b.n	8006ac0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006aae:	f7fe fa65 	bl	8004f7c <HAL_GetTick>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d901      	bls.n	8006ac0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006abc:	2303      	movs	r3, #3
 8006abe:	e10c      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ac0:	4b6a      	ldr	r3, [pc, #424]	@ (8006c6c <HAL_RCC_OscConfig+0x474>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d0f0      	beq.n	8006aae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d106      	bne.n	8006ae2 <HAL_RCC_OscConfig+0x2ea>
 8006ad4:	4b64      	ldr	r3, [pc, #400]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ad8:	4a63      	ldr	r2, [pc, #396]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006ada:	f043 0301 	orr.w	r3, r3, #1
 8006ade:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ae0:	e01c      	b.n	8006b1c <HAL_RCC_OscConfig+0x324>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	2b05      	cmp	r3, #5
 8006ae8:	d10c      	bne.n	8006b04 <HAL_RCC_OscConfig+0x30c>
 8006aea:	4b5f      	ldr	r3, [pc, #380]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aee:	4a5e      	ldr	r2, [pc, #376]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006af0:	f043 0304 	orr.w	r3, r3, #4
 8006af4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006af6:	4b5c      	ldr	r3, [pc, #368]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006afa:	4a5b      	ldr	r2, [pc, #364]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006afc:	f043 0301 	orr.w	r3, r3, #1
 8006b00:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b02:	e00b      	b.n	8006b1c <HAL_RCC_OscConfig+0x324>
 8006b04:	4b58      	ldr	r3, [pc, #352]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b08:	4a57      	ldr	r2, [pc, #348]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006b0a:	f023 0301 	bic.w	r3, r3, #1
 8006b0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b10:	4b55      	ldr	r3, [pc, #340]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006b12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b14:	4a54      	ldr	r2, [pc, #336]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006b16:	f023 0304 	bic.w	r3, r3, #4
 8006b1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d015      	beq.n	8006b50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b24:	f7fe fa2a 	bl	8004f7c <HAL_GetTick>
 8006b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b2a:	e00a      	b.n	8006b42 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b2c:	f7fe fa26 	bl	8004f7c <HAL_GetTick>
 8006b30:	4602      	mov	r2, r0
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d901      	bls.n	8006b42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e0cb      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b42:	4b49      	ldr	r3, [pc, #292]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d0ee      	beq.n	8006b2c <HAL_RCC_OscConfig+0x334>
 8006b4e:	e014      	b.n	8006b7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b50:	f7fe fa14 	bl	8004f7c <HAL_GetTick>
 8006b54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b56:	e00a      	b.n	8006b6e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b58:	f7fe fa10 	bl	8004f7c <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d901      	bls.n	8006b6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006b6a:	2303      	movs	r3, #3
 8006b6c:	e0b5      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b6e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b72:	f003 0302 	and.w	r3, r3, #2
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d1ee      	bne.n	8006b58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006b7a:	7dfb      	ldrb	r3, [r7, #23]
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d105      	bne.n	8006b8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b80:	4b39      	ldr	r3, [pc, #228]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b84:	4a38      	ldr	r2, [pc, #224]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006b86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	699b      	ldr	r3, [r3, #24]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	f000 80a1 	beq.w	8006cd8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b96:	4b34      	ldr	r3, [pc, #208]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	f003 030c 	and.w	r3, r3, #12
 8006b9e:	2b08      	cmp	r3, #8
 8006ba0:	d05c      	beq.n	8006c5c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	699b      	ldr	r3, [r3, #24]
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d141      	bne.n	8006c2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006baa:	4b31      	ldr	r3, [pc, #196]	@ (8006c70 <HAL_RCC_OscConfig+0x478>)
 8006bac:	2200      	movs	r2, #0
 8006bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bb0:	f7fe f9e4 	bl	8004f7c <HAL_GetTick>
 8006bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bb6:	e008      	b.n	8006bca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bb8:	f7fe f9e0 	bl	8004f7c <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d901      	bls.n	8006bca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e087      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bca:	4b27      	ldr	r3, [pc, #156]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1f0      	bne.n	8006bb8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	69da      	ldr	r2, [r3, #28]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	431a      	orrs	r2, r3
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be4:	019b      	lsls	r3, r3, #6
 8006be6:	431a      	orrs	r2, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bec:	085b      	lsrs	r3, r3, #1
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	041b      	lsls	r3, r3, #16
 8006bf2:	431a      	orrs	r2, r3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf8:	061b      	lsls	r3, r3, #24
 8006bfa:	491b      	ldr	r1, [pc, #108]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c00:	4b1b      	ldr	r3, [pc, #108]	@ (8006c70 <HAL_RCC_OscConfig+0x478>)
 8006c02:	2201      	movs	r2, #1
 8006c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c06:	f7fe f9b9 	bl	8004f7c <HAL_GetTick>
 8006c0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c0c:	e008      	b.n	8006c20 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c0e:	f7fe f9b5 	bl	8004f7c <HAL_GetTick>
 8006c12:	4602      	mov	r2, r0
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	1ad3      	subs	r3, r2, r3
 8006c18:	2b02      	cmp	r3, #2
 8006c1a:	d901      	bls.n	8006c20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	e05c      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c20:	4b11      	ldr	r3, [pc, #68]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d0f0      	beq.n	8006c0e <HAL_RCC_OscConfig+0x416>
 8006c2c:	e054      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c2e:	4b10      	ldr	r3, [pc, #64]	@ (8006c70 <HAL_RCC_OscConfig+0x478>)
 8006c30:	2200      	movs	r2, #0
 8006c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c34:	f7fe f9a2 	bl	8004f7c <HAL_GetTick>
 8006c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c3a:	e008      	b.n	8006c4e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c3c:	f7fe f99e 	bl	8004f7c <HAL_GetTick>
 8006c40:	4602      	mov	r2, r0
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	1ad3      	subs	r3, r2, r3
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	d901      	bls.n	8006c4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006c4a:	2303      	movs	r3, #3
 8006c4c:	e045      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c4e:	4b06      	ldr	r3, [pc, #24]	@ (8006c68 <HAL_RCC_OscConfig+0x470>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d1f0      	bne.n	8006c3c <HAL_RCC_OscConfig+0x444>
 8006c5a:	e03d      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	699b      	ldr	r3, [r3, #24]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d107      	bne.n	8006c74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e038      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
 8006c68:	40023800 	.word	0x40023800
 8006c6c:	40007000 	.word	0x40007000
 8006c70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c74:	4b1b      	ldr	r3, [pc, #108]	@ (8006ce4 <HAL_RCC_OscConfig+0x4ec>)
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d028      	beq.n	8006cd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d121      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d11a      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006caa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d111      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cba:	085b      	lsrs	r3, r3, #1
 8006cbc:	3b01      	subs	r3, #1
 8006cbe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d107      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d001      	beq.n	8006cd8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	e000      	b.n	8006cda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3718      	adds	r7, #24
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	40023800 	.word	0x40023800

08006ce8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b084      	sub	sp, #16
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d101      	bne.n	8006cfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	e0cc      	b.n	8006e96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006cfc:	4b68      	ldr	r3, [pc, #416]	@ (8006ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 0307 	and.w	r3, r3, #7
 8006d04:	683a      	ldr	r2, [r7, #0]
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d90c      	bls.n	8006d24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d0a:	4b65      	ldr	r3, [pc, #404]	@ (8006ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8006d0c:	683a      	ldr	r2, [r7, #0]
 8006d0e:	b2d2      	uxtb	r2, r2
 8006d10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d12:	4b63      	ldr	r3, [pc, #396]	@ (8006ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 0307 	and.w	r3, r3, #7
 8006d1a:	683a      	ldr	r2, [r7, #0]
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d001      	beq.n	8006d24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e0b8      	b.n	8006e96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 0302 	and.w	r3, r3, #2
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d020      	beq.n	8006d72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0304 	and.w	r3, r3, #4
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d005      	beq.n	8006d48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d3c:	4b59      	ldr	r3, [pc, #356]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	4a58      	ldr	r2, [pc, #352]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006d46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f003 0308 	and.w	r3, r3, #8
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d005      	beq.n	8006d60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d54:	4b53      	ldr	r3, [pc, #332]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	4a52      	ldr	r2, [pc, #328]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006d5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d60:	4b50      	ldr	r3, [pc, #320]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	494d      	ldr	r1, [pc, #308]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d044      	beq.n	8006e08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d107      	bne.n	8006d96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d86:	4b47      	ldr	r3, [pc, #284]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d119      	bne.n	8006dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e07f      	b.n	8006e96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d003      	beq.n	8006da6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006da2:	2b03      	cmp	r3, #3
 8006da4:	d107      	bne.n	8006db6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006da6:	4b3f      	ldr	r3, [pc, #252]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d109      	bne.n	8006dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e06f      	b.n	8006e96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006db6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 0302 	and.w	r3, r3, #2
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d101      	bne.n	8006dc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e067      	b.n	8006e96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006dc6:	4b37      	ldr	r3, [pc, #220]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	f023 0203 	bic.w	r2, r3, #3
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	4934      	ldr	r1, [pc, #208]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006dd8:	f7fe f8d0 	bl	8004f7c <HAL_GetTick>
 8006ddc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dde:	e00a      	b.n	8006df6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006de0:	f7fe f8cc 	bl	8004f7c <HAL_GetTick>
 8006de4:	4602      	mov	r2, r0
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	1ad3      	subs	r3, r2, r3
 8006dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d901      	bls.n	8006df6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006df2:	2303      	movs	r3, #3
 8006df4:	e04f      	b.n	8006e96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006df6:	4b2b      	ldr	r3, [pc, #172]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f003 020c 	and.w	r2, r3, #12
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d1eb      	bne.n	8006de0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e08:	4b25      	ldr	r3, [pc, #148]	@ (8006ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0307 	and.w	r3, r3, #7
 8006e10:	683a      	ldr	r2, [r7, #0]
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d20c      	bcs.n	8006e30 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e16:	4b22      	ldr	r3, [pc, #136]	@ (8006ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	b2d2      	uxtb	r2, r2
 8006e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e1e:	4b20      	ldr	r3, [pc, #128]	@ (8006ea0 <HAL_RCC_ClockConfig+0x1b8>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 0307 	and.w	r3, r3, #7
 8006e26:	683a      	ldr	r2, [r7, #0]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d001      	beq.n	8006e30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e032      	b.n	8006e96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f003 0304 	and.w	r3, r3, #4
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d008      	beq.n	8006e4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e3c:	4b19      	ldr	r3, [pc, #100]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	4916      	ldr	r1, [pc, #88]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f003 0308 	and.w	r3, r3, #8
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d009      	beq.n	8006e6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e5a:	4b12      	ldr	r3, [pc, #72]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	00db      	lsls	r3, r3, #3
 8006e68:	490e      	ldr	r1, [pc, #56]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006e6e:	f000 f821 	bl	8006eb4 <HAL_RCC_GetSysClockFreq>
 8006e72:	4602      	mov	r2, r0
 8006e74:	4b0b      	ldr	r3, [pc, #44]	@ (8006ea4 <HAL_RCC_ClockConfig+0x1bc>)
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	091b      	lsrs	r3, r3, #4
 8006e7a:	f003 030f 	and.w	r3, r3, #15
 8006e7e:	490a      	ldr	r1, [pc, #40]	@ (8006ea8 <HAL_RCC_ClockConfig+0x1c0>)
 8006e80:	5ccb      	ldrb	r3, [r1, r3]
 8006e82:	fa22 f303 	lsr.w	r3, r2, r3
 8006e86:	4a09      	ldr	r2, [pc, #36]	@ (8006eac <HAL_RCC_ClockConfig+0x1c4>)
 8006e88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006e8a:	4b09      	ldr	r3, [pc, #36]	@ (8006eb0 <HAL_RCC_ClockConfig+0x1c8>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f7fe f830 	bl	8004ef4 <HAL_InitTick>

  return HAL_OK;
 8006e94:	2300      	movs	r3, #0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	40023c00 	.word	0x40023c00
 8006ea4:	40023800 	.word	0x40023800
 8006ea8:	0800e2bc 	.word	0x0800e2bc
 8006eac:	200000f4 	.word	0x200000f4
 8006eb0:	200000f8 	.word	0x200000f8

08006eb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006eb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006eb8:	b094      	sub	sp, #80	@ 0x50
 8006eba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ecc:	4b79      	ldr	r3, [pc, #484]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	f003 030c 	and.w	r3, r3, #12
 8006ed4:	2b08      	cmp	r3, #8
 8006ed6:	d00d      	beq.n	8006ef4 <HAL_RCC_GetSysClockFreq+0x40>
 8006ed8:	2b08      	cmp	r3, #8
 8006eda:	f200 80e1 	bhi.w	80070a0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d002      	beq.n	8006ee8 <HAL_RCC_GetSysClockFreq+0x34>
 8006ee2:	2b04      	cmp	r3, #4
 8006ee4:	d003      	beq.n	8006eee <HAL_RCC_GetSysClockFreq+0x3a>
 8006ee6:	e0db      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ee8:	4b73      	ldr	r3, [pc, #460]	@ (80070b8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006eea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006eec:	e0db      	b.n	80070a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006eee:	4b73      	ldr	r3, [pc, #460]	@ (80070bc <HAL_RCC_GetSysClockFreq+0x208>)
 8006ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ef2:	e0d8      	b.n	80070a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ef4:	4b6f      	ldr	r3, [pc, #444]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006efc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006efe:	4b6d      	ldr	r3, [pc, #436]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d063      	beq.n	8006fd2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f0a:	4b6a      	ldr	r3, [pc, #424]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	099b      	lsrs	r3, r3, #6
 8006f10:	2200      	movs	r2, #0
 8006f12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f1e:	2300      	movs	r3, #0
 8006f20:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006f26:	4622      	mov	r2, r4
 8006f28:	462b      	mov	r3, r5
 8006f2a:	f04f 0000 	mov.w	r0, #0
 8006f2e:	f04f 0100 	mov.w	r1, #0
 8006f32:	0159      	lsls	r1, r3, #5
 8006f34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f38:	0150      	lsls	r0, r2, #5
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	460b      	mov	r3, r1
 8006f3e:	4621      	mov	r1, r4
 8006f40:	1a51      	subs	r1, r2, r1
 8006f42:	6139      	str	r1, [r7, #16]
 8006f44:	4629      	mov	r1, r5
 8006f46:	eb63 0301 	sbc.w	r3, r3, r1
 8006f4a:	617b      	str	r3, [r7, #20]
 8006f4c:	f04f 0200 	mov.w	r2, #0
 8006f50:	f04f 0300 	mov.w	r3, #0
 8006f54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f58:	4659      	mov	r1, fp
 8006f5a:	018b      	lsls	r3, r1, #6
 8006f5c:	4651      	mov	r1, sl
 8006f5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f62:	4651      	mov	r1, sl
 8006f64:	018a      	lsls	r2, r1, #6
 8006f66:	4651      	mov	r1, sl
 8006f68:	ebb2 0801 	subs.w	r8, r2, r1
 8006f6c:	4659      	mov	r1, fp
 8006f6e:	eb63 0901 	sbc.w	r9, r3, r1
 8006f72:	f04f 0200 	mov.w	r2, #0
 8006f76:	f04f 0300 	mov.w	r3, #0
 8006f7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f86:	4690      	mov	r8, r2
 8006f88:	4699      	mov	r9, r3
 8006f8a:	4623      	mov	r3, r4
 8006f8c:	eb18 0303 	adds.w	r3, r8, r3
 8006f90:	60bb      	str	r3, [r7, #8]
 8006f92:	462b      	mov	r3, r5
 8006f94:	eb49 0303 	adc.w	r3, r9, r3
 8006f98:	60fb      	str	r3, [r7, #12]
 8006f9a:	f04f 0200 	mov.w	r2, #0
 8006f9e:	f04f 0300 	mov.w	r3, #0
 8006fa2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006fa6:	4629      	mov	r1, r5
 8006fa8:	024b      	lsls	r3, r1, #9
 8006faa:	4621      	mov	r1, r4
 8006fac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006fb0:	4621      	mov	r1, r4
 8006fb2:	024a      	lsls	r2, r1, #9
 8006fb4:	4610      	mov	r0, r2
 8006fb6:	4619      	mov	r1, r3
 8006fb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fba:	2200      	movs	r2, #0
 8006fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006fbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006fc4:	f7f9 fe60 	bl	8000c88 <__aeabi_uldivmod>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	460b      	mov	r3, r1
 8006fcc:	4613      	mov	r3, r2
 8006fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fd0:	e058      	b.n	8007084 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fd2:	4b38      	ldr	r3, [pc, #224]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	099b      	lsrs	r3, r3, #6
 8006fd8:	2200      	movs	r2, #0
 8006fda:	4618      	mov	r0, r3
 8006fdc:	4611      	mov	r1, r2
 8006fde:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006fe2:	623b      	str	r3, [r7, #32]
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fe8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006fec:	4642      	mov	r2, r8
 8006fee:	464b      	mov	r3, r9
 8006ff0:	f04f 0000 	mov.w	r0, #0
 8006ff4:	f04f 0100 	mov.w	r1, #0
 8006ff8:	0159      	lsls	r1, r3, #5
 8006ffa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ffe:	0150      	lsls	r0, r2, #5
 8007000:	4602      	mov	r2, r0
 8007002:	460b      	mov	r3, r1
 8007004:	4641      	mov	r1, r8
 8007006:	ebb2 0a01 	subs.w	sl, r2, r1
 800700a:	4649      	mov	r1, r9
 800700c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007010:	f04f 0200 	mov.w	r2, #0
 8007014:	f04f 0300 	mov.w	r3, #0
 8007018:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800701c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007020:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007024:	ebb2 040a 	subs.w	r4, r2, sl
 8007028:	eb63 050b 	sbc.w	r5, r3, fp
 800702c:	f04f 0200 	mov.w	r2, #0
 8007030:	f04f 0300 	mov.w	r3, #0
 8007034:	00eb      	lsls	r3, r5, #3
 8007036:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800703a:	00e2      	lsls	r2, r4, #3
 800703c:	4614      	mov	r4, r2
 800703e:	461d      	mov	r5, r3
 8007040:	4643      	mov	r3, r8
 8007042:	18e3      	adds	r3, r4, r3
 8007044:	603b      	str	r3, [r7, #0]
 8007046:	464b      	mov	r3, r9
 8007048:	eb45 0303 	adc.w	r3, r5, r3
 800704c:	607b      	str	r3, [r7, #4]
 800704e:	f04f 0200 	mov.w	r2, #0
 8007052:	f04f 0300 	mov.w	r3, #0
 8007056:	e9d7 4500 	ldrd	r4, r5, [r7]
 800705a:	4629      	mov	r1, r5
 800705c:	028b      	lsls	r3, r1, #10
 800705e:	4621      	mov	r1, r4
 8007060:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007064:	4621      	mov	r1, r4
 8007066:	028a      	lsls	r2, r1, #10
 8007068:	4610      	mov	r0, r2
 800706a:	4619      	mov	r1, r3
 800706c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800706e:	2200      	movs	r2, #0
 8007070:	61bb      	str	r3, [r7, #24]
 8007072:	61fa      	str	r2, [r7, #28]
 8007074:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007078:	f7f9 fe06 	bl	8000c88 <__aeabi_uldivmod>
 800707c:	4602      	mov	r2, r0
 800707e:	460b      	mov	r3, r1
 8007080:	4613      	mov	r3, r2
 8007082:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007084:	4b0b      	ldr	r3, [pc, #44]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	0c1b      	lsrs	r3, r3, #16
 800708a:	f003 0303 	and.w	r3, r3, #3
 800708e:	3301      	adds	r3, #1
 8007090:	005b      	lsls	r3, r3, #1
 8007092:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007094:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007098:	fbb2 f3f3 	udiv	r3, r2, r3
 800709c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800709e:	e002      	b.n	80070a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80070a0:	4b05      	ldr	r3, [pc, #20]	@ (80070b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80070a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80070a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3750      	adds	r7, #80	@ 0x50
 80070ac:	46bd      	mov	sp, r7
 80070ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070b2:	bf00      	nop
 80070b4:	40023800 	.word	0x40023800
 80070b8:	00f42400 	.word	0x00f42400
 80070bc:	007a1200 	.word	0x007a1200

080070c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070c0:	b480      	push	{r7}
 80070c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070c4:	4b03      	ldr	r3, [pc, #12]	@ (80070d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80070c6:	681b      	ldr	r3, [r3, #0]
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	200000f4 	.word	0x200000f4

080070d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80070dc:	f7ff fff0 	bl	80070c0 <HAL_RCC_GetHCLKFreq>
 80070e0:	4602      	mov	r2, r0
 80070e2:	4b05      	ldr	r3, [pc, #20]	@ (80070f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	0a9b      	lsrs	r3, r3, #10
 80070e8:	f003 0307 	and.w	r3, r3, #7
 80070ec:	4903      	ldr	r1, [pc, #12]	@ (80070fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80070ee:	5ccb      	ldrb	r3, [r1, r3]
 80070f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	40023800 	.word	0x40023800
 80070fc:	0800e2cc 	.word	0x0800e2cc

08007100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007104:	f7ff ffdc 	bl	80070c0 <HAL_RCC_GetHCLKFreq>
 8007108:	4602      	mov	r2, r0
 800710a:	4b05      	ldr	r3, [pc, #20]	@ (8007120 <HAL_RCC_GetPCLK2Freq+0x20>)
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	0b5b      	lsrs	r3, r3, #13
 8007110:	f003 0307 	and.w	r3, r3, #7
 8007114:	4903      	ldr	r1, [pc, #12]	@ (8007124 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007116:	5ccb      	ldrb	r3, [r1, r3]
 8007118:	fa22 f303 	lsr.w	r3, r2, r3
}
 800711c:	4618      	mov	r0, r3
 800711e:	bd80      	pop	{r7, pc}
 8007120:	40023800 	.word	0x40023800
 8007124:	0800e2cc 	.word	0x0800e2cc

08007128 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d101      	bne.n	800713a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e041      	b.n	80071be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007140:	b2db      	uxtb	r3, r3
 8007142:	2b00      	cmp	r3, #0
 8007144:	d106      	bne.n	8007154 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f7fd f992 	bl	8004478 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2202      	movs	r2, #2
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	3304      	adds	r3, #4
 8007164:	4619      	mov	r1, r3
 8007166:	4610      	mov	r0, r2
 8007168:	f000 fc72 	bl	8007a50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80071bc:	2300      	movs	r3, #0
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3708      	adds	r7, #8
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}

080071c6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80071c6:	b580      	push	{r7, lr}
 80071c8:	b082      	sub	sp, #8
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d101      	bne.n	80071d8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e041      	b.n	800725c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d106      	bne.n	80071f2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f7fd f8e9 	bl	80043c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2202      	movs	r2, #2
 80071f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	3304      	adds	r3, #4
 8007202:	4619      	mov	r1, r3
 8007204:	4610      	mov	r0, r2
 8007206:	f000 fc23 	bl	8007a50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2201      	movs	r2, #1
 800720e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2201      	movs	r2, #1
 800721e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2201      	movs	r2, #1
 8007226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2201      	movs	r2, #1
 800722e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2201      	movs	r2, #1
 8007236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2201      	movs	r2, #1
 800723e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2201      	movs	r2, #1
 8007246:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2201      	movs	r2, #1
 800724e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2201      	movs	r2, #1
 8007256:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800725a:	2300      	movs	r3, #0
}
 800725c:	4618      	mov	r0, r3
 800725e:	3708      	adds	r7, #8
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b084      	sub	sp, #16
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d109      	bne.n	8007288 <HAL_TIM_PWM_Start+0x24>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800727a:	b2db      	uxtb	r3, r3
 800727c:	2b01      	cmp	r3, #1
 800727e:	bf14      	ite	ne
 8007280:	2301      	movne	r3, #1
 8007282:	2300      	moveq	r3, #0
 8007284:	b2db      	uxtb	r3, r3
 8007286:	e022      	b.n	80072ce <HAL_TIM_PWM_Start+0x6a>
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	2b04      	cmp	r3, #4
 800728c:	d109      	bne.n	80072a2 <HAL_TIM_PWM_Start+0x3e>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007294:	b2db      	uxtb	r3, r3
 8007296:	2b01      	cmp	r3, #1
 8007298:	bf14      	ite	ne
 800729a:	2301      	movne	r3, #1
 800729c:	2300      	moveq	r3, #0
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	e015      	b.n	80072ce <HAL_TIM_PWM_Start+0x6a>
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	2b08      	cmp	r3, #8
 80072a6:	d109      	bne.n	80072bc <HAL_TIM_PWM_Start+0x58>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	bf14      	ite	ne
 80072b4:	2301      	movne	r3, #1
 80072b6:	2300      	moveq	r3, #0
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	e008      	b.n	80072ce <HAL_TIM_PWM_Start+0x6a>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	bf14      	ite	ne
 80072c8:	2301      	movne	r3, #1
 80072ca:	2300      	moveq	r3, #0
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d001      	beq.n	80072d6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e07c      	b.n	80073d0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d104      	bne.n	80072e6 <HAL_TIM_PWM_Start+0x82>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2202      	movs	r2, #2
 80072e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072e4:	e013      	b.n	800730e <HAL_TIM_PWM_Start+0xaa>
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	2b04      	cmp	r3, #4
 80072ea:	d104      	bne.n	80072f6 <HAL_TIM_PWM_Start+0x92>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2202      	movs	r2, #2
 80072f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072f4:	e00b      	b.n	800730e <HAL_TIM_PWM_Start+0xaa>
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	2b08      	cmp	r3, #8
 80072fa:	d104      	bne.n	8007306 <HAL_TIM_PWM_Start+0xa2>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2202      	movs	r2, #2
 8007300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007304:	e003      	b.n	800730e <HAL_TIM_PWM_Start+0xaa>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2202      	movs	r2, #2
 800730a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	2201      	movs	r2, #1
 8007314:	6839      	ldr	r1, [r7, #0]
 8007316:	4618      	mov	r0, r3
 8007318:	f000 fdf6 	bl	8007f08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a2d      	ldr	r2, [pc, #180]	@ (80073d8 <HAL_TIM_PWM_Start+0x174>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d004      	beq.n	8007330 <HAL_TIM_PWM_Start+0xcc>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a2c      	ldr	r2, [pc, #176]	@ (80073dc <HAL_TIM_PWM_Start+0x178>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d101      	bne.n	8007334 <HAL_TIM_PWM_Start+0xd0>
 8007330:	2301      	movs	r3, #1
 8007332:	e000      	b.n	8007336 <HAL_TIM_PWM_Start+0xd2>
 8007334:	2300      	movs	r3, #0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d007      	beq.n	800734a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007348:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a22      	ldr	r2, [pc, #136]	@ (80073d8 <HAL_TIM_PWM_Start+0x174>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d022      	beq.n	800739a <HAL_TIM_PWM_Start+0x136>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800735c:	d01d      	beq.n	800739a <HAL_TIM_PWM_Start+0x136>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a1f      	ldr	r2, [pc, #124]	@ (80073e0 <HAL_TIM_PWM_Start+0x17c>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d018      	beq.n	800739a <HAL_TIM_PWM_Start+0x136>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a1d      	ldr	r2, [pc, #116]	@ (80073e4 <HAL_TIM_PWM_Start+0x180>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d013      	beq.n	800739a <HAL_TIM_PWM_Start+0x136>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a1c      	ldr	r2, [pc, #112]	@ (80073e8 <HAL_TIM_PWM_Start+0x184>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d00e      	beq.n	800739a <HAL_TIM_PWM_Start+0x136>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a16      	ldr	r2, [pc, #88]	@ (80073dc <HAL_TIM_PWM_Start+0x178>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d009      	beq.n	800739a <HAL_TIM_PWM_Start+0x136>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a18      	ldr	r2, [pc, #96]	@ (80073ec <HAL_TIM_PWM_Start+0x188>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d004      	beq.n	800739a <HAL_TIM_PWM_Start+0x136>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a16      	ldr	r2, [pc, #88]	@ (80073f0 <HAL_TIM_PWM_Start+0x18c>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d111      	bne.n	80073be <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	f003 0307 	and.w	r3, r3, #7
 80073a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2b06      	cmp	r3, #6
 80073aa:	d010      	beq.n	80073ce <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f042 0201 	orr.w	r2, r2, #1
 80073ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073bc:	e007      	b.n	80073ce <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f042 0201 	orr.w	r2, r2, #1
 80073cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3710      	adds	r7, #16
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	40010000 	.word	0x40010000
 80073dc:	40010400 	.word	0x40010400
 80073e0:	40000400 	.word	0x40000400
 80073e4:	40000800 	.word	0x40000800
 80073e8:	40000c00 	.word	0x40000c00
 80073ec:	40014000 	.word	0x40014000
 80073f0:	40001800 	.word	0x40001800

080073f4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b086      	sub	sp, #24
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d101      	bne.n	8007408 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007404:	2301      	movs	r3, #1
 8007406:	e097      	b.n	8007538 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800740e:	b2db      	uxtb	r3, r3
 8007410:	2b00      	cmp	r3, #0
 8007412:	d106      	bne.n	8007422 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2200      	movs	r2, #0
 8007418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f7fc fe59 	bl	80040d4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2202      	movs	r2, #2
 8007426:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	6812      	ldr	r2, [r2, #0]
 8007434:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007438:	f023 0307 	bic.w	r3, r3, #7
 800743c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	3304      	adds	r3, #4
 8007446:	4619      	mov	r1, r3
 8007448:	4610      	mov	r0, r2
 800744a:	f000 fb01 	bl	8007a50 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	699b      	ldr	r3, [r3, #24]
 800745c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	6a1b      	ldr	r3, [r3, #32]
 8007464:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	4313      	orrs	r3, r2
 800746e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007476:	f023 0303 	bic.w	r3, r3, #3
 800747a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	689a      	ldr	r2, [r3, #8]
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	699b      	ldr	r3, [r3, #24]
 8007484:	021b      	lsls	r3, r3, #8
 8007486:	4313      	orrs	r3, r2
 8007488:	693a      	ldr	r2, [r7, #16]
 800748a:	4313      	orrs	r3, r2
 800748c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007494:	f023 030c 	bic.w	r3, r3, #12
 8007498:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80074a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80074a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	68da      	ldr	r2, [r3, #12]
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	69db      	ldr	r3, [r3, #28]
 80074ae:	021b      	lsls	r3, r3, #8
 80074b0:	4313      	orrs	r3, r2
 80074b2:	693a      	ldr	r2, [r7, #16]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	691b      	ldr	r3, [r3, #16]
 80074bc:	011a      	lsls	r2, r3, #4
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	6a1b      	ldr	r3, [r3, #32]
 80074c2:	031b      	lsls	r3, r3, #12
 80074c4:	4313      	orrs	r3, r2
 80074c6:	693a      	ldr	r2, [r7, #16]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80074d2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80074da:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	685a      	ldr	r2, [r3, #4]
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	695b      	ldr	r3, [r3, #20]
 80074e4:	011b      	lsls	r3, r3, #4
 80074e6:	4313      	orrs	r3, r2
 80074e8:	68fa      	ldr	r2, [r7, #12]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	697a      	ldr	r2, [r7, #20]
 80074f4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2201      	movs	r2, #1
 800750a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2201      	movs	r2, #1
 8007512:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2201      	movs	r2, #1
 8007522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3718      	adds	r7, #24
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007550:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007558:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007560:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007568:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d110      	bne.n	8007592 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007570:	7bfb      	ldrb	r3, [r7, #15]
 8007572:	2b01      	cmp	r3, #1
 8007574:	d102      	bne.n	800757c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007576:	7b7b      	ldrb	r3, [r7, #13]
 8007578:	2b01      	cmp	r3, #1
 800757a:	d001      	beq.n	8007580 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e089      	b.n	8007694 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2202      	movs	r2, #2
 8007584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2202      	movs	r2, #2
 800758c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007590:	e031      	b.n	80075f6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	2b04      	cmp	r3, #4
 8007596:	d110      	bne.n	80075ba <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007598:	7bbb      	ldrb	r3, [r7, #14]
 800759a:	2b01      	cmp	r3, #1
 800759c:	d102      	bne.n	80075a4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800759e:	7b3b      	ldrb	r3, [r7, #12]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d001      	beq.n	80075a8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80075a4:	2301      	movs	r3, #1
 80075a6:	e075      	b.n	8007694 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2202      	movs	r2, #2
 80075ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2202      	movs	r2, #2
 80075b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80075b8:	e01d      	b.n	80075f6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80075ba:	7bfb      	ldrb	r3, [r7, #15]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d108      	bne.n	80075d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80075c0:	7bbb      	ldrb	r3, [r7, #14]
 80075c2:	2b01      	cmp	r3, #1
 80075c4:	d105      	bne.n	80075d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80075c6:	7b7b      	ldrb	r3, [r7, #13]
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d102      	bne.n	80075d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80075cc:	7b3b      	ldrb	r3, [r7, #12]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d001      	beq.n	80075d6 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e05e      	b.n	8007694 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2202      	movs	r2, #2
 80075da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2202      	movs	r2, #2
 80075e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2202      	movs	r2, #2
 80075ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2202      	movs	r2, #2
 80075f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d003      	beq.n	8007604 <HAL_TIM_Encoder_Start_IT+0xc4>
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	2b04      	cmp	r3, #4
 8007600:	d010      	beq.n	8007624 <HAL_TIM_Encoder_Start_IT+0xe4>
 8007602:	e01f      	b.n	8007644 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2201      	movs	r2, #1
 800760a:	2100      	movs	r1, #0
 800760c:	4618      	mov	r0, r3
 800760e:	f000 fc7b 	bl	8007f08 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68da      	ldr	r2, [r3, #12]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f042 0202 	orr.w	r2, r2, #2
 8007620:	60da      	str	r2, [r3, #12]
      break;
 8007622:	e02e      	b.n	8007682 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2201      	movs	r2, #1
 800762a:	2104      	movs	r1, #4
 800762c:	4618      	mov	r0, r3
 800762e:	f000 fc6b 	bl	8007f08 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68da      	ldr	r2, [r3, #12]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f042 0204 	orr.w	r2, r2, #4
 8007640:	60da      	str	r2, [r3, #12]
      break;
 8007642:	e01e      	b.n	8007682 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2201      	movs	r2, #1
 800764a:	2100      	movs	r1, #0
 800764c:	4618      	mov	r0, r3
 800764e:	f000 fc5b 	bl	8007f08 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2201      	movs	r2, #1
 8007658:	2104      	movs	r1, #4
 800765a:	4618      	mov	r0, r3
 800765c:	f000 fc54 	bl	8007f08 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	68da      	ldr	r2, [r3, #12]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f042 0202 	orr.w	r2, r2, #2
 800766e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68da      	ldr	r2, [r3, #12]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f042 0204 	orr.w	r2, r2, #4
 800767e:	60da      	str	r2, [r3, #12]
      break;
 8007680:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f042 0201 	orr.w	r2, r2, #1
 8007690:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007692:	2300      	movs	r3, #0
}
 8007694:	4618      	mov	r0, r3
 8007696:	3710      	adds	r7, #16
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}

0800769c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68db      	ldr	r3, [r3, #12]
 80076aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	f003 0302 	and.w	r3, r3, #2
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d020      	beq.n	8007700 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f003 0302 	and.w	r3, r3, #2
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d01b      	beq.n	8007700 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f06f 0202 	mvn.w	r2, #2
 80076d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2201      	movs	r2, #1
 80076d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	699b      	ldr	r3, [r3, #24]
 80076de:	f003 0303 	and.w	r3, r3, #3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d003      	beq.n	80076ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f7fb fbcb 	bl	8002e82 <HAL_TIM_IC_CaptureCallback>
 80076ec:	e005      	b.n	80076fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 f990 	bl	8007a14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f000 f997 	bl	8007a28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f003 0304 	and.w	r3, r3, #4
 8007706:	2b00      	cmp	r3, #0
 8007708:	d020      	beq.n	800774c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f003 0304 	and.w	r3, r3, #4
 8007710:	2b00      	cmp	r3, #0
 8007712:	d01b      	beq.n	800774c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f06f 0204 	mvn.w	r2, #4
 800771c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2202      	movs	r2, #2
 8007722:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	699b      	ldr	r3, [r3, #24]
 800772a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800772e:	2b00      	cmp	r3, #0
 8007730:	d003      	beq.n	800773a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f7fb fba5 	bl	8002e82 <HAL_TIM_IC_CaptureCallback>
 8007738:	e005      	b.n	8007746 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f96a 	bl	8007a14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f000 f971 	bl	8007a28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	f003 0308 	and.w	r3, r3, #8
 8007752:	2b00      	cmp	r3, #0
 8007754:	d020      	beq.n	8007798 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f003 0308 	and.w	r3, r3, #8
 800775c:	2b00      	cmp	r3, #0
 800775e:	d01b      	beq.n	8007798 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f06f 0208 	mvn.w	r2, #8
 8007768:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2204      	movs	r2, #4
 800776e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	69db      	ldr	r3, [r3, #28]
 8007776:	f003 0303 	and.w	r3, r3, #3
 800777a:	2b00      	cmp	r3, #0
 800777c:	d003      	beq.n	8007786 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f7fb fb7f 	bl	8002e82 <HAL_TIM_IC_CaptureCallback>
 8007784:	e005      	b.n	8007792 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f944 	bl	8007a14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 f94b 	bl	8007a28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2200      	movs	r2, #0
 8007796:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	f003 0310 	and.w	r3, r3, #16
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d020      	beq.n	80077e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f003 0310 	and.w	r3, r3, #16
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d01b      	beq.n	80077e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f06f 0210 	mvn.w	r2, #16
 80077b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2208      	movs	r2, #8
 80077ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	69db      	ldr	r3, [r3, #28]
 80077c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d003      	beq.n	80077d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f7fb fb59 	bl	8002e82 <HAL_TIM_IC_CaptureCallback>
 80077d0:	e005      	b.n	80077de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f000 f91e 	bl	8007a14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f000 f925 	bl	8007a28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	f003 0301 	and.w	r3, r3, #1
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00c      	beq.n	8007808 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	f003 0301 	and.w	r3, r3, #1
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d007      	beq.n	8007808 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f06f 0201 	mvn.w	r2, #1
 8007800:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f8fc 	bl	8007a00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800780e:	2b00      	cmp	r3, #0
 8007810:	d00c      	beq.n	800782c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007818:	2b00      	cmp	r3, #0
 800781a:	d007      	beq.n	800782c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f000 fc1a 	bl	8008060 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00c      	beq.n	8007850 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800783c:	2b00      	cmp	r3, #0
 800783e:	d007      	beq.n	8007850 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f8f6 	bl	8007a3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	f003 0320 	and.w	r3, r3, #32
 8007856:	2b00      	cmp	r3, #0
 8007858:	d00c      	beq.n	8007874 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f003 0320 	and.w	r3, r3, #32
 8007860:	2b00      	cmp	r3, #0
 8007862:	d007      	beq.n	8007874 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f06f 0220 	mvn.w	r2, #32
 800786c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 fbec 	bl	800804c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007874:	bf00      	nop
 8007876:	3710      	adds	r7, #16
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b086      	sub	sp, #24
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007888:	2300      	movs	r3, #0
 800788a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007892:	2b01      	cmp	r3, #1
 8007894:	d101      	bne.n	800789a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007896:	2302      	movs	r3, #2
 8007898:	e0ae      	b.n	80079f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2b0c      	cmp	r3, #12
 80078a6:	f200 809f 	bhi.w	80079e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80078aa:	a201      	add	r2, pc, #4	@ (adr r2, 80078b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80078ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078b0:	080078e5 	.word	0x080078e5
 80078b4:	080079e9 	.word	0x080079e9
 80078b8:	080079e9 	.word	0x080079e9
 80078bc:	080079e9 	.word	0x080079e9
 80078c0:	08007925 	.word	0x08007925
 80078c4:	080079e9 	.word	0x080079e9
 80078c8:	080079e9 	.word	0x080079e9
 80078cc:	080079e9 	.word	0x080079e9
 80078d0:	08007967 	.word	0x08007967
 80078d4:	080079e9 	.word	0x080079e9
 80078d8:	080079e9 	.word	0x080079e9
 80078dc:	080079e9 	.word	0x080079e9
 80078e0:	080079a7 	.word	0x080079a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	68b9      	ldr	r1, [r7, #8]
 80078ea:	4618      	mov	r0, r3
 80078ec:	f000 f95c 	bl	8007ba8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	699a      	ldr	r2, [r3, #24]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f042 0208 	orr.w	r2, r2, #8
 80078fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	699a      	ldr	r2, [r3, #24]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f022 0204 	bic.w	r2, r2, #4
 800790e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	6999      	ldr	r1, [r3, #24]
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	691a      	ldr	r2, [r3, #16]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	430a      	orrs	r2, r1
 8007920:	619a      	str	r2, [r3, #24]
      break;
 8007922:	e064      	b.n	80079ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68b9      	ldr	r1, [r7, #8]
 800792a:	4618      	mov	r0, r3
 800792c:	f000 f9ac 	bl	8007c88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	699a      	ldr	r2, [r3, #24]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800793e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	699a      	ldr	r2, [r3, #24]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800794e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	6999      	ldr	r1, [r3, #24]
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	021a      	lsls	r2, r3, #8
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	430a      	orrs	r2, r1
 8007962:	619a      	str	r2, [r3, #24]
      break;
 8007964:	e043      	b.n	80079ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68b9      	ldr	r1, [r7, #8]
 800796c:	4618      	mov	r0, r3
 800796e:	f000 fa01 	bl	8007d74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	69da      	ldr	r2, [r3, #28]
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f042 0208 	orr.w	r2, r2, #8
 8007980:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	69da      	ldr	r2, [r3, #28]
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f022 0204 	bic.w	r2, r2, #4
 8007990:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	69d9      	ldr	r1, [r3, #28]
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	691a      	ldr	r2, [r3, #16]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	430a      	orrs	r2, r1
 80079a2:	61da      	str	r2, [r3, #28]
      break;
 80079a4:	e023      	b.n	80079ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	68b9      	ldr	r1, [r7, #8]
 80079ac:	4618      	mov	r0, r3
 80079ae:	f000 fa55 	bl	8007e5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	69da      	ldr	r2, [r3, #28]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80079c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	69da      	ldr	r2, [r3, #28]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	69d9      	ldr	r1, [r3, #28]
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	691b      	ldr	r3, [r3, #16]
 80079dc:	021a      	lsls	r2, r3, #8
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	430a      	orrs	r2, r1
 80079e4:	61da      	str	r2, [r3, #28]
      break;
 80079e6:	e002      	b.n	80079ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	75fb      	strb	r3, [r7, #23]
      break;
 80079ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80079f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3718      	adds	r7, #24
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}

08007a00 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007a08:	bf00      	nop
 8007a0a:	370c      	adds	r7, #12
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr

08007a14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b083      	sub	sp, #12
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a1c:	bf00      	nop
 8007a1e:	370c      	adds	r7, #12
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b083      	sub	sp, #12
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a30:	bf00      	nop
 8007a32:	370c      	adds	r7, #12
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b083      	sub	sp, #12
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a44:	bf00      	nop
 8007a46:	370c      	adds	r7, #12
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr

08007a50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b085      	sub	sp, #20
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	4a46      	ldr	r2, [pc, #280]	@ (8007b7c <TIM_Base_SetConfig+0x12c>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d013      	beq.n	8007a90 <TIM_Base_SetConfig+0x40>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a6e:	d00f      	beq.n	8007a90 <TIM_Base_SetConfig+0x40>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a43      	ldr	r2, [pc, #268]	@ (8007b80 <TIM_Base_SetConfig+0x130>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d00b      	beq.n	8007a90 <TIM_Base_SetConfig+0x40>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a42      	ldr	r2, [pc, #264]	@ (8007b84 <TIM_Base_SetConfig+0x134>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d007      	beq.n	8007a90 <TIM_Base_SetConfig+0x40>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4a41      	ldr	r2, [pc, #260]	@ (8007b88 <TIM_Base_SetConfig+0x138>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d003      	beq.n	8007a90 <TIM_Base_SetConfig+0x40>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	4a40      	ldr	r2, [pc, #256]	@ (8007b8c <TIM_Base_SetConfig+0x13c>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d108      	bne.n	8007aa2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	68fa      	ldr	r2, [r7, #12]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a35      	ldr	r2, [pc, #212]	@ (8007b7c <TIM_Base_SetConfig+0x12c>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d02b      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ab0:	d027      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a32      	ldr	r2, [pc, #200]	@ (8007b80 <TIM_Base_SetConfig+0x130>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d023      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a31      	ldr	r2, [pc, #196]	@ (8007b84 <TIM_Base_SetConfig+0x134>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d01f      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a30      	ldr	r2, [pc, #192]	@ (8007b88 <TIM_Base_SetConfig+0x138>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d01b      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a2f      	ldr	r2, [pc, #188]	@ (8007b8c <TIM_Base_SetConfig+0x13c>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d017      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a2e      	ldr	r2, [pc, #184]	@ (8007b90 <TIM_Base_SetConfig+0x140>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d013      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a2d      	ldr	r2, [pc, #180]	@ (8007b94 <TIM_Base_SetConfig+0x144>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d00f      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a2c      	ldr	r2, [pc, #176]	@ (8007b98 <TIM_Base_SetConfig+0x148>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d00b      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a2b      	ldr	r2, [pc, #172]	@ (8007b9c <TIM_Base_SetConfig+0x14c>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d007      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a2a      	ldr	r2, [pc, #168]	@ (8007ba0 <TIM_Base_SetConfig+0x150>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d003      	beq.n	8007b02 <TIM_Base_SetConfig+0xb2>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a29      	ldr	r2, [pc, #164]	@ (8007ba4 <TIM_Base_SetConfig+0x154>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d108      	bne.n	8007b14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	68db      	ldr	r3, [r3, #12]
 8007b0e:	68fa      	ldr	r2, [r7, #12]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	695b      	ldr	r3, [r3, #20]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	689a      	ldr	r2, [r3, #8]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	4a10      	ldr	r2, [pc, #64]	@ (8007b7c <TIM_Base_SetConfig+0x12c>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d003      	beq.n	8007b48 <TIM_Base_SetConfig+0xf8>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	4a12      	ldr	r2, [pc, #72]	@ (8007b8c <TIM_Base_SetConfig+0x13c>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d103      	bne.n	8007b50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	691a      	ldr	r2, [r3, #16]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2201      	movs	r2, #1
 8007b54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d105      	bne.n	8007b6e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	691b      	ldr	r3, [r3, #16]
 8007b66:	f023 0201 	bic.w	r2, r3, #1
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	611a      	str	r2, [r3, #16]
  }
}
 8007b6e:	bf00      	nop
 8007b70:	3714      	adds	r7, #20
 8007b72:	46bd      	mov	sp, r7
 8007b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b78:	4770      	bx	lr
 8007b7a:	bf00      	nop
 8007b7c:	40010000 	.word	0x40010000
 8007b80:	40000400 	.word	0x40000400
 8007b84:	40000800 	.word	0x40000800
 8007b88:	40000c00 	.word	0x40000c00
 8007b8c:	40010400 	.word	0x40010400
 8007b90:	40014000 	.word	0x40014000
 8007b94:	40014400 	.word	0x40014400
 8007b98:	40014800 	.word	0x40014800
 8007b9c:	40001800 	.word	0x40001800
 8007ba0:	40001c00 	.word	0x40001c00
 8007ba4:	40002000 	.word	0x40002000

08007ba8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b087      	sub	sp, #28
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6a1b      	ldr	r3, [r3, #32]
 8007bb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a1b      	ldr	r3, [r3, #32]
 8007bbc:	f023 0201 	bic.w	r2, r3, #1
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	699b      	ldr	r3, [r3, #24]
 8007bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f023 0303 	bic.w	r3, r3, #3
 8007bde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	f023 0302 	bic.w	r3, r3, #2
 8007bf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	697a      	ldr	r2, [r7, #20]
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	4a20      	ldr	r2, [pc, #128]	@ (8007c80 <TIM_OC1_SetConfig+0xd8>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d003      	beq.n	8007c0c <TIM_OC1_SetConfig+0x64>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a1f      	ldr	r2, [pc, #124]	@ (8007c84 <TIM_OC1_SetConfig+0xdc>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d10c      	bne.n	8007c26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	f023 0308 	bic.w	r3, r3, #8
 8007c12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	697a      	ldr	r2, [r7, #20]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	f023 0304 	bic.w	r3, r3, #4
 8007c24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	4a15      	ldr	r2, [pc, #84]	@ (8007c80 <TIM_OC1_SetConfig+0xd8>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d003      	beq.n	8007c36 <TIM_OC1_SetConfig+0x8e>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	4a14      	ldr	r2, [pc, #80]	@ (8007c84 <TIM_OC1_SetConfig+0xdc>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d111      	bne.n	8007c5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	695b      	ldr	r3, [r3, #20]
 8007c4a:	693a      	ldr	r2, [r7, #16]
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	699b      	ldr	r3, [r3, #24]
 8007c54:	693a      	ldr	r2, [r7, #16]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	693a      	ldr	r2, [r7, #16]
 8007c5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	685a      	ldr	r2, [r3, #4]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	621a      	str	r2, [r3, #32]
}
 8007c74:	bf00      	nop
 8007c76:	371c      	adds	r7, #28
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	40010000 	.word	0x40010000
 8007c84:	40010400 	.word	0x40010400

08007c88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b087      	sub	sp, #28
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6a1b      	ldr	r3, [r3, #32]
 8007c96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6a1b      	ldr	r3, [r3, #32]
 8007c9c:	f023 0210 	bic.w	r2, r3, #16
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	699b      	ldr	r3, [r3, #24]
 8007cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	021b      	lsls	r3, r3, #8
 8007cc6:	68fa      	ldr	r2, [r7, #12]
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	f023 0320 	bic.w	r3, r3, #32
 8007cd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	011b      	lsls	r3, r3, #4
 8007cda:	697a      	ldr	r2, [r7, #20]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	4a22      	ldr	r2, [pc, #136]	@ (8007d6c <TIM_OC2_SetConfig+0xe4>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d003      	beq.n	8007cf0 <TIM_OC2_SetConfig+0x68>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	4a21      	ldr	r2, [pc, #132]	@ (8007d70 <TIM_OC2_SetConfig+0xe8>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d10d      	bne.n	8007d0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	68db      	ldr	r3, [r3, #12]
 8007cfc:	011b      	lsls	r3, r3, #4
 8007cfe:	697a      	ldr	r2, [r7, #20]
 8007d00:	4313      	orrs	r3, r2
 8007d02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	4a17      	ldr	r2, [pc, #92]	@ (8007d6c <TIM_OC2_SetConfig+0xe4>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d003      	beq.n	8007d1c <TIM_OC2_SetConfig+0x94>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	4a16      	ldr	r2, [pc, #88]	@ (8007d70 <TIM_OC2_SetConfig+0xe8>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d113      	bne.n	8007d44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	695b      	ldr	r3, [r3, #20]
 8007d30:	009b      	lsls	r3, r3, #2
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	699b      	ldr	r3, [r3, #24]
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	693a      	ldr	r2, [r7, #16]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	693a      	ldr	r2, [r7, #16]
 8007d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	68fa      	ldr	r2, [r7, #12]
 8007d4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	685a      	ldr	r2, [r3, #4]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	697a      	ldr	r2, [r7, #20]
 8007d5c:	621a      	str	r2, [r3, #32]
}
 8007d5e:	bf00      	nop
 8007d60:	371c      	adds	r7, #28
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop
 8007d6c:	40010000 	.word	0x40010000
 8007d70:	40010400 	.word	0x40010400

08007d74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b087      	sub	sp, #28
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a1b      	ldr	r3, [r3, #32]
 8007d82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6a1b      	ldr	r3, [r3, #32]
 8007d88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	69db      	ldr	r3, [r3, #28]
 8007d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007da2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f023 0303 	bic.w	r3, r3, #3
 8007daa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68fa      	ldr	r2, [r7, #12]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007db6:	697b      	ldr	r3, [r7, #20]
 8007db8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007dbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	021b      	lsls	r3, r3, #8
 8007dc4:	697a      	ldr	r2, [r7, #20]
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a21      	ldr	r2, [pc, #132]	@ (8007e54 <TIM_OC3_SetConfig+0xe0>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d003      	beq.n	8007dda <TIM_OC3_SetConfig+0x66>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	4a20      	ldr	r2, [pc, #128]	@ (8007e58 <TIM_OC3_SetConfig+0xe4>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d10d      	bne.n	8007df6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007de0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	021b      	lsls	r3, r3, #8
 8007de8:	697a      	ldr	r2, [r7, #20]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007df4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a16      	ldr	r2, [pc, #88]	@ (8007e54 <TIM_OC3_SetConfig+0xe0>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d003      	beq.n	8007e06 <TIM_OC3_SetConfig+0x92>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a15      	ldr	r2, [pc, #84]	@ (8007e58 <TIM_OC3_SetConfig+0xe4>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d113      	bne.n	8007e2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	695b      	ldr	r3, [r3, #20]
 8007e1a:	011b      	lsls	r3, r3, #4
 8007e1c:	693a      	ldr	r2, [r7, #16]
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	699b      	ldr	r3, [r3, #24]
 8007e26:	011b      	lsls	r3, r3, #4
 8007e28:	693a      	ldr	r2, [r7, #16]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	693a      	ldr	r2, [r7, #16]
 8007e32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	685a      	ldr	r2, [r3, #4]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	697a      	ldr	r2, [r7, #20]
 8007e46:	621a      	str	r2, [r3, #32]
}
 8007e48:	bf00      	nop
 8007e4a:	371c      	adds	r7, #28
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr
 8007e54:	40010000 	.word	0x40010000
 8007e58:	40010400 	.word	0x40010400

08007e5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b087      	sub	sp, #28
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6a1b      	ldr	r3, [r3, #32]
 8007e6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6a1b      	ldr	r3, [r3, #32]
 8007e70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	69db      	ldr	r3, [r3, #28]
 8007e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	021b      	lsls	r3, r3, #8
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ea6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	031b      	lsls	r3, r3, #12
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	4a12      	ldr	r2, [pc, #72]	@ (8007f00 <TIM_OC4_SetConfig+0xa4>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d003      	beq.n	8007ec4 <TIM_OC4_SetConfig+0x68>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	4a11      	ldr	r2, [pc, #68]	@ (8007f04 <TIM_OC4_SetConfig+0xa8>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d109      	bne.n	8007ed8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007eca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	695b      	ldr	r3, [r3, #20]
 8007ed0:	019b      	lsls	r3, r3, #6
 8007ed2:	697a      	ldr	r2, [r7, #20]
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	697a      	ldr	r2, [r7, #20]
 8007edc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	68fa      	ldr	r2, [r7, #12]
 8007ee2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	685a      	ldr	r2, [r3, #4]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	693a      	ldr	r2, [r7, #16]
 8007ef0:	621a      	str	r2, [r3, #32]
}
 8007ef2:	bf00      	nop
 8007ef4:	371c      	adds	r7, #28
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr
 8007efe:	bf00      	nop
 8007f00:	40010000 	.word	0x40010000
 8007f04:	40010400 	.word	0x40010400

08007f08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b087      	sub	sp, #28
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	f003 031f 	and.w	r3, r3, #31
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6a1a      	ldr	r2, [r3, #32]
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	43db      	mvns	r3, r3
 8007f2a:	401a      	ands	r2, r3
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6a1a      	ldr	r2, [r3, #32]
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	f003 031f 	and.w	r3, r3, #31
 8007f3a:	6879      	ldr	r1, [r7, #4]
 8007f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f40:	431a      	orrs	r2, r3
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	621a      	str	r2, [r3, #32]
}
 8007f46:	bf00      	nop
 8007f48:	371c      	adds	r7, #28
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
	...

08007f54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b085      	sub	sp, #20
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
 8007f5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d101      	bne.n	8007f6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f68:	2302      	movs	r3, #2
 8007f6a:	e05a      	b.n	8008022 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2202      	movs	r2, #2
 8007f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	68fa      	ldr	r2, [r7, #12]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	68fa      	ldr	r2, [r7, #12]
 8007fa4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a21      	ldr	r2, [pc, #132]	@ (8008030 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d022      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fb8:	d01d      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a1d      	ldr	r2, [pc, #116]	@ (8008034 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d018      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a1b      	ldr	r2, [pc, #108]	@ (8008038 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d013      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a1a      	ldr	r2, [pc, #104]	@ (800803c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d00e      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a18      	ldr	r2, [pc, #96]	@ (8008040 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d009      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a17      	ldr	r2, [pc, #92]	@ (8008044 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d004      	beq.n	8007ff6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a15      	ldr	r2, [pc, #84]	@ (8008048 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d10c      	bne.n	8008010 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ffc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	68ba      	ldr	r2, [r7, #8]
 8008004:	4313      	orrs	r3, r2
 8008006:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	68ba      	ldr	r2, [r7, #8]
 800800e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	3714      	adds	r7, #20
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
 800802e:	bf00      	nop
 8008030:	40010000 	.word	0x40010000
 8008034:	40000400 	.word	0x40000400
 8008038:	40000800 	.word	0x40000800
 800803c:	40000c00 	.word	0x40000c00
 8008040:	40010400 	.word	0x40010400
 8008044:	40014000 	.word	0x40014000
 8008048:	40001800 	.word	0x40001800

0800804c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008054:	bf00      	nop
 8008056:	370c      	adds	r7, #12
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008060:	b480      	push	{r7}
 8008062:	b083      	sub	sp, #12
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008068:	bf00      	nop
 800806a:	370c      	adds	r7, #12
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr

08008074 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b082      	sub	sp, #8
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d101      	bne.n	8008086 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	e042      	b.n	800810c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800808c:	b2db      	uxtb	r3, r3
 800808e:	2b00      	cmp	r3, #0
 8008090:	d106      	bne.n	80080a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f7fc fae2 	bl	8004664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2224      	movs	r2, #36	@ 0x24
 80080a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	68da      	ldr	r2, [r3, #12]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80080b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 fe6b 	bl	8008d94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	691a      	ldr	r2, [r3, #16]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80080cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	695a      	ldr	r2, [r3, #20]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80080dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	68da      	ldr	r2, [r3, #12]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80080ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2220      	movs	r2, #32
 80080f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2220      	movs	r2, #32
 8008100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2200      	movs	r2, #0
 8008108:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3708      	adds	r7, #8
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
 800811a:	60f8      	str	r0, [r7, #12]
 800811c:	60b9      	str	r1, [r7, #8]
 800811e:	4613      	mov	r3, r2
 8008120:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008128:	b2db      	uxtb	r3, r3
 800812a:	2b20      	cmp	r3, #32
 800812c:	d112      	bne.n	8008154 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d002      	beq.n	800813a <HAL_UART_Receive_DMA+0x26>
 8008134:	88fb      	ldrh	r3, [r7, #6]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d101      	bne.n	800813e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800813a:	2301      	movs	r3, #1
 800813c:	e00b      	b.n	8008156 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2200      	movs	r2, #0
 8008142:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008144:	88fb      	ldrh	r3, [r7, #6]
 8008146:	461a      	mov	r2, r3
 8008148:	68b9      	ldr	r1, [r7, #8]
 800814a:	68f8      	ldr	r0, [r7, #12]
 800814c:	f000 fbc2 	bl	80088d4 <UART_Start_Receive_DMA>
 8008150:	4603      	mov	r3, r0
 8008152:	e000      	b.n	8008156 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008154:	2302      	movs	r3, #2
  }
}
 8008156:	4618      	mov	r0, r3
 8008158:	3710      	adds	r7, #16
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
	...

08008160 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b0ba      	sub	sp, #232	@ 0xe8
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	695b      	ldr	r3, [r3, #20]
 8008182:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008186:	2300      	movs	r3, #0
 8008188:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800818c:	2300      	movs	r3, #0
 800818e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008196:	f003 030f 	and.w	r3, r3, #15
 800819a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800819e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d10f      	bne.n	80081c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081aa:	f003 0320 	and.w	r3, r3, #32
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d009      	beq.n	80081c6 <HAL_UART_IRQHandler+0x66>
 80081b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081b6:	f003 0320 	and.w	r3, r3, #32
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d003      	beq.n	80081c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 fd29 	bl	8008c16 <UART_Receive_IT>
      return;
 80081c4:	e25b      	b.n	800867e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80081c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	f000 80de 	beq.w	800838c <HAL_UART_IRQHandler+0x22c>
 80081d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081d4:	f003 0301 	and.w	r3, r3, #1
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d106      	bne.n	80081ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80081dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	f000 80d1 	beq.w	800838c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80081ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081ee:	f003 0301 	and.w	r3, r3, #1
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00b      	beq.n	800820e <HAL_UART_IRQHandler+0xae>
 80081f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d005      	beq.n	800820e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008206:	f043 0201 	orr.w	r2, r3, #1
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800820e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008212:	f003 0304 	and.w	r3, r3, #4
 8008216:	2b00      	cmp	r3, #0
 8008218:	d00b      	beq.n	8008232 <HAL_UART_IRQHandler+0xd2>
 800821a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800821e:	f003 0301 	and.w	r3, r3, #1
 8008222:	2b00      	cmp	r3, #0
 8008224:	d005      	beq.n	8008232 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800822a:	f043 0202 	orr.w	r2, r3, #2
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008236:	f003 0302 	and.w	r3, r3, #2
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00b      	beq.n	8008256 <HAL_UART_IRQHandler+0xf6>
 800823e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008242:	f003 0301 	and.w	r3, r3, #1
 8008246:	2b00      	cmp	r3, #0
 8008248:	d005      	beq.n	8008256 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800824e:	f043 0204 	orr.w	r2, r3, #4
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800825a:	f003 0308 	and.w	r3, r3, #8
 800825e:	2b00      	cmp	r3, #0
 8008260:	d011      	beq.n	8008286 <HAL_UART_IRQHandler+0x126>
 8008262:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008266:	f003 0320 	and.w	r3, r3, #32
 800826a:	2b00      	cmp	r3, #0
 800826c:	d105      	bne.n	800827a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800826e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008272:	f003 0301 	and.w	r3, r3, #1
 8008276:	2b00      	cmp	r3, #0
 8008278:	d005      	beq.n	8008286 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800827e:	f043 0208 	orr.w	r2, r3, #8
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800828a:	2b00      	cmp	r3, #0
 800828c:	f000 81f2 	beq.w	8008674 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008294:	f003 0320 	and.w	r3, r3, #32
 8008298:	2b00      	cmp	r3, #0
 800829a:	d008      	beq.n	80082ae <HAL_UART_IRQHandler+0x14e>
 800829c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082a0:	f003 0320 	and.w	r3, r3, #32
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d002      	beq.n	80082ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 fcb4 	bl	8008c16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	695b      	ldr	r3, [r3, #20]
 80082b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082b8:	2b40      	cmp	r3, #64	@ 0x40
 80082ba:	bf0c      	ite	eq
 80082bc:	2301      	moveq	r3, #1
 80082be:	2300      	movne	r3, #0
 80082c0:	b2db      	uxtb	r3, r3
 80082c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082ca:	f003 0308 	and.w	r3, r3, #8
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d103      	bne.n	80082da <HAL_UART_IRQHandler+0x17a>
 80082d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d04f      	beq.n	800837a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 fbbc 	bl	8008a58 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	695b      	ldr	r3, [r3, #20]
 80082e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082ea:	2b40      	cmp	r3, #64	@ 0x40
 80082ec:	d141      	bne.n	8008372 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	3314      	adds	r3, #20
 80082f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80082fc:	e853 3f00 	ldrex	r3, [r3]
 8008300:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008304:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008308:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800830c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	3314      	adds	r3, #20
 8008316:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800831a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800831e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008322:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008326:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800832a:	e841 2300 	strex	r3, r2, [r1]
 800832e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008332:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008336:	2b00      	cmp	r3, #0
 8008338:	d1d9      	bne.n	80082ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800833e:	2b00      	cmp	r3, #0
 8008340:	d013      	beq.n	800836a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008346:	4a7e      	ldr	r2, [pc, #504]	@ (8008540 <HAL_UART_IRQHandler+0x3e0>)
 8008348:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800834e:	4618      	mov	r0, r3
 8008350:	f7fd fccc 	bl	8005cec <HAL_DMA_Abort_IT>
 8008354:	4603      	mov	r3, r0
 8008356:	2b00      	cmp	r3, #0
 8008358:	d016      	beq.n	8008388 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800835e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008364:	4610      	mov	r0, r2
 8008366:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008368:	e00e      	b.n	8008388 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 f99e 	bl	80086ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008370:	e00a      	b.n	8008388 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f000 f99a 	bl	80086ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008378:	e006      	b.n	8008388 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 f996 	bl	80086ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008386:	e175      	b.n	8008674 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008388:	bf00      	nop
    return;
 800838a:	e173      	b.n	8008674 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008390:	2b01      	cmp	r3, #1
 8008392:	f040 814f 	bne.w	8008634 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800839a:	f003 0310 	and.w	r3, r3, #16
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f000 8148 	beq.w	8008634 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80083a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083a8:	f003 0310 	and.w	r3, r3, #16
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	f000 8141 	beq.w	8008634 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083b2:	2300      	movs	r3, #0
 80083b4:	60bb      	str	r3, [r7, #8]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	60bb      	str	r3, [r7, #8]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	60bb      	str	r3, [r7, #8]
 80083c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	695b      	ldr	r3, [r3, #20]
 80083ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083d2:	2b40      	cmp	r3, #64	@ 0x40
 80083d4:	f040 80b6 	bne.w	8008544 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80083e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	f000 8145 	beq.w	8008678 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80083f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80083f6:	429a      	cmp	r2, r3
 80083f8:	f080 813e 	bcs.w	8008678 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008402:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008408:	69db      	ldr	r3, [r3, #28]
 800840a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800840e:	f000 8088 	beq.w	8008522 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	330c      	adds	r3, #12
 8008418:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800841c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008420:	e853 3f00 	ldrex	r3, [r3]
 8008424:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008428:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800842c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008430:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	330c      	adds	r3, #12
 800843a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800843e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008442:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008446:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800844a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800844e:	e841 2300 	strex	r3, r2, [r1]
 8008452:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008456:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800845a:	2b00      	cmp	r3, #0
 800845c:	d1d9      	bne.n	8008412 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	3314      	adds	r3, #20
 8008464:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008466:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008468:	e853 3f00 	ldrex	r3, [r3]
 800846c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800846e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008470:	f023 0301 	bic.w	r3, r3, #1
 8008474:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	3314      	adds	r3, #20
 800847e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008482:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008486:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008488:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800848a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800848e:	e841 2300 	strex	r3, r2, [r1]
 8008492:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008494:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008496:	2b00      	cmp	r3, #0
 8008498:	d1e1      	bne.n	800845e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	3314      	adds	r3, #20
 80084a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80084a4:	e853 3f00 	ldrex	r3, [r3]
 80084a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80084aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	3314      	adds	r3, #20
 80084ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80084be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80084c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80084c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80084c6:	e841 2300 	strex	r3, r2, [r1]
 80084ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80084cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d1e3      	bne.n	800849a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2220      	movs	r2, #32
 80084d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2200      	movs	r2, #0
 80084de:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	330c      	adds	r3, #12
 80084e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084ea:	e853 3f00 	ldrex	r3, [r3]
 80084ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80084f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084f2:	f023 0310 	bic.w	r3, r3, #16
 80084f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	330c      	adds	r3, #12
 8008500:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008504:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008506:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008508:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800850a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800850c:	e841 2300 	strex	r3, r2, [r1]
 8008510:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008514:	2b00      	cmp	r3, #0
 8008516:	d1e3      	bne.n	80084e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800851c:	4618      	mov	r0, r3
 800851e:	f7fd fb75 	bl	8005c0c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2202      	movs	r2, #2
 8008526:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008530:	b29b      	uxth	r3, r3
 8008532:	1ad3      	subs	r3, r2, r3
 8008534:	b29b      	uxth	r3, r3
 8008536:	4619      	mov	r1, r3
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f000 f8c1 	bl	80086c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800853e:	e09b      	b.n	8008678 <HAL_UART_IRQHandler+0x518>
 8008540:	08008b1f 	.word	0x08008b1f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800854c:	b29b      	uxth	r3, r3
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008558:	b29b      	uxth	r3, r3
 800855a:	2b00      	cmp	r3, #0
 800855c:	f000 808e 	beq.w	800867c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008560:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008564:	2b00      	cmp	r3, #0
 8008566:	f000 8089 	beq.w	800867c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	330c      	adds	r3, #12
 8008570:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008574:	e853 3f00 	ldrex	r3, [r3]
 8008578:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800857a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800857c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008580:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	330c      	adds	r3, #12
 800858a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800858e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008590:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008592:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008594:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008596:	e841 2300 	strex	r3, r2, [r1]
 800859a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800859c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d1e3      	bne.n	800856a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	3314      	adds	r3, #20
 80085a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ac:	e853 3f00 	ldrex	r3, [r3]
 80085b0:	623b      	str	r3, [r7, #32]
   return(result);
 80085b2:	6a3b      	ldr	r3, [r7, #32]
 80085b4:	f023 0301 	bic.w	r3, r3, #1
 80085b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	3314      	adds	r3, #20
 80085c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80085c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80085c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085ce:	e841 2300 	strex	r3, r2, [r1]
 80085d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d1e3      	bne.n	80085a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2220      	movs	r2, #32
 80085de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2200      	movs	r2, #0
 80085e6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	330c      	adds	r3, #12
 80085ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	e853 3f00 	ldrex	r3, [r3]
 80085f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f023 0310 	bic.w	r3, r3, #16
 80085fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	330c      	adds	r3, #12
 8008608:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800860c:	61fa      	str	r2, [r7, #28]
 800860e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008610:	69b9      	ldr	r1, [r7, #24]
 8008612:	69fa      	ldr	r2, [r7, #28]
 8008614:	e841 2300 	strex	r3, r2, [r1]
 8008618:	617b      	str	r3, [r7, #20]
   return(result);
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d1e3      	bne.n	80085e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2202      	movs	r2, #2
 8008624:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008626:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800862a:	4619      	mov	r1, r3
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 f847 	bl	80086c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008632:	e023      	b.n	800867c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800863c:	2b00      	cmp	r3, #0
 800863e:	d009      	beq.n	8008654 <HAL_UART_IRQHandler+0x4f4>
 8008640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008644:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008648:	2b00      	cmp	r3, #0
 800864a:	d003      	beq.n	8008654 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fa7a 	bl	8008b46 <UART_Transmit_IT>
    return;
 8008652:	e014      	b.n	800867e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00e      	beq.n	800867e <HAL_UART_IRQHandler+0x51e>
 8008660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008668:	2b00      	cmp	r3, #0
 800866a:	d008      	beq.n	800867e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f000 faba 	bl	8008be6 <UART_EndTransmit_IT>
    return;
 8008672:	e004      	b.n	800867e <HAL_UART_IRQHandler+0x51e>
    return;
 8008674:	bf00      	nop
 8008676:	e002      	b.n	800867e <HAL_UART_IRQHandler+0x51e>
      return;
 8008678:	bf00      	nop
 800867a:	e000      	b.n	800867e <HAL_UART_IRQHandler+0x51e>
      return;
 800867c:	bf00      	nop
  }
}
 800867e:	37e8      	adds	r7, #232	@ 0xe8
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800868c:	bf00      	nop
 800868e:	370c      	adds	r7, #12
 8008690:	46bd      	mov	sp, r7
 8008692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008696:	4770      	bx	lr

08008698 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008698:	b480      	push	{r7}
 800869a:	b083      	sub	sp, #12
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80086a0:	bf00      	nop
 80086a2:	370c      	adds	r7, #12
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr

080086ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b083      	sub	sp, #12
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80086b4:	bf00      	nop
 80086b6:	370c      	adds	r7, #12
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	460b      	mov	r3, r1
 80086ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80086cc:	bf00      	nop
 80086ce:	370c      	adds	r7, #12
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr

080086d8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b09c      	sub	sp, #112	@ 0x70
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086e4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d172      	bne.n	80087da <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80086f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086f6:	2200      	movs	r2, #0
 80086f8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	330c      	adds	r3, #12
 8008700:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008702:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008704:	e853 3f00 	ldrex	r3, [r3]
 8008708:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800870a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800870c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008710:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	330c      	adds	r3, #12
 8008718:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800871a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800871c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008720:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008722:	e841 2300 	strex	r3, r2, [r1]
 8008726:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008728:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800872a:	2b00      	cmp	r3, #0
 800872c:	d1e5      	bne.n	80086fa <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800872e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	3314      	adds	r3, #20
 8008734:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008738:	e853 3f00 	ldrex	r3, [r3]
 800873c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800873e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008740:	f023 0301 	bic.w	r3, r3, #1
 8008744:	667b      	str	r3, [r7, #100]	@ 0x64
 8008746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	3314      	adds	r3, #20
 800874c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800874e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008750:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008752:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008754:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008756:	e841 2300 	strex	r3, r2, [r1]
 800875a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800875c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800875e:	2b00      	cmp	r3, #0
 8008760:	d1e5      	bne.n	800872e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008762:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	3314      	adds	r3, #20
 8008768:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800876c:	e853 3f00 	ldrex	r3, [r3]
 8008770:	623b      	str	r3, [r7, #32]
   return(result);
 8008772:	6a3b      	ldr	r3, [r7, #32]
 8008774:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008778:	663b      	str	r3, [r7, #96]	@ 0x60
 800877a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	3314      	adds	r3, #20
 8008780:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008782:	633a      	str	r2, [r7, #48]	@ 0x30
 8008784:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008786:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008788:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800878a:	e841 2300 	strex	r3, r2, [r1]
 800878e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008792:	2b00      	cmp	r3, #0
 8008794:	d1e5      	bne.n	8008762 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008798:	2220      	movs	r2, #32
 800879a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800879e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d119      	bne.n	80087da <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	330c      	adds	r3, #12
 80087ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	e853 3f00 	ldrex	r3, [r3]
 80087b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	f023 0310 	bic.w	r3, r3, #16
 80087bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80087be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	330c      	adds	r3, #12
 80087c4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80087c6:	61fa      	str	r2, [r7, #28]
 80087c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ca:	69b9      	ldr	r1, [r7, #24]
 80087cc:	69fa      	ldr	r2, [r7, #28]
 80087ce:	e841 2300 	strex	r3, r2, [r1]
 80087d2:	617b      	str	r3, [r7, #20]
   return(result);
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d1e5      	bne.n	80087a6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087dc:	2200      	movs	r2, #0
 80087de:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d106      	bne.n	80087f6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80087e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087ea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80087ec:	4619      	mov	r1, r3
 80087ee:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80087f0:	f7ff ff66 	bl	80086c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80087f4:	e002      	b.n	80087fc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80087f6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80087f8:	f7fa fb4e 	bl	8002e98 <HAL_UART_RxCpltCallback>
}
 80087fc:	bf00      	nop
 80087fe:	3770      	adds	r7, #112	@ 0x70
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008810:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2201      	movs	r2, #1
 8008816:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800881c:	2b01      	cmp	r3, #1
 800881e:	d108      	bne.n	8008832 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008824:	085b      	lsrs	r3, r3, #1
 8008826:	b29b      	uxth	r3, r3
 8008828:	4619      	mov	r1, r3
 800882a:	68f8      	ldr	r0, [r7, #12]
 800882c:	f7ff ff48 	bl	80086c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008830:	e002      	b.n	8008838 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008832:	68f8      	ldr	r0, [r7, #12]
 8008834:	f7ff ff30 	bl	8008698 <HAL_UART_RxHalfCpltCallback>
}
 8008838:	bf00      	nop
 800883a:	3710      	adds	r7, #16
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b084      	sub	sp, #16
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008848:	2300      	movs	r3, #0
 800884a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008850:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	695b      	ldr	r3, [r3, #20]
 8008858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800885c:	2b80      	cmp	r3, #128	@ 0x80
 800885e:	bf0c      	ite	eq
 8008860:	2301      	moveq	r3, #1
 8008862:	2300      	movne	r3, #0
 8008864:	b2db      	uxtb	r3, r3
 8008866:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800886e:	b2db      	uxtb	r3, r3
 8008870:	2b21      	cmp	r3, #33	@ 0x21
 8008872:	d108      	bne.n	8008886 <UART_DMAError+0x46>
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d005      	beq.n	8008886 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	2200      	movs	r2, #0
 800887e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008880:	68b8      	ldr	r0, [r7, #8]
 8008882:	f000 f8c1 	bl	8008a08 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	695b      	ldr	r3, [r3, #20]
 800888c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008890:	2b40      	cmp	r3, #64	@ 0x40
 8008892:	bf0c      	ite	eq
 8008894:	2301      	moveq	r3, #1
 8008896:	2300      	movne	r3, #0
 8008898:	b2db      	uxtb	r3, r3
 800889a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	2b22      	cmp	r3, #34	@ 0x22
 80088a6:	d108      	bne.n	80088ba <UART_DMAError+0x7a>
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d005      	beq.n	80088ba <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	2200      	movs	r2, #0
 80088b2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80088b4:	68b8      	ldr	r0, [r7, #8]
 80088b6:	f000 f8cf 	bl	8008a58 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088be:	f043 0210 	orr.w	r2, r3, #16
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088c6:	68b8      	ldr	r0, [r7, #8]
 80088c8:	f7ff fef0 	bl	80086ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088cc:	bf00      	nop
 80088ce:	3710      	adds	r7, #16
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}

080088d4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b098      	sub	sp, #96	@ 0x60
 80088d8:	af00      	add	r7, sp, #0
 80088da:	60f8      	str	r0, [r7, #12]
 80088dc:	60b9      	str	r1, [r7, #8]
 80088de:	4613      	mov	r3, r2
 80088e0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80088e2:	68ba      	ldr	r2, [r7, #8]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	88fa      	ldrh	r2, [r7, #6]
 80088ec:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2200      	movs	r2, #0
 80088f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2222      	movs	r2, #34	@ 0x22
 80088f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008900:	4a3e      	ldr	r2, [pc, #248]	@ (80089fc <UART_Start_Receive_DMA+0x128>)
 8008902:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008908:	4a3d      	ldr	r2, [pc, #244]	@ (8008a00 <UART_Start_Receive_DMA+0x12c>)
 800890a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008910:	4a3c      	ldr	r2, [pc, #240]	@ (8008a04 <UART_Start_Receive_DMA+0x130>)
 8008912:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008918:	2200      	movs	r2, #0
 800891a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800891c:	f107 0308 	add.w	r3, r7, #8
 8008920:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	3304      	adds	r3, #4
 800892c:	4619      	mov	r1, r3
 800892e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008930:	681a      	ldr	r2, [r3, #0]
 8008932:	88fb      	ldrh	r3, [r7, #6]
 8008934:	f7fd f912 	bl	8005b5c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008938:	2300      	movs	r3, #0
 800893a:	613b      	str	r3, [r7, #16]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	613b      	str	r3, [r7, #16]
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	613b      	str	r3, [r7, #16]
 800894c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d019      	beq.n	800898a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	330c      	adds	r3, #12
 800895c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800895e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008960:	e853 3f00 	ldrex	r3, [r3]
 8008964:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008968:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800896c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	330c      	adds	r3, #12
 8008974:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008976:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008978:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800897a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800897c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800897e:	e841 2300 	strex	r3, r2, [r1]
 8008982:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008984:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008986:	2b00      	cmp	r3, #0
 8008988:	d1e5      	bne.n	8008956 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	3314      	adds	r3, #20
 8008990:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008994:	e853 3f00 	ldrex	r3, [r3]
 8008998:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800899a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800899c:	f043 0301 	orr.w	r3, r3, #1
 80089a0:	657b      	str	r3, [r7, #84]	@ 0x54
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	3314      	adds	r3, #20
 80089a8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80089aa:	63ba      	str	r2, [r7, #56]	@ 0x38
 80089ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ae:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80089b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80089b2:	e841 2300 	strex	r3, r2, [r1]
 80089b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80089b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d1e5      	bne.n	800898a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3314      	adds	r3, #20
 80089c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	e853 3f00 	ldrex	r3, [r3]
 80089cc:	617b      	str	r3, [r7, #20]
   return(result);
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	3314      	adds	r3, #20
 80089dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80089de:	627a      	str	r2, [r7, #36]	@ 0x24
 80089e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e2:	6a39      	ldr	r1, [r7, #32]
 80089e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089e6:	e841 2300 	strex	r3, r2, [r1]
 80089ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80089ec:	69fb      	ldr	r3, [r7, #28]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d1e5      	bne.n	80089be <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80089f2:	2300      	movs	r3, #0
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3760      	adds	r7, #96	@ 0x60
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}
 80089fc:	080086d9 	.word	0x080086d9
 8008a00:	08008805 	.word	0x08008805
 8008a04:	08008841 	.word	0x08008841

08008a08 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b089      	sub	sp, #36	@ 0x24
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	330c      	adds	r3, #12
 8008a16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	e853 3f00 	ldrex	r3, [r3]
 8008a1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008a26:	61fb      	str	r3, [r7, #28]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	330c      	adds	r3, #12
 8008a2e:	69fa      	ldr	r2, [r7, #28]
 8008a30:	61ba      	str	r2, [r7, #24]
 8008a32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a34:	6979      	ldr	r1, [r7, #20]
 8008a36:	69ba      	ldr	r2, [r7, #24]
 8008a38:	e841 2300 	strex	r3, r2, [r1]
 8008a3c:	613b      	str	r3, [r7, #16]
   return(result);
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d1e5      	bne.n	8008a10 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2220      	movs	r2, #32
 8008a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008a4c:	bf00      	nop
 8008a4e:	3724      	adds	r7, #36	@ 0x24
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b095      	sub	sp, #84	@ 0x54
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	330c      	adds	r3, #12
 8008a66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a6a:	e853 3f00 	ldrex	r3, [r3]
 8008a6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	330c      	adds	r3, #12
 8008a7e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a80:	643a      	str	r2, [r7, #64]	@ 0x40
 8008a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a88:	e841 2300 	strex	r3, r2, [r1]
 8008a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d1e5      	bne.n	8008a60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	3314      	adds	r3, #20
 8008a9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9c:	6a3b      	ldr	r3, [r7, #32]
 8008a9e:	e853 3f00 	ldrex	r3, [r3]
 8008aa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	f023 0301 	bic.w	r3, r3, #1
 8008aaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	3314      	adds	r3, #20
 8008ab2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ab4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008aba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008abc:	e841 2300 	strex	r3, r2, [r1]
 8008ac0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d1e5      	bne.n	8008a94 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d119      	bne.n	8008b04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	330c      	adds	r3, #12
 8008ad6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	e853 3f00 	ldrex	r3, [r3]
 8008ade:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	f023 0310 	bic.w	r3, r3, #16
 8008ae6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	330c      	adds	r3, #12
 8008aee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008af0:	61ba      	str	r2, [r7, #24]
 8008af2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af4:	6979      	ldr	r1, [r7, #20]
 8008af6:	69ba      	ldr	r2, [r7, #24]
 8008af8:	e841 2300 	strex	r3, r2, [r1]
 8008afc:	613b      	str	r3, [r7, #16]
   return(result);
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1e5      	bne.n	8008ad0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2220      	movs	r2, #32
 8008b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008b12:	bf00      	nop
 8008b14:	3754      	adds	r7, #84	@ 0x54
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b084      	sub	sp, #16
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b2a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2200      	movs	r2, #0
 8008b36:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b38:	68f8      	ldr	r0, [r7, #12]
 8008b3a:	f7ff fdb7 	bl	80086ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b3e:	bf00      	nop
 8008b40:	3710      	adds	r7, #16
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}

08008b46 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008b46:	b480      	push	{r7}
 8008b48:	b085      	sub	sp, #20
 8008b4a:	af00      	add	r7, sp, #0
 8008b4c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b54:	b2db      	uxtb	r3, r3
 8008b56:	2b21      	cmp	r3, #33	@ 0x21
 8008b58:	d13e      	bne.n	8008bd8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	689b      	ldr	r3, [r3, #8]
 8008b5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b62:	d114      	bne.n	8008b8e <UART_Transmit_IT+0x48>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	691b      	ldr	r3, [r3, #16]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d110      	bne.n	8008b8e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6a1b      	ldr	r3, [r3, #32]
 8008b70:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	881b      	ldrh	r3, [r3, #0]
 8008b76:	461a      	mov	r2, r3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b80:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6a1b      	ldr	r3, [r3, #32]
 8008b86:	1c9a      	adds	r2, r3, #2
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	621a      	str	r2, [r3, #32]
 8008b8c:	e008      	b.n	8008ba0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6a1b      	ldr	r3, [r3, #32]
 8008b92:	1c59      	adds	r1, r3, #1
 8008b94:	687a      	ldr	r2, [r7, #4]
 8008b96:	6211      	str	r1, [r2, #32]
 8008b98:	781a      	ldrb	r2, [r3, #0]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	3b01      	subs	r3, #1
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	687a      	ldr	r2, [r7, #4]
 8008bac:	4619      	mov	r1, r3
 8008bae:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d10f      	bne.n	8008bd4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68da      	ldr	r2, [r3, #12]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008bc2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	68da      	ldr	r2, [r3, #12]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bd2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	e000      	b.n	8008bda <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008bd8:	2302      	movs	r3, #2
  }
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3714      	adds	r7, #20
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b082      	sub	sp, #8
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	68da      	ldr	r2, [r3, #12]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008bfc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2220      	movs	r2, #32
 8008c02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f7ff fd3c 	bl	8008684 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008c0c:	2300      	movs	r3, #0
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3708      	adds	r7, #8
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b08c      	sub	sp, #48	@ 0x30
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	2b22      	cmp	r3, #34	@ 0x22
 8008c28:	f040 80ae 	bne.w	8008d88 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	689b      	ldr	r3, [r3, #8]
 8008c30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c34:	d117      	bne.n	8008c66 <UART_Receive_IT+0x50>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	691b      	ldr	r3, [r3, #16]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d113      	bne.n	8008c66 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c46:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	685b      	ldr	r3, [r3, #4]
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c54:	b29a      	uxth	r2, r3
 8008c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c5e:	1c9a      	adds	r2, r3, #2
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	629a      	str	r2, [r3, #40]	@ 0x28
 8008c64:	e026      	b.n	8008cb4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	689b      	ldr	r3, [r3, #8]
 8008c74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c78:	d007      	beq.n	8008c8a <UART_Receive_IT+0x74>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	689b      	ldr	r3, [r3, #8]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d10a      	bne.n	8008c98 <UART_Receive_IT+0x82>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	691b      	ldr	r3, [r3, #16]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d106      	bne.n	8008c98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	b2da      	uxtb	r2, r3
 8008c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c94:	701a      	strb	r2, [r3, #0]
 8008c96:	e008      	b.n	8008caa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	b2db      	uxtb	r3, r3
 8008ca0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ca4:	b2da      	uxtb	r2, r3
 8008ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ca8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cae:	1c5a      	adds	r2, r3, #1
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008cb8:	b29b      	uxth	r3, r3
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	687a      	ldr	r2, [r7, #4]
 8008cc0:	4619      	mov	r1, r3
 8008cc2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d15d      	bne.n	8008d84 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	68da      	ldr	r2, [r3, #12]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f022 0220 	bic.w	r2, r2, #32
 8008cd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	68da      	ldr	r2, [r3, #12]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ce6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	695a      	ldr	r2, [r3, #20]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f022 0201 	bic.w	r2, r2, #1
 8008cf6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2220      	movs	r2, #32
 8008cfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	d135      	bne.n	8008d7a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2200      	movs	r2, #0
 8008d12:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	330c      	adds	r3, #12
 8008d1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	e853 3f00 	ldrex	r3, [r3]
 8008d22:	613b      	str	r3, [r7, #16]
   return(result);
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	f023 0310 	bic.w	r3, r3, #16
 8008d2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	330c      	adds	r3, #12
 8008d32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d34:	623a      	str	r2, [r7, #32]
 8008d36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d38:	69f9      	ldr	r1, [r7, #28]
 8008d3a:	6a3a      	ldr	r2, [r7, #32]
 8008d3c:	e841 2300 	strex	r3, r2, [r1]
 8008d40:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1e5      	bne.n	8008d14 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f003 0310 	and.w	r3, r3, #16
 8008d52:	2b10      	cmp	r3, #16
 8008d54:	d10a      	bne.n	8008d6c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008d56:	2300      	movs	r3, #0
 8008d58:	60fb      	str	r3, [r7, #12]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	60fb      	str	r3, [r7, #12]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	60fb      	str	r3, [r7, #12]
 8008d6a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d70:	4619      	mov	r1, r3
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f7ff fca4 	bl	80086c0 <HAL_UARTEx_RxEventCallback>
 8008d78:	e002      	b.n	8008d80 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f7fa f88c 	bl	8002e98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008d80:	2300      	movs	r3, #0
 8008d82:	e002      	b.n	8008d8a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008d84:	2300      	movs	r3, #0
 8008d86:	e000      	b.n	8008d8a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008d88:	2302      	movs	r3, #2
  }
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3730      	adds	r7, #48	@ 0x30
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}
	...

08008d94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d98:	b0c0      	sub	sp, #256	@ 0x100
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	691b      	ldr	r3, [r3, #16]
 8008da8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008db0:	68d9      	ldr	r1, [r3, #12]
 8008db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008db6:	681a      	ldr	r2, [r3, #0]
 8008db8:	ea40 0301 	orr.w	r3, r0, r1
 8008dbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dc2:	689a      	ldr	r2, [r3, #8]
 8008dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dc8:	691b      	ldr	r3, [r3, #16]
 8008dca:	431a      	orrs	r2, r3
 8008dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dd0:	695b      	ldr	r3, [r3, #20]
 8008dd2:	431a      	orrs	r2, r3
 8008dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dd8:	69db      	ldr	r3, [r3, #28]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68db      	ldr	r3, [r3, #12]
 8008de8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008dec:	f021 010c 	bic.w	r1, r1, #12
 8008df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008dfa:	430b      	orrs	r3, r1
 8008dfc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	695b      	ldr	r3, [r3, #20]
 8008e06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e0e:	6999      	ldr	r1, [r3, #24]
 8008e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e14:	681a      	ldr	r2, [r3, #0]
 8008e16:	ea40 0301 	orr.w	r3, r0, r1
 8008e1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e20:	681a      	ldr	r2, [r3, #0]
 8008e22:	4b8f      	ldr	r3, [pc, #572]	@ (8009060 <UART_SetConfig+0x2cc>)
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d005      	beq.n	8008e34 <UART_SetConfig+0xa0>
 8008e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e2c:	681a      	ldr	r2, [r3, #0]
 8008e2e:	4b8d      	ldr	r3, [pc, #564]	@ (8009064 <UART_SetConfig+0x2d0>)
 8008e30:	429a      	cmp	r2, r3
 8008e32:	d104      	bne.n	8008e3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008e34:	f7fe f964 	bl	8007100 <HAL_RCC_GetPCLK2Freq>
 8008e38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008e3c:	e003      	b.n	8008e46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008e3e:	f7fe f94b 	bl	80070d8 <HAL_RCC_GetPCLK1Freq>
 8008e42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e4a:	69db      	ldr	r3, [r3, #28]
 8008e4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e50:	f040 810c 	bne.w	800906c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008e54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008e5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008e62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008e66:	4622      	mov	r2, r4
 8008e68:	462b      	mov	r3, r5
 8008e6a:	1891      	adds	r1, r2, r2
 8008e6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008e6e:	415b      	adcs	r3, r3
 8008e70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008e72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008e76:	4621      	mov	r1, r4
 8008e78:	eb12 0801 	adds.w	r8, r2, r1
 8008e7c:	4629      	mov	r1, r5
 8008e7e:	eb43 0901 	adc.w	r9, r3, r1
 8008e82:	f04f 0200 	mov.w	r2, #0
 8008e86:	f04f 0300 	mov.w	r3, #0
 8008e8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008e92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e96:	4690      	mov	r8, r2
 8008e98:	4699      	mov	r9, r3
 8008e9a:	4623      	mov	r3, r4
 8008e9c:	eb18 0303 	adds.w	r3, r8, r3
 8008ea0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008ea4:	462b      	mov	r3, r5
 8008ea6:	eb49 0303 	adc.w	r3, r9, r3
 8008eaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008eba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008ebe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008ec2:	460b      	mov	r3, r1
 8008ec4:	18db      	adds	r3, r3, r3
 8008ec6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008ec8:	4613      	mov	r3, r2
 8008eca:	eb42 0303 	adc.w	r3, r2, r3
 8008ece:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ed0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008ed4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008ed8:	f7f7 fed6 	bl	8000c88 <__aeabi_uldivmod>
 8008edc:	4602      	mov	r2, r0
 8008ede:	460b      	mov	r3, r1
 8008ee0:	4b61      	ldr	r3, [pc, #388]	@ (8009068 <UART_SetConfig+0x2d4>)
 8008ee2:	fba3 2302 	umull	r2, r3, r3, r2
 8008ee6:	095b      	lsrs	r3, r3, #5
 8008ee8:	011c      	lsls	r4, r3, #4
 8008eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008eee:	2200      	movs	r2, #0
 8008ef0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ef4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008ef8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008efc:	4642      	mov	r2, r8
 8008efe:	464b      	mov	r3, r9
 8008f00:	1891      	adds	r1, r2, r2
 8008f02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008f04:	415b      	adcs	r3, r3
 8008f06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008f0c:	4641      	mov	r1, r8
 8008f0e:	eb12 0a01 	adds.w	sl, r2, r1
 8008f12:	4649      	mov	r1, r9
 8008f14:	eb43 0b01 	adc.w	fp, r3, r1
 8008f18:	f04f 0200 	mov.w	r2, #0
 8008f1c:	f04f 0300 	mov.w	r3, #0
 8008f20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008f24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008f28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008f2c:	4692      	mov	sl, r2
 8008f2e:	469b      	mov	fp, r3
 8008f30:	4643      	mov	r3, r8
 8008f32:	eb1a 0303 	adds.w	r3, sl, r3
 8008f36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008f3a:	464b      	mov	r3, r9
 8008f3c:	eb4b 0303 	adc.w	r3, fp, r3
 8008f40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008f54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008f58:	460b      	mov	r3, r1
 8008f5a:	18db      	adds	r3, r3, r3
 8008f5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f5e:	4613      	mov	r3, r2
 8008f60:	eb42 0303 	adc.w	r3, r2, r3
 8008f64:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008f6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008f6e:	f7f7 fe8b 	bl	8000c88 <__aeabi_uldivmod>
 8008f72:	4602      	mov	r2, r0
 8008f74:	460b      	mov	r3, r1
 8008f76:	4611      	mov	r1, r2
 8008f78:	4b3b      	ldr	r3, [pc, #236]	@ (8009068 <UART_SetConfig+0x2d4>)
 8008f7a:	fba3 2301 	umull	r2, r3, r3, r1
 8008f7e:	095b      	lsrs	r3, r3, #5
 8008f80:	2264      	movs	r2, #100	@ 0x64
 8008f82:	fb02 f303 	mul.w	r3, r2, r3
 8008f86:	1acb      	subs	r3, r1, r3
 8008f88:	00db      	lsls	r3, r3, #3
 8008f8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008f8e:	4b36      	ldr	r3, [pc, #216]	@ (8009068 <UART_SetConfig+0x2d4>)
 8008f90:	fba3 2302 	umull	r2, r3, r3, r2
 8008f94:	095b      	lsrs	r3, r3, #5
 8008f96:	005b      	lsls	r3, r3, #1
 8008f98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008f9c:	441c      	add	r4, r3
 8008f9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008fa8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008fac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008fb0:	4642      	mov	r2, r8
 8008fb2:	464b      	mov	r3, r9
 8008fb4:	1891      	adds	r1, r2, r2
 8008fb6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008fb8:	415b      	adcs	r3, r3
 8008fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008fbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008fc0:	4641      	mov	r1, r8
 8008fc2:	1851      	adds	r1, r2, r1
 8008fc4:	6339      	str	r1, [r7, #48]	@ 0x30
 8008fc6:	4649      	mov	r1, r9
 8008fc8:	414b      	adcs	r3, r1
 8008fca:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fcc:	f04f 0200 	mov.w	r2, #0
 8008fd0:	f04f 0300 	mov.w	r3, #0
 8008fd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008fd8:	4659      	mov	r1, fp
 8008fda:	00cb      	lsls	r3, r1, #3
 8008fdc:	4651      	mov	r1, sl
 8008fde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fe2:	4651      	mov	r1, sl
 8008fe4:	00ca      	lsls	r2, r1, #3
 8008fe6:	4610      	mov	r0, r2
 8008fe8:	4619      	mov	r1, r3
 8008fea:	4603      	mov	r3, r0
 8008fec:	4642      	mov	r2, r8
 8008fee:	189b      	adds	r3, r3, r2
 8008ff0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008ff4:	464b      	mov	r3, r9
 8008ff6:	460a      	mov	r2, r1
 8008ff8:	eb42 0303 	adc.w	r3, r2, r3
 8008ffc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	2200      	movs	r2, #0
 8009008:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800900c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009010:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009014:	460b      	mov	r3, r1
 8009016:	18db      	adds	r3, r3, r3
 8009018:	62bb      	str	r3, [r7, #40]	@ 0x28
 800901a:	4613      	mov	r3, r2
 800901c:	eb42 0303 	adc.w	r3, r2, r3
 8009020:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009022:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009026:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800902a:	f7f7 fe2d 	bl	8000c88 <__aeabi_uldivmod>
 800902e:	4602      	mov	r2, r0
 8009030:	460b      	mov	r3, r1
 8009032:	4b0d      	ldr	r3, [pc, #52]	@ (8009068 <UART_SetConfig+0x2d4>)
 8009034:	fba3 1302 	umull	r1, r3, r3, r2
 8009038:	095b      	lsrs	r3, r3, #5
 800903a:	2164      	movs	r1, #100	@ 0x64
 800903c:	fb01 f303 	mul.w	r3, r1, r3
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	00db      	lsls	r3, r3, #3
 8009044:	3332      	adds	r3, #50	@ 0x32
 8009046:	4a08      	ldr	r2, [pc, #32]	@ (8009068 <UART_SetConfig+0x2d4>)
 8009048:	fba2 2303 	umull	r2, r3, r2, r3
 800904c:	095b      	lsrs	r3, r3, #5
 800904e:	f003 0207 	and.w	r2, r3, #7
 8009052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4422      	add	r2, r4
 800905a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800905c:	e106      	b.n	800926c <UART_SetConfig+0x4d8>
 800905e:	bf00      	nop
 8009060:	40011000 	.word	0x40011000
 8009064:	40011400 	.word	0x40011400
 8009068:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800906c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009070:	2200      	movs	r2, #0
 8009072:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009076:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800907a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800907e:	4642      	mov	r2, r8
 8009080:	464b      	mov	r3, r9
 8009082:	1891      	adds	r1, r2, r2
 8009084:	6239      	str	r1, [r7, #32]
 8009086:	415b      	adcs	r3, r3
 8009088:	627b      	str	r3, [r7, #36]	@ 0x24
 800908a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800908e:	4641      	mov	r1, r8
 8009090:	1854      	adds	r4, r2, r1
 8009092:	4649      	mov	r1, r9
 8009094:	eb43 0501 	adc.w	r5, r3, r1
 8009098:	f04f 0200 	mov.w	r2, #0
 800909c:	f04f 0300 	mov.w	r3, #0
 80090a0:	00eb      	lsls	r3, r5, #3
 80090a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80090a6:	00e2      	lsls	r2, r4, #3
 80090a8:	4614      	mov	r4, r2
 80090aa:	461d      	mov	r5, r3
 80090ac:	4643      	mov	r3, r8
 80090ae:	18e3      	adds	r3, r4, r3
 80090b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80090b4:	464b      	mov	r3, r9
 80090b6:	eb45 0303 	adc.w	r3, r5, r3
 80090ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80090be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80090ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80090ce:	f04f 0200 	mov.w	r2, #0
 80090d2:	f04f 0300 	mov.w	r3, #0
 80090d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80090da:	4629      	mov	r1, r5
 80090dc:	008b      	lsls	r3, r1, #2
 80090de:	4621      	mov	r1, r4
 80090e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090e4:	4621      	mov	r1, r4
 80090e6:	008a      	lsls	r2, r1, #2
 80090e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80090ec:	f7f7 fdcc 	bl	8000c88 <__aeabi_uldivmod>
 80090f0:	4602      	mov	r2, r0
 80090f2:	460b      	mov	r3, r1
 80090f4:	4b60      	ldr	r3, [pc, #384]	@ (8009278 <UART_SetConfig+0x4e4>)
 80090f6:	fba3 2302 	umull	r2, r3, r3, r2
 80090fa:	095b      	lsrs	r3, r3, #5
 80090fc:	011c      	lsls	r4, r3, #4
 80090fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009102:	2200      	movs	r2, #0
 8009104:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009108:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800910c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009110:	4642      	mov	r2, r8
 8009112:	464b      	mov	r3, r9
 8009114:	1891      	adds	r1, r2, r2
 8009116:	61b9      	str	r1, [r7, #24]
 8009118:	415b      	adcs	r3, r3
 800911a:	61fb      	str	r3, [r7, #28]
 800911c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009120:	4641      	mov	r1, r8
 8009122:	1851      	adds	r1, r2, r1
 8009124:	6139      	str	r1, [r7, #16]
 8009126:	4649      	mov	r1, r9
 8009128:	414b      	adcs	r3, r1
 800912a:	617b      	str	r3, [r7, #20]
 800912c:	f04f 0200 	mov.w	r2, #0
 8009130:	f04f 0300 	mov.w	r3, #0
 8009134:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009138:	4659      	mov	r1, fp
 800913a:	00cb      	lsls	r3, r1, #3
 800913c:	4651      	mov	r1, sl
 800913e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009142:	4651      	mov	r1, sl
 8009144:	00ca      	lsls	r2, r1, #3
 8009146:	4610      	mov	r0, r2
 8009148:	4619      	mov	r1, r3
 800914a:	4603      	mov	r3, r0
 800914c:	4642      	mov	r2, r8
 800914e:	189b      	adds	r3, r3, r2
 8009150:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009154:	464b      	mov	r3, r9
 8009156:	460a      	mov	r2, r1
 8009158:	eb42 0303 	adc.w	r3, r2, r3
 800915c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009164:	685b      	ldr	r3, [r3, #4]
 8009166:	2200      	movs	r2, #0
 8009168:	67bb      	str	r3, [r7, #120]	@ 0x78
 800916a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800916c:	f04f 0200 	mov.w	r2, #0
 8009170:	f04f 0300 	mov.w	r3, #0
 8009174:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009178:	4649      	mov	r1, r9
 800917a:	008b      	lsls	r3, r1, #2
 800917c:	4641      	mov	r1, r8
 800917e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009182:	4641      	mov	r1, r8
 8009184:	008a      	lsls	r2, r1, #2
 8009186:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800918a:	f7f7 fd7d 	bl	8000c88 <__aeabi_uldivmod>
 800918e:	4602      	mov	r2, r0
 8009190:	460b      	mov	r3, r1
 8009192:	4611      	mov	r1, r2
 8009194:	4b38      	ldr	r3, [pc, #224]	@ (8009278 <UART_SetConfig+0x4e4>)
 8009196:	fba3 2301 	umull	r2, r3, r3, r1
 800919a:	095b      	lsrs	r3, r3, #5
 800919c:	2264      	movs	r2, #100	@ 0x64
 800919e:	fb02 f303 	mul.w	r3, r2, r3
 80091a2:	1acb      	subs	r3, r1, r3
 80091a4:	011b      	lsls	r3, r3, #4
 80091a6:	3332      	adds	r3, #50	@ 0x32
 80091a8:	4a33      	ldr	r2, [pc, #204]	@ (8009278 <UART_SetConfig+0x4e4>)
 80091aa:	fba2 2303 	umull	r2, r3, r2, r3
 80091ae:	095b      	lsrs	r3, r3, #5
 80091b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80091b4:	441c      	add	r4, r3
 80091b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091ba:	2200      	movs	r2, #0
 80091bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80091be:	677a      	str	r2, [r7, #116]	@ 0x74
 80091c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80091c4:	4642      	mov	r2, r8
 80091c6:	464b      	mov	r3, r9
 80091c8:	1891      	adds	r1, r2, r2
 80091ca:	60b9      	str	r1, [r7, #8]
 80091cc:	415b      	adcs	r3, r3
 80091ce:	60fb      	str	r3, [r7, #12]
 80091d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80091d4:	4641      	mov	r1, r8
 80091d6:	1851      	adds	r1, r2, r1
 80091d8:	6039      	str	r1, [r7, #0]
 80091da:	4649      	mov	r1, r9
 80091dc:	414b      	adcs	r3, r1
 80091de:	607b      	str	r3, [r7, #4]
 80091e0:	f04f 0200 	mov.w	r2, #0
 80091e4:	f04f 0300 	mov.w	r3, #0
 80091e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80091ec:	4659      	mov	r1, fp
 80091ee:	00cb      	lsls	r3, r1, #3
 80091f0:	4651      	mov	r1, sl
 80091f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091f6:	4651      	mov	r1, sl
 80091f8:	00ca      	lsls	r2, r1, #3
 80091fa:	4610      	mov	r0, r2
 80091fc:	4619      	mov	r1, r3
 80091fe:	4603      	mov	r3, r0
 8009200:	4642      	mov	r2, r8
 8009202:	189b      	adds	r3, r3, r2
 8009204:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009206:	464b      	mov	r3, r9
 8009208:	460a      	mov	r2, r1
 800920a:	eb42 0303 	adc.w	r3, r2, r3
 800920e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	663b      	str	r3, [r7, #96]	@ 0x60
 800921a:	667a      	str	r2, [r7, #100]	@ 0x64
 800921c:	f04f 0200 	mov.w	r2, #0
 8009220:	f04f 0300 	mov.w	r3, #0
 8009224:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009228:	4649      	mov	r1, r9
 800922a:	008b      	lsls	r3, r1, #2
 800922c:	4641      	mov	r1, r8
 800922e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009232:	4641      	mov	r1, r8
 8009234:	008a      	lsls	r2, r1, #2
 8009236:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800923a:	f7f7 fd25 	bl	8000c88 <__aeabi_uldivmod>
 800923e:	4602      	mov	r2, r0
 8009240:	460b      	mov	r3, r1
 8009242:	4b0d      	ldr	r3, [pc, #52]	@ (8009278 <UART_SetConfig+0x4e4>)
 8009244:	fba3 1302 	umull	r1, r3, r3, r2
 8009248:	095b      	lsrs	r3, r3, #5
 800924a:	2164      	movs	r1, #100	@ 0x64
 800924c:	fb01 f303 	mul.w	r3, r1, r3
 8009250:	1ad3      	subs	r3, r2, r3
 8009252:	011b      	lsls	r3, r3, #4
 8009254:	3332      	adds	r3, #50	@ 0x32
 8009256:	4a08      	ldr	r2, [pc, #32]	@ (8009278 <UART_SetConfig+0x4e4>)
 8009258:	fba2 2303 	umull	r2, r3, r2, r3
 800925c:	095b      	lsrs	r3, r3, #5
 800925e:	f003 020f 	and.w	r2, r3, #15
 8009262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4422      	add	r2, r4
 800926a:	609a      	str	r2, [r3, #8]
}
 800926c:	bf00      	nop
 800926e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009272:	46bd      	mov	sp, r7
 8009274:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009278:	51eb851f 	.word	0x51eb851f

0800927c <atoi>:
 800927c:	220a      	movs	r2, #10
 800927e:	2100      	movs	r1, #0
 8009280:	f000 bf68 	b.w	800a154 <strtol>

08009284 <malloc>:
 8009284:	4b02      	ldr	r3, [pc, #8]	@ (8009290 <malloc+0xc>)
 8009286:	4601      	mov	r1, r0
 8009288:	6818      	ldr	r0, [r3, #0]
 800928a:	f000 b825 	b.w	80092d8 <_malloc_r>
 800928e:	bf00      	nop
 8009290:	20000278 	.word	0x20000278

08009294 <sbrk_aligned>:
 8009294:	b570      	push	{r4, r5, r6, lr}
 8009296:	4e0f      	ldr	r6, [pc, #60]	@ (80092d4 <sbrk_aligned+0x40>)
 8009298:	460c      	mov	r4, r1
 800929a:	6831      	ldr	r1, [r6, #0]
 800929c:	4605      	mov	r5, r0
 800929e:	b911      	cbnz	r1, 80092a6 <sbrk_aligned+0x12>
 80092a0:	f001 fbbc 	bl	800aa1c <_sbrk_r>
 80092a4:	6030      	str	r0, [r6, #0]
 80092a6:	4621      	mov	r1, r4
 80092a8:	4628      	mov	r0, r5
 80092aa:	f001 fbb7 	bl	800aa1c <_sbrk_r>
 80092ae:	1c43      	adds	r3, r0, #1
 80092b0:	d103      	bne.n	80092ba <sbrk_aligned+0x26>
 80092b2:	f04f 34ff 	mov.w	r4, #4294967295
 80092b6:	4620      	mov	r0, r4
 80092b8:	bd70      	pop	{r4, r5, r6, pc}
 80092ba:	1cc4      	adds	r4, r0, #3
 80092bc:	f024 0403 	bic.w	r4, r4, #3
 80092c0:	42a0      	cmp	r0, r4
 80092c2:	d0f8      	beq.n	80092b6 <sbrk_aligned+0x22>
 80092c4:	1a21      	subs	r1, r4, r0
 80092c6:	4628      	mov	r0, r5
 80092c8:	f001 fba8 	bl	800aa1c <_sbrk_r>
 80092cc:	3001      	adds	r0, #1
 80092ce:	d1f2      	bne.n	80092b6 <sbrk_aligned+0x22>
 80092d0:	e7ef      	b.n	80092b2 <sbrk_aligned+0x1e>
 80092d2:	bf00      	nop
 80092d4:	20000aa0 	.word	0x20000aa0

080092d8 <_malloc_r>:
 80092d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092dc:	1ccd      	adds	r5, r1, #3
 80092de:	f025 0503 	bic.w	r5, r5, #3
 80092e2:	3508      	adds	r5, #8
 80092e4:	2d0c      	cmp	r5, #12
 80092e6:	bf38      	it	cc
 80092e8:	250c      	movcc	r5, #12
 80092ea:	2d00      	cmp	r5, #0
 80092ec:	4606      	mov	r6, r0
 80092ee:	db01      	blt.n	80092f4 <_malloc_r+0x1c>
 80092f0:	42a9      	cmp	r1, r5
 80092f2:	d904      	bls.n	80092fe <_malloc_r+0x26>
 80092f4:	230c      	movs	r3, #12
 80092f6:	6033      	str	r3, [r6, #0]
 80092f8:	2000      	movs	r0, #0
 80092fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80093d4 <_malloc_r+0xfc>
 8009302:	f000 f869 	bl	80093d8 <__malloc_lock>
 8009306:	f8d8 3000 	ldr.w	r3, [r8]
 800930a:	461c      	mov	r4, r3
 800930c:	bb44      	cbnz	r4, 8009360 <_malloc_r+0x88>
 800930e:	4629      	mov	r1, r5
 8009310:	4630      	mov	r0, r6
 8009312:	f7ff ffbf 	bl	8009294 <sbrk_aligned>
 8009316:	1c43      	adds	r3, r0, #1
 8009318:	4604      	mov	r4, r0
 800931a:	d158      	bne.n	80093ce <_malloc_r+0xf6>
 800931c:	f8d8 4000 	ldr.w	r4, [r8]
 8009320:	4627      	mov	r7, r4
 8009322:	2f00      	cmp	r7, #0
 8009324:	d143      	bne.n	80093ae <_malloc_r+0xd6>
 8009326:	2c00      	cmp	r4, #0
 8009328:	d04b      	beq.n	80093c2 <_malloc_r+0xea>
 800932a:	6823      	ldr	r3, [r4, #0]
 800932c:	4639      	mov	r1, r7
 800932e:	4630      	mov	r0, r6
 8009330:	eb04 0903 	add.w	r9, r4, r3
 8009334:	f001 fb72 	bl	800aa1c <_sbrk_r>
 8009338:	4581      	cmp	r9, r0
 800933a:	d142      	bne.n	80093c2 <_malloc_r+0xea>
 800933c:	6821      	ldr	r1, [r4, #0]
 800933e:	1a6d      	subs	r5, r5, r1
 8009340:	4629      	mov	r1, r5
 8009342:	4630      	mov	r0, r6
 8009344:	f7ff ffa6 	bl	8009294 <sbrk_aligned>
 8009348:	3001      	adds	r0, #1
 800934a:	d03a      	beq.n	80093c2 <_malloc_r+0xea>
 800934c:	6823      	ldr	r3, [r4, #0]
 800934e:	442b      	add	r3, r5
 8009350:	6023      	str	r3, [r4, #0]
 8009352:	f8d8 3000 	ldr.w	r3, [r8]
 8009356:	685a      	ldr	r2, [r3, #4]
 8009358:	bb62      	cbnz	r2, 80093b4 <_malloc_r+0xdc>
 800935a:	f8c8 7000 	str.w	r7, [r8]
 800935e:	e00f      	b.n	8009380 <_malloc_r+0xa8>
 8009360:	6822      	ldr	r2, [r4, #0]
 8009362:	1b52      	subs	r2, r2, r5
 8009364:	d420      	bmi.n	80093a8 <_malloc_r+0xd0>
 8009366:	2a0b      	cmp	r2, #11
 8009368:	d917      	bls.n	800939a <_malloc_r+0xc2>
 800936a:	1961      	adds	r1, r4, r5
 800936c:	42a3      	cmp	r3, r4
 800936e:	6025      	str	r5, [r4, #0]
 8009370:	bf18      	it	ne
 8009372:	6059      	strne	r1, [r3, #4]
 8009374:	6863      	ldr	r3, [r4, #4]
 8009376:	bf08      	it	eq
 8009378:	f8c8 1000 	streq.w	r1, [r8]
 800937c:	5162      	str	r2, [r4, r5]
 800937e:	604b      	str	r3, [r1, #4]
 8009380:	4630      	mov	r0, r6
 8009382:	f000 f82f 	bl	80093e4 <__malloc_unlock>
 8009386:	f104 000b 	add.w	r0, r4, #11
 800938a:	1d23      	adds	r3, r4, #4
 800938c:	f020 0007 	bic.w	r0, r0, #7
 8009390:	1ac2      	subs	r2, r0, r3
 8009392:	bf1c      	itt	ne
 8009394:	1a1b      	subne	r3, r3, r0
 8009396:	50a3      	strne	r3, [r4, r2]
 8009398:	e7af      	b.n	80092fa <_malloc_r+0x22>
 800939a:	6862      	ldr	r2, [r4, #4]
 800939c:	42a3      	cmp	r3, r4
 800939e:	bf0c      	ite	eq
 80093a0:	f8c8 2000 	streq.w	r2, [r8]
 80093a4:	605a      	strne	r2, [r3, #4]
 80093a6:	e7eb      	b.n	8009380 <_malloc_r+0xa8>
 80093a8:	4623      	mov	r3, r4
 80093aa:	6864      	ldr	r4, [r4, #4]
 80093ac:	e7ae      	b.n	800930c <_malloc_r+0x34>
 80093ae:	463c      	mov	r4, r7
 80093b0:	687f      	ldr	r7, [r7, #4]
 80093b2:	e7b6      	b.n	8009322 <_malloc_r+0x4a>
 80093b4:	461a      	mov	r2, r3
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	42a3      	cmp	r3, r4
 80093ba:	d1fb      	bne.n	80093b4 <_malloc_r+0xdc>
 80093bc:	2300      	movs	r3, #0
 80093be:	6053      	str	r3, [r2, #4]
 80093c0:	e7de      	b.n	8009380 <_malloc_r+0xa8>
 80093c2:	230c      	movs	r3, #12
 80093c4:	6033      	str	r3, [r6, #0]
 80093c6:	4630      	mov	r0, r6
 80093c8:	f000 f80c 	bl	80093e4 <__malloc_unlock>
 80093cc:	e794      	b.n	80092f8 <_malloc_r+0x20>
 80093ce:	6005      	str	r5, [r0, #0]
 80093d0:	e7d6      	b.n	8009380 <_malloc_r+0xa8>
 80093d2:	bf00      	nop
 80093d4:	20000aa4 	.word	0x20000aa4

080093d8 <__malloc_lock>:
 80093d8:	4801      	ldr	r0, [pc, #4]	@ (80093e0 <__malloc_lock+0x8>)
 80093da:	f001 bb6c 	b.w	800aab6 <__retarget_lock_acquire_recursive>
 80093de:	bf00      	nop
 80093e0:	20000be8 	.word	0x20000be8

080093e4 <__malloc_unlock>:
 80093e4:	4801      	ldr	r0, [pc, #4]	@ (80093ec <__malloc_unlock+0x8>)
 80093e6:	f001 bb67 	b.w	800aab8 <__retarget_lock_release_recursive>
 80093ea:	bf00      	nop
 80093ec:	20000be8 	.word	0x20000be8

080093f0 <_realloc_r>:
 80093f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093f4:	4607      	mov	r7, r0
 80093f6:	4614      	mov	r4, r2
 80093f8:	460d      	mov	r5, r1
 80093fa:	b921      	cbnz	r1, 8009406 <_realloc_r+0x16>
 80093fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009400:	4611      	mov	r1, r2
 8009402:	f7ff bf69 	b.w	80092d8 <_malloc_r>
 8009406:	b92a      	cbnz	r2, 8009414 <_realloc_r+0x24>
 8009408:	f001 fb74 	bl	800aaf4 <_free_r>
 800940c:	4625      	mov	r5, r4
 800940e:	4628      	mov	r0, r5
 8009410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009414:	f002 fbae 	bl	800bb74 <_malloc_usable_size_r>
 8009418:	4284      	cmp	r4, r0
 800941a:	4606      	mov	r6, r0
 800941c:	d802      	bhi.n	8009424 <_realloc_r+0x34>
 800941e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009422:	d8f4      	bhi.n	800940e <_realloc_r+0x1e>
 8009424:	4621      	mov	r1, r4
 8009426:	4638      	mov	r0, r7
 8009428:	f7ff ff56 	bl	80092d8 <_malloc_r>
 800942c:	4680      	mov	r8, r0
 800942e:	b908      	cbnz	r0, 8009434 <_realloc_r+0x44>
 8009430:	4645      	mov	r5, r8
 8009432:	e7ec      	b.n	800940e <_realloc_r+0x1e>
 8009434:	42b4      	cmp	r4, r6
 8009436:	4622      	mov	r2, r4
 8009438:	4629      	mov	r1, r5
 800943a:	bf28      	it	cs
 800943c:	4632      	movcs	r2, r6
 800943e:	f001 fb3c 	bl	800aaba <memcpy>
 8009442:	4629      	mov	r1, r5
 8009444:	4638      	mov	r0, r7
 8009446:	f001 fb55 	bl	800aaf4 <_free_r>
 800944a:	e7f1      	b.n	8009430 <_realloc_r+0x40>

0800944c <sulp>:
 800944c:	b570      	push	{r4, r5, r6, lr}
 800944e:	4604      	mov	r4, r0
 8009450:	460d      	mov	r5, r1
 8009452:	ec45 4b10 	vmov	d0, r4, r5
 8009456:	4616      	mov	r6, r2
 8009458:	f002 fa4e 	bl	800b8f8 <__ulp>
 800945c:	ec51 0b10 	vmov	r0, r1, d0
 8009460:	b17e      	cbz	r6, 8009482 <sulp+0x36>
 8009462:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009466:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800946a:	2b00      	cmp	r3, #0
 800946c:	dd09      	ble.n	8009482 <sulp+0x36>
 800946e:	051b      	lsls	r3, r3, #20
 8009470:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009474:	2400      	movs	r4, #0
 8009476:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800947a:	4622      	mov	r2, r4
 800947c:	462b      	mov	r3, r5
 800947e:	f7f7 f8bb 	bl	80005f8 <__aeabi_dmul>
 8009482:	ec41 0b10 	vmov	d0, r0, r1
 8009486:	bd70      	pop	{r4, r5, r6, pc}

08009488 <_strtod_l>:
 8009488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948c:	b09f      	sub	sp, #124	@ 0x7c
 800948e:	460c      	mov	r4, r1
 8009490:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009492:	2200      	movs	r2, #0
 8009494:	921a      	str	r2, [sp, #104]	@ 0x68
 8009496:	9005      	str	r0, [sp, #20]
 8009498:	f04f 0a00 	mov.w	sl, #0
 800949c:	f04f 0b00 	mov.w	fp, #0
 80094a0:	460a      	mov	r2, r1
 80094a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80094a4:	7811      	ldrb	r1, [r2, #0]
 80094a6:	292b      	cmp	r1, #43	@ 0x2b
 80094a8:	d04a      	beq.n	8009540 <_strtod_l+0xb8>
 80094aa:	d838      	bhi.n	800951e <_strtod_l+0x96>
 80094ac:	290d      	cmp	r1, #13
 80094ae:	d832      	bhi.n	8009516 <_strtod_l+0x8e>
 80094b0:	2908      	cmp	r1, #8
 80094b2:	d832      	bhi.n	800951a <_strtod_l+0x92>
 80094b4:	2900      	cmp	r1, #0
 80094b6:	d03b      	beq.n	8009530 <_strtod_l+0xa8>
 80094b8:	2200      	movs	r2, #0
 80094ba:	920e      	str	r2, [sp, #56]	@ 0x38
 80094bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80094be:	782a      	ldrb	r2, [r5, #0]
 80094c0:	2a30      	cmp	r2, #48	@ 0x30
 80094c2:	f040 80b2 	bne.w	800962a <_strtod_l+0x1a2>
 80094c6:	786a      	ldrb	r2, [r5, #1]
 80094c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80094cc:	2a58      	cmp	r2, #88	@ 0x58
 80094ce:	d16e      	bne.n	80095ae <_strtod_l+0x126>
 80094d0:	9302      	str	r3, [sp, #8]
 80094d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094d4:	9301      	str	r3, [sp, #4]
 80094d6:	ab1a      	add	r3, sp, #104	@ 0x68
 80094d8:	9300      	str	r3, [sp, #0]
 80094da:	4a8f      	ldr	r2, [pc, #572]	@ (8009718 <_strtod_l+0x290>)
 80094dc:	9805      	ldr	r0, [sp, #20]
 80094de:	ab1b      	add	r3, sp, #108	@ 0x6c
 80094e0:	a919      	add	r1, sp, #100	@ 0x64
 80094e2:	f001 fbb9 	bl	800ac58 <__gethex>
 80094e6:	f010 060f 	ands.w	r6, r0, #15
 80094ea:	4604      	mov	r4, r0
 80094ec:	d005      	beq.n	80094fa <_strtod_l+0x72>
 80094ee:	2e06      	cmp	r6, #6
 80094f0:	d128      	bne.n	8009544 <_strtod_l+0xbc>
 80094f2:	3501      	adds	r5, #1
 80094f4:	2300      	movs	r3, #0
 80094f6:	9519      	str	r5, [sp, #100]	@ 0x64
 80094f8:	930e      	str	r3, [sp, #56]	@ 0x38
 80094fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	f040 858e 	bne.w	800a01e <_strtod_l+0xb96>
 8009502:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009504:	b1cb      	cbz	r3, 800953a <_strtod_l+0xb2>
 8009506:	4652      	mov	r2, sl
 8009508:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800950c:	ec43 2b10 	vmov	d0, r2, r3
 8009510:	b01f      	add	sp, #124	@ 0x7c
 8009512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009516:	2920      	cmp	r1, #32
 8009518:	d1ce      	bne.n	80094b8 <_strtod_l+0x30>
 800951a:	3201      	adds	r2, #1
 800951c:	e7c1      	b.n	80094a2 <_strtod_l+0x1a>
 800951e:	292d      	cmp	r1, #45	@ 0x2d
 8009520:	d1ca      	bne.n	80094b8 <_strtod_l+0x30>
 8009522:	2101      	movs	r1, #1
 8009524:	910e      	str	r1, [sp, #56]	@ 0x38
 8009526:	1c51      	adds	r1, r2, #1
 8009528:	9119      	str	r1, [sp, #100]	@ 0x64
 800952a:	7852      	ldrb	r2, [r2, #1]
 800952c:	2a00      	cmp	r2, #0
 800952e:	d1c5      	bne.n	80094bc <_strtod_l+0x34>
 8009530:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009532:	9419      	str	r4, [sp, #100]	@ 0x64
 8009534:	2b00      	cmp	r3, #0
 8009536:	f040 8570 	bne.w	800a01a <_strtod_l+0xb92>
 800953a:	4652      	mov	r2, sl
 800953c:	465b      	mov	r3, fp
 800953e:	e7e5      	b.n	800950c <_strtod_l+0x84>
 8009540:	2100      	movs	r1, #0
 8009542:	e7ef      	b.n	8009524 <_strtod_l+0x9c>
 8009544:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009546:	b13a      	cbz	r2, 8009558 <_strtod_l+0xd0>
 8009548:	2135      	movs	r1, #53	@ 0x35
 800954a:	a81c      	add	r0, sp, #112	@ 0x70
 800954c:	f002 face 	bl	800baec <__copybits>
 8009550:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009552:	9805      	ldr	r0, [sp, #20]
 8009554:	f001 fea4 	bl	800b2a0 <_Bfree>
 8009558:	3e01      	subs	r6, #1
 800955a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800955c:	2e04      	cmp	r6, #4
 800955e:	d806      	bhi.n	800956e <_strtod_l+0xe6>
 8009560:	e8df f006 	tbb	[pc, r6]
 8009564:	201d0314 	.word	0x201d0314
 8009568:	14          	.byte	0x14
 8009569:	00          	.byte	0x00
 800956a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800956e:	05e1      	lsls	r1, r4, #23
 8009570:	bf48      	it	mi
 8009572:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009576:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800957a:	0d1b      	lsrs	r3, r3, #20
 800957c:	051b      	lsls	r3, r3, #20
 800957e:	2b00      	cmp	r3, #0
 8009580:	d1bb      	bne.n	80094fa <_strtod_l+0x72>
 8009582:	f001 fa6d 	bl	800aa60 <__errno>
 8009586:	2322      	movs	r3, #34	@ 0x22
 8009588:	6003      	str	r3, [r0, #0]
 800958a:	e7b6      	b.n	80094fa <_strtod_l+0x72>
 800958c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009590:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009594:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009598:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800959c:	e7e7      	b.n	800956e <_strtod_l+0xe6>
 800959e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009720 <_strtod_l+0x298>
 80095a2:	e7e4      	b.n	800956e <_strtod_l+0xe6>
 80095a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80095a8:	f04f 3aff 	mov.w	sl, #4294967295
 80095ac:	e7df      	b.n	800956e <_strtod_l+0xe6>
 80095ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095b0:	1c5a      	adds	r2, r3, #1
 80095b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80095b4:	785b      	ldrb	r3, [r3, #1]
 80095b6:	2b30      	cmp	r3, #48	@ 0x30
 80095b8:	d0f9      	beq.n	80095ae <_strtod_l+0x126>
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d09d      	beq.n	80094fa <_strtod_l+0x72>
 80095be:	2301      	movs	r3, #1
 80095c0:	2700      	movs	r7, #0
 80095c2:	9308      	str	r3, [sp, #32]
 80095c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80095c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80095ca:	46b9      	mov	r9, r7
 80095cc:	220a      	movs	r2, #10
 80095ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80095d0:	7805      	ldrb	r5, [r0, #0]
 80095d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80095d6:	b2d9      	uxtb	r1, r3
 80095d8:	2909      	cmp	r1, #9
 80095da:	d928      	bls.n	800962e <_strtod_l+0x1a6>
 80095dc:	494f      	ldr	r1, [pc, #316]	@ (800971c <_strtod_l+0x294>)
 80095de:	2201      	movs	r2, #1
 80095e0:	f001 f9c2 	bl	800a968 <strncmp>
 80095e4:	2800      	cmp	r0, #0
 80095e6:	d032      	beq.n	800964e <_strtod_l+0x1c6>
 80095e8:	2000      	movs	r0, #0
 80095ea:	462a      	mov	r2, r5
 80095ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80095ee:	464d      	mov	r5, r9
 80095f0:	4603      	mov	r3, r0
 80095f2:	2a65      	cmp	r2, #101	@ 0x65
 80095f4:	d001      	beq.n	80095fa <_strtod_l+0x172>
 80095f6:	2a45      	cmp	r2, #69	@ 0x45
 80095f8:	d114      	bne.n	8009624 <_strtod_l+0x19c>
 80095fa:	b91d      	cbnz	r5, 8009604 <_strtod_l+0x17c>
 80095fc:	9a08      	ldr	r2, [sp, #32]
 80095fe:	4302      	orrs	r2, r0
 8009600:	d096      	beq.n	8009530 <_strtod_l+0xa8>
 8009602:	2500      	movs	r5, #0
 8009604:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009606:	1c62      	adds	r2, r4, #1
 8009608:	9219      	str	r2, [sp, #100]	@ 0x64
 800960a:	7862      	ldrb	r2, [r4, #1]
 800960c:	2a2b      	cmp	r2, #43	@ 0x2b
 800960e:	d07a      	beq.n	8009706 <_strtod_l+0x27e>
 8009610:	2a2d      	cmp	r2, #45	@ 0x2d
 8009612:	d07e      	beq.n	8009712 <_strtod_l+0x28a>
 8009614:	f04f 0c00 	mov.w	ip, #0
 8009618:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800961c:	2909      	cmp	r1, #9
 800961e:	f240 8085 	bls.w	800972c <_strtod_l+0x2a4>
 8009622:	9419      	str	r4, [sp, #100]	@ 0x64
 8009624:	f04f 0800 	mov.w	r8, #0
 8009628:	e0a5      	b.n	8009776 <_strtod_l+0x2ee>
 800962a:	2300      	movs	r3, #0
 800962c:	e7c8      	b.n	80095c0 <_strtod_l+0x138>
 800962e:	f1b9 0f08 	cmp.w	r9, #8
 8009632:	bfd8      	it	le
 8009634:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009636:	f100 0001 	add.w	r0, r0, #1
 800963a:	bfda      	itte	le
 800963c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009640:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009642:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009646:	f109 0901 	add.w	r9, r9, #1
 800964a:	9019      	str	r0, [sp, #100]	@ 0x64
 800964c:	e7bf      	b.n	80095ce <_strtod_l+0x146>
 800964e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009650:	1c5a      	adds	r2, r3, #1
 8009652:	9219      	str	r2, [sp, #100]	@ 0x64
 8009654:	785a      	ldrb	r2, [r3, #1]
 8009656:	f1b9 0f00 	cmp.w	r9, #0
 800965a:	d03b      	beq.n	80096d4 <_strtod_l+0x24c>
 800965c:	900a      	str	r0, [sp, #40]	@ 0x28
 800965e:	464d      	mov	r5, r9
 8009660:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009664:	2b09      	cmp	r3, #9
 8009666:	d912      	bls.n	800968e <_strtod_l+0x206>
 8009668:	2301      	movs	r3, #1
 800966a:	e7c2      	b.n	80095f2 <_strtod_l+0x16a>
 800966c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800966e:	1c5a      	adds	r2, r3, #1
 8009670:	9219      	str	r2, [sp, #100]	@ 0x64
 8009672:	785a      	ldrb	r2, [r3, #1]
 8009674:	3001      	adds	r0, #1
 8009676:	2a30      	cmp	r2, #48	@ 0x30
 8009678:	d0f8      	beq.n	800966c <_strtod_l+0x1e4>
 800967a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800967e:	2b08      	cmp	r3, #8
 8009680:	f200 84d2 	bhi.w	800a028 <_strtod_l+0xba0>
 8009684:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009686:	900a      	str	r0, [sp, #40]	@ 0x28
 8009688:	2000      	movs	r0, #0
 800968a:	930c      	str	r3, [sp, #48]	@ 0x30
 800968c:	4605      	mov	r5, r0
 800968e:	3a30      	subs	r2, #48	@ 0x30
 8009690:	f100 0301 	add.w	r3, r0, #1
 8009694:	d018      	beq.n	80096c8 <_strtod_l+0x240>
 8009696:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009698:	4419      	add	r1, r3
 800969a:	910a      	str	r1, [sp, #40]	@ 0x28
 800969c:	462e      	mov	r6, r5
 800969e:	f04f 0e0a 	mov.w	lr, #10
 80096a2:	1c71      	adds	r1, r6, #1
 80096a4:	eba1 0c05 	sub.w	ip, r1, r5
 80096a8:	4563      	cmp	r3, ip
 80096aa:	dc15      	bgt.n	80096d8 <_strtod_l+0x250>
 80096ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80096b0:	182b      	adds	r3, r5, r0
 80096b2:	2b08      	cmp	r3, #8
 80096b4:	f105 0501 	add.w	r5, r5, #1
 80096b8:	4405      	add	r5, r0
 80096ba:	dc1a      	bgt.n	80096f2 <_strtod_l+0x26a>
 80096bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80096be:	230a      	movs	r3, #10
 80096c0:	fb03 2301 	mla	r3, r3, r1, r2
 80096c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80096c6:	2300      	movs	r3, #0
 80096c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80096ca:	1c51      	adds	r1, r2, #1
 80096cc:	9119      	str	r1, [sp, #100]	@ 0x64
 80096ce:	7852      	ldrb	r2, [r2, #1]
 80096d0:	4618      	mov	r0, r3
 80096d2:	e7c5      	b.n	8009660 <_strtod_l+0x1d8>
 80096d4:	4648      	mov	r0, r9
 80096d6:	e7ce      	b.n	8009676 <_strtod_l+0x1ee>
 80096d8:	2e08      	cmp	r6, #8
 80096da:	dc05      	bgt.n	80096e8 <_strtod_l+0x260>
 80096dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80096de:	fb0e f606 	mul.w	r6, lr, r6
 80096e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80096e4:	460e      	mov	r6, r1
 80096e6:	e7dc      	b.n	80096a2 <_strtod_l+0x21a>
 80096e8:	2910      	cmp	r1, #16
 80096ea:	bfd8      	it	le
 80096ec:	fb0e f707 	mulle.w	r7, lr, r7
 80096f0:	e7f8      	b.n	80096e4 <_strtod_l+0x25c>
 80096f2:	2b0f      	cmp	r3, #15
 80096f4:	bfdc      	itt	le
 80096f6:	230a      	movle	r3, #10
 80096f8:	fb03 2707 	mlale	r7, r3, r7, r2
 80096fc:	e7e3      	b.n	80096c6 <_strtod_l+0x23e>
 80096fe:	2300      	movs	r3, #0
 8009700:	930a      	str	r3, [sp, #40]	@ 0x28
 8009702:	2301      	movs	r3, #1
 8009704:	e77a      	b.n	80095fc <_strtod_l+0x174>
 8009706:	f04f 0c00 	mov.w	ip, #0
 800970a:	1ca2      	adds	r2, r4, #2
 800970c:	9219      	str	r2, [sp, #100]	@ 0x64
 800970e:	78a2      	ldrb	r2, [r4, #2]
 8009710:	e782      	b.n	8009618 <_strtod_l+0x190>
 8009712:	f04f 0c01 	mov.w	ip, #1
 8009716:	e7f8      	b.n	800970a <_strtod_l+0x282>
 8009718:	0800e478 	.word	0x0800e478
 800971c:	0800e2dc 	.word	0x0800e2dc
 8009720:	7ff00000 	.word	0x7ff00000
 8009724:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009726:	1c51      	adds	r1, r2, #1
 8009728:	9119      	str	r1, [sp, #100]	@ 0x64
 800972a:	7852      	ldrb	r2, [r2, #1]
 800972c:	2a30      	cmp	r2, #48	@ 0x30
 800972e:	d0f9      	beq.n	8009724 <_strtod_l+0x29c>
 8009730:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009734:	2908      	cmp	r1, #8
 8009736:	f63f af75 	bhi.w	8009624 <_strtod_l+0x19c>
 800973a:	3a30      	subs	r2, #48	@ 0x30
 800973c:	9209      	str	r2, [sp, #36]	@ 0x24
 800973e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009740:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009742:	f04f 080a 	mov.w	r8, #10
 8009746:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009748:	1c56      	adds	r6, r2, #1
 800974a:	9619      	str	r6, [sp, #100]	@ 0x64
 800974c:	7852      	ldrb	r2, [r2, #1]
 800974e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009752:	f1be 0f09 	cmp.w	lr, #9
 8009756:	d939      	bls.n	80097cc <_strtod_l+0x344>
 8009758:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800975a:	1a76      	subs	r6, r6, r1
 800975c:	2e08      	cmp	r6, #8
 800975e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009762:	dc03      	bgt.n	800976c <_strtod_l+0x2e4>
 8009764:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009766:	4588      	cmp	r8, r1
 8009768:	bfa8      	it	ge
 800976a:	4688      	movge	r8, r1
 800976c:	f1bc 0f00 	cmp.w	ip, #0
 8009770:	d001      	beq.n	8009776 <_strtod_l+0x2ee>
 8009772:	f1c8 0800 	rsb	r8, r8, #0
 8009776:	2d00      	cmp	r5, #0
 8009778:	d14e      	bne.n	8009818 <_strtod_l+0x390>
 800977a:	9908      	ldr	r1, [sp, #32]
 800977c:	4308      	orrs	r0, r1
 800977e:	f47f aebc 	bne.w	80094fa <_strtod_l+0x72>
 8009782:	2b00      	cmp	r3, #0
 8009784:	f47f aed4 	bne.w	8009530 <_strtod_l+0xa8>
 8009788:	2a69      	cmp	r2, #105	@ 0x69
 800978a:	d028      	beq.n	80097de <_strtod_l+0x356>
 800978c:	dc25      	bgt.n	80097da <_strtod_l+0x352>
 800978e:	2a49      	cmp	r2, #73	@ 0x49
 8009790:	d025      	beq.n	80097de <_strtod_l+0x356>
 8009792:	2a4e      	cmp	r2, #78	@ 0x4e
 8009794:	f47f aecc 	bne.w	8009530 <_strtod_l+0xa8>
 8009798:	499a      	ldr	r1, [pc, #616]	@ (8009a04 <_strtod_l+0x57c>)
 800979a:	a819      	add	r0, sp, #100	@ 0x64
 800979c:	f001 fc7e 	bl	800b09c <__match>
 80097a0:	2800      	cmp	r0, #0
 80097a2:	f43f aec5 	beq.w	8009530 <_strtod_l+0xa8>
 80097a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	2b28      	cmp	r3, #40	@ 0x28
 80097ac:	d12e      	bne.n	800980c <_strtod_l+0x384>
 80097ae:	4996      	ldr	r1, [pc, #600]	@ (8009a08 <_strtod_l+0x580>)
 80097b0:	aa1c      	add	r2, sp, #112	@ 0x70
 80097b2:	a819      	add	r0, sp, #100	@ 0x64
 80097b4:	f001 fc86 	bl	800b0c4 <__hexnan>
 80097b8:	2805      	cmp	r0, #5
 80097ba:	d127      	bne.n	800980c <_strtod_l+0x384>
 80097bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80097be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80097c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80097c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80097ca:	e696      	b.n	80094fa <_strtod_l+0x72>
 80097cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80097ce:	fb08 2101 	mla	r1, r8, r1, r2
 80097d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80097d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80097d8:	e7b5      	b.n	8009746 <_strtod_l+0x2be>
 80097da:	2a6e      	cmp	r2, #110	@ 0x6e
 80097dc:	e7da      	b.n	8009794 <_strtod_l+0x30c>
 80097de:	498b      	ldr	r1, [pc, #556]	@ (8009a0c <_strtod_l+0x584>)
 80097e0:	a819      	add	r0, sp, #100	@ 0x64
 80097e2:	f001 fc5b 	bl	800b09c <__match>
 80097e6:	2800      	cmp	r0, #0
 80097e8:	f43f aea2 	beq.w	8009530 <_strtod_l+0xa8>
 80097ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097ee:	4988      	ldr	r1, [pc, #544]	@ (8009a10 <_strtod_l+0x588>)
 80097f0:	3b01      	subs	r3, #1
 80097f2:	a819      	add	r0, sp, #100	@ 0x64
 80097f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80097f6:	f001 fc51 	bl	800b09c <__match>
 80097fa:	b910      	cbnz	r0, 8009802 <_strtod_l+0x37a>
 80097fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097fe:	3301      	adds	r3, #1
 8009800:	9319      	str	r3, [sp, #100]	@ 0x64
 8009802:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009a20 <_strtod_l+0x598>
 8009806:	f04f 0a00 	mov.w	sl, #0
 800980a:	e676      	b.n	80094fa <_strtod_l+0x72>
 800980c:	4881      	ldr	r0, [pc, #516]	@ (8009a14 <_strtod_l+0x58c>)
 800980e:	f001 f963 	bl	800aad8 <nan>
 8009812:	ec5b ab10 	vmov	sl, fp, d0
 8009816:	e670      	b.n	80094fa <_strtod_l+0x72>
 8009818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800981a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800981c:	eba8 0303 	sub.w	r3, r8, r3
 8009820:	f1b9 0f00 	cmp.w	r9, #0
 8009824:	bf08      	it	eq
 8009826:	46a9      	moveq	r9, r5
 8009828:	2d10      	cmp	r5, #16
 800982a:	9309      	str	r3, [sp, #36]	@ 0x24
 800982c:	462c      	mov	r4, r5
 800982e:	bfa8      	it	ge
 8009830:	2410      	movge	r4, #16
 8009832:	f7f6 fe67 	bl	8000504 <__aeabi_ui2d>
 8009836:	2d09      	cmp	r5, #9
 8009838:	4682      	mov	sl, r0
 800983a:	468b      	mov	fp, r1
 800983c:	dc13      	bgt.n	8009866 <_strtod_l+0x3de>
 800983e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009840:	2b00      	cmp	r3, #0
 8009842:	f43f ae5a 	beq.w	80094fa <_strtod_l+0x72>
 8009846:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009848:	dd78      	ble.n	800993c <_strtod_l+0x4b4>
 800984a:	2b16      	cmp	r3, #22
 800984c:	dc5f      	bgt.n	800990e <_strtod_l+0x486>
 800984e:	4972      	ldr	r1, [pc, #456]	@ (8009a18 <_strtod_l+0x590>)
 8009850:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009854:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009858:	4652      	mov	r2, sl
 800985a:	465b      	mov	r3, fp
 800985c:	f7f6 fecc 	bl	80005f8 <__aeabi_dmul>
 8009860:	4682      	mov	sl, r0
 8009862:	468b      	mov	fp, r1
 8009864:	e649      	b.n	80094fa <_strtod_l+0x72>
 8009866:	4b6c      	ldr	r3, [pc, #432]	@ (8009a18 <_strtod_l+0x590>)
 8009868:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800986c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009870:	f7f6 fec2 	bl	80005f8 <__aeabi_dmul>
 8009874:	4682      	mov	sl, r0
 8009876:	4638      	mov	r0, r7
 8009878:	468b      	mov	fp, r1
 800987a:	f7f6 fe43 	bl	8000504 <__aeabi_ui2d>
 800987e:	4602      	mov	r2, r0
 8009880:	460b      	mov	r3, r1
 8009882:	4650      	mov	r0, sl
 8009884:	4659      	mov	r1, fp
 8009886:	f7f6 fd01 	bl	800028c <__adddf3>
 800988a:	2d0f      	cmp	r5, #15
 800988c:	4682      	mov	sl, r0
 800988e:	468b      	mov	fp, r1
 8009890:	ddd5      	ble.n	800983e <_strtod_l+0x3b6>
 8009892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009894:	1b2c      	subs	r4, r5, r4
 8009896:	441c      	add	r4, r3
 8009898:	2c00      	cmp	r4, #0
 800989a:	f340 8093 	ble.w	80099c4 <_strtod_l+0x53c>
 800989e:	f014 030f 	ands.w	r3, r4, #15
 80098a2:	d00a      	beq.n	80098ba <_strtod_l+0x432>
 80098a4:	495c      	ldr	r1, [pc, #368]	@ (8009a18 <_strtod_l+0x590>)
 80098a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098aa:	4652      	mov	r2, sl
 80098ac:	465b      	mov	r3, fp
 80098ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098b2:	f7f6 fea1 	bl	80005f8 <__aeabi_dmul>
 80098b6:	4682      	mov	sl, r0
 80098b8:	468b      	mov	fp, r1
 80098ba:	f034 040f 	bics.w	r4, r4, #15
 80098be:	d073      	beq.n	80099a8 <_strtod_l+0x520>
 80098c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80098c4:	dd49      	ble.n	800995a <_strtod_l+0x4d2>
 80098c6:	2400      	movs	r4, #0
 80098c8:	46a0      	mov	r8, r4
 80098ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 80098cc:	46a1      	mov	r9, r4
 80098ce:	9a05      	ldr	r2, [sp, #20]
 80098d0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009a20 <_strtod_l+0x598>
 80098d4:	2322      	movs	r3, #34	@ 0x22
 80098d6:	6013      	str	r3, [r2, #0]
 80098d8:	f04f 0a00 	mov.w	sl, #0
 80098dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098de:	2b00      	cmp	r3, #0
 80098e0:	f43f ae0b 	beq.w	80094fa <_strtod_l+0x72>
 80098e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098e6:	9805      	ldr	r0, [sp, #20]
 80098e8:	f001 fcda 	bl	800b2a0 <_Bfree>
 80098ec:	9805      	ldr	r0, [sp, #20]
 80098ee:	4649      	mov	r1, r9
 80098f0:	f001 fcd6 	bl	800b2a0 <_Bfree>
 80098f4:	9805      	ldr	r0, [sp, #20]
 80098f6:	4641      	mov	r1, r8
 80098f8:	f001 fcd2 	bl	800b2a0 <_Bfree>
 80098fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80098fe:	9805      	ldr	r0, [sp, #20]
 8009900:	f001 fcce 	bl	800b2a0 <_Bfree>
 8009904:	9805      	ldr	r0, [sp, #20]
 8009906:	4621      	mov	r1, r4
 8009908:	f001 fcca 	bl	800b2a0 <_Bfree>
 800990c:	e5f5      	b.n	80094fa <_strtod_l+0x72>
 800990e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009910:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009914:	4293      	cmp	r3, r2
 8009916:	dbbc      	blt.n	8009892 <_strtod_l+0x40a>
 8009918:	4c3f      	ldr	r4, [pc, #252]	@ (8009a18 <_strtod_l+0x590>)
 800991a:	f1c5 050f 	rsb	r5, r5, #15
 800991e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009922:	4652      	mov	r2, sl
 8009924:	465b      	mov	r3, fp
 8009926:	e9d1 0100 	ldrd	r0, r1, [r1]
 800992a:	f7f6 fe65 	bl	80005f8 <__aeabi_dmul>
 800992e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009930:	1b5d      	subs	r5, r3, r5
 8009932:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009936:	e9d4 2300 	ldrd	r2, r3, [r4]
 800993a:	e78f      	b.n	800985c <_strtod_l+0x3d4>
 800993c:	3316      	adds	r3, #22
 800993e:	dba8      	blt.n	8009892 <_strtod_l+0x40a>
 8009940:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009942:	eba3 0808 	sub.w	r8, r3, r8
 8009946:	4b34      	ldr	r3, [pc, #208]	@ (8009a18 <_strtod_l+0x590>)
 8009948:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800994c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009950:	4650      	mov	r0, sl
 8009952:	4659      	mov	r1, fp
 8009954:	f7f6 ff7a 	bl	800084c <__aeabi_ddiv>
 8009958:	e782      	b.n	8009860 <_strtod_l+0x3d8>
 800995a:	2300      	movs	r3, #0
 800995c:	4f2f      	ldr	r7, [pc, #188]	@ (8009a1c <_strtod_l+0x594>)
 800995e:	1124      	asrs	r4, r4, #4
 8009960:	4650      	mov	r0, sl
 8009962:	4659      	mov	r1, fp
 8009964:	461e      	mov	r6, r3
 8009966:	2c01      	cmp	r4, #1
 8009968:	dc21      	bgt.n	80099ae <_strtod_l+0x526>
 800996a:	b10b      	cbz	r3, 8009970 <_strtod_l+0x4e8>
 800996c:	4682      	mov	sl, r0
 800996e:	468b      	mov	fp, r1
 8009970:	492a      	ldr	r1, [pc, #168]	@ (8009a1c <_strtod_l+0x594>)
 8009972:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009976:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800997a:	4652      	mov	r2, sl
 800997c:	465b      	mov	r3, fp
 800997e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009982:	f7f6 fe39 	bl	80005f8 <__aeabi_dmul>
 8009986:	4b26      	ldr	r3, [pc, #152]	@ (8009a20 <_strtod_l+0x598>)
 8009988:	460a      	mov	r2, r1
 800998a:	400b      	ands	r3, r1
 800998c:	4925      	ldr	r1, [pc, #148]	@ (8009a24 <_strtod_l+0x59c>)
 800998e:	428b      	cmp	r3, r1
 8009990:	4682      	mov	sl, r0
 8009992:	d898      	bhi.n	80098c6 <_strtod_l+0x43e>
 8009994:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009998:	428b      	cmp	r3, r1
 800999a:	bf86      	itte	hi
 800999c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009a28 <_strtod_l+0x5a0>
 80099a0:	f04f 3aff 	movhi.w	sl, #4294967295
 80099a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80099a8:	2300      	movs	r3, #0
 80099aa:	9308      	str	r3, [sp, #32]
 80099ac:	e076      	b.n	8009a9c <_strtod_l+0x614>
 80099ae:	07e2      	lsls	r2, r4, #31
 80099b0:	d504      	bpl.n	80099bc <_strtod_l+0x534>
 80099b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099b6:	f7f6 fe1f 	bl	80005f8 <__aeabi_dmul>
 80099ba:	2301      	movs	r3, #1
 80099bc:	3601      	adds	r6, #1
 80099be:	1064      	asrs	r4, r4, #1
 80099c0:	3708      	adds	r7, #8
 80099c2:	e7d0      	b.n	8009966 <_strtod_l+0x4de>
 80099c4:	d0f0      	beq.n	80099a8 <_strtod_l+0x520>
 80099c6:	4264      	negs	r4, r4
 80099c8:	f014 020f 	ands.w	r2, r4, #15
 80099cc:	d00a      	beq.n	80099e4 <_strtod_l+0x55c>
 80099ce:	4b12      	ldr	r3, [pc, #72]	@ (8009a18 <_strtod_l+0x590>)
 80099d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099d4:	4650      	mov	r0, sl
 80099d6:	4659      	mov	r1, fp
 80099d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099dc:	f7f6 ff36 	bl	800084c <__aeabi_ddiv>
 80099e0:	4682      	mov	sl, r0
 80099e2:	468b      	mov	fp, r1
 80099e4:	1124      	asrs	r4, r4, #4
 80099e6:	d0df      	beq.n	80099a8 <_strtod_l+0x520>
 80099e8:	2c1f      	cmp	r4, #31
 80099ea:	dd1f      	ble.n	8009a2c <_strtod_l+0x5a4>
 80099ec:	2400      	movs	r4, #0
 80099ee:	46a0      	mov	r8, r4
 80099f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80099f2:	46a1      	mov	r9, r4
 80099f4:	9a05      	ldr	r2, [sp, #20]
 80099f6:	2322      	movs	r3, #34	@ 0x22
 80099f8:	f04f 0a00 	mov.w	sl, #0
 80099fc:	f04f 0b00 	mov.w	fp, #0
 8009a00:	6013      	str	r3, [r2, #0]
 8009a02:	e76b      	b.n	80098dc <_strtod_l+0x454>
 8009a04:	0800e2e7 	.word	0x0800e2e7
 8009a08:	0800e464 	.word	0x0800e464
 8009a0c:	0800e2de 	.word	0x0800e2de
 8009a10:	0800e2e1 	.word	0x0800e2e1
 8009a14:	0800e461 	.word	0x0800e461
 8009a18:	0800e5f0 	.word	0x0800e5f0
 8009a1c:	0800e5c8 	.word	0x0800e5c8
 8009a20:	7ff00000 	.word	0x7ff00000
 8009a24:	7ca00000 	.word	0x7ca00000
 8009a28:	7fefffff 	.word	0x7fefffff
 8009a2c:	f014 0310 	ands.w	r3, r4, #16
 8009a30:	bf18      	it	ne
 8009a32:	236a      	movne	r3, #106	@ 0x6a
 8009a34:	4ea9      	ldr	r6, [pc, #676]	@ (8009cdc <_strtod_l+0x854>)
 8009a36:	9308      	str	r3, [sp, #32]
 8009a38:	4650      	mov	r0, sl
 8009a3a:	4659      	mov	r1, fp
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	07e7      	lsls	r7, r4, #31
 8009a40:	d504      	bpl.n	8009a4c <_strtod_l+0x5c4>
 8009a42:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a46:	f7f6 fdd7 	bl	80005f8 <__aeabi_dmul>
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	1064      	asrs	r4, r4, #1
 8009a4e:	f106 0608 	add.w	r6, r6, #8
 8009a52:	d1f4      	bne.n	8009a3e <_strtod_l+0x5b6>
 8009a54:	b10b      	cbz	r3, 8009a5a <_strtod_l+0x5d2>
 8009a56:	4682      	mov	sl, r0
 8009a58:	468b      	mov	fp, r1
 8009a5a:	9b08      	ldr	r3, [sp, #32]
 8009a5c:	b1b3      	cbz	r3, 8009a8c <_strtod_l+0x604>
 8009a5e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009a62:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	4659      	mov	r1, fp
 8009a6a:	dd0f      	ble.n	8009a8c <_strtod_l+0x604>
 8009a6c:	2b1f      	cmp	r3, #31
 8009a6e:	dd56      	ble.n	8009b1e <_strtod_l+0x696>
 8009a70:	2b34      	cmp	r3, #52	@ 0x34
 8009a72:	bfde      	ittt	le
 8009a74:	f04f 33ff 	movle.w	r3, #4294967295
 8009a78:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009a7c:	4093      	lslle	r3, r2
 8009a7e:	f04f 0a00 	mov.w	sl, #0
 8009a82:	bfcc      	ite	gt
 8009a84:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009a88:	ea03 0b01 	andle.w	fp, r3, r1
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	2300      	movs	r3, #0
 8009a90:	4650      	mov	r0, sl
 8009a92:	4659      	mov	r1, fp
 8009a94:	f7f7 f818 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a98:	2800      	cmp	r0, #0
 8009a9a:	d1a7      	bne.n	80099ec <_strtod_l+0x564>
 8009a9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a9e:	9300      	str	r3, [sp, #0]
 8009aa0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009aa2:	9805      	ldr	r0, [sp, #20]
 8009aa4:	462b      	mov	r3, r5
 8009aa6:	464a      	mov	r2, r9
 8009aa8:	f001 fc62 	bl	800b370 <__s2b>
 8009aac:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	f43f af09 	beq.w	80098c6 <_strtod_l+0x43e>
 8009ab4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ab6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ab8:	2a00      	cmp	r2, #0
 8009aba:	eba3 0308 	sub.w	r3, r3, r8
 8009abe:	bfa8      	it	ge
 8009ac0:	2300      	movge	r3, #0
 8009ac2:	9312      	str	r3, [sp, #72]	@ 0x48
 8009ac4:	2400      	movs	r4, #0
 8009ac6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009aca:	9316      	str	r3, [sp, #88]	@ 0x58
 8009acc:	46a0      	mov	r8, r4
 8009ace:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ad0:	9805      	ldr	r0, [sp, #20]
 8009ad2:	6859      	ldr	r1, [r3, #4]
 8009ad4:	f001 fba4 	bl	800b220 <_Balloc>
 8009ad8:	4681      	mov	r9, r0
 8009ada:	2800      	cmp	r0, #0
 8009adc:	f43f aef7 	beq.w	80098ce <_strtod_l+0x446>
 8009ae0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ae2:	691a      	ldr	r2, [r3, #16]
 8009ae4:	3202      	adds	r2, #2
 8009ae6:	f103 010c 	add.w	r1, r3, #12
 8009aea:	0092      	lsls	r2, r2, #2
 8009aec:	300c      	adds	r0, #12
 8009aee:	f000 ffe4 	bl	800aaba <memcpy>
 8009af2:	ec4b ab10 	vmov	d0, sl, fp
 8009af6:	9805      	ldr	r0, [sp, #20]
 8009af8:	aa1c      	add	r2, sp, #112	@ 0x70
 8009afa:	a91b      	add	r1, sp, #108	@ 0x6c
 8009afc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009b00:	f001 ff6a 	bl	800b9d8 <__d2b>
 8009b04:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b06:	2800      	cmp	r0, #0
 8009b08:	f43f aee1 	beq.w	80098ce <_strtod_l+0x446>
 8009b0c:	9805      	ldr	r0, [sp, #20]
 8009b0e:	2101      	movs	r1, #1
 8009b10:	f001 fcc4 	bl	800b49c <__i2b>
 8009b14:	4680      	mov	r8, r0
 8009b16:	b948      	cbnz	r0, 8009b2c <_strtod_l+0x6a4>
 8009b18:	f04f 0800 	mov.w	r8, #0
 8009b1c:	e6d7      	b.n	80098ce <_strtod_l+0x446>
 8009b1e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b22:	fa02 f303 	lsl.w	r3, r2, r3
 8009b26:	ea03 0a0a 	and.w	sl, r3, sl
 8009b2a:	e7af      	b.n	8009a8c <_strtod_l+0x604>
 8009b2c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009b2e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009b30:	2d00      	cmp	r5, #0
 8009b32:	bfab      	itete	ge
 8009b34:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009b36:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009b38:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009b3a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009b3c:	bfac      	ite	ge
 8009b3e:	18ef      	addge	r7, r5, r3
 8009b40:	1b5e      	sublt	r6, r3, r5
 8009b42:	9b08      	ldr	r3, [sp, #32]
 8009b44:	1aed      	subs	r5, r5, r3
 8009b46:	4415      	add	r5, r2
 8009b48:	4b65      	ldr	r3, [pc, #404]	@ (8009ce0 <_strtod_l+0x858>)
 8009b4a:	3d01      	subs	r5, #1
 8009b4c:	429d      	cmp	r5, r3
 8009b4e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009b52:	da50      	bge.n	8009bf6 <_strtod_l+0x76e>
 8009b54:	1b5b      	subs	r3, r3, r5
 8009b56:	2b1f      	cmp	r3, #31
 8009b58:	eba2 0203 	sub.w	r2, r2, r3
 8009b5c:	f04f 0101 	mov.w	r1, #1
 8009b60:	dc3d      	bgt.n	8009bde <_strtod_l+0x756>
 8009b62:	fa01 f303 	lsl.w	r3, r1, r3
 8009b66:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b68:	2300      	movs	r3, #0
 8009b6a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b6c:	18bd      	adds	r5, r7, r2
 8009b6e:	9b08      	ldr	r3, [sp, #32]
 8009b70:	42af      	cmp	r7, r5
 8009b72:	4416      	add	r6, r2
 8009b74:	441e      	add	r6, r3
 8009b76:	463b      	mov	r3, r7
 8009b78:	bfa8      	it	ge
 8009b7a:	462b      	movge	r3, r5
 8009b7c:	42b3      	cmp	r3, r6
 8009b7e:	bfa8      	it	ge
 8009b80:	4633      	movge	r3, r6
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	bfc2      	ittt	gt
 8009b86:	1aed      	subgt	r5, r5, r3
 8009b88:	1af6      	subgt	r6, r6, r3
 8009b8a:	1aff      	subgt	r7, r7, r3
 8009b8c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	dd16      	ble.n	8009bc0 <_strtod_l+0x738>
 8009b92:	4641      	mov	r1, r8
 8009b94:	9805      	ldr	r0, [sp, #20]
 8009b96:	461a      	mov	r2, r3
 8009b98:	f001 fd38 	bl	800b60c <__pow5mult>
 8009b9c:	4680      	mov	r8, r0
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	d0ba      	beq.n	8009b18 <_strtod_l+0x690>
 8009ba2:	4601      	mov	r1, r0
 8009ba4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009ba6:	9805      	ldr	r0, [sp, #20]
 8009ba8:	f001 fc8e 	bl	800b4c8 <__multiply>
 8009bac:	900a      	str	r0, [sp, #40]	@ 0x28
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	f43f ae8d 	beq.w	80098ce <_strtod_l+0x446>
 8009bb4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bb6:	9805      	ldr	r0, [sp, #20]
 8009bb8:	f001 fb72 	bl	800b2a0 <_Bfree>
 8009bbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bbe:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bc0:	2d00      	cmp	r5, #0
 8009bc2:	dc1d      	bgt.n	8009c00 <_strtod_l+0x778>
 8009bc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	dd23      	ble.n	8009c12 <_strtod_l+0x78a>
 8009bca:	4649      	mov	r1, r9
 8009bcc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009bce:	9805      	ldr	r0, [sp, #20]
 8009bd0:	f001 fd1c 	bl	800b60c <__pow5mult>
 8009bd4:	4681      	mov	r9, r0
 8009bd6:	b9e0      	cbnz	r0, 8009c12 <_strtod_l+0x78a>
 8009bd8:	f04f 0900 	mov.w	r9, #0
 8009bdc:	e677      	b.n	80098ce <_strtod_l+0x446>
 8009bde:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009be2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009be6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009bea:	35e2      	adds	r5, #226	@ 0xe2
 8009bec:	fa01 f305 	lsl.w	r3, r1, r5
 8009bf0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009bf2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009bf4:	e7ba      	b.n	8009b6c <_strtod_l+0x6e4>
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009bfe:	e7b5      	b.n	8009b6c <_strtod_l+0x6e4>
 8009c00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c02:	9805      	ldr	r0, [sp, #20]
 8009c04:	462a      	mov	r2, r5
 8009c06:	f001 fd5b 	bl	800b6c0 <__lshift>
 8009c0a:	901a      	str	r0, [sp, #104]	@ 0x68
 8009c0c:	2800      	cmp	r0, #0
 8009c0e:	d1d9      	bne.n	8009bc4 <_strtod_l+0x73c>
 8009c10:	e65d      	b.n	80098ce <_strtod_l+0x446>
 8009c12:	2e00      	cmp	r6, #0
 8009c14:	dd07      	ble.n	8009c26 <_strtod_l+0x79e>
 8009c16:	4649      	mov	r1, r9
 8009c18:	9805      	ldr	r0, [sp, #20]
 8009c1a:	4632      	mov	r2, r6
 8009c1c:	f001 fd50 	bl	800b6c0 <__lshift>
 8009c20:	4681      	mov	r9, r0
 8009c22:	2800      	cmp	r0, #0
 8009c24:	d0d8      	beq.n	8009bd8 <_strtod_l+0x750>
 8009c26:	2f00      	cmp	r7, #0
 8009c28:	dd08      	ble.n	8009c3c <_strtod_l+0x7b4>
 8009c2a:	4641      	mov	r1, r8
 8009c2c:	9805      	ldr	r0, [sp, #20]
 8009c2e:	463a      	mov	r2, r7
 8009c30:	f001 fd46 	bl	800b6c0 <__lshift>
 8009c34:	4680      	mov	r8, r0
 8009c36:	2800      	cmp	r0, #0
 8009c38:	f43f ae49 	beq.w	80098ce <_strtod_l+0x446>
 8009c3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c3e:	9805      	ldr	r0, [sp, #20]
 8009c40:	464a      	mov	r2, r9
 8009c42:	f001 fdc5 	bl	800b7d0 <__mdiff>
 8009c46:	4604      	mov	r4, r0
 8009c48:	2800      	cmp	r0, #0
 8009c4a:	f43f ae40 	beq.w	80098ce <_strtod_l+0x446>
 8009c4e:	68c3      	ldr	r3, [r0, #12]
 8009c50:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009c52:	2300      	movs	r3, #0
 8009c54:	60c3      	str	r3, [r0, #12]
 8009c56:	4641      	mov	r1, r8
 8009c58:	f001 fd9e 	bl	800b798 <__mcmp>
 8009c5c:	2800      	cmp	r0, #0
 8009c5e:	da45      	bge.n	8009cec <_strtod_l+0x864>
 8009c60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c62:	ea53 030a 	orrs.w	r3, r3, sl
 8009c66:	d16b      	bne.n	8009d40 <_strtod_l+0x8b8>
 8009c68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d167      	bne.n	8009d40 <_strtod_l+0x8b8>
 8009c70:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009c74:	0d1b      	lsrs	r3, r3, #20
 8009c76:	051b      	lsls	r3, r3, #20
 8009c78:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009c7c:	d960      	bls.n	8009d40 <_strtod_l+0x8b8>
 8009c7e:	6963      	ldr	r3, [r4, #20]
 8009c80:	b913      	cbnz	r3, 8009c88 <_strtod_l+0x800>
 8009c82:	6923      	ldr	r3, [r4, #16]
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	dd5b      	ble.n	8009d40 <_strtod_l+0x8b8>
 8009c88:	4621      	mov	r1, r4
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	9805      	ldr	r0, [sp, #20]
 8009c8e:	f001 fd17 	bl	800b6c0 <__lshift>
 8009c92:	4641      	mov	r1, r8
 8009c94:	4604      	mov	r4, r0
 8009c96:	f001 fd7f 	bl	800b798 <__mcmp>
 8009c9a:	2800      	cmp	r0, #0
 8009c9c:	dd50      	ble.n	8009d40 <_strtod_l+0x8b8>
 8009c9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009ca2:	9a08      	ldr	r2, [sp, #32]
 8009ca4:	0d1b      	lsrs	r3, r3, #20
 8009ca6:	051b      	lsls	r3, r3, #20
 8009ca8:	2a00      	cmp	r2, #0
 8009caa:	d06a      	beq.n	8009d82 <_strtod_l+0x8fa>
 8009cac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009cb0:	d867      	bhi.n	8009d82 <_strtod_l+0x8fa>
 8009cb2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009cb6:	f67f ae9d 	bls.w	80099f4 <_strtod_l+0x56c>
 8009cba:	4b0a      	ldr	r3, [pc, #40]	@ (8009ce4 <_strtod_l+0x85c>)
 8009cbc:	4650      	mov	r0, sl
 8009cbe:	4659      	mov	r1, fp
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	f7f6 fc99 	bl	80005f8 <__aeabi_dmul>
 8009cc6:	4b08      	ldr	r3, [pc, #32]	@ (8009ce8 <_strtod_l+0x860>)
 8009cc8:	400b      	ands	r3, r1
 8009cca:	4682      	mov	sl, r0
 8009ccc:	468b      	mov	fp, r1
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	f47f ae08 	bne.w	80098e4 <_strtod_l+0x45c>
 8009cd4:	9a05      	ldr	r2, [sp, #20]
 8009cd6:	2322      	movs	r3, #34	@ 0x22
 8009cd8:	6013      	str	r3, [r2, #0]
 8009cda:	e603      	b.n	80098e4 <_strtod_l+0x45c>
 8009cdc:	0800e490 	.word	0x0800e490
 8009ce0:	fffffc02 	.word	0xfffffc02
 8009ce4:	39500000 	.word	0x39500000
 8009ce8:	7ff00000 	.word	0x7ff00000
 8009cec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009cf0:	d165      	bne.n	8009dbe <_strtod_l+0x936>
 8009cf2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009cf4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009cf8:	b35a      	cbz	r2, 8009d52 <_strtod_l+0x8ca>
 8009cfa:	4a9f      	ldr	r2, [pc, #636]	@ (8009f78 <_strtod_l+0xaf0>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d12b      	bne.n	8009d58 <_strtod_l+0x8d0>
 8009d00:	9b08      	ldr	r3, [sp, #32]
 8009d02:	4651      	mov	r1, sl
 8009d04:	b303      	cbz	r3, 8009d48 <_strtod_l+0x8c0>
 8009d06:	4b9d      	ldr	r3, [pc, #628]	@ (8009f7c <_strtod_l+0xaf4>)
 8009d08:	465a      	mov	r2, fp
 8009d0a:	4013      	ands	r3, r2
 8009d0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009d10:	f04f 32ff 	mov.w	r2, #4294967295
 8009d14:	d81b      	bhi.n	8009d4e <_strtod_l+0x8c6>
 8009d16:	0d1b      	lsrs	r3, r3, #20
 8009d18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8009d20:	4299      	cmp	r1, r3
 8009d22:	d119      	bne.n	8009d58 <_strtod_l+0x8d0>
 8009d24:	4b96      	ldr	r3, [pc, #600]	@ (8009f80 <_strtod_l+0xaf8>)
 8009d26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d102      	bne.n	8009d32 <_strtod_l+0x8aa>
 8009d2c:	3101      	adds	r1, #1
 8009d2e:	f43f adce 	beq.w	80098ce <_strtod_l+0x446>
 8009d32:	4b92      	ldr	r3, [pc, #584]	@ (8009f7c <_strtod_l+0xaf4>)
 8009d34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d36:	401a      	ands	r2, r3
 8009d38:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009d3c:	f04f 0a00 	mov.w	sl, #0
 8009d40:	9b08      	ldr	r3, [sp, #32]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d1b9      	bne.n	8009cba <_strtod_l+0x832>
 8009d46:	e5cd      	b.n	80098e4 <_strtod_l+0x45c>
 8009d48:	f04f 33ff 	mov.w	r3, #4294967295
 8009d4c:	e7e8      	b.n	8009d20 <_strtod_l+0x898>
 8009d4e:	4613      	mov	r3, r2
 8009d50:	e7e6      	b.n	8009d20 <_strtod_l+0x898>
 8009d52:	ea53 030a 	orrs.w	r3, r3, sl
 8009d56:	d0a2      	beq.n	8009c9e <_strtod_l+0x816>
 8009d58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009d5a:	b1db      	cbz	r3, 8009d94 <_strtod_l+0x90c>
 8009d5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d5e:	4213      	tst	r3, r2
 8009d60:	d0ee      	beq.n	8009d40 <_strtod_l+0x8b8>
 8009d62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d64:	9a08      	ldr	r2, [sp, #32]
 8009d66:	4650      	mov	r0, sl
 8009d68:	4659      	mov	r1, fp
 8009d6a:	b1bb      	cbz	r3, 8009d9c <_strtod_l+0x914>
 8009d6c:	f7ff fb6e 	bl	800944c <sulp>
 8009d70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d74:	ec53 2b10 	vmov	r2, r3, d0
 8009d78:	f7f6 fa88 	bl	800028c <__adddf3>
 8009d7c:	4682      	mov	sl, r0
 8009d7e:	468b      	mov	fp, r1
 8009d80:	e7de      	b.n	8009d40 <_strtod_l+0x8b8>
 8009d82:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009d86:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009d8a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009d8e:	f04f 3aff 	mov.w	sl, #4294967295
 8009d92:	e7d5      	b.n	8009d40 <_strtod_l+0x8b8>
 8009d94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009d96:	ea13 0f0a 	tst.w	r3, sl
 8009d9a:	e7e1      	b.n	8009d60 <_strtod_l+0x8d8>
 8009d9c:	f7ff fb56 	bl	800944c <sulp>
 8009da0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009da4:	ec53 2b10 	vmov	r2, r3, d0
 8009da8:	f7f6 fa6e 	bl	8000288 <__aeabi_dsub>
 8009dac:	2200      	movs	r2, #0
 8009dae:	2300      	movs	r3, #0
 8009db0:	4682      	mov	sl, r0
 8009db2:	468b      	mov	fp, r1
 8009db4:	f7f6 fe88 	bl	8000ac8 <__aeabi_dcmpeq>
 8009db8:	2800      	cmp	r0, #0
 8009dba:	d0c1      	beq.n	8009d40 <_strtod_l+0x8b8>
 8009dbc:	e61a      	b.n	80099f4 <_strtod_l+0x56c>
 8009dbe:	4641      	mov	r1, r8
 8009dc0:	4620      	mov	r0, r4
 8009dc2:	f001 fe61 	bl	800ba88 <__ratio>
 8009dc6:	ec57 6b10 	vmov	r6, r7, d0
 8009dca:	2200      	movs	r2, #0
 8009dcc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	4639      	mov	r1, r7
 8009dd4:	f7f6 fe8c 	bl	8000af0 <__aeabi_dcmple>
 8009dd8:	2800      	cmp	r0, #0
 8009dda:	d06f      	beq.n	8009ebc <_strtod_l+0xa34>
 8009ddc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d17a      	bne.n	8009ed8 <_strtod_l+0xa50>
 8009de2:	f1ba 0f00 	cmp.w	sl, #0
 8009de6:	d158      	bne.n	8009e9a <_strtod_l+0xa12>
 8009de8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d15a      	bne.n	8009ea8 <_strtod_l+0xa20>
 8009df2:	4b64      	ldr	r3, [pc, #400]	@ (8009f84 <_strtod_l+0xafc>)
 8009df4:	2200      	movs	r2, #0
 8009df6:	4630      	mov	r0, r6
 8009df8:	4639      	mov	r1, r7
 8009dfa:	f7f6 fe6f 	bl	8000adc <__aeabi_dcmplt>
 8009dfe:	2800      	cmp	r0, #0
 8009e00:	d159      	bne.n	8009eb6 <_strtod_l+0xa2e>
 8009e02:	4630      	mov	r0, r6
 8009e04:	4639      	mov	r1, r7
 8009e06:	4b60      	ldr	r3, [pc, #384]	@ (8009f88 <_strtod_l+0xb00>)
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f7f6 fbf5 	bl	80005f8 <__aeabi_dmul>
 8009e0e:	4606      	mov	r6, r0
 8009e10:	460f      	mov	r7, r1
 8009e12:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009e16:	9606      	str	r6, [sp, #24]
 8009e18:	9307      	str	r3, [sp, #28]
 8009e1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e1e:	4d57      	ldr	r5, [pc, #348]	@ (8009f7c <_strtod_l+0xaf4>)
 8009e20:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009e24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e26:	401d      	ands	r5, r3
 8009e28:	4b58      	ldr	r3, [pc, #352]	@ (8009f8c <_strtod_l+0xb04>)
 8009e2a:	429d      	cmp	r5, r3
 8009e2c:	f040 80b2 	bne.w	8009f94 <_strtod_l+0xb0c>
 8009e30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e32:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009e36:	ec4b ab10 	vmov	d0, sl, fp
 8009e3a:	f001 fd5d 	bl	800b8f8 <__ulp>
 8009e3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e42:	ec51 0b10 	vmov	r0, r1, d0
 8009e46:	f7f6 fbd7 	bl	80005f8 <__aeabi_dmul>
 8009e4a:	4652      	mov	r2, sl
 8009e4c:	465b      	mov	r3, fp
 8009e4e:	f7f6 fa1d 	bl	800028c <__adddf3>
 8009e52:	460b      	mov	r3, r1
 8009e54:	4949      	ldr	r1, [pc, #292]	@ (8009f7c <_strtod_l+0xaf4>)
 8009e56:	4a4e      	ldr	r2, [pc, #312]	@ (8009f90 <_strtod_l+0xb08>)
 8009e58:	4019      	ands	r1, r3
 8009e5a:	4291      	cmp	r1, r2
 8009e5c:	4682      	mov	sl, r0
 8009e5e:	d942      	bls.n	8009ee6 <_strtod_l+0xa5e>
 8009e60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009e62:	4b47      	ldr	r3, [pc, #284]	@ (8009f80 <_strtod_l+0xaf8>)
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d103      	bne.n	8009e70 <_strtod_l+0x9e8>
 8009e68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	f43f ad2f 	beq.w	80098ce <_strtod_l+0x446>
 8009e70:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009f80 <_strtod_l+0xaf8>
 8009e74:	f04f 3aff 	mov.w	sl, #4294967295
 8009e78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e7a:	9805      	ldr	r0, [sp, #20]
 8009e7c:	f001 fa10 	bl	800b2a0 <_Bfree>
 8009e80:	9805      	ldr	r0, [sp, #20]
 8009e82:	4649      	mov	r1, r9
 8009e84:	f001 fa0c 	bl	800b2a0 <_Bfree>
 8009e88:	9805      	ldr	r0, [sp, #20]
 8009e8a:	4641      	mov	r1, r8
 8009e8c:	f001 fa08 	bl	800b2a0 <_Bfree>
 8009e90:	9805      	ldr	r0, [sp, #20]
 8009e92:	4621      	mov	r1, r4
 8009e94:	f001 fa04 	bl	800b2a0 <_Bfree>
 8009e98:	e619      	b.n	8009ace <_strtod_l+0x646>
 8009e9a:	f1ba 0f01 	cmp.w	sl, #1
 8009e9e:	d103      	bne.n	8009ea8 <_strtod_l+0xa20>
 8009ea0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	f43f ada6 	beq.w	80099f4 <_strtod_l+0x56c>
 8009ea8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009f58 <_strtod_l+0xad0>
 8009eac:	4f35      	ldr	r7, [pc, #212]	@ (8009f84 <_strtod_l+0xafc>)
 8009eae:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009eb2:	2600      	movs	r6, #0
 8009eb4:	e7b1      	b.n	8009e1a <_strtod_l+0x992>
 8009eb6:	4f34      	ldr	r7, [pc, #208]	@ (8009f88 <_strtod_l+0xb00>)
 8009eb8:	2600      	movs	r6, #0
 8009eba:	e7aa      	b.n	8009e12 <_strtod_l+0x98a>
 8009ebc:	4b32      	ldr	r3, [pc, #200]	@ (8009f88 <_strtod_l+0xb00>)
 8009ebe:	4630      	mov	r0, r6
 8009ec0:	4639      	mov	r1, r7
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	f7f6 fb98 	bl	80005f8 <__aeabi_dmul>
 8009ec8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009eca:	4606      	mov	r6, r0
 8009ecc:	460f      	mov	r7, r1
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d09f      	beq.n	8009e12 <_strtod_l+0x98a>
 8009ed2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009ed6:	e7a0      	b.n	8009e1a <_strtod_l+0x992>
 8009ed8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009f60 <_strtod_l+0xad8>
 8009edc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ee0:	ec57 6b17 	vmov	r6, r7, d7
 8009ee4:	e799      	b.n	8009e1a <_strtod_l+0x992>
 8009ee6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009eea:	9b08      	ldr	r3, [sp, #32]
 8009eec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d1c1      	bne.n	8009e78 <_strtod_l+0x9f0>
 8009ef4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009ef8:	0d1b      	lsrs	r3, r3, #20
 8009efa:	051b      	lsls	r3, r3, #20
 8009efc:	429d      	cmp	r5, r3
 8009efe:	d1bb      	bne.n	8009e78 <_strtod_l+0x9f0>
 8009f00:	4630      	mov	r0, r6
 8009f02:	4639      	mov	r1, r7
 8009f04:	f7f6 fed8 	bl	8000cb8 <__aeabi_d2lz>
 8009f08:	f7f6 fb48 	bl	800059c <__aeabi_l2d>
 8009f0c:	4602      	mov	r2, r0
 8009f0e:	460b      	mov	r3, r1
 8009f10:	4630      	mov	r0, r6
 8009f12:	4639      	mov	r1, r7
 8009f14:	f7f6 f9b8 	bl	8000288 <__aeabi_dsub>
 8009f18:	460b      	mov	r3, r1
 8009f1a:	4602      	mov	r2, r0
 8009f1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009f20:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009f24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f26:	ea46 060a 	orr.w	r6, r6, sl
 8009f2a:	431e      	orrs	r6, r3
 8009f2c:	d06f      	beq.n	800a00e <_strtod_l+0xb86>
 8009f2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009f68 <_strtod_l+0xae0>)
 8009f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f34:	f7f6 fdd2 	bl	8000adc <__aeabi_dcmplt>
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	f47f acd3 	bne.w	80098e4 <_strtod_l+0x45c>
 8009f3e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009f70 <_strtod_l+0xae8>)
 8009f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f48:	f7f6 fde6 	bl	8000b18 <__aeabi_dcmpgt>
 8009f4c:	2800      	cmp	r0, #0
 8009f4e:	d093      	beq.n	8009e78 <_strtod_l+0x9f0>
 8009f50:	e4c8      	b.n	80098e4 <_strtod_l+0x45c>
 8009f52:	bf00      	nop
 8009f54:	f3af 8000 	nop.w
 8009f58:	00000000 	.word	0x00000000
 8009f5c:	bff00000 	.word	0xbff00000
 8009f60:	00000000 	.word	0x00000000
 8009f64:	3ff00000 	.word	0x3ff00000
 8009f68:	94a03595 	.word	0x94a03595
 8009f6c:	3fdfffff 	.word	0x3fdfffff
 8009f70:	35afe535 	.word	0x35afe535
 8009f74:	3fe00000 	.word	0x3fe00000
 8009f78:	000fffff 	.word	0x000fffff
 8009f7c:	7ff00000 	.word	0x7ff00000
 8009f80:	7fefffff 	.word	0x7fefffff
 8009f84:	3ff00000 	.word	0x3ff00000
 8009f88:	3fe00000 	.word	0x3fe00000
 8009f8c:	7fe00000 	.word	0x7fe00000
 8009f90:	7c9fffff 	.word	0x7c9fffff
 8009f94:	9b08      	ldr	r3, [sp, #32]
 8009f96:	b323      	cbz	r3, 8009fe2 <_strtod_l+0xb5a>
 8009f98:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009f9c:	d821      	bhi.n	8009fe2 <_strtod_l+0xb5a>
 8009f9e:	a328      	add	r3, pc, #160	@ (adr r3, 800a040 <_strtod_l+0xbb8>)
 8009fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa4:	4630      	mov	r0, r6
 8009fa6:	4639      	mov	r1, r7
 8009fa8:	f7f6 fda2 	bl	8000af0 <__aeabi_dcmple>
 8009fac:	b1a0      	cbz	r0, 8009fd8 <_strtod_l+0xb50>
 8009fae:	4639      	mov	r1, r7
 8009fb0:	4630      	mov	r0, r6
 8009fb2:	f7f6 fdf9 	bl	8000ba8 <__aeabi_d2uiz>
 8009fb6:	2801      	cmp	r0, #1
 8009fb8:	bf38      	it	cc
 8009fba:	2001      	movcc	r0, #1
 8009fbc:	f7f6 faa2 	bl	8000504 <__aeabi_ui2d>
 8009fc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fc2:	4606      	mov	r6, r0
 8009fc4:	460f      	mov	r7, r1
 8009fc6:	b9fb      	cbnz	r3, 800a008 <_strtod_l+0xb80>
 8009fc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009fcc:	9014      	str	r0, [sp, #80]	@ 0x50
 8009fce:	9315      	str	r3, [sp, #84]	@ 0x54
 8009fd0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009fd4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009fd8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009fda:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009fde:	1b5b      	subs	r3, r3, r5
 8009fe0:	9311      	str	r3, [sp, #68]	@ 0x44
 8009fe2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009fe6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009fea:	f001 fc85 	bl	800b8f8 <__ulp>
 8009fee:	4650      	mov	r0, sl
 8009ff0:	ec53 2b10 	vmov	r2, r3, d0
 8009ff4:	4659      	mov	r1, fp
 8009ff6:	f7f6 faff 	bl	80005f8 <__aeabi_dmul>
 8009ffa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009ffe:	f7f6 f945 	bl	800028c <__adddf3>
 800a002:	4682      	mov	sl, r0
 800a004:	468b      	mov	fp, r1
 800a006:	e770      	b.n	8009eea <_strtod_l+0xa62>
 800a008:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a00c:	e7e0      	b.n	8009fd0 <_strtod_l+0xb48>
 800a00e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a048 <_strtod_l+0xbc0>)
 800a010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a014:	f7f6 fd62 	bl	8000adc <__aeabi_dcmplt>
 800a018:	e798      	b.n	8009f4c <_strtod_l+0xac4>
 800a01a:	2300      	movs	r3, #0
 800a01c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a01e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a020:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a022:	6013      	str	r3, [r2, #0]
 800a024:	f7ff ba6d 	b.w	8009502 <_strtod_l+0x7a>
 800a028:	2a65      	cmp	r2, #101	@ 0x65
 800a02a:	f43f ab68 	beq.w	80096fe <_strtod_l+0x276>
 800a02e:	2a45      	cmp	r2, #69	@ 0x45
 800a030:	f43f ab65 	beq.w	80096fe <_strtod_l+0x276>
 800a034:	2301      	movs	r3, #1
 800a036:	f7ff bba0 	b.w	800977a <_strtod_l+0x2f2>
 800a03a:	bf00      	nop
 800a03c:	f3af 8000 	nop.w
 800a040:	ffc00000 	.word	0xffc00000
 800a044:	41dfffff 	.word	0x41dfffff
 800a048:	94a03595 	.word	0x94a03595
 800a04c:	3fcfffff 	.word	0x3fcfffff

0800a050 <_strtod_r>:
 800a050:	4b01      	ldr	r3, [pc, #4]	@ (800a058 <_strtod_r+0x8>)
 800a052:	f7ff ba19 	b.w	8009488 <_strtod_l>
 800a056:	bf00      	nop
 800a058:	2000010c 	.word	0x2000010c

0800a05c <_strtol_l.isra.0>:
 800a05c:	2b24      	cmp	r3, #36	@ 0x24
 800a05e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a062:	4686      	mov	lr, r0
 800a064:	4690      	mov	r8, r2
 800a066:	d801      	bhi.n	800a06c <_strtol_l.isra.0+0x10>
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d106      	bne.n	800a07a <_strtol_l.isra.0+0x1e>
 800a06c:	f000 fcf8 	bl	800aa60 <__errno>
 800a070:	2316      	movs	r3, #22
 800a072:	6003      	str	r3, [r0, #0]
 800a074:	2000      	movs	r0, #0
 800a076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a07a:	4834      	ldr	r0, [pc, #208]	@ (800a14c <_strtol_l.isra.0+0xf0>)
 800a07c:	460d      	mov	r5, r1
 800a07e:	462a      	mov	r2, r5
 800a080:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a084:	5d06      	ldrb	r6, [r0, r4]
 800a086:	f016 0608 	ands.w	r6, r6, #8
 800a08a:	d1f8      	bne.n	800a07e <_strtol_l.isra.0+0x22>
 800a08c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a08e:	d110      	bne.n	800a0b2 <_strtol_l.isra.0+0x56>
 800a090:	782c      	ldrb	r4, [r5, #0]
 800a092:	2601      	movs	r6, #1
 800a094:	1c95      	adds	r5, r2, #2
 800a096:	f033 0210 	bics.w	r2, r3, #16
 800a09a:	d115      	bne.n	800a0c8 <_strtol_l.isra.0+0x6c>
 800a09c:	2c30      	cmp	r4, #48	@ 0x30
 800a09e:	d10d      	bne.n	800a0bc <_strtol_l.isra.0+0x60>
 800a0a0:	782a      	ldrb	r2, [r5, #0]
 800a0a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a0a6:	2a58      	cmp	r2, #88	@ 0x58
 800a0a8:	d108      	bne.n	800a0bc <_strtol_l.isra.0+0x60>
 800a0aa:	786c      	ldrb	r4, [r5, #1]
 800a0ac:	3502      	adds	r5, #2
 800a0ae:	2310      	movs	r3, #16
 800a0b0:	e00a      	b.n	800a0c8 <_strtol_l.isra.0+0x6c>
 800a0b2:	2c2b      	cmp	r4, #43	@ 0x2b
 800a0b4:	bf04      	itt	eq
 800a0b6:	782c      	ldrbeq	r4, [r5, #0]
 800a0b8:	1c95      	addeq	r5, r2, #2
 800a0ba:	e7ec      	b.n	800a096 <_strtol_l.isra.0+0x3a>
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d1f6      	bne.n	800a0ae <_strtol_l.isra.0+0x52>
 800a0c0:	2c30      	cmp	r4, #48	@ 0x30
 800a0c2:	bf14      	ite	ne
 800a0c4:	230a      	movne	r3, #10
 800a0c6:	2308      	moveq	r3, #8
 800a0c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a0cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	fbbc f9f3 	udiv	r9, ip, r3
 800a0d6:	4610      	mov	r0, r2
 800a0d8:	fb03 ca19 	mls	sl, r3, r9, ip
 800a0dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a0e0:	2f09      	cmp	r7, #9
 800a0e2:	d80f      	bhi.n	800a104 <_strtol_l.isra.0+0xa8>
 800a0e4:	463c      	mov	r4, r7
 800a0e6:	42a3      	cmp	r3, r4
 800a0e8:	dd1b      	ble.n	800a122 <_strtol_l.isra.0+0xc6>
 800a0ea:	1c57      	adds	r7, r2, #1
 800a0ec:	d007      	beq.n	800a0fe <_strtol_l.isra.0+0xa2>
 800a0ee:	4581      	cmp	r9, r0
 800a0f0:	d314      	bcc.n	800a11c <_strtol_l.isra.0+0xc0>
 800a0f2:	d101      	bne.n	800a0f8 <_strtol_l.isra.0+0x9c>
 800a0f4:	45a2      	cmp	sl, r4
 800a0f6:	db11      	blt.n	800a11c <_strtol_l.isra.0+0xc0>
 800a0f8:	fb00 4003 	mla	r0, r0, r3, r4
 800a0fc:	2201      	movs	r2, #1
 800a0fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a102:	e7eb      	b.n	800a0dc <_strtol_l.isra.0+0x80>
 800a104:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a108:	2f19      	cmp	r7, #25
 800a10a:	d801      	bhi.n	800a110 <_strtol_l.isra.0+0xb4>
 800a10c:	3c37      	subs	r4, #55	@ 0x37
 800a10e:	e7ea      	b.n	800a0e6 <_strtol_l.isra.0+0x8a>
 800a110:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a114:	2f19      	cmp	r7, #25
 800a116:	d804      	bhi.n	800a122 <_strtol_l.isra.0+0xc6>
 800a118:	3c57      	subs	r4, #87	@ 0x57
 800a11a:	e7e4      	b.n	800a0e6 <_strtol_l.isra.0+0x8a>
 800a11c:	f04f 32ff 	mov.w	r2, #4294967295
 800a120:	e7ed      	b.n	800a0fe <_strtol_l.isra.0+0xa2>
 800a122:	1c53      	adds	r3, r2, #1
 800a124:	d108      	bne.n	800a138 <_strtol_l.isra.0+0xdc>
 800a126:	2322      	movs	r3, #34	@ 0x22
 800a128:	f8ce 3000 	str.w	r3, [lr]
 800a12c:	4660      	mov	r0, ip
 800a12e:	f1b8 0f00 	cmp.w	r8, #0
 800a132:	d0a0      	beq.n	800a076 <_strtol_l.isra.0+0x1a>
 800a134:	1e69      	subs	r1, r5, #1
 800a136:	e006      	b.n	800a146 <_strtol_l.isra.0+0xea>
 800a138:	b106      	cbz	r6, 800a13c <_strtol_l.isra.0+0xe0>
 800a13a:	4240      	negs	r0, r0
 800a13c:	f1b8 0f00 	cmp.w	r8, #0
 800a140:	d099      	beq.n	800a076 <_strtol_l.isra.0+0x1a>
 800a142:	2a00      	cmp	r2, #0
 800a144:	d1f6      	bne.n	800a134 <_strtol_l.isra.0+0xd8>
 800a146:	f8c8 1000 	str.w	r1, [r8]
 800a14a:	e794      	b.n	800a076 <_strtol_l.isra.0+0x1a>
 800a14c:	0800e4b9 	.word	0x0800e4b9

0800a150 <_strtol_r>:
 800a150:	f7ff bf84 	b.w	800a05c <_strtol_l.isra.0>

0800a154 <strtol>:
 800a154:	4613      	mov	r3, r2
 800a156:	460a      	mov	r2, r1
 800a158:	4601      	mov	r1, r0
 800a15a:	4802      	ldr	r0, [pc, #8]	@ (800a164 <strtol+0x10>)
 800a15c:	6800      	ldr	r0, [r0, #0]
 800a15e:	f7ff bf7d 	b.w	800a05c <_strtol_l.isra.0>
 800a162:	bf00      	nop
 800a164:	20000278 	.word	0x20000278

0800a168 <_scanf_float>:
 800a168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a16c:	b087      	sub	sp, #28
 800a16e:	4691      	mov	r9, r2
 800a170:	9303      	str	r3, [sp, #12]
 800a172:	688b      	ldr	r3, [r1, #8]
 800a174:	1e5a      	subs	r2, r3, #1
 800a176:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a17a:	bf81      	itttt	hi
 800a17c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a180:	eb03 0b05 	addhi.w	fp, r3, r5
 800a184:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a188:	608b      	strhi	r3, [r1, #8]
 800a18a:	680b      	ldr	r3, [r1, #0]
 800a18c:	460a      	mov	r2, r1
 800a18e:	f04f 0500 	mov.w	r5, #0
 800a192:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a196:	f842 3b1c 	str.w	r3, [r2], #28
 800a19a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a19e:	4680      	mov	r8, r0
 800a1a0:	460c      	mov	r4, r1
 800a1a2:	bf98      	it	ls
 800a1a4:	f04f 0b00 	movls.w	fp, #0
 800a1a8:	9201      	str	r2, [sp, #4]
 800a1aa:	4616      	mov	r6, r2
 800a1ac:	46aa      	mov	sl, r5
 800a1ae:	462f      	mov	r7, r5
 800a1b0:	9502      	str	r5, [sp, #8]
 800a1b2:	68a2      	ldr	r2, [r4, #8]
 800a1b4:	b15a      	cbz	r2, 800a1ce <_scanf_float+0x66>
 800a1b6:	f8d9 3000 	ldr.w	r3, [r9]
 800a1ba:	781b      	ldrb	r3, [r3, #0]
 800a1bc:	2b4e      	cmp	r3, #78	@ 0x4e
 800a1be:	d863      	bhi.n	800a288 <_scanf_float+0x120>
 800a1c0:	2b40      	cmp	r3, #64	@ 0x40
 800a1c2:	d83b      	bhi.n	800a23c <_scanf_float+0xd4>
 800a1c4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a1c8:	b2c8      	uxtb	r0, r1
 800a1ca:	280e      	cmp	r0, #14
 800a1cc:	d939      	bls.n	800a242 <_scanf_float+0xda>
 800a1ce:	b11f      	cbz	r7, 800a1d8 <_scanf_float+0x70>
 800a1d0:	6823      	ldr	r3, [r4, #0]
 800a1d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1d6:	6023      	str	r3, [r4, #0]
 800a1d8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1dc:	f1ba 0f01 	cmp.w	sl, #1
 800a1e0:	f200 8114 	bhi.w	800a40c <_scanf_float+0x2a4>
 800a1e4:	9b01      	ldr	r3, [sp, #4]
 800a1e6:	429e      	cmp	r6, r3
 800a1e8:	f200 8105 	bhi.w	800a3f6 <_scanf_float+0x28e>
 800a1ec:	2001      	movs	r0, #1
 800a1ee:	b007      	add	sp, #28
 800a1f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1f4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a1f8:	2a0d      	cmp	r2, #13
 800a1fa:	d8e8      	bhi.n	800a1ce <_scanf_float+0x66>
 800a1fc:	a101      	add	r1, pc, #4	@ (adr r1, 800a204 <_scanf_float+0x9c>)
 800a1fe:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a202:	bf00      	nop
 800a204:	0800a34d 	.word	0x0800a34d
 800a208:	0800a1cf 	.word	0x0800a1cf
 800a20c:	0800a1cf 	.word	0x0800a1cf
 800a210:	0800a1cf 	.word	0x0800a1cf
 800a214:	0800a3a9 	.word	0x0800a3a9
 800a218:	0800a383 	.word	0x0800a383
 800a21c:	0800a1cf 	.word	0x0800a1cf
 800a220:	0800a1cf 	.word	0x0800a1cf
 800a224:	0800a35b 	.word	0x0800a35b
 800a228:	0800a1cf 	.word	0x0800a1cf
 800a22c:	0800a1cf 	.word	0x0800a1cf
 800a230:	0800a1cf 	.word	0x0800a1cf
 800a234:	0800a1cf 	.word	0x0800a1cf
 800a238:	0800a317 	.word	0x0800a317
 800a23c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a240:	e7da      	b.n	800a1f8 <_scanf_float+0x90>
 800a242:	290e      	cmp	r1, #14
 800a244:	d8c3      	bhi.n	800a1ce <_scanf_float+0x66>
 800a246:	a001      	add	r0, pc, #4	@ (adr r0, 800a24c <_scanf_float+0xe4>)
 800a248:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a24c:	0800a307 	.word	0x0800a307
 800a250:	0800a1cf 	.word	0x0800a1cf
 800a254:	0800a307 	.word	0x0800a307
 800a258:	0800a397 	.word	0x0800a397
 800a25c:	0800a1cf 	.word	0x0800a1cf
 800a260:	0800a2a9 	.word	0x0800a2a9
 800a264:	0800a2ed 	.word	0x0800a2ed
 800a268:	0800a2ed 	.word	0x0800a2ed
 800a26c:	0800a2ed 	.word	0x0800a2ed
 800a270:	0800a2ed 	.word	0x0800a2ed
 800a274:	0800a2ed 	.word	0x0800a2ed
 800a278:	0800a2ed 	.word	0x0800a2ed
 800a27c:	0800a2ed 	.word	0x0800a2ed
 800a280:	0800a2ed 	.word	0x0800a2ed
 800a284:	0800a2ed 	.word	0x0800a2ed
 800a288:	2b6e      	cmp	r3, #110	@ 0x6e
 800a28a:	d809      	bhi.n	800a2a0 <_scanf_float+0x138>
 800a28c:	2b60      	cmp	r3, #96	@ 0x60
 800a28e:	d8b1      	bhi.n	800a1f4 <_scanf_float+0x8c>
 800a290:	2b54      	cmp	r3, #84	@ 0x54
 800a292:	d07b      	beq.n	800a38c <_scanf_float+0x224>
 800a294:	2b59      	cmp	r3, #89	@ 0x59
 800a296:	d19a      	bne.n	800a1ce <_scanf_float+0x66>
 800a298:	2d07      	cmp	r5, #7
 800a29a:	d198      	bne.n	800a1ce <_scanf_float+0x66>
 800a29c:	2508      	movs	r5, #8
 800a29e:	e02f      	b.n	800a300 <_scanf_float+0x198>
 800a2a0:	2b74      	cmp	r3, #116	@ 0x74
 800a2a2:	d073      	beq.n	800a38c <_scanf_float+0x224>
 800a2a4:	2b79      	cmp	r3, #121	@ 0x79
 800a2a6:	e7f6      	b.n	800a296 <_scanf_float+0x12e>
 800a2a8:	6821      	ldr	r1, [r4, #0]
 800a2aa:	05c8      	lsls	r0, r1, #23
 800a2ac:	d51e      	bpl.n	800a2ec <_scanf_float+0x184>
 800a2ae:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a2b2:	6021      	str	r1, [r4, #0]
 800a2b4:	3701      	adds	r7, #1
 800a2b6:	f1bb 0f00 	cmp.w	fp, #0
 800a2ba:	d003      	beq.n	800a2c4 <_scanf_float+0x15c>
 800a2bc:	3201      	adds	r2, #1
 800a2be:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a2c2:	60a2      	str	r2, [r4, #8]
 800a2c4:	68a3      	ldr	r3, [r4, #8]
 800a2c6:	3b01      	subs	r3, #1
 800a2c8:	60a3      	str	r3, [r4, #8]
 800a2ca:	6923      	ldr	r3, [r4, #16]
 800a2cc:	3301      	adds	r3, #1
 800a2ce:	6123      	str	r3, [r4, #16]
 800a2d0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a2d4:	3b01      	subs	r3, #1
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	f8c9 3004 	str.w	r3, [r9, #4]
 800a2dc:	f340 8082 	ble.w	800a3e4 <_scanf_float+0x27c>
 800a2e0:	f8d9 3000 	ldr.w	r3, [r9]
 800a2e4:	3301      	adds	r3, #1
 800a2e6:	f8c9 3000 	str.w	r3, [r9]
 800a2ea:	e762      	b.n	800a1b2 <_scanf_float+0x4a>
 800a2ec:	eb1a 0105 	adds.w	r1, sl, r5
 800a2f0:	f47f af6d 	bne.w	800a1ce <_scanf_float+0x66>
 800a2f4:	6822      	ldr	r2, [r4, #0]
 800a2f6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a2fa:	6022      	str	r2, [r4, #0]
 800a2fc:	460d      	mov	r5, r1
 800a2fe:	468a      	mov	sl, r1
 800a300:	f806 3b01 	strb.w	r3, [r6], #1
 800a304:	e7de      	b.n	800a2c4 <_scanf_float+0x15c>
 800a306:	6822      	ldr	r2, [r4, #0]
 800a308:	0610      	lsls	r0, r2, #24
 800a30a:	f57f af60 	bpl.w	800a1ce <_scanf_float+0x66>
 800a30e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a312:	6022      	str	r2, [r4, #0]
 800a314:	e7f4      	b.n	800a300 <_scanf_float+0x198>
 800a316:	f1ba 0f00 	cmp.w	sl, #0
 800a31a:	d10c      	bne.n	800a336 <_scanf_float+0x1ce>
 800a31c:	b977      	cbnz	r7, 800a33c <_scanf_float+0x1d4>
 800a31e:	6822      	ldr	r2, [r4, #0]
 800a320:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a324:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a328:	d108      	bne.n	800a33c <_scanf_float+0x1d4>
 800a32a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a32e:	6022      	str	r2, [r4, #0]
 800a330:	f04f 0a01 	mov.w	sl, #1
 800a334:	e7e4      	b.n	800a300 <_scanf_float+0x198>
 800a336:	f1ba 0f02 	cmp.w	sl, #2
 800a33a:	d050      	beq.n	800a3de <_scanf_float+0x276>
 800a33c:	2d01      	cmp	r5, #1
 800a33e:	d002      	beq.n	800a346 <_scanf_float+0x1de>
 800a340:	2d04      	cmp	r5, #4
 800a342:	f47f af44 	bne.w	800a1ce <_scanf_float+0x66>
 800a346:	3501      	adds	r5, #1
 800a348:	b2ed      	uxtb	r5, r5
 800a34a:	e7d9      	b.n	800a300 <_scanf_float+0x198>
 800a34c:	f1ba 0f01 	cmp.w	sl, #1
 800a350:	f47f af3d 	bne.w	800a1ce <_scanf_float+0x66>
 800a354:	f04f 0a02 	mov.w	sl, #2
 800a358:	e7d2      	b.n	800a300 <_scanf_float+0x198>
 800a35a:	b975      	cbnz	r5, 800a37a <_scanf_float+0x212>
 800a35c:	2f00      	cmp	r7, #0
 800a35e:	f47f af37 	bne.w	800a1d0 <_scanf_float+0x68>
 800a362:	6822      	ldr	r2, [r4, #0]
 800a364:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a368:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a36c:	f040 8103 	bne.w	800a576 <_scanf_float+0x40e>
 800a370:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a374:	6022      	str	r2, [r4, #0]
 800a376:	2501      	movs	r5, #1
 800a378:	e7c2      	b.n	800a300 <_scanf_float+0x198>
 800a37a:	2d03      	cmp	r5, #3
 800a37c:	d0e3      	beq.n	800a346 <_scanf_float+0x1de>
 800a37e:	2d05      	cmp	r5, #5
 800a380:	e7df      	b.n	800a342 <_scanf_float+0x1da>
 800a382:	2d02      	cmp	r5, #2
 800a384:	f47f af23 	bne.w	800a1ce <_scanf_float+0x66>
 800a388:	2503      	movs	r5, #3
 800a38a:	e7b9      	b.n	800a300 <_scanf_float+0x198>
 800a38c:	2d06      	cmp	r5, #6
 800a38e:	f47f af1e 	bne.w	800a1ce <_scanf_float+0x66>
 800a392:	2507      	movs	r5, #7
 800a394:	e7b4      	b.n	800a300 <_scanf_float+0x198>
 800a396:	6822      	ldr	r2, [r4, #0]
 800a398:	0591      	lsls	r1, r2, #22
 800a39a:	f57f af18 	bpl.w	800a1ce <_scanf_float+0x66>
 800a39e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a3a2:	6022      	str	r2, [r4, #0]
 800a3a4:	9702      	str	r7, [sp, #8]
 800a3a6:	e7ab      	b.n	800a300 <_scanf_float+0x198>
 800a3a8:	6822      	ldr	r2, [r4, #0]
 800a3aa:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a3ae:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a3b2:	d005      	beq.n	800a3c0 <_scanf_float+0x258>
 800a3b4:	0550      	lsls	r0, r2, #21
 800a3b6:	f57f af0a 	bpl.w	800a1ce <_scanf_float+0x66>
 800a3ba:	2f00      	cmp	r7, #0
 800a3bc:	f000 80db 	beq.w	800a576 <_scanf_float+0x40e>
 800a3c0:	0591      	lsls	r1, r2, #22
 800a3c2:	bf58      	it	pl
 800a3c4:	9902      	ldrpl	r1, [sp, #8]
 800a3c6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a3ca:	bf58      	it	pl
 800a3cc:	1a79      	subpl	r1, r7, r1
 800a3ce:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a3d2:	bf58      	it	pl
 800a3d4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a3d8:	6022      	str	r2, [r4, #0]
 800a3da:	2700      	movs	r7, #0
 800a3dc:	e790      	b.n	800a300 <_scanf_float+0x198>
 800a3de:	f04f 0a03 	mov.w	sl, #3
 800a3e2:	e78d      	b.n	800a300 <_scanf_float+0x198>
 800a3e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a3e8:	4649      	mov	r1, r9
 800a3ea:	4640      	mov	r0, r8
 800a3ec:	4798      	blx	r3
 800a3ee:	2800      	cmp	r0, #0
 800a3f0:	f43f aedf 	beq.w	800a1b2 <_scanf_float+0x4a>
 800a3f4:	e6eb      	b.n	800a1ce <_scanf_float+0x66>
 800a3f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a3fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a3fe:	464a      	mov	r2, r9
 800a400:	4640      	mov	r0, r8
 800a402:	4798      	blx	r3
 800a404:	6923      	ldr	r3, [r4, #16]
 800a406:	3b01      	subs	r3, #1
 800a408:	6123      	str	r3, [r4, #16]
 800a40a:	e6eb      	b.n	800a1e4 <_scanf_float+0x7c>
 800a40c:	1e6b      	subs	r3, r5, #1
 800a40e:	2b06      	cmp	r3, #6
 800a410:	d824      	bhi.n	800a45c <_scanf_float+0x2f4>
 800a412:	2d02      	cmp	r5, #2
 800a414:	d836      	bhi.n	800a484 <_scanf_float+0x31c>
 800a416:	9b01      	ldr	r3, [sp, #4]
 800a418:	429e      	cmp	r6, r3
 800a41a:	f67f aee7 	bls.w	800a1ec <_scanf_float+0x84>
 800a41e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a422:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a426:	464a      	mov	r2, r9
 800a428:	4640      	mov	r0, r8
 800a42a:	4798      	blx	r3
 800a42c:	6923      	ldr	r3, [r4, #16]
 800a42e:	3b01      	subs	r3, #1
 800a430:	6123      	str	r3, [r4, #16]
 800a432:	e7f0      	b.n	800a416 <_scanf_float+0x2ae>
 800a434:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a438:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a43c:	464a      	mov	r2, r9
 800a43e:	4640      	mov	r0, r8
 800a440:	4798      	blx	r3
 800a442:	6923      	ldr	r3, [r4, #16]
 800a444:	3b01      	subs	r3, #1
 800a446:	6123      	str	r3, [r4, #16]
 800a448:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a44c:	fa5f fa8a 	uxtb.w	sl, sl
 800a450:	f1ba 0f02 	cmp.w	sl, #2
 800a454:	d1ee      	bne.n	800a434 <_scanf_float+0x2cc>
 800a456:	3d03      	subs	r5, #3
 800a458:	b2ed      	uxtb	r5, r5
 800a45a:	1b76      	subs	r6, r6, r5
 800a45c:	6823      	ldr	r3, [r4, #0]
 800a45e:	05da      	lsls	r2, r3, #23
 800a460:	d530      	bpl.n	800a4c4 <_scanf_float+0x35c>
 800a462:	055b      	lsls	r3, r3, #21
 800a464:	d511      	bpl.n	800a48a <_scanf_float+0x322>
 800a466:	9b01      	ldr	r3, [sp, #4]
 800a468:	429e      	cmp	r6, r3
 800a46a:	f67f aebf 	bls.w	800a1ec <_scanf_float+0x84>
 800a46e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a472:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a476:	464a      	mov	r2, r9
 800a478:	4640      	mov	r0, r8
 800a47a:	4798      	blx	r3
 800a47c:	6923      	ldr	r3, [r4, #16]
 800a47e:	3b01      	subs	r3, #1
 800a480:	6123      	str	r3, [r4, #16]
 800a482:	e7f0      	b.n	800a466 <_scanf_float+0x2fe>
 800a484:	46aa      	mov	sl, r5
 800a486:	46b3      	mov	fp, r6
 800a488:	e7de      	b.n	800a448 <_scanf_float+0x2e0>
 800a48a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a48e:	6923      	ldr	r3, [r4, #16]
 800a490:	2965      	cmp	r1, #101	@ 0x65
 800a492:	f103 33ff 	add.w	r3, r3, #4294967295
 800a496:	f106 35ff 	add.w	r5, r6, #4294967295
 800a49a:	6123      	str	r3, [r4, #16]
 800a49c:	d00c      	beq.n	800a4b8 <_scanf_float+0x350>
 800a49e:	2945      	cmp	r1, #69	@ 0x45
 800a4a0:	d00a      	beq.n	800a4b8 <_scanf_float+0x350>
 800a4a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4a6:	464a      	mov	r2, r9
 800a4a8:	4640      	mov	r0, r8
 800a4aa:	4798      	blx	r3
 800a4ac:	6923      	ldr	r3, [r4, #16]
 800a4ae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a4b2:	3b01      	subs	r3, #1
 800a4b4:	1eb5      	subs	r5, r6, #2
 800a4b6:	6123      	str	r3, [r4, #16]
 800a4b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4bc:	464a      	mov	r2, r9
 800a4be:	4640      	mov	r0, r8
 800a4c0:	4798      	blx	r3
 800a4c2:	462e      	mov	r6, r5
 800a4c4:	6822      	ldr	r2, [r4, #0]
 800a4c6:	f012 0210 	ands.w	r2, r2, #16
 800a4ca:	d001      	beq.n	800a4d0 <_scanf_float+0x368>
 800a4cc:	2000      	movs	r0, #0
 800a4ce:	e68e      	b.n	800a1ee <_scanf_float+0x86>
 800a4d0:	7032      	strb	r2, [r6, #0]
 800a4d2:	6823      	ldr	r3, [r4, #0]
 800a4d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a4d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a4dc:	d125      	bne.n	800a52a <_scanf_float+0x3c2>
 800a4de:	9b02      	ldr	r3, [sp, #8]
 800a4e0:	429f      	cmp	r7, r3
 800a4e2:	d00a      	beq.n	800a4fa <_scanf_float+0x392>
 800a4e4:	1bda      	subs	r2, r3, r7
 800a4e6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a4ea:	429e      	cmp	r6, r3
 800a4ec:	bf28      	it	cs
 800a4ee:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a4f2:	4922      	ldr	r1, [pc, #136]	@ (800a57c <_scanf_float+0x414>)
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	f000 f907 	bl	800a708 <siprintf>
 800a4fa:	9901      	ldr	r1, [sp, #4]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	4640      	mov	r0, r8
 800a500:	f7ff fda6 	bl	800a050 <_strtod_r>
 800a504:	9b03      	ldr	r3, [sp, #12]
 800a506:	6821      	ldr	r1, [r4, #0]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	f011 0f02 	tst.w	r1, #2
 800a50e:	ec57 6b10 	vmov	r6, r7, d0
 800a512:	f103 0204 	add.w	r2, r3, #4
 800a516:	d015      	beq.n	800a544 <_scanf_float+0x3dc>
 800a518:	9903      	ldr	r1, [sp, #12]
 800a51a:	600a      	str	r2, [r1, #0]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	e9c3 6700 	strd	r6, r7, [r3]
 800a522:	68e3      	ldr	r3, [r4, #12]
 800a524:	3301      	adds	r3, #1
 800a526:	60e3      	str	r3, [r4, #12]
 800a528:	e7d0      	b.n	800a4cc <_scanf_float+0x364>
 800a52a:	9b04      	ldr	r3, [sp, #16]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d0e4      	beq.n	800a4fa <_scanf_float+0x392>
 800a530:	9905      	ldr	r1, [sp, #20]
 800a532:	230a      	movs	r3, #10
 800a534:	3101      	adds	r1, #1
 800a536:	4640      	mov	r0, r8
 800a538:	f7ff fe0a 	bl	800a150 <_strtol_r>
 800a53c:	9b04      	ldr	r3, [sp, #16]
 800a53e:	9e05      	ldr	r6, [sp, #20]
 800a540:	1ac2      	subs	r2, r0, r3
 800a542:	e7d0      	b.n	800a4e6 <_scanf_float+0x37e>
 800a544:	f011 0f04 	tst.w	r1, #4
 800a548:	9903      	ldr	r1, [sp, #12]
 800a54a:	600a      	str	r2, [r1, #0]
 800a54c:	d1e6      	bne.n	800a51c <_scanf_float+0x3b4>
 800a54e:	681d      	ldr	r5, [r3, #0]
 800a550:	4632      	mov	r2, r6
 800a552:	463b      	mov	r3, r7
 800a554:	4630      	mov	r0, r6
 800a556:	4639      	mov	r1, r7
 800a558:	f7f6 fae8 	bl	8000b2c <__aeabi_dcmpun>
 800a55c:	b128      	cbz	r0, 800a56a <_scanf_float+0x402>
 800a55e:	4808      	ldr	r0, [pc, #32]	@ (800a580 <_scanf_float+0x418>)
 800a560:	f000 fac2 	bl	800aae8 <nanf>
 800a564:	ed85 0a00 	vstr	s0, [r5]
 800a568:	e7db      	b.n	800a522 <_scanf_float+0x3ba>
 800a56a:	4630      	mov	r0, r6
 800a56c:	4639      	mov	r1, r7
 800a56e:	f7f6 fb3b 	bl	8000be8 <__aeabi_d2f>
 800a572:	6028      	str	r0, [r5, #0]
 800a574:	e7d5      	b.n	800a522 <_scanf_float+0x3ba>
 800a576:	2700      	movs	r7, #0
 800a578:	e62e      	b.n	800a1d8 <_scanf_float+0x70>
 800a57a:	bf00      	nop
 800a57c:	0800e2ea 	.word	0x0800e2ea
 800a580:	0800e461 	.word	0x0800e461

0800a584 <std>:
 800a584:	2300      	movs	r3, #0
 800a586:	b510      	push	{r4, lr}
 800a588:	4604      	mov	r4, r0
 800a58a:	e9c0 3300 	strd	r3, r3, [r0]
 800a58e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a592:	6083      	str	r3, [r0, #8]
 800a594:	8181      	strh	r1, [r0, #12]
 800a596:	6643      	str	r3, [r0, #100]	@ 0x64
 800a598:	81c2      	strh	r2, [r0, #14]
 800a59a:	6183      	str	r3, [r0, #24]
 800a59c:	4619      	mov	r1, r3
 800a59e:	2208      	movs	r2, #8
 800a5a0:	305c      	adds	r0, #92	@ 0x5c
 800a5a2:	f000 f9d9 	bl	800a958 <memset>
 800a5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a5dc <std+0x58>)
 800a5a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a5aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e0 <std+0x5c>)
 800a5ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e4 <std+0x60>)
 800a5b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a5b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e8 <std+0x64>)
 800a5b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a5b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a5ec <std+0x68>)
 800a5b8:	6224      	str	r4, [r4, #32]
 800a5ba:	429c      	cmp	r4, r3
 800a5bc:	d006      	beq.n	800a5cc <std+0x48>
 800a5be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a5c2:	4294      	cmp	r4, r2
 800a5c4:	d002      	beq.n	800a5cc <std+0x48>
 800a5c6:	33d0      	adds	r3, #208	@ 0xd0
 800a5c8:	429c      	cmp	r4, r3
 800a5ca:	d105      	bne.n	800a5d8 <std+0x54>
 800a5cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a5d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5d4:	f000 ba6e 	b.w	800aab4 <__retarget_lock_init_recursive>
 800a5d8:	bd10      	pop	{r4, pc}
 800a5da:	bf00      	nop
 800a5dc:	0800a7a5 	.word	0x0800a7a5
 800a5e0:	0800a7cb 	.word	0x0800a7cb
 800a5e4:	0800a803 	.word	0x0800a803
 800a5e8:	0800a827 	.word	0x0800a827
 800a5ec:	20000aa8 	.word	0x20000aa8

0800a5f0 <stdio_exit_handler>:
 800a5f0:	4a02      	ldr	r2, [pc, #8]	@ (800a5fc <stdio_exit_handler+0xc>)
 800a5f2:	4903      	ldr	r1, [pc, #12]	@ (800a600 <stdio_exit_handler+0x10>)
 800a5f4:	4803      	ldr	r0, [pc, #12]	@ (800a604 <stdio_exit_handler+0x14>)
 800a5f6:	f000 b869 	b.w	800a6cc <_fwalk_sglue>
 800a5fa:	bf00      	nop
 800a5fc:	20000100 	.word	0x20000100
 800a600:	0800cb2d 	.word	0x0800cb2d
 800a604:	2000027c 	.word	0x2000027c

0800a608 <cleanup_stdio>:
 800a608:	6841      	ldr	r1, [r0, #4]
 800a60a:	4b0c      	ldr	r3, [pc, #48]	@ (800a63c <cleanup_stdio+0x34>)
 800a60c:	4299      	cmp	r1, r3
 800a60e:	b510      	push	{r4, lr}
 800a610:	4604      	mov	r4, r0
 800a612:	d001      	beq.n	800a618 <cleanup_stdio+0x10>
 800a614:	f002 fa8a 	bl	800cb2c <_fflush_r>
 800a618:	68a1      	ldr	r1, [r4, #8]
 800a61a:	4b09      	ldr	r3, [pc, #36]	@ (800a640 <cleanup_stdio+0x38>)
 800a61c:	4299      	cmp	r1, r3
 800a61e:	d002      	beq.n	800a626 <cleanup_stdio+0x1e>
 800a620:	4620      	mov	r0, r4
 800a622:	f002 fa83 	bl	800cb2c <_fflush_r>
 800a626:	68e1      	ldr	r1, [r4, #12]
 800a628:	4b06      	ldr	r3, [pc, #24]	@ (800a644 <cleanup_stdio+0x3c>)
 800a62a:	4299      	cmp	r1, r3
 800a62c:	d004      	beq.n	800a638 <cleanup_stdio+0x30>
 800a62e:	4620      	mov	r0, r4
 800a630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a634:	f002 ba7a 	b.w	800cb2c <_fflush_r>
 800a638:	bd10      	pop	{r4, pc}
 800a63a:	bf00      	nop
 800a63c:	20000aa8 	.word	0x20000aa8
 800a640:	20000b10 	.word	0x20000b10
 800a644:	20000b78 	.word	0x20000b78

0800a648 <global_stdio_init.part.0>:
 800a648:	b510      	push	{r4, lr}
 800a64a:	4b0b      	ldr	r3, [pc, #44]	@ (800a678 <global_stdio_init.part.0+0x30>)
 800a64c:	4c0b      	ldr	r4, [pc, #44]	@ (800a67c <global_stdio_init.part.0+0x34>)
 800a64e:	4a0c      	ldr	r2, [pc, #48]	@ (800a680 <global_stdio_init.part.0+0x38>)
 800a650:	601a      	str	r2, [r3, #0]
 800a652:	4620      	mov	r0, r4
 800a654:	2200      	movs	r2, #0
 800a656:	2104      	movs	r1, #4
 800a658:	f7ff ff94 	bl	800a584 <std>
 800a65c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a660:	2201      	movs	r2, #1
 800a662:	2109      	movs	r1, #9
 800a664:	f7ff ff8e 	bl	800a584 <std>
 800a668:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a66c:	2202      	movs	r2, #2
 800a66e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a672:	2112      	movs	r1, #18
 800a674:	f7ff bf86 	b.w	800a584 <std>
 800a678:	20000be0 	.word	0x20000be0
 800a67c:	20000aa8 	.word	0x20000aa8
 800a680:	0800a5f1 	.word	0x0800a5f1

0800a684 <__sfp_lock_acquire>:
 800a684:	4801      	ldr	r0, [pc, #4]	@ (800a68c <__sfp_lock_acquire+0x8>)
 800a686:	f000 ba16 	b.w	800aab6 <__retarget_lock_acquire_recursive>
 800a68a:	bf00      	nop
 800a68c:	20000be9 	.word	0x20000be9

0800a690 <__sfp_lock_release>:
 800a690:	4801      	ldr	r0, [pc, #4]	@ (800a698 <__sfp_lock_release+0x8>)
 800a692:	f000 ba11 	b.w	800aab8 <__retarget_lock_release_recursive>
 800a696:	bf00      	nop
 800a698:	20000be9 	.word	0x20000be9

0800a69c <__sinit>:
 800a69c:	b510      	push	{r4, lr}
 800a69e:	4604      	mov	r4, r0
 800a6a0:	f7ff fff0 	bl	800a684 <__sfp_lock_acquire>
 800a6a4:	6a23      	ldr	r3, [r4, #32]
 800a6a6:	b11b      	cbz	r3, 800a6b0 <__sinit+0x14>
 800a6a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6ac:	f7ff bff0 	b.w	800a690 <__sfp_lock_release>
 800a6b0:	4b04      	ldr	r3, [pc, #16]	@ (800a6c4 <__sinit+0x28>)
 800a6b2:	6223      	str	r3, [r4, #32]
 800a6b4:	4b04      	ldr	r3, [pc, #16]	@ (800a6c8 <__sinit+0x2c>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1f5      	bne.n	800a6a8 <__sinit+0xc>
 800a6bc:	f7ff ffc4 	bl	800a648 <global_stdio_init.part.0>
 800a6c0:	e7f2      	b.n	800a6a8 <__sinit+0xc>
 800a6c2:	bf00      	nop
 800a6c4:	0800a609 	.word	0x0800a609
 800a6c8:	20000be0 	.word	0x20000be0

0800a6cc <_fwalk_sglue>:
 800a6cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6d0:	4607      	mov	r7, r0
 800a6d2:	4688      	mov	r8, r1
 800a6d4:	4614      	mov	r4, r2
 800a6d6:	2600      	movs	r6, #0
 800a6d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a6dc:	f1b9 0901 	subs.w	r9, r9, #1
 800a6e0:	d505      	bpl.n	800a6ee <_fwalk_sglue+0x22>
 800a6e2:	6824      	ldr	r4, [r4, #0]
 800a6e4:	2c00      	cmp	r4, #0
 800a6e6:	d1f7      	bne.n	800a6d8 <_fwalk_sglue+0xc>
 800a6e8:	4630      	mov	r0, r6
 800a6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6ee:	89ab      	ldrh	r3, [r5, #12]
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d907      	bls.n	800a704 <_fwalk_sglue+0x38>
 800a6f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a6f8:	3301      	adds	r3, #1
 800a6fa:	d003      	beq.n	800a704 <_fwalk_sglue+0x38>
 800a6fc:	4629      	mov	r1, r5
 800a6fe:	4638      	mov	r0, r7
 800a700:	47c0      	blx	r8
 800a702:	4306      	orrs	r6, r0
 800a704:	3568      	adds	r5, #104	@ 0x68
 800a706:	e7e9      	b.n	800a6dc <_fwalk_sglue+0x10>

0800a708 <siprintf>:
 800a708:	b40e      	push	{r1, r2, r3}
 800a70a:	b510      	push	{r4, lr}
 800a70c:	b09d      	sub	sp, #116	@ 0x74
 800a70e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a710:	9002      	str	r0, [sp, #8]
 800a712:	9006      	str	r0, [sp, #24]
 800a714:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a718:	480a      	ldr	r0, [pc, #40]	@ (800a744 <siprintf+0x3c>)
 800a71a:	9107      	str	r1, [sp, #28]
 800a71c:	9104      	str	r1, [sp, #16]
 800a71e:	490a      	ldr	r1, [pc, #40]	@ (800a748 <siprintf+0x40>)
 800a720:	f853 2b04 	ldr.w	r2, [r3], #4
 800a724:	9105      	str	r1, [sp, #20]
 800a726:	2400      	movs	r4, #0
 800a728:	a902      	add	r1, sp, #8
 800a72a:	6800      	ldr	r0, [r0, #0]
 800a72c:	9301      	str	r3, [sp, #4]
 800a72e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a730:	f001 fa90 	bl	800bc54 <_svfiprintf_r>
 800a734:	9b02      	ldr	r3, [sp, #8]
 800a736:	701c      	strb	r4, [r3, #0]
 800a738:	b01d      	add	sp, #116	@ 0x74
 800a73a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a73e:	b003      	add	sp, #12
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	20000278 	.word	0x20000278
 800a748:	ffff0208 	.word	0xffff0208

0800a74c <siscanf>:
 800a74c:	b40e      	push	{r1, r2, r3}
 800a74e:	b570      	push	{r4, r5, r6, lr}
 800a750:	b09d      	sub	sp, #116	@ 0x74
 800a752:	ac21      	add	r4, sp, #132	@ 0x84
 800a754:	2500      	movs	r5, #0
 800a756:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a75a:	f854 6b04 	ldr.w	r6, [r4], #4
 800a75e:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a762:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a764:	9002      	str	r0, [sp, #8]
 800a766:	9006      	str	r0, [sp, #24]
 800a768:	f7f5 fd32 	bl	80001d0 <strlen>
 800a76c:	4b0b      	ldr	r3, [pc, #44]	@ (800a79c <siscanf+0x50>)
 800a76e:	9003      	str	r0, [sp, #12]
 800a770:	9007      	str	r0, [sp, #28]
 800a772:	480b      	ldr	r0, [pc, #44]	@ (800a7a0 <siscanf+0x54>)
 800a774:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a776:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a77a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a77e:	4632      	mov	r2, r6
 800a780:	4623      	mov	r3, r4
 800a782:	a902      	add	r1, sp, #8
 800a784:	6800      	ldr	r0, [r0, #0]
 800a786:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a788:	9514      	str	r5, [sp, #80]	@ 0x50
 800a78a:	9401      	str	r4, [sp, #4]
 800a78c:	f001 fbb8 	bl	800bf00 <__ssvfiscanf_r>
 800a790:	b01d      	add	sp, #116	@ 0x74
 800a792:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a796:	b003      	add	sp, #12
 800a798:	4770      	bx	lr
 800a79a:	bf00      	nop
 800a79c:	0800a7c7 	.word	0x0800a7c7
 800a7a0:	20000278 	.word	0x20000278

0800a7a4 <__sread>:
 800a7a4:	b510      	push	{r4, lr}
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7ac:	f000 f924 	bl	800a9f8 <_read_r>
 800a7b0:	2800      	cmp	r0, #0
 800a7b2:	bfab      	itete	ge
 800a7b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a7b6:	89a3      	ldrhlt	r3, [r4, #12]
 800a7b8:	181b      	addge	r3, r3, r0
 800a7ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a7be:	bfac      	ite	ge
 800a7c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a7c2:	81a3      	strhlt	r3, [r4, #12]
 800a7c4:	bd10      	pop	{r4, pc}

0800a7c6 <__seofread>:
 800a7c6:	2000      	movs	r0, #0
 800a7c8:	4770      	bx	lr

0800a7ca <__swrite>:
 800a7ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7ce:	461f      	mov	r7, r3
 800a7d0:	898b      	ldrh	r3, [r1, #12]
 800a7d2:	05db      	lsls	r3, r3, #23
 800a7d4:	4605      	mov	r5, r0
 800a7d6:	460c      	mov	r4, r1
 800a7d8:	4616      	mov	r6, r2
 800a7da:	d505      	bpl.n	800a7e8 <__swrite+0x1e>
 800a7dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7e0:	2302      	movs	r3, #2
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	f000 f8f6 	bl	800a9d4 <_lseek_r>
 800a7e8:	89a3      	ldrh	r3, [r4, #12]
 800a7ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a7f2:	81a3      	strh	r3, [r4, #12]
 800a7f4:	4632      	mov	r2, r6
 800a7f6:	463b      	mov	r3, r7
 800a7f8:	4628      	mov	r0, r5
 800a7fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7fe:	f000 b91d 	b.w	800aa3c <_write_r>

0800a802 <__sseek>:
 800a802:	b510      	push	{r4, lr}
 800a804:	460c      	mov	r4, r1
 800a806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a80a:	f000 f8e3 	bl	800a9d4 <_lseek_r>
 800a80e:	1c43      	adds	r3, r0, #1
 800a810:	89a3      	ldrh	r3, [r4, #12]
 800a812:	bf15      	itete	ne
 800a814:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a816:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a81a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a81e:	81a3      	strheq	r3, [r4, #12]
 800a820:	bf18      	it	ne
 800a822:	81a3      	strhne	r3, [r4, #12]
 800a824:	bd10      	pop	{r4, pc}

0800a826 <__sclose>:
 800a826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a82a:	f000 b8c3 	b.w	800a9b4 <_close_r>

0800a82e <__swbuf_r>:
 800a82e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a830:	460e      	mov	r6, r1
 800a832:	4614      	mov	r4, r2
 800a834:	4605      	mov	r5, r0
 800a836:	b118      	cbz	r0, 800a840 <__swbuf_r+0x12>
 800a838:	6a03      	ldr	r3, [r0, #32]
 800a83a:	b90b      	cbnz	r3, 800a840 <__swbuf_r+0x12>
 800a83c:	f7ff ff2e 	bl	800a69c <__sinit>
 800a840:	69a3      	ldr	r3, [r4, #24]
 800a842:	60a3      	str	r3, [r4, #8]
 800a844:	89a3      	ldrh	r3, [r4, #12]
 800a846:	071a      	lsls	r2, r3, #28
 800a848:	d501      	bpl.n	800a84e <__swbuf_r+0x20>
 800a84a:	6923      	ldr	r3, [r4, #16]
 800a84c:	b943      	cbnz	r3, 800a860 <__swbuf_r+0x32>
 800a84e:	4621      	mov	r1, r4
 800a850:	4628      	mov	r0, r5
 800a852:	f000 f82b 	bl	800a8ac <__swsetup_r>
 800a856:	b118      	cbz	r0, 800a860 <__swbuf_r+0x32>
 800a858:	f04f 37ff 	mov.w	r7, #4294967295
 800a85c:	4638      	mov	r0, r7
 800a85e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a860:	6823      	ldr	r3, [r4, #0]
 800a862:	6922      	ldr	r2, [r4, #16]
 800a864:	1a98      	subs	r0, r3, r2
 800a866:	6963      	ldr	r3, [r4, #20]
 800a868:	b2f6      	uxtb	r6, r6
 800a86a:	4283      	cmp	r3, r0
 800a86c:	4637      	mov	r7, r6
 800a86e:	dc05      	bgt.n	800a87c <__swbuf_r+0x4e>
 800a870:	4621      	mov	r1, r4
 800a872:	4628      	mov	r0, r5
 800a874:	f002 f95a 	bl	800cb2c <_fflush_r>
 800a878:	2800      	cmp	r0, #0
 800a87a:	d1ed      	bne.n	800a858 <__swbuf_r+0x2a>
 800a87c:	68a3      	ldr	r3, [r4, #8]
 800a87e:	3b01      	subs	r3, #1
 800a880:	60a3      	str	r3, [r4, #8]
 800a882:	6823      	ldr	r3, [r4, #0]
 800a884:	1c5a      	adds	r2, r3, #1
 800a886:	6022      	str	r2, [r4, #0]
 800a888:	701e      	strb	r6, [r3, #0]
 800a88a:	6962      	ldr	r2, [r4, #20]
 800a88c:	1c43      	adds	r3, r0, #1
 800a88e:	429a      	cmp	r2, r3
 800a890:	d004      	beq.n	800a89c <__swbuf_r+0x6e>
 800a892:	89a3      	ldrh	r3, [r4, #12]
 800a894:	07db      	lsls	r3, r3, #31
 800a896:	d5e1      	bpl.n	800a85c <__swbuf_r+0x2e>
 800a898:	2e0a      	cmp	r6, #10
 800a89a:	d1df      	bne.n	800a85c <__swbuf_r+0x2e>
 800a89c:	4621      	mov	r1, r4
 800a89e:	4628      	mov	r0, r5
 800a8a0:	f002 f944 	bl	800cb2c <_fflush_r>
 800a8a4:	2800      	cmp	r0, #0
 800a8a6:	d0d9      	beq.n	800a85c <__swbuf_r+0x2e>
 800a8a8:	e7d6      	b.n	800a858 <__swbuf_r+0x2a>
	...

0800a8ac <__swsetup_r>:
 800a8ac:	b538      	push	{r3, r4, r5, lr}
 800a8ae:	4b29      	ldr	r3, [pc, #164]	@ (800a954 <__swsetup_r+0xa8>)
 800a8b0:	4605      	mov	r5, r0
 800a8b2:	6818      	ldr	r0, [r3, #0]
 800a8b4:	460c      	mov	r4, r1
 800a8b6:	b118      	cbz	r0, 800a8c0 <__swsetup_r+0x14>
 800a8b8:	6a03      	ldr	r3, [r0, #32]
 800a8ba:	b90b      	cbnz	r3, 800a8c0 <__swsetup_r+0x14>
 800a8bc:	f7ff feee 	bl	800a69c <__sinit>
 800a8c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8c4:	0719      	lsls	r1, r3, #28
 800a8c6:	d422      	bmi.n	800a90e <__swsetup_r+0x62>
 800a8c8:	06da      	lsls	r2, r3, #27
 800a8ca:	d407      	bmi.n	800a8dc <__swsetup_r+0x30>
 800a8cc:	2209      	movs	r2, #9
 800a8ce:	602a      	str	r2, [r5, #0]
 800a8d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8d4:	81a3      	strh	r3, [r4, #12]
 800a8d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a8da:	e033      	b.n	800a944 <__swsetup_r+0x98>
 800a8dc:	0758      	lsls	r0, r3, #29
 800a8de:	d512      	bpl.n	800a906 <__swsetup_r+0x5a>
 800a8e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a8e2:	b141      	cbz	r1, 800a8f6 <__swsetup_r+0x4a>
 800a8e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a8e8:	4299      	cmp	r1, r3
 800a8ea:	d002      	beq.n	800a8f2 <__swsetup_r+0x46>
 800a8ec:	4628      	mov	r0, r5
 800a8ee:	f000 f901 	bl	800aaf4 <_free_r>
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8f6:	89a3      	ldrh	r3, [r4, #12]
 800a8f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a8fc:	81a3      	strh	r3, [r4, #12]
 800a8fe:	2300      	movs	r3, #0
 800a900:	6063      	str	r3, [r4, #4]
 800a902:	6923      	ldr	r3, [r4, #16]
 800a904:	6023      	str	r3, [r4, #0]
 800a906:	89a3      	ldrh	r3, [r4, #12]
 800a908:	f043 0308 	orr.w	r3, r3, #8
 800a90c:	81a3      	strh	r3, [r4, #12]
 800a90e:	6923      	ldr	r3, [r4, #16]
 800a910:	b94b      	cbnz	r3, 800a926 <__swsetup_r+0x7a>
 800a912:	89a3      	ldrh	r3, [r4, #12]
 800a914:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a91c:	d003      	beq.n	800a926 <__swsetup_r+0x7a>
 800a91e:	4621      	mov	r1, r4
 800a920:	4628      	mov	r0, r5
 800a922:	f002 f951 	bl	800cbc8 <__smakebuf_r>
 800a926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a92a:	f013 0201 	ands.w	r2, r3, #1
 800a92e:	d00a      	beq.n	800a946 <__swsetup_r+0x9a>
 800a930:	2200      	movs	r2, #0
 800a932:	60a2      	str	r2, [r4, #8]
 800a934:	6962      	ldr	r2, [r4, #20]
 800a936:	4252      	negs	r2, r2
 800a938:	61a2      	str	r2, [r4, #24]
 800a93a:	6922      	ldr	r2, [r4, #16]
 800a93c:	b942      	cbnz	r2, 800a950 <__swsetup_r+0xa4>
 800a93e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a942:	d1c5      	bne.n	800a8d0 <__swsetup_r+0x24>
 800a944:	bd38      	pop	{r3, r4, r5, pc}
 800a946:	0799      	lsls	r1, r3, #30
 800a948:	bf58      	it	pl
 800a94a:	6962      	ldrpl	r2, [r4, #20]
 800a94c:	60a2      	str	r2, [r4, #8]
 800a94e:	e7f4      	b.n	800a93a <__swsetup_r+0x8e>
 800a950:	2000      	movs	r0, #0
 800a952:	e7f7      	b.n	800a944 <__swsetup_r+0x98>
 800a954:	20000278 	.word	0x20000278

0800a958 <memset>:
 800a958:	4402      	add	r2, r0
 800a95a:	4603      	mov	r3, r0
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d100      	bne.n	800a962 <memset+0xa>
 800a960:	4770      	bx	lr
 800a962:	f803 1b01 	strb.w	r1, [r3], #1
 800a966:	e7f9      	b.n	800a95c <memset+0x4>

0800a968 <strncmp>:
 800a968:	b510      	push	{r4, lr}
 800a96a:	b16a      	cbz	r2, 800a988 <strncmp+0x20>
 800a96c:	3901      	subs	r1, #1
 800a96e:	1884      	adds	r4, r0, r2
 800a970:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a974:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a978:	429a      	cmp	r2, r3
 800a97a:	d103      	bne.n	800a984 <strncmp+0x1c>
 800a97c:	42a0      	cmp	r0, r4
 800a97e:	d001      	beq.n	800a984 <strncmp+0x1c>
 800a980:	2a00      	cmp	r2, #0
 800a982:	d1f5      	bne.n	800a970 <strncmp+0x8>
 800a984:	1ad0      	subs	r0, r2, r3
 800a986:	bd10      	pop	{r4, pc}
 800a988:	4610      	mov	r0, r2
 800a98a:	e7fc      	b.n	800a986 <strncmp+0x1e>

0800a98c <strncpy>:
 800a98c:	b510      	push	{r4, lr}
 800a98e:	3901      	subs	r1, #1
 800a990:	4603      	mov	r3, r0
 800a992:	b132      	cbz	r2, 800a9a2 <strncpy+0x16>
 800a994:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a998:	f803 4b01 	strb.w	r4, [r3], #1
 800a99c:	3a01      	subs	r2, #1
 800a99e:	2c00      	cmp	r4, #0
 800a9a0:	d1f7      	bne.n	800a992 <strncpy+0x6>
 800a9a2:	441a      	add	r2, r3
 800a9a4:	2100      	movs	r1, #0
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d100      	bne.n	800a9ac <strncpy+0x20>
 800a9aa:	bd10      	pop	{r4, pc}
 800a9ac:	f803 1b01 	strb.w	r1, [r3], #1
 800a9b0:	e7f9      	b.n	800a9a6 <strncpy+0x1a>
	...

0800a9b4 <_close_r>:
 800a9b4:	b538      	push	{r3, r4, r5, lr}
 800a9b6:	4d06      	ldr	r5, [pc, #24]	@ (800a9d0 <_close_r+0x1c>)
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	4604      	mov	r4, r0
 800a9bc:	4608      	mov	r0, r1
 800a9be:	602b      	str	r3, [r5, #0]
 800a9c0:	f7fa f9d0 	bl	8004d64 <_close>
 800a9c4:	1c43      	adds	r3, r0, #1
 800a9c6:	d102      	bne.n	800a9ce <_close_r+0x1a>
 800a9c8:	682b      	ldr	r3, [r5, #0]
 800a9ca:	b103      	cbz	r3, 800a9ce <_close_r+0x1a>
 800a9cc:	6023      	str	r3, [r4, #0]
 800a9ce:	bd38      	pop	{r3, r4, r5, pc}
 800a9d0:	20000be4 	.word	0x20000be4

0800a9d4 <_lseek_r>:
 800a9d4:	b538      	push	{r3, r4, r5, lr}
 800a9d6:	4d07      	ldr	r5, [pc, #28]	@ (800a9f4 <_lseek_r+0x20>)
 800a9d8:	4604      	mov	r4, r0
 800a9da:	4608      	mov	r0, r1
 800a9dc:	4611      	mov	r1, r2
 800a9de:	2200      	movs	r2, #0
 800a9e0:	602a      	str	r2, [r5, #0]
 800a9e2:	461a      	mov	r2, r3
 800a9e4:	f7fa f9e5 	bl	8004db2 <_lseek>
 800a9e8:	1c43      	adds	r3, r0, #1
 800a9ea:	d102      	bne.n	800a9f2 <_lseek_r+0x1e>
 800a9ec:	682b      	ldr	r3, [r5, #0]
 800a9ee:	b103      	cbz	r3, 800a9f2 <_lseek_r+0x1e>
 800a9f0:	6023      	str	r3, [r4, #0]
 800a9f2:	bd38      	pop	{r3, r4, r5, pc}
 800a9f4:	20000be4 	.word	0x20000be4

0800a9f8 <_read_r>:
 800a9f8:	b538      	push	{r3, r4, r5, lr}
 800a9fa:	4d07      	ldr	r5, [pc, #28]	@ (800aa18 <_read_r+0x20>)
 800a9fc:	4604      	mov	r4, r0
 800a9fe:	4608      	mov	r0, r1
 800aa00:	4611      	mov	r1, r2
 800aa02:	2200      	movs	r2, #0
 800aa04:	602a      	str	r2, [r5, #0]
 800aa06:	461a      	mov	r2, r3
 800aa08:	f7fa f973 	bl	8004cf2 <_read>
 800aa0c:	1c43      	adds	r3, r0, #1
 800aa0e:	d102      	bne.n	800aa16 <_read_r+0x1e>
 800aa10:	682b      	ldr	r3, [r5, #0]
 800aa12:	b103      	cbz	r3, 800aa16 <_read_r+0x1e>
 800aa14:	6023      	str	r3, [r4, #0]
 800aa16:	bd38      	pop	{r3, r4, r5, pc}
 800aa18:	20000be4 	.word	0x20000be4

0800aa1c <_sbrk_r>:
 800aa1c:	b538      	push	{r3, r4, r5, lr}
 800aa1e:	4d06      	ldr	r5, [pc, #24]	@ (800aa38 <_sbrk_r+0x1c>)
 800aa20:	2300      	movs	r3, #0
 800aa22:	4604      	mov	r4, r0
 800aa24:	4608      	mov	r0, r1
 800aa26:	602b      	str	r3, [r5, #0]
 800aa28:	f7fa f9d0 	bl	8004dcc <_sbrk>
 800aa2c:	1c43      	adds	r3, r0, #1
 800aa2e:	d102      	bne.n	800aa36 <_sbrk_r+0x1a>
 800aa30:	682b      	ldr	r3, [r5, #0]
 800aa32:	b103      	cbz	r3, 800aa36 <_sbrk_r+0x1a>
 800aa34:	6023      	str	r3, [r4, #0]
 800aa36:	bd38      	pop	{r3, r4, r5, pc}
 800aa38:	20000be4 	.word	0x20000be4

0800aa3c <_write_r>:
 800aa3c:	b538      	push	{r3, r4, r5, lr}
 800aa3e:	4d07      	ldr	r5, [pc, #28]	@ (800aa5c <_write_r+0x20>)
 800aa40:	4604      	mov	r4, r0
 800aa42:	4608      	mov	r0, r1
 800aa44:	4611      	mov	r1, r2
 800aa46:	2200      	movs	r2, #0
 800aa48:	602a      	str	r2, [r5, #0]
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	f7fa f96e 	bl	8004d2c <_write>
 800aa50:	1c43      	adds	r3, r0, #1
 800aa52:	d102      	bne.n	800aa5a <_write_r+0x1e>
 800aa54:	682b      	ldr	r3, [r5, #0]
 800aa56:	b103      	cbz	r3, 800aa5a <_write_r+0x1e>
 800aa58:	6023      	str	r3, [r4, #0]
 800aa5a:	bd38      	pop	{r3, r4, r5, pc}
 800aa5c:	20000be4 	.word	0x20000be4

0800aa60 <__errno>:
 800aa60:	4b01      	ldr	r3, [pc, #4]	@ (800aa68 <__errno+0x8>)
 800aa62:	6818      	ldr	r0, [r3, #0]
 800aa64:	4770      	bx	lr
 800aa66:	bf00      	nop
 800aa68:	20000278 	.word	0x20000278

0800aa6c <__libc_init_array>:
 800aa6c:	b570      	push	{r4, r5, r6, lr}
 800aa6e:	4d0d      	ldr	r5, [pc, #52]	@ (800aaa4 <__libc_init_array+0x38>)
 800aa70:	4c0d      	ldr	r4, [pc, #52]	@ (800aaa8 <__libc_init_array+0x3c>)
 800aa72:	1b64      	subs	r4, r4, r5
 800aa74:	10a4      	asrs	r4, r4, #2
 800aa76:	2600      	movs	r6, #0
 800aa78:	42a6      	cmp	r6, r4
 800aa7a:	d109      	bne.n	800aa90 <__libc_init_array+0x24>
 800aa7c:	4d0b      	ldr	r5, [pc, #44]	@ (800aaac <__libc_init_array+0x40>)
 800aa7e:	4c0c      	ldr	r4, [pc, #48]	@ (800aab0 <__libc_init_array+0x44>)
 800aa80:	f003 fb06 	bl	800e090 <_init>
 800aa84:	1b64      	subs	r4, r4, r5
 800aa86:	10a4      	asrs	r4, r4, #2
 800aa88:	2600      	movs	r6, #0
 800aa8a:	42a6      	cmp	r6, r4
 800aa8c:	d105      	bne.n	800aa9a <__libc_init_array+0x2e>
 800aa8e:	bd70      	pop	{r4, r5, r6, pc}
 800aa90:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa94:	4798      	blx	r3
 800aa96:	3601      	adds	r6, #1
 800aa98:	e7ee      	b.n	800aa78 <__libc_init_array+0xc>
 800aa9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa9e:	4798      	blx	r3
 800aaa0:	3601      	adds	r6, #1
 800aaa2:	e7f2      	b.n	800aa8a <__libc_init_array+0x1e>
 800aaa4:	0800e898 	.word	0x0800e898
 800aaa8:	0800e898 	.word	0x0800e898
 800aaac:	0800e898 	.word	0x0800e898
 800aab0:	0800e89c 	.word	0x0800e89c

0800aab4 <__retarget_lock_init_recursive>:
 800aab4:	4770      	bx	lr

0800aab6 <__retarget_lock_acquire_recursive>:
 800aab6:	4770      	bx	lr

0800aab8 <__retarget_lock_release_recursive>:
 800aab8:	4770      	bx	lr

0800aaba <memcpy>:
 800aaba:	440a      	add	r2, r1
 800aabc:	4291      	cmp	r1, r2
 800aabe:	f100 33ff 	add.w	r3, r0, #4294967295
 800aac2:	d100      	bne.n	800aac6 <memcpy+0xc>
 800aac4:	4770      	bx	lr
 800aac6:	b510      	push	{r4, lr}
 800aac8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aacc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aad0:	4291      	cmp	r1, r2
 800aad2:	d1f9      	bne.n	800aac8 <memcpy+0xe>
 800aad4:	bd10      	pop	{r4, pc}
	...

0800aad8 <nan>:
 800aad8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800aae0 <nan+0x8>
 800aadc:	4770      	bx	lr
 800aade:	bf00      	nop
 800aae0:	00000000 	.word	0x00000000
 800aae4:	7ff80000 	.word	0x7ff80000

0800aae8 <nanf>:
 800aae8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aaf0 <nanf+0x8>
 800aaec:	4770      	bx	lr
 800aaee:	bf00      	nop
 800aaf0:	7fc00000 	.word	0x7fc00000

0800aaf4 <_free_r>:
 800aaf4:	b538      	push	{r3, r4, r5, lr}
 800aaf6:	4605      	mov	r5, r0
 800aaf8:	2900      	cmp	r1, #0
 800aafa:	d041      	beq.n	800ab80 <_free_r+0x8c>
 800aafc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab00:	1f0c      	subs	r4, r1, #4
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	bfb8      	it	lt
 800ab06:	18e4      	addlt	r4, r4, r3
 800ab08:	f7fe fc66 	bl	80093d8 <__malloc_lock>
 800ab0c:	4a1d      	ldr	r2, [pc, #116]	@ (800ab84 <_free_r+0x90>)
 800ab0e:	6813      	ldr	r3, [r2, #0]
 800ab10:	b933      	cbnz	r3, 800ab20 <_free_r+0x2c>
 800ab12:	6063      	str	r3, [r4, #4]
 800ab14:	6014      	str	r4, [r2, #0]
 800ab16:	4628      	mov	r0, r5
 800ab18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab1c:	f7fe bc62 	b.w	80093e4 <__malloc_unlock>
 800ab20:	42a3      	cmp	r3, r4
 800ab22:	d908      	bls.n	800ab36 <_free_r+0x42>
 800ab24:	6820      	ldr	r0, [r4, #0]
 800ab26:	1821      	adds	r1, r4, r0
 800ab28:	428b      	cmp	r3, r1
 800ab2a:	bf01      	itttt	eq
 800ab2c:	6819      	ldreq	r1, [r3, #0]
 800ab2e:	685b      	ldreq	r3, [r3, #4]
 800ab30:	1809      	addeq	r1, r1, r0
 800ab32:	6021      	streq	r1, [r4, #0]
 800ab34:	e7ed      	b.n	800ab12 <_free_r+0x1e>
 800ab36:	461a      	mov	r2, r3
 800ab38:	685b      	ldr	r3, [r3, #4]
 800ab3a:	b10b      	cbz	r3, 800ab40 <_free_r+0x4c>
 800ab3c:	42a3      	cmp	r3, r4
 800ab3e:	d9fa      	bls.n	800ab36 <_free_r+0x42>
 800ab40:	6811      	ldr	r1, [r2, #0]
 800ab42:	1850      	adds	r0, r2, r1
 800ab44:	42a0      	cmp	r0, r4
 800ab46:	d10b      	bne.n	800ab60 <_free_r+0x6c>
 800ab48:	6820      	ldr	r0, [r4, #0]
 800ab4a:	4401      	add	r1, r0
 800ab4c:	1850      	adds	r0, r2, r1
 800ab4e:	4283      	cmp	r3, r0
 800ab50:	6011      	str	r1, [r2, #0]
 800ab52:	d1e0      	bne.n	800ab16 <_free_r+0x22>
 800ab54:	6818      	ldr	r0, [r3, #0]
 800ab56:	685b      	ldr	r3, [r3, #4]
 800ab58:	6053      	str	r3, [r2, #4]
 800ab5a:	4408      	add	r0, r1
 800ab5c:	6010      	str	r0, [r2, #0]
 800ab5e:	e7da      	b.n	800ab16 <_free_r+0x22>
 800ab60:	d902      	bls.n	800ab68 <_free_r+0x74>
 800ab62:	230c      	movs	r3, #12
 800ab64:	602b      	str	r3, [r5, #0]
 800ab66:	e7d6      	b.n	800ab16 <_free_r+0x22>
 800ab68:	6820      	ldr	r0, [r4, #0]
 800ab6a:	1821      	adds	r1, r4, r0
 800ab6c:	428b      	cmp	r3, r1
 800ab6e:	bf04      	itt	eq
 800ab70:	6819      	ldreq	r1, [r3, #0]
 800ab72:	685b      	ldreq	r3, [r3, #4]
 800ab74:	6063      	str	r3, [r4, #4]
 800ab76:	bf04      	itt	eq
 800ab78:	1809      	addeq	r1, r1, r0
 800ab7a:	6021      	streq	r1, [r4, #0]
 800ab7c:	6054      	str	r4, [r2, #4]
 800ab7e:	e7ca      	b.n	800ab16 <_free_r+0x22>
 800ab80:	bd38      	pop	{r3, r4, r5, pc}
 800ab82:	bf00      	nop
 800ab84:	20000aa4 	.word	0x20000aa4

0800ab88 <rshift>:
 800ab88:	6903      	ldr	r3, [r0, #16]
 800ab8a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ab8e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ab92:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ab96:	f100 0414 	add.w	r4, r0, #20
 800ab9a:	dd45      	ble.n	800ac28 <rshift+0xa0>
 800ab9c:	f011 011f 	ands.w	r1, r1, #31
 800aba0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800aba4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800aba8:	d10c      	bne.n	800abc4 <rshift+0x3c>
 800abaa:	f100 0710 	add.w	r7, r0, #16
 800abae:	4629      	mov	r1, r5
 800abb0:	42b1      	cmp	r1, r6
 800abb2:	d334      	bcc.n	800ac1e <rshift+0x96>
 800abb4:	1a9b      	subs	r3, r3, r2
 800abb6:	009b      	lsls	r3, r3, #2
 800abb8:	1eea      	subs	r2, r5, #3
 800abba:	4296      	cmp	r6, r2
 800abbc:	bf38      	it	cc
 800abbe:	2300      	movcc	r3, #0
 800abc0:	4423      	add	r3, r4
 800abc2:	e015      	b.n	800abf0 <rshift+0x68>
 800abc4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800abc8:	f1c1 0820 	rsb	r8, r1, #32
 800abcc:	40cf      	lsrs	r7, r1
 800abce:	f105 0e04 	add.w	lr, r5, #4
 800abd2:	46a1      	mov	r9, r4
 800abd4:	4576      	cmp	r6, lr
 800abd6:	46f4      	mov	ip, lr
 800abd8:	d815      	bhi.n	800ac06 <rshift+0x7e>
 800abda:	1a9a      	subs	r2, r3, r2
 800abdc:	0092      	lsls	r2, r2, #2
 800abde:	3a04      	subs	r2, #4
 800abe0:	3501      	adds	r5, #1
 800abe2:	42ae      	cmp	r6, r5
 800abe4:	bf38      	it	cc
 800abe6:	2200      	movcc	r2, #0
 800abe8:	18a3      	adds	r3, r4, r2
 800abea:	50a7      	str	r7, [r4, r2]
 800abec:	b107      	cbz	r7, 800abf0 <rshift+0x68>
 800abee:	3304      	adds	r3, #4
 800abf0:	1b1a      	subs	r2, r3, r4
 800abf2:	42a3      	cmp	r3, r4
 800abf4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800abf8:	bf08      	it	eq
 800abfa:	2300      	moveq	r3, #0
 800abfc:	6102      	str	r2, [r0, #16]
 800abfe:	bf08      	it	eq
 800ac00:	6143      	streq	r3, [r0, #20]
 800ac02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac06:	f8dc c000 	ldr.w	ip, [ip]
 800ac0a:	fa0c fc08 	lsl.w	ip, ip, r8
 800ac0e:	ea4c 0707 	orr.w	r7, ip, r7
 800ac12:	f849 7b04 	str.w	r7, [r9], #4
 800ac16:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ac1a:	40cf      	lsrs	r7, r1
 800ac1c:	e7da      	b.n	800abd4 <rshift+0x4c>
 800ac1e:	f851 cb04 	ldr.w	ip, [r1], #4
 800ac22:	f847 cf04 	str.w	ip, [r7, #4]!
 800ac26:	e7c3      	b.n	800abb0 <rshift+0x28>
 800ac28:	4623      	mov	r3, r4
 800ac2a:	e7e1      	b.n	800abf0 <rshift+0x68>

0800ac2c <__hexdig_fun>:
 800ac2c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ac30:	2b09      	cmp	r3, #9
 800ac32:	d802      	bhi.n	800ac3a <__hexdig_fun+0xe>
 800ac34:	3820      	subs	r0, #32
 800ac36:	b2c0      	uxtb	r0, r0
 800ac38:	4770      	bx	lr
 800ac3a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ac3e:	2b05      	cmp	r3, #5
 800ac40:	d801      	bhi.n	800ac46 <__hexdig_fun+0x1a>
 800ac42:	3847      	subs	r0, #71	@ 0x47
 800ac44:	e7f7      	b.n	800ac36 <__hexdig_fun+0xa>
 800ac46:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ac4a:	2b05      	cmp	r3, #5
 800ac4c:	d801      	bhi.n	800ac52 <__hexdig_fun+0x26>
 800ac4e:	3827      	subs	r0, #39	@ 0x27
 800ac50:	e7f1      	b.n	800ac36 <__hexdig_fun+0xa>
 800ac52:	2000      	movs	r0, #0
 800ac54:	4770      	bx	lr
	...

0800ac58 <__gethex>:
 800ac58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac5c:	b085      	sub	sp, #20
 800ac5e:	468a      	mov	sl, r1
 800ac60:	9302      	str	r3, [sp, #8]
 800ac62:	680b      	ldr	r3, [r1, #0]
 800ac64:	9001      	str	r0, [sp, #4]
 800ac66:	4690      	mov	r8, r2
 800ac68:	1c9c      	adds	r4, r3, #2
 800ac6a:	46a1      	mov	r9, r4
 800ac6c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ac70:	2830      	cmp	r0, #48	@ 0x30
 800ac72:	d0fa      	beq.n	800ac6a <__gethex+0x12>
 800ac74:	eba9 0303 	sub.w	r3, r9, r3
 800ac78:	f1a3 0b02 	sub.w	fp, r3, #2
 800ac7c:	f7ff ffd6 	bl	800ac2c <__hexdig_fun>
 800ac80:	4605      	mov	r5, r0
 800ac82:	2800      	cmp	r0, #0
 800ac84:	d168      	bne.n	800ad58 <__gethex+0x100>
 800ac86:	49a0      	ldr	r1, [pc, #640]	@ (800af08 <__gethex+0x2b0>)
 800ac88:	2201      	movs	r2, #1
 800ac8a:	4648      	mov	r0, r9
 800ac8c:	f7ff fe6c 	bl	800a968 <strncmp>
 800ac90:	4607      	mov	r7, r0
 800ac92:	2800      	cmp	r0, #0
 800ac94:	d167      	bne.n	800ad66 <__gethex+0x10e>
 800ac96:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ac9a:	4626      	mov	r6, r4
 800ac9c:	f7ff ffc6 	bl	800ac2c <__hexdig_fun>
 800aca0:	2800      	cmp	r0, #0
 800aca2:	d062      	beq.n	800ad6a <__gethex+0x112>
 800aca4:	4623      	mov	r3, r4
 800aca6:	7818      	ldrb	r0, [r3, #0]
 800aca8:	2830      	cmp	r0, #48	@ 0x30
 800acaa:	4699      	mov	r9, r3
 800acac:	f103 0301 	add.w	r3, r3, #1
 800acb0:	d0f9      	beq.n	800aca6 <__gethex+0x4e>
 800acb2:	f7ff ffbb 	bl	800ac2c <__hexdig_fun>
 800acb6:	fab0 f580 	clz	r5, r0
 800acba:	096d      	lsrs	r5, r5, #5
 800acbc:	f04f 0b01 	mov.w	fp, #1
 800acc0:	464a      	mov	r2, r9
 800acc2:	4616      	mov	r6, r2
 800acc4:	3201      	adds	r2, #1
 800acc6:	7830      	ldrb	r0, [r6, #0]
 800acc8:	f7ff ffb0 	bl	800ac2c <__hexdig_fun>
 800accc:	2800      	cmp	r0, #0
 800acce:	d1f8      	bne.n	800acc2 <__gethex+0x6a>
 800acd0:	498d      	ldr	r1, [pc, #564]	@ (800af08 <__gethex+0x2b0>)
 800acd2:	2201      	movs	r2, #1
 800acd4:	4630      	mov	r0, r6
 800acd6:	f7ff fe47 	bl	800a968 <strncmp>
 800acda:	2800      	cmp	r0, #0
 800acdc:	d13f      	bne.n	800ad5e <__gethex+0x106>
 800acde:	b944      	cbnz	r4, 800acf2 <__gethex+0x9a>
 800ace0:	1c74      	adds	r4, r6, #1
 800ace2:	4622      	mov	r2, r4
 800ace4:	4616      	mov	r6, r2
 800ace6:	3201      	adds	r2, #1
 800ace8:	7830      	ldrb	r0, [r6, #0]
 800acea:	f7ff ff9f 	bl	800ac2c <__hexdig_fun>
 800acee:	2800      	cmp	r0, #0
 800acf0:	d1f8      	bne.n	800ace4 <__gethex+0x8c>
 800acf2:	1ba4      	subs	r4, r4, r6
 800acf4:	00a7      	lsls	r7, r4, #2
 800acf6:	7833      	ldrb	r3, [r6, #0]
 800acf8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800acfc:	2b50      	cmp	r3, #80	@ 0x50
 800acfe:	d13e      	bne.n	800ad7e <__gethex+0x126>
 800ad00:	7873      	ldrb	r3, [r6, #1]
 800ad02:	2b2b      	cmp	r3, #43	@ 0x2b
 800ad04:	d033      	beq.n	800ad6e <__gethex+0x116>
 800ad06:	2b2d      	cmp	r3, #45	@ 0x2d
 800ad08:	d034      	beq.n	800ad74 <__gethex+0x11c>
 800ad0a:	1c71      	adds	r1, r6, #1
 800ad0c:	2400      	movs	r4, #0
 800ad0e:	7808      	ldrb	r0, [r1, #0]
 800ad10:	f7ff ff8c 	bl	800ac2c <__hexdig_fun>
 800ad14:	1e43      	subs	r3, r0, #1
 800ad16:	b2db      	uxtb	r3, r3
 800ad18:	2b18      	cmp	r3, #24
 800ad1a:	d830      	bhi.n	800ad7e <__gethex+0x126>
 800ad1c:	f1a0 0210 	sub.w	r2, r0, #16
 800ad20:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ad24:	f7ff ff82 	bl	800ac2c <__hexdig_fun>
 800ad28:	f100 3cff 	add.w	ip, r0, #4294967295
 800ad2c:	fa5f fc8c 	uxtb.w	ip, ip
 800ad30:	f1bc 0f18 	cmp.w	ip, #24
 800ad34:	f04f 030a 	mov.w	r3, #10
 800ad38:	d91e      	bls.n	800ad78 <__gethex+0x120>
 800ad3a:	b104      	cbz	r4, 800ad3e <__gethex+0xe6>
 800ad3c:	4252      	negs	r2, r2
 800ad3e:	4417      	add	r7, r2
 800ad40:	f8ca 1000 	str.w	r1, [sl]
 800ad44:	b1ed      	cbz	r5, 800ad82 <__gethex+0x12a>
 800ad46:	f1bb 0f00 	cmp.w	fp, #0
 800ad4a:	bf0c      	ite	eq
 800ad4c:	2506      	moveq	r5, #6
 800ad4e:	2500      	movne	r5, #0
 800ad50:	4628      	mov	r0, r5
 800ad52:	b005      	add	sp, #20
 800ad54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad58:	2500      	movs	r5, #0
 800ad5a:	462c      	mov	r4, r5
 800ad5c:	e7b0      	b.n	800acc0 <__gethex+0x68>
 800ad5e:	2c00      	cmp	r4, #0
 800ad60:	d1c7      	bne.n	800acf2 <__gethex+0x9a>
 800ad62:	4627      	mov	r7, r4
 800ad64:	e7c7      	b.n	800acf6 <__gethex+0x9e>
 800ad66:	464e      	mov	r6, r9
 800ad68:	462f      	mov	r7, r5
 800ad6a:	2501      	movs	r5, #1
 800ad6c:	e7c3      	b.n	800acf6 <__gethex+0x9e>
 800ad6e:	2400      	movs	r4, #0
 800ad70:	1cb1      	adds	r1, r6, #2
 800ad72:	e7cc      	b.n	800ad0e <__gethex+0xb6>
 800ad74:	2401      	movs	r4, #1
 800ad76:	e7fb      	b.n	800ad70 <__gethex+0x118>
 800ad78:	fb03 0002 	mla	r0, r3, r2, r0
 800ad7c:	e7ce      	b.n	800ad1c <__gethex+0xc4>
 800ad7e:	4631      	mov	r1, r6
 800ad80:	e7de      	b.n	800ad40 <__gethex+0xe8>
 800ad82:	eba6 0309 	sub.w	r3, r6, r9
 800ad86:	3b01      	subs	r3, #1
 800ad88:	4629      	mov	r1, r5
 800ad8a:	2b07      	cmp	r3, #7
 800ad8c:	dc0a      	bgt.n	800ada4 <__gethex+0x14c>
 800ad8e:	9801      	ldr	r0, [sp, #4]
 800ad90:	f000 fa46 	bl	800b220 <_Balloc>
 800ad94:	4604      	mov	r4, r0
 800ad96:	b940      	cbnz	r0, 800adaa <__gethex+0x152>
 800ad98:	4b5c      	ldr	r3, [pc, #368]	@ (800af0c <__gethex+0x2b4>)
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	21e4      	movs	r1, #228	@ 0xe4
 800ad9e:	485c      	ldr	r0, [pc, #368]	@ (800af10 <__gethex+0x2b8>)
 800ada0:	f001 fffe 	bl	800cda0 <__assert_func>
 800ada4:	3101      	adds	r1, #1
 800ada6:	105b      	asrs	r3, r3, #1
 800ada8:	e7ef      	b.n	800ad8a <__gethex+0x132>
 800adaa:	f100 0a14 	add.w	sl, r0, #20
 800adae:	2300      	movs	r3, #0
 800adb0:	4655      	mov	r5, sl
 800adb2:	469b      	mov	fp, r3
 800adb4:	45b1      	cmp	r9, r6
 800adb6:	d337      	bcc.n	800ae28 <__gethex+0x1d0>
 800adb8:	f845 bb04 	str.w	fp, [r5], #4
 800adbc:	eba5 050a 	sub.w	r5, r5, sl
 800adc0:	10ad      	asrs	r5, r5, #2
 800adc2:	6125      	str	r5, [r4, #16]
 800adc4:	4658      	mov	r0, fp
 800adc6:	f000 fb1d 	bl	800b404 <__hi0bits>
 800adca:	016d      	lsls	r5, r5, #5
 800adcc:	f8d8 6000 	ldr.w	r6, [r8]
 800add0:	1a2d      	subs	r5, r5, r0
 800add2:	42b5      	cmp	r5, r6
 800add4:	dd54      	ble.n	800ae80 <__gethex+0x228>
 800add6:	1bad      	subs	r5, r5, r6
 800add8:	4629      	mov	r1, r5
 800adda:	4620      	mov	r0, r4
 800addc:	f000 fea9 	bl	800bb32 <__any_on>
 800ade0:	4681      	mov	r9, r0
 800ade2:	b178      	cbz	r0, 800ae04 <__gethex+0x1ac>
 800ade4:	1e6b      	subs	r3, r5, #1
 800ade6:	1159      	asrs	r1, r3, #5
 800ade8:	f003 021f 	and.w	r2, r3, #31
 800adec:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800adf0:	f04f 0901 	mov.w	r9, #1
 800adf4:	fa09 f202 	lsl.w	r2, r9, r2
 800adf8:	420a      	tst	r2, r1
 800adfa:	d003      	beq.n	800ae04 <__gethex+0x1ac>
 800adfc:	454b      	cmp	r3, r9
 800adfe:	dc36      	bgt.n	800ae6e <__gethex+0x216>
 800ae00:	f04f 0902 	mov.w	r9, #2
 800ae04:	4629      	mov	r1, r5
 800ae06:	4620      	mov	r0, r4
 800ae08:	f7ff febe 	bl	800ab88 <rshift>
 800ae0c:	442f      	add	r7, r5
 800ae0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae12:	42bb      	cmp	r3, r7
 800ae14:	da42      	bge.n	800ae9c <__gethex+0x244>
 800ae16:	9801      	ldr	r0, [sp, #4]
 800ae18:	4621      	mov	r1, r4
 800ae1a:	f000 fa41 	bl	800b2a0 <_Bfree>
 800ae1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae20:	2300      	movs	r3, #0
 800ae22:	6013      	str	r3, [r2, #0]
 800ae24:	25a3      	movs	r5, #163	@ 0xa3
 800ae26:	e793      	b.n	800ad50 <__gethex+0xf8>
 800ae28:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ae2c:	2a2e      	cmp	r2, #46	@ 0x2e
 800ae2e:	d012      	beq.n	800ae56 <__gethex+0x1fe>
 800ae30:	2b20      	cmp	r3, #32
 800ae32:	d104      	bne.n	800ae3e <__gethex+0x1e6>
 800ae34:	f845 bb04 	str.w	fp, [r5], #4
 800ae38:	f04f 0b00 	mov.w	fp, #0
 800ae3c:	465b      	mov	r3, fp
 800ae3e:	7830      	ldrb	r0, [r6, #0]
 800ae40:	9303      	str	r3, [sp, #12]
 800ae42:	f7ff fef3 	bl	800ac2c <__hexdig_fun>
 800ae46:	9b03      	ldr	r3, [sp, #12]
 800ae48:	f000 000f 	and.w	r0, r0, #15
 800ae4c:	4098      	lsls	r0, r3
 800ae4e:	ea4b 0b00 	orr.w	fp, fp, r0
 800ae52:	3304      	adds	r3, #4
 800ae54:	e7ae      	b.n	800adb4 <__gethex+0x15c>
 800ae56:	45b1      	cmp	r9, r6
 800ae58:	d8ea      	bhi.n	800ae30 <__gethex+0x1d8>
 800ae5a:	492b      	ldr	r1, [pc, #172]	@ (800af08 <__gethex+0x2b0>)
 800ae5c:	9303      	str	r3, [sp, #12]
 800ae5e:	2201      	movs	r2, #1
 800ae60:	4630      	mov	r0, r6
 800ae62:	f7ff fd81 	bl	800a968 <strncmp>
 800ae66:	9b03      	ldr	r3, [sp, #12]
 800ae68:	2800      	cmp	r0, #0
 800ae6a:	d1e1      	bne.n	800ae30 <__gethex+0x1d8>
 800ae6c:	e7a2      	b.n	800adb4 <__gethex+0x15c>
 800ae6e:	1ea9      	subs	r1, r5, #2
 800ae70:	4620      	mov	r0, r4
 800ae72:	f000 fe5e 	bl	800bb32 <__any_on>
 800ae76:	2800      	cmp	r0, #0
 800ae78:	d0c2      	beq.n	800ae00 <__gethex+0x1a8>
 800ae7a:	f04f 0903 	mov.w	r9, #3
 800ae7e:	e7c1      	b.n	800ae04 <__gethex+0x1ac>
 800ae80:	da09      	bge.n	800ae96 <__gethex+0x23e>
 800ae82:	1b75      	subs	r5, r6, r5
 800ae84:	4621      	mov	r1, r4
 800ae86:	9801      	ldr	r0, [sp, #4]
 800ae88:	462a      	mov	r2, r5
 800ae8a:	f000 fc19 	bl	800b6c0 <__lshift>
 800ae8e:	1b7f      	subs	r7, r7, r5
 800ae90:	4604      	mov	r4, r0
 800ae92:	f100 0a14 	add.w	sl, r0, #20
 800ae96:	f04f 0900 	mov.w	r9, #0
 800ae9a:	e7b8      	b.n	800ae0e <__gethex+0x1b6>
 800ae9c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800aea0:	42bd      	cmp	r5, r7
 800aea2:	dd6f      	ble.n	800af84 <__gethex+0x32c>
 800aea4:	1bed      	subs	r5, r5, r7
 800aea6:	42ae      	cmp	r6, r5
 800aea8:	dc34      	bgt.n	800af14 <__gethex+0x2bc>
 800aeaa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aeae:	2b02      	cmp	r3, #2
 800aeb0:	d022      	beq.n	800aef8 <__gethex+0x2a0>
 800aeb2:	2b03      	cmp	r3, #3
 800aeb4:	d024      	beq.n	800af00 <__gethex+0x2a8>
 800aeb6:	2b01      	cmp	r3, #1
 800aeb8:	d115      	bne.n	800aee6 <__gethex+0x28e>
 800aeba:	42ae      	cmp	r6, r5
 800aebc:	d113      	bne.n	800aee6 <__gethex+0x28e>
 800aebe:	2e01      	cmp	r6, #1
 800aec0:	d10b      	bne.n	800aeda <__gethex+0x282>
 800aec2:	9a02      	ldr	r2, [sp, #8]
 800aec4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800aec8:	6013      	str	r3, [r2, #0]
 800aeca:	2301      	movs	r3, #1
 800aecc:	6123      	str	r3, [r4, #16]
 800aece:	f8ca 3000 	str.w	r3, [sl]
 800aed2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aed4:	2562      	movs	r5, #98	@ 0x62
 800aed6:	601c      	str	r4, [r3, #0]
 800aed8:	e73a      	b.n	800ad50 <__gethex+0xf8>
 800aeda:	1e71      	subs	r1, r6, #1
 800aedc:	4620      	mov	r0, r4
 800aede:	f000 fe28 	bl	800bb32 <__any_on>
 800aee2:	2800      	cmp	r0, #0
 800aee4:	d1ed      	bne.n	800aec2 <__gethex+0x26a>
 800aee6:	9801      	ldr	r0, [sp, #4]
 800aee8:	4621      	mov	r1, r4
 800aeea:	f000 f9d9 	bl	800b2a0 <_Bfree>
 800aeee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aef0:	2300      	movs	r3, #0
 800aef2:	6013      	str	r3, [r2, #0]
 800aef4:	2550      	movs	r5, #80	@ 0x50
 800aef6:	e72b      	b.n	800ad50 <__gethex+0xf8>
 800aef8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d1f3      	bne.n	800aee6 <__gethex+0x28e>
 800aefe:	e7e0      	b.n	800aec2 <__gethex+0x26a>
 800af00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af02:	2b00      	cmp	r3, #0
 800af04:	d1dd      	bne.n	800aec2 <__gethex+0x26a>
 800af06:	e7ee      	b.n	800aee6 <__gethex+0x28e>
 800af08:	0800e2dc 	.word	0x0800e2dc
 800af0c:	0800e2f7 	.word	0x0800e2f7
 800af10:	0800e308 	.word	0x0800e308
 800af14:	1e6f      	subs	r7, r5, #1
 800af16:	f1b9 0f00 	cmp.w	r9, #0
 800af1a:	d130      	bne.n	800af7e <__gethex+0x326>
 800af1c:	b127      	cbz	r7, 800af28 <__gethex+0x2d0>
 800af1e:	4639      	mov	r1, r7
 800af20:	4620      	mov	r0, r4
 800af22:	f000 fe06 	bl	800bb32 <__any_on>
 800af26:	4681      	mov	r9, r0
 800af28:	117a      	asrs	r2, r7, #5
 800af2a:	2301      	movs	r3, #1
 800af2c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800af30:	f007 071f 	and.w	r7, r7, #31
 800af34:	40bb      	lsls	r3, r7
 800af36:	4213      	tst	r3, r2
 800af38:	4629      	mov	r1, r5
 800af3a:	4620      	mov	r0, r4
 800af3c:	bf18      	it	ne
 800af3e:	f049 0902 	orrne.w	r9, r9, #2
 800af42:	f7ff fe21 	bl	800ab88 <rshift>
 800af46:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800af4a:	1b76      	subs	r6, r6, r5
 800af4c:	2502      	movs	r5, #2
 800af4e:	f1b9 0f00 	cmp.w	r9, #0
 800af52:	d047      	beq.n	800afe4 <__gethex+0x38c>
 800af54:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800af58:	2b02      	cmp	r3, #2
 800af5a:	d015      	beq.n	800af88 <__gethex+0x330>
 800af5c:	2b03      	cmp	r3, #3
 800af5e:	d017      	beq.n	800af90 <__gethex+0x338>
 800af60:	2b01      	cmp	r3, #1
 800af62:	d109      	bne.n	800af78 <__gethex+0x320>
 800af64:	f019 0f02 	tst.w	r9, #2
 800af68:	d006      	beq.n	800af78 <__gethex+0x320>
 800af6a:	f8da 3000 	ldr.w	r3, [sl]
 800af6e:	ea49 0903 	orr.w	r9, r9, r3
 800af72:	f019 0f01 	tst.w	r9, #1
 800af76:	d10e      	bne.n	800af96 <__gethex+0x33e>
 800af78:	f045 0510 	orr.w	r5, r5, #16
 800af7c:	e032      	b.n	800afe4 <__gethex+0x38c>
 800af7e:	f04f 0901 	mov.w	r9, #1
 800af82:	e7d1      	b.n	800af28 <__gethex+0x2d0>
 800af84:	2501      	movs	r5, #1
 800af86:	e7e2      	b.n	800af4e <__gethex+0x2f6>
 800af88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af8a:	f1c3 0301 	rsb	r3, r3, #1
 800af8e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800af90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af92:	2b00      	cmp	r3, #0
 800af94:	d0f0      	beq.n	800af78 <__gethex+0x320>
 800af96:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800af9a:	f104 0314 	add.w	r3, r4, #20
 800af9e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800afa2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800afa6:	f04f 0c00 	mov.w	ip, #0
 800afaa:	4618      	mov	r0, r3
 800afac:	f853 2b04 	ldr.w	r2, [r3], #4
 800afb0:	f1b2 3fff 	cmp.w	r2, #4294967295
 800afb4:	d01b      	beq.n	800afee <__gethex+0x396>
 800afb6:	3201      	adds	r2, #1
 800afb8:	6002      	str	r2, [r0, #0]
 800afba:	2d02      	cmp	r5, #2
 800afbc:	f104 0314 	add.w	r3, r4, #20
 800afc0:	d13c      	bne.n	800b03c <__gethex+0x3e4>
 800afc2:	f8d8 2000 	ldr.w	r2, [r8]
 800afc6:	3a01      	subs	r2, #1
 800afc8:	42b2      	cmp	r2, r6
 800afca:	d109      	bne.n	800afe0 <__gethex+0x388>
 800afcc:	1171      	asrs	r1, r6, #5
 800afce:	2201      	movs	r2, #1
 800afd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800afd4:	f006 061f 	and.w	r6, r6, #31
 800afd8:	fa02 f606 	lsl.w	r6, r2, r6
 800afdc:	421e      	tst	r6, r3
 800afde:	d13a      	bne.n	800b056 <__gethex+0x3fe>
 800afe0:	f045 0520 	orr.w	r5, r5, #32
 800afe4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afe6:	601c      	str	r4, [r3, #0]
 800afe8:	9b02      	ldr	r3, [sp, #8]
 800afea:	601f      	str	r7, [r3, #0]
 800afec:	e6b0      	b.n	800ad50 <__gethex+0xf8>
 800afee:	4299      	cmp	r1, r3
 800aff0:	f843 cc04 	str.w	ip, [r3, #-4]
 800aff4:	d8d9      	bhi.n	800afaa <__gethex+0x352>
 800aff6:	68a3      	ldr	r3, [r4, #8]
 800aff8:	459b      	cmp	fp, r3
 800affa:	db17      	blt.n	800b02c <__gethex+0x3d4>
 800affc:	6861      	ldr	r1, [r4, #4]
 800affe:	9801      	ldr	r0, [sp, #4]
 800b000:	3101      	adds	r1, #1
 800b002:	f000 f90d 	bl	800b220 <_Balloc>
 800b006:	4681      	mov	r9, r0
 800b008:	b918      	cbnz	r0, 800b012 <__gethex+0x3ba>
 800b00a:	4b1a      	ldr	r3, [pc, #104]	@ (800b074 <__gethex+0x41c>)
 800b00c:	4602      	mov	r2, r0
 800b00e:	2184      	movs	r1, #132	@ 0x84
 800b010:	e6c5      	b.n	800ad9e <__gethex+0x146>
 800b012:	6922      	ldr	r2, [r4, #16]
 800b014:	3202      	adds	r2, #2
 800b016:	f104 010c 	add.w	r1, r4, #12
 800b01a:	0092      	lsls	r2, r2, #2
 800b01c:	300c      	adds	r0, #12
 800b01e:	f7ff fd4c 	bl	800aaba <memcpy>
 800b022:	4621      	mov	r1, r4
 800b024:	9801      	ldr	r0, [sp, #4]
 800b026:	f000 f93b 	bl	800b2a0 <_Bfree>
 800b02a:	464c      	mov	r4, r9
 800b02c:	6923      	ldr	r3, [r4, #16]
 800b02e:	1c5a      	adds	r2, r3, #1
 800b030:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b034:	6122      	str	r2, [r4, #16]
 800b036:	2201      	movs	r2, #1
 800b038:	615a      	str	r2, [r3, #20]
 800b03a:	e7be      	b.n	800afba <__gethex+0x362>
 800b03c:	6922      	ldr	r2, [r4, #16]
 800b03e:	455a      	cmp	r2, fp
 800b040:	dd0b      	ble.n	800b05a <__gethex+0x402>
 800b042:	2101      	movs	r1, #1
 800b044:	4620      	mov	r0, r4
 800b046:	f7ff fd9f 	bl	800ab88 <rshift>
 800b04a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b04e:	3701      	adds	r7, #1
 800b050:	42bb      	cmp	r3, r7
 800b052:	f6ff aee0 	blt.w	800ae16 <__gethex+0x1be>
 800b056:	2501      	movs	r5, #1
 800b058:	e7c2      	b.n	800afe0 <__gethex+0x388>
 800b05a:	f016 061f 	ands.w	r6, r6, #31
 800b05e:	d0fa      	beq.n	800b056 <__gethex+0x3fe>
 800b060:	4453      	add	r3, sl
 800b062:	f1c6 0620 	rsb	r6, r6, #32
 800b066:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b06a:	f000 f9cb 	bl	800b404 <__hi0bits>
 800b06e:	42b0      	cmp	r0, r6
 800b070:	dbe7      	blt.n	800b042 <__gethex+0x3ea>
 800b072:	e7f0      	b.n	800b056 <__gethex+0x3fe>
 800b074:	0800e2f7 	.word	0x0800e2f7

0800b078 <L_shift>:
 800b078:	f1c2 0208 	rsb	r2, r2, #8
 800b07c:	0092      	lsls	r2, r2, #2
 800b07e:	b570      	push	{r4, r5, r6, lr}
 800b080:	f1c2 0620 	rsb	r6, r2, #32
 800b084:	6843      	ldr	r3, [r0, #4]
 800b086:	6804      	ldr	r4, [r0, #0]
 800b088:	fa03 f506 	lsl.w	r5, r3, r6
 800b08c:	432c      	orrs	r4, r5
 800b08e:	40d3      	lsrs	r3, r2
 800b090:	6004      	str	r4, [r0, #0]
 800b092:	f840 3f04 	str.w	r3, [r0, #4]!
 800b096:	4288      	cmp	r0, r1
 800b098:	d3f4      	bcc.n	800b084 <L_shift+0xc>
 800b09a:	bd70      	pop	{r4, r5, r6, pc}

0800b09c <__match>:
 800b09c:	b530      	push	{r4, r5, lr}
 800b09e:	6803      	ldr	r3, [r0, #0]
 800b0a0:	3301      	adds	r3, #1
 800b0a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0a6:	b914      	cbnz	r4, 800b0ae <__match+0x12>
 800b0a8:	6003      	str	r3, [r0, #0]
 800b0aa:	2001      	movs	r0, #1
 800b0ac:	bd30      	pop	{r4, r5, pc}
 800b0ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0b2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b0b6:	2d19      	cmp	r5, #25
 800b0b8:	bf98      	it	ls
 800b0ba:	3220      	addls	r2, #32
 800b0bc:	42a2      	cmp	r2, r4
 800b0be:	d0f0      	beq.n	800b0a2 <__match+0x6>
 800b0c0:	2000      	movs	r0, #0
 800b0c2:	e7f3      	b.n	800b0ac <__match+0x10>

0800b0c4 <__hexnan>:
 800b0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0c8:	680b      	ldr	r3, [r1, #0]
 800b0ca:	6801      	ldr	r1, [r0, #0]
 800b0cc:	115e      	asrs	r6, r3, #5
 800b0ce:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b0d2:	f013 031f 	ands.w	r3, r3, #31
 800b0d6:	b087      	sub	sp, #28
 800b0d8:	bf18      	it	ne
 800b0da:	3604      	addne	r6, #4
 800b0dc:	2500      	movs	r5, #0
 800b0de:	1f37      	subs	r7, r6, #4
 800b0e0:	4682      	mov	sl, r0
 800b0e2:	4690      	mov	r8, r2
 800b0e4:	9301      	str	r3, [sp, #4]
 800b0e6:	f846 5c04 	str.w	r5, [r6, #-4]
 800b0ea:	46b9      	mov	r9, r7
 800b0ec:	463c      	mov	r4, r7
 800b0ee:	9502      	str	r5, [sp, #8]
 800b0f0:	46ab      	mov	fp, r5
 800b0f2:	784a      	ldrb	r2, [r1, #1]
 800b0f4:	1c4b      	adds	r3, r1, #1
 800b0f6:	9303      	str	r3, [sp, #12]
 800b0f8:	b342      	cbz	r2, 800b14c <__hexnan+0x88>
 800b0fa:	4610      	mov	r0, r2
 800b0fc:	9105      	str	r1, [sp, #20]
 800b0fe:	9204      	str	r2, [sp, #16]
 800b100:	f7ff fd94 	bl	800ac2c <__hexdig_fun>
 800b104:	2800      	cmp	r0, #0
 800b106:	d151      	bne.n	800b1ac <__hexnan+0xe8>
 800b108:	9a04      	ldr	r2, [sp, #16]
 800b10a:	9905      	ldr	r1, [sp, #20]
 800b10c:	2a20      	cmp	r2, #32
 800b10e:	d818      	bhi.n	800b142 <__hexnan+0x7e>
 800b110:	9b02      	ldr	r3, [sp, #8]
 800b112:	459b      	cmp	fp, r3
 800b114:	dd13      	ble.n	800b13e <__hexnan+0x7a>
 800b116:	454c      	cmp	r4, r9
 800b118:	d206      	bcs.n	800b128 <__hexnan+0x64>
 800b11a:	2d07      	cmp	r5, #7
 800b11c:	dc04      	bgt.n	800b128 <__hexnan+0x64>
 800b11e:	462a      	mov	r2, r5
 800b120:	4649      	mov	r1, r9
 800b122:	4620      	mov	r0, r4
 800b124:	f7ff ffa8 	bl	800b078 <L_shift>
 800b128:	4544      	cmp	r4, r8
 800b12a:	d952      	bls.n	800b1d2 <__hexnan+0x10e>
 800b12c:	2300      	movs	r3, #0
 800b12e:	f1a4 0904 	sub.w	r9, r4, #4
 800b132:	f844 3c04 	str.w	r3, [r4, #-4]
 800b136:	f8cd b008 	str.w	fp, [sp, #8]
 800b13a:	464c      	mov	r4, r9
 800b13c:	461d      	mov	r5, r3
 800b13e:	9903      	ldr	r1, [sp, #12]
 800b140:	e7d7      	b.n	800b0f2 <__hexnan+0x2e>
 800b142:	2a29      	cmp	r2, #41	@ 0x29
 800b144:	d157      	bne.n	800b1f6 <__hexnan+0x132>
 800b146:	3102      	adds	r1, #2
 800b148:	f8ca 1000 	str.w	r1, [sl]
 800b14c:	f1bb 0f00 	cmp.w	fp, #0
 800b150:	d051      	beq.n	800b1f6 <__hexnan+0x132>
 800b152:	454c      	cmp	r4, r9
 800b154:	d206      	bcs.n	800b164 <__hexnan+0xa0>
 800b156:	2d07      	cmp	r5, #7
 800b158:	dc04      	bgt.n	800b164 <__hexnan+0xa0>
 800b15a:	462a      	mov	r2, r5
 800b15c:	4649      	mov	r1, r9
 800b15e:	4620      	mov	r0, r4
 800b160:	f7ff ff8a 	bl	800b078 <L_shift>
 800b164:	4544      	cmp	r4, r8
 800b166:	d936      	bls.n	800b1d6 <__hexnan+0x112>
 800b168:	f1a8 0204 	sub.w	r2, r8, #4
 800b16c:	4623      	mov	r3, r4
 800b16e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b172:	f842 1f04 	str.w	r1, [r2, #4]!
 800b176:	429f      	cmp	r7, r3
 800b178:	d2f9      	bcs.n	800b16e <__hexnan+0xaa>
 800b17a:	1b3b      	subs	r3, r7, r4
 800b17c:	f023 0303 	bic.w	r3, r3, #3
 800b180:	3304      	adds	r3, #4
 800b182:	3401      	adds	r4, #1
 800b184:	3e03      	subs	r6, #3
 800b186:	42b4      	cmp	r4, r6
 800b188:	bf88      	it	hi
 800b18a:	2304      	movhi	r3, #4
 800b18c:	4443      	add	r3, r8
 800b18e:	2200      	movs	r2, #0
 800b190:	f843 2b04 	str.w	r2, [r3], #4
 800b194:	429f      	cmp	r7, r3
 800b196:	d2fb      	bcs.n	800b190 <__hexnan+0xcc>
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	b91b      	cbnz	r3, 800b1a4 <__hexnan+0xe0>
 800b19c:	4547      	cmp	r7, r8
 800b19e:	d128      	bne.n	800b1f2 <__hexnan+0x12e>
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	603b      	str	r3, [r7, #0]
 800b1a4:	2005      	movs	r0, #5
 800b1a6:	b007      	add	sp, #28
 800b1a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ac:	3501      	adds	r5, #1
 800b1ae:	2d08      	cmp	r5, #8
 800b1b0:	f10b 0b01 	add.w	fp, fp, #1
 800b1b4:	dd06      	ble.n	800b1c4 <__hexnan+0x100>
 800b1b6:	4544      	cmp	r4, r8
 800b1b8:	d9c1      	bls.n	800b13e <__hexnan+0x7a>
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	f844 3c04 	str.w	r3, [r4, #-4]
 800b1c0:	2501      	movs	r5, #1
 800b1c2:	3c04      	subs	r4, #4
 800b1c4:	6822      	ldr	r2, [r4, #0]
 800b1c6:	f000 000f 	and.w	r0, r0, #15
 800b1ca:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b1ce:	6020      	str	r0, [r4, #0]
 800b1d0:	e7b5      	b.n	800b13e <__hexnan+0x7a>
 800b1d2:	2508      	movs	r5, #8
 800b1d4:	e7b3      	b.n	800b13e <__hexnan+0x7a>
 800b1d6:	9b01      	ldr	r3, [sp, #4]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d0dd      	beq.n	800b198 <__hexnan+0xd4>
 800b1dc:	f1c3 0320 	rsb	r3, r3, #32
 800b1e0:	f04f 32ff 	mov.w	r2, #4294967295
 800b1e4:	40da      	lsrs	r2, r3
 800b1e6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b1ea:	4013      	ands	r3, r2
 800b1ec:	f846 3c04 	str.w	r3, [r6, #-4]
 800b1f0:	e7d2      	b.n	800b198 <__hexnan+0xd4>
 800b1f2:	3f04      	subs	r7, #4
 800b1f4:	e7d0      	b.n	800b198 <__hexnan+0xd4>
 800b1f6:	2004      	movs	r0, #4
 800b1f8:	e7d5      	b.n	800b1a6 <__hexnan+0xe2>

0800b1fa <__ascii_mbtowc>:
 800b1fa:	b082      	sub	sp, #8
 800b1fc:	b901      	cbnz	r1, 800b200 <__ascii_mbtowc+0x6>
 800b1fe:	a901      	add	r1, sp, #4
 800b200:	b142      	cbz	r2, 800b214 <__ascii_mbtowc+0x1a>
 800b202:	b14b      	cbz	r3, 800b218 <__ascii_mbtowc+0x1e>
 800b204:	7813      	ldrb	r3, [r2, #0]
 800b206:	600b      	str	r3, [r1, #0]
 800b208:	7812      	ldrb	r2, [r2, #0]
 800b20a:	1e10      	subs	r0, r2, #0
 800b20c:	bf18      	it	ne
 800b20e:	2001      	movne	r0, #1
 800b210:	b002      	add	sp, #8
 800b212:	4770      	bx	lr
 800b214:	4610      	mov	r0, r2
 800b216:	e7fb      	b.n	800b210 <__ascii_mbtowc+0x16>
 800b218:	f06f 0001 	mvn.w	r0, #1
 800b21c:	e7f8      	b.n	800b210 <__ascii_mbtowc+0x16>
	...

0800b220 <_Balloc>:
 800b220:	b570      	push	{r4, r5, r6, lr}
 800b222:	69c6      	ldr	r6, [r0, #28]
 800b224:	4604      	mov	r4, r0
 800b226:	460d      	mov	r5, r1
 800b228:	b976      	cbnz	r6, 800b248 <_Balloc+0x28>
 800b22a:	2010      	movs	r0, #16
 800b22c:	f7fe f82a 	bl	8009284 <malloc>
 800b230:	4602      	mov	r2, r0
 800b232:	61e0      	str	r0, [r4, #28]
 800b234:	b920      	cbnz	r0, 800b240 <_Balloc+0x20>
 800b236:	4b18      	ldr	r3, [pc, #96]	@ (800b298 <_Balloc+0x78>)
 800b238:	4818      	ldr	r0, [pc, #96]	@ (800b29c <_Balloc+0x7c>)
 800b23a:	216b      	movs	r1, #107	@ 0x6b
 800b23c:	f001 fdb0 	bl	800cda0 <__assert_func>
 800b240:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b244:	6006      	str	r6, [r0, #0]
 800b246:	60c6      	str	r6, [r0, #12]
 800b248:	69e6      	ldr	r6, [r4, #28]
 800b24a:	68f3      	ldr	r3, [r6, #12]
 800b24c:	b183      	cbz	r3, 800b270 <_Balloc+0x50>
 800b24e:	69e3      	ldr	r3, [r4, #28]
 800b250:	68db      	ldr	r3, [r3, #12]
 800b252:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b256:	b9b8      	cbnz	r0, 800b288 <_Balloc+0x68>
 800b258:	2101      	movs	r1, #1
 800b25a:	fa01 f605 	lsl.w	r6, r1, r5
 800b25e:	1d72      	adds	r2, r6, #5
 800b260:	0092      	lsls	r2, r2, #2
 800b262:	4620      	mov	r0, r4
 800b264:	f001 fdba 	bl	800cddc <_calloc_r>
 800b268:	b160      	cbz	r0, 800b284 <_Balloc+0x64>
 800b26a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b26e:	e00e      	b.n	800b28e <_Balloc+0x6e>
 800b270:	2221      	movs	r2, #33	@ 0x21
 800b272:	2104      	movs	r1, #4
 800b274:	4620      	mov	r0, r4
 800b276:	f001 fdb1 	bl	800cddc <_calloc_r>
 800b27a:	69e3      	ldr	r3, [r4, #28]
 800b27c:	60f0      	str	r0, [r6, #12]
 800b27e:	68db      	ldr	r3, [r3, #12]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d1e4      	bne.n	800b24e <_Balloc+0x2e>
 800b284:	2000      	movs	r0, #0
 800b286:	bd70      	pop	{r4, r5, r6, pc}
 800b288:	6802      	ldr	r2, [r0, #0]
 800b28a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b28e:	2300      	movs	r3, #0
 800b290:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b294:	e7f7      	b.n	800b286 <_Balloc+0x66>
 800b296:	bf00      	nop
 800b298:	0800e368 	.word	0x0800e368
 800b29c:	0800e37f 	.word	0x0800e37f

0800b2a0 <_Bfree>:
 800b2a0:	b570      	push	{r4, r5, r6, lr}
 800b2a2:	69c6      	ldr	r6, [r0, #28]
 800b2a4:	4605      	mov	r5, r0
 800b2a6:	460c      	mov	r4, r1
 800b2a8:	b976      	cbnz	r6, 800b2c8 <_Bfree+0x28>
 800b2aa:	2010      	movs	r0, #16
 800b2ac:	f7fd ffea 	bl	8009284 <malloc>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	61e8      	str	r0, [r5, #28]
 800b2b4:	b920      	cbnz	r0, 800b2c0 <_Bfree+0x20>
 800b2b6:	4b09      	ldr	r3, [pc, #36]	@ (800b2dc <_Bfree+0x3c>)
 800b2b8:	4809      	ldr	r0, [pc, #36]	@ (800b2e0 <_Bfree+0x40>)
 800b2ba:	218f      	movs	r1, #143	@ 0x8f
 800b2bc:	f001 fd70 	bl	800cda0 <__assert_func>
 800b2c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2c4:	6006      	str	r6, [r0, #0]
 800b2c6:	60c6      	str	r6, [r0, #12]
 800b2c8:	b13c      	cbz	r4, 800b2da <_Bfree+0x3a>
 800b2ca:	69eb      	ldr	r3, [r5, #28]
 800b2cc:	6862      	ldr	r2, [r4, #4]
 800b2ce:	68db      	ldr	r3, [r3, #12]
 800b2d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b2d4:	6021      	str	r1, [r4, #0]
 800b2d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b2da:	bd70      	pop	{r4, r5, r6, pc}
 800b2dc:	0800e368 	.word	0x0800e368
 800b2e0:	0800e37f 	.word	0x0800e37f

0800b2e4 <__multadd>:
 800b2e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2e8:	690d      	ldr	r5, [r1, #16]
 800b2ea:	4607      	mov	r7, r0
 800b2ec:	460c      	mov	r4, r1
 800b2ee:	461e      	mov	r6, r3
 800b2f0:	f101 0c14 	add.w	ip, r1, #20
 800b2f4:	2000      	movs	r0, #0
 800b2f6:	f8dc 3000 	ldr.w	r3, [ip]
 800b2fa:	b299      	uxth	r1, r3
 800b2fc:	fb02 6101 	mla	r1, r2, r1, r6
 800b300:	0c1e      	lsrs	r6, r3, #16
 800b302:	0c0b      	lsrs	r3, r1, #16
 800b304:	fb02 3306 	mla	r3, r2, r6, r3
 800b308:	b289      	uxth	r1, r1
 800b30a:	3001      	adds	r0, #1
 800b30c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b310:	4285      	cmp	r5, r0
 800b312:	f84c 1b04 	str.w	r1, [ip], #4
 800b316:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b31a:	dcec      	bgt.n	800b2f6 <__multadd+0x12>
 800b31c:	b30e      	cbz	r6, 800b362 <__multadd+0x7e>
 800b31e:	68a3      	ldr	r3, [r4, #8]
 800b320:	42ab      	cmp	r3, r5
 800b322:	dc19      	bgt.n	800b358 <__multadd+0x74>
 800b324:	6861      	ldr	r1, [r4, #4]
 800b326:	4638      	mov	r0, r7
 800b328:	3101      	adds	r1, #1
 800b32a:	f7ff ff79 	bl	800b220 <_Balloc>
 800b32e:	4680      	mov	r8, r0
 800b330:	b928      	cbnz	r0, 800b33e <__multadd+0x5a>
 800b332:	4602      	mov	r2, r0
 800b334:	4b0c      	ldr	r3, [pc, #48]	@ (800b368 <__multadd+0x84>)
 800b336:	480d      	ldr	r0, [pc, #52]	@ (800b36c <__multadd+0x88>)
 800b338:	21ba      	movs	r1, #186	@ 0xba
 800b33a:	f001 fd31 	bl	800cda0 <__assert_func>
 800b33e:	6922      	ldr	r2, [r4, #16]
 800b340:	3202      	adds	r2, #2
 800b342:	f104 010c 	add.w	r1, r4, #12
 800b346:	0092      	lsls	r2, r2, #2
 800b348:	300c      	adds	r0, #12
 800b34a:	f7ff fbb6 	bl	800aaba <memcpy>
 800b34e:	4621      	mov	r1, r4
 800b350:	4638      	mov	r0, r7
 800b352:	f7ff ffa5 	bl	800b2a0 <_Bfree>
 800b356:	4644      	mov	r4, r8
 800b358:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b35c:	3501      	adds	r5, #1
 800b35e:	615e      	str	r6, [r3, #20]
 800b360:	6125      	str	r5, [r4, #16]
 800b362:	4620      	mov	r0, r4
 800b364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b368:	0800e2f7 	.word	0x0800e2f7
 800b36c:	0800e37f 	.word	0x0800e37f

0800b370 <__s2b>:
 800b370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b374:	460c      	mov	r4, r1
 800b376:	4615      	mov	r5, r2
 800b378:	461f      	mov	r7, r3
 800b37a:	2209      	movs	r2, #9
 800b37c:	3308      	adds	r3, #8
 800b37e:	4606      	mov	r6, r0
 800b380:	fb93 f3f2 	sdiv	r3, r3, r2
 800b384:	2100      	movs	r1, #0
 800b386:	2201      	movs	r2, #1
 800b388:	429a      	cmp	r2, r3
 800b38a:	db09      	blt.n	800b3a0 <__s2b+0x30>
 800b38c:	4630      	mov	r0, r6
 800b38e:	f7ff ff47 	bl	800b220 <_Balloc>
 800b392:	b940      	cbnz	r0, 800b3a6 <__s2b+0x36>
 800b394:	4602      	mov	r2, r0
 800b396:	4b19      	ldr	r3, [pc, #100]	@ (800b3fc <__s2b+0x8c>)
 800b398:	4819      	ldr	r0, [pc, #100]	@ (800b400 <__s2b+0x90>)
 800b39a:	21d3      	movs	r1, #211	@ 0xd3
 800b39c:	f001 fd00 	bl	800cda0 <__assert_func>
 800b3a0:	0052      	lsls	r2, r2, #1
 800b3a2:	3101      	adds	r1, #1
 800b3a4:	e7f0      	b.n	800b388 <__s2b+0x18>
 800b3a6:	9b08      	ldr	r3, [sp, #32]
 800b3a8:	6143      	str	r3, [r0, #20]
 800b3aa:	2d09      	cmp	r5, #9
 800b3ac:	f04f 0301 	mov.w	r3, #1
 800b3b0:	6103      	str	r3, [r0, #16]
 800b3b2:	dd16      	ble.n	800b3e2 <__s2b+0x72>
 800b3b4:	f104 0909 	add.w	r9, r4, #9
 800b3b8:	46c8      	mov	r8, r9
 800b3ba:	442c      	add	r4, r5
 800b3bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b3c0:	4601      	mov	r1, r0
 800b3c2:	3b30      	subs	r3, #48	@ 0x30
 800b3c4:	220a      	movs	r2, #10
 800b3c6:	4630      	mov	r0, r6
 800b3c8:	f7ff ff8c 	bl	800b2e4 <__multadd>
 800b3cc:	45a0      	cmp	r8, r4
 800b3ce:	d1f5      	bne.n	800b3bc <__s2b+0x4c>
 800b3d0:	f1a5 0408 	sub.w	r4, r5, #8
 800b3d4:	444c      	add	r4, r9
 800b3d6:	1b2d      	subs	r5, r5, r4
 800b3d8:	1963      	adds	r3, r4, r5
 800b3da:	42bb      	cmp	r3, r7
 800b3dc:	db04      	blt.n	800b3e8 <__s2b+0x78>
 800b3de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3e2:	340a      	adds	r4, #10
 800b3e4:	2509      	movs	r5, #9
 800b3e6:	e7f6      	b.n	800b3d6 <__s2b+0x66>
 800b3e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b3ec:	4601      	mov	r1, r0
 800b3ee:	3b30      	subs	r3, #48	@ 0x30
 800b3f0:	220a      	movs	r2, #10
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	f7ff ff76 	bl	800b2e4 <__multadd>
 800b3f8:	e7ee      	b.n	800b3d8 <__s2b+0x68>
 800b3fa:	bf00      	nop
 800b3fc:	0800e2f7 	.word	0x0800e2f7
 800b400:	0800e37f 	.word	0x0800e37f

0800b404 <__hi0bits>:
 800b404:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b408:	4603      	mov	r3, r0
 800b40a:	bf36      	itet	cc
 800b40c:	0403      	lslcc	r3, r0, #16
 800b40e:	2000      	movcs	r0, #0
 800b410:	2010      	movcc	r0, #16
 800b412:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b416:	bf3c      	itt	cc
 800b418:	021b      	lslcc	r3, r3, #8
 800b41a:	3008      	addcc	r0, #8
 800b41c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b420:	bf3c      	itt	cc
 800b422:	011b      	lslcc	r3, r3, #4
 800b424:	3004      	addcc	r0, #4
 800b426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b42a:	bf3c      	itt	cc
 800b42c:	009b      	lslcc	r3, r3, #2
 800b42e:	3002      	addcc	r0, #2
 800b430:	2b00      	cmp	r3, #0
 800b432:	db05      	blt.n	800b440 <__hi0bits+0x3c>
 800b434:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b438:	f100 0001 	add.w	r0, r0, #1
 800b43c:	bf08      	it	eq
 800b43e:	2020      	moveq	r0, #32
 800b440:	4770      	bx	lr

0800b442 <__lo0bits>:
 800b442:	6803      	ldr	r3, [r0, #0]
 800b444:	4602      	mov	r2, r0
 800b446:	f013 0007 	ands.w	r0, r3, #7
 800b44a:	d00b      	beq.n	800b464 <__lo0bits+0x22>
 800b44c:	07d9      	lsls	r1, r3, #31
 800b44e:	d421      	bmi.n	800b494 <__lo0bits+0x52>
 800b450:	0798      	lsls	r0, r3, #30
 800b452:	bf49      	itett	mi
 800b454:	085b      	lsrmi	r3, r3, #1
 800b456:	089b      	lsrpl	r3, r3, #2
 800b458:	2001      	movmi	r0, #1
 800b45a:	6013      	strmi	r3, [r2, #0]
 800b45c:	bf5c      	itt	pl
 800b45e:	6013      	strpl	r3, [r2, #0]
 800b460:	2002      	movpl	r0, #2
 800b462:	4770      	bx	lr
 800b464:	b299      	uxth	r1, r3
 800b466:	b909      	cbnz	r1, 800b46c <__lo0bits+0x2a>
 800b468:	0c1b      	lsrs	r3, r3, #16
 800b46a:	2010      	movs	r0, #16
 800b46c:	b2d9      	uxtb	r1, r3
 800b46e:	b909      	cbnz	r1, 800b474 <__lo0bits+0x32>
 800b470:	3008      	adds	r0, #8
 800b472:	0a1b      	lsrs	r3, r3, #8
 800b474:	0719      	lsls	r1, r3, #28
 800b476:	bf04      	itt	eq
 800b478:	091b      	lsreq	r3, r3, #4
 800b47a:	3004      	addeq	r0, #4
 800b47c:	0799      	lsls	r1, r3, #30
 800b47e:	bf04      	itt	eq
 800b480:	089b      	lsreq	r3, r3, #2
 800b482:	3002      	addeq	r0, #2
 800b484:	07d9      	lsls	r1, r3, #31
 800b486:	d403      	bmi.n	800b490 <__lo0bits+0x4e>
 800b488:	085b      	lsrs	r3, r3, #1
 800b48a:	f100 0001 	add.w	r0, r0, #1
 800b48e:	d003      	beq.n	800b498 <__lo0bits+0x56>
 800b490:	6013      	str	r3, [r2, #0]
 800b492:	4770      	bx	lr
 800b494:	2000      	movs	r0, #0
 800b496:	4770      	bx	lr
 800b498:	2020      	movs	r0, #32
 800b49a:	4770      	bx	lr

0800b49c <__i2b>:
 800b49c:	b510      	push	{r4, lr}
 800b49e:	460c      	mov	r4, r1
 800b4a0:	2101      	movs	r1, #1
 800b4a2:	f7ff febd 	bl	800b220 <_Balloc>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	b928      	cbnz	r0, 800b4b6 <__i2b+0x1a>
 800b4aa:	4b05      	ldr	r3, [pc, #20]	@ (800b4c0 <__i2b+0x24>)
 800b4ac:	4805      	ldr	r0, [pc, #20]	@ (800b4c4 <__i2b+0x28>)
 800b4ae:	f240 1145 	movw	r1, #325	@ 0x145
 800b4b2:	f001 fc75 	bl	800cda0 <__assert_func>
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	6144      	str	r4, [r0, #20]
 800b4ba:	6103      	str	r3, [r0, #16]
 800b4bc:	bd10      	pop	{r4, pc}
 800b4be:	bf00      	nop
 800b4c0:	0800e2f7 	.word	0x0800e2f7
 800b4c4:	0800e37f 	.word	0x0800e37f

0800b4c8 <__multiply>:
 800b4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4cc:	4617      	mov	r7, r2
 800b4ce:	690a      	ldr	r2, [r1, #16]
 800b4d0:	693b      	ldr	r3, [r7, #16]
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	bfa8      	it	ge
 800b4d6:	463b      	movge	r3, r7
 800b4d8:	4689      	mov	r9, r1
 800b4da:	bfa4      	itt	ge
 800b4dc:	460f      	movge	r7, r1
 800b4de:	4699      	movge	r9, r3
 800b4e0:	693d      	ldr	r5, [r7, #16]
 800b4e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	6879      	ldr	r1, [r7, #4]
 800b4ea:	eb05 060a 	add.w	r6, r5, sl
 800b4ee:	42b3      	cmp	r3, r6
 800b4f0:	b085      	sub	sp, #20
 800b4f2:	bfb8      	it	lt
 800b4f4:	3101      	addlt	r1, #1
 800b4f6:	f7ff fe93 	bl	800b220 <_Balloc>
 800b4fa:	b930      	cbnz	r0, 800b50a <__multiply+0x42>
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	4b41      	ldr	r3, [pc, #260]	@ (800b604 <__multiply+0x13c>)
 800b500:	4841      	ldr	r0, [pc, #260]	@ (800b608 <__multiply+0x140>)
 800b502:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b506:	f001 fc4b 	bl	800cda0 <__assert_func>
 800b50a:	f100 0414 	add.w	r4, r0, #20
 800b50e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b512:	4623      	mov	r3, r4
 800b514:	2200      	movs	r2, #0
 800b516:	4573      	cmp	r3, lr
 800b518:	d320      	bcc.n	800b55c <__multiply+0x94>
 800b51a:	f107 0814 	add.w	r8, r7, #20
 800b51e:	f109 0114 	add.w	r1, r9, #20
 800b522:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b526:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b52a:	9302      	str	r3, [sp, #8]
 800b52c:	1beb      	subs	r3, r5, r7
 800b52e:	3b15      	subs	r3, #21
 800b530:	f023 0303 	bic.w	r3, r3, #3
 800b534:	3304      	adds	r3, #4
 800b536:	3715      	adds	r7, #21
 800b538:	42bd      	cmp	r5, r7
 800b53a:	bf38      	it	cc
 800b53c:	2304      	movcc	r3, #4
 800b53e:	9301      	str	r3, [sp, #4]
 800b540:	9b02      	ldr	r3, [sp, #8]
 800b542:	9103      	str	r1, [sp, #12]
 800b544:	428b      	cmp	r3, r1
 800b546:	d80c      	bhi.n	800b562 <__multiply+0x9a>
 800b548:	2e00      	cmp	r6, #0
 800b54a:	dd03      	ble.n	800b554 <__multiply+0x8c>
 800b54c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b550:	2b00      	cmp	r3, #0
 800b552:	d055      	beq.n	800b600 <__multiply+0x138>
 800b554:	6106      	str	r6, [r0, #16]
 800b556:	b005      	add	sp, #20
 800b558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b55c:	f843 2b04 	str.w	r2, [r3], #4
 800b560:	e7d9      	b.n	800b516 <__multiply+0x4e>
 800b562:	f8b1 a000 	ldrh.w	sl, [r1]
 800b566:	f1ba 0f00 	cmp.w	sl, #0
 800b56a:	d01f      	beq.n	800b5ac <__multiply+0xe4>
 800b56c:	46c4      	mov	ip, r8
 800b56e:	46a1      	mov	r9, r4
 800b570:	2700      	movs	r7, #0
 800b572:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b576:	f8d9 3000 	ldr.w	r3, [r9]
 800b57a:	fa1f fb82 	uxth.w	fp, r2
 800b57e:	b29b      	uxth	r3, r3
 800b580:	fb0a 330b 	mla	r3, sl, fp, r3
 800b584:	443b      	add	r3, r7
 800b586:	f8d9 7000 	ldr.w	r7, [r9]
 800b58a:	0c12      	lsrs	r2, r2, #16
 800b58c:	0c3f      	lsrs	r7, r7, #16
 800b58e:	fb0a 7202 	mla	r2, sl, r2, r7
 800b592:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b596:	b29b      	uxth	r3, r3
 800b598:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b59c:	4565      	cmp	r5, ip
 800b59e:	f849 3b04 	str.w	r3, [r9], #4
 800b5a2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b5a6:	d8e4      	bhi.n	800b572 <__multiply+0xaa>
 800b5a8:	9b01      	ldr	r3, [sp, #4]
 800b5aa:	50e7      	str	r7, [r4, r3]
 800b5ac:	9b03      	ldr	r3, [sp, #12]
 800b5ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b5b2:	3104      	adds	r1, #4
 800b5b4:	f1b9 0f00 	cmp.w	r9, #0
 800b5b8:	d020      	beq.n	800b5fc <__multiply+0x134>
 800b5ba:	6823      	ldr	r3, [r4, #0]
 800b5bc:	4647      	mov	r7, r8
 800b5be:	46a4      	mov	ip, r4
 800b5c0:	f04f 0a00 	mov.w	sl, #0
 800b5c4:	f8b7 b000 	ldrh.w	fp, [r7]
 800b5c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b5cc:	fb09 220b 	mla	r2, r9, fp, r2
 800b5d0:	4452      	add	r2, sl
 800b5d2:	b29b      	uxth	r3, r3
 800b5d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b5d8:	f84c 3b04 	str.w	r3, [ip], #4
 800b5dc:	f857 3b04 	ldr.w	r3, [r7], #4
 800b5e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b5e4:	f8bc 3000 	ldrh.w	r3, [ip]
 800b5e8:	fb09 330a 	mla	r3, r9, sl, r3
 800b5ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b5f0:	42bd      	cmp	r5, r7
 800b5f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b5f6:	d8e5      	bhi.n	800b5c4 <__multiply+0xfc>
 800b5f8:	9a01      	ldr	r2, [sp, #4]
 800b5fa:	50a3      	str	r3, [r4, r2]
 800b5fc:	3404      	adds	r4, #4
 800b5fe:	e79f      	b.n	800b540 <__multiply+0x78>
 800b600:	3e01      	subs	r6, #1
 800b602:	e7a1      	b.n	800b548 <__multiply+0x80>
 800b604:	0800e2f7 	.word	0x0800e2f7
 800b608:	0800e37f 	.word	0x0800e37f

0800b60c <__pow5mult>:
 800b60c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b610:	4615      	mov	r5, r2
 800b612:	f012 0203 	ands.w	r2, r2, #3
 800b616:	4607      	mov	r7, r0
 800b618:	460e      	mov	r6, r1
 800b61a:	d007      	beq.n	800b62c <__pow5mult+0x20>
 800b61c:	4c25      	ldr	r4, [pc, #148]	@ (800b6b4 <__pow5mult+0xa8>)
 800b61e:	3a01      	subs	r2, #1
 800b620:	2300      	movs	r3, #0
 800b622:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b626:	f7ff fe5d 	bl	800b2e4 <__multadd>
 800b62a:	4606      	mov	r6, r0
 800b62c:	10ad      	asrs	r5, r5, #2
 800b62e:	d03d      	beq.n	800b6ac <__pow5mult+0xa0>
 800b630:	69fc      	ldr	r4, [r7, #28]
 800b632:	b97c      	cbnz	r4, 800b654 <__pow5mult+0x48>
 800b634:	2010      	movs	r0, #16
 800b636:	f7fd fe25 	bl	8009284 <malloc>
 800b63a:	4602      	mov	r2, r0
 800b63c:	61f8      	str	r0, [r7, #28]
 800b63e:	b928      	cbnz	r0, 800b64c <__pow5mult+0x40>
 800b640:	4b1d      	ldr	r3, [pc, #116]	@ (800b6b8 <__pow5mult+0xac>)
 800b642:	481e      	ldr	r0, [pc, #120]	@ (800b6bc <__pow5mult+0xb0>)
 800b644:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b648:	f001 fbaa 	bl	800cda0 <__assert_func>
 800b64c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b650:	6004      	str	r4, [r0, #0]
 800b652:	60c4      	str	r4, [r0, #12]
 800b654:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b658:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b65c:	b94c      	cbnz	r4, 800b672 <__pow5mult+0x66>
 800b65e:	f240 2171 	movw	r1, #625	@ 0x271
 800b662:	4638      	mov	r0, r7
 800b664:	f7ff ff1a 	bl	800b49c <__i2b>
 800b668:	2300      	movs	r3, #0
 800b66a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b66e:	4604      	mov	r4, r0
 800b670:	6003      	str	r3, [r0, #0]
 800b672:	f04f 0900 	mov.w	r9, #0
 800b676:	07eb      	lsls	r3, r5, #31
 800b678:	d50a      	bpl.n	800b690 <__pow5mult+0x84>
 800b67a:	4631      	mov	r1, r6
 800b67c:	4622      	mov	r2, r4
 800b67e:	4638      	mov	r0, r7
 800b680:	f7ff ff22 	bl	800b4c8 <__multiply>
 800b684:	4631      	mov	r1, r6
 800b686:	4680      	mov	r8, r0
 800b688:	4638      	mov	r0, r7
 800b68a:	f7ff fe09 	bl	800b2a0 <_Bfree>
 800b68e:	4646      	mov	r6, r8
 800b690:	106d      	asrs	r5, r5, #1
 800b692:	d00b      	beq.n	800b6ac <__pow5mult+0xa0>
 800b694:	6820      	ldr	r0, [r4, #0]
 800b696:	b938      	cbnz	r0, 800b6a8 <__pow5mult+0x9c>
 800b698:	4622      	mov	r2, r4
 800b69a:	4621      	mov	r1, r4
 800b69c:	4638      	mov	r0, r7
 800b69e:	f7ff ff13 	bl	800b4c8 <__multiply>
 800b6a2:	6020      	str	r0, [r4, #0]
 800b6a4:	f8c0 9000 	str.w	r9, [r0]
 800b6a8:	4604      	mov	r4, r0
 800b6aa:	e7e4      	b.n	800b676 <__pow5mult+0x6a>
 800b6ac:	4630      	mov	r0, r6
 800b6ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6b2:	bf00      	nop
 800b6b4:	0800e5bc 	.word	0x0800e5bc
 800b6b8:	0800e368 	.word	0x0800e368
 800b6bc:	0800e37f 	.word	0x0800e37f

0800b6c0 <__lshift>:
 800b6c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6c4:	460c      	mov	r4, r1
 800b6c6:	6849      	ldr	r1, [r1, #4]
 800b6c8:	6923      	ldr	r3, [r4, #16]
 800b6ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b6ce:	68a3      	ldr	r3, [r4, #8]
 800b6d0:	4607      	mov	r7, r0
 800b6d2:	4691      	mov	r9, r2
 800b6d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b6d8:	f108 0601 	add.w	r6, r8, #1
 800b6dc:	42b3      	cmp	r3, r6
 800b6de:	db0b      	blt.n	800b6f8 <__lshift+0x38>
 800b6e0:	4638      	mov	r0, r7
 800b6e2:	f7ff fd9d 	bl	800b220 <_Balloc>
 800b6e6:	4605      	mov	r5, r0
 800b6e8:	b948      	cbnz	r0, 800b6fe <__lshift+0x3e>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	4b28      	ldr	r3, [pc, #160]	@ (800b790 <__lshift+0xd0>)
 800b6ee:	4829      	ldr	r0, [pc, #164]	@ (800b794 <__lshift+0xd4>)
 800b6f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b6f4:	f001 fb54 	bl	800cda0 <__assert_func>
 800b6f8:	3101      	adds	r1, #1
 800b6fa:	005b      	lsls	r3, r3, #1
 800b6fc:	e7ee      	b.n	800b6dc <__lshift+0x1c>
 800b6fe:	2300      	movs	r3, #0
 800b700:	f100 0114 	add.w	r1, r0, #20
 800b704:	f100 0210 	add.w	r2, r0, #16
 800b708:	4618      	mov	r0, r3
 800b70a:	4553      	cmp	r3, sl
 800b70c:	db33      	blt.n	800b776 <__lshift+0xb6>
 800b70e:	6920      	ldr	r0, [r4, #16]
 800b710:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b714:	f104 0314 	add.w	r3, r4, #20
 800b718:	f019 091f 	ands.w	r9, r9, #31
 800b71c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b720:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b724:	d02b      	beq.n	800b77e <__lshift+0xbe>
 800b726:	f1c9 0e20 	rsb	lr, r9, #32
 800b72a:	468a      	mov	sl, r1
 800b72c:	2200      	movs	r2, #0
 800b72e:	6818      	ldr	r0, [r3, #0]
 800b730:	fa00 f009 	lsl.w	r0, r0, r9
 800b734:	4310      	orrs	r0, r2
 800b736:	f84a 0b04 	str.w	r0, [sl], #4
 800b73a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b73e:	459c      	cmp	ip, r3
 800b740:	fa22 f20e 	lsr.w	r2, r2, lr
 800b744:	d8f3      	bhi.n	800b72e <__lshift+0x6e>
 800b746:	ebac 0304 	sub.w	r3, ip, r4
 800b74a:	3b15      	subs	r3, #21
 800b74c:	f023 0303 	bic.w	r3, r3, #3
 800b750:	3304      	adds	r3, #4
 800b752:	f104 0015 	add.w	r0, r4, #21
 800b756:	4560      	cmp	r0, ip
 800b758:	bf88      	it	hi
 800b75a:	2304      	movhi	r3, #4
 800b75c:	50ca      	str	r2, [r1, r3]
 800b75e:	b10a      	cbz	r2, 800b764 <__lshift+0xa4>
 800b760:	f108 0602 	add.w	r6, r8, #2
 800b764:	3e01      	subs	r6, #1
 800b766:	4638      	mov	r0, r7
 800b768:	612e      	str	r6, [r5, #16]
 800b76a:	4621      	mov	r1, r4
 800b76c:	f7ff fd98 	bl	800b2a0 <_Bfree>
 800b770:	4628      	mov	r0, r5
 800b772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b776:	f842 0f04 	str.w	r0, [r2, #4]!
 800b77a:	3301      	adds	r3, #1
 800b77c:	e7c5      	b.n	800b70a <__lshift+0x4a>
 800b77e:	3904      	subs	r1, #4
 800b780:	f853 2b04 	ldr.w	r2, [r3], #4
 800b784:	f841 2f04 	str.w	r2, [r1, #4]!
 800b788:	459c      	cmp	ip, r3
 800b78a:	d8f9      	bhi.n	800b780 <__lshift+0xc0>
 800b78c:	e7ea      	b.n	800b764 <__lshift+0xa4>
 800b78e:	bf00      	nop
 800b790:	0800e2f7 	.word	0x0800e2f7
 800b794:	0800e37f 	.word	0x0800e37f

0800b798 <__mcmp>:
 800b798:	690a      	ldr	r2, [r1, #16]
 800b79a:	4603      	mov	r3, r0
 800b79c:	6900      	ldr	r0, [r0, #16]
 800b79e:	1a80      	subs	r0, r0, r2
 800b7a0:	b530      	push	{r4, r5, lr}
 800b7a2:	d10e      	bne.n	800b7c2 <__mcmp+0x2a>
 800b7a4:	3314      	adds	r3, #20
 800b7a6:	3114      	adds	r1, #20
 800b7a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b7ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b7b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b7b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b7b8:	4295      	cmp	r5, r2
 800b7ba:	d003      	beq.n	800b7c4 <__mcmp+0x2c>
 800b7bc:	d205      	bcs.n	800b7ca <__mcmp+0x32>
 800b7be:	f04f 30ff 	mov.w	r0, #4294967295
 800b7c2:	bd30      	pop	{r4, r5, pc}
 800b7c4:	42a3      	cmp	r3, r4
 800b7c6:	d3f3      	bcc.n	800b7b0 <__mcmp+0x18>
 800b7c8:	e7fb      	b.n	800b7c2 <__mcmp+0x2a>
 800b7ca:	2001      	movs	r0, #1
 800b7cc:	e7f9      	b.n	800b7c2 <__mcmp+0x2a>
	...

0800b7d0 <__mdiff>:
 800b7d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d4:	4689      	mov	r9, r1
 800b7d6:	4606      	mov	r6, r0
 800b7d8:	4611      	mov	r1, r2
 800b7da:	4648      	mov	r0, r9
 800b7dc:	4614      	mov	r4, r2
 800b7de:	f7ff ffdb 	bl	800b798 <__mcmp>
 800b7e2:	1e05      	subs	r5, r0, #0
 800b7e4:	d112      	bne.n	800b80c <__mdiff+0x3c>
 800b7e6:	4629      	mov	r1, r5
 800b7e8:	4630      	mov	r0, r6
 800b7ea:	f7ff fd19 	bl	800b220 <_Balloc>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	b928      	cbnz	r0, 800b7fe <__mdiff+0x2e>
 800b7f2:	4b3f      	ldr	r3, [pc, #252]	@ (800b8f0 <__mdiff+0x120>)
 800b7f4:	f240 2137 	movw	r1, #567	@ 0x237
 800b7f8:	483e      	ldr	r0, [pc, #248]	@ (800b8f4 <__mdiff+0x124>)
 800b7fa:	f001 fad1 	bl	800cda0 <__assert_func>
 800b7fe:	2301      	movs	r3, #1
 800b800:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b804:	4610      	mov	r0, r2
 800b806:	b003      	add	sp, #12
 800b808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b80c:	bfbc      	itt	lt
 800b80e:	464b      	movlt	r3, r9
 800b810:	46a1      	movlt	r9, r4
 800b812:	4630      	mov	r0, r6
 800b814:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b818:	bfba      	itte	lt
 800b81a:	461c      	movlt	r4, r3
 800b81c:	2501      	movlt	r5, #1
 800b81e:	2500      	movge	r5, #0
 800b820:	f7ff fcfe 	bl	800b220 <_Balloc>
 800b824:	4602      	mov	r2, r0
 800b826:	b918      	cbnz	r0, 800b830 <__mdiff+0x60>
 800b828:	4b31      	ldr	r3, [pc, #196]	@ (800b8f0 <__mdiff+0x120>)
 800b82a:	f240 2145 	movw	r1, #581	@ 0x245
 800b82e:	e7e3      	b.n	800b7f8 <__mdiff+0x28>
 800b830:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b834:	6926      	ldr	r6, [r4, #16]
 800b836:	60c5      	str	r5, [r0, #12]
 800b838:	f109 0310 	add.w	r3, r9, #16
 800b83c:	f109 0514 	add.w	r5, r9, #20
 800b840:	f104 0e14 	add.w	lr, r4, #20
 800b844:	f100 0b14 	add.w	fp, r0, #20
 800b848:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b84c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b850:	9301      	str	r3, [sp, #4]
 800b852:	46d9      	mov	r9, fp
 800b854:	f04f 0c00 	mov.w	ip, #0
 800b858:	9b01      	ldr	r3, [sp, #4]
 800b85a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b85e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b862:	9301      	str	r3, [sp, #4]
 800b864:	fa1f f38a 	uxth.w	r3, sl
 800b868:	4619      	mov	r1, r3
 800b86a:	b283      	uxth	r3, r0
 800b86c:	1acb      	subs	r3, r1, r3
 800b86e:	0c00      	lsrs	r0, r0, #16
 800b870:	4463      	add	r3, ip
 800b872:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b876:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b87a:	b29b      	uxth	r3, r3
 800b87c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b880:	4576      	cmp	r6, lr
 800b882:	f849 3b04 	str.w	r3, [r9], #4
 800b886:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b88a:	d8e5      	bhi.n	800b858 <__mdiff+0x88>
 800b88c:	1b33      	subs	r3, r6, r4
 800b88e:	3b15      	subs	r3, #21
 800b890:	f023 0303 	bic.w	r3, r3, #3
 800b894:	3415      	adds	r4, #21
 800b896:	3304      	adds	r3, #4
 800b898:	42a6      	cmp	r6, r4
 800b89a:	bf38      	it	cc
 800b89c:	2304      	movcc	r3, #4
 800b89e:	441d      	add	r5, r3
 800b8a0:	445b      	add	r3, fp
 800b8a2:	461e      	mov	r6, r3
 800b8a4:	462c      	mov	r4, r5
 800b8a6:	4544      	cmp	r4, r8
 800b8a8:	d30e      	bcc.n	800b8c8 <__mdiff+0xf8>
 800b8aa:	f108 0103 	add.w	r1, r8, #3
 800b8ae:	1b49      	subs	r1, r1, r5
 800b8b0:	f021 0103 	bic.w	r1, r1, #3
 800b8b4:	3d03      	subs	r5, #3
 800b8b6:	45a8      	cmp	r8, r5
 800b8b8:	bf38      	it	cc
 800b8ba:	2100      	movcc	r1, #0
 800b8bc:	440b      	add	r3, r1
 800b8be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b8c2:	b191      	cbz	r1, 800b8ea <__mdiff+0x11a>
 800b8c4:	6117      	str	r7, [r2, #16]
 800b8c6:	e79d      	b.n	800b804 <__mdiff+0x34>
 800b8c8:	f854 1b04 	ldr.w	r1, [r4], #4
 800b8cc:	46e6      	mov	lr, ip
 800b8ce:	0c08      	lsrs	r0, r1, #16
 800b8d0:	fa1c fc81 	uxtah	ip, ip, r1
 800b8d4:	4471      	add	r1, lr
 800b8d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b8da:	b289      	uxth	r1, r1
 800b8dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b8e0:	f846 1b04 	str.w	r1, [r6], #4
 800b8e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b8e8:	e7dd      	b.n	800b8a6 <__mdiff+0xd6>
 800b8ea:	3f01      	subs	r7, #1
 800b8ec:	e7e7      	b.n	800b8be <__mdiff+0xee>
 800b8ee:	bf00      	nop
 800b8f0:	0800e2f7 	.word	0x0800e2f7
 800b8f4:	0800e37f 	.word	0x0800e37f

0800b8f8 <__ulp>:
 800b8f8:	b082      	sub	sp, #8
 800b8fa:	ed8d 0b00 	vstr	d0, [sp]
 800b8fe:	9a01      	ldr	r2, [sp, #4]
 800b900:	4b0f      	ldr	r3, [pc, #60]	@ (800b940 <__ulp+0x48>)
 800b902:	4013      	ands	r3, r2
 800b904:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b908:	2b00      	cmp	r3, #0
 800b90a:	dc08      	bgt.n	800b91e <__ulp+0x26>
 800b90c:	425b      	negs	r3, r3
 800b90e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b912:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b916:	da04      	bge.n	800b922 <__ulp+0x2a>
 800b918:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b91c:	4113      	asrs	r3, r2
 800b91e:	2200      	movs	r2, #0
 800b920:	e008      	b.n	800b934 <__ulp+0x3c>
 800b922:	f1a2 0314 	sub.w	r3, r2, #20
 800b926:	2b1e      	cmp	r3, #30
 800b928:	bfda      	itte	le
 800b92a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b92e:	40da      	lsrle	r2, r3
 800b930:	2201      	movgt	r2, #1
 800b932:	2300      	movs	r3, #0
 800b934:	4619      	mov	r1, r3
 800b936:	4610      	mov	r0, r2
 800b938:	ec41 0b10 	vmov	d0, r0, r1
 800b93c:	b002      	add	sp, #8
 800b93e:	4770      	bx	lr
 800b940:	7ff00000 	.word	0x7ff00000

0800b944 <__b2d>:
 800b944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b948:	6906      	ldr	r6, [r0, #16]
 800b94a:	f100 0814 	add.w	r8, r0, #20
 800b94e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b952:	1f37      	subs	r7, r6, #4
 800b954:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b958:	4610      	mov	r0, r2
 800b95a:	f7ff fd53 	bl	800b404 <__hi0bits>
 800b95e:	f1c0 0320 	rsb	r3, r0, #32
 800b962:	280a      	cmp	r0, #10
 800b964:	600b      	str	r3, [r1, #0]
 800b966:	491b      	ldr	r1, [pc, #108]	@ (800b9d4 <__b2d+0x90>)
 800b968:	dc15      	bgt.n	800b996 <__b2d+0x52>
 800b96a:	f1c0 0c0b 	rsb	ip, r0, #11
 800b96e:	fa22 f30c 	lsr.w	r3, r2, ip
 800b972:	45b8      	cmp	r8, r7
 800b974:	ea43 0501 	orr.w	r5, r3, r1
 800b978:	bf34      	ite	cc
 800b97a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b97e:	2300      	movcs	r3, #0
 800b980:	3015      	adds	r0, #21
 800b982:	fa02 f000 	lsl.w	r0, r2, r0
 800b986:	fa23 f30c 	lsr.w	r3, r3, ip
 800b98a:	4303      	orrs	r3, r0
 800b98c:	461c      	mov	r4, r3
 800b98e:	ec45 4b10 	vmov	d0, r4, r5
 800b992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b996:	45b8      	cmp	r8, r7
 800b998:	bf3a      	itte	cc
 800b99a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b99e:	f1a6 0708 	subcc.w	r7, r6, #8
 800b9a2:	2300      	movcs	r3, #0
 800b9a4:	380b      	subs	r0, #11
 800b9a6:	d012      	beq.n	800b9ce <__b2d+0x8a>
 800b9a8:	f1c0 0120 	rsb	r1, r0, #32
 800b9ac:	fa23 f401 	lsr.w	r4, r3, r1
 800b9b0:	4082      	lsls	r2, r0
 800b9b2:	4322      	orrs	r2, r4
 800b9b4:	4547      	cmp	r7, r8
 800b9b6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b9ba:	bf8c      	ite	hi
 800b9bc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b9c0:	2200      	movls	r2, #0
 800b9c2:	4083      	lsls	r3, r0
 800b9c4:	40ca      	lsrs	r2, r1
 800b9c6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b9ca:	4313      	orrs	r3, r2
 800b9cc:	e7de      	b.n	800b98c <__b2d+0x48>
 800b9ce:	ea42 0501 	orr.w	r5, r2, r1
 800b9d2:	e7db      	b.n	800b98c <__b2d+0x48>
 800b9d4:	3ff00000 	.word	0x3ff00000

0800b9d8 <__d2b>:
 800b9d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b9dc:	460f      	mov	r7, r1
 800b9de:	2101      	movs	r1, #1
 800b9e0:	ec59 8b10 	vmov	r8, r9, d0
 800b9e4:	4616      	mov	r6, r2
 800b9e6:	f7ff fc1b 	bl	800b220 <_Balloc>
 800b9ea:	4604      	mov	r4, r0
 800b9ec:	b930      	cbnz	r0, 800b9fc <__d2b+0x24>
 800b9ee:	4602      	mov	r2, r0
 800b9f0:	4b23      	ldr	r3, [pc, #140]	@ (800ba80 <__d2b+0xa8>)
 800b9f2:	4824      	ldr	r0, [pc, #144]	@ (800ba84 <__d2b+0xac>)
 800b9f4:	f240 310f 	movw	r1, #783	@ 0x30f
 800b9f8:	f001 f9d2 	bl	800cda0 <__assert_func>
 800b9fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ba00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba04:	b10d      	cbz	r5, 800ba0a <__d2b+0x32>
 800ba06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ba0a:	9301      	str	r3, [sp, #4]
 800ba0c:	f1b8 0300 	subs.w	r3, r8, #0
 800ba10:	d023      	beq.n	800ba5a <__d2b+0x82>
 800ba12:	4668      	mov	r0, sp
 800ba14:	9300      	str	r3, [sp, #0]
 800ba16:	f7ff fd14 	bl	800b442 <__lo0bits>
 800ba1a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ba1e:	b1d0      	cbz	r0, 800ba56 <__d2b+0x7e>
 800ba20:	f1c0 0320 	rsb	r3, r0, #32
 800ba24:	fa02 f303 	lsl.w	r3, r2, r3
 800ba28:	430b      	orrs	r3, r1
 800ba2a:	40c2      	lsrs	r2, r0
 800ba2c:	6163      	str	r3, [r4, #20]
 800ba2e:	9201      	str	r2, [sp, #4]
 800ba30:	9b01      	ldr	r3, [sp, #4]
 800ba32:	61a3      	str	r3, [r4, #24]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	bf0c      	ite	eq
 800ba38:	2201      	moveq	r2, #1
 800ba3a:	2202      	movne	r2, #2
 800ba3c:	6122      	str	r2, [r4, #16]
 800ba3e:	b1a5      	cbz	r5, 800ba6a <__d2b+0x92>
 800ba40:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ba44:	4405      	add	r5, r0
 800ba46:	603d      	str	r5, [r7, #0]
 800ba48:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ba4c:	6030      	str	r0, [r6, #0]
 800ba4e:	4620      	mov	r0, r4
 800ba50:	b003      	add	sp, #12
 800ba52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba56:	6161      	str	r1, [r4, #20]
 800ba58:	e7ea      	b.n	800ba30 <__d2b+0x58>
 800ba5a:	a801      	add	r0, sp, #4
 800ba5c:	f7ff fcf1 	bl	800b442 <__lo0bits>
 800ba60:	9b01      	ldr	r3, [sp, #4]
 800ba62:	6163      	str	r3, [r4, #20]
 800ba64:	3020      	adds	r0, #32
 800ba66:	2201      	movs	r2, #1
 800ba68:	e7e8      	b.n	800ba3c <__d2b+0x64>
 800ba6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ba6e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ba72:	6038      	str	r0, [r7, #0]
 800ba74:	6918      	ldr	r0, [r3, #16]
 800ba76:	f7ff fcc5 	bl	800b404 <__hi0bits>
 800ba7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ba7e:	e7e5      	b.n	800ba4c <__d2b+0x74>
 800ba80:	0800e2f7 	.word	0x0800e2f7
 800ba84:	0800e37f 	.word	0x0800e37f

0800ba88 <__ratio>:
 800ba88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba8c:	b085      	sub	sp, #20
 800ba8e:	e9cd 1000 	strd	r1, r0, [sp]
 800ba92:	a902      	add	r1, sp, #8
 800ba94:	f7ff ff56 	bl	800b944 <__b2d>
 800ba98:	9800      	ldr	r0, [sp, #0]
 800ba9a:	a903      	add	r1, sp, #12
 800ba9c:	ec55 4b10 	vmov	r4, r5, d0
 800baa0:	f7ff ff50 	bl	800b944 <__b2d>
 800baa4:	9b01      	ldr	r3, [sp, #4]
 800baa6:	6919      	ldr	r1, [r3, #16]
 800baa8:	9b00      	ldr	r3, [sp, #0]
 800baaa:	691b      	ldr	r3, [r3, #16]
 800baac:	1ac9      	subs	r1, r1, r3
 800baae:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bab2:	1a9b      	subs	r3, r3, r2
 800bab4:	ec5b ab10 	vmov	sl, fp, d0
 800bab8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800babc:	2b00      	cmp	r3, #0
 800babe:	bfce      	itee	gt
 800bac0:	462a      	movgt	r2, r5
 800bac2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bac6:	465a      	movle	r2, fp
 800bac8:	462f      	mov	r7, r5
 800baca:	46d9      	mov	r9, fp
 800bacc:	bfcc      	ite	gt
 800bace:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bad2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800bad6:	464b      	mov	r3, r9
 800bad8:	4652      	mov	r2, sl
 800bada:	4620      	mov	r0, r4
 800badc:	4639      	mov	r1, r7
 800bade:	f7f4 feb5 	bl	800084c <__aeabi_ddiv>
 800bae2:	ec41 0b10 	vmov	d0, r0, r1
 800bae6:	b005      	add	sp, #20
 800bae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800baec <__copybits>:
 800baec:	3901      	subs	r1, #1
 800baee:	b570      	push	{r4, r5, r6, lr}
 800baf0:	1149      	asrs	r1, r1, #5
 800baf2:	6914      	ldr	r4, [r2, #16]
 800baf4:	3101      	adds	r1, #1
 800baf6:	f102 0314 	add.w	r3, r2, #20
 800bafa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bafe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bb02:	1f05      	subs	r5, r0, #4
 800bb04:	42a3      	cmp	r3, r4
 800bb06:	d30c      	bcc.n	800bb22 <__copybits+0x36>
 800bb08:	1aa3      	subs	r3, r4, r2
 800bb0a:	3b11      	subs	r3, #17
 800bb0c:	f023 0303 	bic.w	r3, r3, #3
 800bb10:	3211      	adds	r2, #17
 800bb12:	42a2      	cmp	r2, r4
 800bb14:	bf88      	it	hi
 800bb16:	2300      	movhi	r3, #0
 800bb18:	4418      	add	r0, r3
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	4288      	cmp	r0, r1
 800bb1e:	d305      	bcc.n	800bb2c <__copybits+0x40>
 800bb20:	bd70      	pop	{r4, r5, r6, pc}
 800bb22:	f853 6b04 	ldr.w	r6, [r3], #4
 800bb26:	f845 6f04 	str.w	r6, [r5, #4]!
 800bb2a:	e7eb      	b.n	800bb04 <__copybits+0x18>
 800bb2c:	f840 3b04 	str.w	r3, [r0], #4
 800bb30:	e7f4      	b.n	800bb1c <__copybits+0x30>

0800bb32 <__any_on>:
 800bb32:	f100 0214 	add.w	r2, r0, #20
 800bb36:	6900      	ldr	r0, [r0, #16]
 800bb38:	114b      	asrs	r3, r1, #5
 800bb3a:	4298      	cmp	r0, r3
 800bb3c:	b510      	push	{r4, lr}
 800bb3e:	db11      	blt.n	800bb64 <__any_on+0x32>
 800bb40:	dd0a      	ble.n	800bb58 <__any_on+0x26>
 800bb42:	f011 011f 	ands.w	r1, r1, #31
 800bb46:	d007      	beq.n	800bb58 <__any_on+0x26>
 800bb48:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bb4c:	fa24 f001 	lsr.w	r0, r4, r1
 800bb50:	fa00 f101 	lsl.w	r1, r0, r1
 800bb54:	428c      	cmp	r4, r1
 800bb56:	d10b      	bne.n	800bb70 <__any_on+0x3e>
 800bb58:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bb5c:	4293      	cmp	r3, r2
 800bb5e:	d803      	bhi.n	800bb68 <__any_on+0x36>
 800bb60:	2000      	movs	r0, #0
 800bb62:	bd10      	pop	{r4, pc}
 800bb64:	4603      	mov	r3, r0
 800bb66:	e7f7      	b.n	800bb58 <__any_on+0x26>
 800bb68:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bb6c:	2900      	cmp	r1, #0
 800bb6e:	d0f5      	beq.n	800bb5c <__any_on+0x2a>
 800bb70:	2001      	movs	r0, #1
 800bb72:	e7f6      	b.n	800bb62 <__any_on+0x30>

0800bb74 <_malloc_usable_size_r>:
 800bb74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb78:	1f18      	subs	r0, r3, #4
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	bfbc      	itt	lt
 800bb7e:	580b      	ldrlt	r3, [r1, r0]
 800bb80:	18c0      	addlt	r0, r0, r3
 800bb82:	4770      	bx	lr

0800bb84 <__ascii_wctomb>:
 800bb84:	4603      	mov	r3, r0
 800bb86:	4608      	mov	r0, r1
 800bb88:	b141      	cbz	r1, 800bb9c <__ascii_wctomb+0x18>
 800bb8a:	2aff      	cmp	r2, #255	@ 0xff
 800bb8c:	d904      	bls.n	800bb98 <__ascii_wctomb+0x14>
 800bb8e:	228a      	movs	r2, #138	@ 0x8a
 800bb90:	601a      	str	r2, [r3, #0]
 800bb92:	f04f 30ff 	mov.w	r0, #4294967295
 800bb96:	4770      	bx	lr
 800bb98:	700a      	strb	r2, [r1, #0]
 800bb9a:	2001      	movs	r0, #1
 800bb9c:	4770      	bx	lr

0800bb9e <__ssputs_r>:
 800bb9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bba2:	688e      	ldr	r6, [r1, #8]
 800bba4:	461f      	mov	r7, r3
 800bba6:	42be      	cmp	r6, r7
 800bba8:	680b      	ldr	r3, [r1, #0]
 800bbaa:	4682      	mov	sl, r0
 800bbac:	460c      	mov	r4, r1
 800bbae:	4690      	mov	r8, r2
 800bbb0:	d82d      	bhi.n	800bc0e <__ssputs_r+0x70>
 800bbb2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bbb6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bbba:	d026      	beq.n	800bc0a <__ssputs_r+0x6c>
 800bbbc:	6965      	ldr	r5, [r4, #20]
 800bbbe:	6909      	ldr	r1, [r1, #16]
 800bbc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bbc4:	eba3 0901 	sub.w	r9, r3, r1
 800bbc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bbcc:	1c7b      	adds	r3, r7, #1
 800bbce:	444b      	add	r3, r9
 800bbd0:	106d      	asrs	r5, r5, #1
 800bbd2:	429d      	cmp	r5, r3
 800bbd4:	bf38      	it	cc
 800bbd6:	461d      	movcc	r5, r3
 800bbd8:	0553      	lsls	r3, r2, #21
 800bbda:	d527      	bpl.n	800bc2c <__ssputs_r+0x8e>
 800bbdc:	4629      	mov	r1, r5
 800bbde:	f7fd fb7b 	bl	80092d8 <_malloc_r>
 800bbe2:	4606      	mov	r6, r0
 800bbe4:	b360      	cbz	r0, 800bc40 <__ssputs_r+0xa2>
 800bbe6:	6921      	ldr	r1, [r4, #16]
 800bbe8:	464a      	mov	r2, r9
 800bbea:	f7fe ff66 	bl	800aaba <memcpy>
 800bbee:	89a3      	ldrh	r3, [r4, #12]
 800bbf0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bbf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbf8:	81a3      	strh	r3, [r4, #12]
 800bbfa:	6126      	str	r6, [r4, #16]
 800bbfc:	6165      	str	r5, [r4, #20]
 800bbfe:	444e      	add	r6, r9
 800bc00:	eba5 0509 	sub.w	r5, r5, r9
 800bc04:	6026      	str	r6, [r4, #0]
 800bc06:	60a5      	str	r5, [r4, #8]
 800bc08:	463e      	mov	r6, r7
 800bc0a:	42be      	cmp	r6, r7
 800bc0c:	d900      	bls.n	800bc10 <__ssputs_r+0x72>
 800bc0e:	463e      	mov	r6, r7
 800bc10:	6820      	ldr	r0, [r4, #0]
 800bc12:	4632      	mov	r2, r6
 800bc14:	4641      	mov	r1, r8
 800bc16:	f001 f886 	bl	800cd26 <memmove>
 800bc1a:	68a3      	ldr	r3, [r4, #8]
 800bc1c:	1b9b      	subs	r3, r3, r6
 800bc1e:	60a3      	str	r3, [r4, #8]
 800bc20:	6823      	ldr	r3, [r4, #0]
 800bc22:	4433      	add	r3, r6
 800bc24:	6023      	str	r3, [r4, #0]
 800bc26:	2000      	movs	r0, #0
 800bc28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc2c:	462a      	mov	r2, r5
 800bc2e:	f7fd fbdf 	bl	80093f0 <_realloc_r>
 800bc32:	4606      	mov	r6, r0
 800bc34:	2800      	cmp	r0, #0
 800bc36:	d1e0      	bne.n	800bbfa <__ssputs_r+0x5c>
 800bc38:	6921      	ldr	r1, [r4, #16]
 800bc3a:	4650      	mov	r0, sl
 800bc3c:	f7fe ff5a 	bl	800aaf4 <_free_r>
 800bc40:	230c      	movs	r3, #12
 800bc42:	f8ca 3000 	str.w	r3, [sl]
 800bc46:	89a3      	ldrh	r3, [r4, #12]
 800bc48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc4c:	81a3      	strh	r3, [r4, #12]
 800bc4e:	f04f 30ff 	mov.w	r0, #4294967295
 800bc52:	e7e9      	b.n	800bc28 <__ssputs_r+0x8a>

0800bc54 <_svfiprintf_r>:
 800bc54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc58:	4698      	mov	r8, r3
 800bc5a:	898b      	ldrh	r3, [r1, #12]
 800bc5c:	061b      	lsls	r3, r3, #24
 800bc5e:	b09d      	sub	sp, #116	@ 0x74
 800bc60:	4607      	mov	r7, r0
 800bc62:	460d      	mov	r5, r1
 800bc64:	4614      	mov	r4, r2
 800bc66:	d510      	bpl.n	800bc8a <_svfiprintf_r+0x36>
 800bc68:	690b      	ldr	r3, [r1, #16]
 800bc6a:	b973      	cbnz	r3, 800bc8a <_svfiprintf_r+0x36>
 800bc6c:	2140      	movs	r1, #64	@ 0x40
 800bc6e:	f7fd fb33 	bl	80092d8 <_malloc_r>
 800bc72:	6028      	str	r0, [r5, #0]
 800bc74:	6128      	str	r0, [r5, #16]
 800bc76:	b930      	cbnz	r0, 800bc86 <_svfiprintf_r+0x32>
 800bc78:	230c      	movs	r3, #12
 800bc7a:	603b      	str	r3, [r7, #0]
 800bc7c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc80:	b01d      	add	sp, #116	@ 0x74
 800bc82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc86:	2340      	movs	r3, #64	@ 0x40
 800bc88:	616b      	str	r3, [r5, #20]
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc8e:	2320      	movs	r3, #32
 800bc90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc94:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc98:	2330      	movs	r3, #48	@ 0x30
 800bc9a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800be38 <_svfiprintf_r+0x1e4>
 800bc9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bca2:	f04f 0901 	mov.w	r9, #1
 800bca6:	4623      	mov	r3, r4
 800bca8:	469a      	mov	sl, r3
 800bcaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bcae:	b10a      	cbz	r2, 800bcb4 <_svfiprintf_r+0x60>
 800bcb0:	2a25      	cmp	r2, #37	@ 0x25
 800bcb2:	d1f9      	bne.n	800bca8 <_svfiprintf_r+0x54>
 800bcb4:	ebba 0b04 	subs.w	fp, sl, r4
 800bcb8:	d00b      	beq.n	800bcd2 <_svfiprintf_r+0x7e>
 800bcba:	465b      	mov	r3, fp
 800bcbc:	4622      	mov	r2, r4
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	4638      	mov	r0, r7
 800bcc2:	f7ff ff6c 	bl	800bb9e <__ssputs_r>
 800bcc6:	3001      	adds	r0, #1
 800bcc8:	f000 80a7 	beq.w	800be1a <_svfiprintf_r+0x1c6>
 800bccc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bcce:	445a      	add	r2, fp
 800bcd0:	9209      	str	r2, [sp, #36]	@ 0x24
 800bcd2:	f89a 3000 	ldrb.w	r3, [sl]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	f000 809f 	beq.w	800be1a <_svfiprintf_r+0x1c6>
 800bcdc:	2300      	movs	r3, #0
 800bcde:	f04f 32ff 	mov.w	r2, #4294967295
 800bce2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bce6:	f10a 0a01 	add.w	sl, sl, #1
 800bcea:	9304      	str	r3, [sp, #16]
 800bcec:	9307      	str	r3, [sp, #28]
 800bcee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bcf2:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcf4:	4654      	mov	r4, sl
 800bcf6:	2205      	movs	r2, #5
 800bcf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcfc:	484e      	ldr	r0, [pc, #312]	@ (800be38 <_svfiprintf_r+0x1e4>)
 800bcfe:	f7f4 fa6f 	bl	80001e0 <memchr>
 800bd02:	9a04      	ldr	r2, [sp, #16]
 800bd04:	b9d8      	cbnz	r0, 800bd3e <_svfiprintf_r+0xea>
 800bd06:	06d0      	lsls	r0, r2, #27
 800bd08:	bf44      	itt	mi
 800bd0a:	2320      	movmi	r3, #32
 800bd0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd10:	0711      	lsls	r1, r2, #28
 800bd12:	bf44      	itt	mi
 800bd14:	232b      	movmi	r3, #43	@ 0x2b
 800bd16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd1a:	f89a 3000 	ldrb.w	r3, [sl]
 800bd1e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd20:	d015      	beq.n	800bd4e <_svfiprintf_r+0xfa>
 800bd22:	9a07      	ldr	r2, [sp, #28]
 800bd24:	4654      	mov	r4, sl
 800bd26:	2000      	movs	r0, #0
 800bd28:	f04f 0c0a 	mov.w	ip, #10
 800bd2c:	4621      	mov	r1, r4
 800bd2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd32:	3b30      	subs	r3, #48	@ 0x30
 800bd34:	2b09      	cmp	r3, #9
 800bd36:	d94b      	bls.n	800bdd0 <_svfiprintf_r+0x17c>
 800bd38:	b1b0      	cbz	r0, 800bd68 <_svfiprintf_r+0x114>
 800bd3a:	9207      	str	r2, [sp, #28]
 800bd3c:	e014      	b.n	800bd68 <_svfiprintf_r+0x114>
 800bd3e:	eba0 0308 	sub.w	r3, r0, r8
 800bd42:	fa09 f303 	lsl.w	r3, r9, r3
 800bd46:	4313      	orrs	r3, r2
 800bd48:	9304      	str	r3, [sp, #16]
 800bd4a:	46a2      	mov	sl, r4
 800bd4c:	e7d2      	b.n	800bcf4 <_svfiprintf_r+0xa0>
 800bd4e:	9b03      	ldr	r3, [sp, #12]
 800bd50:	1d19      	adds	r1, r3, #4
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	9103      	str	r1, [sp, #12]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	bfbb      	ittet	lt
 800bd5a:	425b      	neglt	r3, r3
 800bd5c:	f042 0202 	orrlt.w	r2, r2, #2
 800bd60:	9307      	strge	r3, [sp, #28]
 800bd62:	9307      	strlt	r3, [sp, #28]
 800bd64:	bfb8      	it	lt
 800bd66:	9204      	strlt	r2, [sp, #16]
 800bd68:	7823      	ldrb	r3, [r4, #0]
 800bd6a:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd6c:	d10a      	bne.n	800bd84 <_svfiprintf_r+0x130>
 800bd6e:	7863      	ldrb	r3, [r4, #1]
 800bd70:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd72:	d132      	bne.n	800bdda <_svfiprintf_r+0x186>
 800bd74:	9b03      	ldr	r3, [sp, #12]
 800bd76:	1d1a      	adds	r2, r3, #4
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	9203      	str	r2, [sp, #12]
 800bd7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd80:	3402      	adds	r4, #2
 800bd82:	9305      	str	r3, [sp, #20]
 800bd84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800be48 <_svfiprintf_r+0x1f4>
 800bd88:	7821      	ldrb	r1, [r4, #0]
 800bd8a:	2203      	movs	r2, #3
 800bd8c:	4650      	mov	r0, sl
 800bd8e:	f7f4 fa27 	bl	80001e0 <memchr>
 800bd92:	b138      	cbz	r0, 800bda4 <_svfiprintf_r+0x150>
 800bd94:	9b04      	ldr	r3, [sp, #16]
 800bd96:	eba0 000a 	sub.w	r0, r0, sl
 800bd9a:	2240      	movs	r2, #64	@ 0x40
 800bd9c:	4082      	lsls	r2, r0
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	3401      	adds	r4, #1
 800bda2:	9304      	str	r3, [sp, #16]
 800bda4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bda8:	4824      	ldr	r0, [pc, #144]	@ (800be3c <_svfiprintf_r+0x1e8>)
 800bdaa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bdae:	2206      	movs	r2, #6
 800bdb0:	f7f4 fa16 	bl	80001e0 <memchr>
 800bdb4:	2800      	cmp	r0, #0
 800bdb6:	d036      	beq.n	800be26 <_svfiprintf_r+0x1d2>
 800bdb8:	4b21      	ldr	r3, [pc, #132]	@ (800be40 <_svfiprintf_r+0x1ec>)
 800bdba:	bb1b      	cbnz	r3, 800be04 <_svfiprintf_r+0x1b0>
 800bdbc:	9b03      	ldr	r3, [sp, #12]
 800bdbe:	3307      	adds	r3, #7
 800bdc0:	f023 0307 	bic.w	r3, r3, #7
 800bdc4:	3308      	adds	r3, #8
 800bdc6:	9303      	str	r3, [sp, #12]
 800bdc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdca:	4433      	add	r3, r6
 800bdcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdce:	e76a      	b.n	800bca6 <_svfiprintf_r+0x52>
 800bdd0:	fb0c 3202 	mla	r2, ip, r2, r3
 800bdd4:	460c      	mov	r4, r1
 800bdd6:	2001      	movs	r0, #1
 800bdd8:	e7a8      	b.n	800bd2c <_svfiprintf_r+0xd8>
 800bdda:	2300      	movs	r3, #0
 800bddc:	3401      	adds	r4, #1
 800bdde:	9305      	str	r3, [sp, #20]
 800bde0:	4619      	mov	r1, r3
 800bde2:	f04f 0c0a 	mov.w	ip, #10
 800bde6:	4620      	mov	r0, r4
 800bde8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdec:	3a30      	subs	r2, #48	@ 0x30
 800bdee:	2a09      	cmp	r2, #9
 800bdf0:	d903      	bls.n	800bdfa <_svfiprintf_r+0x1a6>
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d0c6      	beq.n	800bd84 <_svfiprintf_r+0x130>
 800bdf6:	9105      	str	r1, [sp, #20]
 800bdf8:	e7c4      	b.n	800bd84 <_svfiprintf_r+0x130>
 800bdfa:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdfe:	4604      	mov	r4, r0
 800be00:	2301      	movs	r3, #1
 800be02:	e7f0      	b.n	800bde6 <_svfiprintf_r+0x192>
 800be04:	ab03      	add	r3, sp, #12
 800be06:	9300      	str	r3, [sp, #0]
 800be08:	462a      	mov	r2, r5
 800be0a:	4b0e      	ldr	r3, [pc, #56]	@ (800be44 <_svfiprintf_r+0x1f0>)
 800be0c:	a904      	add	r1, sp, #16
 800be0e:	4638      	mov	r0, r7
 800be10:	f3af 8000 	nop.w
 800be14:	1c42      	adds	r2, r0, #1
 800be16:	4606      	mov	r6, r0
 800be18:	d1d6      	bne.n	800bdc8 <_svfiprintf_r+0x174>
 800be1a:	89ab      	ldrh	r3, [r5, #12]
 800be1c:	065b      	lsls	r3, r3, #25
 800be1e:	f53f af2d 	bmi.w	800bc7c <_svfiprintf_r+0x28>
 800be22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be24:	e72c      	b.n	800bc80 <_svfiprintf_r+0x2c>
 800be26:	ab03      	add	r3, sp, #12
 800be28:	9300      	str	r3, [sp, #0]
 800be2a:	462a      	mov	r2, r5
 800be2c:	4b05      	ldr	r3, [pc, #20]	@ (800be44 <_svfiprintf_r+0x1f0>)
 800be2e:	a904      	add	r1, sp, #16
 800be30:	4638      	mov	r0, r7
 800be32:	f000 fb8b 	bl	800c54c <_printf_i>
 800be36:	e7ed      	b.n	800be14 <_svfiprintf_r+0x1c0>
 800be38:	0800e3d8 	.word	0x0800e3d8
 800be3c:	0800e3e2 	.word	0x0800e3e2
 800be40:	00000000 	.word	0x00000000
 800be44:	0800bb9f 	.word	0x0800bb9f
 800be48:	0800e3de 	.word	0x0800e3de

0800be4c <_sungetc_r>:
 800be4c:	b538      	push	{r3, r4, r5, lr}
 800be4e:	1c4b      	adds	r3, r1, #1
 800be50:	4614      	mov	r4, r2
 800be52:	d103      	bne.n	800be5c <_sungetc_r+0x10>
 800be54:	f04f 35ff 	mov.w	r5, #4294967295
 800be58:	4628      	mov	r0, r5
 800be5a:	bd38      	pop	{r3, r4, r5, pc}
 800be5c:	8993      	ldrh	r3, [r2, #12]
 800be5e:	f023 0320 	bic.w	r3, r3, #32
 800be62:	8193      	strh	r3, [r2, #12]
 800be64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be66:	6852      	ldr	r2, [r2, #4]
 800be68:	b2cd      	uxtb	r5, r1
 800be6a:	b18b      	cbz	r3, 800be90 <_sungetc_r+0x44>
 800be6c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800be6e:	4293      	cmp	r3, r2
 800be70:	dd08      	ble.n	800be84 <_sungetc_r+0x38>
 800be72:	6823      	ldr	r3, [r4, #0]
 800be74:	1e5a      	subs	r2, r3, #1
 800be76:	6022      	str	r2, [r4, #0]
 800be78:	f803 5c01 	strb.w	r5, [r3, #-1]
 800be7c:	6863      	ldr	r3, [r4, #4]
 800be7e:	3301      	adds	r3, #1
 800be80:	6063      	str	r3, [r4, #4]
 800be82:	e7e9      	b.n	800be58 <_sungetc_r+0xc>
 800be84:	4621      	mov	r1, r4
 800be86:	f000 ff14 	bl	800ccb2 <__submore>
 800be8a:	2800      	cmp	r0, #0
 800be8c:	d0f1      	beq.n	800be72 <_sungetc_r+0x26>
 800be8e:	e7e1      	b.n	800be54 <_sungetc_r+0x8>
 800be90:	6921      	ldr	r1, [r4, #16]
 800be92:	6823      	ldr	r3, [r4, #0]
 800be94:	b151      	cbz	r1, 800beac <_sungetc_r+0x60>
 800be96:	4299      	cmp	r1, r3
 800be98:	d208      	bcs.n	800beac <_sungetc_r+0x60>
 800be9a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800be9e:	42a9      	cmp	r1, r5
 800bea0:	d104      	bne.n	800beac <_sungetc_r+0x60>
 800bea2:	3b01      	subs	r3, #1
 800bea4:	3201      	adds	r2, #1
 800bea6:	6023      	str	r3, [r4, #0]
 800bea8:	6062      	str	r2, [r4, #4]
 800beaa:	e7d5      	b.n	800be58 <_sungetc_r+0xc>
 800beac:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800beb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800beb4:	6363      	str	r3, [r4, #52]	@ 0x34
 800beb6:	2303      	movs	r3, #3
 800beb8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800beba:	4623      	mov	r3, r4
 800bebc:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bec0:	6023      	str	r3, [r4, #0]
 800bec2:	2301      	movs	r3, #1
 800bec4:	e7dc      	b.n	800be80 <_sungetc_r+0x34>

0800bec6 <__ssrefill_r>:
 800bec6:	b510      	push	{r4, lr}
 800bec8:	460c      	mov	r4, r1
 800beca:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800becc:	b169      	cbz	r1, 800beea <__ssrefill_r+0x24>
 800bece:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bed2:	4299      	cmp	r1, r3
 800bed4:	d001      	beq.n	800beda <__ssrefill_r+0x14>
 800bed6:	f7fe fe0d 	bl	800aaf4 <_free_r>
 800beda:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bedc:	6063      	str	r3, [r4, #4]
 800bede:	2000      	movs	r0, #0
 800bee0:	6360      	str	r0, [r4, #52]	@ 0x34
 800bee2:	b113      	cbz	r3, 800beea <__ssrefill_r+0x24>
 800bee4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800bee6:	6023      	str	r3, [r4, #0]
 800bee8:	bd10      	pop	{r4, pc}
 800beea:	6923      	ldr	r3, [r4, #16]
 800beec:	6023      	str	r3, [r4, #0]
 800beee:	2300      	movs	r3, #0
 800bef0:	6063      	str	r3, [r4, #4]
 800bef2:	89a3      	ldrh	r3, [r4, #12]
 800bef4:	f043 0320 	orr.w	r3, r3, #32
 800bef8:	81a3      	strh	r3, [r4, #12]
 800befa:	f04f 30ff 	mov.w	r0, #4294967295
 800befe:	e7f3      	b.n	800bee8 <__ssrefill_r+0x22>

0800bf00 <__ssvfiscanf_r>:
 800bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf04:	460c      	mov	r4, r1
 800bf06:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800bf0a:	2100      	movs	r1, #0
 800bf0c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800bf10:	49a6      	ldr	r1, [pc, #664]	@ (800c1ac <__ssvfiscanf_r+0x2ac>)
 800bf12:	91a0      	str	r1, [sp, #640]	@ 0x280
 800bf14:	f10d 0804 	add.w	r8, sp, #4
 800bf18:	49a5      	ldr	r1, [pc, #660]	@ (800c1b0 <__ssvfiscanf_r+0x2b0>)
 800bf1a:	4fa6      	ldr	r7, [pc, #664]	@ (800c1b4 <__ssvfiscanf_r+0x2b4>)
 800bf1c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800bf20:	4606      	mov	r6, r0
 800bf22:	91a1      	str	r1, [sp, #644]	@ 0x284
 800bf24:	9300      	str	r3, [sp, #0]
 800bf26:	f892 9000 	ldrb.w	r9, [r2]
 800bf2a:	f1b9 0f00 	cmp.w	r9, #0
 800bf2e:	f000 8158 	beq.w	800c1e2 <__ssvfiscanf_r+0x2e2>
 800bf32:	f817 3009 	ldrb.w	r3, [r7, r9]
 800bf36:	f013 0308 	ands.w	r3, r3, #8
 800bf3a:	f102 0501 	add.w	r5, r2, #1
 800bf3e:	d019      	beq.n	800bf74 <__ssvfiscanf_r+0x74>
 800bf40:	6863      	ldr	r3, [r4, #4]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	dd0f      	ble.n	800bf66 <__ssvfiscanf_r+0x66>
 800bf46:	6823      	ldr	r3, [r4, #0]
 800bf48:	781a      	ldrb	r2, [r3, #0]
 800bf4a:	5cba      	ldrb	r2, [r7, r2]
 800bf4c:	0712      	lsls	r2, r2, #28
 800bf4e:	d401      	bmi.n	800bf54 <__ssvfiscanf_r+0x54>
 800bf50:	462a      	mov	r2, r5
 800bf52:	e7e8      	b.n	800bf26 <__ssvfiscanf_r+0x26>
 800bf54:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800bf56:	3201      	adds	r2, #1
 800bf58:	9245      	str	r2, [sp, #276]	@ 0x114
 800bf5a:	6862      	ldr	r2, [r4, #4]
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	3a01      	subs	r2, #1
 800bf60:	6062      	str	r2, [r4, #4]
 800bf62:	6023      	str	r3, [r4, #0]
 800bf64:	e7ec      	b.n	800bf40 <__ssvfiscanf_r+0x40>
 800bf66:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800bf68:	4621      	mov	r1, r4
 800bf6a:	4630      	mov	r0, r6
 800bf6c:	4798      	blx	r3
 800bf6e:	2800      	cmp	r0, #0
 800bf70:	d0e9      	beq.n	800bf46 <__ssvfiscanf_r+0x46>
 800bf72:	e7ed      	b.n	800bf50 <__ssvfiscanf_r+0x50>
 800bf74:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800bf78:	f040 8085 	bne.w	800c086 <__ssvfiscanf_r+0x186>
 800bf7c:	9341      	str	r3, [sp, #260]	@ 0x104
 800bf7e:	9343      	str	r3, [sp, #268]	@ 0x10c
 800bf80:	7853      	ldrb	r3, [r2, #1]
 800bf82:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf84:	bf02      	ittt	eq
 800bf86:	2310      	moveq	r3, #16
 800bf88:	1c95      	addeq	r5, r2, #2
 800bf8a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800bf8c:	220a      	movs	r2, #10
 800bf8e:	46aa      	mov	sl, r5
 800bf90:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800bf94:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800bf98:	2b09      	cmp	r3, #9
 800bf9a:	d91e      	bls.n	800bfda <__ssvfiscanf_r+0xda>
 800bf9c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800c1b8 <__ssvfiscanf_r+0x2b8>
 800bfa0:	2203      	movs	r2, #3
 800bfa2:	4658      	mov	r0, fp
 800bfa4:	f7f4 f91c 	bl	80001e0 <memchr>
 800bfa8:	b138      	cbz	r0, 800bfba <__ssvfiscanf_r+0xba>
 800bfaa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bfac:	eba0 000b 	sub.w	r0, r0, fp
 800bfb0:	2301      	movs	r3, #1
 800bfb2:	4083      	lsls	r3, r0
 800bfb4:	4313      	orrs	r3, r2
 800bfb6:	9341      	str	r3, [sp, #260]	@ 0x104
 800bfb8:	4655      	mov	r5, sl
 800bfba:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bfbe:	2b78      	cmp	r3, #120	@ 0x78
 800bfc0:	d806      	bhi.n	800bfd0 <__ssvfiscanf_r+0xd0>
 800bfc2:	2b57      	cmp	r3, #87	@ 0x57
 800bfc4:	d810      	bhi.n	800bfe8 <__ssvfiscanf_r+0xe8>
 800bfc6:	2b25      	cmp	r3, #37	@ 0x25
 800bfc8:	d05d      	beq.n	800c086 <__ssvfiscanf_r+0x186>
 800bfca:	d857      	bhi.n	800c07c <__ssvfiscanf_r+0x17c>
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d075      	beq.n	800c0bc <__ssvfiscanf_r+0x1bc>
 800bfd0:	2303      	movs	r3, #3
 800bfd2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800bfd4:	230a      	movs	r3, #10
 800bfd6:	9342      	str	r3, [sp, #264]	@ 0x108
 800bfd8:	e088      	b.n	800c0ec <__ssvfiscanf_r+0x1ec>
 800bfda:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800bfdc:	fb02 1103 	mla	r1, r2, r3, r1
 800bfe0:	3930      	subs	r1, #48	@ 0x30
 800bfe2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800bfe4:	4655      	mov	r5, sl
 800bfe6:	e7d2      	b.n	800bf8e <__ssvfiscanf_r+0x8e>
 800bfe8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800bfec:	2a20      	cmp	r2, #32
 800bfee:	d8ef      	bhi.n	800bfd0 <__ssvfiscanf_r+0xd0>
 800bff0:	a101      	add	r1, pc, #4	@ (adr r1, 800bff8 <__ssvfiscanf_r+0xf8>)
 800bff2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bff6:	bf00      	nop
 800bff8:	0800c0cb 	.word	0x0800c0cb
 800bffc:	0800bfd1 	.word	0x0800bfd1
 800c000:	0800bfd1 	.word	0x0800bfd1
 800c004:	0800c125 	.word	0x0800c125
 800c008:	0800bfd1 	.word	0x0800bfd1
 800c00c:	0800bfd1 	.word	0x0800bfd1
 800c010:	0800bfd1 	.word	0x0800bfd1
 800c014:	0800bfd1 	.word	0x0800bfd1
 800c018:	0800bfd1 	.word	0x0800bfd1
 800c01c:	0800bfd1 	.word	0x0800bfd1
 800c020:	0800bfd1 	.word	0x0800bfd1
 800c024:	0800c13b 	.word	0x0800c13b
 800c028:	0800c121 	.word	0x0800c121
 800c02c:	0800c083 	.word	0x0800c083
 800c030:	0800c083 	.word	0x0800c083
 800c034:	0800c083 	.word	0x0800c083
 800c038:	0800bfd1 	.word	0x0800bfd1
 800c03c:	0800c0dd 	.word	0x0800c0dd
 800c040:	0800bfd1 	.word	0x0800bfd1
 800c044:	0800bfd1 	.word	0x0800bfd1
 800c048:	0800bfd1 	.word	0x0800bfd1
 800c04c:	0800bfd1 	.word	0x0800bfd1
 800c050:	0800c14b 	.word	0x0800c14b
 800c054:	0800c0e5 	.word	0x0800c0e5
 800c058:	0800c0c3 	.word	0x0800c0c3
 800c05c:	0800bfd1 	.word	0x0800bfd1
 800c060:	0800bfd1 	.word	0x0800bfd1
 800c064:	0800c147 	.word	0x0800c147
 800c068:	0800bfd1 	.word	0x0800bfd1
 800c06c:	0800c121 	.word	0x0800c121
 800c070:	0800bfd1 	.word	0x0800bfd1
 800c074:	0800bfd1 	.word	0x0800bfd1
 800c078:	0800c0cb 	.word	0x0800c0cb
 800c07c:	3b45      	subs	r3, #69	@ 0x45
 800c07e:	2b02      	cmp	r3, #2
 800c080:	d8a6      	bhi.n	800bfd0 <__ssvfiscanf_r+0xd0>
 800c082:	2305      	movs	r3, #5
 800c084:	e031      	b.n	800c0ea <__ssvfiscanf_r+0x1ea>
 800c086:	6863      	ldr	r3, [r4, #4]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	dd0d      	ble.n	800c0a8 <__ssvfiscanf_r+0x1a8>
 800c08c:	6823      	ldr	r3, [r4, #0]
 800c08e:	781a      	ldrb	r2, [r3, #0]
 800c090:	454a      	cmp	r2, r9
 800c092:	f040 80a6 	bne.w	800c1e2 <__ssvfiscanf_r+0x2e2>
 800c096:	3301      	adds	r3, #1
 800c098:	6862      	ldr	r2, [r4, #4]
 800c09a:	6023      	str	r3, [r4, #0]
 800c09c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c09e:	3a01      	subs	r2, #1
 800c0a0:	3301      	adds	r3, #1
 800c0a2:	6062      	str	r2, [r4, #4]
 800c0a4:	9345      	str	r3, [sp, #276]	@ 0x114
 800c0a6:	e753      	b.n	800bf50 <__ssvfiscanf_r+0x50>
 800c0a8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c0aa:	4621      	mov	r1, r4
 800c0ac:	4630      	mov	r0, r6
 800c0ae:	4798      	blx	r3
 800c0b0:	2800      	cmp	r0, #0
 800c0b2:	d0eb      	beq.n	800c08c <__ssvfiscanf_r+0x18c>
 800c0b4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c0b6:	2800      	cmp	r0, #0
 800c0b8:	f040 808b 	bne.w	800c1d2 <__ssvfiscanf_r+0x2d2>
 800c0bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c0c0:	e08b      	b.n	800c1da <__ssvfiscanf_r+0x2da>
 800c0c2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c0c4:	f042 0220 	orr.w	r2, r2, #32
 800c0c8:	9241      	str	r2, [sp, #260]	@ 0x104
 800c0ca:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c0cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c0d0:	9241      	str	r2, [sp, #260]	@ 0x104
 800c0d2:	2210      	movs	r2, #16
 800c0d4:	2b6e      	cmp	r3, #110	@ 0x6e
 800c0d6:	9242      	str	r2, [sp, #264]	@ 0x108
 800c0d8:	d902      	bls.n	800c0e0 <__ssvfiscanf_r+0x1e0>
 800c0da:	e005      	b.n	800c0e8 <__ssvfiscanf_r+0x1e8>
 800c0dc:	2300      	movs	r3, #0
 800c0de:	9342      	str	r3, [sp, #264]	@ 0x108
 800c0e0:	2303      	movs	r3, #3
 800c0e2:	e002      	b.n	800c0ea <__ssvfiscanf_r+0x1ea>
 800c0e4:	2308      	movs	r3, #8
 800c0e6:	9342      	str	r3, [sp, #264]	@ 0x108
 800c0e8:	2304      	movs	r3, #4
 800c0ea:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c0ec:	6863      	ldr	r3, [r4, #4]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	dd39      	ble.n	800c166 <__ssvfiscanf_r+0x266>
 800c0f2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c0f4:	0659      	lsls	r1, r3, #25
 800c0f6:	d404      	bmi.n	800c102 <__ssvfiscanf_r+0x202>
 800c0f8:	6823      	ldr	r3, [r4, #0]
 800c0fa:	781a      	ldrb	r2, [r3, #0]
 800c0fc:	5cba      	ldrb	r2, [r7, r2]
 800c0fe:	0712      	lsls	r2, r2, #28
 800c100:	d438      	bmi.n	800c174 <__ssvfiscanf_r+0x274>
 800c102:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c104:	2b02      	cmp	r3, #2
 800c106:	dc47      	bgt.n	800c198 <__ssvfiscanf_r+0x298>
 800c108:	466b      	mov	r3, sp
 800c10a:	4622      	mov	r2, r4
 800c10c:	a941      	add	r1, sp, #260	@ 0x104
 800c10e:	4630      	mov	r0, r6
 800c110:	f000 fb3a 	bl	800c788 <_scanf_chars>
 800c114:	2801      	cmp	r0, #1
 800c116:	d064      	beq.n	800c1e2 <__ssvfiscanf_r+0x2e2>
 800c118:	2802      	cmp	r0, #2
 800c11a:	f47f af19 	bne.w	800bf50 <__ssvfiscanf_r+0x50>
 800c11e:	e7c9      	b.n	800c0b4 <__ssvfiscanf_r+0x1b4>
 800c120:	220a      	movs	r2, #10
 800c122:	e7d7      	b.n	800c0d4 <__ssvfiscanf_r+0x1d4>
 800c124:	4629      	mov	r1, r5
 800c126:	4640      	mov	r0, r8
 800c128:	f000 fd8a 	bl	800cc40 <__sccl>
 800c12c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c12e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c132:	9341      	str	r3, [sp, #260]	@ 0x104
 800c134:	4605      	mov	r5, r0
 800c136:	2301      	movs	r3, #1
 800c138:	e7d7      	b.n	800c0ea <__ssvfiscanf_r+0x1ea>
 800c13a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c13c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c140:	9341      	str	r3, [sp, #260]	@ 0x104
 800c142:	2300      	movs	r3, #0
 800c144:	e7d1      	b.n	800c0ea <__ssvfiscanf_r+0x1ea>
 800c146:	2302      	movs	r3, #2
 800c148:	e7cf      	b.n	800c0ea <__ssvfiscanf_r+0x1ea>
 800c14a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c14c:	06c3      	lsls	r3, r0, #27
 800c14e:	f53f aeff 	bmi.w	800bf50 <__ssvfiscanf_r+0x50>
 800c152:	9b00      	ldr	r3, [sp, #0]
 800c154:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c156:	1d19      	adds	r1, r3, #4
 800c158:	9100      	str	r1, [sp, #0]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	07c0      	lsls	r0, r0, #31
 800c15e:	bf4c      	ite	mi
 800c160:	801a      	strhmi	r2, [r3, #0]
 800c162:	601a      	strpl	r2, [r3, #0]
 800c164:	e6f4      	b.n	800bf50 <__ssvfiscanf_r+0x50>
 800c166:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c168:	4621      	mov	r1, r4
 800c16a:	4630      	mov	r0, r6
 800c16c:	4798      	blx	r3
 800c16e:	2800      	cmp	r0, #0
 800c170:	d0bf      	beq.n	800c0f2 <__ssvfiscanf_r+0x1f2>
 800c172:	e79f      	b.n	800c0b4 <__ssvfiscanf_r+0x1b4>
 800c174:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c176:	3201      	adds	r2, #1
 800c178:	9245      	str	r2, [sp, #276]	@ 0x114
 800c17a:	6862      	ldr	r2, [r4, #4]
 800c17c:	3a01      	subs	r2, #1
 800c17e:	2a00      	cmp	r2, #0
 800c180:	6062      	str	r2, [r4, #4]
 800c182:	dd02      	ble.n	800c18a <__ssvfiscanf_r+0x28a>
 800c184:	3301      	adds	r3, #1
 800c186:	6023      	str	r3, [r4, #0]
 800c188:	e7b6      	b.n	800c0f8 <__ssvfiscanf_r+0x1f8>
 800c18a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c18c:	4621      	mov	r1, r4
 800c18e:	4630      	mov	r0, r6
 800c190:	4798      	blx	r3
 800c192:	2800      	cmp	r0, #0
 800c194:	d0b0      	beq.n	800c0f8 <__ssvfiscanf_r+0x1f8>
 800c196:	e78d      	b.n	800c0b4 <__ssvfiscanf_r+0x1b4>
 800c198:	2b04      	cmp	r3, #4
 800c19a:	dc0f      	bgt.n	800c1bc <__ssvfiscanf_r+0x2bc>
 800c19c:	466b      	mov	r3, sp
 800c19e:	4622      	mov	r2, r4
 800c1a0:	a941      	add	r1, sp, #260	@ 0x104
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	f000 fb4a 	bl	800c83c <_scanf_i>
 800c1a8:	e7b4      	b.n	800c114 <__ssvfiscanf_r+0x214>
 800c1aa:	bf00      	nop
 800c1ac:	0800be4d 	.word	0x0800be4d
 800c1b0:	0800bec7 	.word	0x0800bec7
 800c1b4:	0800e4b9 	.word	0x0800e4b9
 800c1b8:	0800e3de 	.word	0x0800e3de
 800c1bc:	4b0a      	ldr	r3, [pc, #40]	@ (800c1e8 <__ssvfiscanf_r+0x2e8>)
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	f43f aec6 	beq.w	800bf50 <__ssvfiscanf_r+0x50>
 800c1c4:	466b      	mov	r3, sp
 800c1c6:	4622      	mov	r2, r4
 800c1c8:	a941      	add	r1, sp, #260	@ 0x104
 800c1ca:	4630      	mov	r0, r6
 800c1cc:	f7fd ffcc 	bl	800a168 <_scanf_float>
 800c1d0:	e7a0      	b.n	800c114 <__ssvfiscanf_r+0x214>
 800c1d2:	89a3      	ldrh	r3, [r4, #12]
 800c1d4:	065b      	lsls	r3, r3, #25
 800c1d6:	f53f af71 	bmi.w	800c0bc <__ssvfiscanf_r+0x1bc>
 800c1da:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800c1de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1e2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c1e4:	e7f9      	b.n	800c1da <__ssvfiscanf_r+0x2da>
 800c1e6:	bf00      	nop
 800c1e8:	0800a169 	.word	0x0800a169

0800c1ec <__sfputc_r>:
 800c1ec:	6893      	ldr	r3, [r2, #8]
 800c1ee:	3b01      	subs	r3, #1
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	b410      	push	{r4}
 800c1f4:	6093      	str	r3, [r2, #8]
 800c1f6:	da08      	bge.n	800c20a <__sfputc_r+0x1e>
 800c1f8:	6994      	ldr	r4, [r2, #24]
 800c1fa:	42a3      	cmp	r3, r4
 800c1fc:	db01      	blt.n	800c202 <__sfputc_r+0x16>
 800c1fe:	290a      	cmp	r1, #10
 800c200:	d103      	bne.n	800c20a <__sfputc_r+0x1e>
 800c202:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c206:	f7fe bb12 	b.w	800a82e <__swbuf_r>
 800c20a:	6813      	ldr	r3, [r2, #0]
 800c20c:	1c58      	adds	r0, r3, #1
 800c20e:	6010      	str	r0, [r2, #0]
 800c210:	7019      	strb	r1, [r3, #0]
 800c212:	4608      	mov	r0, r1
 800c214:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c218:	4770      	bx	lr

0800c21a <__sfputs_r>:
 800c21a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c21c:	4606      	mov	r6, r0
 800c21e:	460f      	mov	r7, r1
 800c220:	4614      	mov	r4, r2
 800c222:	18d5      	adds	r5, r2, r3
 800c224:	42ac      	cmp	r4, r5
 800c226:	d101      	bne.n	800c22c <__sfputs_r+0x12>
 800c228:	2000      	movs	r0, #0
 800c22a:	e007      	b.n	800c23c <__sfputs_r+0x22>
 800c22c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c230:	463a      	mov	r2, r7
 800c232:	4630      	mov	r0, r6
 800c234:	f7ff ffda 	bl	800c1ec <__sfputc_r>
 800c238:	1c43      	adds	r3, r0, #1
 800c23a:	d1f3      	bne.n	800c224 <__sfputs_r+0xa>
 800c23c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c240 <_vfiprintf_r>:
 800c240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c244:	460d      	mov	r5, r1
 800c246:	b09d      	sub	sp, #116	@ 0x74
 800c248:	4614      	mov	r4, r2
 800c24a:	4698      	mov	r8, r3
 800c24c:	4606      	mov	r6, r0
 800c24e:	b118      	cbz	r0, 800c258 <_vfiprintf_r+0x18>
 800c250:	6a03      	ldr	r3, [r0, #32]
 800c252:	b90b      	cbnz	r3, 800c258 <_vfiprintf_r+0x18>
 800c254:	f7fe fa22 	bl	800a69c <__sinit>
 800c258:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c25a:	07d9      	lsls	r1, r3, #31
 800c25c:	d405      	bmi.n	800c26a <_vfiprintf_r+0x2a>
 800c25e:	89ab      	ldrh	r3, [r5, #12]
 800c260:	059a      	lsls	r2, r3, #22
 800c262:	d402      	bmi.n	800c26a <_vfiprintf_r+0x2a>
 800c264:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c266:	f7fe fc26 	bl	800aab6 <__retarget_lock_acquire_recursive>
 800c26a:	89ab      	ldrh	r3, [r5, #12]
 800c26c:	071b      	lsls	r3, r3, #28
 800c26e:	d501      	bpl.n	800c274 <_vfiprintf_r+0x34>
 800c270:	692b      	ldr	r3, [r5, #16]
 800c272:	b99b      	cbnz	r3, 800c29c <_vfiprintf_r+0x5c>
 800c274:	4629      	mov	r1, r5
 800c276:	4630      	mov	r0, r6
 800c278:	f7fe fb18 	bl	800a8ac <__swsetup_r>
 800c27c:	b170      	cbz	r0, 800c29c <_vfiprintf_r+0x5c>
 800c27e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c280:	07dc      	lsls	r4, r3, #31
 800c282:	d504      	bpl.n	800c28e <_vfiprintf_r+0x4e>
 800c284:	f04f 30ff 	mov.w	r0, #4294967295
 800c288:	b01d      	add	sp, #116	@ 0x74
 800c28a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c28e:	89ab      	ldrh	r3, [r5, #12]
 800c290:	0598      	lsls	r0, r3, #22
 800c292:	d4f7      	bmi.n	800c284 <_vfiprintf_r+0x44>
 800c294:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c296:	f7fe fc0f 	bl	800aab8 <__retarget_lock_release_recursive>
 800c29a:	e7f3      	b.n	800c284 <_vfiprintf_r+0x44>
 800c29c:	2300      	movs	r3, #0
 800c29e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2a0:	2320      	movs	r3, #32
 800c2a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c2a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2aa:	2330      	movs	r3, #48	@ 0x30
 800c2ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c45c <_vfiprintf_r+0x21c>
 800c2b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c2b4:	f04f 0901 	mov.w	r9, #1
 800c2b8:	4623      	mov	r3, r4
 800c2ba:	469a      	mov	sl, r3
 800c2bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2c0:	b10a      	cbz	r2, 800c2c6 <_vfiprintf_r+0x86>
 800c2c2:	2a25      	cmp	r2, #37	@ 0x25
 800c2c4:	d1f9      	bne.n	800c2ba <_vfiprintf_r+0x7a>
 800c2c6:	ebba 0b04 	subs.w	fp, sl, r4
 800c2ca:	d00b      	beq.n	800c2e4 <_vfiprintf_r+0xa4>
 800c2cc:	465b      	mov	r3, fp
 800c2ce:	4622      	mov	r2, r4
 800c2d0:	4629      	mov	r1, r5
 800c2d2:	4630      	mov	r0, r6
 800c2d4:	f7ff ffa1 	bl	800c21a <__sfputs_r>
 800c2d8:	3001      	adds	r0, #1
 800c2da:	f000 80a7 	beq.w	800c42c <_vfiprintf_r+0x1ec>
 800c2de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2e0:	445a      	add	r2, fp
 800c2e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c2e4:	f89a 3000 	ldrb.w	r3, [sl]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	f000 809f 	beq.w	800c42c <_vfiprintf_r+0x1ec>
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	f04f 32ff 	mov.w	r2, #4294967295
 800c2f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c2f8:	f10a 0a01 	add.w	sl, sl, #1
 800c2fc:	9304      	str	r3, [sp, #16]
 800c2fe:	9307      	str	r3, [sp, #28]
 800c300:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c304:	931a      	str	r3, [sp, #104]	@ 0x68
 800c306:	4654      	mov	r4, sl
 800c308:	2205      	movs	r2, #5
 800c30a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c30e:	4853      	ldr	r0, [pc, #332]	@ (800c45c <_vfiprintf_r+0x21c>)
 800c310:	f7f3 ff66 	bl	80001e0 <memchr>
 800c314:	9a04      	ldr	r2, [sp, #16]
 800c316:	b9d8      	cbnz	r0, 800c350 <_vfiprintf_r+0x110>
 800c318:	06d1      	lsls	r1, r2, #27
 800c31a:	bf44      	itt	mi
 800c31c:	2320      	movmi	r3, #32
 800c31e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c322:	0713      	lsls	r3, r2, #28
 800c324:	bf44      	itt	mi
 800c326:	232b      	movmi	r3, #43	@ 0x2b
 800c328:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c32c:	f89a 3000 	ldrb.w	r3, [sl]
 800c330:	2b2a      	cmp	r3, #42	@ 0x2a
 800c332:	d015      	beq.n	800c360 <_vfiprintf_r+0x120>
 800c334:	9a07      	ldr	r2, [sp, #28]
 800c336:	4654      	mov	r4, sl
 800c338:	2000      	movs	r0, #0
 800c33a:	f04f 0c0a 	mov.w	ip, #10
 800c33e:	4621      	mov	r1, r4
 800c340:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c344:	3b30      	subs	r3, #48	@ 0x30
 800c346:	2b09      	cmp	r3, #9
 800c348:	d94b      	bls.n	800c3e2 <_vfiprintf_r+0x1a2>
 800c34a:	b1b0      	cbz	r0, 800c37a <_vfiprintf_r+0x13a>
 800c34c:	9207      	str	r2, [sp, #28]
 800c34e:	e014      	b.n	800c37a <_vfiprintf_r+0x13a>
 800c350:	eba0 0308 	sub.w	r3, r0, r8
 800c354:	fa09 f303 	lsl.w	r3, r9, r3
 800c358:	4313      	orrs	r3, r2
 800c35a:	9304      	str	r3, [sp, #16]
 800c35c:	46a2      	mov	sl, r4
 800c35e:	e7d2      	b.n	800c306 <_vfiprintf_r+0xc6>
 800c360:	9b03      	ldr	r3, [sp, #12]
 800c362:	1d19      	adds	r1, r3, #4
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	9103      	str	r1, [sp, #12]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	bfbb      	ittet	lt
 800c36c:	425b      	neglt	r3, r3
 800c36e:	f042 0202 	orrlt.w	r2, r2, #2
 800c372:	9307      	strge	r3, [sp, #28]
 800c374:	9307      	strlt	r3, [sp, #28]
 800c376:	bfb8      	it	lt
 800c378:	9204      	strlt	r2, [sp, #16]
 800c37a:	7823      	ldrb	r3, [r4, #0]
 800c37c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c37e:	d10a      	bne.n	800c396 <_vfiprintf_r+0x156>
 800c380:	7863      	ldrb	r3, [r4, #1]
 800c382:	2b2a      	cmp	r3, #42	@ 0x2a
 800c384:	d132      	bne.n	800c3ec <_vfiprintf_r+0x1ac>
 800c386:	9b03      	ldr	r3, [sp, #12]
 800c388:	1d1a      	adds	r2, r3, #4
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	9203      	str	r2, [sp, #12]
 800c38e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c392:	3402      	adds	r4, #2
 800c394:	9305      	str	r3, [sp, #20]
 800c396:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c46c <_vfiprintf_r+0x22c>
 800c39a:	7821      	ldrb	r1, [r4, #0]
 800c39c:	2203      	movs	r2, #3
 800c39e:	4650      	mov	r0, sl
 800c3a0:	f7f3 ff1e 	bl	80001e0 <memchr>
 800c3a4:	b138      	cbz	r0, 800c3b6 <_vfiprintf_r+0x176>
 800c3a6:	9b04      	ldr	r3, [sp, #16]
 800c3a8:	eba0 000a 	sub.w	r0, r0, sl
 800c3ac:	2240      	movs	r2, #64	@ 0x40
 800c3ae:	4082      	lsls	r2, r0
 800c3b0:	4313      	orrs	r3, r2
 800c3b2:	3401      	adds	r4, #1
 800c3b4:	9304      	str	r3, [sp, #16]
 800c3b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3ba:	4829      	ldr	r0, [pc, #164]	@ (800c460 <_vfiprintf_r+0x220>)
 800c3bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c3c0:	2206      	movs	r2, #6
 800c3c2:	f7f3 ff0d 	bl	80001e0 <memchr>
 800c3c6:	2800      	cmp	r0, #0
 800c3c8:	d03f      	beq.n	800c44a <_vfiprintf_r+0x20a>
 800c3ca:	4b26      	ldr	r3, [pc, #152]	@ (800c464 <_vfiprintf_r+0x224>)
 800c3cc:	bb1b      	cbnz	r3, 800c416 <_vfiprintf_r+0x1d6>
 800c3ce:	9b03      	ldr	r3, [sp, #12]
 800c3d0:	3307      	adds	r3, #7
 800c3d2:	f023 0307 	bic.w	r3, r3, #7
 800c3d6:	3308      	adds	r3, #8
 800c3d8:	9303      	str	r3, [sp, #12]
 800c3da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3dc:	443b      	add	r3, r7
 800c3de:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3e0:	e76a      	b.n	800c2b8 <_vfiprintf_r+0x78>
 800c3e2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3e6:	460c      	mov	r4, r1
 800c3e8:	2001      	movs	r0, #1
 800c3ea:	e7a8      	b.n	800c33e <_vfiprintf_r+0xfe>
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	3401      	adds	r4, #1
 800c3f0:	9305      	str	r3, [sp, #20]
 800c3f2:	4619      	mov	r1, r3
 800c3f4:	f04f 0c0a 	mov.w	ip, #10
 800c3f8:	4620      	mov	r0, r4
 800c3fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3fe:	3a30      	subs	r2, #48	@ 0x30
 800c400:	2a09      	cmp	r2, #9
 800c402:	d903      	bls.n	800c40c <_vfiprintf_r+0x1cc>
 800c404:	2b00      	cmp	r3, #0
 800c406:	d0c6      	beq.n	800c396 <_vfiprintf_r+0x156>
 800c408:	9105      	str	r1, [sp, #20]
 800c40a:	e7c4      	b.n	800c396 <_vfiprintf_r+0x156>
 800c40c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c410:	4604      	mov	r4, r0
 800c412:	2301      	movs	r3, #1
 800c414:	e7f0      	b.n	800c3f8 <_vfiprintf_r+0x1b8>
 800c416:	ab03      	add	r3, sp, #12
 800c418:	9300      	str	r3, [sp, #0]
 800c41a:	462a      	mov	r2, r5
 800c41c:	4b12      	ldr	r3, [pc, #72]	@ (800c468 <_vfiprintf_r+0x228>)
 800c41e:	a904      	add	r1, sp, #16
 800c420:	4630      	mov	r0, r6
 800c422:	f3af 8000 	nop.w
 800c426:	4607      	mov	r7, r0
 800c428:	1c78      	adds	r0, r7, #1
 800c42a:	d1d6      	bne.n	800c3da <_vfiprintf_r+0x19a>
 800c42c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c42e:	07d9      	lsls	r1, r3, #31
 800c430:	d405      	bmi.n	800c43e <_vfiprintf_r+0x1fe>
 800c432:	89ab      	ldrh	r3, [r5, #12]
 800c434:	059a      	lsls	r2, r3, #22
 800c436:	d402      	bmi.n	800c43e <_vfiprintf_r+0x1fe>
 800c438:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c43a:	f7fe fb3d 	bl	800aab8 <__retarget_lock_release_recursive>
 800c43e:	89ab      	ldrh	r3, [r5, #12]
 800c440:	065b      	lsls	r3, r3, #25
 800c442:	f53f af1f 	bmi.w	800c284 <_vfiprintf_r+0x44>
 800c446:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c448:	e71e      	b.n	800c288 <_vfiprintf_r+0x48>
 800c44a:	ab03      	add	r3, sp, #12
 800c44c:	9300      	str	r3, [sp, #0]
 800c44e:	462a      	mov	r2, r5
 800c450:	4b05      	ldr	r3, [pc, #20]	@ (800c468 <_vfiprintf_r+0x228>)
 800c452:	a904      	add	r1, sp, #16
 800c454:	4630      	mov	r0, r6
 800c456:	f000 f879 	bl	800c54c <_printf_i>
 800c45a:	e7e4      	b.n	800c426 <_vfiprintf_r+0x1e6>
 800c45c:	0800e3d8 	.word	0x0800e3d8
 800c460:	0800e3e2 	.word	0x0800e3e2
 800c464:	00000000 	.word	0x00000000
 800c468:	0800c21b 	.word	0x0800c21b
 800c46c:	0800e3de 	.word	0x0800e3de

0800c470 <_printf_common>:
 800c470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c474:	4616      	mov	r6, r2
 800c476:	4698      	mov	r8, r3
 800c478:	688a      	ldr	r2, [r1, #8]
 800c47a:	690b      	ldr	r3, [r1, #16]
 800c47c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c480:	4293      	cmp	r3, r2
 800c482:	bfb8      	it	lt
 800c484:	4613      	movlt	r3, r2
 800c486:	6033      	str	r3, [r6, #0]
 800c488:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c48c:	4607      	mov	r7, r0
 800c48e:	460c      	mov	r4, r1
 800c490:	b10a      	cbz	r2, 800c496 <_printf_common+0x26>
 800c492:	3301      	adds	r3, #1
 800c494:	6033      	str	r3, [r6, #0]
 800c496:	6823      	ldr	r3, [r4, #0]
 800c498:	0699      	lsls	r1, r3, #26
 800c49a:	bf42      	ittt	mi
 800c49c:	6833      	ldrmi	r3, [r6, #0]
 800c49e:	3302      	addmi	r3, #2
 800c4a0:	6033      	strmi	r3, [r6, #0]
 800c4a2:	6825      	ldr	r5, [r4, #0]
 800c4a4:	f015 0506 	ands.w	r5, r5, #6
 800c4a8:	d106      	bne.n	800c4b8 <_printf_common+0x48>
 800c4aa:	f104 0a19 	add.w	sl, r4, #25
 800c4ae:	68e3      	ldr	r3, [r4, #12]
 800c4b0:	6832      	ldr	r2, [r6, #0]
 800c4b2:	1a9b      	subs	r3, r3, r2
 800c4b4:	42ab      	cmp	r3, r5
 800c4b6:	dc26      	bgt.n	800c506 <_printf_common+0x96>
 800c4b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c4bc:	6822      	ldr	r2, [r4, #0]
 800c4be:	3b00      	subs	r3, #0
 800c4c0:	bf18      	it	ne
 800c4c2:	2301      	movne	r3, #1
 800c4c4:	0692      	lsls	r2, r2, #26
 800c4c6:	d42b      	bmi.n	800c520 <_printf_common+0xb0>
 800c4c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c4cc:	4641      	mov	r1, r8
 800c4ce:	4638      	mov	r0, r7
 800c4d0:	47c8      	blx	r9
 800c4d2:	3001      	adds	r0, #1
 800c4d4:	d01e      	beq.n	800c514 <_printf_common+0xa4>
 800c4d6:	6823      	ldr	r3, [r4, #0]
 800c4d8:	6922      	ldr	r2, [r4, #16]
 800c4da:	f003 0306 	and.w	r3, r3, #6
 800c4de:	2b04      	cmp	r3, #4
 800c4e0:	bf02      	ittt	eq
 800c4e2:	68e5      	ldreq	r5, [r4, #12]
 800c4e4:	6833      	ldreq	r3, [r6, #0]
 800c4e6:	1aed      	subeq	r5, r5, r3
 800c4e8:	68a3      	ldr	r3, [r4, #8]
 800c4ea:	bf0c      	ite	eq
 800c4ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c4f0:	2500      	movne	r5, #0
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	bfc4      	itt	gt
 800c4f6:	1a9b      	subgt	r3, r3, r2
 800c4f8:	18ed      	addgt	r5, r5, r3
 800c4fa:	2600      	movs	r6, #0
 800c4fc:	341a      	adds	r4, #26
 800c4fe:	42b5      	cmp	r5, r6
 800c500:	d11a      	bne.n	800c538 <_printf_common+0xc8>
 800c502:	2000      	movs	r0, #0
 800c504:	e008      	b.n	800c518 <_printf_common+0xa8>
 800c506:	2301      	movs	r3, #1
 800c508:	4652      	mov	r2, sl
 800c50a:	4641      	mov	r1, r8
 800c50c:	4638      	mov	r0, r7
 800c50e:	47c8      	blx	r9
 800c510:	3001      	adds	r0, #1
 800c512:	d103      	bne.n	800c51c <_printf_common+0xac>
 800c514:	f04f 30ff 	mov.w	r0, #4294967295
 800c518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c51c:	3501      	adds	r5, #1
 800c51e:	e7c6      	b.n	800c4ae <_printf_common+0x3e>
 800c520:	18e1      	adds	r1, r4, r3
 800c522:	1c5a      	adds	r2, r3, #1
 800c524:	2030      	movs	r0, #48	@ 0x30
 800c526:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c52a:	4422      	add	r2, r4
 800c52c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c530:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c534:	3302      	adds	r3, #2
 800c536:	e7c7      	b.n	800c4c8 <_printf_common+0x58>
 800c538:	2301      	movs	r3, #1
 800c53a:	4622      	mov	r2, r4
 800c53c:	4641      	mov	r1, r8
 800c53e:	4638      	mov	r0, r7
 800c540:	47c8      	blx	r9
 800c542:	3001      	adds	r0, #1
 800c544:	d0e6      	beq.n	800c514 <_printf_common+0xa4>
 800c546:	3601      	adds	r6, #1
 800c548:	e7d9      	b.n	800c4fe <_printf_common+0x8e>
	...

0800c54c <_printf_i>:
 800c54c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c550:	7e0f      	ldrb	r7, [r1, #24]
 800c552:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c554:	2f78      	cmp	r7, #120	@ 0x78
 800c556:	4691      	mov	r9, r2
 800c558:	4680      	mov	r8, r0
 800c55a:	460c      	mov	r4, r1
 800c55c:	469a      	mov	sl, r3
 800c55e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c562:	d807      	bhi.n	800c574 <_printf_i+0x28>
 800c564:	2f62      	cmp	r7, #98	@ 0x62
 800c566:	d80a      	bhi.n	800c57e <_printf_i+0x32>
 800c568:	2f00      	cmp	r7, #0
 800c56a:	f000 80d1 	beq.w	800c710 <_printf_i+0x1c4>
 800c56e:	2f58      	cmp	r7, #88	@ 0x58
 800c570:	f000 80b8 	beq.w	800c6e4 <_printf_i+0x198>
 800c574:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c578:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c57c:	e03a      	b.n	800c5f4 <_printf_i+0xa8>
 800c57e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c582:	2b15      	cmp	r3, #21
 800c584:	d8f6      	bhi.n	800c574 <_printf_i+0x28>
 800c586:	a101      	add	r1, pc, #4	@ (adr r1, 800c58c <_printf_i+0x40>)
 800c588:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c58c:	0800c5e5 	.word	0x0800c5e5
 800c590:	0800c5f9 	.word	0x0800c5f9
 800c594:	0800c575 	.word	0x0800c575
 800c598:	0800c575 	.word	0x0800c575
 800c59c:	0800c575 	.word	0x0800c575
 800c5a0:	0800c575 	.word	0x0800c575
 800c5a4:	0800c5f9 	.word	0x0800c5f9
 800c5a8:	0800c575 	.word	0x0800c575
 800c5ac:	0800c575 	.word	0x0800c575
 800c5b0:	0800c575 	.word	0x0800c575
 800c5b4:	0800c575 	.word	0x0800c575
 800c5b8:	0800c6f7 	.word	0x0800c6f7
 800c5bc:	0800c623 	.word	0x0800c623
 800c5c0:	0800c6b1 	.word	0x0800c6b1
 800c5c4:	0800c575 	.word	0x0800c575
 800c5c8:	0800c575 	.word	0x0800c575
 800c5cc:	0800c719 	.word	0x0800c719
 800c5d0:	0800c575 	.word	0x0800c575
 800c5d4:	0800c623 	.word	0x0800c623
 800c5d8:	0800c575 	.word	0x0800c575
 800c5dc:	0800c575 	.word	0x0800c575
 800c5e0:	0800c6b9 	.word	0x0800c6b9
 800c5e4:	6833      	ldr	r3, [r6, #0]
 800c5e6:	1d1a      	adds	r2, r3, #4
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	6032      	str	r2, [r6, #0]
 800c5ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c5f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c5f4:	2301      	movs	r3, #1
 800c5f6:	e09c      	b.n	800c732 <_printf_i+0x1e6>
 800c5f8:	6833      	ldr	r3, [r6, #0]
 800c5fa:	6820      	ldr	r0, [r4, #0]
 800c5fc:	1d19      	adds	r1, r3, #4
 800c5fe:	6031      	str	r1, [r6, #0]
 800c600:	0606      	lsls	r6, r0, #24
 800c602:	d501      	bpl.n	800c608 <_printf_i+0xbc>
 800c604:	681d      	ldr	r5, [r3, #0]
 800c606:	e003      	b.n	800c610 <_printf_i+0xc4>
 800c608:	0645      	lsls	r5, r0, #25
 800c60a:	d5fb      	bpl.n	800c604 <_printf_i+0xb8>
 800c60c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c610:	2d00      	cmp	r5, #0
 800c612:	da03      	bge.n	800c61c <_printf_i+0xd0>
 800c614:	232d      	movs	r3, #45	@ 0x2d
 800c616:	426d      	negs	r5, r5
 800c618:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c61c:	4858      	ldr	r0, [pc, #352]	@ (800c780 <_printf_i+0x234>)
 800c61e:	230a      	movs	r3, #10
 800c620:	e011      	b.n	800c646 <_printf_i+0xfa>
 800c622:	6821      	ldr	r1, [r4, #0]
 800c624:	6833      	ldr	r3, [r6, #0]
 800c626:	0608      	lsls	r0, r1, #24
 800c628:	f853 5b04 	ldr.w	r5, [r3], #4
 800c62c:	d402      	bmi.n	800c634 <_printf_i+0xe8>
 800c62e:	0649      	lsls	r1, r1, #25
 800c630:	bf48      	it	mi
 800c632:	b2ad      	uxthmi	r5, r5
 800c634:	2f6f      	cmp	r7, #111	@ 0x6f
 800c636:	4852      	ldr	r0, [pc, #328]	@ (800c780 <_printf_i+0x234>)
 800c638:	6033      	str	r3, [r6, #0]
 800c63a:	bf14      	ite	ne
 800c63c:	230a      	movne	r3, #10
 800c63e:	2308      	moveq	r3, #8
 800c640:	2100      	movs	r1, #0
 800c642:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c646:	6866      	ldr	r6, [r4, #4]
 800c648:	60a6      	str	r6, [r4, #8]
 800c64a:	2e00      	cmp	r6, #0
 800c64c:	db05      	blt.n	800c65a <_printf_i+0x10e>
 800c64e:	6821      	ldr	r1, [r4, #0]
 800c650:	432e      	orrs	r6, r5
 800c652:	f021 0104 	bic.w	r1, r1, #4
 800c656:	6021      	str	r1, [r4, #0]
 800c658:	d04b      	beq.n	800c6f2 <_printf_i+0x1a6>
 800c65a:	4616      	mov	r6, r2
 800c65c:	fbb5 f1f3 	udiv	r1, r5, r3
 800c660:	fb03 5711 	mls	r7, r3, r1, r5
 800c664:	5dc7      	ldrb	r7, [r0, r7]
 800c666:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c66a:	462f      	mov	r7, r5
 800c66c:	42bb      	cmp	r3, r7
 800c66e:	460d      	mov	r5, r1
 800c670:	d9f4      	bls.n	800c65c <_printf_i+0x110>
 800c672:	2b08      	cmp	r3, #8
 800c674:	d10b      	bne.n	800c68e <_printf_i+0x142>
 800c676:	6823      	ldr	r3, [r4, #0]
 800c678:	07df      	lsls	r7, r3, #31
 800c67a:	d508      	bpl.n	800c68e <_printf_i+0x142>
 800c67c:	6923      	ldr	r3, [r4, #16]
 800c67e:	6861      	ldr	r1, [r4, #4]
 800c680:	4299      	cmp	r1, r3
 800c682:	bfde      	ittt	le
 800c684:	2330      	movle	r3, #48	@ 0x30
 800c686:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c68a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c68e:	1b92      	subs	r2, r2, r6
 800c690:	6122      	str	r2, [r4, #16]
 800c692:	f8cd a000 	str.w	sl, [sp]
 800c696:	464b      	mov	r3, r9
 800c698:	aa03      	add	r2, sp, #12
 800c69a:	4621      	mov	r1, r4
 800c69c:	4640      	mov	r0, r8
 800c69e:	f7ff fee7 	bl	800c470 <_printf_common>
 800c6a2:	3001      	adds	r0, #1
 800c6a4:	d14a      	bne.n	800c73c <_printf_i+0x1f0>
 800c6a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c6aa:	b004      	add	sp, #16
 800c6ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6b0:	6823      	ldr	r3, [r4, #0]
 800c6b2:	f043 0320 	orr.w	r3, r3, #32
 800c6b6:	6023      	str	r3, [r4, #0]
 800c6b8:	4832      	ldr	r0, [pc, #200]	@ (800c784 <_printf_i+0x238>)
 800c6ba:	2778      	movs	r7, #120	@ 0x78
 800c6bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c6c0:	6823      	ldr	r3, [r4, #0]
 800c6c2:	6831      	ldr	r1, [r6, #0]
 800c6c4:	061f      	lsls	r7, r3, #24
 800c6c6:	f851 5b04 	ldr.w	r5, [r1], #4
 800c6ca:	d402      	bmi.n	800c6d2 <_printf_i+0x186>
 800c6cc:	065f      	lsls	r7, r3, #25
 800c6ce:	bf48      	it	mi
 800c6d0:	b2ad      	uxthmi	r5, r5
 800c6d2:	6031      	str	r1, [r6, #0]
 800c6d4:	07d9      	lsls	r1, r3, #31
 800c6d6:	bf44      	itt	mi
 800c6d8:	f043 0320 	orrmi.w	r3, r3, #32
 800c6dc:	6023      	strmi	r3, [r4, #0]
 800c6de:	b11d      	cbz	r5, 800c6e8 <_printf_i+0x19c>
 800c6e0:	2310      	movs	r3, #16
 800c6e2:	e7ad      	b.n	800c640 <_printf_i+0xf4>
 800c6e4:	4826      	ldr	r0, [pc, #152]	@ (800c780 <_printf_i+0x234>)
 800c6e6:	e7e9      	b.n	800c6bc <_printf_i+0x170>
 800c6e8:	6823      	ldr	r3, [r4, #0]
 800c6ea:	f023 0320 	bic.w	r3, r3, #32
 800c6ee:	6023      	str	r3, [r4, #0]
 800c6f0:	e7f6      	b.n	800c6e0 <_printf_i+0x194>
 800c6f2:	4616      	mov	r6, r2
 800c6f4:	e7bd      	b.n	800c672 <_printf_i+0x126>
 800c6f6:	6833      	ldr	r3, [r6, #0]
 800c6f8:	6825      	ldr	r5, [r4, #0]
 800c6fa:	6961      	ldr	r1, [r4, #20]
 800c6fc:	1d18      	adds	r0, r3, #4
 800c6fe:	6030      	str	r0, [r6, #0]
 800c700:	062e      	lsls	r6, r5, #24
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	d501      	bpl.n	800c70a <_printf_i+0x1be>
 800c706:	6019      	str	r1, [r3, #0]
 800c708:	e002      	b.n	800c710 <_printf_i+0x1c4>
 800c70a:	0668      	lsls	r0, r5, #25
 800c70c:	d5fb      	bpl.n	800c706 <_printf_i+0x1ba>
 800c70e:	8019      	strh	r1, [r3, #0]
 800c710:	2300      	movs	r3, #0
 800c712:	6123      	str	r3, [r4, #16]
 800c714:	4616      	mov	r6, r2
 800c716:	e7bc      	b.n	800c692 <_printf_i+0x146>
 800c718:	6833      	ldr	r3, [r6, #0]
 800c71a:	1d1a      	adds	r2, r3, #4
 800c71c:	6032      	str	r2, [r6, #0]
 800c71e:	681e      	ldr	r6, [r3, #0]
 800c720:	6862      	ldr	r2, [r4, #4]
 800c722:	2100      	movs	r1, #0
 800c724:	4630      	mov	r0, r6
 800c726:	f7f3 fd5b 	bl	80001e0 <memchr>
 800c72a:	b108      	cbz	r0, 800c730 <_printf_i+0x1e4>
 800c72c:	1b80      	subs	r0, r0, r6
 800c72e:	6060      	str	r0, [r4, #4]
 800c730:	6863      	ldr	r3, [r4, #4]
 800c732:	6123      	str	r3, [r4, #16]
 800c734:	2300      	movs	r3, #0
 800c736:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c73a:	e7aa      	b.n	800c692 <_printf_i+0x146>
 800c73c:	6923      	ldr	r3, [r4, #16]
 800c73e:	4632      	mov	r2, r6
 800c740:	4649      	mov	r1, r9
 800c742:	4640      	mov	r0, r8
 800c744:	47d0      	blx	sl
 800c746:	3001      	adds	r0, #1
 800c748:	d0ad      	beq.n	800c6a6 <_printf_i+0x15a>
 800c74a:	6823      	ldr	r3, [r4, #0]
 800c74c:	079b      	lsls	r3, r3, #30
 800c74e:	d413      	bmi.n	800c778 <_printf_i+0x22c>
 800c750:	68e0      	ldr	r0, [r4, #12]
 800c752:	9b03      	ldr	r3, [sp, #12]
 800c754:	4298      	cmp	r0, r3
 800c756:	bfb8      	it	lt
 800c758:	4618      	movlt	r0, r3
 800c75a:	e7a6      	b.n	800c6aa <_printf_i+0x15e>
 800c75c:	2301      	movs	r3, #1
 800c75e:	4632      	mov	r2, r6
 800c760:	4649      	mov	r1, r9
 800c762:	4640      	mov	r0, r8
 800c764:	47d0      	blx	sl
 800c766:	3001      	adds	r0, #1
 800c768:	d09d      	beq.n	800c6a6 <_printf_i+0x15a>
 800c76a:	3501      	adds	r5, #1
 800c76c:	68e3      	ldr	r3, [r4, #12]
 800c76e:	9903      	ldr	r1, [sp, #12]
 800c770:	1a5b      	subs	r3, r3, r1
 800c772:	42ab      	cmp	r3, r5
 800c774:	dcf2      	bgt.n	800c75c <_printf_i+0x210>
 800c776:	e7eb      	b.n	800c750 <_printf_i+0x204>
 800c778:	2500      	movs	r5, #0
 800c77a:	f104 0619 	add.w	r6, r4, #25
 800c77e:	e7f5      	b.n	800c76c <_printf_i+0x220>
 800c780:	0800e3e9 	.word	0x0800e3e9
 800c784:	0800e3fa 	.word	0x0800e3fa

0800c788 <_scanf_chars>:
 800c788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c78c:	4615      	mov	r5, r2
 800c78e:	688a      	ldr	r2, [r1, #8]
 800c790:	4680      	mov	r8, r0
 800c792:	460c      	mov	r4, r1
 800c794:	b932      	cbnz	r2, 800c7a4 <_scanf_chars+0x1c>
 800c796:	698a      	ldr	r2, [r1, #24]
 800c798:	2a00      	cmp	r2, #0
 800c79a:	bf14      	ite	ne
 800c79c:	f04f 32ff 	movne.w	r2, #4294967295
 800c7a0:	2201      	moveq	r2, #1
 800c7a2:	608a      	str	r2, [r1, #8]
 800c7a4:	6822      	ldr	r2, [r4, #0]
 800c7a6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800c838 <_scanf_chars+0xb0>
 800c7aa:	06d1      	lsls	r1, r2, #27
 800c7ac:	bf5f      	itttt	pl
 800c7ae:	681a      	ldrpl	r2, [r3, #0]
 800c7b0:	1d11      	addpl	r1, r2, #4
 800c7b2:	6019      	strpl	r1, [r3, #0]
 800c7b4:	6816      	ldrpl	r6, [r2, #0]
 800c7b6:	2700      	movs	r7, #0
 800c7b8:	69a0      	ldr	r0, [r4, #24]
 800c7ba:	b188      	cbz	r0, 800c7e0 <_scanf_chars+0x58>
 800c7bc:	2801      	cmp	r0, #1
 800c7be:	d107      	bne.n	800c7d0 <_scanf_chars+0x48>
 800c7c0:	682b      	ldr	r3, [r5, #0]
 800c7c2:	781a      	ldrb	r2, [r3, #0]
 800c7c4:	6963      	ldr	r3, [r4, #20]
 800c7c6:	5c9b      	ldrb	r3, [r3, r2]
 800c7c8:	b953      	cbnz	r3, 800c7e0 <_scanf_chars+0x58>
 800c7ca:	2f00      	cmp	r7, #0
 800c7cc:	d031      	beq.n	800c832 <_scanf_chars+0xaa>
 800c7ce:	e022      	b.n	800c816 <_scanf_chars+0x8e>
 800c7d0:	2802      	cmp	r0, #2
 800c7d2:	d120      	bne.n	800c816 <_scanf_chars+0x8e>
 800c7d4:	682b      	ldr	r3, [r5, #0]
 800c7d6:	781b      	ldrb	r3, [r3, #0]
 800c7d8:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c7dc:	071b      	lsls	r3, r3, #28
 800c7de:	d41a      	bmi.n	800c816 <_scanf_chars+0x8e>
 800c7e0:	6823      	ldr	r3, [r4, #0]
 800c7e2:	06da      	lsls	r2, r3, #27
 800c7e4:	bf5e      	ittt	pl
 800c7e6:	682b      	ldrpl	r3, [r5, #0]
 800c7e8:	781b      	ldrbpl	r3, [r3, #0]
 800c7ea:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c7ee:	682a      	ldr	r2, [r5, #0]
 800c7f0:	686b      	ldr	r3, [r5, #4]
 800c7f2:	3201      	adds	r2, #1
 800c7f4:	602a      	str	r2, [r5, #0]
 800c7f6:	68a2      	ldr	r2, [r4, #8]
 800c7f8:	3b01      	subs	r3, #1
 800c7fa:	3a01      	subs	r2, #1
 800c7fc:	606b      	str	r3, [r5, #4]
 800c7fe:	3701      	adds	r7, #1
 800c800:	60a2      	str	r2, [r4, #8]
 800c802:	b142      	cbz	r2, 800c816 <_scanf_chars+0x8e>
 800c804:	2b00      	cmp	r3, #0
 800c806:	dcd7      	bgt.n	800c7b8 <_scanf_chars+0x30>
 800c808:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c80c:	4629      	mov	r1, r5
 800c80e:	4640      	mov	r0, r8
 800c810:	4798      	blx	r3
 800c812:	2800      	cmp	r0, #0
 800c814:	d0d0      	beq.n	800c7b8 <_scanf_chars+0x30>
 800c816:	6823      	ldr	r3, [r4, #0]
 800c818:	f013 0310 	ands.w	r3, r3, #16
 800c81c:	d105      	bne.n	800c82a <_scanf_chars+0xa2>
 800c81e:	68e2      	ldr	r2, [r4, #12]
 800c820:	3201      	adds	r2, #1
 800c822:	60e2      	str	r2, [r4, #12]
 800c824:	69a2      	ldr	r2, [r4, #24]
 800c826:	b102      	cbz	r2, 800c82a <_scanf_chars+0xa2>
 800c828:	7033      	strb	r3, [r6, #0]
 800c82a:	6923      	ldr	r3, [r4, #16]
 800c82c:	443b      	add	r3, r7
 800c82e:	6123      	str	r3, [r4, #16]
 800c830:	2000      	movs	r0, #0
 800c832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c836:	bf00      	nop
 800c838:	0800e4b9 	.word	0x0800e4b9

0800c83c <_scanf_i>:
 800c83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c840:	4698      	mov	r8, r3
 800c842:	4b74      	ldr	r3, [pc, #464]	@ (800ca14 <_scanf_i+0x1d8>)
 800c844:	460c      	mov	r4, r1
 800c846:	4682      	mov	sl, r0
 800c848:	4616      	mov	r6, r2
 800c84a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c84e:	b087      	sub	sp, #28
 800c850:	ab03      	add	r3, sp, #12
 800c852:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c856:	4b70      	ldr	r3, [pc, #448]	@ (800ca18 <_scanf_i+0x1dc>)
 800c858:	69a1      	ldr	r1, [r4, #24]
 800c85a:	4a70      	ldr	r2, [pc, #448]	@ (800ca1c <_scanf_i+0x1e0>)
 800c85c:	2903      	cmp	r1, #3
 800c85e:	bf08      	it	eq
 800c860:	461a      	moveq	r2, r3
 800c862:	68a3      	ldr	r3, [r4, #8]
 800c864:	9201      	str	r2, [sp, #4]
 800c866:	1e5a      	subs	r2, r3, #1
 800c868:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c86c:	bf88      	it	hi
 800c86e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c872:	4627      	mov	r7, r4
 800c874:	bf82      	ittt	hi
 800c876:	eb03 0905 	addhi.w	r9, r3, r5
 800c87a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c87e:	60a3      	strhi	r3, [r4, #8]
 800c880:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c884:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c888:	bf98      	it	ls
 800c88a:	f04f 0900 	movls.w	r9, #0
 800c88e:	6023      	str	r3, [r4, #0]
 800c890:	463d      	mov	r5, r7
 800c892:	f04f 0b00 	mov.w	fp, #0
 800c896:	6831      	ldr	r1, [r6, #0]
 800c898:	ab03      	add	r3, sp, #12
 800c89a:	7809      	ldrb	r1, [r1, #0]
 800c89c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c8a0:	2202      	movs	r2, #2
 800c8a2:	f7f3 fc9d 	bl	80001e0 <memchr>
 800c8a6:	b328      	cbz	r0, 800c8f4 <_scanf_i+0xb8>
 800c8a8:	f1bb 0f01 	cmp.w	fp, #1
 800c8ac:	d159      	bne.n	800c962 <_scanf_i+0x126>
 800c8ae:	6862      	ldr	r2, [r4, #4]
 800c8b0:	b92a      	cbnz	r2, 800c8be <_scanf_i+0x82>
 800c8b2:	6822      	ldr	r2, [r4, #0]
 800c8b4:	2108      	movs	r1, #8
 800c8b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c8ba:	6061      	str	r1, [r4, #4]
 800c8bc:	6022      	str	r2, [r4, #0]
 800c8be:	6822      	ldr	r2, [r4, #0]
 800c8c0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c8c4:	6022      	str	r2, [r4, #0]
 800c8c6:	68a2      	ldr	r2, [r4, #8]
 800c8c8:	1e51      	subs	r1, r2, #1
 800c8ca:	60a1      	str	r1, [r4, #8]
 800c8cc:	b192      	cbz	r2, 800c8f4 <_scanf_i+0xb8>
 800c8ce:	6832      	ldr	r2, [r6, #0]
 800c8d0:	1c51      	adds	r1, r2, #1
 800c8d2:	6031      	str	r1, [r6, #0]
 800c8d4:	7812      	ldrb	r2, [r2, #0]
 800c8d6:	f805 2b01 	strb.w	r2, [r5], #1
 800c8da:	6872      	ldr	r2, [r6, #4]
 800c8dc:	3a01      	subs	r2, #1
 800c8de:	2a00      	cmp	r2, #0
 800c8e0:	6072      	str	r2, [r6, #4]
 800c8e2:	dc07      	bgt.n	800c8f4 <_scanf_i+0xb8>
 800c8e4:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800c8e8:	4631      	mov	r1, r6
 800c8ea:	4650      	mov	r0, sl
 800c8ec:	4790      	blx	r2
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	f040 8085 	bne.w	800c9fe <_scanf_i+0x1c2>
 800c8f4:	f10b 0b01 	add.w	fp, fp, #1
 800c8f8:	f1bb 0f03 	cmp.w	fp, #3
 800c8fc:	d1cb      	bne.n	800c896 <_scanf_i+0x5a>
 800c8fe:	6863      	ldr	r3, [r4, #4]
 800c900:	b90b      	cbnz	r3, 800c906 <_scanf_i+0xca>
 800c902:	230a      	movs	r3, #10
 800c904:	6063      	str	r3, [r4, #4]
 800c906:	6863      	ldr	r3, [r4, #4]
 800c908:	4945      	ldr	r1, [pc, #276]	@ (800ca20 <_scanf_i+0x1e4>)
 800c90a:	6960      	ldr	r0, [r4, #20]
 800c90c:	1ac9      	subs	r1, r1, r3
 800c90e:	f000 f997 	bl	800cc40 <__sccl>
 800c912:	f04f 0b00 	mov.w	fp, #0
 800c916:	68a3      	ldr	r3, [r4, #8]
 800c918:	6822      	ldr	r2, [r4, #0]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d03d      	beq.n	800c99a <_scanf_i+0x15e>
 800c91e:	6831      	ldr	r1, [r6, #0]
 800c920:	6960      	ldr	r0, [r4, #20]
 800c922:	f891 c000 	ldrb.w	ip, [r1]
 800c926:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c92a:	2800      	cmp	r0, #0
 800c92c:	d035      	beq.n	800c99a <_scanf_i+0x15e>
 800c92e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800c932:	d124      	bne.n	800c97e <_scanf_i+0x142>
 800c934:	0510      	lsls	r0, r2, #20
 800c936:	d522      	bpl.n	800c97e <_scanf_i+0x142>
 800c938:	f10b 0b01 	add.w	fp, fp, #1
 800c93c:	f1b9 0f00 	cmp.w	r9, #0
 800c940:	d003      	beq.n	800c94a <_scanf_i+0x10e>
 800c942:	3301      	adds	r3, #1
 800c944:	f109 39ff 	add.w	r9, r9, #4294967295
 800c948:	60a3      	str	r3, [r4, #8]
 800c94a:	6873      	ldr	r3, [r6, #4]
 800c94c:	3b01      	subs	r3, #1
 800c94e:	2b00      	cmp	r3, #0
 800c950:	6073      	str	r3, [r6, #4]
 800c952:	dd1b      	ble.n	800c98c <_scanf_i+0x150>
 800c954:	6833      	ldr	r3, [r6, #0]
 800c956:	3301      	adds	r3, #1
 800c958:	6033      	str	r3, [r6, #0]
 800c95a:	68a3      	ldr	r3, [r4, #8]
 800c95c:	3b01      	subs	r3, #1
 800c95e:	60a3      	str	r3, [r4, #8]
 800c960:	e7d9      	b.n	800c916 <_scanf_i+0xda>
 800c962:	f1bb 0f02 	cmp.w	fp, #2
 800c966:	d1ae      	bne.n	800c8c6 <_scanf_i+0x8a>
 800c968:	6822      	ldr	r2, [r4, #0]
 800c96a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800c96e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c972:	d1c4      	bne.n	800c8fe <_scanf_i+0xc2>
 800c974:	2110      	movs	r1, #16
 800c976:	6061      	str	r1, [r4, #4]
 800c978:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c97c:	e7a2      	b.n	800c8c4 <_scanf_i+0x88>
 800c97e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800c982:	6022      	str	r2, [r4, #0]
 800c984:	780b      	ldrb	r3, [r1, #0]
 800c986:	f805 3b01 	strb.w	r3, [r5], #1
 800c98a:	e7de      	b.n	800c94a <_scanf_i+0x10e>
 800c98c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c990:	4631      	mov	r1, r6
 800c992:	4650      	mov	r0, sl
 800c994:	4798      	blx	r3
 800c996:	2800      	cmp	r0, #0
 800c998:	d0df      	beq.n	800c95a <_scanf_i+0x11e>
 800c99a:	6823      	ldr	r3, [r4, #0]
 800c99c:	05d9      	lsls	r1, r3, #23
 800c99e:	d50d      	bpl.n	800c9bc <_scanf_i+0x180>
 800c9a0:	42bd      	cmp	r5, r7
 800c9a2:	d909      	bls.n	800c9b8 <_scanf_i+0x17c>
 800c9a4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c9a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c9ac:	4632      	mov	r2, r6
 800c9ae:	4650      	mov	r0, sl
 800c9b0:	4798      	blx	r3
 800c9b2:	f105 39ff 	add.w	r9, r5, #4294967295
 800c9b6:	464d      	mov	r5, r9
 800c9b8:	42bd      	cmp	r5, r7
 800c9ba:	d028      	beq.n	800ca0e <_scanf_i+0x1d2>
 800c9bc:	6822      	ldr	r2, [r4, #0]
 800c9be:	f012 0210 	ands.w	r2, r2, #16
 800c9c2:	d113      	bne.n	800c9ec <_scanf_i+0x1b0>
 800c9c4:	702a      	strb	r2, [r5, #0]
 800c9c6:	6863      	ldr	r3, [r4, #4]
 800c9c8:	9e01      	ldr	r6, [sp, #4]
 800c9ca:	4639      	mov	r1, r7
 800c9cc:	4650      	mov	r0, sl
 800c9ce:	47b0      	blx	r6
 800c9d0:	f8d8 3000 	ldr.w	r3, [r8]
 800c9d4:	6821      	ldr	r1, [r4, #0]
 800c9d6:	1d1a      	adds	r2, r3, #4
 800c9d8:	f8c8 2000 	str.w	r2, [r8]
 800c9dc:	f011 0f20 	tst.w	r1, #32
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	d00f      	beq.n	800ca04 <_scanf_i+0x1c8>
 800c9e4:	6018      	str	r0, [r3, #0]
 800c9e6:	68e3      	ldr	r3, [r4, #12]
 800c9e8:	3301      	adds	r3, #1
 800c9ea:	60e3      	str	r3, [r4, #12]
 800c9ec:	6923      	ldr	r3, [r4, #16]
 800c9ee:	1bed      	subs	r5, r5, r7
 800c9f0:	445d      	add	r5, fp
 800c9f2:	442b      	add	r3, r5
 800c9f4:	6123      	str	r3, [r4, #16]
 800c9f6:	2000      	movs	r0, #0
 800c9f8:	b007      	add	sp, #28
 800c9fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9fe:	f04f 0b00 	mov.w	fp, #0
 800ca02:	e7ca      	b.n	800c99a <_scanf_i+0x15e>
 800ca04:	07ca      	lsls	r2, r1, #31
 800ca06:	bf4c      	ite	mi
 800ca08:	8018      	strhmi	r0, [r3, #0]
 800ca0a:	6018      	strpl	r0, [r3, #0]
 800ca0c:	e7eb      	b.n	800c9e6 <_scanf_i+0x1aa>
 800ca0e:	2001      	movs	r0, #1
 800ca10:	e7f2      	b.n	800c9f8 <_scanf_i+0x1bc>
 800ca12:	bf00      	nop
 800ca14:	0800e2b0 	.word	0x0800e2b0
 800ca18:	0800a151 	.word	0x0800a151
 800ca1c:	0800cee1 	.word	0x0800cee1
 800ca20:	0800e41b 	.word	0x0800e41b

0800ca24 <__sflush_r>:
 800ca24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ca28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca2c:	0716      	lsls	r6, r2, #28
 800ca2e:	4605      	mov	r5, r0
 800ca30:	460c      	mov	r4, r1
 800ca32:	d454      	bmi.n	800cade <__sflush_r+0xba>
 800ca34:	684b      	ldr	r3, [r1, #4]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	dc02      	bgt.n	800ca40 <__sflush_r+0x1c>
 800ca3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	dd48      	ble.n	800cad2 <__sflush_r+0xae>
 800ca40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca42:	2e00      	cmp	r6, #0
 800ca44:	d045      	beq.n	800cad2 <__sflush_r+0xae>
 800ca46:	2300      	movs	r3, #0
 800ca48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ca4c:	682f      	ldr	r7, [r5, #0]
 800ca4e:	6a21      	ldr	r1, [r4, #32]
 800ca50:	602b      	str	r3, [r5, #0]
 800ca52:	d030      	beq.n	800cab6 <__sflush_r+0x92>
 800ca54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ca56:	89a3      	ldrh	r3, [r4, #12]
 800ca58:	0759      	lsls	r1, r3, #29
 800ca5a:	d505      	bpl.n	800ca68 <__sflush_r+0x44>
 800ca5c:	6863      	ldr	r3, [r4, #4]
 800ca5e:	1ad2      	subs	r2, r2, r3
 800ca60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca62:	b10b      	cbz	r3, 800ca68 <__sflush_r+0x44>
 800ca64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ca66:	1ad2      	subs	r2, r2, r3
 800ca68:	2300      	movs	r3, #0
 800ca6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca6c:	6a21      	ldr	r1, [r4, #32]
 800ca6e:	4628      	mov	r0, r5
 800ca70:	47b0      	blx	r6
 800ca72:	1c43      	adds	r3, r0, #1
 800ca74:	89a3      	ldrh	r3, [r4, #12]
 800ca76:	d106      	bne.n	800ca86 <__sflush_r+0x62>
 800ca78:	6829      	ldr	r1, [r5, #0]
 800ca7a:	291d      	cmp	r1, #29
 800ca7c:	d82b      	bhi.n	800cad6 <__sflush_r+0xb2>
 800ca7e:	4a2a      	ldr	r2, [pc, #168]	@ (800cb28 <__sflush_r+0x104>)
 800ca80:	40ca      	lsrs	r2, r1
 800ca82:	07d6      	lsls	r6, r2, #31
 800ca84:	d527      	bpl.n	800cad6 <__sflush_r+0xb2>
 800ca86:	2200      	movs	r2, #0
 800ca88:	6062      	str	r2, [r4, #4]
 800ca8a:	04d9      	lsls	r1, r3, #19
 800ca8c:	6922      	ldr	r2, [r4, #16]
 800ca8e:	6022      	str	r2, [r4, #0]
 800ca90:	d504      	bpl.n	800ca9c <__sflush_r+0x78>
 800ca92:	1c42      	adds	r2, r0, #1
 800ca94:	d101      	bne.n	800ca9a <__sflush_r+0x76>
 800ca96:	682b      	ldr	r3, [r5, #0]
 800ca98:	b903      	cbnz	r3, 800ca9c <__sflush_r+0x78>
 800ca9a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ca9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ca9e:	602f      	str	r7, [r5, #0]
 800caa0:	b1b9      	cbz	r1, 800cad2 <__sflush_r+0xae>
 800caa2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800caa6:	4299      	cmp	r1, r3
 800caa8:	d002      	beq.n	800cab0 <__sflush_r+0x8c>
 800caaa:	4628      	mov	r0, r5
 800caac:	f7fe f822 	bl	800aaf4 <_free_r>
 800cab0:	2300      	movs	r3, #0
 800cab2:	6363      	str	r3, [r4, #52]	@ 0x34
 800cab4:	e00d      	b.n	800cad2 <__sflush_r+0xae>
 800cab6:	2301      	movs	r3, #1
 800cab8:	4628      	mov	r0, r5
 800caba:	47b0      	blx	r6
 800cabc:	4602      	mov	r2, r0
 800cabe:	1c50      	adds	r0, r2, #1
 800cac0:	d1c9      	bne.n	800ca56 <__sflush_r+0x32>
 800cac2:	682b      	ldr	r3, [r5, #0]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d0c6      	beq.n	800ca56 <__sflush_r+0x32>
 800cac8:	2b1d      	cmp	r3, #29
 800caca:	d001      	beq.n	800cad0 <__sflush_r+0xac>
 800cacc:	2b16      	cmp	r3, #22
 800cace:	d11e      	bne.n	800cb0e <__sflush_r+0xea>
 800cad0:	602f      	str	r7, [r5, #0]
 800cad2:	2000      	movs	r0, #0
 800cad4:	e022      	b.n	800cb1c <__sflush_r+0xf8>
 800cad6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cada:	b21b      	sxth	r3, r3
 800cadc:	e01b      	b.n	800cb16 <__sflush_r+0xf2>
 800cade:	690f      	ldr	r7, [r1, #16]
 800cae0:	2f00      	cmp	r7, #0
 800cae2:	d0f6      	beq.n	800cad2 <__sflush_r+0xae>
 800cae4:	0793      	lsls	r3, r2, #30
 800cae6:	680e      	ldr	r6, [r1, #0]
 800cae8:	bf08      	it	eq
 800caea:	694b      	ldreq	r3, [r1, #20]
 800caec:	600f      	str	r7, [r1, #0]
 800caee:	bf18      	it	ne
 800caf0:	2300      	movne	r3, #0
 800caf2:	eba6 0807 	sub.w	r8, r6, r7
 800caf6:	608b      	str	r3, [r1, #8]
 800caf8:	f1b8 0f00 	cmp.w	r8, #0
 800cafc:	dde9      	ble.n	800cad2 <__sflush_r+0xae>
 800cafe:	6a21      	ldr	r1, [r4, #32]
 800cb00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cb02:	4643      	mov	r3, r8
 800cb04:	463a      	mov	r2, r7
 800cb06:	4628      	mov	r0, r5
 800cb08:	47b0      	blx	r6
 800cb0a:	2800      	cmp	r0, #0
 800cb0c:	dc08      	bgt.n	800cb20 <__sflush_r+0xfc>
 800cb0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb16:	81a3      	strh	r3, [r4, #12]
 800cb18:	f04f 30ff 	mov.w	r0, #4294967295
 800cb1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb20:	4407      	add	r7, r0
 800cb22:	eba8 0800 	sub.w	r8, r8, r0
 800cb26:	e7e7      	b.n	800caf8 <__sflush_r+0xd4>
 800cb28:	20400001 	.word	0x20400001

0800cb2c <_fflush_r>:
 800cb2c:	b538      	push	{r3, r4, r5, lr}
 800cb2e:	690b      	ldr	r3, [r1, #16]
 800cb30:	4605      	mov	r5, r0
 800cb32:	460c      	mov	r4, r1
 800cb34:	b913      	cbnz	r3, 800cb3c <_fflush_r+0x10>
 800cb36:	2500      	movs	r5, #0
 800cb38:	4628      	mov	r0, r5
 800cb3a:	bd38      	pop	{r3, r4, r5, pc}
 800cb3c:	b118      	cbz	r0, 800cb46 <_fflush_r+0x1a>
 800cb3e:	6a03      	ldr	r3, [r0, #32]
 800cb40:	b90b      	cbnz	r3, 800cb46 <_fflush_r+0x1a>
 800cb42:	f7fd fdab 	bl	800a69c <__sinit>
 800cb46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d0f3      	beq.n	800cb36 <_fflush_r+0xa>
 800cb4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cb50:	07d0      	lsls	r0, r2, #31
 800cb52:	d404      	bmi.n	800cb5e <_fflush_r+0x32>
 800cb54:	0599      	lsls	r1, r3, #22
 800cb56:	d402      	bmi.n	800cb5e <_fflush_r+0x32>
 800cb58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb5a:	f7fd ffac 	bl	800aab6 <__retarget_lock_acquire_recursive>
 800cb5e:	4628      	mov	r0, r5
 800cb60:	4621      	mov	r1, r4
 800cb62:	f7ff ff5f 	bl	800ca24 <__sflush_r>
 800cb66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb68:	07da      	lsls	r2, r3, #31
 800cb6a:	4605      	mov	r5, r0
 800cb6c:	d4e4      	bmi.n	800cb38 <_fflush_r+0xc>
 800cb6e:	89a3      	ldrh	r3, [r4, #12]
 800cb70:	059b      	lsls	r3, r3, #22
 800cb72:	d4e1      	bmi.n	800cb38 <_fflush_r+0xc>
 800cb74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb76:	f7fd ff9f 	bl	800aab8 <__retarget_lock_release_recursive>
 800cb7a:	e7dd      	b.n	800cb38 <_fflush_r+0xc>

0800cb7c <__swhatbuf_r>:
 800cb7c:	b570      	push	{r4, r5, r6, lr}
 800cb7e:	460c      	mov	r4, r1
 800cb80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb84:	2900      	cmp	r1, #0
 800cb86:	b096      	sub	sp, #88	@ 0x58
 800cb88:	4615      	mov	r5, r2
 800cb8a:	461e      	mov	r6, r3
 800cb8c:	da0d      	bge.n	800cbaa <__swhatbuf_r+0x2e>
 800cb8e:	89a3      	ldrh	r3, [r4, #12]
 800cb90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cb94:	f04f 0100 	mov.w	r1, #0
 800cb98:	bf14      	ite	ne
 800cb9a:	2340      	movne	r3, #64	@ 0x40
 800cb9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cba0:	2000      	movs	r0, #0
 800cba2:	6031      	str	r1, [r6, #0]
 800cba4:	602b      	str	r3, [r5, #0]
 800cba6:	b016      	add	sp, #88	@ 0x58
 800cba8:	bd70      	pop	{r4, r5, r6, pc}
 800cbaa:	466a      	mov	r2, sp
 800cbac:	f000 f8d6 	bl	800cd5c <_fstat_r>
 800cbb0:	2800      	cmp	r0, #0
 800cbb2:	dbec      	blt.n	800cb8e <__swhatbuf_r+0x12>
 800cbb4:	9901      	ldr	r1, [sp, #4]
 800cbb6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cbba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cbbe:	4259      	negs	r1, r3
 800cbc0:	4159      	adcs	r1, r3
 800cbc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cbc6:	e7eb      	b.n	800cba0 <__swhatbuf_r+0x24>

0800cbc8 <__smakebuf_r>:
 800cbc8:	898b      	ldrh	r3, [r1, #12]
 800cbca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbcc:	079d      	lsls	r5, r3, #30
 800cbce:	4606      	mov	r6, r0
 800cbd0:	460c      	mov	r4, r1
 800cbd2:	d507      	bpl.n	800cbe4 <__smakebuf_r+0x1c>
 800cbd4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cbd8:	6023      	str	r3, [r4, #0]
 800cbda:	6123      	str	r3, [r4, #16]
 800cbdc:	2301      	movs	r3, #1
 800cbde:	6163      	str	r3, [r4, #20]
 800cbe0:	b003      	add	sp, #12
 800cbe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbe4:	ab01      	add	r3, sp, #4
 800cbe6:	466a      	mov	r2, sp
 800cbe8:	f7ff ffc8 	bl	800cb7c <__swhatbuf_r>
 800cbec:	9f00      	ldr	r7, [sp, #0]
 800cbee:	4605      	mov	r5, r0
 800cbf0:	4639      	mov	r1, r7
 800cbf2:	4630      	mov	r0, r6
 800cbf4:	f7fc fb70 	bl	80092d8 <_malloc_r>
 800cbf8:	b948      	cbnz	r0, 800cc0e <__smakebuf_r+0x46>
 800cbfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbfe:	059a      	lsls	r2, r3, #22
 800cc00:	d4ee      	bmi.n	800cbe0 <__smakebuf_r+0x18>
 800cc02:	f023 0303 	bic.w	r3, r3, #3
 800cc06:	f043 0302 	orr.w	r3, r3, #2
 800cc0a:	81a3      	strh	r3, [r4, #12]
 800cc0c:	e7e2      	b.n	800cbd4 <__smakebuf_r+0xc>
 800cc0e:	89a3      	ldrh	r3, [r4, #12]
 800cc10:	6020      	str	r0, [r4, #0]
 800cc12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc16:	81a3      	strh	r3, [r4, #12]
 800cc18:	9b01      	ldr	r3, [sp, #4]
 800cc1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cc1e:	b15b      	cbz	r3, 800cc38 <__smakebuf_r+0x70>
 800cc20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc24:	4630      	mov	r0, r6
 800cc26:	f000 f8ab 	bl	800cd80 <_isatty_r>
 800cc2a:	b128      	cbz	r0, 800cc38 <__smakebuf_r+0x70>
 800cc2c:	89a3      	ldrh	r3, [r4, #12]
 800cc2e:	f023 0303 	bic.w	r3, r3, #3
 800cc32:	f043 0301 	orr.w	r3, r3, #1
 800cc36:	81a3      	strh	r3, [r4, #12]
 800cc38:	89a3      	ldrh	r3, [r4, #12]
 800cc3a:	431d      	orrs	r5, r3
 800cc3c:	81a5      	strh	r5, [r4, #12]
 800cc3e:	e7cf      	b.n	800cbe0 <__smakebuf_r+0x18>

0800cc40 <__sccl>:
 800cc40:	b570      	push	{r4, r5, r6, lr}
 800cc42:	780b      	ldrb	r3, [r1, #0]
 800cc44:	4604      	mov	r4, r0
 800cc46:	2b5e      	cmp	r3, #94	@ 0x5e
 800cc48:	bf0b      	itete	eq
 800cc4a:	784b      	ldrbeq	r3, [r1, #1]
 800cc4c:	1c4a      	addne	r2, r1, #1
 800cc4e:	1c8a      	addeq	r2, r1, #2
 800cc50:	2100      	movne	r1, #0
 800cc52:	bf08      	it	eq
 800cc54:	2101      	moveq	r1, #1
 800cc56:	3801      	subs	r0, #1
 800cc58:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800cc5c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800cc60:	42a8      	cmp	r0, r5
 800cc62:	d1fb      	bne.n	800cc5c <__sccl+0x1c>
 800cc64:	b90b      	cbnz	r3, 800cc6a <__sccl+0x2a>
 800cc66:	1e50      	subs	r0, r2, #1
 800cc68:	bd70      	pop	{r4, r5, r6, pc}
 800cc6a:	f081 0101 	eor.w	r1, r1, #1
 800cc6e:	54e1      	strb	r1, [r4, r3]
 800cc70:	4610      	mov	r0, r2
 800cc72:	4602      	mov	r2, r0
 800cc74:	f812 5b01 	ldrb.w	r5, [r2], #1
 800cc78:	2d2d      	cmp	r5, #45	@ 0x2d
 800cc7a:	d005      	beq.n	800cc88 <__sccl+0x48>
 800cc7c:	2d5d      	cmp	r5, #93	@ 0x5d
 800cc7e:	d016      	beq.n	800ccae <__sccl+0x6e>
 800cc80:	2d00      	cmp	r5, #0
 800cc82:	d0f1      	beq.n	800cc68 <__sccl+0x28>
 800cc84:	462b      	mov	r3, r5
 800cc86:	e7f2      	b.n	800cc6e <__sccl+0x2e>
 800cc88:	7846      	ldrb	r6, [r0, #1]
 800cc8a:	2e5d      	cmp	r6, #93	@ 0x5d
 800cc8c:	d0fa      	beq.n	800cc84 <__sccl+0x44>
 800cc8e:	42b3      	cmp	r3, r6
 800cc90:	dcf8      	bgt.n	800cc84 <__sccl+0x44>
 800cc92:	3002      	adds	r0, #2
 800cc94:	461a      	mov	r2, r3
 800cc96:	3201      	adds	r2, #1
 800cc98:	4296      	cmp	r6, r2
 800cc9a:	54a1      	strb	r1, [r4, r2]
 800cc9c:	dcfb      	bgt.n	800cc96 <__sccl+0x56>
 800cc9e:	1af2      	subs	r2, r6, r3
 800cca0:	3a01      	subs	r2, #1
 800cca2:	1c5d      	adds	r5, r3, #1
 800cca4:	42b3      	cmp	r3, r6
 800cca6:	bfa8      	it	ge
 800cca8:	2200      	movge	r2, #0
 800ccaa:	18ab      	adds	r3, r5, r2
 800ccac:	e7e1      	b.n	800cc72 <__sccl+0x32>
 800ccae:	4610      	mov	r0, r2
 800ccb0:	e7da      	b.n	800cc68 <__sccl+0x28>

0800ccb2 <__submore>:
 800ccb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccb6:	460c      	mov	r4, r1
 800ccb8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ccba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ccbe:	4299      	cmp	r1, r3
 800ccc0:	d11d      	bne.n	800ccfe <__submore+0x4c>
 800ccc2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800ccc6:	f7fc fb07 	bl	80092d8 <_malloc_r>
 800ccca:	b918      	cbnz	r0, 800ccd4 <__submore+0x22>
 800cccc:	f04f 30ff 	mov.w	r0, #4294967295
 800ccd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ccd8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ccda:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800ccde:	6360      	str	r0, [r4, #52]	@ 0x34
 800cce0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800cce4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800cce8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800ccec:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800ccf0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800ccf4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800ccf8:	6020      	str	r0, [r4, #0]
 800ccfa:	2000      	movs	r0, #0
 800ccfc:	e7e8      	b.n	800ccd0 <__submore+0x1e>
 800ccfe:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800cd00:	0077      	lsls	r7, r6, #1
 800cd02:	463a      	mov	r2, r7
 800cd04:	f7fc fb74 	bl	80093f0 <_realloc_r>
 800cd08:	4605      	mov	r5, r0
 800cd0a:	2800      	cmp	r0, #0
 800cd0c:	d0de      	beq.n	800cccc <__submore+0x1a>
 800cd0e:	eb00 0806 	add.w	r8, r0, r6
 800cd12:	4601      	mov	r1, r0
 800cd14:	4632      	mov	r2, r6
 800cd16:	4640      	mov	r0, r8
 800cd18:	f7fd fecf 	bl	800aaba <memcpy>
 800cd1c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800cd20:	f8c4 8000 	str.w	r8, [r4]
 800cd24:	e7e9      	b.n	800ccfa <__submore+0x48>

0800cd26 <memmove>:
 800cd26:	4288      	cmp	r0, r1
 800cd28:	b510      	push	{r4, lr}
 800cd2a:	eb01 0402 	add.w	r4, r1, r2
 800cd2e:	d902      	bls.n	800cd36 <memmove+0x10>
 800cd30:	4284      	cmp	r4, r0
 800cd32:	4623      	mov	r3, r4
 800cd34:	d807      	bhi.n	800cd46 <memmove+0x20>
 800cd36:	1e43      	subs	r3, r0, #1
 800cd38:	42a1      	cmp	r1, r4
 800cd3a:	d008      	beq.n	800cd4e <memmove+0x28>
 800cd3c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd40:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cd44:	e7f8      	b.n	800cd38 <memmove+0x12>
 800cd46:	4402      	add	r2, r0
 800cd48:	4601      	mov	r1, r0
 800cd4a:	428a      	cmp	r2, r1
 800cd4c:	d100      	bne.n	800cd50 <memmove+0x2a>
 800cd4e:	bd10      	pop	{r4, pc}
 800cd50:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cd54:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cd58:	e7f7      	b.n	800cd4a <memmove+0x24>
	...

0800cd5c <_fstat_r>:
 800cd5c:	b538      	push	{r3, r4, r5, lr}
 800cd5e:	4d07      	ldr	r5, [pc, #28]	@ (800cd7c <_fstat_r+0x20>)
 800cd60:	2300      	movs	r3, #0
 800cd62:	4604      	mov	r4, r0
 800cd64:	4608      	mov	r0, r1
 800cd66:	4611      	mov	r1, r2
 800cd68:	602b      	str	r3, [r5, #0]
 800cd6a:	f7f8 f807 	bl	8004d7c <_fstat>
 800cd6e:	1c43      	adds	r3, r0, #1
 800cd70:	d102      	bne.n	800cd78 <_fstat_r+0x1c>
 800cd72:	682b      	ldr	r3, [r5, #0]
 800cd74:	b103      	cbz	r3, 800cd78 <_fstat_r+0x1c>
 800cd76:	6023      	str	r3, [r4, #0]
 800cd78:	bd38      	pop	{r3, r4, r5, pc}
 800cd7a:	bf00      	nop
 800cd7c:	20000be4 	.word	0x20000be4

0800cd80 <_isatty_r>:
 800cd80:	b538      	push	{r3, r4, r5, lr}
 800cd82:	4d06      	ldr	r5, [pc, #24]	@ (800cd9c <_isatty_r+0x1c>)
 800cd84:	2300      	movs	r3, #0
 800cd86:	4604      	mov	r4, r0
 800cd88:	4608      	mov	r0, r1
 800cd8a:	602b      	str	r3, [r5, #0]
 800cd8c:	f7f8 f806 	bl	8004d9c <_isatty>
 800cd90:	1c43      	adds	r3, r0, #1
 800cd92:	d102      	bne.n	800cd9a <_isatty_r+0x1a>
 800cd94:	682b      	ldr	r3, [r5, #0]
 800cd96:	b103      	cbz	r3, 800cd9a <_isatty_r+0x1a>
 800cd98:	6023      	str	r3, [r4, #0]
 800cd9a:	bd38      	pop	{r3, r4, r5, pc}
 800cd9c:	20000be4 	.word	0x20000be4

0800cda0 <__assert_func>:
 800cda0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cda2:	4614      	mov	r4, r2
 800cda4:	461a      	mov	r2, r3
 800cda6:	4b09      	ldr	r3, [pc, #36]	@ (800cdcc <__assert_func+0x2c>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	4605      	mov	r5, r0
 800cdac:	68d8      	ldr	r0, [r3, #12]
 800cdae:	b14c      	cbz	r4, 800cdc4 <__assert_func+0x24>
 800cdb0:	4b07      	ldr	r3, [pc, #28]	@ (800cdd0 <__assert_func+0x30>)
 800cdb2:	9100      	str	r1, [sp, #0]
 800cdb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cdb8:	4906      	ldr	r1, [pc, #24]	@ (800cdd4 <__assert_func+0x34>)
 800cdba:	462b      	mov	r3, r5
 800cdbc:	f000 f892 	bl	800cee4 <fiprintf>
 800cdc0:	f000 f8a2 	bl	800cf08 <abort>
 800cdc4:	4b04      	ldr	r3, [pc, #16]	@ (800cdd8 <__assert_func+0x38>)
 800cdc6:	461c      	mov	r4, r3
 800cdc8:	e7f3      	b.n	800cdb2 <__assert_func+0x12>
 800cdca:	bf00      	nop
 800cdcc:	20000278 	.word	0x20000278
 800cdd0:	0800e426 	.word	0x0800e426
 800cdd4:	0800e433 	.word	0x0800e433
 800cdd8:	0800e461 	.word	0x0800e461

0800cddc <_calloc_r>:
 800cddc:	b570      	push	{r4, r5, r6, lr}
 800cdde:	fba1 5402 	umull	r5, r4, r1, r2
 800cde2:	b934      	cbnz	r4, 800cdf2 <_calloc_r+0x16>
 800cde4:	4629      	mov	r1, r5
 800cde6:	f7fc fa77 	bl	80092d8 <_malloc_r>
 800cdea:	4606      	mov	r6, r0
 800cdec:	b928      	cbnz	r0, 800cdfa <_calloc_r+0x1e>
 800cdee:	4630      	mov	r0, r6
 800cdf0:	bd70      	pop	{r4, r5, r6, pc}
 800cdf2:	220c      	movs	r2, #12
 800cdf4:	6002      	str	r2, [r0, #0]
 800cdf6:	2600      	movs	r6, #0
 800cdf8:	e7f9      	b.n	800cdee <_calloc_r+0x12>
 800cdfa:	462a      	mov	r2, r5
 800cdfc:	4621      	mov	r1, r4
 800cdfe:	f7fd fdab 	bl	800a958 <memset>
 800ce02:	e7f4      	b.n	800cdee <_calloc_r+0x12>

0800ce04 <_strtoul_l.isra.0>:
 800ce04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ce08:	4e34      	ldr	r6, [pc, #208]	@ (800cedc <_strtoul_l.isra.0+0xd8>)
 800ce0a:	4686      	mov	lr, r0
 800ce0c:	460d      	mov	r5, r1
 800ce0e:	4628      	mov	r0, r5
 800ce10:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce14:	5d37      	ldrb	r7, [r6, r4]
 800ce16:	f017 0708 	ands.w	r7, r7, #8
 800ce1a:	d1f8      	bne.n	800ce0e <_strtoul_l.isra.0+0xa>
 800ce1c:	2c2d      	cmp	r4, #45	@ 0x2d
 800ce1e:	d110      	bne.n	800ce42 <_strtoul_l.isra.0+0x3e>
 800ce20:	782c      	ldrb	r4, [r5, #0]
 800ce22:	2701      	movs	r7, #1
 800ce24:	1c85      	adds	r5, r0, #2
 800ce26:	f033 0010 	bics.w	r0, r3, #16
 800ce2a:	d115      	bne.n	800ce58 <_strtoul_l.isra.0+0x54>
 800ce2c:	2c30      	cmp	r4, #48	@ 0x30
 800ce2e:	d10d      	bne.n	800ce4c <_strtoul_l.isra.0+0x48>
 800ce30:	7828      	ldrb	r0, [r5, #0]
 800ce32:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800ce36:	2858      	cmp	r0, #88	@ 0x58
 800ce38:	d108      	bne.n	800ce4c <_strtoul_l.isra.0+0x48>
 800ce3a:	786c      	ldrb	r4, [r5, #1]
 800ce3c:	3502      	adds	r5, #2
 800ce3e:	2310      	movs	r3, #16
 800ce40:	e00a      	b.n	800ce58 <_strtoul_l.isra.0+0x54>
 800ce42:	2c2b      	cmp	r4, #43	@ 0x2b
 800ce44:	bf04      	itt	eq
 800ce46:	782c      	ldrbeq	r4, [r5, #0]
 800ce48:	1c85      	addeq	r5, r0, #2
 800ce4a:	e7ec      	b.n	800ce26 <_strtoul_l.isra.0+0x22>
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d1f6      	bne.n	800ce3e <_strtoul_l.isra.0+0x3a>
 800ce50:	2c30      	cmp	r4, #48	@ 0x30
 800ce52:	bf14      	ite	ne
 800ce54:	230a      	movne	r3, #10
 800ce56:	2308      	moveq	r3, #8
 800ce58:	f04f 38ff 	mov.w	r8, #4294967295
 800ce5c:	2600      	movs	r6, #0
 800ce5e:	fbb8 f8f3 	udiv	r8, r8, r3
 800ce62:	fb03 f908 	mul.w	r9, r3, r8
 800ce66:	ea6f 0909 	mvn.w	r9, r9
 800ce6a:	4630      	mov	r0, r6
 800ce6c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800ce70:	f1bc 0f09 	cmp.w	ip, #9
 800ce74:	d810      	bhi.n	800ce98 <_strtoul_l.isra.0+0x94>
 800ce76:	4664      	mov	r4, ip
 800ce78:	42a3      	cmp	r3, r4
 800ce7a:	dd1e      	ble.n	800ceba <_strtoul_l.isra.0+0xb6>
 800ce7c:	f1b6 3fff 	cmp.w	r6, #4294967295
 800ce80:	d007      	beq.n	800ce92 <_strtoul_l.isra.0+0x8e>
 800ce82:	4580      	cmp	r8, r0
 800ce84:	d316      	bcc.n	800ceb4 <_strtoul_l.isra.0+0xb0>
 800ce86:	d101      	bne.n	800ce8c <_strtoul_l.isra.0+0x88>
 800ce88:	45a1      	cmp	r9, r4
 800ce8a:	db13      	blt.n	800ceb4 <_strtoul_l.isra.0+0xb0>
 800ce8c:	fb00 4003 	mla	r0, r0, r3, r4
 800ce90:	2601      	movs	r6, #1
 800ce92:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce96:	e7e9      	b.n	800ce6c <_strtoul_l.isra.0+0x68>
 800ce98:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800ce9c:	f1bc 0f19 	cmp.w	ip, #25
 800cea0:	d801      	bhi.n	800cea6 <_strtoul_l.isra.0+0xa2>
 800cea2:	3c37      	subs	r4, #55	@ 0x37
 800cea4:	e7e8      	b.n	800ce78 <_strtoul_l.isra.0+0x74>
 800cea6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800ceaa:	f1bc 0f19 	cmp.w	ip, #25
 800ceae:	d804      	bhi.n	800ceba <_strtoul_l.isra.0+0xb6>
 800ceb0:	3c57      	subs	r4, #87	@ 0x57
 800ceb2:	e7e1      	b.n	800ce78 <_strtoul_l.isra.0+0x74>
 800ceb4:	f04f 36ff 	mov.w	r6, #4294967295
 800ceb8:	e7eb      	b.n	800ce92 <_strtoul_l.isra.0+0x8e>
 800ceba:	1c73      	adds	r3, r6, #1
 800cebc:	d106      	bne.n	800cecc <_strtoul_l.isra.0+0xc8>
 800cebe:	2322      	movs	r3, #34	@ 0x22
 800cec0:	f8ce 3000 	str.w	r3, [lr]
 800cec4:	4630      	mov	r0, r6
 800cec6:	b932      	cbnz	r2, 800ced6 <_strtoul_l.isra.0+0xd2>
 800cec8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cecc:	b107      	cbz	r7, 800ced0 <_strtoul_l.isra.0+0xcc>
 800cece:	4240      	negs	r0, r0
 800ced0:	2a00      	cmp	r2, #0
 800ced2:	d0f9      	beq.n	800cec8 <_strtoul_l.isra.0+0xc4>
 800ced4:	b106      	cbz	r6, 800ced8 <_strtoul_l.isra.0+0xd4>
 800ced6:	1e69      	subs	r1, r5, #1
 800ced8:	6011      	str	r1, [r2, #0]
 800ceda:	e7f5      	b.n	800cec8 <_strtoul_l.isra.0+0xc4>
 800cedc:	0800e4b9 	.word	0x0800e4b9

0800cee0 <_strtoul_r>:
 800cee0:	f7ff bf90 	b.w	800ce04 <_strtoul_l.isra.0>

0800cee4 <fiprintf>:
 800cee4:	b40e      	push	{r1, r2, r3}
 800cee6:	b503      	push	{r0, r1, lr}
 800cee8:	4601      	mov	r1, r0
 800ceea:	ab03      	add	r3, sp, #12
 800ceec:	4805      	ldr	r0, [pc, #20]	@ (800cf04 <fiprintf+0x20>)
 800ceee:	f853 2b04 	ldr.w	r2, [r3], #4
 800cef2:	6800      	ldr	r0, [r0, #0]
 800cef4:	9301      	str	r3, [sp, #4]
 800cef6:	f7ff f9a3 	bl	800c240 <_vfiprintf_r>
 800cefa:	b002      	add	sp, #8
 800cefc:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf00:	b003      	add	sp, #12
 800cf02:	4770      	bx	lr
 800cf04:	20000278 	.word	0x20000278

0800cf08 <abort>:
 800cf08:	b508      	push	{r3, lr}
 800cf0a:	2006      	movs	r0, #6
 800cf0c:	f000 f82c 	bl	800cf68 <raise>
 800cf10:	2001      	movs	r0, #1
 800cf12:	f7f7 fee3 	bl	8004cdc <_exit>

0800cf16 <_raise_r>:
 800cf16:	291f      	cmp	r1, #31
 800cf18:	b538      	push	{r3, r4, r5, lr}
 800cf1a:	4605      	mov	r5, r0
 800cf1c:	460c      	mov	r4, r1
 800cf1e:	d904      	bls.n	800cf2a <_raise_r+0x14>
 800cf20:	2316      	movs	r3, #22
 800cf22:	6003      	str	r3, [r0, #0]
 800cf24:	f04f 30ff 	mov.w	r0, #4294967295
 800cf28:	bd38      	pop	{r3, r4, r5, pc}
 800cf2a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cf2c:	b112      	cbz	r2, 800cf34 <_raise_r+0x1e>
 800cf2e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf32:	b94b      	cbnz	r3, 800cf48 <_raise_r+0x32>
 800cf34:	4628      	mov	r0, r5
 800cf36:	f000 f831 	bl	800cf9c <_getpid_r>
 800cf3a:	4622      	mov	r2, r4
 800cf3c:	4601      	mov	r1, r0
 800cf3e:	4628      	mov	r0, r5
 800cf40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf44:	f000 b818 	b.w	800cf78 <_kill_r>
 800cf48:	2b01      	cmp	r3, #1
 800cf4a:	d00a      	beq.n	800cf62 <_raise_r+0x4c>
 800cf4c:	1c59      	adds	r1, r3, #1
 800cf4e:	d103      	bne.n	800cf58 <_raise_r+0x42>
 800cf50:	2316      	movs	r3, #22
 800cf52:	6003      	str	r3, [r0, #0]
 800cf54:	2001      	movs	r0, #1
 800cf56:	e7e7      	b.n	800cf28 <_raise_r+0x12>
 800cf58:	2100      	movs	r1, #0
 800cf5a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cf5e:	4620      	mov	r0, r4
 800cf60:	4798      	blx	r3
 800cf62:	2000      	movs	r0, #0
 800cf64:	e7e0      	b.n	800cf28 <_raise_r+0x12>
	...

0800cf68 <raise>:
 800cf68:	4b02      	ldr	r3, [pc, #8]	@ (800cf74 <raise+0xc>)
 800cf6a:	4601      	mov	r1, r0
 800cf6c:	6818      	ldr	r0, [r3, #0]
 800cf6e:	f7ff bfd2 	b.w	800cf16 <_raise_r>
 800cf72:	bf00      	nop
 800cf74:	20000278 	.word	0x20000278

0800cf78 <_kill_r>:
 800cf78:	b538      	push	{r3, r4, r5, lr}
 800cf7a:	4d07      	ldr	r5, [pc, #28]	@ (800cf98 <_kill_r+0x20>)
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	4604      	mov	r4, r0
 800cf80:	4608      	mov	r0, r1
 800cf82:	4611      	mov	r1, r2
 800cf84:	602b      	str	r3, [r5, #0]
 800cf86:	f7f7 fe99 	bl	8004cbc <_kill>
 800cf8a:	1c43      	adds	r3, r0, #1
 800cf8c:	d102      	bne.n	800cf94 <_kill_r+0x1c>
 800cf8e:	682b      	ldr	r3, [r5, #0]
 800cf90:	b103      	cbz	r3, 800cf94 <_kill_r+0x1c>
 800cf92:	6023      	str	r3, [r4, #0]
 800cf94:	bd38      	pop	{r3, r4, r5, pc}
 800cf96:	bf00      	nop
 800cf98:	20000be4 	.word	0x20000be4

0800cf9c <_getpid_r>:
 800cf9c:	f7f7 be86 	b.w	8004cac <_getpid>

0800cfa0 <cos>:
 800cfa0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cfa2:	ec53 2b10 	vmov	r2, r3, d0
 800cfa6:	4826      	ldr	r0, [pc, #152]	@ (800d040 <cos+0xa0>)
 800cfa8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cfac:	4281      	cmp	r1, r0
 800cfae:	d806      	bhi.n	800cfbe <cos+0x1e>
 800cfb0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800d038 <cos+0x98>
 800cfb4:	b005      	add	sp, #20
 800cfb6:	f85d eb04 	ldr.w	lr, [sp], #4
 800cfba:	f000 b899 	b.w	800d0f0 <__kernel_cos>
 800cfbe:	4821      	ldr	r0, [pc, #132]	@ (800d044 <cos+0xa4>)
 800cfc0:	4281      	cmp	r1, r0
 800cfc2:	d908      	bls.n	800cfd6 <cos+0x36>
 800cfc4:	4610      	mov	r0, r2
 800cfc6:	4619      	mov	r1, r3
 800cfc8:	f7f3 f95e 	bl	8000288 <__aeabi_dsub>
 800cfcc:	ec41 0b10 	vmov	d0, r0, r1
 800cfd0:	b005      	add	sp, #20
 800cfd2:	f85d fb04 	ldr.w	pc, [sp], #4
 800cfd6:	4668      	mov	r0, sp
 800cfd8:	f000 fa0e 	bl	800d3f8 <__ieee754_rem_pio2>
 800cfdc:	f000 0003 	and.w	r0, r0, #3
 800cfe0:	2801      	cmp	r0, #1
 800cfe2:	d00b      	beq.n	800cffc <cos+0x5c>
 800cfe4:	2802      	cmp	r0, #2
 800cfe6:	d015      	beq.n	800d014 <cos+0x74>
 800cfe8:	b9d8      	cbnz	r0, 800d022 <cos+0x82>
 800cfea:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cfee:	ed9d 0b00 	vldr	d0, [sp]
 800cff2:	f000 f87d 	bl	800d0f0 <__kernel_cos>
 800cff6:	ec51 0b10 	vmov	r0, r1, d0
 800cffa:	e7e7      	b.n	800cfcc <cos+0x2c>
 800cffc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d000:	ed9d 0b00 	vldr	d0, [sp]
 800d004:	f000 f93c 	bl	800d280 <__kernel_sin>
 800d008:	ec53 2b10 	vmov	r2, r3, d0
 800d00c:	4610      	mov	r0, r2
 800d00e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800d012:	e7db      	b.n	800cfcc <cos+0x2c>
 800d014:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d018:	ed9d 0b00 	vldr	d0, [sp]
 800d01c:	f000 f868 	bl	800d0f0 <__kernel_cos>
 800d020:	e7f2      	b.n	800d008 <cos+0x68>
 800d022:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d026:	ed9d 0b00 	vldr	d0, [sp]
 800d02a:	2001      	movs	r0, #1
 800d02c:	f000 f928 	bl	800d280 <__kernel_sin>
 800d030:	e7e1      	b.n	800cff6 <cos+0x56>
 800d032:	bf00      	nop
 800d034:	f3af 8000 	nop.w
	...
 800d040:	3fe921fb 	.word	0x3fe921fb
 800d044:	7fefffff 	.word	0x7fefffff

0800d048 <sin>:
 800d048:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d04a:	ec53 2b10 	vmov	r2, r3, d0
 800d04e:	4826      	ldr	r0, [pc, #152]	@ (800d0e8 <sin+0xa0>)
 800d050:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d054:	4281      	cmp	r1, r0
 800d056:	d807      	bhi.n	800d068 <sin+0x20>
 800d058:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800d0e0 <sin+0x98>
 800d05c:	2000      	movs	r0, #0
 800d05e:	b005      	add	sp, #20
 800d060:	f85d eb04 	ldr.w	lr, [sp], #4
 800d064:	f000 b90c 	b.w	800d280 <__kernel_sin>
 800d068:	4820      	ldr	r0, [pc, #128]	@ (800d0ec <sin+0xa4>)
 800d06a:	4281      	cmp	r1, r0
 800d06c:	d908      	bls.n	800d080 <sin+0x38>
 800d06e:	4610      	mov	r0, r2
 800d070:	4619      	mov	r1, r3
 800d072:	f7f3 f909 	bl	8000288 <__aeabi_dsub>
 800d076:	ec41 0b10 	vmov	d0, r0, r1
 800d07a:	b005      	add	sp, #20
 800d07c:	f85d fb04 	ldr.w	pc, [sp], #4
 800d080:	4668      	mov	r0, sp
 800d082:	f000 f9b9 	bl	800d3f8 <__ieee754_rem_pio2>
 800d086:	f000 0003 	and.w	r0, r0, #3
 800d08a:	2801      	cmp	r0, #1
 800d08c:	d00c      	beq.n	800d0a8 <sin+0x60>
 800d08e:	2802      	cmp	r0, #2
 800d090:	d011      	beq.n	800d0b6 <sin+0x6e>
 800d092:	b9e8      	cbnz	r0, 800d0d0 <sin+0x88>
 800d094:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d098:	ed9d 0b00 	vldr	d0, [sp]
 800d09c:	2001      	movs	r0, #1
 800d09e:	f000 f8ef 	bl	800d280 <__kernel_sin>
 800d0a2:	ec51 0b10 	vmov	r0, r1, d0
 800d0a6:	e7e6      	b.n	800d076 <sin+0x2e>
 800d0a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d0ac:	ed9d 0b00 	vldr	d0, [sp]
 800d0b0:	f000 f81e 	bl	800d0f0 <__kernel_cos>
 800d0b4:	e7f5      	b.n	800d0a2 <sin+0x5a>
 800d0b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d0ba:	ed9d 0b00 	vldr	d0, [sp]
 800d0be:	2001      	movs	r0, #1
 800d0c0:	f000 f8de 	bl	800d280 <__kernel_sin>
 800d0c4:	ec53 2b10 	vmov	r2, r3, d0
 800d0c8:	4610      	mov	r0, r2
 800d0ca:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800d0ce:	e7d2      	b.n	800d076 <sin+0x2e>
 800d0d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d0d4:	ed9d 0b00 	vldr	d0, [sp]
 800d0d8:	f000 f80a 	bl	800d0f0 <__kernel_cos>
 800d0dc:	e7f2      	b.n	800d0c4 <sin+0x7c>
 800d0de:	bf00      	nop
	...
 800d0e8:	3fe921fb 	.word	0x3fe921fb
 800d0ec:	7fefffff 	.word	0x7fefffff

0800d0f0 <__kernel_cos>:
 800d0f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0f4:	ec57 6b10 	vmov	r6, r7, d0
 800d0f8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800d0fc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800d100:	ed8d 1b00 	vstr	d1, [sp]
 800d104:	d206      	bcs.n	800d114 <__kernel_cos+0x24>
 800d106:	4630      	mov	r0, r6
 800d108:	4639      	mov	r1, r7
 800d10a:	f7f3 fd25 	bl	8000b58 <__aeabi_d2iz>
 800d10e:	2800      	cmp	r0, #0
 800d110:	f000 8088 	beq.w	800d224 <__kernel_cos+0x134>
 800d114:	4632      	mov	r2, r6
 800d116:	463b      	mov	r3, r7
 800d118:	4630      	mov	r0, r6
 800d11a:	4639      	mov	r1, r7
 800d11c:	f7f3 fa6c 	bl	80005f8 <__aeabi_dmul>
 800d120:	4b51      	ldr	r3, [pc, #324]	@ (800d268 <__kernel_cos+0x178>)
 800d122:	2200      	movs	r2, #0
 800d124:	4604      	mov	r4, r0
 800d126:	460d      	mov	r5, r1
 800d128:	f7f3 fa66 	bl	80005f8 <__aeabi_dmul>
 800d12c:	a340      	add	r3, pc, #256	@ (adr r3, 800d230 <__kernel_cos+0x140>)
 800d12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d132:	4682      	mov	sl, r0
 800d134:	468b      	mov	fp, r1
 800d136:	4620      	mov	r0, r4
 800d138:	4629      	mov	r1, r5
 800d13a:	f7f3 fa5d 	bl	80005f8 <__aeabi_dmul>
 800d13e:	a33e      	add	r3, pc, #248	@ (adr r3, 800d238 <__kernel_cos+0x148>)
 800d140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d144:	f7f3 f8a2 	bl	800028c <__adddf3>
 800d148:	4622      	mov	r2, r4
 800d14a:	462b      	mov	r3, r5
 800d14c:	f7f3 fa54 	bl	80005f8 <__aeabi_dmul>
 800d150:	a33b      	add	r3, pc, #236	@ (adr r3, 800d240 <__kernel_cos+0x150>)
 800d152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d156:	f7f3 f897 	bl	8000288 <__aeabi_dsub>
 800d15a:	4622      	mov	r2, r4
 800d15c:	462b      	mov	r3, r5
 800d15e:	f7f3 fa4b 	bl	80005f8 <__aeabi_dmul>
 800d162:	a339      	add	r3, pc, #228	@ (adr r3, 800d248 <__kernel_cos+0x158>)
 800d164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d168:	f7f3 f890 	bl	800028c <__adddf3>
 800d16c:	4622      	mov	r2, r4
 800d16e:	462b      	mov	r3, r5
 800d170:	f7f3 fa42 	bl	80005f8 <__aeabi_dmul>
 800d174:	a336      	add	r3, pc, #216	@ (adr r3, 800d250 <__kernel_cos+0x160>)
 800d176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d17a:	f7f3 f885 	bl	8000288 <__aeabi_dsub>
 800d17e:	4622      	mov	r2, r4
 800d180:	462b      	mov	r3, r5
 800d182:	f7f3 fa39 	bl	80005f8 <__aeabi_dmul>
 800d186:	a334      	add	r3, pc, #208	@ (adr r3, 800d258 <__kernel_cos+0x168>)
 800d188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d18c:	f7f3 f87e 	bl	800028c <__adddf3>
 800d190:	4622      	mov	r2, r4
 800d192:	462b      	mov	r3, r5
 800d194:	f7f3 fa30 	bl	80005f8 <__aeabi_dmul>
 800d198:	4622      	mov	r2, r4
 800d19a:	462b      	mov	r3, r5
 800d19c:	f7f3 fa2c 	bl	80005f8 <__aeabi_dmul>
 800d1a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d1a4:	4604      	mov	r4, r0
 800d1a6:	460d      	mov	r5, r1
 800d1a8:	4630      	mov	r0, r6
 800d1aa:	4639      	mov	r1, r7
 800d1ac:	f7f3 fa24 	bl	80005f8 <__aeabi_dmul>
 800d1b0:	460b      	mov	r3, r1
 800d1b2:	4602      	mov	r2, r0
 800d1b4:	4629      	mov	r1, r5
 800d1b6:	4620      	mov	r0, r4
 800d1b8:	f7f3 f866 	bl	8000288 <__aeabi_dsub>
 800d1bc:	4b2b      	ldr	r3, [pc, #172]	@ (800d26c <__kernel_cos+0x17c>)
 800d1be:	4598      	cmp	r8, r3
 800d1c0:	4606      	mov	r6, r0
 800d1c2:	460f      	mov	r7, r1
 800d1c4:	d810      	bhi.n	800d1e8 <__kernel_cos+0xf8>
 800d1c6:	4602      	mov	r2, r0
 800d1c8:	460b      	mov	r3, r1
 800d1ca:	4650      	mov	r0, sl
 800d1cc:	4659      	mov	r1, fp
 800d1ce:	f7f3 f85b 	bl	8000288 <__aeabi_dsub>
 800d1d2:	460b      	mov	r3, r1
 800d1d4:	4926      	ldr	r1, [pc, #152]	@ (800d270 <__kernel_cos+0x180>)
 800d1d6:	4602      	mov	r2, r0
 800d1d8:	2000      	movs	r0, #0
 800d1da:	f7f3 f855 	bl	8000288 <__aeabi_dsub>
 800d1de:	ec41 0b10 	vmov	d0, r0, r1
 800d1e2:	b003      	add	sp, #12
 800d1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1e8:	4b22      	ldr	r3, [pc, #136]	@ (800d274 <__kernel_cos+0x184>)
 800d1ea:	4921      	ldr	r1, [pc, #132]	@ (800d270 <__kernel_cos+0x180>)
 800d1ec:	4598      	cmp	r8, r3
 800d1ee:	bf8c      	ite	hi
 800d1f0:	4d21      	ldrhi	r5, [pc, #132]	@ (800d278 <__kernel_cos+0x188>)
 800d1f2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800d1f6:	2400      	movs	r4, #0
 800d1f8:	4622      	mov	r2, r4
 800d1fa:	462b      	mov	r3, r5
 800d1fc:	2000      	movs	r0, #0
 800d1fe:	f7f3 f843 	bl	8000288 <__aeabi_dsub>
 800d202:	4622      	mov	r2, r4
 800d204:	4680      	mov	r8, r0
 800d206:	4689      	mov	r9, r1
 800d208:	462b      	mov	r3, r5
 800d20a:	4650      	mov	r0, sl
 800d20c:	4659      	mov	r1, fp
 800d20e:	f7f3 f83b 	bl	8000288 <__aeabi_dsub>
 800d212:	4632      	mov	r2, r6
 800d214:	463b      	mov	r3, r7
 800d216:	f7f3 f837 	bl	8000288 <__aeabi_dsub>
 800d21a:	4602      	mov	r2, r0
 800d21c:	460b      	mov	r3, r1
 800d21e:	4640      	mov	r0, r8
 800d220:	4649      	mov	r1, r9
 800d222:	e7da      	b.n	800d1da <__kernel_cos+0xea>
 800d224:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800d260 <__kernel_cos+0x170>
 800d228:	e7db      	b.n	800d1e2 <__kernel_cos+0xf2>
 800d22a:	bf00      	nop
 800d22c:	f3af 8000 	nop.w
 800d230:	be8838d4 	.word	0xbe8838d4
 800d234:	bda8fae9 	.word	0xbda8fae9
 800d238:	bdb4b1c4 	.word	0xbdb4b1c4
 800d23c:	3e21ee9e 	.word	0x3e21ee9e
 800d240:	809c52ad 	.word	0x809c52ad
 800d244:	3e927e4f 	.word	0x3e927e4f
 800d248:	19cb1590 	.word	0x19cb1590
 800d24c:	3efa01a0 	.word	0x3efa01a0
 800d250:	16c15177 	.word	0x16c15177
 800d254:	3f56c16c 	.word	0x3f56c16c
 800d258:	5555554c 	.word	0x5555554c
 800d25c:	3fa55555 	.word	0x3fa55555
 800d260:	00000000 	.word	0x00000000
 800d264:	3ff00000 	.word	0x3ff00000
 800d268:	3fe00000 	.word	0x3fe00000
 800d26c:	3fd33332 	.word	0x3fd33332
 800d270:	3ff00000 	.word	0x3ff00000
 800d274:	3fe90000 	.word	0x3fe90000
 800d278:	3fd20000 	.word	0x3fd20000
 800d27c:	00000000 	.word	0x00000000

0800d280 <__kernel_sin>:
 800d280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d284:	ec55 4b10 	vmov	r4, r5, d0
 800d288:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800d28c:	b085      	sub	sp, #20
 800d28e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800d292:	ed8d 1b02 	vstr	d1, [sp, #8]
 800d296:	4680      	mov	r8, r0
 800d298:	d205      	bcs.n	800d2a6 <__kernel_sin+0x26>
 800d29a:	4620      	mov	r0, r4
 800d29c:	4629      	mov	r1, r5
 800d29e:	f7f3 fc5b 	bl	8000b58 <__aeabi_d2iz>
 800d2a2:	2800      	cmp	r0, #0
 800d2a4:	d052      	beq.n	800d34c <__kernel_sin+0xcc>
 800d2a6:	4622      	mov	r2, r4
 800d2a8:	462b      	mov	r3, r5
 800d2aa:	4620      	mov	r0, r4
 800d2ac:	4629      	mov	r1, r5
 800d2ae:	f7f3 f9a3 	bl	80005f8 <__aeabi_dmul>
 800d2b2:	4682      	mov	sl, r0
 800d2b4:	468b      	mov	fp, r1
 800d2b6:	4602      	mov	r2, r0
 800d2b8:	460b      	mov	r3, r1
 800d2ba:	4620      	mov	r0, r4
 800d2bc:	4629      	mov	r1, r5
 800d2be:	f7f3 f99b 	bl	80005f8 <__aeabi_dmul>
 800d2c2:	a342      	add	r3, pc, #264	@ (adr r3, 800d3cc <__kernel_sin+0x14c>)
 800d2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c8:	e9cd 0100 	strd	r0, r1, [sp]
 800d2cc:	4650      	mov	r0, sl
 800d2ce:	4659      	mov	r1, fp
 800d2d0:	f7f3 f992 	bl	80005f8 <__aeabi_dmul>
 800d2d4:	a33f      	add	r3, pc, #252	@ (adr r3, 800d3d4 <__kernel_sin+0x154>)
 800d2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2da:	f7f2 ffd5 	bl	8000288 <__aeabi_dsub>
 800d2de:	4652      	mov	r2, sl
 800d2e0:	465b      	mov	r3, fp
 800d2e2:	f7f3 f989 	bl	80005f8 <__aeabi_dmul>
 800d2e6:	a33d      	add	r3, pc, #244	@ (adr r3, 800d3dc <__kernel_sin+0x15c>)
 800d2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ec:	f7f2 ffce 	bl	800028c <__adddf3>
 800d2f0:	4652      	mov	r2, sl
 800d2f2:	465b      	mov	r3, fp
 800d2f4:	f7f3 f980 	bl	80005f8 <__aeabi_dmul>
 800d2f8:	a33a      	add	r3, pc, #232	@ (adr r3, 800d3e4 <__kernel_sin+0x164>)
 800d2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2fe:	f7f2 ffc3 	bl	8000288 <__aeabi_dsub>
 800d302:	4652      	mov	r2, sl
 800d304:	465b      	mov	r3, fp
 800d306:	f7f3 f977 	bl	80005f8 <__aeabi_dmul>
 800d30a:	a338      	add	r3, pc, #224	@ (adr r3, 800d3ec <__kernel_sin+0x16c>)
 800d30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d310:	f7f2 ffbc 	bl	800028c <__adddf3>
 800d314:	4606      	mov	r6, r0
 800d316:	460f      	mov	r7, r1
 800d318:	f1b8 0f00 	cmp.w	r8, #0
 800d31c:	d11b      	bne.n	800d356 <__kernel_sin+0xd6>
 800d31e:	4602      	mov	r2, r0
 800d320:	460b      	mov	r3, r1
 800d322:	4650      	mov	r0, sl
 800d324:	4659      	mov	r1, fp
 800d326:	f7f3 f967 	bl	80005f8 <__aeabi_dmul>
 800d32a:	a325      	add	r3, pc, #148	@ (adr r3, 800d3c0 <__kernel_sin+0x140>)
 800d32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d330:	f7f2 ffaa 	bl	8000288 <__aeabi_dsub>
 800d334:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d338:	f7f3 f95e 	bl	80005f8 <__aeabi_dmul>
 800d33c:	4602      	mov	r2, r0
 800d33e:	460b      	mov	r3, r1
 800d340:	4620      	mov	r0, r4
 800d342:	4629      	mov	r1, r5
 800d344:	f7f2 ffa2 	bl	800028c <__adddf3>
 800d348:	4604      	mov	r4, r0
 800d34a:	460d      	mov	r5, r1
 800d34c:	ec45 4b10 	vmov	d0, r4, r5
 800d350:	b005      	add	sp, #20
 800d352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d356:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d35a:	4b1b      	ldr	r3, [pc, #108]	@ (800d3c8 <__kernel_sin+0x148>)
 800d35c:	2200      	movs	r2, #0
 800d35e:	f7f3 f94b 	bl	80005f8 <__aeabi_dmul>
 800d362:	4632      	mov	r2, r6
 800d364:	4680      	mov	r8, r0
 800d366:	4689      	mov	r9, r1
 800d368:	463b      	mov	r3, r7
 800d36a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d36e:	f7f3 f943 	bl	80005f8 <__aeabi_dmul>
 800d372:	4602      	mov	r2, r0
 800d374:	460b      	mov	r3, r1
 800d376:	4640      	mov	r0, r8
 800d378:	4649      	mov	r1, r9
 800d37a:	f7f2 ff85 	bl	8000288 <__aeabi_dsub>
 800d37e:	4652      	mov	r2, sl
 800d380:	465b      	mov	r3, fp
 800d382:	f7f3 f939 	bl	80005f8 <__aeabi_dmul>
 800d386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d38a:	f7f2 ff7d 	bl	8000288 <__aeabi_dsub>
 800d38e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d3c0 <__kernel_sin+0x140>)
 800d390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d394:	4606      	mov	r6, r0
 800d396:	460f      	mov	r7, r1
 800d398:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d39c:	f7f3 f92c 	bl	80005f8 <__aeabi_dmul>
 800d3a0:	4602      	mov	r2, r0
 800d3a2:	460b      	mov	r3, r1
 800d3a4:	4630      	mov	r0, r6
 800d3a6:	4639      	mov	r1, r7
 800d3a8:	f7f2 ff70 	bl	800028c <__adddf3>
 800d3ac:	4602      	mov	r2, r0
 800d3ae:	460b      	mov	r3, r1
 800d3b0:	4620      	mov	r0, r4
 800d3b2:	4629      	mov	r1, r5
 800d3b4:	f7f2 ff68 	bl	8000288 <__aeabi_dsub>
 800d3b8:	e7c6      	b.n	800d348 <__kernel_sin+0xc8>
 800d3ba:	bf00      	nop
 800d3bc:	f3af 8000 	nop.w
 800d3c0:	55555549 	.word	0x55555549
 800d3c4:	3fc55555 	.word	0x3fc55555
 800d3c8:	3fe00000 	.word	0x3fe00000
 800d3cc:	5acfd57c 	.word	0x5acfd57c
 800d3d0:	3de5d93a 	.word	0x3de5d93a
 800d3d4:	8a2b9ceb 	.word	0x8a2b9ceb
 800d3d8:	3e5ae5e6 	.word	0x3e5ae5e6
 800d3dc:	57b1fe7d 	.word	0x57b1fe7d
 800d3e0:	3ec71de3 	.word	0x3ec71de3
 800d3e4:	19c161d5 	.word	0x19c161d5
 800d3e8:	3f2a01a0 	.word	0x3f2a01a0
 800d3ec:	1110f8a6 	.word	0x1110f8a6
 800d3f0:	3f811111 	.word	0x3f811111
 800d3f4:	00000000 	.word	0x00000000

0800d3f8 <__ieee754_rem_pio2>:
 800d3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3fc:	ec57 6b10 	vmov	r6, r7, d0
 800d400:	4bc5      	ldr	r3, [pc, #788]	@ (800d718 <__ieee754_rem_pio2+0x320>)
 800d402:	b08d      	sub	sp, #52	@ 0x34
 800d404:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800d408:	4598      	cmp	r8, r3
 800d40a:	4604      	mov	r4, r0
 800d40c:	9704      	str	r7, [sp, #16]
 800d40e:	d807      	bhi.n	800d420 <__ieee754_rem_pio2+0x28>
 800d410:	2200      	movs	r2, #0
 800d412:	2300      	movs	r3, #0
 800d414:	ed80 0b00 	vstr	d0, [r0]
 800d418:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d41c:	2500      	movs	r5, #0
 800d41e:	e028      	b.n	800d472 <__ieee754_rem_pio2+0x7a>
 800d420:	4bbe      	ldr	r3, [pc, #760]	@ (800d71c <__ieee754_rem_pio2+0x324>)
 800d422:	4598      	cmp	r8, r3
 800d424:	d878      	bhi.n	800d518 <__ieee754_rem_pio2+0x120>
 800d426:	9b04      	ldr	r3, [sp, #16]
 800d428:	4dbd      	ldr	r5, [pc, #756]	@ (800d720 <__ieee754_rem_pio2+0x328>)
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	4630      	mov	r0, r6
 800d42e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800d6e0 <__ieee754_rem_pio2+0x2e8>)
 800d430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d434:	4639      	mov	r1, r7
 800d436:	dd38      	ble.n	800d4aa <__ieee754_rem_pio2+0xb2>
 800d438:	f7f2 ff26 	bl	8000288 <__aeabi_dsub>
 800d43c:	45a8      	cmp	r8, r5
 800d43e:	4606      	mov	r6, r0
 800d440:	460f      	mov	r7, r1
 800d442:	d01a      	beq.n	800d47a <__ieee754_rem_pio2+0x82>
 800d444:	a3a8      	add	r3, pc, #672	@ (adr r3, 800d6e8 <__ieee754_rem_pio2+0x2f0>)
 800d446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d44a:	f7f2 ff1d 	bl	8000288 <__aeabi_dsub>
 800d44e:	4602      	mov	r2, r0
 800d450:	460b      	mov	r3, r1
 800d452:	4680      	mov	r8, r0
 800d454:	4689      	mov	r9, r1
 800d456:	4630      	mov	r0, r6
 800d458:	4639      	mov	r1, r7
 800d45a:	f7f2 ff15 	bl	8000288 <__aeabi_dsub>
 800d45e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800d6e8 <__ieee754_rem_pio2+0x2f0>)
 800d460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d464:	f7f2 ff10 	bl	8000288 <__aeabi_dsub>
 800d468:	e9c4 8900 	strd	r8, r9, [r4]
 800d46c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d470:	2501      	movs	r5, #1
 800d472:	4628      	mov	r0, r5
 800d474:	b00d      	add	sp, #52	@ 0x34
 800d476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d47a:	a39d      	add	r3, pc, #628	@ (adr r3, 800d6f0 <__ieee754_rem_pio2+0x2f8>)
 800d47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d480:	f7f2 ff02 	bl	8000288 <__aeabi_dsub>
 800d484:	a39c      	add	r3, pc, #624	@ (adr r3, 800d6f8 <__ieee754_rem_pio2+0x300>)
 800d486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d48a:	4606      	mov	r6, r0
 800d48c:	460f      	mov	r7, r1
 800d48e:	f7f2 fefb 	bl	8000288 <__aeabi_dsub>
 800d492:	4602      	mov	r2, r0
 800d494:	460b      	mov	r3, r1
 800d496:	4680      	mov	r8, r0
 800d498:	4689      	mov	r9, r1
 800d49a:	4630      	mov	r0, r6
 800d49c:	4639      	mov	r1, r7
 800d49e:	f7f2 fef3 	bl	8000288 <__aeabi_dsub>
 800d4a2:	a395      	add	r3, pc, #596	@ (adr r3, 800d6f8 <__ieee754_rem_pio2+0x300>)
 800d4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4a8:	e7dc      	b.n	800d464 <__ieee754_rem_pio2+0x6c>
 800d4aa:	f7f2 feef 	bl	800028c <__adddf3>
 800d4ae:	45a8      	cmp	r8, r5
 800d4b0:	4606      	mov	r6, r0
 800d4b2:	460f      	mov	r7, r1
 800d4b4:	d018      	beq.n	800d4e8 <__ieee754_rem_pio2+0xf0>
 800d4b6:	a38c      	add	r3, pc, #560	@ (adr r3, 800d6e8 <__ieee754_rem_pio2+0x2f0>)
 800d4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4bc:	f7f2 fee6 	bl	800028c <__adddf3>
 800d4c0:	4602      	mov	r2, r0
 800d4c2:	460b      	mov	r3, r1
 800d4c4:	4680      	mov	r8, r0
 800d4c6:	4689      	mov	r9, r1
 800d4c8:	4630      	mov	r0, r6
 800d4ca:	4639      	mov	r1, r7
 800d4cc:	f7f2 fedc 	bl	8000288 <__aeabi_dsub>
 800d4d0:	a385      	add	r3, pc, #532	@ (adr r3, 800d6e8 <__ieee754_rem_pio2+0x2f0>)
 800d4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4d6:	f7f2 fed9 	bl	800028c <__adddf3>
 800d4da:	f04f 35ff 	mov.w	r5, #4294967295
 800d4de:	e9c4 8900 	strd	r8, r9, [r4]
 800d4e2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d4e6:	e7c4      	b.n	800d472 <__ieee754_rem_pio2+0x7a>
 800d4e8:	a381      	add	r3, pc, #516	@ (adr r3, 800d6f0 <__ieee754_rem_pio2+0x2f8>)
 800d4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ee:	f7f2 fecd 	bl	800028c <__adddf3>
 800d4f2:	a381      	add	r3, pc, #516	@ (adr r3, 800d6f8 <__ieee754_rem_pio2+0x300>)
 800d4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f8:	4606      	mov	r6, r0
 800d4fa:	460f      	mov	r7, r1
 800d4fc:	f7f2 fec6 	bl	800028c <__adddf3>
 800d500:	4602      	mov	r2, r0
 800d502:	460b      	mov	r3, r1
 800d504:	4680      	mov	r8, r0
 800d506:	4689      	mov	r9, r1
 800d508:	4630      	mov	r0, r6
 800d50a:	4639      	mov	r1, r7
 800d50c:	f7f2 febc 	bl	8000288 <__aeabi_dsub>
 800d510:	a379      	add	r3, pc, #484	@ (adr r3, 800d6f8 <__ieee754_rem_pio2+0x300>)
 800d512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d516:	e7de      	b.n	800d4d6 <__ieee754_rem_pio2+0xde>
 800d518:	4b82      	ldr	r3, [pc, #520]	@ (800d724 <__ieee754_rem_pio2+0x32c>)
 800d51a:	4598      	cmp	r8, r3
 800d51c:	f200 80d1 	bhi.w	800d6c2 <__ieee754_rem_pio2+0x2ca>
 800d520:	f000 f966 	bl	800d7f0 <fabs>
 800d524:	ec57 6b10 	vmov	r6, r7, d0
 800d528:	a375      	add	r3, pc, #468	@ (adr r3, 800d700 <__ieee754_rem_pio2+0x308>)
 800d52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d52e:	4630      	mov	r0, r6
 800d530:	4639      	mov	r1, r7
 800d532:	f7f3 f861 	bl	80005f8 <__aeabi_dmul>
 800d536:	4b7c      	ldr	r3, [pc, #496]	@ (800d728 <__ieee754_rem_pio2+0x330>)
 800d538:	2200      	movs	r2, #0
 800d53a:	f7f2 fea7 	bl	800028c <__adddf3>
 800d53e:	f7f3 fb0b 	bl	8000b58 <__aeabi_d2iz>
 800d542:	4605      	mov	r5, r0
 800d544:	f7f2 ffee 	bl	8000524 <__aeabi_i2d>
 800d548:	4602      	mov	r2, r0
 800d54a:	460b      	mov	r3, r1
 800d54c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d550:	a363      	add	r3, pc, #396	@ (adr r3, 800d6e0 <__ieee754_rem_pio2+0x2e8>)
 800d552:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d556:	f7f3 f84f 	bl	80005f8 <__aeabi_dmul>
 800d55a:	4602      	mov	r2, r0
 800d55c:	460b      	mov	r3, r1
 800d55e:	4630      	mov	r0, r6
 800d560:	4639      	mov	r1, r7
 800d562:	f7f2 fe91 	bl	8000288 <__aeabi_dsub>
 800d566:	a360      	add	r3, pc, #384	@ (adr r3, 800d6e8 <__ieee754_rem_pio2+0x2f0>)
 800d568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d56c:	4682      	mov	sl, r0
 800d56e:	468b      	mov	fp, r1
 800d570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d574:	f7f3 f840 	bl	80005f8 <__aeabi_dmul>
 800d578:	2d1f      	cmp	r5, #31
 800d57a:	4606      	mov	r6, r0
 800d57c:	460f      	mov	r7, r1
 800d57e:	dc0c      	bgt.n	800d59a <__ieee754_rem_pio2+0x1a2>
 800d580:	4b6a      	ldr	r3, [pc, #424]	@ (800d72c <__ieee754_rem_pio2+0x334>)
 800d582:	1e6a      	subs	r2, r5, #1
 800d584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d588:	4543      	cmp	r3, r8
 800d58a:	d006      	beq.n	800d59a <__ieee754_rem_pio2+0x1a2>
 800d58c:	4632      	mov	r2, r6
 800d58e:	463b      	mov	r3, r7
 800d590:	4650      	mov	r0, sl
 800d592:	4659      	mov	r1, fp
 800d594:	f7f2 fe78 	bl	8000288 <__aeabi_dsub>
 800d598:	e00e      	b.n	800d5b8 <__ieee754_rem_pio2+0x1c0>
 800d59a:	463b      	mov	r3, r7
 800d59c:	4632      	mov	r2, r6
 800d59e:	4650      	mov	r0, sl
 800d5a0:	4659      	mov	r1, fp
 800d5a2:	f7f2 fe71 	bl	8000288 <__aeabi_dsub>
 800d5a6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d5aa:	9305      	str	r3, [sp, #20]
 800d5ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d5b0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800d5b4:	2b10      	cmp	r3, #16
 800d5b6:	dc02      	bgt.n	800d5be <__ieee754_rem_pio2+0x1c6>
 800d5b8:	e9c4 0100 	strd	r0, r1, [r4]
 800d5bc:	e039      	b.n	800d632 <__ieee754_rem_pio2+0x23a>
 800d5be:	a34c      	add	r3, pc, #304	@ (adr r3, 800d6f0 <__ieee754_rem_pio2+0x2f8>)
 800d5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d5c8:	f7f3 f816 	bl	80005f8 <__aeabi_dmul>
 800d5cc:	4606      	mov	r6, r0
 800d5ce:	460f      	mov	r7, r1
 800d5d0:	4602      	mov	r2, r0
 800d5d2:	460b      	mov	r3, r1
 800d5d4:	4650      	mov	r0, sl
 800d5d6:	4659      	mov	r1, fp
 800d5d8:	f7f2 fe56 	bl	8000288 <__aeabi_dsub>
 800d5dc:	4602      	mov	r2, r0
 800d5de:	460b      	mov	r3, r1
 800d5e0:	4680      	mov	r8, r0
 800d5e2:	4689      	mov	r9, r1
 800d5e4:	4650      	mov	r0, sl
 800d5e6:	4659      	mov	r1, fp
 800d5e8:	f7f2 fe4e 	bl	8000288 <__aeabi_dsub>
 800d5ec:	4632      	mov	r2, r6
 800d5ee:	463b      	mov	r3, r7
 800d5f0:	f7f2 fe4a 	bl	8000288 <__aeabi_dsub>
 800d5f4:	a340      	add	r3, pc, #256	@ (adr r3, 800d6f8 <__ieee754_rem_pio2+0x300>)
 800d5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5fa:	4606      	mov	r6, r0
 800d5fc:	460f      	mov	r7, r1
 800d5fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d602:	f7f2 fff9 	bl	80005f8 <__aeabi_dmul>
 800d606:	4632      	mov	r2, r6
 800d608:	463b      	mov	r3, r7
 800d60a:	f7f2 fe3d 	bl	8000288 <__aeabi_dsub>
 800d60e:	4602      	mov	r2, r0
 800d610:	460b      	mov	r3, r1
 800d612:	4606      	mov	r6, r0
 800d614:	460f      	mov	r7, r1
 800d616:	4640      	mov	r0, r8
 800d618:	4649      	mov	r1, r9
 800d61a:	f7f2 fe35 	bl	8000288 <__aeabi_dsub>
 800d61e:	9a05      	ldr	r2, [sp, #20]
 800d620:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d624:	1ad3      	subs	r3, r2, r3
 800d626:	2b31      	cmp	r3, #49	@ 0x31
 800d628:	dc20      	bgt.n	800d66c <__ieee754_rem_pio2+0x274>
 800d62a:	e9c4 0100 	strd	r0, r1, [r4]
 800d62e:	46c2      	mov	sl, r8
 800d630:	46cb      	mov	fp, r9
 800d632:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d636:	4650      	mov	r0, sl
 800d638:	4642      	mov	r2, r8
 800d63a:	464b      	mov	r3, r9
 800d63c:	4659      	mov	r1, fp
 800d63e:	f7f2 fe23 	bl	8000288 <__aeabi_dsub>
 800d642:	463b      	mov	r3, r7
 800d644:	4632      	mov	r2, r6
 800d646:	f7f2 fe1f 	bl	8000288 <__aeabi_dsub>
 800d64a:	9b04      	ldr	r3, [sp, #16]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d652:	f6bf af0e 	bge.w	800d472 <__ieee754_rem_pio2+0x7a>
 800d656:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800d65a:	6063      	str	r3, [r4, #4]
 800d65c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d660:	f8c4 8000 	str.w	r8, [r4]
 800d664:	60a0      	str	r0, [r4, #8]
 800d666:	60e3      	str	r3, [r4, #12]
 800d668:	426d      	negs	r5, r5
 800d66a:	e702      	b.n	800d472 <__ieee754_rem_pio2+0x7a>
 800d66c:	a326      	add	r3, pc, #152	@ (adr r3, 800d708 <__ieee754_rem_pio2+0x310>)
 800d66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d672:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d676:	f7f2 ffbf 	bl	80005f8 <__aeabi_dmul>
 800d67a:	4606      	mov	r6, r0
 800d67c:	460f      	mov	r7, r1
 800d67e:	4602      	mov	r2, r0
 800d680:	460b      	mov	r3, r1
 800d682:	4640      	mov	r0, r8
 800d684:	4649      	mov	r1, r9
 800d686:	f7f2 fdff 	bl	8000288 <__aeabi_dsub>
 800d68a:	4602      	mov	r2, r0
 800d68c:	460b      	mov	r3, r1
 800d68e:	4682      	mov	sl, r0
 800d690:	468b      	mov	fp, r1
 800d692:	4640      	mov	r0, r8
 800d694:	4649      	mov	r1, r9
 800d696:	f7f2 fdf7 	bl	8000288 <__aeabi_dsub>
 800d69a:	4632      	mov	r2, r6
 800d69c:	463b      	mov	r3, r7
 800d69e:	f7f2 fdf3 	bl	8000288 <__aeabi_dsub>
 800d6a2:	a31b      	add	r3, pc, #108	@ (adr r3, 800d710 <__ieee754_rem_pio2+0x318>)
 800d6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a8:	4606      	mov	r6, r0
 800d6aa:	460f      	mov	r7, r1
 800d6ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6b0:	f7f2 ffa2 	bl	80005f8 <__aeabi_dmul>
 800d6b4:	4632      	mov	r2, r6
 800d6b6:	463b      	mov	r3, r7
 800d6b8:	f7f2 fde6 	bl	8000288 <__aeabi_dsub>
 800d6bc:	4606      	mov	r6, r0
 800d6be:	460f      	mov	r7, r1
 800d6c0:	e764      	b.n	800d58c <__ieee754_rem_pio2+0x194>
 800d6c2:	4b1b      	ldr	r3, [pc, #108]	@ (800d730 <__ieee754_rem_pio2+0x338>)
 800d6c4:	4598      	cmp	r8, r3
 800d6c6:	d935      	bls.n	800d734 <__ieee754_rem_pio2+0x33c>
 800d6c8:	4632      	mov	r2, r6
 800d6ca:	463b      	mov	r3, r7
 800d6cc:	4630      	mov	r0, r6
 800d6ce:	4639      	mov	r1, r7
 800d6d0:	f7f2 fdda 	bl	8000288 <__aeabi_dsub>
 800d6d4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d6d8:	e9c4 0100 	strd	r0, r1, [r4]
 800d6dc:	e69e      	b.n	800d41c <__ieee754_rem_pio2+0x24>
 800d6de:	bf00      	nop
 800d6e0:	54400000 	.word	0x54400000
 800d6e4:	3ff921fb 	.word	0x3ff921fb
 800d6e8:	1a626331 	.word	0x1a626331
 800d6ec:	3dd0b461 	.word	0x3dd0b461
 800d6f0:	1a600000 	.word	0x1a600000
 800d6f4:	3dd0b461 	.word	0x3dd0b461
 800d6f8:	2e037073 	.word	0x2e037073
 800d6fc:	3ba3198a 	.word	0x3ba3198a
 800d700:	6dc9c883 	.word	0x6dc9c883
 800d704:	3fe45f30 	.word	0x3fe45f30
 800d708:	2e000000 	.word	0x2e000000
 800d70c:	3ba3198a 	.word	0x3ba3198a
 800d710:	252049c1 	.word	0x252049c1
 800d714:	397b839a 	.word	0x397b839a
 800d718:	3fe921fb 	.word	0x3fe921fb
 800d71c:	4002d97b 	.word	0x4002d97b
 800d720:	3ff921fb 	.word	0x3ff921fb
 800d724:	413921fb 	.word	0x413921fb
 800d728:	3fe00000 	.word	0x3fe00000
 800d72c:	0800e6b8 	.word	0x0800e6b8
 800d730:	7fefffff 	.word	0x7fefffff
 800d734:	ea4f 5528 	mov.w	r5, r8, asr #20
 800d738:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800d73c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800d740:	4630      	mov	r0, r6
 800d742:	460f      	mov	r7, r1
 800d744:	f7f3 fa08 	bl	8000b58 <__aeabi_d2iz>
 800d748:	f7f2 feec 	bl	8000524 <__aeabi_i2d>
 800d74c:	4602      	mov	r2, r0
 800d74e:	460b      	mov	r3, r1
 800d750:	4630      	mov	r0, r6
 800d752:	4639      	mov	r1, r7
 800d754:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d758:	f7f2 fd96 	bl	8000288 <__aeabi_dsub>
 800d75c:	4b22      	ldr	r3, [pc, #136]	@ (800d7e8 <__ieee754_rem_pio2+0x3f0>)
 800d75e:	2200      	movs	r2, #0
 800d760:	f7f2 ff4a 	bl	80005f8 <__aeabi_dmul>
 800d764:	460f      	mov	r7, r1
 800d766:	4606      	mov	r6, r0
 800d768:	f7f3 f9f6 	bl	8000b58 <__aeabi_d2iz>
 800d76c:	f7f2 feda 	bl	8000524 <__aeabi_i2d>
 800d770:	4602      	mov	r2, r0
 800d772:	460b      	mov	r3, r1
 800d774:	4630      	mov	r0, r6
 800d776:	4639      	mov	r1, r7
 800d778:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d77c:	f7f2 fd84 	bl	8000288 <__aeabi_dsub>
 800d780:	4b19      	ldr	r3, [pc, #100]	@ (800d7e8 <__ieee754_rem_pio2+0x3f0>)
 800d782:	2200      	movs	r2, #0
 800d784:	f7f2 ff38 	bl	80005f8 <__aeabi_dmul>
 800d788:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800d78c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800d790:	f04f 0803 	mov.w	r8, #3
 800d794:	2600      	movs	r6, #0
 800d796:	2700      	movs	r7, #0
 800d798:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800d79c:	4632      	mov	r2, r6
 800d79e:	463b      	mov	r3, r7
 800d7a0:	46c2      	mov	sl, r8
 800d7a2:	f108 38ff 	add.w	r8, r8, #4294967295
 800d7a6:	f7f3 f98f 	bl	8000ac8 <__aeabi_dcmpeq>
 800d7aa:	2800      	cmp	r0, #0
 800d7ac:	d1f4      	bne.n	800d798 <__ieee754_rem_pio2+0x3a0>
 800d7ae:	4b0f      	ldr	r3, [pc, #60]	@ (800d7ec <__ieee754_rem_pio2+0x3f4>)
 800d7b0:	9301      	str	r3, [sp, #4]
 800d7b2:	2302      	movs	r3, #2
 800d7b4:	9300      	str	r3, [sp, #0]
 800d7b6:	462a      	mov	r2, r5
 800d7b8:	4653      	mov	r3, sl
 800d7ba:	4621      	mov	r1, r4
 800d7bc:	a806      	add	r0, sp, #24
 800d7be:	f000 f81f 	bl	800d800 <__kernel_rem_pio2>
 800d7c2:	9b04      	ldr	r3, [sp, #16]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	4605      	mov	r5, r0
 800d7c8:	f6bf ae53 	bge.w	800d472 <__ieee754_rem_pio2+0x7a>
 800d7cc:	e9d4 2100 	ldrd	r2, r1, [r4]
 800d7d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d7d4:	e9c4 2300 	strd	r2, r3, [r4]
 800d7d8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800d7dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d7e0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800d7e4:	e740      	b.n	800d668 <__ieee754_rem_pio2+0x270>
 800d7e6:	bf00      	nop
 800d7e8:	41700000 	.word	0x41700000
 800d7ec:	0800e738 	.word	0x0800e738

0800d7f0 <fabs>:
 800d7f0:	ec51 0b10 	vmov	r0, r1, d0
 800d7f4:	4602      	mov	r2, r0
 800d7f6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d7fa:	ec43 2b10 	vmov	d0, r2, r3
 800d7fe:	4770      	bx	lr

0800d800 <__kernel_rem_pio2>:
 800d800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d804:	ed2d 8b02 	vpush	{d8}
 800d808:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800d80c:	f112 0f14 	cmn.w	r2, #20
 800d810:	9306      	str	r3, [sp, #24]
 800d812:	9104      	str	r1, [sp, #16]
 800d814:	4bc2      	ldr	r3, [pc, #776]	@ (800db20 <__kernel_rem_pio2+0x320>)
 800d816:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800d818:	9008      	str	r0, [sp, #32]
 800d81a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d81e:	9300      	str	r3, [sp, #0]
 800d820:	9b06      	ldr	r3, [sp, #24]
 800d822:	f103 33ff 	add.w	r3, r3, #4294967295
 800d826:	bfa8      	it	ge
 800d828:	1ed4      	subge	r4, r2, #3
 800d82a:	9305      	str	r3, [sp, #20]
 800d82c:	bfb2      	itee	lt
 800d82e:	2400      	movlt	r4, #0
 800d830:	2318      	movge	r3, #24
 800d832:	fb94 f4f3 	sdivge	r4, r4, r3
 800d836:	f06f 0317 	mvn.w	r3, #23
 800d83a:	fb04 3303 	mla	r3, r4, r3, r3
 800d83e:	eb03 0b02 	add.w	fp, r3, r2
 800d842:	9b00      	ldr	r3, [sp, #0]
 800d844:	9a05      	ldr	r2, [sp, #20]
 800d846:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800db10 <__kernel_rem_pio2+0x310>
 800d84a:	eb03 0802 	add.w	r8, r3, r2
 800d84e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d850:	1aa7      	subs	r7, r4, r2
 800d852:	ae20      	add	r6, sp, #128	@ 0x80
 800d854:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d858:	2500      	movs	r5, #0
 800d85a:	4545      	cmp	r5, r8
 800d85c:	dd12      	ble.n	800d884 <__kernel_rem_pio2+0x84>
 800d85e:	9b06      	ldr	r3, [sp, #24]
 800d860:	aa20      	add	r2, sp, #128	@ 0x80
 800d862:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d866:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800d86a:	2700      	movs	r7, #0
 800d86c:	9b00      	ldr	r3, [sp, #0]
 800d86e:	429f      	cmp	r7, r3
 800d870:	dc2e      	bgt.n	800d8d0 <__kernel_rem_pio2+0xd0>
 800d872:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800db10 <__kernel_rem_pio2+0x310>
 800d876:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d87a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d87e:	46a8      	mov	r8, r5
 800d880:	2600      	movs	r6, #0
 800d882:	e01b      	b.n	800d8bc <__kernel_rem_pio2+0xbc>
 800d884:	42ef      	cmn	r7, r5
 800d886:	d407      	bmi.n	800d898 <__kernel_rem_pio2+0x98>
 800d888:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d88c:	f7f2 fe4a 	bl	8000524 <__aeabi_i2d>
 800d890:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d894:	3501      	adds	r5, #1
 800d896:	e7e0      	b.n	800d85a <__kernel_rem_pio2+0x5a>
 800d898:	ec51 0b18 	vmov	r0, r1, d8
 800d89c:	e7f8      	b.n	800d890 <__kernel_rem_pio2+0x90>
 800d89e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800d8a2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d8a6:	f7f2 fea7 	bl	80005f8 <__aeabi_dmul>
 800d8aa:	4602      	mov	r2, r0
 800d8ac:	460b      	mov	r3, r1
 800d8ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8b2:	f7f2 fceb 	bl	800028c <__adddf3>
 800d8b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8ba:	3601      	adds	r6, #1
 800d8bc:	9b05      	ldr	r3, [sp, #20]
 800d8be:	429e      	cmp	r6, r3
 800d8c0:	dded      	ble.n	800d89e <__kernel_rem_pio2+0x9e>
 800d8c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d8c6:	3701      	adds	r7, #1
 800d8c8:	ecaa 7b02 	vstmia	sl!, {d7}
 800d8cc:	3508      	adds	r5, #8
 800d8ce:	e7cd      	b.n	800d86c <__kernel_rem_pio2+0x6c>
 800d8d0:	9b00      	ldr	r3, [sp, #0]
 800d8d2:	f8dd 8000 	ldr.w	r8, [sp]
 800d8d6:	aa0c      	add	r2, sp, #48	@ 0x30
 800d8d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d8dc:	930a      	str	r3, [sp, #40]	@ 0x28
 800d8de:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d8e0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d8e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8e6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800d8ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d8ec:	ab98      	add	r3, sp, #608	@ 0x260
 800d8ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d8f2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800d8f6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d8fa:	ac0c      	add	r4, sp, #48	@ 0x30
 800d8fc:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d8fe:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800d902:	46a1      	mov	r9, r4
 800d904:	46c2      	mov	sl, r8
 800d906:	f1ba 0f00 	cmp.w	sl, #0
 800d90a:	dc77      	bgt.n	800d9fc <__kernel_rem_pio2+0x1fc>
 800d90c:	4658      	mov	r0, fp
 800d90e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800d912:	f000 fac5 	bl	800dea0 <scalbn>
 800d916:	ec57 6b10 	vmov	r6, r7, d0
 800d91a:	2200      	movs	r2, #0
 800d91c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800d920:	4630      	mov	r0, r6
 800d922:	4639      	mov	r1, r7
 800d924:	f7f2 fe68 	bl	80005f8 <__aeabi_dmul>
 800d928:	ec41 0b10 	vmov	d0, r0, r1
 800d92c:	f000 fb34 	bl	800df98 <floor>
 800d930:	4b7c      	ldr	r3, [pc, #496]	@ (800db24 <__kernel_rem_pio2+0x324>)
 800d932:	ec51 0b10 	vmov	r0, r1, d0
 800d936:	2200      	movs	r2, #0
 800d938:	f7f2 fe5e 	bl	80005f8 <__aeabi_dmul>
 800d93c:	4602      	mov	r2, r0
 800d93e:	460b      	mov	r3, r1
 800d940:	4630      	mov	r0, r6
 800d942:	4639      	mov	r1, r7
 800d944:	f7f2 fca0 	bl	8000288 <__aeabi_dsub>
 800d948:	460f      	mov	r7, r1
 800d94a:	4606      	mov	r6, r0
 800d94c:	f7f3 f904 	bl	8000b58 <__aeabi_d2iz>
 800d950:	9002      	str	r0, [sp, #8]
 800d952:	f7f2 fde7 	bl	8000524 <__aeabi_i2d>
 800d956:	4602      	mov	r2, r0
 800d958:	460b      	mov	r3, r1
 800d95a:	4630      	mov	r0, r6
 800d95c:	4639      	mov	r1, r7
 800d95e:	f7f2 fc93 	bl	8000288 <__aeabi_dsub>
 800d962:	f1bb 0f00 	cmp.w	fp, #0
 800d966:	4606      	mov	r6, r0
 800d968:	460f      	mov	r7, r1
 800d96a:	dd6c      	ble.n	800da46 <__kernel_rem_pio2+0x246>
 800d96c:	f108 31ff 	add.w	r1, r8, #4294967295
 800d970:	ab0c      	add	r3, sp, #48	@ 0x30
 800d972:	9d02      	ldr	r5, [sp, #8]
 800d974:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d978:	f1cb 0018 	rsb	r0, fp, #24
 800d97c:	fa43 f200 	asr.w	r2, r3, r0
 800d980:	4415      	add	r5, r2
 800d982:	4082      	lsls	r2, r0
 800d984:	1a9b      	subs	r3, r3, r2
 800d986:	aa0c      	add	r2, sp, #48	@ 0x30
 800d988:	9502      	str	r5, [sp, #8]
 800d98a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d98e:	f1cb 0217 	rsb	r2, fp, #23
 800d992:	fa43 f902 	asr.w	r9, r3, r2
 800d996:	f1b9 0f00 	cmp.w	r9, #0
 800d99a:	dd64      	ble.n	800da66 <__kernel_rem_pio2+0x266>
 800d99c:	9b02      	ldr	r3, [sp, #8]
 800d99e:	2200      	movs	r2, #0
 800d9a0:	3301      	adds	r3, #1
 800d9a2:	9302      	str	r3, [sp, #8]
 800d9a4:	4615      	mov	r5, r2
 800d9a6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800d9aa:	4590      	cmp	r8, r2
 800d9ac:	f300 80a1 	bgt.w	800daf2 <__kernel_rem_pio2+0x2f2>
 800d9b0:	f1bb 0f00 	cmp.w	fp, #0
 800d9b4:	dd07      	ble.n	800d9c6 <__kernel_rem_pio2+0x1c6>
 800d9b6:	f1bb 0f01 	cmp.w	fp, #1
 800d9ba:	f000 80c1 	beq.w	800db40 <__kernel_rem_pio2+0x340>
 800d9be:	f1bb 0f02 	cmp.w	fp, #2
 800d9c2:	f000 80c8 	beq.w	800db56 <__kernel_rem_pio2+0x356>
 800d9c6:	f1b9 0f02 	cmp.w	r9, #2
 800d9ca:	d14c      	bne.n	800da66 <__kernel_rem_pio2+0x266>
 800d9cc:	4632      	mov	r2, r6
 800d9ce:	463b      	mov	r3, r7
 800d9d0:	4955      	ldr	r1, [pc, #340]	@ (800db28 <__kernel_rem_pio2+0x328>)
 800d9d2:	2000      	movs	r0, #0
 800d9d4:	f7f2 fc58 	bl	8000288 <__aeabi_dsub>
 800d9d8:	4606      	mov	r6, r0
 800d9da:	460f      	mov	r7, r1
 800d9dc:	2d00      	cmp	r5, #0
 800d9de:	d042      	beq.n	800da66 <__kernel_rem_pio2+0x266>
 800d9e0:	4658      	mov	r0, fp
 800d9e2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800db18 <__kernel_rem_pio2+0x318>
 800d9e6:	f000 fa5b 	bl	800dea0 <scalbn>
 800d9ea:	4630      	mov	r0, r6
 800d9ec:	4639      	mov	r1, r7
 800d9ee:	ec53 2b10 	vmov	r2, r3, d0
 800d9f2:	f7f2 fc49 	bl	8000288 <__aeabi_dsub>
 800d9f6:	4606      	mov	r6, r0
 800d9f8:	460f      	mov	r7, r1
 800d9fa:	e034      	b.n	800da66 <__kernel_rem_pio2+0x266>
 800d9fc:	4b4b      	ldr	r3, [pc, #300]	@ (800db2c <__kernel_rem_pio2+0x32c>)
 800d9fe:	2200      	movs	r2, #0
 800da00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da04:	f7f2 fdf8 	bl	80005f8 <__aeabi_dmul>
 800da08:	f7f3 f8a6 	bl	8000b58 <__aeabi_d2iz>
 800da0c:	f7f2 fd8a 	bl	8000524 <__aeabi_i2d>
 800da10:	4b47      	ldr	r3, [pc, #284]	@ (800db30 <__kernel_rem_pio2+0x330>)
 800da12:	2200      	movs	r2, #0
 800da14:	4606      	mov	r6, r0
 800da16:	460f      	mov	r7, r1
 800da18:	f7f2 fdee 	bl	80005f8 <__aeabi_dmul>
 800da1c:	4602      	mov	r2, r0
 800da1e:	460b      	mov	r3, r1
 800da20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800da24:	f7f2 fc30 	bl	8000288 <__aeabi_dsub>
 800da28:	f7f3 f896 	bl	8000b58 <__aeabi_d2iz>
 800da2c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800da30:	f849 0b04 	str.w	r0, [r9], #4
 800da34:	4639      	mov	r1, r7
 800da36:	4630      	mov	r0, r6
 800da38:	f7f2 fc28 	bl	800028c <__adddf3>
 800da3c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800da40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da44:	e75f      	b.n	800d906 <__kernel_rem_pio2+0x106>
 800da46:	d107      	bne.n	800da58 <__kernel_rem_pio2+0x258>
 800da48:	f108 33ff 	add.w	r3, r8, #4294967295
 800da4c:	aa0c      	add	r2, sp, #48	@ 0x30
 800da4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da52:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800da56:	e79e      	b.n	800d996 <__kernel_rem_pio2+0x196>
 800da58:	4b36      	ldr	r3, [pc, #216]	@ (800db34 <__kernel_rem_pio2+0x334>)
 800da5a:	2200      	movs	r2, #0
 800da5c:	f7f3 f852 	bl	8000b04 <__aeabi_dcmpge>
 800da60:	2800      	cmp	r0, #0
 800da62:	d143      	bne.n	800daec <__kernel_rem_pio2+0x2ec>
 800da64:	4681      	mov	r9, r0
 800da66:	2200      	movs	r2, #0
 800da68:	2300      	movs	r3, #0
 800da6a:	4630      	mov	r0, r6
 800da6c:	4639      	mov	r1, r7
 800da6e:	f7f3 f82b 	bl	8000ac8 <__aeabi_dcmpeq>
 800da72:	2800      	cmp	r0, #0
 800da74:	f000 80c1 	beq.w	800dbfa <__kernel_rem_pio2+0x3fa>
 800da78:	f108 33ff 	add.w	r3, r8, #4294967295
 800da7c:	2200      	movs	r2, #0
 800da7e:	9900      	ldr	r1, [sp, #0]
 800da80:	428b      	cmp	r3, r1
 800da82:	da70      	bge.n	800db66 <__kernel_rem_pio2+0x366>
 800da84:	2a00      	cmp	r2, #0
 800da86:	f000 808b 	beq.w	800dba0 <__kernel_rem_pio2+0x3a0>
 800da8a:	f108 38ff 	add.w	r8, r8, #4294967295
 800da8e:	ab0c      	add	r3, sp, #48	@ 0x30
 800da90:	f1ab 0b18 	sub.w	fp, fp, #24
 800da94:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d0f6      	beq.n	800da8a <__kernel_rem_pio2+0x28a>
 800da9c:	4658      	mov	r0, fp
 800da9e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800db18 <__kernel_rem_pio2+0x318>
 800daa2:	f000 f9fd 	bl	800dea0 <scalbn>
 800daa6:	f108 0301 	add.w	r3, r8, #1
 800daaa:	00da      	lsls	r2, r3, #3
 800daac:	9205      	str	r2, [sp, #20]
 800daae:	ec55 4b10 	vmov	r4, r5, d0
 800dab2:	aa70      	add	r2, sp, #448	@ 0x1c0
 800dab4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800db2c <__kernel_rem_pio2+0x32c>
 800dab8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800dabc:	4646      	mov	r6, r8
 800dabe:	f04f 0a00 	mov.w	sl, #0
 800dac2:	2e00      	cmp	r6, #0
 800dac4:	f280 80d1 	bge.w	800dc6a <__kernel_rem_pio2+0x46a>
 800dac8:	4644      	mov	r4, r8
 800daca:	2c00      	cmp	r4, #0
 800dacc:	f2c0 80ff 	blt.w	800dcce <__kernel_rem_pio2+0x4ce>
 800dad0:	4b19      	ldr	r3, [pc, #100]	@ (800db38 <__kernel_rem_pio2+0x338>)
 800dad2:	461f      	mov	r7, r3
 800dad4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800dad6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dada:	9306      	str	r3, [sp, #24]
 800dadc:	f04f 0a00 	mov.w	sl, #0
 800dae0:	f04f 0b00 	mov.w	fp, #0
 800dae4:	2600      	movs	r6, #0
 800dae6:	eba8 0504 	sub.w	r5, r8, r4
 800daea:	e0e4      	b.n	800dcb6 <__kernel_rem_pio2+0x4b6>
 800daec:	f04f 0902 	mov.w	r9, #2
 800daf0:	e754      	b.n	800d99c <__kernel_rem_pio2+0x19c>
 800daf2:	f854 3b04 	ldr.w	r3, [r4], #4
 800daf6:	bb0d      	cbnz	r5, 800db3c <__kernel_rem_pio2+0x33c>
 800daf8:	b123      	cbz	r3, 800db04 <__kernel_rem_pio2+0x304>
 800dafa:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800dafe:	f844 3c04 	str.w	r3, [r4, #-4]
 800db02:	2301      	movs	r3, #1
 800db04:	3201      	adds	r2, #1
 800db06:	461d      	mov	r5, r3
 800db08:	e74f      	b.n	800d9aa <__kernel_rem_pio2+0x1aa>
 800db0a:	bf00      	nop
 800db0c:	f3af 8000 	nop.w
	...
 800db1c:	3ff00000 	.word	0x3ff00000
 800db20:	0800e880 	.word	0x0800e880
 800db24:	40200000 	.word	0x40200000
 800db28:	3ff00000 	.word	0x3ff00000
 800db2c:	3e700000 	.word	0x3e700000
 800db30:	41700000 	.word	0x41700000
 800db34:	3fe00000 	.word	0x3fe00000
 800db38:	0800e840 	.word	0x0800e840
 800db3c:	1acb      	subs	r3, r1, r3
 800db3e:	e7de      	b.n	800dafe <__kernel_rem_pio2+0x2fe>
 800db40:	f108 32ff 	add.w	r2, r8, #4294967295
 800db44:	ab0c      	add	r3, sp, #48	@ 0x30
 800db46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db4a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800db4e:	a90c      	add	r1, sp, #48	@ 0x30
 800db50:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800db54:	e737      	b.n	800d9c6 <__kernel_rem_pio2+0x1c6>
 800db56:	f108 32ff 	add.w	r2, r8, #4294967295
 800db5a:	ab0c      	add	r3, sp, #48	@ 0x30
 800db5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db60:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800db64:	e7f3      	b.n	800db4e <__kernel_rem_pio2+0x34e>
 800db66:	a90c      	add	r1, sp, #48	@ 0x30
 800db68:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800db6c:	3b01      	subs	r3, #1
 800db6e:	430a      	orrs	r2, r1
 800db70:	e785      	b.n	800da7e <__kernel_rem_pio2+0x27e>
 800db72:	3401      	adds	r4, #1
 800db74:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800db78:	2a00      	cmp	r2, #0
 800db7a:	d0fa      	beq.n	800db72 <__kernel_rem_pio2+0x372>
 800db7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db7e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800db82:	eb0d 0503 	add.w	r5, sp, r3
 800db86:	9b06      	ldr	r3, [sp, #24]
 800db88:	aa20      	add	r2, sp, #128	@ 0x80
 800db8a:	4443      	add	r3, r8
 800db8c:	f108 0701 	add.w	r7, r8, #1
 800db90:	3d98      	subs	r5, #152	@ 0x98
 800db92:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800db96:	4444      	add	r4, r8
 800db98:	42bc      	cmp	r4, r7
 800db9a:	da04      	bge.n	800dba6 <__kernel_rem_pio2+0x3a6>
 800db9c:	46a0      	mov	r8, r4
 800db9e:	e6a2      	b.n	800d8e6 <__kernel_rem_pio2+0xe6>
 800dba0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dba2:	2401      	movs	r4, #1
 800dba4:	e7e6      	b.n	800db74 <__kernel_rem_pio2+0x374>
 800dba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dba8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800dbac:	f7f2 fcba 	bl	8000524 <__aeabi_i2d>
 800dbb0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800de70 <__kernel_rem_pio2+0x670>
 800dbb4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800dbb8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dbbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dbc0:	46b2      	mov	sl, r6
 800dbc2:	f04f 0800 	mov.w	r8, #0
 800dbc6:	9b05      	ldr	r3, [sp, #20]
 800dbc8:	4598      	cmp	r8, r3
 800dbca:	dd05      	ble.n	800dbd8 <__kernel_rem_pio2+0x3d8>
 800dbcc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dbd0:	3701      	adds	r7, #1
 800dbd2:	eca5 7b02 	vstmia	r5!, {d7}
 800dbd6:	e7df      	b.n	800db98 <__kernel_rem_pio2+0x398>
 800dbd8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800dbdc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800dbe0:	f7f2 fd0a 	bl	80005f8 <__aeabi_dmul>
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	460b      	mov	r3, r1
 800dbe8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dbec:	f7f2 fb4e 	bl	800028c <__adddf3>
 800dbf0:	f108 0801 	add.w	r8, r8, #1
 800dbf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dbf8:	e7e5      	b.n	800dbc6 <__kernel_rem_pio2+0x3c6>
 800dbfa:	f1cb 0000 	rsb	r0, fp, #0
 800dbfe:	ec47 6b10 	vmov	d0, r6, r7
 800dc02:	f000 f94d 	bl	800dea0 <scalbn>
 800dc06:	ec55 4b10 	vmov	r4, r5, d0
 800dc0a:	4b9b      	ldr	r3, [pc, #620]	@ (800de78 <__kernel_rem_pio2+0x678>)
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	4620      	mov	r0, r4
 800dc10:	4629      	mov	r1, r5
 800dc12:	f7f2 ff77 	bl	8000b04 <__aeabi_dcmpge>
 800dc16:	b300      	cbz	r0, 800dc5a <__kernel_rem_pio2+0x45a>
 800dc18:	4b98      	ldr	r3, [pc, #608]	@ (800de7c <__kernel_rem_pio2+0x67c>)
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	4620      	mov	r0, r4
 800dc1e:	4629      	mov	r1, r5
 800dc20:	f7f2 fcea 	bl	80005f8 <__aeabi_dmul>
 800dc24:	f7f2 ff98 	bl	8000b58 <__aeabi_d2iz>
 800dc28:	4606      	mov	r6, r0
 800dc2a:	f7f2 fc7b 	bl	8000524 <__aeabi_i2d>
 800dc2e:	4b92      	ldr	r3, [pc, #584]	@ (800de78 <__kernel_rem_pio2+0x678>)
 800dc30:	2200      	movs	r2, #0
 800dc32:	f7f2 fce1 	bl	80005f8 <__aeabi_dmul>
 800dc36:	460b      	mov	r3, r1
 800dc38:	4602      	mov	r2, r0
 800dc3a:	4629      	mov	r1, r5
 800dc3c:	4620      	mov	r0, r4
 800dc3e:	f7f2 fb23 	bl	8000288 <__aeabi_dsub>
 800dc42:	f7f2 ff89 	bl	8000b58 <__aeabi_d2iz>
 800dc46:	ab0c      	add	r3, sp, #48	@ 0x30
 800dc48:	f10b 0b18 	add.w	fp, fp, #24
 800dc4c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800dc50:	f108 0801 	add.w	r8, r8, #1
 800dc54:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800dc58:	e720      	b.n	800da9c <__kernel_rem_pio2+0x29c>
 800dc5a:	4620      	mov	r0, r4
 800dc5c:	4629      	mov	r1, r5
 800dc5e:	f7f2 ff7b 	bl	8000b58 <__aeabi_d2iz>
 800dc62:	ab0c      	add	r3, sp, #48	@ 0x30
 800dc64:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800dc68:	e718      	b.n	800da9c <__kernel_rem_pio2+0x29c>
 800dc6a:	ab0c      	add	r3, sp, #48	@ 0x30
 800dc6c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800dc70:	f7f2 fc58 	bl	8000524 <__aeabi_i2d>
 800dc74:	4622      	mov	r2, r4
 800dc76:	462b      	mov	r3, r5
 800dc78:	f7f2 fcbe 	bl	80005f8 <__aeabi_dmul>
 800dc7c:	4652      	mov	r2, sl
 800dc7e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800dc82:	465b      	mov	r3, fp
 800dc84:	4620      	mov	r0, r4
 800dc86:	4629      	mov	r1, r5
 800dc88:	f7f2 fcb6 	bl	80005f8 <__aeabi_dmul>
 800dc8c:	3e01      	subs	r6, #1
 800dc8e:	4604      	mov	r4, r0
 800dc90:	460d      	mov	r5, r1
 800dc92:	e716      	b.n	800dac2 <__kernel_rem_pio2+0x2c2>
 800dc94:	9906      	ldr	r1, [sp, #24]
 800dc96:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800dc9a:	9106      	str	r1, [sp, #24]
 800dc9c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800dca0:	f7f2 fcaa 	bl	80005f8 <__aeabi_dmul>
 800dca4:	4602      	mov	r2, r0
 800dca6:	460b      	mov	r3, r1
 800dca8:	4650      	mov	r0, sl
 800dcaa:	4659      	mov	r1, fp
 800dcac:	f7f2 faee 	bl	800028c <__adddf3>
 800dcb0:	3601      	adds	r6, #1
 800dcb2:	4682      	mov	sl, r0
 800dcb4:	468b      	mov	fp, r1
 800dcb6:	9b00      	ldr	r3, [sp, #0]
 800dcb8:	429e      	cmp	r6, r3
 800dcba:	dc01      	bgt.n	800dcc0 <__kernel_rem_pio2+0x4c0>
 800dcbc:	42ae      	cmp	r6, r5
 800dcbe:	dde9      	ble.n	800dc94 <__kernel_rem_pio2+0x494>
 800dcc0:	ab48      	add	r3, sp, #288	@ 0x120
 800dcc2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800dcc6:	e9c5 ab00 	strd	sl, fp, [r5]
 800dcca:	3c01      	subs	r4, #1
 800dccc:	e6fd      	b.n	800daca <__kernel_rem_pio2+0x2ca>
 800dcce:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800dcd0:	2b02      	cmp	r3, #2
 800dcd2:	dc0b      	bgt.n	800dcec <__kernel_rem_pio2+0x4ec>
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	dc35      	bgt.n	800dd44 <__kernel_rem_pio2+0x544>
 800dcd8:	d059      	beq.n	800dd8e <__kernel_rem_pio2+0x58e>
 800dcda:	9b02      	ldr	r3, [sp, #8]
 800dcdc:	f003 0007 	and.w	r0, r3, #7
 800dce0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800dce4:	ecbd 8b02 	vpop	{d8}
 800dce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcec:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800dcee:	2b03      	cmp	r3, #3
 800dcf0:	d1f3      	bne.n	800dcda <__kernel_rem_pio2+0x4da>
 800dcf2:	9b05      	ldr	r3, [sp, #20]
 800dcf4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800dcf8:	eb0d 0403 	add.w	r4, sp, r3
 800dcfc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800dd00:	4625      	mov	r5, r4
 800dd02:	46c2      	mov	sl, r8
 800dd04:	f1ba 0f00 	cmp.w	sl, #0
 800dd08:	dc69      	bgt.n	800ddde <__kernel_rem_pio2+0x5de>
 800dd0a:	4645      	mov	r5, r8
 800dd0c:	2d01      	cmp	r5, #1
 800dd0e:	f300 8087 	bgt.w	800de20 <__kernel_rem_pio2+0x620>
 800dd12:	9c05      	ldr	r4, [sp, #20]
 800dd14:	ab48      	add	r3, sp, #288	@ 0x120
 800dd16:	441c      	add	r4, r3
 800dd18:	2000      	movs	r0, #0
 800dd1a:	2100      	movs	r1, #0
 800dd1c:	f1b8 0f01 	cmp.w	r8, #1
 800dd20:	f300 809c 	bgt.w	800de5c <__kernel_rem_pio2+0x65c>
 800dd24:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800dd28:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800dd2c:	f1b9 0f00 	cmp.w	r9, #0
 800dd30:	f040 80a6 	bne.w	800de80 <__kernel_rem_pio2+0x680>
 800dd34:	9b04      	ldr	r3, [sp, #16]
 800dd36:	e9c3 5600 	strd	r5, r6, [r3]
 800dd3a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800dd3e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800dd42:	e7ca      	b.n	800dcda <__kernel_rem_pio2+0x4da>
 800dd44:	9d05      	ldr	r5, [sp, #20]
 800dd46:	ab48      	add	r3, sp, #288	@ 0x120
 800dd48:	441d      	add	r5, r3
 800dd4a:	4644      	mov	r4, r8
 800dd4c:	2000      	movs	r0, #0
 800dd4e:	2100      	movs	r1, #0
 800dd50:	2c00      	cmp	r4, #0
 800dd52:	da35      	bge.n	800ddc0 <__kernel_rem_pio2+0x5c0>
 800dd54:	f1b9 0f00 	cmp.w	r9, #0
 800dd58:	d038      	beq.n	800ddcc <__kernel_rem_pio2+0x5cc>
 800dd5a:	4602      	mov	r2, r0
 800dd5c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dd60:	9c04      	ldr	r4, [sp, #16]
 800dd62:	e9c4 2300 	strd	r2, r3, [r4]
 800dd66:	4602      	mov	r2, r0
 800dd68:	460b      	mov	r3, r1
 800dd6a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800dd6e:	f7f2 fa8b 	bl	8000288 <__aeabi_dsub>
 800dd72:	ad4a      	add	r5, sp, #296	@ 0x128
 800dd74:	2401      	movs	r4, #1
 800dd76:	45a0      	cmp	r8, r4
 800dd78:	da2b      	bge.n	800ddd2 <__kernel_rem_pio2+0x5d2>
 800dd7a:	f1b9 0f00 	cmp.w	r9, #0
 800dd7e:	d002      	beq.n	800dd86 <__kernel_rem_pio2+0x586>
 800dd80:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dd84:	4619      	mov	r1, r3
 800dd86:	9b04      	ldr	r3, [sp, #16]
 800dd88:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800dd8c:	e7a5      	b.n	800dcda <__kernel_rem_pio2+0x4da>
 800dd8e:	9c05      	ldr	r4, [sp, #20]
 800dd90:	ab48      	add	r3, sp, #288	@ 0x120
 800dd92:	441c      	add	r4, r3
 800dd94:	2000      	movs	r0, #0
 800dd96:	2100      	movs	r1, #0
 800dd98:	f1b8 0f00 	cmp.w	r8, #0
 800dd9c:	da09      	bge.n	800ddb2 <__kernel_rem_pio2+0x5b2>
 800dd9e:	f1b9 0f00 	cmp.w	r9, #0
 800dda2:	d002      	beq.n	800ddaa <__kernel_rem_pio2+0x5aa>
 800dda4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dda8:	4619      	mov	r1, r3
 800ddaa:	9b04      	ldr	r3, [sp, #16]
 800ddac:	e9c3 0100 	strd	r0, r1, [r3]
 800ddb0:	e793      	b.n	800dcda <__kernel_rem_pio2+0x4da>
 800ddb2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ddb6:	f7f2 fa69 	bl	800028c <__adddf3>
 800ddba:	f108 38ff 	add.w	r8, r8, #4294967295
 800ddbe:	e7eb      	b.n	800dd98 <__kernel_rem_pio2+0x598>
 800ddc0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ddc4:	f7f2 fa62 	bl	800028c <__adddf3>
 800ddc8:	3c01      	subs	r4, #1
 800ddca:	e7c1      	b.n	800dd50 <__kernel_rem_pio2+0x550>
 800ddcc:	4602      	mov	r2, r0
 800ddce:	460b      	mov	r3, r1
 800ddd0:	e7c6      	b.n	800dd60 <__kernel_rem_pio2+0x560>
 800ddd2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ddd6:	f7f2 fa59 	bl	800028c <__adddf3>
 800ddda:	3401      	adds	r4, #1
 800dddc:	e7cb      	b.n	800dd76 <__kernel_rem_pio2+0x576>
 800ddde:	ed35 7b02 	vldmdb	r5!, {d7}
 800dde2:	ed8d 7b00 	vstr	d7, [sp]
 800dde6:	ed95 7b02 	vldr	d7, [r5, #8]
 800ddea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ddee:	ec53 2b17 	vmov	r2, r3, d7
 800ddf2:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ddf6:	f7f2 fa49 	bl	800028c <__adddf3>
 800ddfa:	4602      	mov	r2, r0
 800ddfc:	460b      	mov	r3, r1
 800ddfe:	4606      	mov	r6, r0
 800de00:	460f      	mov	r7, r1
 800de02:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de06:	f7f2 fa3f 	bl	8000288 <__aeabi_dsub>
 800de0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800de0e:	f7f2 fa3d 	bl	800028c <__adddf3>
 800de12:	f10a 3aff 	add.w	sl, sl, #4294967295
 800de16:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800de1a:	e9c5 6700 	strd	r6, r7, [r5]
 800de1e:	e771      	b.n	800dd04 <__kernel_rem_pio2+0x504>
 800de20:	ed34 7b02 	vldmdb	r4!, {d7}
 800de24:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800de28:	ec51 0b17 	vmov	r0, r1, d7
 800de2c:	4652      	mov	r2, sl
 800de2e:	465b      	mov	r3, fp
 800de30:	ed8d 7b00 	vstr	d7, [sp]
 800de34:	f7f2 fa2a 	bl	800028c <__adddf3>
 800de38:	4602      	mov	r2, r0
 800de3a:	460b      	mov	r3, r1
 800de3c:	4606      	mov	r6, r0
 800de3e:	460f      	mov	r7, r1
 800de40:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de44:	f7f2 fa20 	bl	8000288 <__aeabi_dsub>
 800de48:	4652      	mov	r2, sl
 800de4a:	465b      	mov	r3, fp
 800de4c:	f7f2 fa1e 	bl	800028c <__adddf3>
 800de50:	3d01      	subs	r5, #1
 800de52:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800de56:	e9c4 6700 	strd	r6, r7, [r4]
 800de5a:	e757      	b.n	800dd0c <__kernel_rem_pio2+0x50c>
 800de5c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800de60:	f7f2 fa14 	bl	800028c <__adddf3>
 800de64:	f108 38ff 	add.w	r8, r8, #4294967295
 800de68:	e758      	b.n	800dd1c <__kernel_rem_pio2+0x51c>
 800de6a:	bf00      	nop
 800de6c:	f3af 8000 	nop.w
	...
 800de78:	41700000 	.word	0x41700000
 800de7c:	3e700000 	.word	0x3e700000
 800de80:	9b04      	ldr	r3, [sp, #16]
 800de82:	9a04      	ldr	r2, [sp, #16]
 800de84:	601d      	str	r5, [r3, #0]
 800de86:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800de8a:	605c      	str	r4, [r3, #4]
 800de8c:	609f      	str	r7, [r3, #8]
 800de8e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800de92:	60d3      	str	r3, [r2, #12]
 800de94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800de98:	6110      	str	r0, [r2, #16]
 800de9a:	6153      	str	r3, [r2, #20]
 800de9c:	e71d      	b.n	800dcda <__kernel_rem_pio2+0x4da>
 800de9e:	bf00      	nop

0800dea0 <scalbn>:
 800dea0:	b570      	push	{r4, r5, r6, lr}
 800dea2:	ec55 4b10 	vmov	r4, r5, d0
 800dea6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800deaa:	4606      	mov	r6, r0
 800deac:	462b      	mov	r3, r5
 800deae:	b991      	cbnz	r1, 800ded6 <scalbn+0x36>
 800deb0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800deb4:	4323      	orrs	r3, r4
 800deb6:	d03b      	beq.n	800df30 <scalbn+0x90>
 800deb8:	4b33      	ldr	r3, [pc, #204]	@ (800df88 <scalbn+0xe8>)
 800deba:	4620      	mov	r0, r4
 800debc:	4629      	mov	r1, r5
 800debe:	2200      	movs	r2, #0
 800dec0:	f7f2 fb9a 	bl	80005f8 <__aeabi_dmul>
 800dec4:	4b31      	ldr	r3, [pc, #196]	@ (800df8c <scalbn+0xec>)
 800dec6:	429e      	cmp	r6, r3
 800dec8:	4604      	mov	r4, r0
 800deca:	460d      	mov	r5, r1
 800decc:	da0f      	bge.n	800deee <scalbn+0x4e>
 800dece:	a326      	add	r3, pc, #152	@ (adr r3, 800df68 <scalbn+0xc8>)
 800ded0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded4:	e01e      	b.n	800df14 <scalbn+0x74>
 800ded6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800deda:	4291      	cmp	r1, r2
 800dedc:	d10b      	bne.n	800def6 <scalbn+0x56>
 800dede:	4622      	mov	r2, r4
 800dee0:	4620      	mov	r0, r4
 800dee2:	4629      	mov	r1, r5
 800dee4:	f7f2 f9d2 	bl	800028c <__adddf3>
 800dee8:	4604      	mov	r4, r0
 800deea:	460d      	mov	r5, r1
 800deec:	e020      	b.n	800df30 <scalbn+0x90>
 800deee:	460b      	mov	r3, r1
 800def0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800def4:	3936      	subs	r1, #54	@ 0x36
 800def6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800defa:	4296      	cmp	r6, r2
 800defc:	dd0d      	ble.n	800df1a <scalbn+0x7a>
 800defe:	2d00      	cmp	r5, #0
 800df00:	a11b      	add	r1, pc, #108	@ (adr r1, 800df70 <scalbn+0xd0>)
 800df02:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df06:	da02      	bge.n	800df0e <scalbn+0x6e>
 800df08:	a11b      	add	r1, pc, #108	@ (adr r1, 800df78 <scalbn+0xd8>)
 800df0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df0e:	a318      	add	r3, pc, #96	@ (adr r3, 800df70 <scalbn+0xd0>)
 800df10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df14:	f7f2 fb70 	bl	80005f8 <__aeabi_dmul>
 800df18:	e7e6      	b.n	800dee8 <scalbn+0x48>
 800df1a:	1872      	adds	r2, r6, r1
 800df1c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800df20:	428a      	cmp	r2, r1
 800df22:	dcec      	bgt.n	800defe <scalbn+0x5e>
 800df24:	2a00      	cmp	r2, #0
 800df26:	dd06      	ble.n	800df36 <scalbn+0x96>
 800df28:	f36f 531e 	bfc	r3, #20, #11
 800df2c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800df30:	ec45 4b10 	vmov	d0, r4, r5
 800df34:	bd70      	pop	{r4, r5, r6, pc}
 800df36:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800df3a:	da08      	bge.n	800df4e <scalbn+0xae>
 800df3c:	2d00      	cmp	r5, #0
 800df3e:	a10a      	add	r1, pc, #40	@ (adr r1, 800df68 <scalbn+0xc8>)
 800df40:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df44:	dac3      	bge.n	800dece <scalbn+0x2e>
 800df46:	a10e      	add	r1, pc, #56	@ (adr r1, 800df80 <scalbn+0xe0>)
 800df48:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df4c:	e7bf      	b.n	800dece <scalbn+0x2e>
 800df4e:	3236      	adds	r2, #54	@ 0x36
 800df50:	f36f 531e 	bfc	r3, #20, #11
 800df54:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800df58:	4620      	mov	r0, r4
 800df5a:	4b0d      	ldr	r3, [pc, #52]	@ (800df90 <scalbn+0xf0>)
 800df5c:	4629      	mov	r1, r5
 800df5e:	2200      	movs	r2, #0
 800df60:	e7d8      	b.n	800df14 <scalbn+0x74>
 800df62:	bf00      	nop
 800df64:	f3af 8000 	nop.w
 800df68:	c2f8f359 	.word	0xc2f8f359
 800df6c:	01a56e1f 	.word	0x01a56e1f
 800df70:	8800759c 	.word	0x8800759c
 800df74:	7e37e43c 	.word	0x7e37e43c
 800df78:	8800759c 	.word	0x8800759c
 800df7c:	fe37e43c 	.word	0xfe37e43c
 800df80:	c2f8f359 	.word	0xc2f8f359
 800df84:	81a56e1f 	.word	0x81a56e1f
 800df88:	43500000 	.word	0x43500000
 800df8c:	ffff3cb0 	.word	0xffff3cb0
 800df90:	3c900000 	.word	0x3c900000
 800df94:	00000000 	.word	0x00000000

0800df98 <floor>:
 800df98:	ec51 0b10 	vmov	r0, r1, d0
 800df9c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dfa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfa4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800dfa8:	2e13      	cmp	r6, #19
 800dfaa:	460c      	mov	r4, r1
 800dfac:	4605      	mov	r5, r0
 800dfae:	4680      	mov	r8, r0
 800dfb0:	dc34      	bgt.n	800e01c <floor+0x84>
 800dfb2:	2e00      	cmp	r6, #0
 800dfb4:	da17      	bge.n	800dfe6 <floor+0x4e>
 800dfb6:	a332      	add	r3, pc, #200	@ (adr r3, 800e080 <floor+0xe8>)
 800dfb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfbc:	f7f2 f966 	bl	800028c <__adddf3>
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	f7f2 fda8 	bl	8000b18 <__aeabi_dcmpgt>
 800dfc8:	b150      	cbz	r0, 800dfe0 <floor+0x48>
 800dfca:	2c00      	cmp	r4, #0
 800dfcc:	da55      	bge.n	800e07a <floor+0xe2>
 800dfce:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800dfd2:	432c      	orrs	r4, r5
 800dfd4:	2500      	movs	r5, #0
 800dfd6:	42ac      	cmp	r4, r5
 800dfd8:	4c2b      	ldr	r4, [pc, #172]	@ (800e088 <floor+0xf0>)
 800dfda:	bf08      	it	eq
 800dfdc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800dfe0:	4621      	mov	r1, r4
 800dfe2:	4628      	mov	r0, r5
 800dfe4:	e023      	b.n	800e02e <floor+0x96>
 800dfe6:	4f29      	ldr	r7, [pc, #164]	@ (800e08c <floor+0xf4>)
 800dfe8:	4137      	asrs	r7, r6
 800dfea:	ea01 0307 	and.w	r3, r1, r7
 800dfee:	4303      	orrs	r3, r0
 800dff0:	d01d      	beq.n	800e02e <floor+0x96>
 800dff2:	a323      	add	r3, pc, #140	@ (adr r3, 800e080 <floor+0xe8>)
 800dff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dff8:	f7f2 f948 	bl	800028c <__adddf3>
 800dffc:	2200      	movs	r2, #0
 800dffe:	2300      	movs	r3, #0
 800e000:	f7f2 fd8a 	bl	8000b18 <__aeabi_dcmpgt>
 800e004:	2800      	cmp	r0, #0
 800e006:	d0eb      	beq.n	800dfe0 <floor+0x48>
 800e008:	2c00      	cmp	r4, #0
 800e00a:	bfbe      	ittt	lt
 800e00c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800e010:	4133      	asrlt	r3, r6
 800e012:	18e4      	addlt	r4, r4, r3
 800e014:	ea24 0407 	bic.w	r4, r4, r7
 800e018:	2500      	movs	r5, #0
 800e01a:	e7e1      	b.n	800dfe0 <floor+0x48>
 800e01c:	2e33      	cmp	r6, #51	@ 0x33
 800e01e:	dd0a      	ble.n	800e036 <floor+0x9e>
 800e020:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800e024:	d103      	bne.n	800e02e <floor+0x96>
 800e026:	4602      	mov	r2, r0
 800e028:	460b      	mov	r3, r1
 800e02a:	f7f2 f92f 	bl	800028c <__adddf3>
 800e02e:	ec41 0b10 	vmov	d0, r0, r1
 800e032:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e036:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800e03a:	f04f 37ff 	mov.w	r7, #4294967295
 800e03e:	40df      	lsrs	r7, r3
 800e040:	4207      	tst	r7, r0
 800e042:	d0f4      	beq.n	800e02e <floor+0x96>
 800e044:	a30e      	add	r3, pc, #56	@ (adr r3, 800e080 <floor+0xe8>)
 800e046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e04a:	f7f2 f91f 	bl	800028c <__adddf3>
 800e04e:	2200      	movs	r2, #0
 800e050:	2300      	movs	r3, #0
 800e052:	f7f2 fd61 	bl	8000b18 <__aeabi_dcmpgt>
 800e056:	2800      	cmp	r0, #0
 800e058:	d0c2      	beq.n	800dfe0 <floor+0x48>
 800e05a:	2c00      	cmp	r4, #0
 800e05c:	da0a      	bge.n	800e074 <floor+0xdc>
 800e05e:	2e14      	cmp	r6, #20
 800e060:	d101      	bne.n	800e066 <floor+0xce>
 800e062:	3401      	adds	r4, #1
 800e064:	e006      	b.n	800e074 <floor+0xdc>
 800e066:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800e06a:	2301      	movs	r3, #1
 800e06c:	40b3      	lsls	r3, r6
 800e06e:	441d      	add	r5, r3
 800e070:	4545      	cmp	r5, r8
 800e072:	d3f6      	bcc.n	800e062 <floor+0xca>
 800e074:	ea25 0507 	bic.w	r5, r5, r7
 800e078:	e7b2      	b.n	800dfe0 <floor+0x48>
 800e07a:	2500      	movs	r5, #0
 800e07c:	462c      	mov	r4, r5
 800e07e:	e7af      	b.n	800dfe0 <floor+0x48>
 800e080:	8800759c 	.word	0x8800759c
 800e084:	7e37e43c 	.word	0x7e37e43c
 800e088:	bff00000 	.word	0xbff00000
 800e08c:	000fffff 	.word	0x000fffff

0800e090 <_init>:
 800e090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e092:	bf00      	nop
 800e094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e096:	bc08      	pop	{r3}
 800e098:	469e      	mov	lr, r3
 800e09a:	4770      	bx	lr

0800e09c <_fini>:
 800e09c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e09e:	bf00      	nop
 800e0a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0a2:	bc08      	pop	{r3}
 800e0a4:	469e      	mov	lr, r3
 800e0a6:	4770      	bx	lr
