Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 30 01:01:43 2023
| Host         : DESKTOP-S33IK5F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    154         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (154)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (291)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (154)
--------------------------
 There are 154 register/latch pins with no clock driven by root clock pin: prescl_inst/cs_internal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (291)
--------------------------------------------------
 There are 291 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.052        0.000                      0                   91        0.136        0.000                      0                   91        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.052        0.000                      0                   91        0.136        0.000                      0                   91        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.828ns (23.904%)  route 2.636ns (76.096%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.689     5.291    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.875     6.622    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     6.746 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.477     7.223    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.347 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.554     7.901    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.025 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.730     8.755    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.574    14.996    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[0]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.429    14.807    data_transmit/send_byte/baud_rate_gen/value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.828ns (23.904%)  route 2.636ns (76.096%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.689     5.291    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.875     6.622    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     6.746 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.477     7.223    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.347 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.554     7.901    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.025 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.730     8.755    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.574    14.996    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.429    14.807    data_transmit/send_byte/baud_rate_gen/value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.828ns (23.904%)  route 2.636ns (76.096%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.689     5.291    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.875     6.622    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     6.746 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.477     7.223    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.347 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.554     7.901    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.025 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.730     8.755    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.574    14.996    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.429    14.807    data_transmit/send_byte/baud_rate_gen/value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.828ns (23.904%)  route 2.636ns (76.096%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.689     5.291    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.875     6.622    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     6.746 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.477     7.223    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.347 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.554     7.901    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.025 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.730     8.755    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.574    14.996    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[3]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y123         FDRE (Setup_fdre_C_R)       -0.429    14.807    data_transmit/send_byte/baud_rate_gen/value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.828ns (24.376%)  route 2.569ns (75.624%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.691     5.293    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/Q
                         net (fo=2, routed)           0.857     6.606    data_transmit/send_byte/baud_rate_gen/value_reg[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.477     7.207    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.331 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.554     7.885    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.681     8.690    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572    14.994    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[4]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y124         FDRE (Setup_fdre_C_R)       -0.429    14.805    data_transmit/send_byte/baud_rate_gen/value_reg[4]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.828ns (24.376%)  route 2.569ns (75.624%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.691     5.293    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/Q
                         net (fo=2, routed)           0.857     6.606    data_transmit/send_byte/baud_rate_gen/value_reg[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.477     7.207    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.331 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.554     7.885    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.681     8.690    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572    14.994    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y124         FDRE (Setup_fdre_C_R)       -0.429    14.805    data_transmit/send_byte/baud_rate_gen/value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.828ns (24.376%)  route 2.569ns (75.624%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.691     5.293    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/Q
                         net (fo=2, routed)           0.857     6.606    data_transmit/send_byte/baud_rate_gen/value_reg[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.477     7.207    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.331 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.554     7.885    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.681     8.690    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572    14.994    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[6]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y124         FDRE (Setup_fdre_C_R)       -0.429    14.805    data_transmit/send_byte/baud_rate_gen/value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.828ns (24.376%)  route 2.569ns (75.624%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.691     5.293    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/Q
                         net (fo=2, routed)           0.857     6.606    data_transmit/send_byte/baud_rate_gen/value_reg[2]
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     6.730 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.477     7.207    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.331 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.554     7.885    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.681     8.690    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572    14.994    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[7]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y124         FDRE (Setup_fdre_C_R)       -0.429    14.805    data_transmit/send_byte/baud_rate_gen/value_reg[7]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.828ns (25.220%)  route 2.455ns (74.780%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.689     5.291    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.875     6.622    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     6.746 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.477     7.223    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.347 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.554     7.901    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.025 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.549     8.574    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y125         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572    14.994    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[10]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X1Y125         FDRE (Setup_fdre_C_R)       -0.429    14.789    data_transmit/send_byte/baud_rate_gen/value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.828ns (25.220%)  route 2.455ns (74.780%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.689     5.291    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/Q
                         net (fo=2, routed)           0.875     6.622    data_transmit/send_byte/baud_rate_gen/value_reg[5]
    SLICE_X0Y123         LUT6 (Prop_lut6_I0_O)        0.124     6.746 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_5/O
                         net (fo=1, routed)           0.477     7.223    data_transmit/send_byte/baud_rate_gen/value[0]_i_5_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     7.347 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_3/O
                         net (fo=2, routed)           0.554     7.901    data_transmit/send_byte/baud_rate_gen/value[0]_i_3_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     8.025 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.549     8.574    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y125         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572    14.994    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[11]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X1Y125         FDRE (Setup_fdre_C_R)       -0.429    14.789    data_transmit/send_byte/baud_rate_gen/value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/PISO/data_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/PISO/data_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.507    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  data_transmit/send_byte/PISO/data_reg[4]/Q
                         net (fo=1, routed)           0.091     1.740    data_transmit/send_byte/controller/data_reg[3]
    SLICE_X2Y127         LUT3 (Prop_lut3_I2_O)        0.048     1.788 r  data_transmit/send_byte/controller/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.788    data_transmit/send_byte/PISO/data_reg[3]_1
    SLICE_X2Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     2.023    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[3]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y127         FDSE (Hold_fdse_C_D)         0.131     1.651    data_transmit/send_byte/PISO/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.507    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  data_transmit/send_byte/controller/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.075     1.710    data_transmit/send_byte/controller/FSM_onehot_state_reg_n_0_[8]
    SLICE_X0Y128         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.859     2.024    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.022     1.542    data_transmit/send_byte/controller/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/baud_rate_gen/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/shr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.507    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  data_transmit/send_byte/baud_rate_gen/ce_reg/Q
                         net (fo=2, routed)           0.108     1.756    data_transmit/send_byte/controller/tx_clk
    SLICE_X0Y127         LUT5 (Prop_lut5_I2_O)        0.048     1.804 r  data_transmit/send_byte/controller/shr_en_i_1/O
                         net (fo=1, routed)           0.000     1.804    data_transmit/send_byte/controller/shr_en_i
    SLICE_X0Y127         FDRE                                         r  data_transmit/send_byte/controller/shr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     2.023    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  data_transmit/send_byte/controller/shr_en_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.107     1.627    data_transmit/send_byte/controller/shr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/psc_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/baud_rate_gen/ce_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.507    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  data_transmit/send_byte/controller/psc_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  data_transmit/send_byte/controller/psc_reset_reg/Q
                         net (fo=2, routed)           0.097     1.745    data_transmit/send_byte/baud_rate_gen/psc_reset
    SLICE_X1Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  data_transmit/send_byte/baud_rate_gen/ce_i_1/O
                         net (fo=1, routed)           0.000     1.790    data_transmit/send_byte/baud_rate_gen/ce_i_1_n_0
    SLICE_X1Y127         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     2.023    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/ce_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.091     1.611    data_transmit/send_byte/baud_rate_gen/ce_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/PISO/data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/PISO/data_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.507    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDSE (Prop_fdse_C_Q)         0.148     1.655 r  data_transmit/send_byte/PISO/data_reg[1]/Q
                         net (fo=1, routed)           0.059     1.715    data_transmit/send_byte/PISO/data_reg_n_0_[1]
    SLICE_X2Y127         LUT2 (Prop_lut2_I0_O)        0.098     1.813 r  data_transmit/send_byte/PISO/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    data_transmit/send_byte/PISO/data[0]_i_1_n_0
    SLICE_X2Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     2.023    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X2Y127         FDSE (Hold_fdse_C_D)         0.120     1.627    data_transmit/send_byte/PISO/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.507    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  data_transmit/send_byte/controller/FSM_onehot_state_reg[11]/Q
                         net (fo=3, routed)           0.136     1.785    data_transmit/send_byte/controller/done_i
    SLICE_X0Y127         FDRE                                         r  data_transmit/send_byte/controller/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     2.023    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  data_transmit/send_byte/controller/done_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.070     1.590    data_transmit/send_byte/controller/done_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.507    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y128         FDSE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  data_transmit/send_byte/controller/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.130     1.778    data_transmit/send_byte/controller/write_data_i
    SLICE_X0Y128         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.859     2.024    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  data_transmit/send_byte/controller/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.072     1.579    data_transmit/send_byte/controller/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/PISO/data_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/send_byte/PISO/data_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.507    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDSE (Prop_fdse_C_Q)         0.164     1.671 r  data_transmit/send_byte/PISO/data_reg[0]/Q
                         net (fo=1, routed)           0.110     1.781    data_transmit/send_byte/PISO/data_reg_n_0_[0]
    SLICE_X2Y126         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.021    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y126         FDSE (Hold_fdse_C_D)         0.059     1.577    data_transmit/send_byte/PISO/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 data_transmit/send_byte/controller/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_transmit/doneSendingByteOld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.467%)  route 0.144ns (50.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.507    data_transmit/send_byte/controller/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  data_transmit/send_byte/controller/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  data_transmit/send_byte/controller/done_reg/Q
                         net (fo=3, routed)           0.144     1.792    data_transmit/doneSendingByte
    SLICE_X1Y127         FDRE                                         r  data_transmit/doneSendingByteOld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     2.023    data_transmit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  data_transmit/doneSendingByteOld_reg/C
                         clock pessimism             -0.502     1.520    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.066     1.586    data_transmit/doneSendingByteOld_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 prescl_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prescl_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.490%)  route 0.143ns (43.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  prescl_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  prescl_inst/count_reg[0]/Q
                         net (fo=9, routed)           0.143     1.768    prescl_inst/count_reg_n_0_[0]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  prescl_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    prescl_inst/p_0_in[3]
    SLICE_X53Y96         FDRE                                         r  prescl_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    prescl_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  prescl_inst/count_reg[3]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    prescl_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124    X_before_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y124    X_before_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y124    X_before_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124    X_before_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y124    X_before_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y124    X_before_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124    X_before_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124    X_before_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124    X_before_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124    X_before_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124    X_before_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124    X_before_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124    X_before_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124    X_before_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124    X_before_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124    X_before_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124    X_before_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124    X_before_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           294 Endpoints
Min Delay           294 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 4.482ns (60.120%)  route 2.973ns (39.880%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE                         0.000     0.000 r  spi_inst/sclk_reg_reg/C
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  spi_inst/sclk_reg_reg/Q
                         net (fo=2, routed)           0.851     1.270    spi_inst/sclk_reg
    SLICE_X4Y131         LUT2 (Prop_lut2_I1_O)        0.327     1.597 r  spi_inst/ACL_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.122     3.719    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.736     7.455 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.455    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[72]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 1.180ns (17.078%)  route 5.729ns (82.922%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  spi_inst/counter_reg[4]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[4]/Q
                         net (fo=3, routed)           1.255     1.711    spi_inst/counter_reg_n_0_[4]
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124     1.835 f  spi_inst/FSM_onehot_state[92]_i_21/O
                         net (fo=2, routed)           0.992     2.827    spi_inst/FSM_onehot_state[92]_i_21_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124     2.951 f  spi_inst/FSM_onehot_state[92]_i_19/O
                         net (fo=3, routed)           0.601     3.552    spi_inst/FSM_onehot_state[92]_i_19_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I4_O)        0.150     3.702 f  spi_inst/FSM_onehot_state[92]_i_6/O
                         net (fo=2, routed)           1.281     4.983    spi_inst/FSM_onehot_state[92]_i_6_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I4_O)        0.326     5.309 r  spi_inst/FSM_onehot_state[92]_i_1/O
                         net (fo=93, routed)          1.600     6.909    spi_inst/FSM_onehot_state[92]_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  spi_inst/FSM_onehot_state_reg[72]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[73]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 1.180ns (17.078%)  route 5.729ns (82.922%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  spi_inst/counter_reg[4]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[4]/Q
                         net (fo=3, routed)           1.255     1.711    spi_inst/counter_reg_n_0_[4]
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124     1.835 f  spi_inst/FSM_onehot_state[92]_i_21/O
                         net (fo=2, routed)           0.992     2.827    spi_inst/FSM_onehot_state[92]_i_21_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124     2.951 f  spi_inst/FSM_onehot_state[92]_i_19/O
                         net (fo=3, routed)           0.601     3.552    spi_inst/FSM_onehot_state[92]_i_19_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I4_O)        0.150     3.702 f  spi_inst/FSM_onehot_state[92]_i_6/O
                         net (fo=2, routed)           1.281     4.983    spi_inst/FSM_onehot_state[92]_i_6_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I4_O)        0.326     5.309 r  spi_inst/FSM_onehot_state[92]_i_1/O
                         net (fo=93, routed)          1.600     6.909    spi_inst/FSM_onehot_state[92]_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  spi_inst/FSM_onehot_state_reg[73]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[74]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 1.180ns (17.078%)  route 5.729ns (82.922%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  spi_inst/counter_reg[4]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[4]/Q
                         net (fo=3, routed)           1.255     1.711    spi_inst/counter_reg_n_0_[4]
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124     1.835 f  spi_inst/FSM_onehot_state[92]_i_21/O
                         net (fo=2, routed)           0.992     2.827    spi_inst/FSM_onehot_state[92]_i_21_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124     2.951 f  spi_inst/FSM_onehot_state[92]_i_19/O
                         net (fo=3, routed)           0.601     3.552    spi_inst/FSM_onehot_state[92]_i_19_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I4_O)        0.150     3.702 f  spi_inst/FSM_onehot_state[92]_i_6/O
                         net (fo=2, routed)           1.281     4.983    spi_inst/FSM_onehot_state[92]_i_6_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I4_O)        0.326     5.309 r  spi_inst/FSM_onehot_state[92]_i_1/O
                         net (fo=93, routed)          1.600     6.909    spi_inst/FSM_onehot_state[92]_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  spi_inst/FSM_onehot_state_reg[74]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[75]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 1.180ns (17.078%)  route 5.729ns (82.922%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  spi_inst/counter_reg[4]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[4]/Q
                         net (fo=3, routed)           1.255     1.711    spi_inst/counter_reg_n_0_[4]
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124     1.835 f  spi_inst/FSM_onehot_state[92]_i_21/O
                         net (fo=2, routed)           0.992     2.827    spi_inst/FSM_onehot_state[92]_i_21_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124     2.951 f  spi_inst/FSM_onehot_state[92]_i_19/O
                         net (fo=3, routed)           0.601     3.552    spi_inst/FSM_onehot_state[92]_i_19_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I4_O)        0.150     3.702 f  spi_inst/FSM_onehot_state[92]_i_6/O
                         net (fo=2, routed)           1.281     4.983    spi_inst/FSM_onehot_state[92]_i_6_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I4_O)        0.326     5.309 r  spi_inst/FSM_onehot_state[92]_i_1/O
                         net (fo=93, routed)          1.600     6.909    spi_inst/FSM_onehot_state[92]_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  spi_inst/FSM_onehot_state_reg[75]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[52]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 1.180ns (17.299%)  route 5.641ns (82.701%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  spi_inst/counter_reg[4]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[4]/Q
                         net (fo=3, routed)           1.255     1.711    spi_inst/counter_reg_n_0_[4]
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124     1.835 f  spi_inst/FSM_onehot_state[92]_i_21/O
                         net (fo=2, routed)           0.992     2.827    spi_inst/FSM_onehot_state[92]_i_21_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124     2.951 f  spi_inst/FSM_onehot_state[92]_i_19/O
                         net (fo=3, routed)           0.601     3.552    spi_inst/FSM_onehot_state[92]_i_19_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I4_O)        0.150     3.702 f  spi_inst/FSM_onehot_state[92]_i_6/O
                         net (fo=2, routed)           1.281     4.983    spi_inst/FSM_onehot_state[92]_i_6_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I4_O)        0.326     5.309 r  spi_inst/FSM_onehot_state[92]_i_1/O
                         net (fo=93, routed)          1.512     6.821    spi_inst/FSM_onehot_state[92]_i_1_n_0
    SLICE_X7Y127         FDRE                                         r  spi_inst/FSM_onehot_state_reg[52]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[53]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 1.180ns (17.299%)  route 5.641ns (82.701%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  spi_inst/counter_reg[4]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[4]/Q
                         net (fo=3, routed)           1.255     1.711    spi_inst/counter_reg_n_0_[4]
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124     1.835 f  spi_inst/FSM_onehot_state[92]_i_21/O
                         net (fo=2, routed)           0.992     2.827    spi_inst/FSM_onehot_state[92]_i_21_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124     2.951 f  spi_inst/FSM_onehot_state[92]_i_19/O
                         net (fo=3, routed)           0.601     3.552    spi_inst/FSM_onehot_state[92]_i_19_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I4_O)        0.150     3.702 f  spi_inst/FSM_onehot_state[92]_i_6/O
                         net (fo=2, routed)           1.281     4.983    spi_inst/FSM_onehot_state[92]_i_6_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I4_O)        0.326     5.309 r  spi_inst/FSM_onehot_state[92]_i_1/O
                         net (fo=93, routed)          1.512     6.821    spi_inst/FSM_onehot_state[92]_i_1_n_0
    SLICE_X7Y127         FDRE                                         r  spi_inst/FSM_onehot_state_reg[53]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[54]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 1.180ns (17.299%)  route 5.641ns (82.701%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  spi_inst/counter_reg[4]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[4]/Q
                         net (fo=3, routed)           1.255     1.711    spi_inst/counter_reg_n_0_[4]
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124     1.835 f  spi_inst/FSM_onehot_state[92]_i_21/O
                         net (fo=2, routed)           0.992     2.827    spi_inst/FSM_onehot_state[92]_i_21_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124     2.951 f  spi_inst/FSM_onehot_state[92]_i_19/O
                         net (fo=3, routed)           0.601     3.552    spi_inst/FSM_onehot_state[92]_i_19_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I4_O)        0.150     3.702 f  spi_inst/FSM_onehot_state[92]_i_6/O
                         net (fo=2, routed)           1.281     4.983    spi_inst/FSM_onehot_state[92]_i_6_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I4_O)        0.326     5.309 r  spi_inst/FSM_onehot_state[92]_i_1/O
                         net (fo=93, routed)          1.512     6.821    spi_inst/FSM_onehot_state[92]_i_1_n_0
    SLICE_X7Y127         FDRE                                         r  spi_inst/FSM_onehot_state_reg[54]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[55]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 1.180ns (17.299%)  route 5.641ns (82.701%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  spi_inst/counter_reg[4]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[4]/Q
                         net (fo=3, routed)           1.255     1.711    spi_inst/counter_reg_n_0_[4]
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124     1.835 f  spi_inst/FSM_onehot_state[92]_i_21/O
                         net (fo=2, routed)           0.992     2.827    spi_inst/FSM_onehot_state[92]_i_21_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124     2.951 f  spi_inst/FSM_onehot_state[92]_i_19/O
                         net (fo=3, routed)           0.601     3.552    spi_inst/FSM_onehot_state[92]_i_19_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I4_O)        0.150     3.702 f  spi_inst/FSM_onehot_state[92]_i_6/O
                         net (fo=2, routed)           1.281     4.983    spi_inst/FSM_onehot_state[92]_i_6_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I4_O)        0.326     5.309 r  spi_inst/FSM_onehot_state[92]_i_1/O
                         net (fo=93, routed)          1.512     6.821    spi_inst/FSM_onehot_state[92]_i_1_n_0
    SLICE_X7Y127         FDRE                                         r  spi_inst/FSM_onehot_state_reg[55]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[64]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 1.180ns (17.431%)  route 5.589ns (82.569%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE                         0.000     0.000 r  spi_inst/counter_reg[4]/C
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  spi_inst/counter_reg[4]/Q
                         net (fo=3, routed)           1.255     1.711    spi_inst/counter_reg_n_0_[4]
    SLICE_X2Y129         LUT5 (Prop_lut5_I3_O)        0.124     1.835 f  spi_inst/FSM_onehot_state[92]_i_21/O
                         net (fo=2, routed)           0.992     2.827    spi_inst/FSM_onehot_state[92]_i_21_n_0
    SLICE_X1Y132         LUT6 (Prop_lut6_I5_O)        0.124     2.951 f  spi_inst/FSM_onehot_state[92]_i_19/O
                         net (fo=3, routed)           0.601     3.552    spi_inst/FSM_onehot_state[92]_i_19_n_0
    SLICE_X5Y132         LUT5 (Prop_lut5_I4_O)        0.150     3.702 f  spi_inst/FSM_onehot_state[92]_i_6/O
                         net (fo=2, routed)           1.281     4.983    spi_inst/FSM_onehot_state[92]_i_6_n_0
    SLICE_X2Y132         LUT6 (Prop_lut6_I4_O)        0.326     5.309 r  spi_inst/FSM_onehot_state[92]_i_1/O
                         net (fo=93, routed)          1.461     6.769    spi_inst/FSM_onehot_state[92]_i_1_n_0
    SLICE_X9Y129         FDRE                                         r  spi_inst/FSM_onehot_state_reg[64]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE                         0.000     0.000 r  spi_inst/x_reg[2]/C
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/x_reg[2]/Q
                         net (fo=2, routed)           0.069     0.210    spi_inst/x_reg_n_0_[2]
    SLICE_X4Y127         FDRE                                         r  spi_inst/x_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.043%)  route 0.123ns (48.957%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  spi_inst/FSM_onehot_state_reg[9]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  spi_inst/FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.123     0.251    spi_inst/FSM_onehot_state_reg_n_0_[9]
    SLICE_X1Y131         FDRE                                         r  spi_inst/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_onehot_state_reg[51]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[52]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.159%)  route 0.132ns (50.841%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE                         0.000     0.000 r  spi_inst/FSM_onehot_state_reg[51]/C
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  spi_inst/FSM_onehot_state_reg[51]/Q
                         net (fo=3, routed)           0.132     0.260    spi_inst/x[0]
    SLICE_X7Y127         FDRE                                         r  spi_inst/FSM_onehot_state_reg[52]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/x_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.691%)  route 0.135ns (51.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE                         0.000     0.000 r  spi_inst/x_reg[1]/C
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  spi_inst/x_reg[1]/Q
                         net (fo=2, routed)           0.135     0.263    spi_inst/x_reg_n_0_[1]
    SLICE_X2Y128         FDRE                                         r  spi_inst/x_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_onehot_state_reg[55]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE                         0.000     0.000 r  spi_inst/FSM_onehot_state_reg[55]/C
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/FSM_onehot_state_reg[55]/Q
                         net (fo=2, routed)           0.123     0.264    spi_inst/x[12]
    SLICE_X6Y127         FDRE                                         r  spi_inst/FSM_onehot_state_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_onehot_state_reg[67]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[68]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE                         0.000     0.000 r  spi_inst/FSM_onehot_state_reg[67]/C
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/FSM_onehot_state_reg[67]/Q
                         net (fo=2, routed)           0.123     0.264    spi_inst/y[0]
    SLICE_X8Y129         FDRE                                         r  spi_inst/FSM_onehot_state_reg[68]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_onehot_state_reg[75]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[76]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE                         0.000     0.000 r  spi_inst/FSM_onehot_state_reg[75]/C
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/FSM_onehot_state_reg[75]/Q
                         net (fo=2, routed)           0.123     0.264    spi_inst/y[8]
    SLICE_X8Y130         FDRE                                         r  spi_inst/FSM_onehot_state_reg[76]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_onehot_state_reg[83]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[84]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE                         0.000     0.000 r  spi_inst/FSM_onehot_state_reg[83]/C
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/FSM_onehot_state_reg[83]/Q
                         net (fo=2, routed)           0.123     0.264    spi_inst/z[0]
    SLICE_X6Y131         FDRE                                         r  spi_inst/FSM_onehot_state_reg[84]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE                         0.000     0.000 r  spi_inst/FSM_onehot_state_reg[7]/C
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  spi_inst/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.124     0.265    spi_inst/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y131         FDRE                                         r  spi_inst/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_inst/FSM_onehot_state_reg[36]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_inst/FSM_onehot_state_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.148ns (55.857%)  route 0.117ns (44.143%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE                         0.000     0.000 r  spi_inst/FSM_onehot_state_reg[36]/C
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  spi_inst/FSM_onehot_state_reg[36]/Q
                         net (fo=2, routed)           0.117     0.265    spi_inst/FSM_onehot_state_reg_n_0_[36]
    SLICE_X1Y130         FDRE                                         r  spi_inst/FSM_onehot_state_reg[37]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_transmit/send_byte/PISO/data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.225ns  (logic 4.073ns (49.525%)  route 4.151ns (50.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.691     5.293    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDSE (Prop_fdse_C_Q)         0.518     5.811 r  data_transmit/send_byte/PISO/data_out_reg/Q
                         net (fo=1, routed)           4.151     9.963    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.518 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.518    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.029ns  (logic 3.976ns (65.950%)  route 2.053ns (34.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.689     5.291    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  ledr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.456     5.747 r  ledr_reg/Q
                         net (fo=1, routed)           2.053     7.800    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.321 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000    11.321    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.362ns (73.747%)  route 0.485ns (26.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.585     1.504    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  ledr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  ledr_reg/Q
                         net (fo=1, routed)           0.485     2.130    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.352 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.352    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_transmit/send_byte/PISO/data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.949ns  (logic 1.420ns (48.143%)  route 1.529ns (51.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.505    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDSE                                         r  data_transmit/send_byte/PISO/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDSE (Prop_fdse_C_Q)         0.164     1.669 r  data_transmit/send_byte/PISO/data_out_reg/Q
                         net (fo=1, routed)           1.529     3.199    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.455 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.455    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.631ns (38.682%)  route 2.585ns (61.318%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.856     3.363    data_transmit/send_byte/baud_rate_gen/CPU_RESETN_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.124     3.487 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.730     4.216    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.574     4.996    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.631ns (38.682%)  route 2.585ns (61.318%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.856     3.363    data_transmit/send_byte/baud_rate_gen/CPU_RESETN_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.124     3.487 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.730     4.216    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.574     4.996    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.631ns (38.682%)  route 2.585ns (61.318%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.856     3.363    data_transmit/send_byte/baud_rate_gen/CPU_RESETN_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.124     3.487 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.730     4.216    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.574     4.996    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.631ns (38.682%)  route 2.585ns (61.318%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.856     3.363    data_transmit/send_byte/baud_rate_gen/CPU_RESETN_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.124     3.487 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.730     4.216    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.574     4.996    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.631ns (39.137%)  route 2.536ns (60.863%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.856     3.363    data_transmit/send_byte/baud_rate_gen/CPU_RESETN_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.124     3.487 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.681     4.167    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.994    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.631ns (39.137%)  route 2.536ns (60.863%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.856     3.363    data_transmit/send_byte/baud_rate_gen/CPU_RESETN_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.124     3.487 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.681     4.167    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.994    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.631ns (39.137%)  route 2.536ns (60.863%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.856     3.363    data_transmit/send_byte/baud_rate_gen/CPU_RESETN_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.124     3.487 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.681     4.167    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.994    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/baud_rate_gen/value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.631ns (39.137%)  route 2.536ns (60.863%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.856     3.363    data_transmit/send_byte/baud_rate_gen/CPU_RESETN_IBUF
    SLICE_X1Y127         LUT6 (Prop_lut6_I4_O)        0.124     3.487 r  data_transmit/send_byte/baud_rate_gen/value[0]_i_1/O
                         net (fo=14, routed)          0.681     4.167    data_transmit/send_byte/baud_rate_gen/value[0]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.572     4.994    data_transmit/send_byte/baud_rate_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  data_transmit/send_byte/baud_rate_gen/value_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.067ns  (logic 1.631ns (40.107%)  route 2.436ns (59.893%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.861     3.368    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X1Y127         LUT1 (Prop_lut1_I0_O)        0.124     3.492 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.575     4.067    data_transmit/send_byte/PISO/SS[0]
    SLICE_X2Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     4.997    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            data_transmit/send_byte/PISO/data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.067ns  (logic 1.631ns (40.107%)  route 2.436ns (59.893%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=5, routed)           1.861     3.368    data_transmit/send_byte/controller/CPU_RESETN_IBUF
    SLICE_X1Y127         LUT1 (Prop_lut1_I0_O)        0.124     3.492 r  data_transmit/send_byte/controller/FSM_onehot_state[11]_i_1/O
                         net (fo=27, routed)          0.575     4.067    data_transmit/send_byte/PISO/SS[0]
    SLICE_X2Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     4.997    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_inst/x_temp_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.133ns (37.729%)  route 0.220ns (62.271%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[9]/C
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  spi_inst/x_temp_reg[9]/Q
                         net (fo=3, routed)           0.220     0.353    X[9]
    SLICE_X4Y124         FDRE                                         r  X_before_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  X_before_reg[9]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.146ns (40.708%)  route 0.213ns (59.292%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[2]/C
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[2]/Q
                         net (fo=2, routed)           0.213     0.359    X[2]
    SLICE_X5Y124         FDRE                                         r  X_before_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  X_before_reg[2]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.146ns (40.513%)  route 0.214ns (59.487%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[10]/C
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[10]/Q
                         net (fo=3, routed)           0.214     0.360    X[10]
    SLICE_X5Y124         FDRE                                         r  X_before_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  X_before_reg[10]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.146ns (39.378%)  route 0.225ns (60.622%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[11]/C
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[11]/Q
                         net (fo=3, routed)           0.225     0.371    X[11]
    SLICE_X5Y124         FDRE                                         r  X_before_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  X_before_reg[11]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.167ns (44.762%)  route 0.206ns (55.238%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[0]/C
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  spi_inst/x_temp_reg[0]/Q
                         net (fo=2, routed)           0.206     0.373    X[0]
    SLICE_X2Y124         FDRE                                         r  X_before_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.020    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  X_before_reg[0]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.279%)  route 0.246ns (62.721%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[3]/C
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[3]/Q
                         net (fo=2, routed)           0.246     0.392    X[3]
    SLICE_X5Y124         FDRE                                         r  X_before_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  X_before_reg[3]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_transmit/send_byte/PISO/data_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.191ns (47.570%)  route 0.211ns (52.430%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[11]/C
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  spi_inst/x_temp_reg[11]/Q
                         net (fo=3, routed)           0.211     0.357    spi_inst/xout[11]
    SLICE_X3Y127         LUT2 (Prop_lut2_I0_O)        0.045     0.402 r  spi_inst/data[8]_i_2/O
                         net (fo=1, routed)           0.000     0.402    data_transmit/send_byte/PISO/data_reg[8]_1
    SLICE_X3Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     2.023    data_transmit/send_byte/PISO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y127         FDSE                                         r  data_transmit/send_byte/PISO/data_reg[8]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.133ns (31.680%)  route 0.287ns (68.320%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[7]/C
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  spi_inst/x_temp_reg[7]/Q
                         net (fo=3, routed)           0.287     0.420    X[7]
    SLICE_X4Y124         FDRE                                         r  X_before_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     2.017    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  X_before_reg[7]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.167ns (39.012%)  route 0.261ns (60.988%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[1]/C
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  spi_inst/x_temp_reg[1]/Q
                         net (fo=2, routed)           0.261     0.428    X[1]
    SLICE_X2Y124         FDRE                                         r  X_before_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.020    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  X_before_reg[1]/C

Slack:                    inf
  Source:                 spi_inst/x_temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_before_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.167ns (38.059%)  route 0.272ns (61.941%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE                         0.000     0.000 r  spi_inst/x_temp_reg[4]/C
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  spi_inst/x_temp_reg[4]/Q
                         net (fo=3, routed)           0.272     0.439    X[4]
    SLICE_X2Y124         FDRE                                         r  X_before_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     2.020    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  X_before_reg[4]/C





