{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 40px; margin: -10px -10px 20px -10px; border-radius: 0 0 15px 15px;\">\n<h1 style=\"margin: 0; font-size: 2.5em;\">Layout & Fabrication</h1>\n<p style=\"margin: 10px 0 0 0; font-size: 1.2em; opacity: 0.9;\">Week 2, Session 2 — Fab Futures</p>\n</div>"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "## Contents\n\n1. [What is Layout?](#1-what-is-layout)\n2. [Design Rules](#2-design-rules)\n3. [DRC: Design Rule Check](#3-drc-design-rule-check)\n4. [LVS: Layout vs Schematic](#4-lvs-layout-vs-schematic)\n5. [The Fabrication Process](#5-the-fabrication-process)\n6. [From GDS to Silicon](#6-from-gds-to-silicon)"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# Setup\nimport matplotlib.pyplot as plt\nimport matplotlib.patches as patches\nfrom matplotlib.patches import FancyBboxPatch, Rectangle, Circle, FancyArrowPatch\nfrom matplotlib.collections import PatchCollection\nimport numpy as np\n\n# Layer colors for visualizations\nM1_COLOR = '#2196F3'   # Metal 1 - blue\nM2_COLOR = '#FF9800'   # Metal 2 - orange\nVIA_COLOR = '#9C27B0'  # Via - purple\n\nprint(\"Setup complete.\")"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"1-the-layout-process\"></a>\n",
    "# 1. The Layout Process\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "There are several different layout **flows** depending on your design type:\n",
    "\n",
    "### Layout Only / Layout First\n",
    "- Typically used by the fab for **process characterization features**\n",
    "- Metal and oxide thickness, mask alignment, critical dimension checks\n",
    "\n",
    "### Analog Flow\n",
    "- **Schematic first**, SPICE simulation driven designs\n",
    "- Uses schematic-driven placement to match layout components to schematic components\n",
    "\n",
    "### Digital / RTL-to-GDS Flow\n",
    "- May *skip* a schematic & SPICE representation\n",
    "- Goes straight from **hardware description language** and logic simulation (e.g., multipliers or NAND gates) to GDS\n",
    "- Substantially automated layout generation and checking"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Cell Hierarchy\n",
    "\n",
    "Layouts are organized hierarchically — smaller cells are instantiated inside larger cells:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Visualizing cell hierarchy\n",
    "fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(14, 5))\n",
    "\n",
    "# Left: Flat view (all polygons)\n",
    "ax1.set_title(\"Flat View (All Polygons)\", fontsize=12)\n",
    "# Draw a 3x2 array of identical \"cells\"\n",
    "for i in range(3):\n",
    "    for j in range(2):\n",
    "        x_off, y_off = i * 12, j * 10\n",
    "        # Each \"cell\" has same geometry\n",
    "        ax1.add_patch(patches.Rectangle((x_off + 1, y_off + 1), 8, 6, \n",
    "                      facecolor=M1_COLOR, alpha=0.6, edgecolor='black'))\n",
    "        ax1.add_patch(patches.Rectangle((x_off + 3, y_off + 3), 2, 2, \n",
    "                      facecolor=VIA_COLOR, alpha=0.8, edgecolor='black'))\n",
    "ax1.set_xlim(-1, 37)\n",
    "ax1.set_ylim(-1, 21)\n",
    "ax1.set_aspect('equal')\n",
    "ax1.grid(True, alpha=0.3)\n",
    "ax1.set_xlabel('x (µm)')\n",
    "ax1.set_ylabel('y (µm)')\n",
    "\n",
    "# Right: Hierarchical view\n",
    "ax2.set_title(\"Hierarchical View (Cell References)\", fontsize=12)\n",
    "# Draw the base cell once\n",
    "ax2.add_patch(patches.Rectangle((1, 12), 8, 6, \n",
    "              facecolor=M1_COLOR, alpha=0.6, edgecolor='black', linewidth=2))\n",
    "ax2.add_patch(patches.Rectangle((3, 14), 2, 2, \n",
    "              facecolor=VIA_COLOR, alpha=0.8, edgecolor='black'))\n",
    "ax2.text(5, 15, 'unit_cell', ha='center', va='center', fontsize=10, fontweight='bold')\n",
    "\n",
    "# Show it's referenced multiple times\n",
    "for i in range(3):\n",
    "    for j in range(2):\n",
    "        x_off, y_off = i * 12 + 1, j * 5\n",
    "        ax2.add_patch(patches.Rectangle((x_off, y_off), 8, 3, \n",
    "                      facecolor='none', edgecolor='gray', linestyle='--', linewidth=1))\n",
    "        ax2.text(x_off + 4, y_off + 1.5, f'ref', ha='center', va='center', \n",
    "                fontsize=8, color='gray')\n",
    "\n",
    "# Arrow showing relationship\n",
    "ax2.annotate('', xy=(5, 11), xytext=(5, 9),\n",
    "            arrowprops=dict(arrowstyle='->', color='red', lw=2))\n",
    "ax2.text(7, 10, 'instantiated\\n6 times', fontsize=9, color='red')\n",
    "\n",
    "ax2.set_xlim(-1, 37)\n",
    "ax2.set_ylim(-1, 21)\n",
    "ax2.set_aspect('equal')\n",
    "ax2.grid(True, alpha=0.3)\n",
    "ax2.set_xlabel('x (µm)')\n",
    "ax2.set_ylabel('y (µm)')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(\"Hierarchy reduces file size: instead of storing 6 copies of geometry,\")\n",
    "print(\"we store 1 cell definition + 6 references (position, rotation, scale).\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"2-design-verification\"></a>\n",
    "# 2. Design Verification\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "## Design Rule Checking (DRC)\n\nDRC ensures your layout meets the **physical constraints** of the fabrication process. These rules exist because of lithography resolution limits, etching characteristics, and reliability requirements.\n\n**Note:** The examples below use simplified values for illustration. Real PDK rules are much more detailed. For reference, here are some actual **SkyWater 130nm** rules:\n\n| Rule | Illustrative | Actual Sky130 |\n|------|-------------|---------------|\n| M1 min width | 1.0 um | 0.14 um |\n| M1 min space | 1.5 um | 0.14 um |\n| Via enclosure | 0.5 um | 0.03-0.06 um |\n| Metal density | 20-80% | varies by layer |\n\n**Density rules note:** Sky130 density requirements differ by metal layer and process variant (aluminum vs copper). For example, M1 copper has a maximum density of 77% while other layers differ. Always consult the actual PDK documentation: [skywater-pdk.readthedocs.io](https://skywater-pdk.readthedocs.io/en/main/rules.html)"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Minimum Width"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# DRC: Minimum Width\nfig, (ax1, ax2) = plt.subplots(1, 2, figsize=(12, 4))\n\nmin_width = 1.0  # Minimum width rule: 1µm\n\n# Good: meets minimum width\nax1.add_patch(patches.Rectangle((1, 1), 1.2, 6, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax1.annotate('', xy=(1, 4), xytext=(2.2, 4), arrowprops=dict(arrowstyle='<->', color='green', lw=2))\nax1.text(1.6, 4.5, '1.2 um', ha='center', fontsize=10, color='green', fontweight='bold')\nax1.text(1.6, 0.3, f'Min width = {min_width} um', ha='center', fontsize=9)\nax1.set_title('PASS: Meets Min Width', fontsize=12, color='green')\nax1.set_xlim(0, 4)\nax1.set_ylim(0, 8)\nax1.set_aspect('equal')\nax1.grid(True, alpha=0.3)\n\n# Bad: violates minimum width  \nax2.add_patch(patches.Rectangle((1, 1), 0.6, 6, facecolor=M1_COLOR, alpha=0.7, edgecolor='red', linewidth=3))\nax2.annotate('', xy=(1, 4), xytext=(1.6, 4), arrowprops=dict(arrowstyle='<->', color='red', lw=2))\nax2.text(1.3, 4.5, '0.6 um', ha='center', fontsize=10, color='red', fontweight='bold')\nax2.text(1.3, 0.3, f'Min width = {min_width} um', ha='center', fontsize=9)\nax2.set_title('FAIL: Min Width Violation', fontsize=12, color='red')\nax2.set_xlim(0, 4)\nax2.set_ylim(0, 8)\nax2.set_aspect('equal')\nax2.grid(True, alpha=0.3)\n\nplt.tight_layout()\nplt.show()"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Minimum Spacing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# DRC: Minimum Spacing\nfig, (ax1, ax2) = plt.subplots(1, 2, figsize=(12, 4))\n\nmin_space = 1.5  # Minimum spacing rule: 1.5µm\n\n# Good: adequate spacing\nax1.add_patch(patches.Rectangle((0, 1), 3, 5, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax1.add_patch(patches.Rectangle((5, 1), 3, 5, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax1.annotate('', xy=(3, 3.5), xytext=(5, 3.5), arrowprops=dict(arrowstyle='<->', color='green', lw=2))\nax1.text(4, 4.2, '2.0 um', ha='center', fontsize=10, color='green', fontweight='bold')\nax1.text(4, 0.3, f'Min spacing = {min_space} um', ha='center', fontsize=9)\nax1.set_title('PASS: Meets Min Spacing', fontsize=12, color='green')\nax1.set_xlim(-1, 9)\nax1.set_ylim(0, 7)\nax1.set_aspect('equal')\nax1.grid(True, alpha=0.3)\n\n# Bad: spacing violation\nax2.add_patch(patches.Rectangle((0, 1), 3, 5, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax2.add_patch(patches.Rectangle((3.8, 1), 3, 5, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\n# Highlight the violation area\nax2.add_patch(patches.Rectangle((3, 1), 0.8, 5, facecolor='red', alpha=0.3, edgecolor='red', linewidth=2))\nax2.annotate('', xy=(3, 3.5), xytext=(3.8, 3.5), arrowprops=dict(arrowstyle='<->', color='red', lw=2))\nax2.text(3.4, 4.2, '0.8 um', ha='center', fontsize=10, color='red', fontweight='bold')\nax2.text(3.4, 0.3, f'Min spacing = {min_space} um', ha='center', fontsize=9)\nax2.set_title('FAIL: Min Spacing Violation', fontsize=12, color='red')\nax2.set_xlim(-1, 9)\nax2.set_ylim(0, 7)\nax2.set_aspect('equal')\nax2.grid(True, alpha=0.3)\n\nplt.tight_layout()\nplt.show()"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Enclosure Rules (Via must be enclosed by metal)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# DRC: Enclosure Rules\nfig, (ax1, ax2) = plt.subplots(1, 2, figsize=(12, 5))\n\nmin_enclosure = 0.5  # Via must be enclosed by 0.5µm of metal on all sides\n\n# Good: proper enclosure\nax1.add_patch(patches.Rectangle((1, 1), 4, 4, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax1.add_patch(patches.Rectangle((2, 2), 2, 2, facecolor=VIA_COLOR, alpha=0.9, edgecolor='black'))\n# Show enclosure dimension\nax1.annotate('', xy=(1, 2.5), xytext=(2, 2.5), arrowprops=dict(arrowstyle='<->', color='green', lw=1.5))\nax1.text(1.5, 2.8, '1.0', ha='center', fontsize=9, color='green')\nax1.text(3, 0.3, f'Min enclosure = {min_enclosure} um', ha='center', fontsize=9)\nax1.set_title('PASS: Proper Via Enclosure', fontsize=12, color='green')\nax1.set_xlim(0, 6)\nax1.set_ylim(0, 6)\nax1.set_aspect('equal')\nax1.grid(True, alpha=0.3)\n# Legend\nax1.add_patch(patches.Rectangle((4.5, 5), 0.4, 0.4, facecolor=M1_COLOR, alpha=0.7))\nax1.text(5, 5.2, 'Metal', fontsize=8)\nax1.add_patch(patches.Rectangle((4.5, 4.3), 0.4, 0.4, facecolor=VIA_COLOR, alpha=0.9))\nax1.text(5, 4.5, 'Via', fontsize=8)\n\n# Bad: enclosure violation\nax2.add_patch(patches.Rectangle((1, 1), 3, 4, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax2.add_patch(patches.Rectangle((1.8, 2), 2, 2, facecolor=VIA_COLOR, alpha=0.9, edgecolor='red', linewidth=3))\n# Highlight the problem area\nax2.add_patch(patches.FancyBboxPatch((3.5, 2), 0.5, 2, facecolor='red', alpha=0.3,\n              boxstyle='round,pad=0.05'))\nax2.annotate('', xy=(3.8, 3), xytext=(4, 3), arrowprops=dict(arrowstyle='<->', color='red', lw=1.5))\nax2.text(4.3, 3, '0.2', ha='left', fontsize=9, color='red')\nax2.text(2.5, 0.3, f'Min enclosure = {min_enclosure} um', ha='center', fontsize=9)\nax2.text(4.5, 2.5, 'Via extends\\nbeyond metal!', fontsize=9, color='red', ha='center')\nax2.set_title('FAIL: Enclosure Violation', fontsize=12, color='red')\nax2.set_xlim(0, 6)\nax2.set_ylim(0, 6)\nax2.set_aspect('equal')\nax2.grid(True, alpha=0.3)\n\nplt.tight_layout()\nplt.show()"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Metal Density Rules"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# DRC: Metal Density\nfig, (ax1, ax2, ax3) = plt.subplots(1, 3, figsize=(15, 4))\n\n# Window for density check\nwindow_size = 10\n\ndef add_density_window(ax):\n    ax.add_patch(patches.Rectangle((0, 0), window_size, window_size, \n                 facecolor='none', edgecolor='gray', linestyle='--', linewidth=2))\n    ax.set_xlim(-1, 11)\n    ax.set_ylim(-1, 11)\n    ax.set_aspect('equal')\n    ax.grid(True, alpha=0.3)\n\n# Too sparse (< 20%)\nax1.add_patch(patches.Rectangle((4, 4), 2, 2, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nadd_density_window(ax1)\nax1.set_title('FAIL: Too Sparse (4%)\\nMin density: 20%', fontsize=11, color='red')\nax1.text(5, -0.5, 'CMP issues: dishing', ha='center', fontsize=9, style='italic')\n\n# Good density (40-60%)\nfor i in range(5):\n    for j in range(5):\n        if (i + j) % 2 == 0:\n            ax2.add_patch(patches.Rectangle((i*2, j*2), 1.5, 1.5, \n                          facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nadd_density_window(ax2)\nax2.set_title('PASS: Good Density (~50%)\\nTarget: 30-70%', fontsize=11, color='green')\n\n# Too dense (> 80%)\nax3.add_patch(patches.Rectangle((0.5, 0.5), 9, 9, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\n# Small gaps\nax3.add_patch(patches.Rectangle((3, 3), 0.5, 4, facecolor='white', edgecolor='black'))\nax3.add_patch(patches.Rectangle((6, 3), 0.5, 4, facecolor='white', edgecolor='black'))\nadd_density_window(ax3)\nax3.set_title('FAIL: Too Dense (>85%)\\nMax density: 80%', fontsize=11, color='red')\nax3.text(5, -0.5, 'CMP issues: erosion', ha='center', fontsize=9, style='italic')\n\nplt.tight_layout()\nplt.show()\n\nprint(\"Density rules ensure uniform polishing during CMP (Chemical Mechanical Planarization).\")\nprint(\"Fill patterns are often auto-generated to meet density requirements.\")"
  },
  {
   "cell_type": "markdown",
   "source": "### Other Reliability Rules\n\nBeyond basic geometry checks, DRC includes reliability rules:\n\n**Antenna Rules**\n- During plasma etching, long metal wires can accumulate charge\n- This charge can damage thin gate oxides connected to the wire\n- **Fix**: Add protective diodes or break long routes with vias to upper metals\n- Tools often auto-fix these; you'll see \"antenna diodes\" in your layout\n\n**Electromigration**\n- High current density causes metal atoms to migrate over time\n- Eventually creates voids (opens) or hillocks (shorts)\n- **Rule**: Minimum wire width depends on expected current\n- Power/ground routes need to be wider than signal routes\n\nThese rules matter more for production chips than educational tapeouts, but the DRC deck will flag them regardless.",
   "metadata": {}
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Layout vs. Schematic Checking (LVS)\n",
    "\n",
    "LVS verifies that your **physical layout** matches your **logical schematic**:\n",
    "- Extracts a netlist from the layout geometry\n",
    "- Compares against the original schematic netlist\n",
    "- Reports mismatches: shorts, opens, missing components, parameter differences"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# LVS: Common errors\nfig, axes = plt.subplots(1, 3, figsize=(15, 4))\n\n# Correct connectivity\nax = axes[0]\nax.add_patch(patches.Rectangle((0, 2), 4, 1, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax.add_patch(patches.Rectangle((6, 2), 4, 1, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax.add_patch(patches.Rectangle((4, 0), 2, 5, facecolor=M2_COLOR, alpha=0.7, edgecolor='black'))\nax.add_patch(patches.Rectangle((4.5, 2.25), 1, 0.5, facecolor=VIA_COLOR, alpha=0.9, edgecolor='black'))\nax.text(2, 3.5, 'Net A', ha='center', fontsize=10)\nax.text(8, 3.5, 'Net A', ha='center', fontsize=10)\nax.set_title('PASS: Connected via M2', fontsize=11, color='green')\nax.set_xlim(-1, 11)\nax.set_ylim(-1, 6)\nax.set_aspect('equal')\nax.grid(True, alpha=0.3)\n\n# Open circuit (missing via)\nax = axes[1]\nax.add_patch(patches.Rectangle((0, 2), 4, 1, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax.add_patch(patches.Rectangle((6, 2), 4, 1, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax.add_patch(patches.Rectangle((4, 0), 2, 5, facecolor=M2_COLOR, alpha=0.7, edgecolor='black'))\n# Missing via!\nax.add_patch(patches.Circle((5, 2.5), 0.8, facecolor='none', edgecolor='red', linewidth=3, linestyle='--'))\nax.text(5, 2.5, '?', ha='center', va='center', fontsize=14, color='red', fontweight='bold')\nax.text(2, 3.5, 'Net A', ha='center', fontsize=10)\nax.text(8, 3.5, 'Net B', ha='center', fontsize=10, color='red')\nax.set_title('FAIL: Open - Missing Via', fontsize=11, color='red')\nax.set_xlim(-1, 11)\nax.set_ylim(-1, 6)\nax.set_aspect('equal')\nax.grid(True, alpha=0.3)\n\n# Short circuit (unintended connection)\nax = axes[2]\nax.add_patch(patches.Rectangle((0, 3), 10, 1, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\nax.add_patch(patches.Rectangle((0, 0), 10, 1, facecolor=M1_COLOR, alpha=0.7, edgecolor='black'))\n# Unintended bridge\nax.add_patch(patches.Rectangle((4.5, 1), 1, 2, facecolor=M1_COLOR, alpha=0.7, edgecolor='red', linewidth=3))\nax.text(5, 4.5, 'Net A', ha='center', fontsize=10)\nax.text(5, -0.5, 'Net B (should be separate)', ha='center', fontsize=10)\nax.annotate('SHORT!', xy=(5, 2), fontsize=12, color='red', fontweight='bold',\n           ha='center', bbox=dict(boxstyle='round', facecolor='yellow', alpha=0.8))\nax.set_title('FAIL: Short - Unintended Bridge', fontsize=11, color='red')\nax.set_xlim(-1, 11)\nax.set_ylim(-1, 6)\nax.set_aspect('equal')\nax.grid(True, alpha=0.3)\n\nplt.tight_layout()\nplt.show()"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"3-process-development-kits\"></a>\n",
    "# 3. Process Development Kits\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "A **PDK** (Process Development Kit) provides everything you need to design for a specific fab process:\n",
    "\n",
    "| Component | Purpose |\n",
    "|-----------|----------|\n",
    "| **Layer Maps** | Defines which GDS layers correspond to which physical layers |\n",
    "| **Feature Sizes** | Minimum/maximum dimensions for each layer |\n",
    "| **Design Rules** | DRC rule deck for the process |\n",
    "| **Device Models** | SPICE models for transistors, resistors, capacitors |\n",
    "| **Standard Cells** | Pre-designed logic gates (for digital flows) |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Example: Layer stackup visualization\n",
    "fig, ax = plt.subplots(figsize=(10, 6))\n",
    "\n",
    "layers = [\n",
    "    ('Substrate', '#8B4513', 0, 2),\n",
    "    ('Field Oxide', '#D3D3D3', 2, 0.5),\n",
    "    ('Poly / Active', '#4CAF50', 2.5, 0.3),\n",
    "    ('ILD 1', '#ADD8E6', 2.8, 0.8),\n",
    "    ('Metal 1', '#2196F3', 3.6, 0.4),\n",
    "    ('ILD 2', '#ADD8E6', 4.0, 0.8),\n",
    "    ('Metal 2', '#FF9800', 4.8, 0.5),\n",
    "    ('Passivation', '#90EE90', 5.3, 0.4),\n",
    "]\n",
    "\n",
    "for name, color, y, height in layers:\n",
    "    ax.add_patch(patches.Rectangle((0, y), 10, height, \n",
    "                 facecolor=color, edgecolor='black', linewidth=0.5))\n",
    "    ax.text(10.5, y + height/2, name, va='center', fontsize=10)\n",
    "\n",
    "# Add via between M1 and M2\n",
    "ax.add_patch(patches.Rectangle((4.5, 4.0), 1, 0.8, facecolor='#9C27B0', edgecolor='black'))\n",
    "ax.text(5, 4.4, 'Via', ha='center', va='center', fontsize=8, color='white')\n",
    "\n",
    "# Add contact to poly\n",
    "ax.add_patch(patches.Rectangle((2.5, 2.8), 0.5, 0.8, facecolor='#9C27B0', edgecolor='black'))\n",
    "\n",
    "ax.set_xlim(-0.5, 14)\n",
    "ax.set_ylim(-0.5, 6.5)\n",
    "ax.set_aspect('equal')\n",
    "ax.set_title('Simplified Layer Stackup Cross-Section', fontsize=12)\n",
    "ax.set_ylabel('Height')\n",
    "ax.set_xticks([])\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"4-layout-tools--file-formats\"></a>\n",
    "# 4. Layout Tools & File Formats\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Open Source Tools\n",
    "- **KLayout** — GUI-based viewer and editor\n",
    "- **gdsfactory** — Python-based programmatic layout\n",
    "- **Magic** — Classic tool for CMOS layout\n",
    "\n",
    "### Commercial Tools\n",
    "- **Cadence Virtuoso** — Industry standard for analog/mixed-signal\n",
    "- **Synopsys Custom Compiler** — Alternative commercial option\n",
    "- **Mentor Calibre** — Industry standard for DRC/LVS\n",
    "\n",
    "### File Formats\n",
    "| Format | Use Case |\n",
    "|--------|----------|\n",
    "| **GDS (GDSII)** | Most common, binary format, ~40 years old |\n",
    "| **OASIS** | More compact — a 1 GB GDS becomes ~10 MB OASIS |\n",
    "| **LEF/DEF** | Library Exchange Format / Design Exchange Format (digital flows) |"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"5-tape-out--layout-acceptance\"></a>\n",
    "# 5. Tape Out & Layout Acceptance\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Tape Out\n",
    "\n",
    "> **Historical note:** The term \"tape out\" comes from a time when designs were sent to the fab on **cassette tapes**!\n",
    "\n",
    "Today, we just send a file over:\n",
    "- Email\n",
    "- SFTP server\n",
    "- Secure file transfer portal\n",
    "\n",
    "## Layout Acceptance\n",
    "\n",
    "Before the fab begins work, they perform their own verification:\n",
    "- DRC with their internal rule deck\n",
    "- Layer mapping verification\n",
    "- Density checks\n",
    "- Antenna rule checks"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"6-fabrication-overview\"></a>\n",
    "# 6. Fabrication Overview\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## A Designer's Perspective\n",
    "\n",
    "Once you send your design off to fabrication, **now it's time to wait**.\n",
    "\n",
    "Fabrication typically takes **~1 to 6 months** depending on complexity.\n",
    "\n",
    "### In the meantime, you can:\n",
    "\n",
    "1. **Prepare for chip arrival**\n",
    "   - Set up test equipment (hardware and software)\n",
    "   - Develop test patterns\n",
    "   - Make sure you have packaging and wiring ready\n",
    "\n",
    "2. **Start on a new design** (if everything is ready)\n",
    "   - A backup design variant\n",
    "   - Something more aggressive\n",
    "   - Something completely unrelated"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## A Broader Perspective (Foundry Side)\n",
    "\n",
    "On the foundry side, this is when the work starts:\n",
    "\n",
    "### 1. Wafers Allocated\n",
    "- Wafers are grown by specialized providers\n",
    "\n",
    "### 2. Masks Ordered\n",
    "- Typically done by specialized providers (e.g., Toppan, Photronics)\n",
    "\n",
    "### 3. Process/PI Sheet Created\n",
    "- Defines the processing and metrology steps\n",
    "- Defines any **splits** in a run (e.g., half of the wafers see intentionally different processing parameters at a critical stage)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"7-the-fabrication-process\"></a>\n",
    "# 7. The Fabrication Process\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<div style=\"background: #f8f9fa; padding: 20px; border-radius: 10px; border-left: 4px solid #007bff;\">\n",
    "\n",
    "### The Basic Cycle\n",
    "\n",
    "**1. Deposit material** → **2. Define features (photolithography)** → **3. Etch material**\n",
    "\n",
    "*Repeat for each layer*\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Visualizing the basic fabrication cycle\n",
    "fig, axes = plt.subplots(2, 3, figsize=(14, 8))\n",
    "axes = axes.flatten()\n",
    "\n",
    "def draw_cross_section(ax, title, substrate=True, metal=None, oxide=None, resist=None, annotation=None):\n",
    "    \"\"\"Draw a simplified cross-section.\"\"\"\n",
    "    if substrate:\n",
    "        ax.add_patch(patches.Rectangle((0, 0), 10, 1.5, facecolor='#8B4513'))\n",
    "        ax.text(5, 0.75, 'Substrate', ha='center', va='center', color='white', fontsize=9)\n",
    "    if oxide:\n",
    "        ax.add_patch(patches.Rectangle((0, 1.5), 10, oxide, facecolor='#ADD8E6'))\n",
    "    if metal == 'full':\n",
    "        ax.add_patch(patches.Rectangle((0, 1.5), 10, 0.5, facecolor='#C0C0C0', edgecolor='black'))\n",
    "    elif metal == 'patterned':\n",
    "        ax.add_patch(patches.Rectangle((0, 1.5), 3, 0.5, facecolor='#C0C0C0', edgecolor='black'))\n",
    "        ax.add_patch(patches.Rectangle((7, 1.5), 3, 0.5, facecolor='#C0C0C0', edgecolor='black'))\n",
    "    if resist == 'full':\n",
    "        ax.add_patch(patches.Rectangle((0, 2.0), 10, 0.4, facecolor='#FFB6C1', edgecolor='black'))\n",
    "    elif resist == 'patterned':\n",
    "        ax.add_patch(patches.Rectangle((0, 2.0), 3, 0.4, facecolor='#FFB6C1', edgecolor='black'))\n",
    "        ax.add_patch(patches.Rectangle((7, 2.0), 3, 0.4, facecolor='#FFB6C1', edgecolor='black'))\n",
    "    if annotation:\n",
    "        ax.annotate(annotation[0], xy=annotation[1], fontsize=10, ha='center',\n",
    "                   bbox=dict(boxstyle='round', facecolor='yellow', alpha=0.8))\n",
    "    ax.set_xlim(-0.5, 10.5)\n",
    "    ax.set_ylim(-0.2, 3.5)\n",
    "    ax.set_aspect('equal')\n",
    "    ax.set_title(title, fontsize=11)\n",
    "    ax.axis('off')\n",
    "\n",
    "draw_cross_section(axes[0], \"1. Start: Clean Substrate\")\n",
    "draw_cross_section(axes[1], \"2. Deposit Metal\", metal='full')\n",
    "draw_cross_section(axes[2], \"3. Coat with Photoresist\", metal='full', resist='full')\n",
    "draw_cross_section(axes[3], \"4. Expose & Develop Resist\", metal='full', resist='patterned',\n",
    "                  annotation=('UV Light\\nexposed here', (5, 2.8)))\n",
    "draw_cross_section(axes[4], \"5. Etch Metal\", metal='patterned', resist='patterned')\n",
    "draw_cross_section(axes[5], \"6. Strip Resist → Done!\", metal='patterned')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Front End vs Back End Processing\n",
    "\n",
    "**Front End (FEOL)**\n",
    "- Transistor/device formation\n",
    "- Most complex and critical steps\n",
    "- Defines device performance\n",
    "\n",
    "**Back End (BEOL)**\n",
    "- Metal interconnect layers\n",
    "- Repeated deposit → pattern → etch cycle\n",
    "- `metal → dielectric → metal → dielectric → ...`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### What's Taking So Long?\n",
    "\n",
    "| Factor | Description |\n",
    "|--------|-------------|\n",
    "| **Inspection steps** | Quality checks between process steps |\n",
    "| **Queues** | Waiting for tool availability |\n",
    "| **Rework** | Fixing issues discovered during inspection |\n",
    "| **Process monitors** | Test structures to verify process parameters |\n",
    "| **Tool downtime & repairs** | Equipment maintenance |\n",
    "| **Holds** | Waiting for engineering decisions |"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"8-chip-delivery--packaging\"></a>\n",
    "# 8. Chip Delivery & Packaging\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Packaging Options\n",
    "\n",
    "### Bare Die\n",
    "- **Gel packs** — Die shipped in protective gel\n",
    "- **Waffle packs** — Plastic trays with individual pockets\n",
    "- **Wirebonding** — You handle the packaging\n",
    "\n",
    "### Packaged Parts\n",
    "- **DIP / SIP / through-hole packages** — Easy to prototype with\n",
    "- **SMT / Surface mount packages** — Production-ready\n",
    "- **BGA / Flip-chip** — High pin count, high performance"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Fabrication Summary Data\n",
    "\n",
    "Specifications you might receive with your chips:\n",
    "\n",
    "| Measurement | What it tells you |\n",
    "|-------------|-------------------|\n",
    "| **Sheet resistance** | Metal and via quality |\n",
    "| **Capacitance** | Dielectric thickness and quality |\n",
    "| **Line/space CD** | Critical dimension measurements |\n",
    "| **Defect density** | Process cleanliness |"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 30px; margin: 20px -10px -10px -10px; border-radius: 15px 15px 0 0; text-align: center;\">\n",
    "\n",
    "## Summary\n",
    "\n",
    "**Layout** → **Verification (DRC/LVS)** → **Tape Out** → **Fabrication** → **Delivery**\n",
    "\n",
    "<p style=\"opacity: 0.7; margin-top: 15px;\">Questions? Let's discuss!</p>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "*This notebook is designed for use with JupyterLite — runs entirely in your browser!*"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}