INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:54:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (clk rise@6.720ns - clk rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 1.722ns (27.773%)  route 4.478ns (72.227%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.203 - 6.720 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1790, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X45Y140        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y140        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=32, routed)          0.395     1.119    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X44Y140        LUT5 (Prop_lut5_I3_O)        0.043     1.162 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.162    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.296     1.458 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/O[3]
                         net (fo=4, routed)           0.538     1.996    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_4
    SLICE_X43Y143        LUT3 (Prop_lut3_I1_O)        0.120     2.116 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.331     2.447    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.043     2.490 r  lsq1/handshake_lsq_lsq1_core/dataReg[13]_i_2/O
                         net (fo=2, routed)           0.554     3.044    lsq1/handshake_lsq_lsq1_core/dataReg[13]_i_2_n_0
    SLICE_X42Y140        LUT6 (Prop_lut6_I2_O)        0.043     3.087 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_4/O
                         net (fo=9, routed)           0.655     3.743    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_4_n_0
    SLICE_X42Y147        LUT5 (Prop_lut5_I1_O)        0.043     3.786 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.301     4.086    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X41Y147        LUT5 (Prop_lut5_I2_O)        0.043     4.129 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.229     4.359    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X40Y146        LUT3 (Prop_lut3_I0_O)        0.043     4.402 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.402    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X40Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.575 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.575    addf0/operator/ltOp_carry__2_n_0
    SLICE_X40Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.697 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.437     5.134    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X40Y149        LUT2 (Prop_lut2_I0_O)        0.133     5.267 r  lsq1/handshake_lsq_lsq1_core/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.267    addf0/operator/p_1_in[4]
    SLICE_X40Y149        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.235     5.502 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=7, routed)           0.530     6.032    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[2]
    SLICE_X41Y150        LUT5 (Prop_lut5_I1_O)        0.126     6.158 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.229     6.387    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X41Y151        LUT3 (Prop_lut3_I1_O)        0.043     6.430 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.279     6.708    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X42Y152        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.720     6.720 r  
                                                      0.000     6.720 r  clk (IN)
                         net (fo=1790, unset)         0.483     7.203    addf0/operator/RightShifterComponent/clk
    SLICE_X42Y152        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.203    
                         clock uncertainty           -0.035     7.167    
    SLICE_X42Y152        FDRE (Setup_fdre_C_R)       -0.271     6.896    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  0.188    




