--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf top.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_osc_12mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
KEY_0       |    7.867(R)|      SLOW  |   -2.837(R)|      FAST  |CLK_12MHZ         |   0.000|
KEY_3       |    3.676(R)|      SLOW  |   -1.653(R)|      FAST  |CLK_12MHZ         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_osc_12mhz to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
BUZZER       |         8.425(R)|      SLOW  |         3.313(R)|      FAST  |CLK_12MHZ         |   0.000|
DC_M1        |         7.391(R)|      SLOW  |         2.789(R)|      FAST  |CLK_12MHZ         |   0.000|
DC_M2        |         7.491(R)|      SLOW  |         2.844(R)|      FAST  |CLK_12MHZ         |   0.000|
vga_blue_out |         7.510(R)|      SLOW  |         2.868(R)|      FAST  |clk_25mhz         |   0.000|
vga_green_out|         7.406(R)|      SLOW  |         2.802(R)|      FAST  |clk_25mhz         |   0.000|
vga_hs       |         7.496(R)|      SLOW  |         2.815(R)|      FAST  |clk_25mhz         |   0.000|
vga_red_out  |         7.664(R)|      SLOW  |         2.986(R)|      FAST  |clk_25mhz         |   0.000|
vga_vs       |         7.471(R)|      SLOW  |         2.866(R)|      FAST  |clk_25mhz         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_osc_12mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_osc_12mhz  |    6.673|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
KEY_1          |RELAY          |    7.533|
KEY_2          |BUZZER         |   11.569|
---------------+---------------+---------+


Analysis completed Sun Mar 07 11:00:46 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



