// Seed: 2979806723
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  wire id_12;
  id_13(
      .id_0(1), .id_1(), .id_2(1), .id_3(id_7), .id_4(1)
  );
endmodule
module module_1;
  supply1 id_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  logic [7:0] id_2;
  assign id_2[1] = id_1 << id_1;
endmodule
