#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb 11 23:12:45 2018
# Process ID: 3306
# Current directory: /home/arya
# Command line: vivado
# Log file: /home/arya/vivado.log
# Journal file: /home/arya/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.xpr
INFO: [Project 1-313] Project file moved from '/home/arya/src/eecs151-sp18/fpga_labs/staging/lab4/lab4' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.ip_user_files', nor could it be found using path '/home/arya/src/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/ml505top.v] -no_script -reset -force -quiet
remove_files  /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/ml505top.v
file delete -force /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/ml505top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v}
update_compile_order -fileset sources_1
set_property top shift_register_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
ERROR: [VRFC 10-2592] cannot index into non-array type reg for signal_in [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:34]
ERROR: [VRFC 10-2592] cannot index into non-array type reg for signal_in [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:36]
ERROR: [VRFC 10-2592] cannot index into non-array type reg for signal_in [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:42]
ERROR: [VRFC 10-2592] cannot index into non-array type reg for signal_in [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:44]
ERROR: [VRFC 10-1040] module shift_register_testbench ignored due to previous errors [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
ERROR: [VRFC 10-2592] cannot index into non-array type reg for signal_in [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:34]
ERROR: [VRFC 10-2592] cannot index into non-array type reg for signal_in [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:36]
ERROR: [VRFC 10-2592] cannot index into non-array type reg for signal_in [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:42]
ERROR: [VRFC 10-2592] cannot index into non-array type reg for signal_in [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:44]
ERROR: [VRFC 10-1040] module shift_register_testbench ignored due to previous errors [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port out on this module [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:22]
ERROR: [VRFC 10-426] cannot find port shift on this module [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:21]
ERROR: [VRFC 10-426] cannot find port in on this module [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port out on this module [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:22]
ERROR: [VRFC 10-426] cannot find port shift on this module [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:21]
ERROR: [VRFC 10-426] cannot find port in on this module [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module shift_register does not have a parameter named width [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:17]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 10 for port out [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register_default
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/shift_register_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/shift_register_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb 11 23:48:30 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 11 23:48:30 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_register_testbench_behav -key {Behavioral:sim_1:Functional:shift_register_testbench} -tclbatch {shift_register_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source shift_register_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 295 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_register_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6643.914 ; gain = 66.699 ; free physical = 9649 ; free virtual = 14391
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module shift_register does not have a parameter named width [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:17]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 10 for port out [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register_default
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 295 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 61
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6659.938 ; gain = 0.000 ; free physical = 9642 ; free virtual = 14386
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module shift_register does not have a parameter named width [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:17]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 10 for port out [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register_default
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 295 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 62
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module shift_register does not have a parameter named width [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:17]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 10 for port out [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register_default
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 295 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 62
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module shift_register does not have a parameter named width [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:17]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 10 for port out [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register_default
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 295 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 61
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module shift_register does not have a parameter named width [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:17]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 10 for port out [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register_default
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 295 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 61
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=24) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=24)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 295 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 61
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 6737.969 ; gain = 0.000 ; free physical = 6655 ; free virtual = 12717
set_property top sync_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sync_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sync_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/sync_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sync_testbench_behav xil_defaultlib.sync_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/synchronizer.v" Line 1. Module synchronizer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.sync_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot sync_testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/sync_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/sync_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 13 01:25:16 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:05 . Memory (MB): peak = 289.043 ; gain = 0.000 ; free physical = 6423 ; free virtual = 12506
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 13 01:25:16 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6848.203 ; gain = 0.000 ; free physical = 6458 ; free virtual = 12541
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sync_testbench_behav -key {Behavioral:sim_1:Functional:sync_testbench} -tclbatch {sync_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sync_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns


Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 165 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/sync_testbench.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sync_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 6909.047 ; gain = 60.844 ; free physical = 6459 ; free virtual = 12542
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 7085.148 ; gain = 0.000 ; free physical = 6325 ; free virtual = 12430
close_project
open_project /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property top debouncer_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/debouncer_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/debouncer_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 13 01:44:42 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 13 01:44:42 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7085.148 ; gain = 0.000 ; free physical = 6260 ; free virtual = 12366
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_testbench_behav -key {Behavioral:sim_1:Functional:debouncer_testbench} -tclbatch {debouncer_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source debouncer_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure 0: The debounced output[0] wasn't 0 for the entire test.
Failure 0: The debounced output[0] wasn't 0 for the entire test.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7085.148 ; gain = 0.000 ; free physical = 6245 ; free virtual = 12350
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7085.148 ; gain = 0.000 ; free physical = 6251 ; free virtual = 12357
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 7085.148 ; gain = 0.000 ; free physical = 6247 ; free virtual = 12353
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top edge_detector_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'edge_detector_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj edge_detector_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
ERROR: [VRFC 10-1280] procedural assignment to a non-register edge_detect_pulse is not permitted, left-hand side should be reg/integer/time/genvar [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v:14]
ERROR: [VRFC 10-1280] procedural assignment to a non-register edge_detect_pulse is not permitted, left-hand side should be reg/integer/time/genvar [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v:14]
ERROR: [VRFC 10-1040] module edge_detector ignored due to previous errors [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'edge_detector_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj edge_detector_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot edge_detector_testbench_behav xil_defaultlib.edge_detector_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" Line 1. Module edge_detector_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_detector_default
Compiling module xil_defaultlib.edge_detector_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot edge_detector_testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/edge_detector_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/edge_detector_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 13 01:56:05 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:05 . Memory (MB): peak = 289.043 ; gain = 0.000 ; free physical = 6166 ; free virtual = 12274
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 13 01:56:05 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7085.148 ; gain = 0.000 ; free physical = 6199 ; free virtual = 12308
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "edge_detector_testbench_behav -key {Behavioral:sim_1:Functional:edge_detector_testbench} -tclbatch {edge_detector_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source edge_detector_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure 1: Your edge detector's output wasn't 1 clock cycle wide
INFO: [USF-XSim-96] XSim completed. Design snapshot 'edge_detector_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7085.148 ; gain = 0.000 ; free physical = 6195 ; free virtual = 12303
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'edge_detector_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj edge_detector_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot edge_detector_testbench_behav xil_defaultlib.edge_detector_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" Line 1. Module edge_detector_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_detector_default
Compiling module xil_defaultlib.edge_detector_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot edge_detector_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Failure 1: Your edge detector's output wasn't 1 clock cycle wide
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7085.148 ; gain = 0.000 ; free physical = 6218 ; free virtual = 12326
add_wave {{/edge_detector_testbench/DUT/stored_signals}} {{/edge_detector_testbench/DUT/detected_pulses}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'edge_detector_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj edge_detector_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot edge_detector_testbench_behav xil_defaultlib.edge_detector_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" Line 1. Module edge_detector_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_detector_default
Compiling module xil_defaultlib.edge_detector_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot edge_detector_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Failure 1: Your edge detector's output wasn't 1 clock cycle wide
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'edge_detector_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj edge_detector_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot edge_detector_testbench_behav xil_defaultlib.edge_detector_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v" Line 1. Module edge_detector_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_detector_default
Compiling module xil_defaultlib.edge_detector_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot edge_detector_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 315 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/edge_detector_testbench.v" Line 68
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top debouncer_testbench [current_fileset]
update_compile_order -fileset sources_1
set_property top debouncer_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_testbench_behav -key {Behavioral:sim_1:Functional:debouncer_testbench} -tclbatch {debouncer_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source debouncer_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Failure 2: The debounced output[1] should stay high once the counter saturates
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 3725 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" Line 118
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
ERROR: [VRFC 10-1280] procedural assignment to a non-register debounced_signal is not permitted, left-hand side should be reg/integer/time/genvar [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register debounced_signal is not permitted, left-hand side should be reg/integer/time/genvar [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:44]
ERROR: [VRFC 10-394] cannot access memory saturating_counter directly [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register debounced_signal is not permitted, left-hand side should be reg/integer/time/genvar [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register debounced_signal is not permitted, left-hand side should be reg/integer/time/genvar [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:48]
ERROR: [VRFC 10-1040] module debouncer ignored due to previous errors [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_testbench_behav -key {Behavioral:sim_1:Functional:debouncer_testbench} -tclbatch {debouncer_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source debouncer_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure 0: The debounced output[0] wasn't 0 for the entire test.
Failure 0: The debounced output[0] wasn't 0 for the entire test.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 10 us
Failure 2: The debounced output[1] should stay high once the counter saturates
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 3725 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" Line 118
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_testbench_behav -key {Behavioral:sim_1:Functional:debouncer_testbench} -tclbatch {debouncer_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source debouncer_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
Failure 2: The debounced output[1] should stay high once the counter saturates
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 3725 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" Line 118
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 10 us
Failure 2: The debounced output[1] should stay high once the counter saturates
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 3725 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" Line 118
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 10 us
Failure 2: The debounced output[1] should stay high once the counter saturates
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 3725 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" Line 118
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 10 us
Failure 3: The debounced output[1] should have fallen as soon as the glitchy signal fell
Failure 4: The debounced output[1] should remain low after the glitchy signal falls
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 3715 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" Line 118
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 10 us
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 3725 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" Line 118
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debouncer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj debouncer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debouncer_testbench_behav xil_defaultlib.debouncer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=2,sample_count_max=10,pulse_count_max=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(width=2,sample_count_m...
Compiling module xil_defaultlib.debouncer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot debouncer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debouncer_testbench_behav -key {Behavioral:sim_1:Functional:debouncer_testbench} -tclbatch {debouncer_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source debouncer_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debouncer_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
Test Done! If any failures were printed, fix them! Otherwise this testbench passed.
$finish called at time : 3725 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/debouncer_testbench.v" Line 118
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rotary_decoder_fpga_test.v] -no_script -reset -force -quiet
remove_files  /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rotary_decoder_fpga_test.v
file delete -force /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rotary_decoder_fpga_test.v
export_ip_user_files -of_objects  [get_files /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rotary_decoder_testbench.v] -no_script -reset -force -quiet
remove_files  /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rotary_decoder_testbench.v
file delete -force /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rotary_decoder_testbench.v
set_property top debouncer_fpga_test [current_fileset]
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab3/lab3/lab3.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc
import_files -fileset constrs_1 /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab3/lab3/lab3.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 02:35:40 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 02:35:40 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 02:37:10 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 02:37:10 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/003017A40B24A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/003017A40B24A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A40B24A
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arya/.Xil/Vivado-3306-nebuchadnezzar/dcp0/debouncer_fpga_test.xdc]
Finished Parsing XDC File [/home/arya/.Xil/Vivado-3306-nebuchadnezzar/dcp0/debouncer_fpga_test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7681.719 ; gain = 1.000 ; free physical = 4938 ; free virtual = 11210
Restored from archive | CPU: 0.020000 secs | Memory: 1.438194 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7681.719 ; gain = 1.000 ; free physical = 4938 ; free virtual = 11210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 7839.602 ; gain = 397.992 ; free physical = 4915 ; free virtual = 11186
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/debouncer_fpga_test.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/z1top.v:22]
[Tue Feb 13 02:47:32 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 13 02:48:30 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
set_property top shift_register_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arya/.Xil/Vivado-3306-nebuchadnezzar/dcp3/debouncer_fpga_test.xdc]
Finished Parsing XDC File [/home/arya/.Xil/Vivado-3306-nebuchadnezzar/dcp3/debouncer_fpga_test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8196.301 ; gain = 0.000 ; free physical = 4529 ; free virtual = 10805
Restored from archive | CPU: 0.030000 secs | Memory: 3.468079 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8196.301 ; gain = 0.000 ; free physical = 4529 ; free virtual = 10805
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 02:50:21 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 02:50:21 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue Feb 13 02:52:39 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 02:52:39 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
ERROR: [VRFC 10-1243] port out must not be declared to be an array [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v:7]
ERROR: [VRFC 10-1040] module shift_register ignored due to previous errors [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=5)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/shift_register_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/shift_register_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 13 03:39:02 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:06 . Memory (MB): peak = 289.039 ; gain = 0.000 ; free physical = 3809 ; free virtual = 10144
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 13 03:39:02 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 8794.039 ; gain = 0.000 ; free physical = 3843 ; free virtual = 10178
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_register_testbench_behav -key {Behavioral:sim_1:Functional:shift_register_testbench} -tclbatch {shift_register_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source shift_register_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test Done! Inspect the waveform.
$finish called at time : 295 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_register_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 8849.867 ; gain = 55.828 ; free physical = 3835 ; free virtual = 10170
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=5)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Test Done! Inspect the waveform.
$finish called at time : 295 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 63
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=5)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Failure 1: Value after one shift should be 0xF
Test Done! Inspect the waveform.
$finish called at time : 255 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 54
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:55]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:58]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:61]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=5)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Failure 1: Value after one shift should be 0x8
Failure 2: Value after one shift should be 0x89
Failure 3: Value after one shift should be 0x89A
Failure 4: Value after one shift should be 0x89AB
Failure 5: Value after one shift should be 0x89ABC
Test Done! Inspect the waveform.
$finish called at time : 255 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 67
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:60]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:64]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=5)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Failure 1: Value after one shift should be 0x8
Failure 2: Value after one shift should be 0x89
Failure 3: Value after one shift should be 0x89A
Failure 4: Value after one shift should be 0x89AB
Failure 5: Value after one shift should be 0x89ABC
Test Done! Inspect the waveform.
$finish called at time : 255 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:60]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:64]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=5)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Failure 1: Value after one shift should be 0x8
Failure 2: Value after one shift should be 0x89
Failure 3: Value after one shift should be 0x89A
Failure 4: Value after one shift should be 0x89AB
Failure 5: Value after one shift should be 0x89ABC
Test Done! Inspect the waveform.
$finish called at time : 255 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:60]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:64]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=5)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Failure 1: Value should be 0x89 but is 00008
Failure 2: Value should be 0x89 but is 00089
Failure 3: Value after one shift should be 0x89A
Failure 4: Value after one shift should be 0x89AB
Failure 5: Value after one shift should be 0x89ABC
Test Done! Inspect the waveform.
$finish called at time : 255 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:60]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:64]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=5)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Failure 1: Value should be 0x8 but is 00008
Failure 2: Value should be 0x89 but is 00089
Failure 3: Value should be 0x89a but is 0089a
Failure 4: Value should be 0x89b but is 089ab
Failure 5: Value should be 0x89c but is 89abc
Test Done! Inspect the waveform.
$finish called at time : 255 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:56]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:60]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v:64]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=5)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Failure 2: Value should be 0x89 but is 00089
Failure 3: Value should be 0x89a but is 0089a
Failure 4: Value should be 0x89b but is 089ab
Failure 5: Value should be 0x89c but is 89abc
Test Done! Inspect the waveform.
$finish called at time : 255 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj shift_register_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_testbench_behav xil_defaultlib.shift_register_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register.v" Line 1. Module shift_register(DEPTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_register(DEPTH=5)
Compiling module xil_defaultlib.shift_register_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Test Done! Inspect the waveform.
$finish called at time : 255 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/shift_register_testbench.v" Line 70
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 08:31:50 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 08:31:50 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 08:37:14 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 08:37:14 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top z1top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb 13 13:15:07 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb 13 13:17:00 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 13 13:17:59 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 13:19:38 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 13:22:04 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 13:22:04 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arya/.Xil/Vivado-3306-nebuchadnezzar/dcp6/z1top.xdc]
Finished Parsing XDC File [/home/arya/.Xil/Vivado-3306-nebuchadnezzar/dcp6/z1top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9976.613 ; gain = 0.000 ; free physical = 3291 ; free virtual = 9947
Restored from archive | CPU: 0.020000 secs | Memory: 0.248131 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9976.613 ; gain = 0.000 ; free physical = 3291 ; free virtual = 9947
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 13:35:49 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 13:35:49 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A40B24A
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
close_hw
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 13:41:34 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 13:41:34 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A40B24A
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 13:47:30 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 13:47:30 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 13:51:52 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Feb 13 13:51:52 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
set_property top music_streamer_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol CLK_125MHZ_FPGA, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:48]
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:51]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/music_streamer_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/music_streamer_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 13 14:13:52 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 13 14:13:52 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 10699.961 ; gain = 0.000 ; free physical = 3280 ; free virtual = 9963
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_streamer_testbench_behav -key {Behavioral:sim_1:Functional:music_streamer_testbench} -tclbatch {music_streamer_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source music_streamer_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'music_streamer_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 10755.801 ; gain = 55.840 ; free physical = 3271 ; free virtual = 9955
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 10787.859 ; gain = 0.000 ; free physical = 3280 ; free virtual = 9959
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol CLK_125MHZ_FPGA, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:59]
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:62]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 10787.859 ; gain = 0.000 ; free physical = 3280 ; free virtual = 9959
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top tone_generator_testbench [current_fileset]
update_compile_order -fileset sources_1
set_property top tone_generator_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tone_generator_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tone_generator_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tone_generator_testbench_behav xil_defaultlib.tone_generator_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.tone_generator_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot tone_generator_testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/tone_generator_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/tone_generator_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 13 14:19:35 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 13 14:19:35 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 10968.906 ; gain = 0.000 ; free physical = 3271 ; free virtual = 9950
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tone_generator_testbench_behav -key {Behavioral:sim_1:Functional:tone_generator_testbench} -tclbatch {tone_generator_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tone_generator_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tone_generator_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 11024.746 ; gain = 55.840 ; free physical = 3263 ; free virtual = 9943
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 11024.746 ; gain = 0.000 ; free physical = 3265 ; free virtual = 9944
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tone_generator_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tone_generator_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tone_generator_testbench_behav xil_defaultlib.tone_generator_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.tone_generator_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot tone_generator_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 11024.746 ; gain = 0.000 ; free physical = 3264 ; free virtual = 9943
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 50 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 11030.758 ; gain = 0.000 ; free physical = 3160 ; free virtual = 9927
run 1000 ms
run: Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 11030.789 ; gain = 0.031 ; free physical = 2497 ; free virtual = 9915
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tone_generator_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tone_generator_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tone_generator_testbench_behav xil_defaultlib.tone_generator_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.tone_generator_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot tone_generator_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1000 ms
run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 11030.789 ; gain = 0.000 ; free physical = 2874 ; free virtual = 9916
run 1000 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tone_generator_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tone_generator_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator_testbench
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tone_generator_testbench_behav xil_defaultlib.tone_generator_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.tone_generator_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot tone_generator_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1000 ms
run: Time (s): cpu = 00:08:17 ; elapsed = 00:06:44 . Memory (MB): peak = 11035.750 ; gain = 4.961 ; free physical = 171 ; free virtual = 10282
set_property top music_streamer_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb 13 14:32:15 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 13 14:33:17 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 11035.750 ; gain = 0.000 ; free physical = 321 ; free virtual = 9996
add_wave {{/tone_generator_testbench/tone_to_play}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top z1top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb 13 14:34:18 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol CLK_125MHZ_FPGA, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:59]
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:62]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_streamer_testbench_behav -key {Behavioral:sim_1:Functional:music_streamer_testbench} -tclbatch {music_streamer_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source music_streamer_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'music_streamer_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs impl_1 -jobs 2
[Tue Feb 13 14:35:17 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 13 14:36:36 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A40B24A
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
set_property top music_streamer_testbench [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol CLK_125MHZ_FPGA, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:59]
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:62]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_streamer_testbench_behav -key {Behavioral:sim_1:Functional:music_streamer_testbench} -tclbatch {music_streamer_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source music_streamer_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'music_streamer_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol CLK_125MHZ_FPGA, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:59]
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:62]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1000 ms
run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 11154.004 ; gain = 0.000 ; free physical = 3655 ; free virtual = 10432
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol CLK_125MHZ_FPGA, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:59]
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:62]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1000 ms
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 11186.008 ; gain = 4.992 ; free physical = 3692 ; free virtual = 10424
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol CLK_125MHZ_FPGA, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:59]
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:62]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 50 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 11202.027 ; gain = 0.000 ; free physical = 3736 ; free virtual = 10413
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_streamer_testbench_behav -key {Behavioral:sim_1:Functional:music_streamer_testbench} -tclbatch {music_streamer_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source music_streamer_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'music_streamer_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 11205.016 ; gain = 0.000 ; free physical = 3745 ; free virtual = 10406
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:62]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11213.062 ; gain = 0.000 ; free physical = 3754 ; free virtual = 10403
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:62]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "music_streamer_testbench_behav -key {Behavioral:sim_1:Functional:music_streamer_testbench} -tclbatch {music_streamer_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source music_streamer_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'music_streamer_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:62]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 10 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11309.066 ; gain = 4.992 ; free physical = 3685 ; free virtual = 10358
run 30 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 11309.066 ; gain = 0.000 ; free physical = 3575 ; free virtual = 10360
run 30 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 11309.109 ; gain = 0.043 ; free physical = 3459 ; free virtual = 10355
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'music_streamer_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj music_streamer_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_streamer_testbench
INFO: [VRFC 10-2458] undeclared symbol temp_down, assumed default net type wire [/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v:62]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1e8686a44c274429b95df7dba6c6d6e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot music_streamer_testbench_behav xil_defaultlib.music_streamer_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v" Line 1. Module tone_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v" Line 1. Module music_streamer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rom.v" Line 1. Module rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tone_generator
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.music_streamer
Compiling module xil_defaultlib.music_streamer_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot music_streamer_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 4000 ms
$finish called at time : 3600000212 ns : File "/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/music_streamer_testbench.v" Line 123
run: Time (s): cpu = 00:43:27 ; elapsed = 00:35:45 . Memory (MB): peak = 11330.078 ; gain = 4.992 ; free physical = 197 ; free virtual = 10468
set_property top z1top [current_fileset]
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A40B24A
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 09:52:44 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 09:52:44 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arya/.Xil/Vivado-3306-nebuchadnezzar/dcp11/z1top.xdc]
Finished Parsing XDC File [/home/arya/.Xil/Vivado-3306-nebuchadnezzar/dcp11/z1top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11367.098 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9112
Restored from archive | CPU: 0.020000 secs | Memory: 0.193520 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11367.098 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9112
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 10:00:21 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 10:00:21 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 10:04:44 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 10:04:44 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 10:06:09 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 10:06:09 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 10:11:23 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 10:11:23 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 10:12:30 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 10:12:30 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 10:16:41 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 10:16:41 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017A40B24A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A40B24A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 10:22:45 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 10:22:45 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 10:24:12 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 10:24:12 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 10:29:44 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 10:29:45 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 14 10:30:45 2018] Launched synth_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/synth_1/runme.log
[Wed Feb 14 10:30:45 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 2
[Wed Feb 14 10:31:51 2018] Launched impl_1...
Run output will be captured here: /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arya/.Xil/Vivado-3306-nebuchadnezzar/dcp14/z1top.xdc]
Finished Parsing XDC File [/home/arya/.Xil/Vivado-3306-nebuchadnezzar/dcp14/z1top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11831.094 ; gain = 0.000 ; free physical = 1479 ; free virtual = 8927
Restored from archive | CPU: 0.030000 secs | Memory: 0.393005 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11831.094 ; gain = 0.000 ; free physical = 1479 ; free virtual = 8927
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
add_files -norecurse {/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/keypad_decoder.v /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/keypad_decoder_testbench.v}
update_compile_order -fileset sources_1
save_project_as lab4_solutions /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4_solutions -force
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'save_project_as' was cancelled
reset_simulation()
invalid command name "reset_simulation()"
reset_simulation
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Common 17-69] Command failed: ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.

reset_simulation -force
ERROR: [Common 17-170] Unknown option '-force', please type 'reset_simulation -help' for usage info.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4_solutions/lab4_solutions.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4_solutions/lab4_solutions.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Feb 14 13:03:19 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 14 13:03:19 2018...
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 11903.121 ; gain = 0.000 ; free physical = 457 ; free virtual = 9445
open_project /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rotary_decoder.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rotary_decoder.v] -no_script -reset -force -quiet
remove_files  /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/sources_1/new/rotary_decoder.v
close_project
open_project /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
save_project_as lab4_solutions /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4_solutions -force
close_project
open_project /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
archive_project /home/arya/teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4.xpr.zip -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-3306-nebuchadnezzar' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
