
# Project-Wide Assignments
# ========================
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 19.3.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:15:53  MARCH 05, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "19.3.0 Pro Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files

# Pin & Location Assignments
# ==========================

# Ethernet Port 0
set_location_assignment PIN_AN51 -to o_tx_serial_0[0]
set_location_assignment PIN_AL51 -to o_tx_serial_0[1]
set_location_assignment PIN_AJ51 -to o_tx_serial_0[2]
set_location_assignment PIN_AG51 -to o_tx_serial_0[3]
set_location_assignment PIN_AM45 -to i_rx_serial_0[0]
set_location_assignment PIN_AK45 -to i_rx_serial_0[1]
set_location_assignment PIN_AH45 -to i_rx_serial_0[2]
set_location_assignment PIN_AF45 -to i_rx_serial_0[3]
set_location_assignment PIN_AJ43 -to i_clk_ref_0

# Ethernet Port 1
set_location_assignment PIN_AM3 -to o_tx_serial_1[0]
set_location_assignment PIN_AL1 -to o_tx_serial_1[1]
set_location_assignment PIN_AJ1 -to o_tx_serial_1[2]
set_location_assignment PIN_AH3 -to o_tx_serial_1[3]
set_location_assignment PIN_AL5 -to i_rx_serial_1[0]
set_location_assignment PIN_AK7 -to i_rx_serial_1[1]
set_location_assignment PIN_AH7 -to i_rx_serial_1[2]
set_location_assignment PIN_AG5 -to i_rx_serial_1[3]
set_location_assignment PIN_AJ9 -to i_clk_ref_1

set_location_assignment PIN_AV16 -to qsfp_rstn
set_location_assignment PIN_BC16 -to qsfp_lowpwr
set_location_assignment PIN_BE17 -to clk50
set_location_assignment PIN_BL14 -to cpu_resetn

set_location_assignment PIN_AT13 -to in_clk100
set_location_assignment PIN_AU13 -to "in_clk100(n)"
set_location_assignment PIN_AU31 -to clk_esram_ref
set_location_assignment PIN_AU32 -to "clk_esram_ref(n)"
set_location_assignment PIN_AH39 -to pcie_rstn_pin_perst
set_location_assignment PIN_AW43 -to refclk_clk
set_location_assignment PIN_AW42 -to "refclk_clk(n)"
set_location_assignment PIN_BL47 -to xcvr_tx_out0
set_location_assignment PIN_BL46 -to "xcvr_tx_out0(n)"
set_location_assignment PIN_BH45 -to xcvr_rx_in0
set_location_assignment PIN_BH44 -to "xcvr_rx_in0(n)"
set_location_assignment PIN_BK49 -to xcvr_tx_out1
set_location_assignment PIN_BK48 -to "xcvr_tx_out1(n)"
set_location_assignment PIN_BJ47 -to xcvr_rx_in1
set_location_assignment PIN_BJ46 -to "xcvr_rx_in1(n)"
set_location_assignment PIN_BH49 -to xcvr_tx_out2
set_location_assignment PIN_BH48 -to "xcvr_tx_out2(n)"
set_location_assignment PIN_BG47 -to xcvr_rx_in2
set_location_assignment PIN_BG46 -to "xcvr_rx_in2(n)"
set_location_assignment PIN_BG51 -to xcvr_tx_out3
set_location_assignment PIN_BG50 -to "xcvr_tx_out3(n)"
set_location_assignment PIN_BF45 -to xcvr_rx_in3
set_location_assignment PIN_BF44 -to "xcvr_rx_in3(n)"
set_location_assignment PIN_BF49 -to xcvr_tx_out4
set_location_assignment PIN_BF48 -to "xcvr_tx_out4(n)"
set_location_assignment PIN_BE47 -to xcvr_rx_in4
set_location_assignment PIN_BE46 -to "xcvr_rx_in4(n)"
set_location_assignment PIN_BE51 -to xcvr_tx_out5
set_location_assignment PIN_BE50 -to "xcvr_tx_out5(n)"
set_location_assignment PIN_BD45 -to xcvr_rx_in5
set_location_assignment PIN_BD44 -to "xcvr_rx_in5(n)"
set_location_assignment PIN_BD49 -to xcvr_tx_out6
set_location_assignment PIN_BD48 -to "xcvr_tx_out6(n)"
set_location_assignment PIN_BB45 -to xcvr_rx_in6
set_location_assignment PIN_BB44 -to "xcvr_rx_in6(n)"
set_location_assignment PIN_BC51 -to xcvr_tx_out7
set_location_assignment PIN_BC50 -to "xcvr_tx_out7(n)"
set_location_assignment PIN_BC47 -to xcvr_rx_in7
set_location_assignment PIN_BC46 -to "xcvr_rx_in7(n)"
set_location_assignment PIN_BB49 -to xcvr_tx_out8
set_location_assignment PIN_BB48 -to "xcvr_tx_out8(n)"
set_location_assignment PIN_BA47 -to xcvr_rx_in8
set_location_assignment PIN_BA46 -to "xcvr_rx_in8(n)"
set_location_assignment PIN_BA51 -to xcvr_tx_out9
set_location_assignment PIN_BA50 -to "xcvr_tx_out9(n)"
set_location_assignment PIN_AY45 -to xcvr_rx_in9
set_location_assignment PIN_AY44 -to "xcvr_rx_in9(n)"
set_location_assignment PIN_AY49 -to xcvr_tx_out10
set_location_assignment PIN_AY48 -to "xcvr_tx_out10(n)"
set_location_assignment PIN_AW47 -to xcvr_rx_in10
set_location_assignment PIN_AW46 -to "xcvr_rx_in10(n)"
set_location_assignment PIN_AW51 -to xcvr_tx_out11
set_location_assignment PIN_AW50 -to "xcvr_tx_out11(n)"
set_location_assignment PIN_AV45 -to xcvr_rx_in11
set_location_assignment PIN_AV44 -to "xcvr_rx_in11(n)"
set_location_assignment PIN_AV49 -to xcvr_tx_out12
set_location_assignment PIN_AV48 -to "xcvr_tx_out12(n)"
set_location_assignment PIN_AU47 -to xcvr_rx_in12
set_location_assignment PIN_AU46 -to "xcvr_rx_in12(n)"
set_location_assignment PIN_AU51 -to xcvr_tx_out13
set_location_assignment PIN_AU50 -to "xcvr_tx_out13(n)"
set_location_assignment PIN_AT45 -to xcvr_rx_in13
set_location_assignment PIN_AT44 -to "xcvr_rx_in13(n)"
set_location_assignment PIN_AT49 -to xcvr_tx_out14
set_location_assignment PIN_AT48 -to "xcvr_tx_out14(n)"
set_location_assignment PIN_AR47 -to xcvr_rx_in14
set_location_assignment PIN_AR46 -to "xcvr_rx_in14(n)"
set_location_assignment PIN_AR51 -to xcvr_tx_out15
set_location_assignment PIN_AR50 -to "xcvr_tx_out15(n)"
set_location_assignment PIN_AP45 -to xcvr_rx_in15
set_location_assignment PIN_AP44 -to "xcvr_rx_in15(n)"


#set_location_assignment PIN_BG12 -to user_led[0]
#set_location_assignment PIN_BF12 -to user_led[1]
#set_location_assignment PIN_BG11 -to user_led[2]
#set_location_assignment PIN_BH11 -to user_led[3]

# Classic Timing Assignments
# ==========================
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name TOP_LEVEL_ENTITY alt_ehipc2_hw
set_global_assignment -name FAMILY "Stratix 10"
set_global_assignment -name SEARCH_PATH ./common

# Fitter Assignments
# ==================
set_global_assignment -name DEVICE 1SM21BHU2F53E1VG
#set_global_assignment -name USE_PWRMGT_SCL SDM_IO14
#set_global_assignment -name USE_PWRMGT_SDA SDM_IO11
#set_global_assignment -name VID_OPERATION_MODE "PMBUS MASTER"
#set_global_assignment -name BLOCK_RAM_TO_MLAB_CELL_CONVERSION OFF
#set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON
#set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "ACTIVE SERIAL X4"
#set_global_assignment -name ENABLE_ED_CRC_CHECK ON
#set_global_assignment -name MINIMUM_SEU_INTERVAL 2
set_global_assignment -name USE_PWRMGT_SCL SDM_IO14
set_global_assignment -name USE_PWRMGT_SDA SDM_IO11
set_global_assignment -name USE_CONF_DONE SDM_IO16
set_global_assignment -name USE_INIT_DONE SDM_IO0
set_global_assignment -name USE_CVP_CONFDONE SDM_IO15
set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE OTHER
set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS 47
set_global_assignment -name ACTIVE_SERIAL_CLOCK AS_FREQ_115MHZ_IOSC
set_global_assignment -name MINIMUM_SEU_INTERVAL 1074947686
set_global_assignment -name PWRMGT_PAGE_COMMAND_ENABLE ON

# Assembler Assignments
# =====================
#set_global_assignment -name PWRMGT_PAGE_COMMAND_ENABLE OFF
#set_global_assignment -name PWRMGT_BUS_SPEED_MODE "100 KHZ"
#set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE OTHER
#set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS 47
#set_global_assignment -name PWRMGT_SLAVE_DEVICE1_ADDRESS 00
#set_global_assignment -name PWRMGT_SLAVE_DEVICE2_ADDRESS 00
#set_global_assignment -name PWRMGT_SLAVE_DEVICE3_ADDRESS 00
#set_global_assignment -name PWRMGT_SLAVE_DEVICE4_ADDRESS 00
#set_global_assignment -name PWRMGT_SLAVE_DEVICE5_ADDRESS 00
#set_global_assignment -name PWRMGT_SLAVE_DEVICE6_ADDRESS 00
#set_global_assignment -name PWRMGT_SLAVE_DEVICE7_ADDRESS 00
#set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "AUTO DISCOVERY"
#set_global_assignment -name PWRMGT_TRANSLATED_VOLTAGE_VALUE_UNIT VOLTS
#set_global_assignment -name USE_CONFIGURATION_DEVICE ON

# ------------------------
# start ENTITY(alt_ehipc2)

# Fitter Assignments
# ==================
set_instance_assignment -name GXB_0PPM_CORECLK ON -to i_rx_serial_0[*] -entity alt_ehipc2
set_instance_assignment -name GXB_0PPM_CORECLK ON -to o_tx_serial_0[*] -entity alt_ehipc2
set_instance_assignment -name GXB_0PPM_CORECLK ON -to i_rx_serial_1[*] -entity alt_ehipc2
set_instance_assignment -name GXB_0PPM_CORECLK ON -to o_tx_serial_1[*] -entity alt_ehipc2

# end ENTITY(alt_ehipc2)
# ----------------------

# ---------------------------
# start ENTITY(alt_ehipc2_hw)

# Project-Wide Assignments
# ========================
set_instance_assignment -name MESSAGE_DISABLE 13410 -to qsfp_lowpwr -entity alt_ehipc2_hw
set_instance_assignment -name MESSAGE_DISABLE 13410 -to qsfp_rstn -entity alt_ehipc2_hw
#set_instance_assignment -name MESSAGE_DISABLE 13410 -to user_io[2] -entity alt_ehipc2_hw
#set_instance_assignment -name MESSAGE_DISABLE 13410 -to user_io[3] -entity alt_ehipc2_hw
#set_instance_assignment -name MESSAGE_DISABLE 13410 -to user_io[8] -entity alt_ehipc2_hw
#set_instance_assignment -name MESSAGE_DISABLE 13410 -to user_io[9] -entity alt_ehipc2_hw
#set_instance_assignment -name MESSAGE_DISABLE 13410 -to user_led[*] -entity alt_ehipc2_hw

# Fitter Assignments
# ==================
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to i_rx_serial_0[*] -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HSSI DIFFERENTIAL I/O" -to o_tx_serial_0[*] -entity alt_ehipc2_hw
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_1V -to i_rx_serial_0[*] -entity alt_ehipc2_hw
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_1V -to o_tx_serial_0[*] -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD LVDS -to i_clk_ref_0 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD LVDS -to "i_clk_ref_0(n)" -entity alt_ehipc2_hw

set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to i_rx_serial_1[*] -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HSSI DIFFERENTIAL I/O" -to o_tx_serial_1[*] -entity alt_ehipc2_hw
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_1V -to i_rx_serial_1[*] -entity alt_ehipc2_hw
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE 1_1V -to o_tx_serial_1[*] -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD LVDS -to i_clk_ref_1 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD LVDS -to "i_clk_ref_1(n)" -entity alt_ehipc2_hw

set_instance_assignment -name IO_STANDARD "1.8 V" -to cpu_resetn -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "1.8 V" -to eQSFP_resetL -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "1.8 V" -to eQSFP_LPmode -entity alt_ehipc2_hw

set_instance_assignment -name IO_STANDARD LVDS -to in_clk100 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD LVDS -to clk_esram_ref -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to pcie_rstn_pin_perst -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD LVDS -to refclk_clk -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out0 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in0 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out1 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in1 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out2 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in2 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out3 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in3 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out4 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in4 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out5 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in5 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out6 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in6 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out7 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in7 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out8 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in8 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out9 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in9 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out10 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in10 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out11 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in11 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out12 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in12 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out13 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in13 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out14 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in14 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to xcvr_tx_out15 -entity alt_ehipc2_hw
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to xcvr_rx_in15 -entity alt_ehipc2_hw


# end ENTITY(alt_ehipc2_hw)
# -------------------------

# ----------------------------------------
# start ENTITY(alt_ehipc2_wide_word_ram_8)

	# Project-Wide Assignments
	# ========================
	set_global_assignment -name MESSAGE_DISABLE 14320 -entity alt_ehipc2_wide_word_ram_8

# end ENTITY(alt_ehipc2_wide_word_ram_8)
# --------------------------------------

# Ordering Sensitive Assignments
# ==============================
set_instance_assignment -name PARTITION_COLOUR 4288020474 -to alt_ehipc2_hw -entity alt_ehipc2_hw
set_instance_assignment -name PARTITION_COLOUR 4285442303 -to auto_fab_0 -entity alt_ehipc2_hw
set_global_assignment -name ENABLE_INTERMEDIATE_SNAPSHOTS ON
set_global_assignment -name FAST_PRESERVE AUTO -entity alt_ehipc2_hw
# set_global_assignment -name OPTIMIZATION_MODE BALANCED
set_global_assignment -name OPTIMIZATION_MODE "SUPERIOR PERFORMANCE WITH MAXIMUM PLACEMENT EFFORT"
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/pcie_core.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/pcie_consts.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/bram_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/bram_interface.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/queue_manager.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/rx_dsc_queue_manager.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/tx_dsc_queue_manager.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/pkt_queue_manager.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/st_ordered_multiplexer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/flow_table_wrapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/jtag_mmio_arbiter.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/cpu_to_fpga.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/hyper_pipe_fd.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/flow_director.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pdu_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/pcie_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/parser.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/timestamp.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/rate_limiter.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/constants.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/configurator.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/my_stats.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/input_comp.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/hyper_pipe_rst.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/hyper_pipe_root.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/hyper_pipe.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/hash_func.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/pcie/fpga_to_cpu.sv
set_global_assignment -name VERILOG_FILE ../src/common/prefetch_rb.sv -hdl_version SystemVerilog_2009
set_global_assignment -name SYSTEMVERILOG_FILE ../src/esram_wrapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/dc_back_pressure.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/basic_data_mover.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/st_multiplexer_pkt_3.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/st_multiplexer_pkt.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/st_multiplexer_8.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/st_multiplexer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/singledsp_altera_s10_native_fixed_point_dsp_181_op75vsa.sv
set_global_assignment -name VERILOG_FILE ../src/common/singledsp.v
set_global_assignment -name VERILOG_FILE ../src/common/rom_2port_sim.v
set_global_assignment -name VERILOG_FILE ../src/common/rom_2port_noreg_sim.v
set_global_assignment -name VERILOG_FILE ../src/common/rom_2port_noreg.v
set_global_assignment -name VERILOG_FILE ../src/common/rom_2port.v
set_global_assignment -name VERILOG_FILE ../src/common/mlab_ram.v
set_global_assignment -name VERILOG_FILE ../src/common/mlab_dc_ram.v
set_global_assignment -name VERILOG_FILE ../src/common/hyperpipe_vlat.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/fifo_wrapper_mlab.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/fifo_wrapper_infill_mlab.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/fifo_wrapper_infill.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/fifo_wrapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/fifo_pkt_wrapper_infill.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/fifo_pkt_wrapper.sv
set_global_assignment -name VERILOG_FILE ../src/common/fifo_pkt_core_infill.v
set_global_assignment -name VERILOG_FILE ../src/common/fifo_pkt_core.v
set_global_assignment -name VERILOG_FILE ../src/common/fifo_core_mlab.v
set_global_assignment -name VERILOG_FILE ../src/common/fifo_core_infill_mlab.v
set_global_assignment -name VERILOG_FILE ../src/common/fifo_core_infill.v
set_global_assignment -name VERILOG_FILE ../src/common/fifo_core.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/dsp_altera_s10_native_fixed_point_dsp_181_5337kly.sv
set_global_assignment -name VERILOG_FILE ../src/common/dsp.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/dc_fifo_wrapper_mlab.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/dc_fifo_wrapper_infill_mlab.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/dc_fifo_wrapper_infill.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/dc_fifo_wrapper_outfill.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/dc_fifo_wrapper.sv
set_global_assignment -name VERILOG_FILE ../src/common/dc_fifo_reg_core.v
set_global_assignment -name VERILOG_FILE ../src/common/dc_fifo_core_mlab.v
set_global_assignment -name VERILOG_FILE ../src/common/dc_fifo_core.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/common/data_adapter_core.sv
set_global_assignment -name VERILOG_FILE ../src/common/data_adapter.v
set_global_assignment -name VERILOG_FILE ../src/common/bram_true2port.v
set_global_assignment -name VERILOG_FILE ../src/common/bram_simple2port.v
set_global_assignment -name VERILOG_FILE ../src/common/bram_dc_simple2port.v
set_global_assignment -name VERILOG_FILE ../src/common/bram_dc_diff_width.v
set_global_assignment -name VERILOG_FILE ../src/common/bram_core.v
set_global_assignment -name VERILOG_FILE ../src/common/bram_1port.v
set_global_assignment -name VERILOG_FILE ../src/common/altera_std_synchronizer_nocut.v
set_global_assignment -name VERILOG_FILE ../src/common/altera_dcfifo_synchronizer_bundle.v
set_global_assignment -name VERILOG_FILE ../src/common/altera_avalon_st_pipeline_base.v
set_global_assignment -name IP_FILE ../ip/my_pll.ip
set_global_assignment -name VERILOG_FILE ../src/common/alt_aeuex_user_mode_det.v
set_global_assignment -name VERILOG_FILE ../src/common/alt_aeuex_avalon_mm_read_combine.v
set_global_assignment -name QSYS_FILE ../ip/ex_100G.ip
set_global_assignment -name QSYS_FILE ../ip/alt_ehipc2_jtag_avalon.ip
set_global_assignment -name QSYS_FILE ../ip/alt_ehipc2_sys_pll.ip
set_global_assignment -name QSYS_FILE ../ip/probe8.ip
set_global_assignment -name QSYS_FILE ../ip/reset_ip.ip
set_global_assignment -name IP_FILE ../ip/ip/pcie_ed/pcie_ed_BAR_INTERPRETER.ip
set_global_assignment -name IP_FILE ../ip/ip/pcie_ed/pcie_ed_DUT.ip
set_global_assignment -name IP_FILE ../ip/ip/pcie_ed/pcie_ed_mm_bridge_0.ip
set_global_assignment -name QSYS_FILE ../ip/pcie_ed.qsys
set_global_assignment -name SYSTEMVERILOG_FILE ../alt_ehipc2_hw.sv
set_global_assignment -name SDC_ENTITY_FILE ./enso.sdc -entity alt_ehipc2_hw
set_global_assignment -name CDF_FILE ../../scripts/load.cdf
