// Seed: 296389722
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  assign id_4 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd0
) (
    input wor id_0,
    input wor _id_1,
    input wire id_2,
    output supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    input tri id_6
);
  logic id_8[-1 : id_1];
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
program module_2 (
    output wand id_0,
    input supply0 id_1,
    input supply1 id_2
);
  wire id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endprogram
