( ( nil
  version "2.1"
  mapType "incremental"
  blockName "DC_BIAS_NMOS"
  repList "spectre veriloga ahdl cmos_sch schematic"
  stopList "spectre veriloga ahdl"
  globalList "gnd!"
  hierDelim "."
  netlistDir "/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/CHARACTERIZATION/DC_BIAS_NMOS_L/adexl/results/data/.tmpADEDir_saul/CHARACTERIZATION:DC_BIAS_NMOS:VGS/CHARACTERIZATION_DC_BIAS_NMOS_schematic_spectre/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "CHARACTERIZATION/DC_BIAS_NMOS/schematic" "DC_BIAS_NMOS" )
 )
( "DC_BIAS_NMOS" "ihnl/cds0/map" )
 )
