<stg><name>FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %B_ROW_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_ROW_load

]]></Node>
<StgValue><ssdm name="B_ROW_load_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %store_ln140 = store i11 0, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body82:0 %j_1 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body82:1 %icmp_ln140 = icmp_eq  i11 %j_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body82:2 %add_ln140 = add i11 %j_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body82:3 %br_ln140 = br i1 %icmp_ln140, void %for.body82.split, void %L3.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="11">
<![CDATA[
for.body82.split:0 %zext_ln140 = zext i11 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="11">
<![CDATA[
for.body82.split:1 %trunc_ln140 = trunc i11 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body82.split:2 %specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln142"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body82.split:3 %speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln140"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body82.split:4 %specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
for.body82.split:5 %zext_ln140_1 = zext i5 %trunc_ln140

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body82.split:6 %trunc_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %j_1, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body82.split:7 %icmp_ln143 = icmp_ult  i32 %zext_ln140, i32 %B_ROW_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body82.split:8 %br_ln143 = br i1 %icmp_ln143, void %if.else92, void %if.then84

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:0 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:1 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:2 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:3 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:4 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:6 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:7 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:8 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:9 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr_1 = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:10 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:11 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:12 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s = getelementptr i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:13 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:14 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:15 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:17 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_39 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_39"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:18 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:19 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:20 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:21 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:22 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_41 = getelementptr i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_41"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:23 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:24 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:25 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:26 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:27 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_42 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_42"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:28 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:29 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_43 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_43"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:30 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else92:31 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr_1 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
if.else92:32 %switch_ln148 = switch i5 %trunc_ln2, void %arrayidx973.case.31, i5 0, void %arrayidx973.case.0, i5 1, void %arrayidx973.case.1, i5 2, void %arrayidx973.case.2, i5 3, void %arrayidx973.case.3, i5 4, void %arrayidx973.case.4, i5 5, void %arrayidx973.case.5, i5 6, void %arrayidx973.case.6, i5 7, void %arrayidx973.case.7, i5 8, void %arrayidx973.case.8, i5 9, void %arrayidx973.case.9, i5 10, void %arrayidx973.case.10, i5 11, void %arrayidx973.case.11, i5 12, void %arrayidx973.case.12, i5 13, void %arrayidx973.case.13, i5 14, void %arrayidx973.case.14, i5 15, void %arrayidx973.case.15, i5 16, void %arrayidx973.case.16, i5 17, void %arrayidx973.case.17, i5 18, void %arrayidx973.case.18, i5 19, void %arrayidx973.case.19, i5 20, void %arrayidx973.case.20, i5 21, void %arrayidx973.case.21, i5 22, void %arrayidx973.case.22, i5 23, void %arrayidx973.case.23, i5 24, void %arrayidx973.case.24, i5 25, void %arrayidx973.case.25, i5 26, void %arrayidx973.case.26, i5 27, void %arrayidx973.case.27, i5 28, void %arrayidx973.case.28, i5 29, void %arrayidx973.case.29, i5 30, void %arrayidx973.case.30

]]></Node>
<StgValue><ssdm name="switch_ln148"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.30:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.30:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.29:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_43

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.29:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.28:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.28:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.27:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_42

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.27:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.26:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.26:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.25:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.25:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.24:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.24:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.23:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.23:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.22:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_41

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.22:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.21:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.21:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.20:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.20:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.19:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.19:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.18:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.18:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.17:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s_39

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.17:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.16:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.16:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.15:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.15:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.14:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.14:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.13:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.13:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.12:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_1_s

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.12:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.11:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.11:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.10:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.10:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.9:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.9:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.8:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.8:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.7:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.7:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.6:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.6:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.5:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.5:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.4:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.4:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.3:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.3:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.2:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.2:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.1:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.1:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.0:0 %store_ln148 = store i16 0, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.0:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx973.case.31:0 %store_ln148 = store i16 0, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
<literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.31:1 %br_ln148 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.exit:0 %br_ln0 = br void %for.inc99

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then84:0 %in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a

]]></Node>
<StgValue><ssdm name="in_stream_a_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="64">
<![CDATA[
if.then84:1 %trunc_ln145 = trunc i64 %in_stream_a_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:2 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:3 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:4 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:6 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:7 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:8 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:9 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:10 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:11 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr = getelementptr i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:12 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:13 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:14 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s = getelementptr i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:15 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:17 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:18 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:19 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:20 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:21 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_addr"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:22 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:23 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:24 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_37 = getelementptr i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_37"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:25 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:26 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:27 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:28 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:29 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_38 = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_38"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:30 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:31 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:32 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then84:33 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr = getelementptr i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
if.then84:34 %switch_ln145 = switch i5 %trunc_ln2, void %arrayidx914.case.31, i5 0, void %arrayidx914.case.0, i5 1, void %arrayidx914.case.1, i5 2, void %arrayidx914.case.2, i5 3, void %arrayidx914.case.3, i5 4, void %arrayidx914.case.4, i5 5, void %arrayidx914.case.5, i5 6, void %arrayidx914.case.6, i5 7, void %arrayidx914.case.7, i5 8, void %arrayidx914.case.8, i5 9, void %arrayidx914.case.9, i5 10, void %arrayidx914.case.10, i5 11, void %arrayidx914.case.11, i5 12, void %arrayidx914.case.12, i5 13, void %arrayidx914.case.13, i5 14, void %arrayidx914.case.14, i5 15, void %arrayidx914.case.15, i5 16, void %arrayidx914.case.16, i5 17, void %arrayidx914.case.17, i5 18, void %arrayidx914.case.18, i5 19, void %arrayidx914.case.19, i5 20, void %arrayidx914.case.20, i5 21, void %arrayidx914.case.21, i5 22, void %arrayidx914.case.22, i5 23, void %arrayidx914.case.23, i5 24, void %arrayidx914.case.24, i5 25, void %arrayidx914.case.25, i5 26, void %arrayidx914.case.26, i5 27, void %arrayidx914.case.27, i5 28, void %arrayidx914.case.28, i5 29, void %arrayidx914.case.29, i5 30, void %arrayidx914.case.30

]]></Node>
<StgValue><ssdm name="switch_ln145"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.30:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.30:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.29:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.29:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.28:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.28:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.27:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_38

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.27:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.26:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.26:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.25:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.25:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.24:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.24:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.23:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.23:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.22:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_37

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.22:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.21:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.21:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.20:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.20:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.19:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.19:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.18:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.18:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.17:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.17:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.16:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.16:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.15:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.15:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.14:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.14:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.13:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.13:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.12:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.12:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.11:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.11:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.10:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.10:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.9:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.9:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.8:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.8:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.7:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.7:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.6:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.6:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.5:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.5:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.4:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.4:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.3:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.3:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.2:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.2:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.1:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.1:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.0:0 %store_ln145 = store i16 %trunc_ln145, i5 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.0:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx914.case.31:0 %store_ln145 = store i16 %trunc_ln145, i5 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
<literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.case.31:1 %br_ln145 = br void %arrayidx914.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
<literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
arrayidx914.exit:0 %br_ln146 = br void %for.inc99

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc99:0 %store_ln140 = store i11 %add_ln140, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
for.inc99:1 %br_ln140 = br void %for.body82

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0">
<![CDATA[
L3.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
