<profile>

<section name = "Vitis HLS Report for 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3'" level="0">
<item name = "Date">Sat Apr 12 12:19:12 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">top</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.040 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.100 us, 0.100 us, 9, 9, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_208_3">8, 8, 2, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 49, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_18ns_25s_42_1_1_U640">mul_18ns_25s_42_1_1, 0, 1, 0, 49, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln208_fu_84_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln208_fu_78_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_ii_2">9, 2, 4, 8</column>
<column name="ii_fu_36">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="agg_result_0_addr_reg_141">3, 0, 3, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ii_fu_36">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="d_activation_0_address0">out, 3, ap_memory, d_activation_0, array</column>
<column name="d_activation_0_ce0">out, 1, ap_memory, d_activation_0, array</column>
<column name="d_activation_0_q0">in, 18, ap_memory, d_activation_0, array</column>
<column name="agg_result_0_address0">out, 3, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_ce0">out, 1, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_we0">out, 1, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_d0">out, 25, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_address1">out, 3, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_ce1">out, 1, ap_memory, agg_result_0, array</column>
<column name="agg_result_0_q1">in, 25, ap_memory, agg_result_0, array</column>
</table>
</item>
</section>
</profile>
