Loading plugins phase: Elapsed time ==> 0s.513ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -d CY8C4248AZI-L485 -s C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.357ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.182ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  science wow.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -dcpsoc3 science wow.v -verilog
======================================================================

======================================================================
Compiling:  science wow.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -dcpsoc3 science wow.v -verilog
======================================================================

======================================================================
Compiling:  science wow.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -dcpsoc3 -verilog science wow.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Jul 22 17:42:36 2023


======================================================================
Compiling:  science wow.v
Program  :   vpp
Options  :    -yv2 -q10 science wow.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Jul 22 17:42:36 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'science wow.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  science wow.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -dcpsoc3 -verilog science wow.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Jul 22 17:42:36 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\codegentemp\science wow.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\codegentemp\science wow.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  science wow.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -dcpsoc3 -verilog science wow.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Jul 22 17:42:37 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\codegentemp\science wow.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\codegentemp\science wow.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CAN:Net_15\
	\CAN:Net_13\
	\I2C:Net_1257\
	\I2C:uncfg_rx_irq\
	\I2C:Net_1099\
	\I2C:Net_1258\
	Net_375
	Net_376
	Net_377
	Net_378
	Net_379
	Net_380
	Net_381
	Net_384
	Net_385
	Net_392
	\ADC:Net_3125\
	\ADC:Net_3126\
	\Status_Reg_LIM:status_7\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_689
	Net_690
	Net_691
	Net_692
	Net_693
	Net_694
	Net_695
	Net_698
	Net_699
	Net_706
	\Timer_LEDs:TimerUDB:ctrl_ten\
	\Timer_LEDs:TimerUDB:ctrl_cmode_0\
	\Timer_LEDs:TimerUDB:ctrl_tmode_1\
	\Timer_LEDs:TimerUDB:ctrl_tmode_0\
	\Timer_LEDs:TimerUDB:ctrl_ic_1\
	\Timer_LEDs:TimerUDB:ctrl_ic_0\
	Net_1057
	Net_947
	\Timer_LEDs:TimerUDB:zeros_3\
	\Timer_1ms:TimerUDB:ctrl_ten\
	\Timer_1ms:TimerUDB:ctrl_cmode_0\
	\Timer_1ms:TimerUDB:ctrl_tmode_1\
	\Timer_1ms:TimerUDB:ctrl_tmode_0\
	\Timer_1ms:TimerUDB:ctrl_ic_1\
	\Timer_1ms:TimerUDB:ctrl_ic_0\
	Net_1035
	\Timer_1ms:TimerUDB:zeros_3\
	\Timer_1ms:TimerUDB:zeros_2\


Deleted 51 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__CAN_RX_net_0
Aliasing tmpOE__CAN_TX_net_0 to tmpOE__CAN_RX_net_0
Aliasing \I2C:select_s_wire\ to zero
Aliasing \I2C:rx_wire\ to zero
Aliasing \I2C:sclk_s_wire\ to zero
Aliasing \I2C:mosi_s_wire\ to zero
Aliasing \I2C:miso_m_wire\ to zero
Aliasing \I2C:tmpOE__sda_net_0\ to tmpOE__CAN_RX_net_0
Aliasing \I2C:tmpOE__scl_net_0\ to tmpOE__CAN_RX_net_0
Aliasing \I2C:cts_wire\ to zero
Aliasing tmpOE__DBG_LED_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__ERR_LED_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__CAN_LED_net_0 to tmpOE__CAN_RX_net_0
Aliasing \ADC:Net_3107\ to zero
Aliasing \ADC:Net_3106\ to zero
Aliasing \ADC:Net_3105\ to zero
Aliasing \ADC:Net_3104\ to zero
Aliasing \ADC:Net_3103\ to zero
Aliasing \ADC:Net_3207_1\ to zero
Aliasing \ADC:Net_3207_0\ to zero
Aliasing \ADC:Net_3235\ to zero
Aliasing tmpOE__Humidity_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__Temp_net_0 to tmpOE__CAN_RX_net_0
Aliasing \Status_Reg_LIM:status_6\ to zero
Aliasing \Status_Reg_LIM:status_5\ to zero
Aliasing tmpOE__LIM1_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__LIM2_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__LIM3_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__LIM4_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__LIM5_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__ENC_1_B_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__ENC_1_A_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__ENC_2_A_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__ENC_2_B_net_0 to tmpOE__CAN_RX_net_0
Aliasing \QuadDec_2:Net_75\ to zero
Aliasing \QuadDec_2:Net_66\ to zero
Aliasing \QuadDec_2:Net_82\ to zero
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__CAN_RX_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__CAN_RX_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing \QuadDec_1:Net_81\ to \QuadDec_2:Net_81\
Aliasing \QuadDec_1:Net_75\ to zero
Aliasing \QuadDec_1:Net_66\ to zero
Aliasing \QuadDec_1:Net_82\ to zero
Aliasing \Can_addr:status_4\ to zero
Aliasing \Can_addr:status_5\ to zero
Aliasing \Can_addr:status_6\ to zero
Aliasing \Can_addr:status_7\ to zero
Aliasing tmpOE__Dip_1_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__Dip_2_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__Dip_3_net_0 to tmpOE__CAN_RX_net_0
Aliasing tmpOE__Dip_4_net_0 to tmpOE__CAN_RX_net_0
Aliasing Net_929 to zero
Aliasing \Timer_LEDs:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_LEDs:TimerUDB:trigger_enable\ to tmpOE__CAN_RX_net_0
Aliasing \Timer_LEDs:TimerUDB:status_6\ to zero
Aliasing \Timer_LEDs:TimerUDB:status_5\ to zero
Aliasing \Timer_LEDs:TimerUDB:status_4\ to zero
Aliasing \Timer_LEDs:TimerUDB:status_0\ to \Timer_LEDs:TimerUDB:tc_i\
Aliasing \Timer_1ms:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1ms:TimerUDB:trigger_enable\ to tmpOE__CAN_RX_net_0
Aliasing \Timer_1ms:TimerUDB:status_6\ to zero
Aliasing \Timer_1ms:TimerUDB:status_5\ to zero
Aliasing \Timer_1ms:TimerUDB:status_4\ to zero
Aliasing \Timer_1ms:TimerUDB:status_0\ to \Timer_1ms:TimerUDB:tc_i\
Aliasing Net_12 to zero
Aliasing \LIM_Debouncer:DEBOUNCER[0]:d_sync_1\\D\ to Net_565_0
Aliasing Net_882_0D to zero
Aliasing Net_881_0D to zero
Aliasing Net_880_0D to zero
Aliasing \LIM_Debouncer:DEBOUNCER[1]:d_sync_1\\D\ to Net_565_1
Aliasing Net_882_1D to zero
Aliasing Net_881_1D to zero
Aliasing Net_880_1D to zero
Aliasing \LIM_Debouncer:DEBOUNCER[2]:d_sync_1\\D\ to Net_565_2
Aliasing Net_882_2D to zero
Aliasing Net_881_2D to zero
Aliasing Net_880_2D to zero
Aliasing \LIM_Debouncer:DEBOUNCER[3]:d_sync_1\\D\ to Net_565_3
Aliasing Net_882_3D to zero
Aliasing Net_881_3D to zero
Aliasing Net_880_3D to zero
Aliasing \LIM_Debouncer:DEBOUNCER[4]:d_sync_1\\D\ to Net_565_4
Aliasing Net_882_4D to zero
Aliasing Net_881_4D to zero
Aliasing Net_880_4D to zero
Aliasing \Timer_LEDs:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_LEDs:TimerUDB:hwEnable_reg\\D\ to \Timer_LEDs:TimerUDB:run_mode\
Aliasing \Timer_LEDs:TimerUDB:capture_out_reg_i\\D\ to \Timer_LEDs:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_1ms:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1ms:TimerUDB:hwEnable_reg\\D\ to \Timer_1ms:TimerUDB:run_mode\
Aliasing \Timer_1ms:TimerUDB:capture_out_reg_i\\D\ to \Timer_1ms:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__CAN_TX_net_0[9] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire \I2C:select_s_wire\[25] = zero[2]
Removing Lhs of wire \I2C:rx_wire\[26] = zero[2]
Removing Lhs of wire \I2C:Net_1170\[29] = \I2C:Net_847\[24]
Removing Lhs of wire \I2C:sclk_s_wire\[30] = zero[2]
Removing Lhs of wire \I2C:mosi_s_wire\[31] = zero[2]
Removing Lhs of wire \I2C:miso_m_wire\[32] = zero[2]
Removing Lhs of wire \I2C:tmpOE__sda_net_0\[34] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire \I2C:tmpOE__scl_net_0\[40] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire \I2C:cts_wire\[49] = zero[2]
Removing Lhs of wire tmpOE__DBG_LED_net_0[74] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__ERR_LED_net_0[80] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__CAN_LED_net_0[86] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire \ADC:Net_3107\[165] = zero[2]
Removing Lhs of wire \ADC:Net_3106\[166] = zero[2]
Removing Lhs of wire \ADC:Net_3105\[167] = zero[2]
Removing Lhs of wire \ADC:Net_3104\[168] = zero[2]
Removing Lhs of wire \ADC:Net_3103\[169] = zero[2]
Removing Lhs of wire \ADC:Net_17\[214] = \ADC:Net_1845\[93]
Removing Lhs of wire \ADC:Net_3207_1\[236] = zero[2]
Removing Lhs of wire \ADC:Net_3207_0\[237] = zero[2]
Removing Lhs of wire \ADC:Net_3235\[238] = zero[2]
Removing Lhs of wire tmpOE__Humidity_net_0[308] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__Temp_net_0[314] = tmpOE__CAN_RX_net_0[1]
Removing Rhs of wire Net_565_0[328] = \LIM_Debouncer:DEBOUNCER[0]:d_sync_0\[325]
Removing Rhs of wire Net_565_1[335] = \LIM_Debouncer:DEBOUNCER[1]:d_sync_0\[332]
Removing Rhs of wire Net_565_2[342] = \LIM_Debouncer:DEBOUNCER[2]:d_sync_0\[339]
Removing Rhs of wire Net_565_3[349] = \LIM_Debouncer:DEBOUNCER[3]:d_sync_0\[346]
Removing Rhs of wire Net_565_4[356] = \LIM_Debouncer:DEBOUNCER[4]:d_sync_0\[353]
Removing Lhs of wire \Status_Reg_LIM:status_6\[361] = zero[2]
Removing Lhs of wire \Status_Reg_LIM:status_5\[362] = zero[2]
Removing Lhs of wire \Status_Reg_LIM:status_4\[363] = Net_565_4[356]
Removing Lhs of wire \Status_Reg_LIM:status_3\[364] = Net_565_3[349]
Removing Lhs of wire \Status_Reg_LIM:status_2\[365] = Net_565_2[342]
Removing Lhs of wire \Status_Reg_LIM:status_1\[366] = Net_565_1[335]
Removing Lhs of wire \Status_Reg_LIM:status_0\[367] = Net_565_0[328]
Removing Lhs of wire tmpOE__LIM1_net_0[374] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__LIM2_net_0[381] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__LIM3_net_0[389] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__LIM4_net_0[397] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__LIM5_net_0[405] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__ENC_1_B_net_0[412] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__ENC_1_A_net_0[418] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__ENC_2_A_net_0[424] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__ENC_2_B_net_0[430] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire \QuadDec_2:Net_81\[436] = Net_874[320]
Removing Lhs of wire \QuadDec_2:Net_75\[437] = zero[2]
Removing Lhs of wire \QuadDec_2:Net_69\[438] = Net_818[425]
Removing Lhs of wire \QuadDec_2:Net_66\[439] = zero[2]
Removing Lhs of wire \QuadDec_2:Net_82\[440] = zero[2]
Removing Lhs of wire \QuadDec_2:Net_72\[441] = Net_824[431]
Removing Lhs of wire \UART:select_s_wire\[450] = zero[2]
Removing Rhs of wire \UART:rx_wire\[451] = \UART:Net_1268\[452]
Removing Lhs of wire \UART:Net_1170\[455] = \UART:Net_847\[449]
Removing Lhs of wire \UART:sclk_s_wire\[456] = zero[2]
Removing Lhs of wire \UART:mosi_s_wire\[457] = zero[2]
Removing Lhs of wire \UART:miso_m_wire\[458] = zero[2]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[460] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[469] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire \UART:cts_wire\[473] = zero[2]
Removing Rhs of wire Net_1018[500] = \Timer_1ms:TimerUDB:tc_reg_i\[770]
Removing Lhs of wire \QuadDec_1:Net_81\[505] = Net_874[320]
Removing Lhs of wire \QuadDec_1:Net_75\[506] = zero[2]
Removing Lhs of wire \QuadDec_1:Net_69\[507] = Net_802[419]
Removing Lhs of wire \QuadDec_1:Net_66\[508] = zero[2]
Removing Lhs of wire \QuadDec_1:Net_82\[509] = zero[2]
Removing Lhs of wire \QuadDec_1:Net_72\[510] = Net_813[413]
Removing Lhs of wire \Can_addr:status_0\[516] = Net_911[517]
Removing Lhs of wire \Can_addr:status_1\[518] = Net_912[519]
Removing Lhs of wire \Can_addr:status_2\[520] = Net_913[521]
Removing Lhs of wire \Can_addr:status_3\[522] = Net_914[523]
Removing Lhs of wire \Can_addr:status_4\[524] = zero[2]
Removing Lhs of wire \Can_addr:status_5\[525] = zero[2]
Removing Lhs of wire \Can_addr:status_6\[526] = zero[2]
Removing Lhs of wire \Can_addr:status_7\[527] = zero[2]
Removing Lhs of wire tmpOE__Dip_1_net_0[531] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__Dip_2_net_0[536] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__Dip_3_net_0[542] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire tmpOE__Dip_4_net_0[548] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire Net_929[553] = zero[2]
Removing Lhs of wire \Timer_LEDs:TimerUDB:ctrl_enable\[571] = \Timer_LEDs:TimerUDB:control_7\[563]
Removing Lhs of wire \Timer_LEDs:TimerUDB:ctrl_cmode_1\[573] = zero[2]
Removing Rhs of wire \Timer_LEDs:TimerUDB:timer_enable\[582] = \Timer_LEDs:TimerUDB:runmode_enable\[595]
Removing Rhs of wire \Timer_LEDs:TimerUDB:run_mode\[583] = \Timer_LEDs:TimerUDB:hwEnable\[584]
Removing Lhs of wire \Timer_LEDs:TimerUDB:run_mode\[583] = \Timer_LEDs:TimerUDB:control_7\[563]
Removing Lhs of wire \Timer_LEDs:TimerUDB:trigger_enable\[586] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire \Timer_LEDs:TimerUDB:tc_i\[588] = \Timer_LEDs:TimerUDB:status_tc\[585]
Removing Lhs of wire \Timer_LEDs:TimerUDB:capt_fifo_load_int\[594] = \Timer_LEDs:TimerUDB:capt_fifo_load\[581]
Removing Lhs of wire \Timer_LEDs:TimerUDB:status_6\[597] = zero[2]
Removing Lhs of wire \Timer_LEDs:TimerUDB:status_5\[598] = zero[2]
Removing Lhs of wire \Timer_LEDs:TimerUDB:status_4\[599] = zero[2]
Removing Lhs of wire \Timer_LEDs:TimerUDB:status_0\[600] = \Timer_LEDs:TimerUDB:status_tc\[585]
Removing Lhs of wire \Timer_LEDs:TimerUDB:status_1\[601] = \Timer_LEDs:TimerUDB:capt_fifo_load\[581]
Removing Rhs of wire \Timer_LEDs:TimerUDB:status_2\[602] = \Timer_LEDs:TimerUDB:fifo_full\[603]
Removing Rhs of wire \Timer_LEDs:TimerUDB:status_3\[604] = \Timer_LEDs:TimerUDB:fifo_nempty\[605]
Removing Lhs of wire \Timer_LEDs:TimerUDB:cs_addr_2\[607] = zero[2]
Removing Lhs of wire \Timer_LEDs:TimerUDB:cs_addr_1\[608] = \Timer_LEDs:TimerUDB:trig_reg\[596]
Removing Lhs of wire \Timer_LEDs:TimerUDB:cs_addr_0\[609] = \Timer_LEDs:TimerUDB:per_zero\[587]
Removing Lhs of wire \Timer_1ms:TimerUDB:ctrl_enable\[752] = \Timer_1ms:TimerUDB:control_7\[744]
Removing Lhs of wire \Timer_1ms:TimerUDB:ctrl_cmode_1\[754] = zero[2]
Removing Rhs of wire \Timer_1ms:TimerUDB:timer_enable\[763] = \Timer_1ms:TimerUDB:runmode_enable\[775]
Removing Rhs of wire \Timer_1ms:TimerUDB:run_mode\[764] = \Timer_1ms:TimerUDB:hwEnable\[765]
Removing Lhs of wire \Timer_1ms:TimerUDB:run_mode\[764] = \Timer_1ms:TimerUDB:control_7\[744]
Removing Lhs of wire \Timer_1ms:TimerUDB:trigger_enable\[767] = tmpOE__CAN_RX_net_0[1]
Removing Lhs of wire \Timer_1ms:TimerUDB:tc_i\[769] = \Timer_1ms:TimerUDB:status_tc\[766]
Removing Lhs of wire \Timer_1ms:TimerUDB:capt_fifo_load_int\[774] = \Timer_1ms:TimerUDB:capt_fifo_load\[762]
Removing Lhs of wire \Timer_1ms:TimerUDB:status_6\[777] = zero[2]
Removing Lhs of wire \Timer_1ms:TimerUDB:status_5\[778] = zero[2]
Removing Lhs of wire \Timer_1ms:TimerUDB:status_4\[779] = zero[2]
Removing Lhs of wire \Timer_1ms:TimerUDB:status_0\[780] = \Timer_1ms:TimerUDB:status_tc\[766]
Removing Lhs of wire \Timer_1ms:TimerUDB:status_1\[781] = \Timer_1ms:TimerUDB:capt_fifo_load\[762]
Removing Rhs of wire \Timer_1ms:TimerUDB:status_2\[782] = \Timer_1ms:TimerUDB:fifo_full\[783]
Removing Rhs of wire \Timer_1ms:TimerUDB:status_3\[784] = \Timer_1ms:TimerUDB:fifo_nempty\[785]
Removing Lhs of wire Net_12[787] = zero[2]
Removing Lhs of wire \Timer_1ms:TimerUDB:cs_addr_2\[789] = zero[2]
Removing Lhs of wire \Timer_1ms:TimerUDB:cs_addr_1\[790] = \Timer_1ms:TimerUDB:trig_reg\[776]
Removing Lhs of wire \Timer_1ms:TimerUDB:cs_addr_0\[791] = \Timer_1ms:TimerUDB:per_zero\[768]
Removing Lhs of wire \LIM_Debouncer:DEBOUNCER[0]:d_sync_0\\D\[872] = Net_467_0[326]
Removing Lhs of wire \LIM_Debouncer:DEBOUNCER[0]:d_sync_1\\D\[873] = Net_565_0[328]
Removing Lhs of wire Net_882_0D[874] = zero[2]
Removing Lhs of wire Net_881_0D[875] = zero[2]
Removing Lhs of wire Net_880_0D[876] = zero[2]
Removing Lhs of wire \LIM_Debouncer:DEBOUNCER[1]:d_sync_0\\D\[877] = Net_467_1[333]
Removing Lhs of wire \LIM_Debouncer:DEBOUNCER[1]:d_sync_1\\D\[878] = Net_565_1[335]
Removing Lhs of wire Net_882_1D[879] = zero[2]
Removing Lhs of wire Net_881_1D[880] = zero[2]
Removing Lhs of wire Net_880_1D[881] = zero[2]
Removing Lhs of wire \LIM_Debouncer:DEBOUNCER[2]:d_sync_0\\D\[882] = Net_467_2[340]
Removing Lhs of wire \LIM_Debouncer:DEBOUNCER[2]:d_sync_1\\D\[883] = Net_565_2[342]
Removing Lhs of wire Net_882_2D[884] = zero[2]
Removing Lhs of wire Net_881_2D[885] = zero[2]
Removing Lhs of wire Net_880_2D[886] = zero[2]
Removing Lhs of wire \LIM_Debouncer:DEBOUNCER[3]:d_sync_0\\D\[887] = Net_467_3[347]
Removing Lhs of wire \LIM_Debouncer:DEBOUNCER[3]:d_sync_1\\D\[888] = Net_565_3[349]
Removing Lhs of wire Net_882_3D[889] = zero[2]
Removing Lhs of wire Net_881_3D[890] = zero[2]
Removing Lhs of wire Net_880_3D[891] = zero[2]
Removing Lhs of wire \LIM_Debouncer:DEBOUNCER[4]:d_sync_0\\D\[892] = Net_467_4[354]
Removing Lhs of wire \LIM_Debouncer:DEBOUNCER[4]:d_sync_1\\D\[893] = Net_565_4[356]
Removing Lhs of wire Net_882_4D[894] = zero[2]
Removing Lhs of wire Net_881_4D[895] = zero[2]
Removing Lhs of wire Net_880_4D[896] = zero[2]
Removing Lhs of wire \Timer_LEDs:TimerUDB:capture_last\\D\[897] = zero[2]
Removing Lhs of wire \Timer_LEDs:TimerUDB:tc_reg_i\\D\[898] = \Timer_LEDs:TimerUDB:status_tc\[585]
Removing Lhs of wire \Timer_LEDs:TimerUDB:hwEnable_reg\\D\[899] = \Timer_LEDs:TimerUDB:control_7\[563]
Removing Lhs of wire \Timer_LEDs:TimerUDB:capture_out_reg_i\\D\[900] = \Timer_LEDs:TimerUDB:capt_fifo_load\[581]
Removing Lhs of wire \Timer_1ms:TimerUDB:capture_last\\D\[901] = zero[2]
Removing Lhs of wire \Timer_1ms:TimerUDB:tc_reg_i\\D\[902] = \Timer_1ms:TimerUDB:status_tc\[766]
Removing Lhs of wire \Timer_1ms:TimerUDB:hwEnable_reg\\D\[903] = \Timer_1ms:TimerUDB:control_7\[744]
Removing Lhs of wire \Timer_1ms:TimerUDB:capture_out_reg_i\\D\[904] = \Timer_1ms:TimerUDB:capt_fifo_load\[762]

------------------------------------------------------
Aliased 0 equations, 151 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__CAN_RX_net_0' (cost = 0):
tmpOE__CAN_RX_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_LEDs:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_LEDs:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_LEDs:TimerUDB:timer_enable\' (cost = 0):
\Timer_LEDs:TimerUDB:timer_enable\ <= (\Timer_LEDs:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_1ms:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1ms:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1ms:TimerUDB:timer_enable\' (cost = 0):
\Timer_1ms:TimerUDB:timer_enable\ <= (\Timer_1ms:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_LEDs:TimerUDB:capt_fifo_load\ to zero
Aliasing \Timer_1ms:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer_LEDs:TimerUDB:capt_fifo_load\[581] = zero[2]
Removing Lhs of wire \Timer_LEDs:TimerUDB:trig_reg\[596] = \Timer_LEDs:TimerUDB:control_7\[563]
Removing Lhs of wire \Timer_1ms:TimerUDB:capt_fifo_load\[762] = zero[2]
Removing Lhs of wire \Timer_1ms:TimerUDB:trig_reg\[776] = \Timer_1ms:TimerUDB:control_7\[744]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj" -dcpsoc3 "science wow.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.473ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Saturday, 22 July 2023 17:42:37
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -d CY8C4248AZI-L485 science wow.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.169ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_882_0 from registered to combinatorial
    Converted constant MacroCell: Net_881_0 from registered to combinatorial
    Converted constant MacroCell: Net_880_0 from registered to combinatorial
    Converted constant MacroCell: Net_882_1 from registered to combinatorial
    Converted constant MacroCell: Net_881_1 from registered to combinatorial
    Converted constant MacroCell: Net_880_1 from registered to combinatorial
    Converted constant MacroCell: Net_882_2 from registered to combinatorial
    Converted constant MacroCell: Net_881_2 from registered to combinatorial
    Converted constant MacroCell: Net_880_2 from registered to combinatorial
    Converted constant MacroCell: Net_882_3 from registered to combinatorial
    Converted constant MacroCell: Net_881_3 from registered to combinatorial
    Converted constant MacroCell: Net_880_3 from registered to combinatorial
    Converted constant MacroCell: Net_882_4 from registered to combinatorial
    Converted constant MacroCell: Net_881_4 from registered to combinatorial
    Converted constant MacroCell: Net_880_4 from registered to combinatorial
    Converted constant MacroCell: \Timer_LEDs:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_LEDs:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1ms:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1ms:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock_1 to clock HFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'CAN_HFCLK'. Fanout=0
    Digital Clock 0: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_926_digital
    Fixed Function Clock 2: Automatic-assigning  clock 'I2C_SCBCLK'. Signal=\I2C:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff3\
    Fixed Function Clock 10: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff10\
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1'. Signal=Net_874_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_1'. Signal=Net_874_ff12
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_874_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LIM_Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_LEDs:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer_LEDs:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1ms:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HFClk was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1ms:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: HFClk was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CAN_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_RX(0)__PA ,
            fb => Net_763 ,
            pad => CAN_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_TX(0)__PA ,
            pin_input => Net_764 ,
            pad => CAN_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:sda(0)\__PA ,
            fb => Net_390 ,
            pad => \I2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:scl(0)\__PA ,
            fb => Net_389 ,
            pad => \I2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = DBG_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DBG_LED(0)__PA ,
            pad => DBG_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ERR_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ERR_LED(0)__PA ,
            pad => ERR_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_LED(0)__PA ,
            pad => CAN_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Humidity(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Humidity(0)__PA ,
            analog_term => Net_752 ,
            pad => Humidity(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Temp(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Temp(0)__PA ,
            analog_term => Net_181 ,
            pad => Temp(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM1(0)__PA ,
            fb => Net_900 ,
            annotation => Net_457 ,
            pad => LIM1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM2(0)__PA ,
            fb => Net_899 ,
            annotation => Net_465 ,
            pad => LIM2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM3(0)__PA ,
            fb => Net_898 ,
            annotation => Net_469 ,
            pad => LIM3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM4(0)__PA ,
            fb => Net_897 ,
            annotation => Net_473 ,
            pad => LIM4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM5(0)__PA ,
            fb => Net_896 ,
            annotation => Net_477 ,
            pad => LIM5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENC_1_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENC_1_B(0)__PA ,
            fb => Net_813 ,
            pad => ENC_1_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENC_1_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENC_1_A(0)__PA ,
            fb => Net_802 ,
            pad => ENC_1_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENC_2_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENC_2_A(0)__PA ,
            fb => Net_818 ,
            pad => ENC_2_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENC_2_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENC_2_B(0)__PA ,
            fb => Net_824 ,
            pad => ENC_2_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Dip_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dip_1(0)__PA ,
            fb => Net_920 ,
            pad => Dip_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dip_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dip_2(0)__PA ,
            fb => Net_921 ,
            pad => Dip_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dip_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dip_3(0)__PA ,
            fb => Net_922 ,
            pad => Dip_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dip_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dip_4(0)__PA ,
            fb => Net_923 ,
            pad => Dip_4(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_911, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_920
        );
        Output = Net_911 (fanout=1)

    MacroCell: Name=Net_912, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_921
        );
        Output = Net_912 (fanout=1)

    MacroCell: Name=Net_913, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_922
        );
        Output = Net_913 (fanout=1)

    MacroCell: Name=Net_914, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923
        );
        Output = Net_914 (fanout=1)

    MacroCell: Name=\Timer_LEDs:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_LEDs:TimerUDB:control_7\ * 
              \Timer_LEDs:TimerUDB:per_zero\
        );
        Output = \Timer_LEDs:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_1ms:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1ms:TimerUDB:control_7\ * \Timer_1ms:TimerUDB:per_zero\
        );
        Output = \Timer_1ms:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_565_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_874_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_900
        );
        Output = Net_565_0 (fanout=1)

    MacroCell: Name=Net_565_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_874_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_899
        );
        Output = Net_565_1 (fanout=1)

    MacroCell: Name=Net_565_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_874_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_898
        );
        Output = Net_565_2 (fanout=1)

    MacroCell: Name=Net_565_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_874_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_897
        );
        Output = Net_565_3 (fanout=1)

    MacroCell: Name=Net_565_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_874_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_896
        );
        Output = Net_565_4 (fanout=1)

    MacroCell: Name=Net_1018, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1ms:TimerUDB:control_7\ * \Timer_1ms:TimerUDB:per_zero\
        );
        Output = Net_1018 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_LEDs:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_926_digital ,
            cs_addr_1 => \Timer_LEDs:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_LEDs:TimerUDB:per_zero\ ,
            chain_out => \Timer_LEDs:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_LEDs:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_LEDs:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_926_digital ,
            cs_addr_1 => \Timer_LEDs:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_LEDs:TimerUDB:per_zero\ ,
            chain_in => \Timer_LEDs:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_LEDs:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_LEDs:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_LEDs:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_LEDs:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_926_digital ,
            cs_addr_1 => \Timer_LEDs:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_LEDs:TimerUDB:per_zero\ ,
            z0_comb => \Timer_LEDs:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_LEDs:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_LEDs:TimerUDB:status_2\ ,
            chain_in => \Timer_LEDs:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_LEDs:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_1ms:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_1 => \Timer_1ms:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1ms:TimerUDB:per_zero\ ,
            chain_out => \Timer_1ms:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1ms:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1ms:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_1 => \Timer_1ms:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1ms:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1ms:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1ms:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1ms:TimerUDB:status_2\ ,
            chain_in => \Timer_1ms:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1ms:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Can_addr:sts:sts_reg\
        PORT MAP (
            status_3 => Net_914 ,
            status_2 => Net_913 ,
            status_1 => Net_912 ,
            status_0 => Net_911 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Status_Reg_LIM:sts_intr:sts_reg\
        PORT MAP (
            status_4 => Net_565_4 ,
            status_3 => Net_565_3 ,
            status_2 => Net_565_2 ,
            status_1 => Net_565_1 ,
            status_0 => Net_565_0 ,
            interrupt => Net_528 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0011111"
            cy_md_select = "0000000"
        }
        Clock Enable: True

    statusicell: Name =\Timer_LEDs:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_926_digital ,
            status_3 => \Timer_LEDs:TimerUDB:status_3\ ,
            status_2 => \Timer_LEDs:TimerUDB:status_2\ ,
            status_0 => \Timer_LEDs:TimerUDB:status_tc\ ,
            interrupt => Net_1012 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1ms:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            status_3 => \Timer_1ms:TimerUDB:status_3\ ,
            status_2 => \Timer_1ms:TimerUDB:status_2\ ,
            status_0 => \Timer_1ms:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_LEDs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_926_digital ,
            control_7 => \Timer_LEDs:TimerUDB:control_7\ ,
            control_6 => \Timer_LEDs:TimerUDB:control_6\ ,
            control_5 => \Timer_LEDs:TimerUDB:control_5\ ,
            control_4 => \Timer_LEDs:TimerUDB:control_4\ ,
            control_3 => \Timer_LEDs:TimerUDB:control_3\ ,
            control_2 => \Timer_LEDs:TimerUDB:control_2\ ,
            control_1 => \Timer_LEDs:TimerUDB:control_1\ ,
            control_0 => \Timer_LEDs:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_1ms:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            control_7 => \Timer_1ms:TimerUDB:control_7\ ,
            control_6 => \Timer_1ms:TimerUDB:control_6\ ,
            control_5 => \Timer_1ms:TimerUDB:control_5\ ,
            control_4 => \Timer_1ms:TimerUDB:control_4\ ,
            control_3 => \Timer_1ms:TimerUDB:control_3\ ,
            control_2 => \Timer_1ms:TimerUDB:control_2\ ,
            control_1 => \Timer_1ms:TimerUDB:control_1\ ,
            control_0 => \Timer_1ms:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_333 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_373 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_LIM
        PORT MAP (
            interrupt => Net_528 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1ms
        PORT MAP (
            interrupt => Net_1018 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =CC1_isr
        PORT MAP (
            interrupt => Net_803 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =CC2_isr
        PORT MAP (
            interrupt => Net_829 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_LEDs
        PORT MAP (
            interrupt => Net_1012 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   27 :   26 :   53 : 50.94 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    1 :    2 : 50.00 %
Serial Communication (SCB)    :    2 :    2 :    4 : 50.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
Timer/Counter/PWM             :    2 :    6 :    8 : 25.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   12 :   52 :   64 : 18.75 %
  Unique P-terms              :   11 :  117 :  128 :  8.59 %
  Total P-terms               :   12 :      :      :        
  Datapath Cells              :    5 :    3 :    8 : 62.50 %
  Status Cells                :    4 :    4 :    8 : 50.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    2 :    6 :    8 : 25.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.466ms
Tech Mapping phase: Elapsed time ==> 0s.690ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
CAN_RX(0)                           : [IOP=(0)][IoId=(0)]                
CAN_TX(0)                           : [IOP=(0)][IoId=(1)]                
\I2C:sda(0)\                        : [IOP=(5)][IoId=(1)]                
\I2C:scl(0)\                        : [IOP=(5)][IoId=(0)]                
DBG_LED(0)                          : [IOP=(4)][IoId=(5)]                
ERR_LED(0)                          : [IOP=(4)][IoId=(6)]                
CAN_LED(0)                          : [IOP=(4)][IoId=(4)]                
Humidity(0)                         : [IOP=(2)][IoId=(6)]                
Temp(0)                             : [IOP=(2)][IoId=(7)]                
LIM1(0)                             : [IOP=(3)][IoId=(1)]                
LIM2(0)                             : [IOP=(3)][IoId=(4)]                
LIM3(0)                             : [IOP=(3)][IoId=(5)]                
LIM4(0)                             : [IOP=(3)][IoId=(6)]                
LIM5(0)                             : [IOP=(3)][IoId=(7)]                
ENC_1_B(0)                          : [IOP=(0)][IoId=(3)]                
ENC_1_A(0)                          : [IOP=(0)][IoId=(2)]                
ENC_2_A(0)                          : [IOP=(1)][IoId=(2)]                
ENC_2_B(0)                          : [IOP=(1)][IoId=(3)]                
\UART:tx(0)\                        : [IOP=(2)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(2)][IoId=(0)]                
Dip_1(0)                            : [IOP=(4)][IoId=(3)]                
Dip_2(0)                            : [IOP=(4)][IoId=(2)]                
Dip_3(0)                            : [IOP=(4)][IoId=(1)]                
Dip_4(0)                            : [IOP=(4)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\CAN:CanIP\                         : CAN_[FFB(CAN,1)]                   
\I2C:SCB\                           : SCB_[FFB(SCB,2)]                   
\ADC:cy_psoc4_sar\                  : SARADC_[FFB(SARADC,0)]             
\UART:SCB\                          : SCB_[FFB(SCB,1)]                   
\QuadDec_2:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,0)]               
\QuadDec_1:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,1)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.6502390s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.507ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0923110 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.103ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_181 {
    p2_7
  }
  Net: Net_752 {
    p2_6
  }
  Net: \ADC:Net_1851\ {
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_minus_2\ {
  }
  Net: \ADC:mux_bus_plus_2\ {
  }
  Net: \ADC:muxout_plus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw6
    PASS0_SARMUX0_sw7
  }
  Net: \ADC:muxout_minus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p2_7                                             -> Net_181
  p2_6                                             -> Net_752
  PASS0_sarmux_vplus                               -> \ADC:muxout_plus\
  PASS0_SARMUX0_sw6                                -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw7                                -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC:muxout_minus\
}
Mux Info {
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC:muxout_plus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_752
      Outer: PASS0_SARMUX0_sw6
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw6
        p2_6
      }
    }
    Arm: 1 {
      Net:   Net_181
      Outer: PASS0_SARMUX0_sw7
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw7
        p2_7
      }
    }
  }
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC:muxout_minus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.107ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :   11 :   16 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.60
                   Pterms :            2.20
               Macrocells :            2.40
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       2.17 :       2.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1018, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1ms:TimerUDB:control_7\ * \Timer_1ms:TimerUDB:per_zero\
        );
        Output = Net_1018 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1ms:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1ms:TimerUDB:control_7\ * \Timer_1ms:TimerUDB:per_zero\
        );
        Output = \Timer_1ms:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_565_2, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_874_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_898
        );
        Output = Net_565_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_565_4, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_874_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_896
        );
        Output = Net_565_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_565_1, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_874_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_899
        );
        Output = Net_565_1 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1ms:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_1 => \Timer_1ms:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1ms:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1ms:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1ms:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1ms:TimerUDB:status_2\ ,
        chain_in => \Timer_1ms:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1ms:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_1ms:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        status_3 => \Timer_1ms:TimerUDB:status_3\ ,
        status_2 => \Timer_1ms:TimerUDB:status_2\ ,
        status_0 => \Timer_1ms:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_565_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_874_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_900
        );
        Output = Net_565_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_565_3, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_874_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_897
        );
        Output = Net_565_3 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_LEDs:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_926_digital ,
        cs_addr_1 => \Timer_LEDs:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_LEDs:TimerUDB:per_zero\ ,
        z0_comb => \Timer_LEDs:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_LEDs:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_LEDs:TimerUDB:status_2\ ,
        chain_in => \Timer_LEDs:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_LEDs:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Status_Reg_LIM:sts_intr:sts_reg\
    PORT MAP (
        status_4 => Net_565_4 ,
        status_3 => Net_565_3 ,
        status_2 => Net_565_2 ,
        status_1 => Net_565_1 ,
        status_0 => Net_565_0 ,
        interrupt => Net_528 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0011111"
        cy_md_select = "0000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_911, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_920
        );
        Output = Net_911 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_914, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923
        );
        Output = Net_914 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_912, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_921
        );
        Output = Net_912 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_913, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_922
        );
        Output = Net_913 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_LEDs:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_926_digital ,
        cs_addr_1 => \Timer_LEDs:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_LEDs:TimerUDB:per_zero\ ,
        chain_in => \Timer_LEDs:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_LEDs:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_LEDs:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_LEDs:TimerUDB:sT24:timerdp:u2\

statuscell: Name =\Can_addr:sts:sts_reg\
    PORT MAP (
        status_3 => Net_914 ,
        status_2 => Net_913 ,
        status_1 => Net_912 ,
        status_0 => Net_911 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(1,0)] contents:
datapathcell: Name =\Timer_1ms:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_1 => \Timer_1ms:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1ms:TimerUDB:per_zero\ ,
        chain_out => \Timer_1ms:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1ms:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_1ms:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        control_7 => \Timer_1ms:TimerUDB:control_7\ ,
        control_6 => \Timer_1ms:TimerUDB:control_6\ ,
        control_5 => \Timer_1ms:TimerUDB:control_5\ ,
        control_4 => \Timer_1ms:TimerUDB:control_4\ ,
        control_3 => \Timer_1ms:TimerUDB:control_3\ ,
        control_2 => \Timer_1ms:TimerUDB:control_2\ ,
        control_1 => \Timer_1ms:TimerUDB:control_1\ ,
        control_0 => \Timer_1ms:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_LEDs:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_LEDs:TimerUDB:control_7\ * 
              \Timer_LEDs:TimerUDB:per_zero\
        );
        Output = \Timer_LEDs:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Timer_LEDs:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_926_digital ,
        status_3 => \Timer_LEDs:TimerUDB:status_3\ ,
        status_2 => \Timer_LEDs:TimerUDB:status_2\ ,
        status_0 => \Timer_LEDs:TimerUDB:status_tc\ ,
        interrupt => Net_1012 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
datapathcell: Name =\Timer_LEDs:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_926_digital ,
        cs_addr_1 => \Timer_LEDs:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_LEDs:TimerUDB:per_zero\ ,
        chain_out => \Timer_LEDs:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_LEDs:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Timer_LEDs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_926_digital ,
        control_7 => \Timer_LEDs:TimerUDB:control_7\ ,
        control_6 => \Timer_LEDs:TimerUDB:control_6\ ,
        control_5 => \Timer_LEDs:TimerUDB:control_5\ ,
        control_4 => \Timer_LEDs:TimerUDB:control_4\ ,
        control_3 => \Timer_LEDs:TimerUDB:control_3\ ,
        control_2 => \Timer_LEDs:TimerUDB:control_2\ ,
        control_1 => \Timer_LEDs:TimerUDB:control_1\ ,
        control_0 => \Timer_LEDs:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_1ms
        PORT MAP (
            interrupt => Net_1018 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_LEDs
        PORT MAP (
            interrupt => Net_1012 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_LIM
        PORT MAP (
            interrupt => Net_528 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_373 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(20)] 
    interrupt: Name =CC1_isr
        PORT MAP (
            interrupt => Net_803 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =CC2_isr
        PORT MAP (
            interrupt => Net_829 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_333 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = CAN_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_RX(0)__PA ,
        fb => Net_763 ,
        pad => CAN_RX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CAN_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_TX(0)__PA ,
        pin_input => Net_764 ,
        pad => CAN_TX(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ENC_1_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENC_1_A(0)__PA ,
        fb => Net_802 ,
        pad => ENC_1_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ENC_1_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENC_1_B(0)__PA ,
        fb => Net_813 ,
        pad => ENC_1_B(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = ENC_2_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENC_2_A(0)__PA ,
        fb => Net_818 ,
        pad => ENC_2_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ENC_2_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENC_2_B(0)__PA ,
        fb => Net_824 ,
        pad => ENC_2_B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Humidity(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Humidity(0)__PA ,
        analog_term => Net_752 ,
        pad => Humidity(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Temp(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Temp(0)__PA ,
        analog_term => Net_181 ,
        pad => Temp(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = LIM1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM1(0)__PA ,
        fb => Net_900 ,
        annotation => Net_457 ,
        pad => LIM1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LIM2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM2(0)__PA ,
        fb => Net_899 ,
        annotation => Net_465 ,
        pad => LIM2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LIM3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM3(0)__PA ,
        fb => Net_898 ,
        annotation => Net_469 ,
        pad => LIM3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LIM4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM4(0)__PA ,
        fb => Net_897 ,
        annotation => Net_473 ,
        pad => LIM4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LIM5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM5(0)__PA ,
        fb => Net_896 ,
        annotation => Net_477 ,
        pad => LIM5(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Dip_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dip_4(0)__PA ,
        fb => Net_923 ,
        pad => Dip_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Dip_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dip_3(0)__PA ,
        fb => Net_922 ,
        pad => Dip_3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Dip_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dip_2(0)__PA ,
        fb => Net_921 ,
        pad => Dip_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Dip_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dip_1(0)__PA ,
        fb => Net_920 ,
        pad => Dip_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CAN_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_LED(0)__PA ,
        pad => CAN_LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DBG_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DBG_LED(0)__PA ,
        pad => DBG_LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ERR_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ERR_LED(0)__PA ,
        pad => ERR_LED(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:scl(0)\__PA ,
        fb => Net_389 ,
        pad => \I2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:sda(0)\__PA ,
        fb => Net_390 ,
        pad => \I2C:sda(0)_PAD\ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 7 contains the following IO cells:
Port 12 contains the following IO cells:
Port 13 contains the following IO cells:
ARM group 0: empty
CAN group 0: 
    CAN Block @ F(CAN,1): 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            can_rx => Net_763 ,
            can_tx => Net_764 ,
            can_tx_en => Net_334 ,
            interrupt => Net_333 );
        Properties:
        {
            cy_registers = ""
        }
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_2 => \I2C:Net_847_ff2\ ,
            ff_div_3 => \UART:Net_847_ff3\ ,
            ff_div_10 => \ADC:Net_1845_ff10\ ,
            ff_div_11 => Net_874_ff11 ,
            ff_div_12 => Net_874_ff12 ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
USB group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff3\ ,
            interrupt => Net_687 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_705 ,
            tr_rx_req => Net_696 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\I2C:SCB\
        PORT MAP (
            clock => \I2C:Net_847_ff2\ ,
            interrupt => Net_373 ,
            uart_tx => \I2C:tx_wire\ ,
            uart_rts => \I2C:rts_wire\ ,
            mosi_m => \I2C:mosi_m_wire\ ,
            select_m_3 => \I2C:select_m_wire_3\ ,
            select_m_2 => \I2C:select_m_wire_2\ ,
            select_m_1 => \I2C:select_m_wire_1\ ,
            select_m_0 => \I2C:select_m_wire_0\ ,
            sclk_m => \I2C:sclk_m_wire\ ,
            miso_s => \I2C:miso_s_wire\ ,
            i2c_scl => Net_389 ,
            i2c_sda => Net_390 ,
            tr_tx_req => Net_391 ,
            tr_rx_req => Net_382 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\QuadDec_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_874_ff11 ,
            capture => zero ,
            count => Net_802 ,
            reload => zero ,
            stop => zero ,
            start => Net_813 ,
            tr_underflow => Net_908 ,
            tr_overflow => Net_905 ,
            tr_compare_match => Net_902 ,
            line => Net_903 ,
            line_compl => Net_904 ,
            interrupt => Net_803 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\QuadDec_2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_874_ff12 ,
            capture => zero ,
            count => Net_818 ,
            reload => zero ,
            stop => zero ,
            start => Net_824 ,
            tr_underflow => Net_873 ,
            tr_overflow => Net_870 ,
            tr_compare_match => Net_867 ,
            line => Net_868 ,
            line_compl => Net_869 ,
            interrupt => Net_829 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC:muxout_plus\ ,
            vminus => \ADC:muxout_minus\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3225\ ,
            clock => \ADC:Net_1845_ff10\ ,
            sample_done => Net_1049 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            tr_sar_out => Net_1048 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_926_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_874_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty

Blocks not positioned by the digital component placer:
    SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_1 => Net_181 ,
            muxin_plus_0 => Net_752 ,
            muxin_minus_1 => \ADC:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC:Net_1851\ ,
            vout_plus => \ADC:muxout_plus\ ,
            vout_minus => \ADC:muxout_minus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "00"
            muxin_width = 2
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |    CAN_RX(0) | FB(Net_763)
     |   1 |     * |      NONE |         CMOS_OUT |    CAN_TX(0) | In(Net_764)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |   ENC_1_A(0) | FB(Net_802)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   ENC_1_B(0) | FB(Net_813)
-----+-----+-------+-----------+------------------+--------------+-------------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |   ENC_2_A(0) | FB(Net_818)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   ENC_2_B(0) | FB(Net_824)
-----+-----+-------+-----------+------------------+--------------+-------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL | \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT | \UART:tx(0)\ | In(\UART:tx_wire\)
     |   6 |     * |      NONE |         CMOS_OUT |  Humidity(0) | Analog(Net_752)
     |   7 |     * |      NONE |      HI_Z_ANALOG |      Temp(0) | Analog(Net_181)
-----+-----+-------+-----------+------------------+--------------+-------------------
   3 |   1 |     * |      NONE |      RES_PULL_UP |      LIM1(0) | FB(Net_900)
     |   4 |     * |      NONE |      RES_PULL_UP |      LIM2(0) | FB(Net_899)
     |   5 |     * |      NONE |      RES_PULL_UP |      LIM3(0) | FB(Net_898)
     |   6 |     * |      NONE |      RES_PULL_UP |      LIM4(0) | FB(Net_897)
     |   7 |     * |      NONE |      RES_PULL_UP |      LIM5(0) | FB(Net_896)
-----+-----+-------+-----------+------------------+--------------+-------------------
   4 |   0 |     * |      NONE |      RES_PULL_UP |     Dip_4(0) | FB(Net_923)
     |   1 |     * |      NONE |      RES_PULL_UP |     Dip_3(0) | FB(Net_922)
     |   2 |     * |      NONE |      RES_PULL_UP |     Dip_2(0) | FB(Net_921)
     |   3 |     * |      NONE |      RES_PULL_UP |     Dip_1(0) | FB(Net_920)
     |   4 |     * |      NONE |         CMOS_OUT |   CAN_LED(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |   DBG_LED(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   ERR_LED(0) | 
-----+-----+-------+-----------+------------------+--------------+-------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \I2C:scl(0)\ | FB(Net_389)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \I2C:sda(0)\ | FB(Net_390)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.109ms
Digital Placement phase: Elapsed time ==> 2s.538ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/2/route_arch-rrg.cydata" --vh2-path "science wow_r.vh2" --pcf-path "science wow.pco" --des-name "science wow" --dsf-path "science wow.dsf" --sdc-path "science wow.sdc" --lib-path "science wow_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.785ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.745ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in science wow_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.518ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.462ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.901ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.916ms
API generation phase: Elapsed time ==> 6s.502ms
Dependency generation phase: Elapsed time ==> 0s.049ms
Cleanup phase: Elapsed time ==> 0s.003ms
