<profile>

<section name = "Vitis HLS Report for 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col'" level="0">
<item name = "Date">Wed Mar  8 20:37:40 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row_RD_Loop_Col">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 84, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 24, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln82_1_fu_109_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln82_fu_121_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln84_fu_188_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln85_fu_165_p2">+, 0, 0, 14, 6, 6</column>
<column name="icmp_ln82_fu_103_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln84_fu_127_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="select_ln82_1_fu_141_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln82_fu_133_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_r_load">9, 2, 4, 8</column>
<column name="c_fu_46">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_54">9, 2, 7, 14</column>
<column name="r_fu_50">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln85_reg_237">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c_fu_46">4, 0, 4, 0</column>
<column name="indvar_flatten_fu_54">7, 0, 7, 0</column>
<column name="r_fu_50">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_Pipeline_RD_Loop_Row_RD_Loop_Col, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_Pipeline_RD_Loop_Row_RD_Loop_Col, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_Pipeline_RD_Loop_Row_RD_Loop_Col, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_Pipeline_RD_Loop_Row_RD_Loop_Col, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_Pipeline_RD_Loop_Row_RD_Loop_Col, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_Pipeline_RD_Loop_Row_RD_Loop_Col, return value</column>
<column name="buf_2d_in_address0">out, 6, ap_memory, buf_2d_in, array</column>
<column name="buf_2d_in_ce0">out, 1, ap_memory, buf_2d_in, array</column>
<column name="buf_2d_in_we0">out, 1, ap_memory, buf_2d_in, array</column>
<column name="buf_2d_in_d0">out, 16, ap_memory, buf_2d_in, array</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
</table>
</item>
</section>
</profile>
