<profile>

<section name = "Vitis HLS Report for 'cpyData_copro'" level="0">
<item name = "Date">Wed Aug 30 20:50:41 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">cpy_Data</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.00 ns, 4.380 ns, 1.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 66.000 ns, 66.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 176, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, -, 1150, 1262, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 164, -</column>
<column name="Register">-, -, 1116, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, 2, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Axi_lite_s_axi_U">Axi_lite_s_axi, 0, 0, 220, 360, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 100, 168, 0</column>
<column name="memWR_m_axi_U">memWR_m_axi, 4, 0, 830, 734, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_12ns_11ns_11ns_23_4_1_U1">mac_muladd_12ns_11ns_11ns_23_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln67_fu_411_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln71_fu_387_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln79_fu_489_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln91_fu_458_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state12_pp0_stage0_iter11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_425">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_439">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_443">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_459">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_462">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_754">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_767">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_156_p9">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln66_fu_399_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_mux_numWrites_loc_0_phi_fu_252_p6">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_empty_22_reg_288">9, 2, 12, 24</column>
<column name="ap_phi_reg_pp0_iter1_max_col_counter_loc_1_reg_274">9, 2, 12, 24</column>
<column name="ap_phi_reg_pp0_iter1_numWrites_loc_0_reg_248">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_rows_counter_loc_0_reg_261">9, 2, 11, 22</column>
<column name="ap_phi_reg_pp0_iter5_max_col_counter_loc_0_reg_238">14, 3, 12, 36</column>
<column name="ap_phi_reg_pp0_iter6_empty_22_reg_288">14, 3, 12, 36</column>
<column name="ap_phi_reg_pp0_iter6_max_col_counter_loc_1_reg_274">14, 3, 12, 36</column>
<column name="ap_phi_reg_pp0_iter6_rows_counter_loc_0_reg_261">14, 3, 11, 33</column>
<column name="columns_counter">9, 2, 12, 24</column>
<column name="max_col_counter">9, 2, 12, 24</column>
<column name="memWR_blk_n_AW">9, 2, 1, 2</column>
<column name="memWR_blk_n_B">9, 2, 1, 2</column>
<column name="memWR_blk_n_W">9, 2, 1, 2</column>
<column name="rows_counter">9, 2, 11, 22</column>
<column name="strm_in_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln67_reg_598">11, 0, 11, 0</column>
<column name="add_ln71_reg_590">12, 0, 12, 0</column>
<column name="add_ln79_reg_609">32, 0, 32, 0</column>
<column name="add_ln86_reg_569">23, 0, 23, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_22_reg_288">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter1_max_col_counter_loc_0_reg_238">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter1_max_col_counter_loc_1_reg_274">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter1_numWrites_loc_0_reg_248">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_rows_counter_loc_0_reg_261">11, 0, 11, 0</column>
<column name="ap_phi_reg_pp0_iter2_empty_22_reg_288">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter2_max_col_counter_loc_0_reg_238">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter2_max_col_counter_loc_1_reg_274">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter2_numWrites_loc_0_reg_248">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_rows_counter_loc_0_reg_261">11, 0, 11, 0</column>
<column name="ap_phi_reg_pp0_iter3_empty_22_reg_288">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter3_max_col_counter_loc_0_reg_238">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter3_max_col_counter_loc_1_reg_274">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter3_numWrites_loc_0_reg_248">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_rows_counter_loc_0_reg_261">11, 0, 11, 0</column>
<column name="ap_phi_reg_pp0_iter4_empty_22_reg_288">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter4_max_col_counter_loc_0_reg_238">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter4_max_col_counter_loc_1_reg_274">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter4_numWrites_loc_0_reg_248">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter4_rows_counter_loc_0_reg_261">11, 0, 11, 0</column>
<column name="ap_phi_reg_pp0_iter5_empty_22_reg_288">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter5_max_col_counter_loc_0_reg_238">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter5_max_col_counter_loc_1_reg_274">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter5_numWrites_loc_0_reg_248">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter5_rows_counter_loc_0_reg_261">11, 0, 11, 0</column>
<column name="ap_phi_reg_pp0_iter6_empty_22_reg_288">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter6_max_col_counter_loc_1_reg_274">12, 0, 12, 0</column>
<column name="ap_phi_reg_pp0_iter6_rows_counter_loc_0_reg_261">11, 0, 11, 0</column>
<column name="col_reg_549">11, 0, 11, 0</column>
<column name="col_reg_549_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="columns_counter">12, 0, 12, 0</column>
<column name="data_wr_reg_544">32, 0, 32, 0</column>
<column name="input_data_user_reg_533">1, 0, 1, 0</column>
<column name="max_col_counter">12, 0, 12, 0</column>
<column name="max_col_counter_load_reg_584">12, 0, 12, 0</column>
<column name="memWR_addr_reg_603">64, 0, 64, 0</column>
<column name="memW_read_reg_524">64, 0, 64, 0</column>
<column name="next_reset">1, 0, 1, 0</column>
<column name="next_reset_load_reg_540">1, 0, 1, 0</column>
<column name="numWrites">32, 0, 32, 0</column>
<column name="rows_counter">11, 0, 11, 0</column>
<column name="rows_counter_load_reg_574">11, 0, 11, 0</column>
<column name="tmp_reg_529">1, 0, 1, 0</column>
<column name="data_wr_reg_544">64, 32, 32, 0</column>
<column name="input_data_user_reg_533">64, 32, 1, 0</column>
<column name="memW_read_reg_524">64, 32, 64, 0</column>
<column name="next_reset_load_reg_540">64, 32, 1, 0</column>
<column name="tmp_reg_529">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_Axi_lite_AWVALID">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_AWREADY">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_AWADDR">in, 7, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WVALID">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WREADY">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WDATA">in, 32, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_WSTRB">in, 4, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_ARVALID">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_ARREADY">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_ARADDR">in, 7, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RVALID">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RREADY">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RDATA">out, 32, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_RRESP">out, 2, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_BVALID">out, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_BREADY">in, 1, s_axi, Axi_lite, pointer</column>
<column name="s_axi_Axi_lite_BRESP">out, 2, s_axi, Axi_lite, pointer</column>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, cpyData_copro, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, cpyData_copro, return value</column>
<column name="m_axi_memWR_AWVALID">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWREADY">in, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWADDR">out, 64, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWID">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWLEN">out, 8, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWSIZE">out, 3, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWBURST">out, 2, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWLOCK">out, 2, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWCACHE">out, 4, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWPROT">out, 3, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWQOS">out, 4, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWREGION">out, 4, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_AWUSER">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_WVALID">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_WREADY">in, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_WDATA">out, 32, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_WSTRB">out, 4, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_WLAST">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_WID">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_WUSER">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARVALID">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARREADY">in, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARADDR">out, 64, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARID">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARLEN">out, 8, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARSIZE">out, 3, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARBURST">out, 2, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARLOCK">out, 2, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARCACHE">out, 4, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARPROT">out, 3, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARQOS">out, 4, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARREGION">out, 4, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_ARUSER">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_RVALID">in, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_RREADY">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_RDATA">in, 32, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_RLAST">in, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_RID">in, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_RUSER">in, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_RRESP">in, 2, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_BVALID">in, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_BREADY">out, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_BRESP">in, 2, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_BID">in, 1, m_axi, memWR, pointer</column>
<column name="m_axi_memWR_BUSER">in, 1, m_axi, memWR, pointer</column>
<column name="strm_in_TDATA">in, 64, axis, strm_in_V_data_V, pointer</column>
<column name="strm_in_TVALID">in, 1, axis, strm_in_V_dest_V, pointer</column>
<column name="strm_in_TREADY">out, 1, axis, strm_in_V_dest_V, pointer</column>
<column name="strm_in_TDEST">in, 1, axis, strm_in_V_dest_V, pointer</column>
<column name="strm_in_TKEEP">in, 8, axis, strm_in_V_keep_V, pointer</column>
<column name="strm_in_TSTRB">in, 8, axis, strm_in_V_strb_V, pointer</column>
<column name="strm_in_TUSER">in, 1, axis, strm_in_V_user_V, pointer</column>
<column name="strm_in_TLAST">in, 1, axis, strm_in_V_last_V, pointer</column>
<column name="strm_in_TID">in, 1, axis, strm_in_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
