.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH init_top_cell  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBinit_top_cell\fR
.SH Syntax  \fBinit_top_cell\fR <top_cell_name> 
.P Type: String
.P Default: NULL
.P Specifies the name of the top module. This variable is used only when reading Verilog netlist information. It replaces the previous rda_Input(ui_topcell) configuration file variable. 
.SH Example
.RS  "*" 2 The following command specifies TOP as the top cell in the design.   set init_top_cell {TOP} 
.RE 
.SH Related Information
.RS  "*" 2 init_design
.RE
.P
