// Seed: 3785943185
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri1 id_7,
    input wor id_8,
    output supply1 id_9,
    input wor id_10,
    inout wire id_11,
    input uwire id_12,
    output supply0 id_13,
    output tri0 id_14,
    input tri0 id_15,
    input wire id_16,
    input tri1 id_17,
    input uwire id_18,
    input wor id_19,
    output uwire id_20,
    output wire id_21,
    output uwire id_22
    , id_52,
    input tri id_23,
    input supply1 id_24,
    output tri id_25,
    output tri0 id_26,
    output tri id_27,
    input tri1 id_28,
    output wire id_29,
    output wire id_30,
    input tri id_31,
    input tri1 id_32,
    input tri0 id_33,
    input supply1 id_34
    , id_53,
    input wire id_35,
    input wire id_36,
    input wire id_37,
    output wor id_38,
    output wand id_39,
    input wire id_40,
    input tri0 id_41,
    input wand id_42,
    input tri1 id_43,
    output tri0 id_44,
    input wand id_45,
    output tri0 id_46,
    input tri id_47,
    output wire id_48,
    input tri id_49,
    input tri0 id_50
);
  wire id_54;
  wire id_55;
  id_56 :
  assert property (@(posedge 1 or negedge id_32) (1))
  else;
  assign id_20 = id_37 && (1);
  and (
      id_26,
      id_53,
      id_28,
      id_17,
      id_52,
      id_3,
      id_24,
      id_10,
      id_42,
      id_47,
      id_31,
      id_35,
      id_4,
      id_18,
      id_45,
      id_11,
      id_43,
      id_34,
      id_33,
      id_16,
      id_49,
      id_37,
      id_56,
      id_54,
      id_50,
      id_23,
      id_1,
      id_19,
      id_32,
      id_12,
      id_5,
      id_15,
      id_36,
      id_7,
      id_40,
      id_41
  );
  module_0(
      id_54, id_53, id_55
  );
  assign id_0 = id_42;
  wire  id_57;
  uwire id_58 = 1;
  wire  id_59;
  wire  id_60;
endmodule
