INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Loagster/Desktop/4300/lab1_MIPS_IF/lab1_MIPS_IF.sim/sim_1/synth/timing/xsim/IF_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module Latch
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module pc_counter
INFO: [VRFC 10-311] analyzing module glbl
