/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [24:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [13:0] celloutsig_0_3z;
  reg [16:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  reg [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[88] ? in_data[78] : in_data[15];
  assign celloutsig_1_5z = celloutsig_1_0z[7] ? celloutsig_1_2z[2] : celloutsig_1_1z[8];
  assign celloutsig_1_19z = celloutsig_1_15z ? celloutsig_1_12z[5] : celloutsig_1_16z[1];
  assign celloutsig_0_14z = celloutsig_0_10z ? celloutsig_0_7z[9] : celloutsig_0_0z;
  assign celloutsig_0_21z = celloutsig_0_1z[12] ? celloutsig_0_14z : celloutsig_0_3z[8];
  assign celloutsig_1_6z = ~((in_data[158] | celloutsig_1_0z[4]) & in_data[167]);
  assign celloutsig_0_5z = ~((in_data[75] | in_data[9]) & in_data[34]);
  assign celloutsig_0_9z = ~((in_data[79] | celloutsig_0_1z[2]) & celloutsig_0_7z[8]);
  assign celloutsig_0_30z = { celloutsig_0_25z[24:23], celloutsig_0_21z, celloutsig_0_11z } + { celloutsig_0_4z[10:8], celloutsig_0_9z };
  assign celloutsig_1_1z = in_data[154:142] + in_data[180:168];
  assign celloutsig_1_16z = { celloutsig_1_8z[3:1], celloutsig_1_11z } + in_data[181:175];
  assign celloutsig_1_18z = celloutsig_1_2z + { celloutsig_1_1z[12:11], celloutsig_1_10z };
  assign celloutsig_0_25z = { celloutsig_0_7z[19:3], celloutsig_0_22z, celloutsig_0_9z } + { celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_3z[7:1], celloutsig_0_3z } / { 1'h1, celloutsig_0_1z[14:11], celloutsig_0_1z };
  assign celloutsig_0_22z = celloutsig_0_1z[10:4] / { 1'h1, celloutsig_0_7z[15:11], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[8:1] / { 1'h1, celloutsig_0_1z[9:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_4z[9:0] >= { celloutsig_1_8z[8:0], celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_2z[7], celloutsig_0_0z, celloutsig_0_5z } >= celloutsig_0_3z[13:11];
  assign celloutsig_0_3z = celloutsig_0_1z[15:2] % { 1'h1, in_data[40:28] };
  assign celloutsig_1_7z = celloutsig_1_2z % { 1'h1, celloutsig_1_0z[1:0] };
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[68:53] : in_data[19:4];
  assign celloutsig_1_2z = ~ in_data[110:108];
  assign celloutsig_0_29z = ~ celloutsig_0_22z;
  assign celloutsig_1_15z = | { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z[2:0] };
  assign celloutsig_0_10z = | { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z[14:10] };
  assign celloutsig_1_4z = { celloutsig_1_1z[3], celloutsig_1_1z } >> { celloutsig_1_1z[11:1], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_1z[12:3] >> celloutsig_1_4z[13:4];
  assign celloutsig_1_11z = celloutsig_1_4z[7:4] >> { celloutsig_1_0z[3], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_0z[3:0], celloutsig_1_0z, celloutsig_1_7z } >> { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[169:157];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_4z = in_data[66:50];
  assign { out_data[130:128], out_data[96], out_data[38:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
