// Seed: 2773597648
module module_0;
  logic id_1;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply0 id_4,
    input uwire id_5
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  wire id_7, id_8, id_9;
endmodule
module module_0 #(
    parameter id_1 = 32'd49
);
  wire [-1 : -1] _id_1, id_2;
  assign module_2 = -1;
  logic id_3;
  ;
  initial $unsigned(7);
  ;
  module_0 modCall_1 ();
  assign id_2 = id_1;
  assign id_3[id_1] = 1;
endmodule
