<!DOCTYPE html>
<html lang="en"><head><script src="/livereload.js?mindelay=10&amp;v=2&amp;port=1313&amp;path=livereload" data-no-instant defer></script>
<meta charset="utf-8" />

  <title>Posts - Portfolio</title>


  <meta name="author" content="Vishnuvardhan Ramesh"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1.0" />


<link rel="alternate" type="application/rss+xml" href="http://localhost:1313/post/index.xml" title="Portfolio" />
<link rel="stylesheet" href="http://localhost:1313/css/latex.css" />
<link rel="stylesheet" href="http://localhost:1313/css/main.css" />
<script id="MathJax-script" async src="http://localhost:1313/js/tex-mml-chtml.js"></script>
</head>
<body>






<header>
  <nav class="navbar">
  <div class="nav">
    

    <ul class="nav-links">
      
    </ul>
  </div>
</nav>
  <div class="intro-header">
    <div class="container">
      <div class="post-heading">
        
          <h1>Posts</h1>
          
        
      </div>
    </div>
  </div>
</header>
<div id="content">
<div class="container" role="main">
    <div class="posts-list">
      
        
      

      
        <article class="post-preview">
  <a href="http://localhost:1313/post/edge_detector/">
      <h2 class="post-title">Canny Edge Detector - Verilog/SystemC</h2>
  </a>
  <div class="postmeta">
    <span class="meta-post">
  <i class="fa fa-calendar-alt"></i>
  Oct 15, 2024
  
</span>
  </div>
  <div class="post-entry">
    
      <p><p>Image processing is a great application for hardware design, as typical image processing algorithms involve large amounts of data processing and math operations. This project goes over a <strong>Canny Edge Detector</strong>, which takes an input image and outputs an image with all the edges outlined. This is typically done by finding sharp discontinuities in an image. This algorithm has high computation, as it utilizes Noise Reduction, Gradient Calculation, Non-Maximum Suppresion, and Hysterisis Thresholding. This creates a highly accurate output image that classifies all borders present in the image.</p></p>
        <a href="http://localhost:1313/post/edge_detector/" class="post-read-more">Read More</a>
    
  </div>
</article>
      
        <article class="post-preview">
  <a href="http://localhost:1313/post/technical_papers/">
      <h2 class="post-title">Research Proposal and Reccomendation Report</h2>
  </a>
  <div class="postmeta">
    <span class="meta-post">
  <i class="fa fa-calendar-alt"></i>
  May 12, 2024
  
</span>
  </div>
  <div class="post-entry">
    
      <p><p>During the Spring 2024 semester, I had the opportunity to learn about technical writing, and working on various applications including professional emails, letters, memorands, research proposals, and a final reccomendation report. In this post I would like to showcase two papers. One is a individual research proposal to a Texas A&amp;M organization, and the other is a group reccomendation report.</p>
<p>These reports enhanced my skills for creating technical documents that adhered to strict formatting guidelines. Throughout the semester I learned how to create a proposal and actually carry that proposal out, sticking to the schedule I outlined at the beginning and keeping all deadlines in mind. I then learned how to analyze the results and present a technical argument for further steps that can be taken.</p></p>
        <a href="http://localhost:1313/post/technical_papers/" class="post-read-more">Read More</a>
    
  </div>
</article>
      
        <article class="post-preview">
  <a href="http://localhost:1313/post/cnn_fpga/">
      <h2 class="post-title">CNN Design on FPGA - Verilog</h2>
  </a>
  <div class="postmeta">
    <span class="meta-post">
  <i class="fa fa-calendar-alt"></i>
  Apr 15, 2024
  
</span>
  </div>
  <div class="post-entry">
    
      <p><p>FPGA&rsquo;s (Field Programmable Gate Arrays) are utilized as the middle ground between ASIC&rsquo;s and processors. Microprocessors are cheap and flexible, though not very fast. ASIC&rsquo;s are very expensive and are not flexilbe (Hence the name, Application Specfic Integrated Circuits), though they will have the highest performance. FPGA&rsquo;s provide a higher level of flexibility compared to ASIC&rsquo;s while at the same time providing higher perfomance than general purpose processors.</p>
<p>FPGA&rsquo;s are implemented as an array of CLB&rsquo;s packed together. They typically include the following elements:</p></p>
        <a href="http://localhost:1313/post/cnn_fpga/" class="post-read-more">Read More</a>
    
  </div>
</article>
      
      </div>
    
    <ul class="pager">
      
        <li class="previous">
          <a href="http://localhost:1313/post/page/1/">&larr; Newer</a>
        </li>
      
      
    </ul>
  
</div>

        </div><footer>
  <div class="container">
    <p class="credits copyright">
      <p class="credits theme-by">
        
        
        
        <a href="http://localhost:1313/">Portfolio</a>,
        
        &copy;
        2025
        <a href="http://localhost:1313/about/">Vishnuvardhan Ramesh</a>
      </p>
  </div>
</footer></body>
</html>
