(pcb /home/wbd/work/iorodeo/products/panels_g4_hardware/max6960/four_panel/20mm_matrix/driver/driver.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2013-mar-13)-testing")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  90000 -90000  50000 -90000  50000 -50000  90000 -50000
            90000 -90000)
    )
    (via "Via[0-1]_609.6:304.8_um" "Via[0-1]_609.6:0_um")
    (rule
      (width 152.4)
      (clearance 152.5)
      (clearance 152.5 (type default_smd))
      (clearance 38.1 (type smd_smd))
    )
  )
  (placement
    (component "T4477-3"
      (place U1 60000 -70000 back 0 (PN MAX6960))
      (place U3 80000 -70000 back 0 (PN MAX6960))
    )
    (component SOT353
      (place U2 69100 -74700 back 270 (PN 74AHC1G126))
    )
    (component HEADER_BOT
      (place P3 70000 -84920 front 0 (PN CONN15))
    )
    (component HEADER_TOP
      (place P4 70000 -58150 front 0 (PN CONN15))
    )
    (component SM0603_Capa
      (place C1 52500 -81600 back 180 (PN 47uF))
      (place C2 70400 -78150 back 90 (PN 0.1uF))
      (place C3 52500 -79200 back 180 (PN 0.1uF))
    )
    (component SMD_PIN_ARRAY_M_0P5IN_15X2
      (place P1 60000 -71650 front 0 (PN CONN15X2))
      (place P2 80000 -71650 front 0 (PN CONN15X2))
    )
  )
  (library
    (image "T4477-3"
      (outline (path signal 381  -4191 2921  -4191 -4191))
      (outline (path signal 381  -4191 -4191  4191 -4191))
      (outline (path signal 381  4191 -4191  4191 4191))
      (outline (path signal 381  4191 4191  -2794 4191))
      (outline (path signal 381  -2794 4191  -4191 2921))
      (pin Rect[T]Pad_949.96x299.72_um 1 -3324.86 2499.36)
      (pin Rect[T]Pad_949.96x299.72_um 2 -3324.86 1998.98)
      (pin Rect[T]Pad_949.96x299.72_um 3 -3324.86 1501.14)
      (pin Rect[T]Pad_949.96x299.72_um 4 -3324.86 1000.76)
      (pin Rect[T]Pad_949.96x299.72_um 5 -3324.86 500.38)
      (pin Rect[T]Pad_949.96x299.72_um 6 -3324.86 0)
      (pin Rect[T]Pad_949.96x299.72_um 7 -3324.86 -500.38)
      (pin Rect[T]Pad_949.96x299.72_um 8 -3324.86 -1000.76)
      (pin Rect[T]Pad_949.96x299.72_um 9 -3324.86 -1501.14)
      (pin Rect[T]Pad_949.96x299.72_um 10 -3324.86 -1998.98)
      (pin Rect[T]Pad_949.96x299.72_um 11 -3324.86 -2499.36)
      (pin Rect[T]Pad_4780.28x4780.28_um 45 0 0)
      (pin Rect[T]Pad_299.72x949.96_um 12 -2499.36 -3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 13 -1998.98 -3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 14 -1501.14 -3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 15 -1000.76 -3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 16 -500.38 -3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 17 0 -3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 18 500.38 -3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 19 1000.76 -3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 20 1501.14 -3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 21 1998.98 -3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 22 2499.36 -3324.86)
      (pin Rect[T]Pad_949.96x299.72_um 23 3324.86 -2499.36)
      (pin Rect[T]Pad_949.96x299.72_um 24 3324.86 -1998.98)
      (pin Rect[T]Pad_949.96x299.72_um 25 3324.86 -1501.14)
      (pin Rect[T]Pad_949.96x299.72_um 26 3324.86 -1000.76)
      (pin Rect[T]Pad_949.96x299.72_um 27 3324.86 -500.38)
      (pin Rect[T]Pad_949.96x299.72_um 28 3324.86 0)
      (pin Rect[T]Pad_949.96x299.72_um 29 3324.86 500.38)
      (pin Rect[T]Pad_949.96x299.72_um 30 3324.86 1000.76)
      (pin Rect[T]Pad_949.96x299.72_um 31 3324.86 1501.14)
      (pin Rect[T]Pad_949.96x299.72_um 32 3324.86 1998.98)
      (pin Rect[T]Pad_949.96x299.72_um 33 3324.86 2499.36)
      (pin Rect[T]Pad_299.72x949.96_um 34 2499.36 3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 35 1998.98 3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 36 1501.14 3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 37 1000.76 3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 38 500.38 3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 39 0 3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 40 -500.38 3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 41 -1000.76 3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 42 -1501.14 3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 43 -1998.98 3324.86)
      (pin Rect[T]Pad_299.72x949.96_um 44 -2499.36 3324.86)
    )
    (image SOT353
      (outline (path signal 152.4  635 -1016  635 1016))
      (outline (path signal 152.4  635 1016  -635 1016))
      (outline (path signal 152.4  -635 1016  -635 -1016))
      (outline (path signal 152.4  -635 -1016  635 -1016))
      (pin Rect[T]Pad_508x304.8_um 1 -1016 635)
      (pin Rect[T]Pad_508x304.8_um 3 -1016 -635)
      (pin Rect[T]Pad_508x304.8_um 5 1016 635)
      (pin Rect[T]Pad_508x304.8_um 2 -1016 0)
      (pin Rect[T]Pad_508x304.8_um 4 1016 -635)
    )
    (image HEADER_BOT
      (outline (path signal 381  19050 -5080  19050 1270))
      (outline (path signal 381  15367 -5080  19050 -5080))
      (outline (path signal 381  15367 1270  18923 1270))
      (outline (path signal 381  18923 1270  19050 1270))
      (outline (path signal 381  -15240 1270  -19050 1270))
      (outline (path signal 381  -19050 1270  -19050 -5080))
      (outline (path signal 381  -19050 -5080  -13970 -5080))
      (outline (path signal 381  -15240 1270  15240 1270))
      (outline (path signal 381  -15240 -5080  15240 -5080))
      (pin Rect[A]Pad_1524x1524_um 1 -17780 0)
      (pin Round[A]Pad_1524_um 2 -15240 0)
      (pin Round[A]Pad_1524_um 3 -12700 0)
      (pin Round[A]Pad_1524_um 4 -10160 0)
      (pin Round[A]Pad_1524_um 5 -7620 0)
      (pin Round[A]Pad_1524_um 6 -5080 0)
      (pin Round[A]Pad_1524_um 7 -2540 0)
      (pin Round[A]Pad_1524_um 8 0 0)
      (pin Round[A]Pad_1524_um 9 2540 0)
      (pin Round[A]Pad_1524_um 10 5080 0)
      (pin Round[A]Pad_1524_um 11 7620 0)
      (pin Round[A]Pad_1524_um 12 10160 0)
      (pin Round[A]Pad_1524_um 13 12700 0)
      (pin Round[A]Pad_1524_um 14 15240 0)
      (pin Round[A]Pad_1524_um 15 17780 0)
    )
    (image HEADER_TOP
      (outline (path signal 381  15240 8128  19050 8128))
      (outline (path signal 381  19050 8128  19050 7366))
      (outline (path signal 381  -15240 8128  -19050 8128))
      (outline (path signal 381  -19050 8128  -19050 7620))
      (outline (path signal 381  -15240 -1270  -19050 -1270))
      (outline (path signal 381  -19050 -1270  -19050 7620))
      (outline (path signal 381  15240 -1270  19050 -1270))
      (outline (path signal 381  19050 -1270  19050 7620))
      (outline (path signal 381  15240 -1270  -15240 -1270))
      (outline (path signal 381  -15240 8128  15240 8128))
      (pin Rect[A]Pad_1524x1524_um 1 -17780 0)
      (pin Round[A]Pad_1524_um 2 -15240 0)
      (pin Round[A]Pad_1524_um 3 -12700 0)
      (pin Round[A]Pad_1524_um 4 -10160 0)
      (pin Round[A]Pad_1524_um 5 -7620 0)
      (pin Round[A]Pad_1524_um 6 -5080 0)
      (pin Round[A]Pad_1524_um 7 -2540 0)
      (pin Round[A]Pad_1524_um 8 0 0)
      (pin Round[A]Pad_1524_um 9 2540 0)
      (pin Round[A]Pad_1524_um 10 5080 0)
      (pin Round[A]Pad_1524_um 11 7620 0)
      (pin Round[A]Pad_1524_um 12 10160 0)
      (pin Round[A]Pad_1524_um 13 12700 0)
      (pin Round[A]Pad_1524_um 14 15240 0)
      (pin Round[A]Pad_1524_um 15 17780 0)
    )
    (image SM0603_Capa
      (outline (path signal 119.38  500.38 -650.24  1198.88 -650.24))
      (outline (path signal 119.38  -500.38 -650.24  -1198.88 -650.24))
      (outline (path signal 119.38  500.38 650.24  1198.88 650.24))
      (outline (path signal 119.38  -1198.88 650.24  -500.38 650.24))
      (outline (path signal 119.38  1198.88 635  1198.88 -635))
      (outline (path signal 119.38  -1198.88 -635  -1198.88 635))
      (pin Rect[T]Pad_635x1143_um 1 -762 0)
      (pin Rect[T]Pad_635x1143_um 2 762 0)
    )
    (image SMD_PIN_ARRAY_M_0P5IN_15X2
      (outline (path signal 200  381 -11557  4318 -11557))
      (outline (path signal 200  4318 11811  4318 -11557))
      (outline (path signal 200  0 11811  4318 11811))
      (outline (path signal 200  0 11811  -4318 11811))
      (outline (path signal 200  -4318 11811  -4318 8318.5))
      (outline (path signal 200  -4318 8318.5  -4318 -9652))
      (outline (path signal 200  -4318 -9652  -4318 -11557))
      (outline (path signal 200  -4318 -11557  381 -11557))
      (pin Rect[T]Pad_3022.6x647.7_um 1 -2254.25 8890)
      (pin Rect[T]Pad_3022.6x647.7_um 2 2254.25 8890)
      (pin Rect[T]Pad_3022.6x647.7_um 3 -2254.25 7620)
      (pin Rect[T]Pad_3022.6x647.7_um 4 2254.25 7620)
      (pin Rect[T]Pad_3022.6x647.7_um 5 -2254.25 6350)
      (pin Rect[T]Pad_3022.6x647.7_um 6 2254.25 6350)
      (pin Rect[T]Pad_3022.6x647.7_um 7 -2254.25 5080)
      (pin Rect[T]Pad_3022.6x647.7_um 8 2254.25 5080)
      (pin Rect[T]Pad_3022.6x647.7_um 9 -2254.25 3810)
      (pin Rect[T]Pad_3022.6x647.7_um 10 2254.25 3810)
      (pin Rect[T]Pad_3022.6x647.7_um 11 -2254.25 2540)
      (pin Rect[T]Pad_3022.6x647.7_um 12 2254.25 2540)
      (pin Rect[T]Pad_3022.6x647.7_um 13 -2254.25 1270)
      (pin Rect[T]Pad_3022.6x647.7_um 14 2254.25 1270)
      (pin Rect[T]Pad_3022.6x647.7_um 15 -2254.25 0)
      (pin Rect[T]Pad_3022.6x647.7_um 16 2254.25 0)
      (pin Rect[T]Pad_3022.6x647.7_um 17 -2254.25 -1270)
      (pin Rect[T]Pad_3022.6x647.7_um 18 2254.25 -1270)
      (pin Rect[T]Pad_3022.6x647.7_um 19 -2254.25 -2540)
      (pin Rect[T]Pad_3022.6x647.7_um 20 2254.25 -2540)
      (pin Rect[T]Pad_3022.6x647.7_um 21 -2254.25 -3810)
      (pin Rect[T]Pad_3022.6x647.7_um 22 2254.25 -3810)
      (pin Rect[T]Pad_3022.6x647.7_um 23 -2254.25 -5080)
      (pin Rect[T]Pad_3022.6x647.7_um 24 2254.25 -5080)
      (pin Rect[T]Pad_3022.6x647.7_um 25 -2254.25 -6350)
      (pin Rect[T]Pad_3022.6x647.7_um 26 2254.25 -6350)
      (pin Rect[T]Pad_3022.6x647.7_um 27 -2254.25 -7620)
      (pin Rect[T]Pad_3022.6x647.7_um 28 2254.25 -7620)
      (pin Rect[T]Pad_3022.6x647.7_um 29 -2254.25 -8890)
      (pin Rect[T]Pad_3022.6x647.7_um 30 2254.25 -8890)
      (pin Round[A]Pad_1651_um @1 0 10464.8)
      (pin Round[A]Pad_1270_um @2 0 -10464.8)
    )
    (padstack Round[A]Pad_1270_um
      (shape (circle F.Cu 1270))
      (shape (circle B.Cu 1270))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1651_um
      (shape (circle F.Cu 1651))
      (shape (circle B.Cu 1651))
      (attach off)
    )
    (padstack Rect[T]Pad_299.72x949.96_um
      (shape (rect F.Cu -149.86 -474.98 149.86 474.98))
      (attach off)
    )
    (padstack Rect[T]Pad_3022.6x647.7_um
      (shape (rect F.Cu -1511.3 -323.85 1511.3 323.85))
      (attach off)
    )
    (padstack Rect[T]Pad_4780.28x4780.28_um
      (shape (rect F.Cu -2390.14 -2390.14 2390.14 2390.14))
      (attach off)
    )
    (padstack Rect[T]Pad_508x304.8_um
      (shape (rect F.Cu -254 -152.4 254 152.4))
      (attach off)
    )
    (padstack Rect[T]Pad_635x1143_um
      (shape (rect F.Cu -317.5 -571.5 317.5 571.5))
      (attach off)
    )
    (padstack Rect[T]Pad_949.96x299.72_um
      (shape (rect F.Cu -474.98 -149.86 474.98 149.86))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect F.Cu -762 -762 762 762))
      (shape (rect B.Cu -762 -762 762 762))
      (attach off)
    )
    (padstack "Via[0-1]_609.6:304.8_um"
      (shape (circle F.Cu 609.6))
      (shape (circle B.Cu 609.6))
      (attach off)
    )
    (padstack "Via[0-1]_609.6:0_um"
      (shape (circle F.Cu 609.6))
      (shape (circle B.Cu 609.6))
      (attach off)
    )
  )
  (network
    (net /ADDCLK
      (pins U1-41 U3-41)
    )
    (net /ADDOUT_A
      (pins U1-39 U3-40)
    )
    (net /CLK
      (pins U1-17 U3-17 P3-4 P4-4)
    )
    (net /COL_A1
      (pins U1-19 P1-18)
    )
    (net /COL_A10
      (pins U1-30 P1-13)
    )
    (net /COL_A11
      (pins U1-31 P1-11)
    )
    (net /COL_A12
      (pins U1-32 P1-9)
    )
    (net /COL_A13
      (pins U1-33 P1-7)
    )
    (net /COL_A14
      (pins U1-35 P1-5)
    )
    (net /COL_A15
      (pins U1-36 P1-3)
    )
    (net /COL_A16
      (pins U1-37 P1-1)
    )
    (net /COL_A2
      (pins U1-20 P1-20)
    )
    (net /COL_A3
      (pins U1-21 P1-22)
    )
    (net /COL_A4
      (pins U1-23 P1-25)
    )
    (net /COL_A5
      (pins U1-24 P1-23)
    )
    (net /COL_A6
      (pins U1-25 P1-21)
    )
    (net /COL_A7
      (pins U1-26 P1-19)
    )
    (net /COL_A8
      (pins U1-27 P1-17)
    )
    (net /COL_A9
      (pins U1-29 P1-15)
    )
    (net /COL_B1
      (pins U3-19 P2-18)
    )
    (net /COL_B10
      (pins U3-30 P2-13)
    )
    (net /COL_B11
      (pins U3-31 P2-11)
    )
    (net /COL_B12
      (pins U3-32 P2-9)
    )
    (net /COL_B13
      (pins U3-33 P2-7)
    )
    (net /COL_B14
      (pins U3-35 P2-5)
    )
    (net /COL_B15
      (pins U3-36 P2-3)
    )
    (net /COL_B16
      (pins U3-37 P2-1)
    )
    (net /COL_B2
      (pins U3-20 P2-20)
    )
    (net /COL_B3
      (pins U3-21 P2-22)
    )
    (net /COL_B4
      (pins U3-23 P2-25)
    )
    (net /COL_B5
      (pins U3-24 P2-23)
    )
    (net /COL_B6
      (pins U3-25 P2-21)
    )
    (net /COL_B7
      (pins U3-26 P2-19)
    )
    (net /COL_B8
      (pins U3-27 P2-17)
    )
    (net /COL_B9
      (pins U3-29 P2-15)
    )
    (net /CS1
      (pins U1-14 U3-14 P3-7)
    )
    (net /CS2
      (pins P3-8 P4-7)
    )
    (net /CS3
      (pins P3-9 P4-8)
    )
    (net /CS4
      (pins P3-10 P4-9)
    )
    (net /CS5
      (pins P3-11 P4-10)
    )
    (net /CS6
      (pins P3-12 P4-11)
    )
    (net /MISO
      (pins U1-16 U3-16 P3-6 P4-6)
    )
    (net /MOSI
      (pins U1-15 U3-15 P3-5 P4-5)
    )
    (net /OSC
      (pins U2-2 P3-13 P4-13)
    )
    (net /OSC_BUF
      (pins U1-13 U2-4 U3-13)
    )
    (net /ROW_A1
      (pins U1-2 P1-2)
    )
    (net /ROW_A2
      (pins U1-3 P1-4)
    )
    (net /ROW_A3
      (pins U1-4 P1-6)
    )
    (net /ROW_A4
      (pins U1-5 P1-8)
    )
    (net /ROW_A5
      (pins U1-7 P1-10)
    )
    (net /ROW_A6
      (pins U1-8 P1-12)
    )
    (net /ROW_A7
      (pins U1-9 P1-14)
    )
    (net /ROW_A8
      (pins U1-10 P1-16)
    )
    (net /ROW_B1
      (pins U3-2 P2-2)
    )
    (net /ROW_B2
      (pins U3-3 P2-4)
    )
    (net /ROW_B3
      (pins U3-4 P2-6)
    )
    (net /ROW_B4
      (pins U3-5 P2-8)
    )
    (net /ROW_B5
      (pins U3-7 P2-10)
    )
    (net /ROW_B6
      (pins U3-8 P2-12)
    )
    (net /ROW_B7
      (pins U3-9 P2-14)
    )
    (net /ROW_B8
      (pins U3-10 P2-16)
    )
    (net /RST
      (pins U1-18 U3-18 P3-3 P4-3)
    )
    (net /V+
      (pins U1-22 U1-28 U1-34 U1-38 U1-40 U2-1 U2-5 U3-22 U3-28 U3-34 U3-38 P3-1 P4-1
        C1-1 C2-1 C3-1)
    )
    (net /VAUX
      (pins P3-14 P4-14 P1-27 P1-29 P2-27 P2-29)
    )
    (net GND
      (pins U1-1 U1-6 U1-11 U1-12 U1-42 U1-43 U1-44 U2-3 U3-1 U3-6 U3-11 U3-12 U3-42
        U3-43 U3-44 P3-2 P4-2 C1-2 C2-2 C3-2 P1-28 P1-30 P2-28 P2-30)
    )
    (net "N-0000051"
      (pins P1-24)
    )
    (net "N-0000053"
      (pins P1-26)
    )
    (net "N-0000058"
      (pins P2-26)
    )
    (net "N-0000059"
      (pins P3-15)
    )
    (net "N-0000060"
      (pins P4-15)
    )
    (net "N-0000061"
      (pins P2-24)
    )
    (net "N-0000063"
      (pins P4-12)
    )
    (net "N-0000072"
      (pins U3-39)
    )
    (class kicad_default "" /ADDCLK /ADDOUT_A /CLK /COL_A1 /COL_A10 /COL_A11
      /COL_A12 /COL_A13 /COL_A14 /COL_A15 /COL_A16 /COL_A2 /COL_A3 /COL_A4
      /COL_A5 /COL_A6 /COL_A7 /COL_A8 /COL_A9 /COL_B1 /COL_B10 /COL_B11 /COL_B12
      /COL_B13 /COL_B14 /COL_B15 /COL_B16 /COL_B2 /COL_B3 /COL_B4 /COL_B5
      /COL_B6 /COL_B7 /COL_B8 /COL_B9 /CS1 /CS2 /CS3 /CS4 /CS5 /CS6 /MISO
      /MOSI /OSC /OSC_BUF /ROW_A1 /ROW_A2 /ROW_A3 /ROW_A4 /ROW_A5 /ROW_A6
      /ROW_A7 /ROW_A8 /ROW_B1 /ROW_B2 /ROW_B3 /ROW_B4 /ROW_B5 /ROW_B6 /ROW_B7
      /ROW_B8 /RST /V+ /VAUX GND "N-0000051" "N-0000053" "N-0000058" "N-0000059"
      "N-0000060" "N-0000061" "N-0000063" "N-0000072"
      (circuit
        (use_via Via[0-1]_609.6:304.8_um)
      )
      (rule
        (width 152.4)
        (clearance 152.5)
      )
    )
  )
  (wiring
    (wire (path B.Cu 254  51738 -81600  50750 -81600)(net /V+)(type protect))
    (wire (path B.Cu 254  50500 -81500  50750 -81500)(net /V+)(type protect))
    (wire (path B.Cu 254  50650 -81500  50500 -81500)(net /V+)(type protect))
    (wire (path B.Cu 254  50750 -81600  50650 -81500)(net /V+)(type protect))
    (wire (path B.Cu 254  51738 -79200  50750 -79200  50750 -79250)(net /V+)(type protect))
    (wire (path B.Cu 635  52220 -84920  52220 -84220)(net /V+)(type protect))
    (wire (path B.Cu 635  50750 -59620  52220 -58150)(net /V+)(type protect))
    (wire (path B.Cu 635  50750 -82750  50750 -81500  50750 -79250  50750 -59620)(net /V+)(type protect))
    (wire (path B.Cu 635  52220 -84220  50750 -82750)(net /V+)(type protect))
    (wire (path B.Cu 635  85240 -84920  85330 -84920)(net /VAUX)(type protect))
    (wire (path B.Cu 635  89000 -61910  85240 -58150)(net /VAUX)(type protect))
    (wire (path B.Cu 635  89000 -81250  89000 -61910)(net /VAUX)(type protect))
    (wire (path B.Cu 635  85330 -84920  89000 -81250)(net /VAUX)(type protect))
    (wire (path B.Cu 254  53262 -79200  53262 -81600)(net GND)(type protect))
    (wire (path B.Cu 254  54760 -84920  54670 -84920)(net GND)(type protect))
    (wire (path B.Cu 254  53262 -83512  53262 -81600)(net GND)(type protect))
    (wire (path B.Cu 254  54670 -84920  53262 -83512)(net GND)(type protect))
    (wire (path F.Cu 635  54760 -58150  54760 -58240)(net GND)(type protect))
    (wire (path F.Cu 635  53340 -83500  54760 -84920)(net GND)(type protect))
    (wire (path F.Cu 635  51500 -83500  53340 -83500)(net GND)(type protect))
    (wire (path F.Cu 635  50750 -82750  51500 -83500)(net GND)(type protect))
    (wire (path F.Cu 635  50750 -62250  50750 -82750)(net GND)(type protect))
    (wire (path F.Cu 635  54760 -58240  50750 -62250)(net GND)(type protect))
  )
)
