============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:55 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[75]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[75]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10360__7482/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10133__3680/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[75]/D -       -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------

