

================================================================
== Vivado HLS Report for 'AXIvideo2Mat_64_1080_1920_16_s'
================================================================
* Date:           Mon Oct  7 15:17:11 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      2.93|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+----------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    ?|     ?|         1|          1|          1|         ?|    yes   |
        |- Loop 2     |    ?|     ?|         ?|          -|          -| 0 ~ 1080 |    no    |
        | + Loop 2.1  |    1|  1921|         2|          1|          1| 0 ~ 1920 |    yes   |
        | + Loop 2.2  |    ?|     ?|         1|          1|          1|         ?|    yes   |
        +-------------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     66|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    280|
|Register         |        -|      -|     308|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     308|    346|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_387_p2              |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_398_p2              |     +    |      0|  0|  12|          12|           1|
    |AXI_video_strm_V_0_status  |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_274             |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_323             |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_325             |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_91              |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_99              |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_393_p2        |   icmp   |      0|  0|  13|          12|          12|
    |exitcond_fu_382_p2         |   icmp   |      0|  0|  13|          12|          12|
    |ap_sig_bdd_109             |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_144             |    or    |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  66|          56|          34|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |axi_data_V_1_reg_198        |  64|          2|   64|        128|
    |axi_data_V_2_reg_242        |  64|          2|   64|        128|
    |axi_data_V_4_reg_321        |  64|          2|   64|        128|
    |axi_data_V_8_phi_fu_280_p6  |  64|          4|   64|        256|
    |t_V_1_reg_231               |  12|          2|   12|         24|
    |t_V_reg_220                 |  12|          2|   12|         24|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 280|         14|  280|        688|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+-----+-----------+
    |          Name         | FF | Bits| Const Bits|
    +-----------------------+----+-----+-----------+
    |ap_CS_fsm              |   3|    3|          0|
    |ap_done_reg            |   1|    1|          0|
    |ap_reg_ppiten_pp1_it0  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it1  |   1|    1|          0|
    |axi_data_V_1_reg_198   |  64|   64|          0|
    |axi_data_V_2_reg_242   |  64|   64|          0|
    |axi_data_V_4_reg_321   |  64|   64|          0|
    |axi_data_V_reg_163     |  64|   64|          0|
    |axi_last_V_1_reg_209   |   1|    1|          0|
    |axi_last_V_4_reg_333   |   1|    1|          0|
    |axi_last_V_reg_175     |   1|    1|          0|
    |axi_user_V_reg_187     |   1|    1|          0|
    |eol_1_reg_345          |   1|    1|          0|
    |eol_6_reg_253          |   1|    1|          0|
    |eol_reg_264            |   1|    1|          0|
    |exitcond3_reg_474      |   1|    1|          0|
    |i_V_reg_469            |  12|   12|          0|
    |sof_fu_108             |   1|    1|          0|
    |sof_load_reg_483       |   1|    1|          0|
    |t_V_1_reg_231          |  12|   12|          0|
    |t_V_reg_220            |  12|   12|          0|
    +-----------------------+----+-----+-----------+
    |Total                  | 308|  308|          0|
    +-----------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+---------+-------------------------------+--------------+
|            RTL Ports            | Dir | Bits| Protocol|         Source Object         |    C Type    |
+---------------------------------+-----+-----+---------+-------------------------------+--------------+
|ap_clk                           |  in |    1|        -| AXIvideo2Mat<64,1080,1920,16> | return value |
|ap_rst                           |  in |    1|        -| AXIvideo2Mat<64,1080,1920,16> | return value |
|ap_start                         |  in |    1|        -| AXIvideo2Mat<64,1080,1920,16> | return value |
|ap_done                          | out |    1|        -| AXIvideo2Mat<64,1080,1920,16> | return value |
|ap_continue                      |  in |    1|        -| AXIvideo2Mat<64,1080,1920,16> | return value |
|ap_idle                          | out |    1|        -| AXIvideo2Mat<64,1080,1920,16> | return value |
|ap_ready                         | out |    1|        -| AXIvideo2Mat<64,1080,1920,16> | return value |
|AXI_video_strm_V_data_V_dout     |  in |   64| ap_fifo |    AXI_video_strm_V_data_V    |    pointer   |
|AXI_video_strm_V_data_V_empty_n  |  in |    1| ap_fifo |    AXI_video_strm_V_data_V    |    pointer   |
|AXI_video_strm_V_data_V_read     | out |    1| ap_fifo |    AXI_video_strm_V_data_V    |    pointer   |
|AXI_video_strm_V_keep_V_dout     |  in |    8| ap_fifo |    AXI_video_strm_V_keep_V    |    pointer   |
|AXI_video_strm_V_keep_V_empty_n  |  in |    1| ap_fifo |    AXI_video_strm_V_keep_V    |    pointer   |
|AXI_video_strm_V_keep_V_read     | out |    1| ap_fifo |    AXI_video_strm_V_keep_V    |    pointer   |
|AXI_video_strm_V_strb_V_dout     |  in |    8| ap_fifo |    AXI_video_strm_V_strb_V    |    pointer   |
|AXI_video_strm_V_strb_V_empty_n  |  in |    1| ap_fifo |    AXI_video_strm_V_strb_V    |    pointer   |
|AXI_video_strm_V_strb_V_read     | out |    1| ap_fifo |    AXI_video_strm_V_strb_V    |    pointer   |
|AXI_video_strm_V_user_V_dout     |  in |    1| ap_fifo |    AXI_video_strm_V_user_V    |    pointer   |
|AXI_video_strm_V_user_V_empty_n  |  in |    1| ap_fifo |    AXI_video_strm_V_user_V    |    pointer   |
|AXI_video_strm_V_user_V_read     | out |    1| ap_fifo |    AXI_video_strm_V_user_V    |    pointer   |
|AXI_video_strm_V_last_V_dout     |  in |    1| ap_fifo |    AXI_video_strm_V_last_V    |    pointer   |
|AXI_video_strm_V_last_V_empty_n  |  in |    1| ap_fifo |    AXI_video_strm_V_last_V    |    pointer   |
|AXI_video_strm_V_last_V_read     | out |    1| ap_fifo |    AXI_video_strm_V_last_V    |    pointer   |
|AXI_video_strm_V_id_V_dout       |  in |    1| ap_fifo |     AXI_video_strm_V_id_V     |    pointer   |
|AXI_video_strm_V_id_V_empty_n    |  in |    1| ap_fifo |     AXI_video_strm_V_id_V     |    pointer   |
|AXI_video_strm_V_id_V_read       | out |    1| ap_fifo |     AXI_video_strm_V_id_V     |    pointer   |
|AXI_video_strm_V_dest_V_dout     |  in |    1| ap_fifo |    AXI_video_strm_V_dest_V    |    pointer   |
|AXI_video_strm_V_dest_V_empty_n  |  in |    1| ap_fifo |    AXI_video_strm_V_dest_V    |    pointer   |
|AXI_video_strm_V_dest_V_read     | out |    1| ap_fifo |    AXI_video_strm_V_dest_V    |    pointer   |
|img_rows_V_read                  |  in |   12| ap_none |        img_rows_V_read        |    scalar    |
|img_cols_V_read                  |  in |   12| ap_none |        img_cols_V_read        |    scalar    |
|img_data_stream_0_V_din          | out |    8| ap_fifo |      img_data_stream_0_V      |    pointer   |
|img_data_stream_0_V_full_n       |  in |    1| ap_fifo |      img_data_stream_0_V      |    pointer   |
|img_data_stream_0_V_write        | out |    1| ap_fifo |      img_data_stream_0_V      |    pointer   |
|img_data_stream_1_V_din          | out |    8| ap_fifo |      img_data_stream_1_V      |    pointer   |
|img_data_stream_1_V_full_n       |  in |    1| ap_fifo |      img_data_stream_1_V      |    pointer   |
|img_data_stream_1_V_write        | out |    1| ap_fifo |      img_data_stream_1_V      |    pointer   |
|img_data_stream_2_V_din          | out |    8| ap_fifo |      img_data_stream_2_V      |    pointer   |
|img_data_stream_2_V_full_n       |  in |    1| ap_fifo |      img_data_stream_2_V      |    pointer   |
|img_data_stream_2_V_write        | out |    1| ap_fifo |      img_data_stream_2_V      |    pointer   |
+---------------------------------+-----+-----+---------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (axi_user_V)
	2  / (!axi_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / (exitcond3)
	5  / (!exitcond3)
7 --> 
	8  / (eol_1)
	7  / (!eol_1)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_data_stream_2_V, [8 x i8]* @str57, i32 0, i32 0, [8 x i8]* @str57) ; <i32> [#uses=0]

ST_1: empty_58 [1/1] 0.00ns
entry:1  %empty_58 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_data_stream_1_V, [8 x i8]* @str54, i32 0, i32 0, [8 x i8]* @str54) ; <i32> [#uses=0]

ST_1: empty_59 [1/1] 0.00ns
entry:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_data_stream_0_V, [8 x i8]* @str51, i32 0, i32 0, [8 x i8]* @str51) ; <i32> [#uses=0]

ST_1: empty_60 [1/1] 0.00ns
entry:3  %empty_60 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %AXI_video_strm_V_dest_V, [8 x i8]* @str35, i32 0, i32 0, [8 x i8]* @str35) ; <i32> [#uses=0]

ST_1: empty_61 [1/1] 0.00ns
entry:4  %empty_61 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %AXI_video_strm_V_id_V, [8 x i8]* @str34, i32 0, i32 0, [8 x i8]* @str34) ; <i32> [#uses=0]

ST_1: empty_62 [1/1] 0.00ns
entry:5  %empty_62 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %AXI_video_strm_V_last_V, [8 x i8]* @str33, i32 0, i32 0, [8 x i8]* @str33) ; <i32> [#uses=0]

ST_1: empty_63 [1/1] 0.00ns
entry:6  %empty_63 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %AXI_video_strm_V_user_V, [8 x i8]* @str32, i32 0, i32 0, [8 x i8]* @str32) ; <i32> [#uses=0]

ST_1: empty_64 [1/1] 0.00ns
entry:7  %empty_64 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %AXI_video_strm_V_strb_V, [8 x i8]* @str31, i32 0, i32 0, [8 x i8]* @str31) ; <i32> [#uses=0]

ST_1: empty_65 [1/1] 0.00ns
entry:8  %empty_65 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %AXI_video_strm_V_keep_V, [8 x i8]* @str30, i32 0, i32 0, [8 x i8]* @str30) ; <i32> [#uses=0]

ST_1: empty_66 [1/1] 0.00ns
entry:9  %empty_66 = call i32 (...)* @_ssdm_op_SpecFifo(i64* %AXI_video_strm_V_data_V, [8 x i8]* @str, i32 0, i32 0, [8 x i8]* @str) ; <i32> [#uses=0]

ST_1: stg_19 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecIFCore(i64* %AXI_video_strm_V_data_V, i8* %AXI_video_strm_V_keep_V, i8* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str32, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [25 x i8]* @p_str33)

ST_1: img_cols_V_read_1 [1/1] 0.00ns
entry:11  %img_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %img_cols_V_read) ; <i12> [#uses=1]

ST_1: img_rows_V_read_1 [1/1] 0.00ns
entry:12  %img_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %img_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_22 [1/1] 1.00ns
entry:13  br label %bb3


 <State 2>: 0.00ns
ST_2: axi_data_V [1/1] 0.00ns
bb3:0  %axi_data_V = phi i64 [ undef, %entry ], [ %tmp_data_V, %bb2 ] ; <i64> [#uses=1]

ST_2: axi_last_V [1/1] 0.00ns
bb3:1  %axi_last_V = phi i1 [ undef, %entry ], [ %tmp_last_V, %bb2 ] ; <i1> [#uses=1]

ST_2: axi_user_V [1/1] 0.00ns
bb3:2  %axi_user_V = phi i1 [ false, %entry ], [ %tmp_user_V, %bb2 ] ; <i1> [#uses=1]

ST_2: stg_26 [1/1] 0.00ns
bb3:3  br i1 %axi_user_V, label %bb37.preheader, label %bb2

ST_2: tmp [1/1] 0.00ns
bb2:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25) ; <i32> [#uses=1]

ST_2: stg_28 [1/1] 0.00ns
bb2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_2: empty_67 [1/1] 0.00ns
bb2:2  %empty_67 = call %0 @_ssdm_op_FifoRead.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P(i64* %AXI_video_strm_V_data_V, i8* %AXI_video_strm_V_keep_V, i8* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V) ; <%0> [#uses=3]

ST_2: tmp_data_V [1/1] 0.00ns
bb2:3  %tmp_data_V = extractvalue %0 %empty_67, 0      ; <i64> [#uses=1]

ST_2: tmp_user_V [1/1] 0.00ns
bb2:4  %tmp_user_V = extractvalue %0 %empty_67, 3      ; <i1> [#uses=1]

ST_2: tmp_last_V [1/1] 0.00ns
bb2:5  %tmp_last_V = extractvalue %0 %empty_67, 4      ; <i1> [#uses=1]

ST_2: empty_68 [1/1] 0.00ns
bb2:6  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp) ; <i32> [#uses=0]

ST_2: stg_34 [1/1] 0.00ns
bb2:7  br label %bb3


 <State 3>: 1.25ns
ST_3: sof [1/1] 0.00ns
bb37.preheader:0  %sof = alloca i1                                ; <i1*> [#uses=3]

ST_3: stg_36 [1/1] 1.00ns
bb37.preheader:1  store i1 true, i1* %sof

ST_3: stg_37 [1/1] 1.25ns
bb37.preheader:2  br label %bb37


 <State 4>: 1.75ns
ST_4: axi_data_V_1 [1/1] 0.00ns
bb37:0  %axi_data_V_1 = phi i64 [ %axi_data_V_4, %bb35 ], [ %axi_data_V, %bb37.preheader ] ; <i64> [#uses=1]

ST_4: axi_last_V_1 [1/1] 0.00ns
bb37:1  %axi_last_V_1 = phi i1 [ %axi_last_V_4, %bb35 ], [ %axi_last_V, %bb37.preheader ] ; <i1> [#uses=1]

ST_4: t_V [1/1] 0.00ns
bb37:2  %t_V = phi i12 [ %i_V, %bb35 ], [ 0, %bb37.preheader ] ; <i12> [#uses=2]

ST_4: exitcond [1/1] 1.75ns
bb37:3  %exitcond = icmp eq i12 %t_V, %img_rows_V_read_1 ; <i1> [#uses=1]

ST_4: i_V [1/1] 1.70ns
bb37:4  %i_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_4: stg_43 [1/1] 0.00ns
bb37:5  br i1 %exitcond, label %return, label %bb6

ST_4: tmp_1 [1/1] 0.00ns
bb6:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26) ; <i32> [#uses=1]

ST_4: stg_45 [1/1] 0.00ns
bb6:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1080, i32 0, [1 x i8]* @p_str20) nounwind

ST_4: stg_46 [1/1] 1.25ns
bb6:2  br label %bb29

ST_4: stg_47 [1/1] 0.00ns
return:0  ret void


 <State 5>: 1.75ns
ST_5: t_V_1 [1/1] 0.00ns
bb29:2  %t_V_1 = phi i12 [ 0, %bb6 ], [ %j_V, %bb14 ]   ; <i12> [#uses=2]

ST_5: exitcond3 [1/1] 1.75ns
bb29:4  %exitcond3 = icmp eq i12 %t_V_1, %img_cols_V_read_1 ; <i1> [#uses=1]

ST_5: j_V [1/1] 1.70ns
bb29:5  %j_V = add i12 %t_V_1, 1                        ; <i12> [#uses=1]

ST_5: sof_load [1/1] 0.00ns
bb7:0  %sof_load = load i1* %sof                       ; <i1> [#uses=1]

ST_5: stg_52 [1/1] 0.00ns
bb7:4  br i1 %sof_load, label %bb14.pre, label %bb9

ST_5: stg_53 [1/1] 1.00ns
bb14.pre:0  store i1 false, i1* %sof


 <State 6>: 2.93ns
ST_6: axi_data_V_2 [1/1] 0.00ns
bb29:0  %axi_data_V_2 = phi i64 [ %axi_data_V_1, %bb6 ], [ %axi_data_V_8, %bb14 ] ; <i64> [#uses=2]

ST_6: eol_6 [1/1] 0.00ns
bb29:1  %eol_6 = phi i1 [ %axi_last_V_1, %bb6 ], [ %axi_last_V_7, %bb14 ] ; <i1> [#uses=3]

ST_6: eol [1/1] 0.00ns
bb29:3  %eol = phi i1 [ false, %bb6 ], [ %eol_5, %bb14 ] ; <i1> [#uses=3]

ST_6: stg_57 [1/1] 1.25ns
bb29:6  br i1 %exitcond3, label %bb32, label %bb7

ST_6: tmp_2 [1/1] 0.00ns
bb7:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27) ; <i32> [#uses=1]

ST_6: stg_59 [1/1] 0.00ns
bb7:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1920, i32 0, [1 x i8]* @p_str20) nounwind

ST_6: stg_60 [1/1] 0.00ns
bb7:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_6: stg_61 [1/1] 1.42ns
bb9:0  br i1 %eol, label %bb14, label %bb12

ST_6: empty_69 [1/1] 0.00ns
bb12:0  %empty_69 = call %0 @_ssdm_op_FifoRead.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P(i64* %AXI_video_strm_V_data_V, i8* %AXI_video_strm_V_keep_V, i8* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V) ; <%0> [#uses=2]

ST_6: tmp_data_V_1 [1/1] 0.00ns
bb12:1  %tmp_data_V_1 = extractvalue %0 %empty_69, 0    ; <i64> [#uses=1]

ST_6: tmp_last_V_1 [1/1] 0.00ns
bb12:2  %tmp_last_V_1 = extractvalue %0 %empty_69, 4    ; <i1> [#uses=2]

ST_6: stg_65 [1/1] 1.42ns
bb12:3  br label %bb14

ST_6: stg_66 [1/1] 1.42ns
bb14.pre:1  br label %bb14

ST_6: axi_data_V_8 [1/1] 0.00ns
bb14:0  %axi_data_V_8 = phi i64 [ %tmp_data_V_1, %bb12 ], [ %axi_data_V_2, %bb14.pre ], [ 0, %bb9 ] ; <i64> [#uses=4]

ST_6: axi_last_V_7 [1/1] 0.00ns
bb14:1  %axi_last_V_7 = phi i1 [ %tmp_last_V_1, %bb12 ], [ %eol_6, %bb14.pre ], [ false, %bb9 ] ; <i1> [#uses=1]

ST_6: eol_5 [1/1] 0.00ns
bb14:2  %eol_5 = phi i1 [ %tmp_last_V_1, %bb12 ], [ %eol_6, %bb14.pre ], [ %eol, %bb9 ] ; <i1> [#uses=1]

ST_6: pix_val_0 [1/1] 0.00ns
bb14:3  %pix_val_0 = trunc i64 %axi_data_V_8 to i8      ; <i8> [#uses=1]

ST_6: pix_val_1 [1/1] 0.00ns
bb14:4  %pix_val_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %axi_data_V_8, i32 8, i32 15) ; <i8> [#uses=1]

ST_6: pix_val_2 [1/1] 0.00ns
bb14:5  %pix_val_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %axi_data_V_8, i32 16, i32 23) ; <i8> [#uses=1]

ST_6: stg_73 [1/1] 1.51ns
bb14:6  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %img_data_stream_0_V, i8 %pix_val_0)

ST_6: stg_74 [1/1] 1.51ns
bb14:7  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %img_data_stream_1_V, i8 %pix_val_1)

ST_6: stg_75 [1/1] 1.51ns
bb14:8  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %img_data_stream_2_V, i8 %pix_val_2)

ST_6: empty_70 [1/1] 0.00ns
bb14:9  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_2) ; <i32> [#uses=0]

ST_6: stg_77 [1/1] 0.00ns
bb14:10  br label %bb29


 <State 7>: 0.00ns
ST_7: axi_data_V_4 [1/1] 0.00ns
bb32:0  %axi_data_V_4 = phi i64 [ %tmp_data_V_2, %bb31 ], [ %axi_data_V_2, %bb29 ] ; <i64> [#uses=1]

ST_7: axi_last_V_4 [1/1] 0.00ns
bb32:1  %axi_last_V_4 = phi i1 [ %tmp_last_V_2, %bb31 ], [ %eol_6, %bb29 ] ; <i1> [#uses=1]

ST_7: eol_1 [1/1] 0.00ns
bb32:2  %eol_1 = phi i1 [ %tmp_last_V_2, %bb31 ], [ %eol, %bb29 ] ; <i1> [#uses=1]

ST_7: stg_81 [1/1] 0.00ns
bb32:3  br i1 %eol_1, label %bb35, label %bb31

ST_7: tmp_3 [1/1] 0.00ns
bb31:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28) ; <i32> [#uses=1]

ST_7: stg_83 [1/1] 0.00ns
bb31:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_7: empty_71 [1/1] 0.00ns
bb31:2  %empty_71 = call %0 @_ssdm_op_FifoRead.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P(i64* %AXI_video_strm_V_data_V, i8* %AXI_video_strm_V_keep_V, i8* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V) ; <%0> [#uses=2]

ST_7: tmp_data_V_2 [1/1] 0.00ns
bb31:3  %tmp_data_V_2 = extractvalue %0 %empty_71, 0    ; <i64> [#uses=1]

ST_7: tmp_last_V_2 [1/1] 0.00ns
bb31:4  %tmp_last_V_2 = extractvalue %0 %empty_71, 4    ; <i1> [#uses=2]

ST_7: empty_72 [1/1] 0.00ns
bb31:5  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_3) ; <i32> [#uses=0]

ST_7: stg_88 [1/1] 0.00ns
bb31:6  br label %bb32


 <State 8>: 0.00ns
ST_8: empty_73 [1/1] 0.00ns
bb35:0  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_1) ; <i32> [#uses=0]

ST_8: stg_90 [1/1] 0.00ns
bb35:1  br label %bb37



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ AXI_video_strm_V_data_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x415bea0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x41537c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x4153810; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x4153860; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x41592e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x4159330; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x4159380; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x548d010; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x548d060; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x548d0b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x4155610; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x4155660; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specfifo         ) [ 000000000]
empty_58          (specfifo         ) [ 000000000]
empty_59          (specfifo         ) [ 000000000]
empty_60          (specfifo         ) [ 000000000]
empty_61          (specfifo         ) [ 000000000]
empty_62          (specfifo         ) [ 000000000]
empty_63          (specfifo         ) [ 000000000]
empty_64          (specfifo         ) [ 000000000]
empty_65          (specfifo         ) [ 000000000]
empty_66          (specfifo         ) [ 000000000]
stg_19            (specifcore       ) [ 000000000]
img_cols_V_read_1 (wireread         ) [ 001111111]
img_rows_V_read_1 (wireread         ) [ 001111111]
stg_22            (br               ) [ 011000000]
axi_data_V        (phi              ) [ 001111111]
axi_last_V        (phi              ) [ 001111111]
axi_user_V        (phi              ) [ 001000000]
stg_26            (br               ) [ 000000000]
tmp               (specregionbegin  ) [ 000000000]
stg_28            (specpipeline     ) [ 000000000]
empty_67          (fiforead         ) [ 000000000]
tmp_data_V        (extractvalue     ) [ 011000000]
tmp_user_V        (extractvalue     ) [ 011000000]
tmp_last_V        (extractvalue     ) [ 011000000]
empty_68          (specregionend    ) [ 000000000]
stg_34            (br               ) [ 011000000]
sof               (alloca           ) [ 000111111]
stg_36            (store            ) [ 000000000]
stg_37            (br               ) [ 000111111]
axi_data_V_1      (phi              ) [ 000011100]
axi_last_V_1      (phi              ) [ 000011100]
t_V               (phi              ) [ 000010000]
exitcond          (icmp             ) [ 000011111]
i_V               (add              ) [ 000111111]
stg_43            (br               ) [ 000000000]
tmp_1             (specregionbegin  ) [ 000001111]
stg_45            (speclooptripcount) [ 000000000]
stg_46            (br               ) [ 000011111]
stg_47            (ret              ) [ 000000000]
t_V_1             (phi              ) [ 000001000]
exitcond3         (icmp             ) [ 000011111]
j_V               (add              ) [ 000011111]
sof_load          (load             ) [ 000011111]
stg_52            (br               ) [ 000000000]
stg_53            (store            ) [ 000000000]
axi_data_V_2      (phi              ) [ 000001110]
eol_6             (phi              ) [ 000001110]
eol               (phi              ) [ 000001110]
stg_57            (br               ) [ 000011111]
tmp_2             (specregionbegin  ) [ 000000000]
stg_59            (speclooptripcount) [ 000000000]
stg_60            (specpipeline     ) [ 000000000]
stg_61            (br               ) [ 000000000]
empty_69          (fiforead         ) [ 000000000]
tmp_data_V_1      (extractvalue     ) [ 000000000]
tmp_last_V_1      (extractvalue     ) [ 000000000]
stg_65            (br               ) [ 000000000]
stg_66            (br               ) [ 000000000]
axi_data_V_8      (phi              ) [ 000011111]
axi_last_V_7      (phi              ) [ 000011111]
eol_5             (phi              ) [ 000011111]
pix_val_0         (trunc            ) [ 000000000]
pix_val_1         (partselect       ) [ 000000000]
pix_val_2         (partselect       ) [ 000000000]
stg_73            (fifowrite        ) [ 000000000]
stg_74            (fifowrite        ) [ 000000000]
stg_75            (fifowrite        ) [ 000000000]
empty_70          (specregionend    ) [ 000000000]
stg_77            (br               ) [ 000011111]
axi_data_V_4      (phi              ) [ 000110011]
axi_last_V_4      (phi              ) [ 000110011]
eol_1             (phi              ) [ 000000010]
stg_81            (br               ) [ 000000000]
tmp_3             (specregionbegin  ) [ 000000000]
stg_83            (specpipeline     ) [ 000000000]
empty_71          (fiforead         ) [ 000000000]
tmp_data_V_2      (extractvalue     ) [ 000011111]
tmp_last_V_2      (extractvalue     ) [ 000011111]
empty_72          (specregionend    ) [ 000000000]
stg_88            (br               ) [ 000011111]
empty_73          (specregionend    ) [ 000000000]
stg_90            (br               ) [ 000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_rows_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_cols_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str57"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str54"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str51"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str35"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str34"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str33"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str30"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="sof_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="img_cols_V_read_1_wireread_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="12" slack="0"/>
<pin id="115" dir="1" index="2" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="img_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="img_rows_V_read_1_wireread_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="12" slack="0"/>
<pin id="121" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="img_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fiforead_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="84" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="0" index="3" bw="8" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="empty_67/2 empty_69/6 empty_71/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="stg_73_fifowrite_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_73/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="stg_74_fifowrite_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_74/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="stg_75_fifowrite_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_75/6 "/>
</bind>
</comp>

<comp id="163" class="1005" name="axi_data_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="axi_data_V_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="64" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_data_V/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="axi_last_V_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="axi_last_V_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_last_V/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="axi_user_V_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_user_V (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="axi_user_V_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_user_V/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="axi_data_V_1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="2"/>
<pin id="200" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="axi_data_V_1_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="64" slack="2"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_data_V_1/4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="axi_last_V_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="2"/>
<pin id="211" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="axi_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="axi_last_V_1_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="2"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_last_V_1/4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="t_V_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="1"/>
<pin id="222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="t_V_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="231" class="1005" name="t_V_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="1"/>
<pin id="233" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="t_V_1_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="12" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V_1/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="axi_data_V_2_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_2 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="axi_data_V_2_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="2"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="64" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_data_V_2/6 "/>
</bind>
</comp>

<comp id="253" class="1005" name="eol_6_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_6 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="eol_6_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="eol_6/6 "/>
</bind>
</comp>

<comp id="264" class="1005" name="eol_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="eol_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="2"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="eol/6 "/>
</bind>
</comp>

<comp id="276" class="1005" name="axi_data_V_8_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="axi_data_V_8 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="axi_data_V_8_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="64" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="4" bw="1" slack="0"/>
<pin id="286" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_data_V_8/6 "/>
</bind>
</comp>

<comp id="291" class="1005" name="axi_last_V_7_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_7 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="axi_last_V_7_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="4" bw="1" slack="0"/>
<pin id="301" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_last_V_7/6 "/>
</bind>
</comp>

<comp id="306" class="1005" name="eol_5_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="eol_5 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="eol_5_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="4" bw="1" slack="0"/>
<pin id="316" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="eol_5/6 "/>
</bind>
</comp>

<comp id="321" class="1005" name="axi_data_V_4_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_4 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="axi_data_V_4_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="64" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_data_V_4/7 "/>
</bind>
</comp>

<comp id="333" class="1005" name="axi_last_V_4_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_4 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="axi_last_V_4_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="axi_last_V_4/7 "/>
</bind>
</comp>

<comp id="345" class="1005" name="eol_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_1 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="eol_1_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="eol_1/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="84" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/6 tmp_data_V_2/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="84" slack="0"/>
<pin id="363" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/6 tmp_last_V_2/7 "/>
</bind>
</comp>

<comp id="367" class="1005" name="reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V tmp_data_V_2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_user_V_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="84" slack="0"/>
<pin id="375" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="stg_36_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_36/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="exitcond_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="0" index="1" bw="12" slack="3"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="exitcond3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="0" index="1" bw="12" slack="4"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="j_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sof_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="2"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_load/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="stg_53_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="2"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="pix_val_0_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="pix_val_0/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="pix_val_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="0" index="3" bw="4" slack="0"/>
<pin id="422" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_val_1/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="pix_val_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="0" index="2" bw="5" slack="0"/>
<pin id="432" dir="0" index="3" bw="5" slack="0"/>
<pin id="433" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_val_2/6 "/>
</bind>
</comp>

<comp id="439" class="1005" name="img_cols_V_read_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="12" slack="4"/>
<pin id="441" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_cols_V_read_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="img_rows_V_read_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="3"/>
<pin id="446" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="img_rows_V_read_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_user_V_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_last_V_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="459" class="1005" name="sof_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof "/>
</bind>
</comp>

<comp id="469" class="1005" name="i_V_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="0"/>
<pin id="471" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="474" class="1005" name="exitcond3_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="478" class="1005" name="j_V_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="0"/>
<pin id="480" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="483" class="1005" name="sof_load_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sof_load "/>
</bind>
</comp>

<comp id="487" class="1005" name="tmp_last_V_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="72" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="147"><net_src comp="104" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="104" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="104" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="207"><net_src comp="163" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="218"><net_src comp="175" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="78" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="251"><net_src comp="198" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="262"><net_src comp="209" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="288"><net_src comp="245" pin="4"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="92" pin="0"/><net_sink comp="280" pin=4"/></net>

<net id="290"><net_src comp="280" pin="6"/><net_sink comp="276" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="303"><net_src comp="256" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="62" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="305"><net_src comp="295" pin="6"/><net_sink comp="291" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="318"><net_src comp="256" pin="4"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="268" pin="4"/><net_sink comp="310" pin=4"/></net>

<net id="320"><net_src comp="310" pin="6"/><net_sink comp="306" pin=0"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="331"><net_src comp="242" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="343"><net_src comp="253" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="344"><net_src comp="337" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="354"><net_src comp="264" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="124" pin="8"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="364"><net_src comp="124" pin="8"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="370"><net_src comp="356" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="376"><net_src comp="124" pin="8"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="224" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="224" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="80" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="235" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="235" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="80" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="280" pin="6"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="423"><net_src comp="94" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="280" pin="6"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="96" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="98" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="427"><net_src comp="417" pin="4"/><net_sink comp="149" pin=2"/></net>

<net id="434"><net_src comp="94" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="280" pin="6"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="100" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="102" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="438"><net_src comp="428" pin="4"/><net_sink comp="156" pin=2"/></net>

<net id="442"><net_src comp="112" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="447"><net_src comp="118" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="452"><net_src comp="373" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="457"><net_src comp="361" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="462"><net_src comp="108" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="472"><net_src comp="387" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="477"><net_src comp="393" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="398" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="486"><net_src comp="404" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="361" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="348" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {}
	Port: AXI_video_strm_V_keep_V | {}
	Port: AXI_video_strm_V_strb_V | {}
	Port: AXI_video_strm_V_user_V | {}
	Port: AXI_video_strm_V_last_V | {}
	Port: AXI_video_strm_V_id_V | {}
	Port: AXI_video_strm_V_dest_V | {}
	Port: img_data_stream_0_V | {6 }
	Port: img_data_stream_1_V | {6 }
	Port: img_data_stream_2_V | {6 }
  - Chain level:
	State 1
	State 2
		stg_26 : 1
		empty_68 : 1
	State 3
		stg_36 : 1
	State 4
		exitcond : 1
		i_V : 1
		stg_43 : 2
	State 5
		exitcond3 : 1
		j_V : 1
		stg_52 : 1
	State 6
		stg_61 : 1
		axi_data_V_8 : 1
		axi_last_V_7 : 1
		eol_5 : 1
		pix_val_0 : 2
		pix_val_1 : 2
		pix_val_2 : 2
		stg_73 : 3
		stg_74 : 3
		stg_75 : 3
		empty_70 : 1
	State 7
		stg_81 : 1
		empty_72 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          exitcond_fu_382          |    0    |    13   |
|          |          exitcond3_fu_393         |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|    add   |             i_V_fu_387            |    0    |    12   |
|          |             j_V_fu_398            |    0    |    12   |
|----------|-----------------------------------|---------|---------|
| wireread | img_cols_V_read_1_wireread_fu_112 |    0    |    0    |
|          | img_rows_V_read_1_wireread_fu_118 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| fiforead |        grp_fiforead_fu_124        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |      stg_73_fifowrite_fu_142      |    0    |    0    |
| fifowrite|      stg_74_fifowrite_fu_149      |    0    |    0    |
|          |      stg_75_fifowrite_fu_156      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |             grp_fu_356            |    0    |    0    |
|extractvalue|             grp_fu_361            |    0    |    0    |
|          |         tmp_user_V_fu_373         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |          pix_val_0_fu_412         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|          pix_val_1_fu_417         |    0    |    0    |
|          |          pix_val_2_fu_428         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    50   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   axi_data_V_1_reg_198  |   64   |
|   axi_data_V_2_reg_242  |   64   |
|   axi_data_V_4_reg_321  |   64   |
|   axi_data_V_8_reg_276  |   64   |
|    axi_data_V_reg_163   |   64   |
|   axi_last_V_1_reg_209  |    1   |
|   axi_last_V_4_reg_333  |    1   |
|   axi_last_V_7_reg_291  |    1   |
|    axi_last_V_reg_175   |    1   |
|    axi_user_V_reg_187   |    1   |
|      eol_1_reg_345      |    1   |
|      eol_5_reg_306      |    1   |
|      eol_6_reg_253      |    1   |
|       eol_reg_264       |    1   |
|    exitcond3_reg_474    |    1   |
|       i_V_reg_469       |   12   |
|img_cols_V_read_1_reg_439|   12   |
|img_rows_V_read_1_reg_444|   12   |
|       j_V_reg_478       |   12   |
|         reg_367         |   64   |
|     sof_load_reg_483    |    1   |
|       sof_reg_459       |    1   |
|      t_V_1_reg_231      |   12   |
|       t_V_reg_220       |   12   |
|   tmp_last_V_2_reg_487  |    1   |
|    tmp_last_V_reg_454   |    1   |
|    tmp_user_V_reg_449   |    1   |
+-------------------------+--------+
|          Total          |   471  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| axi_data_V_reg_163 |  p0  |   2  |  64  |   128  ||    64   |
| axi_last_V_reg_175 |  p0  |   2  |   1  |    2   ||    1    |
|     eol_reg_264    |  p0  |   2  |   1  |    2   ||    1    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   132  ||  3.251  ||    66   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   50   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   66   |
|  Register |    -   |   471  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   471  |   116  |
+-----------+--------+--------+--------+
