# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../Deco.sv" \
"../../../../../TopEje1.sv" \
"../../../../../TB_Eje1.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
