Analysis & Synthesis report for color_recognize_guess
Fri Jul 12 12:55:16 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |test_top|rgb_hsv:rgb_hsv_set_inst|rgb_se_n
 11. State Machine - |test_top|rgb_hsv:rgb_hsv_set_inst|rgb_se
 12. State Machine - |test_top|rgb_hsv:rgb_hsv_get_inst|rgb_se_n
 13. State Machine - |test_top|rgb_hsv:rgb_hsv_get_inst|rgb_se
 14. State Machine - |test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state
 15. Registers Protected by Synthesis
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Parameter Settings for User Entity Instance: HSVComparator:HSVComparator_inst
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. Parameter Settings for Inferred Entity Instance: rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1
 28. Parameter Settings for Inferred Entity Instance: rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div1
 30. Port Connectivity Checks: "HSVComparator:HSVComparator_inst"
 31. Port Connectivity Checks: "rgb_hsv:rgb_hsv_set_inst"
 32. Port Connectivity Checks: "rgb_hsv:rgb_hsv_get_inst"
 33. Port Connectivity Checks: "cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"
 34. Signal Tap Logic Analyzer Settings
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Connections to In-System Debugging Instance "auto_signaltap_0"
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 12 12:55:16 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; color_recognize_guess                           ;
; Top-level Entity Name              ; test_top                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,743                                           ;
;     Total combinational functions  ; 1,695                                           ;
;     Dedicated logic registers      ; 1,620                                           ;
; Total registers                    ; 1620                                            ;
; Total pins                         ; 7                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 79,872                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                           ; Setting            ; Default Value         ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                           ; EP4CE6F17C8        ;                       ;
; Top-level entity name                                            ; test_top           ; color_recognize_guess ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V             ;
; Use smart compilation                                            ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                      ; Off                ; Off                   ;
; Restructure Multiplexers                                         ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                   ;
; Preserve fewer node names                                        ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                         ; Auto               ; Auto                  ;
; Safe State Machine                                               ; Off                ; Off                   ;
; Extract Verilog State Machines                                   ; On                 ; On                    ;
; Extract VHDL State Machines                                      ; On                 ; On                    ;
; Ignore Verilog initial constructs                                ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                    ;
; Parallel Synthesis                                               ; On                 ; On                    ;
; DSP Block Balancing                                              ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                               ; On                 ; On                    ;
; Power-Up Don't Care                                              ; On                 ; On                    ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                   ;
; Remove Duplicate Registers                                       ; On                 ; On                    ;
; Ignore CARRY Buffers                                             ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                   ;
; Ignore LCELL Buffers                                             ; Off                ; Off                   ;
; Ignore SOFT Buffers                                              ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                   ;
; Optimization Technique                                           ; Balanced           ; Balanced              ;
; Carry Chain Length                                               ; 70                 ; 70                    ;
; Auto Carry Chains                                                ; On                 ; On                    ;
; Auto Open-Drain Pins                                             ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                   ;
; Auto ROM Replacement                                             ; On                 ; On                    ;
; Auto RAM Replacement                                             ; On                 ; On                    ;
; Auto DSP Block Replacement                                       ; On                 ; On                    ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                    ; On                 ; On                    ;
; Strict RAM Replacement                                           ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                   ;
; Auto RAM Block Balancing                                         ; On                 ; On                    ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                   ;
; Auto Resource Sharing                                            ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                   ;
; Timing-Driven Synthesis                                          ; On                 ; On                    ;
; Report Parameter Settings                                        ; On                 ; On                    ;
; Report Source Assignments                                        ; On                 ; On                    ;
; Report Connectivity Checks                                       ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                   ;
; Synchronization Register Chain Length                            ; 2                  ; 2                     ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation    ;
; HDL message level                                                ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                   ;
; Clock MUX Protection                                             ; On                 ; On                    ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                   ;
; Block Design Naming                                              ; Auto               ; Auto                  ;
; SDC constraint protection                                        ; Off                ; Off                   ;
; Synthesis Effort                                                 ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                    ;
+------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; ../../rtl/rtl_guess/HSVComparator.v                                ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_guess/HSVComparator.v                                                    ;             ;
; ../../rtl/rtl_guess/test_top.v                                     ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v                                                         ;             ;
; ../../rtl/rtl_guess/rgb_hsv.v                                      ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v                                                          ;             ;
; ../../rtl/rtl_guess/i2c_ctrl.v                                     ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v                                                         ;             ;
; ../../rtl/rtl_guess/cls381_top_multi.v                             ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_guess/cls381_top_multi.v                                                 ;             ;
; ../../rtl/rtl_guess/cls381_cfg_ctrl.v                              ; yes             ; User Verilog HDL File                        ; D:/study/FPGA/color_recognize/rtl/rtl_guess/cls381_cfg_ctrl.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                                          ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                                        ;             ;
; db/altsyncram_0b24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/altsyncram_0b24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                                        ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                             ;             ;
; db/cntr_qgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_qgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                         ; altera_sld  ;
; db/ip/sld0bbc22f8/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                      ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/abs_divider.inc                                     ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                 ;             ;
; db/lpm_divide_4jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/lpm_divide_4jm.tdf                                              ;             ;
; db/sign_div_unsign_slh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/sign_div_unsign_slh.tdf                                         ;             ;
; db/alt_u_div_c7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/alt_u_div_c7f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_6jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/lpm_divide_6jm.tdf                                              ;             ;
; db/sign_div_unsign_ulh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/sign_div_unsign_ulh.tdf                                         ;             ;
; db/alt_u_div_g7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/study/FPGA/color_recognize/prj/prj_guess/db/alt_u_div_g7f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,743     ;
;                                             ;           ;
; Total combinational functions               ; 1695      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 621       ;
;     -- 3 input functions                    ; 747       ;
;     -- <=2 input functions                  ; 327       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1209      ;
;     -- arithmetic mode                      ; 486       ;
;                                             ;           ;
; Total registers                             ; 1620      ;
;     -- Dedicated logic registers            ; 1620      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 7         ;
; Total memory bits                           ; 79872     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 947       ;
; Total fan-out                               ; 12048     ;
; Average fan-out                             ; 3.53      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |test_top                                                                                                                               ; 1695 (1)            ; 1620 (0)                  ; 79872       ; 0            ; 0       ; 0         ; 7    ; 0            ; |test_top                                                                                                                                                                                                                                                                                                                                            ; test_top                          ; work         ;
;    |HSVComparator:HSVComparator_inst|                                                                                                   ; 140 (140)           ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|HSVComparator:HSVComparator_inst                                                                                                                                                                                                                                                                                                           ; HSVComparator                     ; work         ;
;    |cls381_top_multi:cls381_top_inst|                                                                                                   ; 157 (0)             ; 155 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|cls381_top_multi:cls381_top_inst                                                                                                                                                                                                                                                                                                           ; cls381_top_multi                  ; work         ;
;       |cls381_cfg_ctrl:cls381_cfg_ctrl_inst|                                                                                            ; 38 (38)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst                                                                                                                                                                                                                                                                      ; cls381_cfg_ctrl                   ; work         ;
;       |i2c_ctrl:i2c_ctrl_inst|                                                                                                          ; 119 (119)           ; 134 (134)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst                                                                                                                                                                                                                                                                                    ; i2c_ctrl                          ; work         ;
;    |rgb_hsv:rgb_hsv_get_inst|                                                                                                           ; 662 (253)           ; 91 (91)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|rgb_hsv:rgb_hsv_get_inst                                                                                                                                                                                                                                                                                                                   ; rgb_hsv                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_4jm:auto_generated|                                                                                                ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_4jm                    ; work         ;
;             |sign_div_unsign_slh:divider|                                                                                               ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_slh               ; work         ;
;                |alt_u_div_c7f:divider|                                                                                                  ; 186 (186)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider                                                                                                                                                                                                                   ; alt_u_div_c7f                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 223 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_6jm:auto_generated|                                                                                                ; 223 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1|lpm_divide_6jm:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_6jm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 223 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                         ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_g7f:divider|                                                                                                  ; 223 (223)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider                                                                                                                                                                                                                   ; alt_u_div_g7f                     ; work         ;
;    |rgb_hsv:rgb_hsv_set_inst|                                                                                                           ; 10 (10)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|rgb_hsv:rgb_hsv_set_inst                                                                                                                                                                                                                                                                                                                   ; rgb_hsv                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 598 (2)             ; 1268 (156)                ; 79872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 596 (0)             ; 1112 (0)                  ; 79872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 596 (88)            ; 1112 (392)                ; 79872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 79872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 79872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0b24:auto_generated                                                                                                                                                 ; altsyncram_0b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 184 (1)             ; 406 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 156 (0)             ; 390 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 234 (234)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 156 (0)             ; 156 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 27 (27)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 159 (10)            ; 143 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_qgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated                                                             ; cntr_qgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 78 (78)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 78           ; 1024         ; 78           ; 79872 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_top|rgb_hsv:rgb_hsv_set_inst|rgb_se_n                                                           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; rgb_se_n.111 ; rgb_se_n.110 ; rgb_se_n.100 ; rgb_se_n.011 ; rgb_se_n.000 ; rgb_se_n.001 ; rgb_se_n.010 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; rgb_se_n.010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; rgb_se_n.001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; rgb_se_n.000 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; rgb_se_n.011 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; rgb_se_n.100 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; rgb_se_n.110 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; rgb_se_n.111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |test_top|rgb_hsv:rgb_hsv_set_inst|rgb_se                                             ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; rgb_se.111 ; rgb_se.110 ; rgb_se.100 ; rgb_se.011 ; rgb_se.000 ; rgb_se.001 ; rgb_se.010 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; rgb_se.010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; rgb_se.001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; rgb_se.000 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; rgb_se.011 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; rgb_se.100 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; rgb_se.110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; rgb_se.111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_top|rgb_hsv:rgb_hsv_get_inst|rgb_se_n                                                           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; rgb_se_n.111 ; rgb_se_n.110 ; rgb_se_n.100 ; rgb_se_n.011 ; rgb_se_n.000 ; rgb_se_n.001 ; rgb_se_n.010 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; rgb_se_n.010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; rgb_se_n.001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; rgb_se_n.000 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; rgb_se_n.011 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; rgb_se_n.100 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; rgb_se_n.110 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; rgb_se_n.111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |test_top|rgb_hsv:rgb_hsv_get_inst|rgb_se                                             ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; rgb_se.111 ; rgb_se.110 ; rgb_se.100 ; rgb_se.011 ; rgb_se.000 ; rgb_se.001 ; rgb_se.010 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; rgb_se.010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; rgb_se.001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; rgb_se.000 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; rgb_se.011 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; rgb_se.100 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; rgb_se.110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; rgb_se.111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state                                                                                                             ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+
; Name               ; c_state.WAIT ; c_state.NACK ; c_state.STOP ; c_state.ACK_3 ; c_state.DATA ; c_state.ACK_2 ; c_state.REG_ADDR ; c_state.ACK_1 ; c_state.SLAVE_ADDR ; c_state.START ; c_state.IDLE ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+
; c_state.IDLE       ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 0            ;
; c_state.START      ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 1             ; 1            ;
; c_state.SLAVE_ADDR ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 1                  ; 0             ; 1            ;
; c_state.ACK_1      ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 1             ; 0                  ; 0             ; 1            ;
; c_state.REG_ADDR   ; 0            ; 0            ; 0            ; 0             ; 0            ; 0             ; 1                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.ACK_2      ; 0            ; 0            ; 0            ; 0             ; 0            ; 1             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.DATA       ; 0            ; 0            ; 0            ; 0             ; 1            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.ACK_3      ; 0            ; 0            ; 0            ; 1             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.STOP       ; 0            ; 0            ; 1            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.NACK       ; 0            ; 1            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
; c_state.WAIT       ; 1            ; 0            ; 0            ; 0             ; 0            ; 0             ; 0                ; 0             ; 0                  ; 0             ; 1            ;
+--------------------+--------------+--------------+--------------+---------------+--------------+---------------+------------------+---------------+--------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                       ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[22] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[21] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[20] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[19] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[18] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[17] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[16] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[15] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[14] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[13] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[12] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[11] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[10] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[9]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[8]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[7]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[6]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[5]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[4]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[3]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[2]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[1]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_g[0]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[22] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[21] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[20] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[19] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[18] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[17] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[16] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[15] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[14] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[13] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[12] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[11] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[10] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[9]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[8]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[7]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[6]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[5]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[4]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[3]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[2]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[1]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_r[0]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[22] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[21] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[20] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[19] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[18] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[17] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[16] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[15] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[14] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[13] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[12] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[11] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[10] ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[9]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[8]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[7]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[6]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[5]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[4]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[3]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[2]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[1]  ; yes                                                              ; yes                                        ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|rec_data_b[0]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 69                              ;                                                                  ;                                            ;
+------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                              ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; Latch Name                                                            ; Latch Enable Signal                                             ; Free of Timing Hazards ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[6]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[2]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|wr_data[1]    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[4]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[2]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[1]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[3]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|reg_addr[0]   ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|slave_addr[0] ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2] ; yes                    ;
; Number of user-specified and inferred latches = 9                     ;                                                                 ;                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                             ;
+-------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                         ;
+-------------------------------------------------------------------+----------------------------------------------------------------------------+
; rgb_hsv:rgb_hsv_set_inst|top_60[0,1]                              ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_get_inst|top_60[0,1]                              ; Stuck at GND due to stuck port data_in                                     ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_g    ; Merged with cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_r    ; Merged with cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|flag_b ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[2,3]                               ; Merged with rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                              ;
; rgb_hsv:rgb_hsv_set_inst|max_n[2,3]                               ; Merged with rgb_hsv:rgb_hsv_set_inst|max_n[1]                              ;
; rgb_hsv:rgb_hsv_set_inst|top[1..3]                                ; Merged with rgb_hsv:rgb_hsv_set_inst|min[0]                                ;
; rgb_hsv:rgb_hsv_set_inst|min[7]                                   ; Merged with rgb_hsv:rgb_hsv_set_inst|max[7]                                ;
; rgb_hsv:rgb_hsv_set_inst|max[2,3]                                 ; Merged with rgb_hsv:rgb_hsv_set_inst|max[1]                                ;
; rgb_hsv:rgb_hsv_set_inst|min[1..3]                                ; Merged with rgb_hsv:rgb_hsv_set_inst|max[1]                                ;
; rgb_hsv:rgb_hsv_set_inst|max[7]                                   ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|max_n[7]                                 ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[7]                                 ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|max[4]                                   ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|min[6]                                   ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|top[6,7]                                 ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|max_n[4]                                 ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[4]                                 ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|max[0]                                   ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|min[5]                                   ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|max_n[0]                                 ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[0]                                 ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|top_60[12]                               ; Merged with rgb_hsv:rgb_hsv_set_inst|top_60[13]                            ;
; rgb_hsv:rgb_hsv_set_inst|max_min[0]                               ; Merged with rgb_hsv:rgb_hsv_set_inst|max_min[1]                            ;
; rgb_hsv:rgb_hsv_set_inst|max_min[1,2]                             ; Merged with rgb_hsv:rgb_hsv_set_inst|max_min[3]                            ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n~4                               ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n~5                               ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n~6                               ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se~4                                 ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se~5                                 ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se~6                                 ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_get_inst|rgb_se_n~4                               ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_get_inst|rgb_se_n~5                               ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_get_inst|rgb_se_n~6                               ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_get_inst|rgb_se~4                                 ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_get_inst|rgb_se~5                                 ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_get_inst|rgb_se~6                                 ; Lost fanout                                                                ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~4 ; Lost fanout                                                                ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~5 ; Lost fanout                                                                ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~6 ; Lost fanout                                                                ;
; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|c_state~7 ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.001                               ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.011                               ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.100                               ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.110                               ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.111                               ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.001                             ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.011                             ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.100                             ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.110                             ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.111                             ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.000                             ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.000                               ; Lost fanout                                                                ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[5,6]                               ; Merged with rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                              ;
; rgb_hsv:rgb_hsv_set_inst|max_n[1,5,6]                             ; Merged with rgb_hsv:rgb_hsv_set_inst|max_min[3]                            ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.010                             ; Merged with rgb_hsv:rgb_hsv_set_inst|max_min[3]                            ;
; rgb_hsv:rgb_hsv_set_inst|top_60[2]                                ; Merged with rgb_hsv:rgb_hsv_set_inst|max_min[3]                            ;
; rgb_hsv:rgb_hsv_set_inst|max[5,6]                                 ; Merged with rgb_hsv:rgb_hsv_set_inst|max[1]                                ;
; rgb_hsv:rgb_hsv_set_inst|min[0,4]                                 ; Merged with rgb_hsv:rgb_hsv_set_inst|max[1]                                ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.010                               ; Merged with rgb_hsv:rgb_hsv_set_inst|max[1]                                ;
; rgb_hsv:rgb_hsv_set_inst|top[0,4,5]                               ; Merged with rgb_hsv:rgb_hsv_set_inst|max[1]                                ;
; rgb_hsv:rgb_hsv_set_inst|top_60[3]                                ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|max_min[4]                               ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|top_60[4,5]                              ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|max_min[5,7]                             ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|top_60[8,13]                             ; Stuck at GND due to stuck port data_in                                     ;
; rgb_hsv:rgb_hsv_set_inst|max_min[3]                               ; Merged with rgb_hsv:rgb_hsv_set_inst|top_60[11]                            ;
; rgb_hsv:rgb_hsv_set_inst|top_60[6]                                ; Merged with rgb_hsv:rgb_hsv_set_inst|top_60[11]                            ;
; rgb_hsv:rgb_hsv_set_inst|max_min[6]                               ; Merged with rgb_hsv:rgb_hsv_set_inst|top_60[11]                            ;
; rgb_hsv:rgb_hsv_set_inst|top_60[7,9,10]                           ; Merged with rgb_hsv:rgb_hsv_set_inst|top_60[11]                            ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[7]                                 ; Merged with rgb_hsv:rgb_hsv_set_inst|hsv_s[5]                              ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[5]                                 ; Merged with rgb_hsv:rgb_hsv_set_inst|hsv_s[4]                              ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[4]                                 ; Merged with rgb_hsv:rgb_hsv_set_inst|hsv_s[2]                              ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[2]                                 ; Merged with rgb_hsv:rgb_hsv_set_inst|hsv_s[1]                              ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[1]                                 ; Merged with rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                              ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[6]                                 ; Merged with rgb_hsv:rgb_hsv_set_inst|hsv_s[3]                              ;
; Total Number of Removed Registers = 99                            ;                                                                            ;
+-------------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+-------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+-------------------------------------+---------------------------+------------------------------------------------------------------------------+
; rgb_hsv:rgb_hsv_set_inst|max[7]     ; Stuck at GND              ; rgb_hsv:rgb_hsv_set_inst|max_n[7], rgb_hsv:rgb_hsv_set_inst|hsv_v[7],        ;
;                                     ; due to stuck port data_in ; rgb_hsv:rgb_hsv_set_inst|max_min[4], rgb_hsv:rgb_hsv_set_inst|max_min[7],    ;
;                                     ;                           ; rgb_hsv:rgb_hsv_set_inst|max_min[5]                                          ;
; rgb_hsv:rgb_hsv_set_inst|top[7]     ; Stuck at GND              ; rgb_hsv:rgb_hsv_set_inst|top_60[3], rgb_hsv:rgb_hsv_set_inst|top_60[5],      ;
;                                     ; due to stuck port data_in ; rgb_hsv:rgb_hsv_set_inst|top_60[4], rgb_hsv:rgb_hsv_set_inst|top_60[8]       ;
; rgb_hsv:rgb_hsv_set_inst|max[4]     ; Stuck at GND              ; rgb_hsv:rgb_hsv_set_inst|max_n[4], rgb_hsv:rgb_hsv_set_inst|hsv_v[4]         ;
;                                     ; due to stuck port data_in ;                                                                              ;
; rgb_hsv:rgb_hsv_set_inst|max[0]     ; Stuck at GND              ; rgb_hsv:rgb_hsv_set_inst|max_n[0], rgb_hsv:rgb_hsv_set_inst|hsv_v[0]         ;
;                                     ; due to stuck port data_in ;                                                                              ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.001 ; Stuck at GND              ; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.001, rgb_hsv:rgb_hsv_set_inst|rgb_se_n.000 ;
;                                     ; due to stuck port data_in ;                                                                              ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se_n~5 ; Lost Fanouts              ; rgb_hsv:rgb_hsv_set_inst|rgb_se.000                                          ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.011 ; Stuck at GND              ; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.011                                        ;
;                                     ; due to stuck port data_in ;                                                                              ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.100 ; Stuck at GND              ; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.100                                        ;
;                                     ; due to stuck port data_in ;                                                                              ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.110 ; Stuck at GND              ; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.110                                        ;
;                                     ; due to stuck port data_in ;                                                                              ;
; rgb_hsv:rgb_hsv_set_inst|rgb_se.111 ; Stuck at GND              ; rgb_hsv:rgb_hsv_set_inst|rgb_se_n.111                                        ;
;                                     ; due to stuck port data_in ;                                                                              ;
+-------------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1620  ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 84    ;
; Number of registers using Asynchronous Clear ; 728   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 647   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[0]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_top|cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst|cfg_num[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_g[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_r[0]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_b[1]                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |test_top|rgb_hsv:rgb_hsv_get_inst|top[3]                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |test_top|rgb_hsv:rgb_hsv_set_inst|hsv_h[2]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |test_top|rgb_hsv:rgb_hsv_get_inst|hsv_h[1]                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |test_top|rgb_hsv:rgb_hsv_get_inst|min[6]                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |test_top|rgb_hsv:rgb_hsv_get_inst|max[4]                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |test_top|rgb_hsv:rgb_hsv_set_inst|hsv_h[4]                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |test_top|rgb_hsv:rgb_hsv_get_inst|hsv_h[7]                                                ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|skip_en_1                ;
; 1:1                ; 5 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |test_top|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst ;
+---------------------------+-------+------+-------------------------------------+
; Assignment                ; Value ; From ; To                                  ;
+---------------------------+-------+------+-------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[23]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[23]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[22]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[22]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[21]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[21]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[20]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[20]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[19]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[19]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[18]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[18]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[17]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[17]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[16]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[16]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_g[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_g[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[23]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[23]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[22]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[22]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[21]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[21]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[20]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[20]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[19]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[19]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[18]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[18]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[17]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[17]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[16]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[16]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_r[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_r[0]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[23]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[23]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[22]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[22]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[21]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[21]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[20]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[20]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[19]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[19]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[18]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[18]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[17]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[17]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[16]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[16]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[15]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[15]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[14]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[14]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[13]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[13]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[12]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[12]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[11]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[11]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[10]                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[10]                      ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[9]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[9]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[8]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[8]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[7]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[7]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[6]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[6]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[5]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[5]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[4]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[4]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[3]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[3]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[2]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[2]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[1]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[1]                       ;
; PRESERVE_REGISTER         ; on    ; -    ; rec_data_b[0]                       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; rec_data_b[0]                       ;
+---------------------------+-------+------+-------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HSVComparator:HSVComparator_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; THRESHOLD1_H   ; 30    ; Signed Integer                                       ;
; THRESHOLD1_S   ; 16    ; Signed Integer                                       ;
; THRESHOLD1_V   ; 16    ; Signed Integer                                       ;
; THRESHOLD2_H   ; 15    ; Signed Integer                                       ;
; THRESHOLD2_S   ; 8     ; Signed Integer                                       ;
; THRESHOLD2_V   ; 8     ; Signed Integer                                       ;
; THRESHOLD3_H   ; 10    ; Signed Integer                                       ;
; THRESHOLD3_S   ; 5     ; Signed Integer                                       ;
; THRESHOLD3_V   ; 5     ; Signed Integer                                       ;
; THRESHOLD4_H   ; 5     ; Signed Integer                                       ;
; THRESHOLD4_S   ; 3     ; Signed Integer                                       ;
; THRESHOLD4_V   ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 78                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 78                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 258                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 78                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HSVComparator:HSVComparator_inst"                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; similar_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rgb_hsv:rgb_hsv_set_inst"                                                                                                                                                    ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rgb_r[4..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; rgb_r[7..5] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; rgb_g[4..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; rgb_g[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; rgb_g[6]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; rgb_g[5]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; rgb_g[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; rgb_b[6..5] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; rgb_b[3..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; rgb_b[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; rgb_b[4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; rgb_b[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; hsv_s       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; hsv_v       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rgb_hsv:rgb_hsv_get_inst"                                                                                                                                              ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hsv_s ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; hsv_v ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_r[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_r[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_g[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_g[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_b[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_b[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 78                  ; 78               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 82                          ;
; cycloneiii_ff         ; 261                         ;
;     CLR               ; 128                         ;
;     CLR SCLR          ; 11                          ;
;     CLR SLD           ; 15                          ;
;     ENA CLR           ; 106                         ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 970                         ;
;     arith             ; 397                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 343                         ;
;     normal            ; 573                         ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 186                         ;
;         4 data inputs ; 273                         ;
;                       ;                             ;
; Max LUT depth         ; 39.10                       ;
; Average LUT depth     ; 18.89                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                 ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                  ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+---------+
; HSVComparator:HSVComparator_inst|similar_flag  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HSVComparator:HSVComparator_inst|similar_flag                      ; N/A     ;
; HSVComparator:HSVComparator_inst|similar_flag  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HSVComparator:HSVComparator_inst|similar_flag                      ; N/A     ;
; clk                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[8]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[8]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[9]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[9]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[10] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[10] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[11] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[12] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[12] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[13] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[14] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[14] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_b_out[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_b[15] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[8]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[8]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[9]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[9]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[10] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[10] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[11] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[11] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[12] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[12] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[13] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[14] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[15] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_g_out[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_g[15] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[8]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[8]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[9]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[9]  ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[10] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[10] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[11] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[12] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[13] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[13] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[14] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15] ; N/A     ;
; cls381_top_multi:cls381_top_inst|data_r_out[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|data_r[15] ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[2]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[2]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[4]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[4]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[5]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[5]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[6]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[6]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[7]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[7]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[8]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_h[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_h[8]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[2]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[2]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[4]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[4]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[5]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[5]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[6]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[6]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[7]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_s[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_s[7]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[2]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[2]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[4]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[4]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[5]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[5]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[6]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[6]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[7]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_get_inst|hsv_v[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_get_inst|hsv_v[7]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[2]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[2]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[4]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[4]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[5]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[5]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[6]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[6]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[7]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[7]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[8]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_h[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_h[8]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[3]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_s[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_s[0]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rgb_hsv:rgb_hsv_set_inst|hsv_v[1]                                  ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A     ;
; rgb_hsv:rgb_hsv_set_inst|hsv_v[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A     ;
; switch[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switch[0]                                                          ; N/A     ;
; switch[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switch[0]                                                          ; N/A     ;
; switch[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switch[1]                                                          ; N/A     ;
; switch[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switch[1]                                                          ; N/A     ;
; switch[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switch[2]                                                          ; N/A     ;
; switch[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switch[2]                                                          ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Jul 12 12:54:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off color_recognize_guess -c color_recognize_guess
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/hsvcomparator.v
    Info (12023): Found entity 1: HSVComparator File: D:/study/FPGA/color_recognize/rtl/rtl_guess/HSVComparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/test_top.v
    Info (12023): Found entity 1: test_top File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/rgb_hsv.v
    Info (12023): Found entity 1: rgb_hsv File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/cls381_top_multi.v
    Info (12023): Found entity 1: cls381_top_multi File: D:/study/FPGA/color_recognize/rtl/rtl_guess/cls381_top_multi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_guess/cls381_cfg_ctrl.v
    Info (12023): Found entity 1: cls381_cfg_ctrl File: D:/study/FPGA/color_recognize/rtl/rtl_guess/cls381_cfg_ctrl.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at rgb_hsv.v(25): created implicit net for "r_g" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at rgb_hsv.v(26): created implicit net for "r_b" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at rgb_hsv.v(27): created implicit net for "g_b" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 27
Info (12127): Elaborating entity "test_top" for the top level hierarchy
Info (12128): Elaborating entity "cls381_top_multi" for hierarchy "cls381_top_multi:cls381_top_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 33
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/cls381_top_multi.v Line: 38
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "slave_addr", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "reg_addr", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable "wr_data", which holds its previous value in one or more paths through the always construct File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(520): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 520
Info (10041): Inferred latch for "wr_data[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "wr_data[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "reg_addr[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[0]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[1]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[2]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[3]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[4]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[5]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[6]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (10041): Inferred latch for "slave_addr[7]" at i2c_ctrl.v(70) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/i2c_ctrl.v Line: 70
Info (12128): Elaborating entity "cls381_cfg_ctrl" for hierarchy "cls381_top_multi:cls381_top_inst|cls381_cfg_ctrl:cls381_cfg_ctrl_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/cls381_top_multi.v Line: 48
Info (12128): Elaborating entity "rgb_hsv" for hierarchy "rgb_hsv:rgb_hsv_get_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 47
Warning (10230): Verilog HDL assignment warning at rgb_hsv.v(114): truncated value with size 14 to match size of target (8) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 114
Info (10264): Verilog HDL Case Statement information at rgb_hsv.v(125): all case item expressions in this case statement are onehot File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 125
Warning (10230): Verilog HDL assignment warning at rgb_hsv.v(161): truncated value with size 16 to match size of target (8) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 161
Info (12128): Elaborating entity "HSVComparator" for hierarchy "HSVComparator:HSVComparator_inst" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 75
Warning (10230): Verilog HDL assignment warning at HSVComparator.v(36): truncated value with size 32 to match size of target (9) File: D:/study/FPGA/color_recognize/rtl/rtl_guess/HSVComparator.v Line: 36
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "hsv2_s[8]" is missing source, defaulting to GND File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 18
    Warning (12110): Net "hsv2_v[8]" is missing source, defaulting to GND File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 19
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "hsv1_s[8]" is missing source, defaulting to GND File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 14
    Warning (12110): Net "hsv1_v[8]" is missing source, defaulting to GND File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 15
    Warning (12110): Net "hsv2_s[8]" is missing source, defaulting to GND File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 18
    Warning (12110): Net "hsv2_v[8]" is missing source, defaulting to GND File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 19
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "hsv1_s[8]" is missing source, defaulting to GND File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 14
    Warning (12110): Net "hsv1_v[8]" is missing source, defaulting to GND File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 15
    Warning (12110): Net "hsv2_s[8]" is missing source, defaulting to GND File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 18
    Warning (12110): Net "hsv2_v[8]" is missing source, defaulting to GND File: D:/study/FPGA/color_recognize/rtl/rtl_guess/test_top.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b24.tdf
    Info (12023): Found entity 1: altsyncram_0b24 File: D:/study/FPGA/color_recognize/prj/prj_guess/db/altsyncram_0b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: D:/study/FPGA/color_recognize/prj/prj_guess/db/mux_psc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/study/FPGA/color_recognize/prj/prj_guess/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf
    Info (12023): Found entity 1: cntr_qgi File: D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_qgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: D:/study/FPGA/color_recognize/prj/prj_guess/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_89j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/study/FPGA/color_recognize/prj/prj_guess/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/study/FPGA/color_recognize/prj/prj_guess/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/study/FPGA/color_recognize/prj/prj_guess/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.07.12.12:55:04 Progress: Loading sld0bbc22f8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0bbc22f8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/study/FPGA/color_recognize/prj/prj_guess/db/ip/sld0bbc22f8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rgb_hsv:rgb_hsv_get_inst|Div0" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 114
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rgb_hsv:rgb_hsv_get_inst|Div1" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 161
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rgb_hsv:rgb_hsv_set_inst|Div0" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 114
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rgb_hsv:rgb_hsv_set_inst|Div1" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 161
Info (12130): Elaborated megafunction instantiation "rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 114
Info (12133): Instantiated megafunction "rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div0" with the following parameter: File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 114
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf
    Info (12023): Found entity 1: lpm_divide_4jm File: D:/study/FPGA/color_recognize/prj/prj_guess/db/lpm_divide_4jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: D:/study/FPGA/color_recognize/prj/prj_guess/db/sign_div_unsign_slh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: D:/study/FPGA/color_recognize/prj/prj_guess/db/alt_u_div_c7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/study/FPGA/color_recognize/prj/prj_guess/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/study/FPGA/color_recognize/prj/prj_guess/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 161
Info (12133): Instantiated megafunction "rgb_hsv:rgb_hsv_get_inst|lpm_divide:Div1" with the following parameter: File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 161
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf
    Info (12023): Found entity 1: lpm_divide_6jm File: D:/study/FPGA/color_recognize/prj/prj_guess/db/lpm_divide_6jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: D:/study/FPGA/color_recognize/prj/prj_guess/db/sign_div_unsign_ulh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f File: D:/study/FPGA/color_recognize/prj/prj_guess/db/alt_u_div_g7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div0" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 114
Info (12133): Instantiated megafunction "rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div0" with the following parameter: File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 114
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div1" File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 161
Info (12133): Instantiated megafunction "rgb_hsv:rgb_hsv_set_inst|lpm_divide:Div1" with the following parameter: File: D:/study/FPGA/color_recognize/rtl/rtl_guess/rgb_hsv.v Line: 161
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_guess/output_files/color_recognize_guess.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 189 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2851 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2761 logic cells
    Info (21064): Implemented 78 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4904 megabytes
    Info: Processing ended: Fri Jul 12 12:55:16 2024
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/study/FPGA/color_recognize/prj/prj_guess/output_files/color_recognize_guess.map.smsg.


