<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64ISelLowering.h source code [llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AArch64ISD::NodeType,llvm::AArch64TargetLowering "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64ISelLowering.h.html'>AArch64ISelLowering.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==-- AArch64ISelLowering.h - AArch64 DAG Lowering Interface ----*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the interfaces that AArch64 uses to lower LLVM code into a</i></td></tr>
<tr><th id="10">10</th><td><i>// selection DAG.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H">LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H">LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAG.h.html">"llvm/CodeGen/SelectionDAG.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/IR/Instruction.h.html">"llvm/IR/Instruction.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">AArch64ISD</span> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>// For predicated nodes where the result is a vector, the operation is</i></td></tr>
<tr><th id="29">29</th><td><i>// controlled by a governing predicate and the inactive lanes are explicitly</i></td></tr>
<tr><th id="30">30</th><td><i>// defined with a value, please stick the following naming convention:</i></td></tr>
<tr><th id="31">31</th><td><i>//</i></td></tr>
<tr><th id="32">32</th><td><i>//    _MERGE_OP&lt;n&gt;        The result value is a vector with inactive lanes equal</i></td></tr>
<tr><th id="33">33</th><td><i>//                        to source operand OP&lt;n&gt;.</i></td></tr>
<tr><th id="34">34</th><td><i>//</i></td></tr>
<tr><th id="35">35</th><td><i>//    _MERGE_ZERO         The result value is a vector with inactive lanes</i></td></tr>
<tr><th id="36">36</th><td><i>//                        actively zeroed.</i></td></tr>
<tr><th id="37">37</th><td><i>//</i></td></tr>
<tr><th id="38">38</th><td><i>//    _MERGE_PASSTHRU     The result value is a vector with inactive lanes equal</i></td></tr>
<tr><th id="39">39</th><td><i>//                        to the last source operand which only purpose is being</i></td></tr>
<tr><th id="40">40</th><td><i>//                        a passthru value.</i></td></tr>
<tr><th id="41">41</th><td><i>//</i></td></tr>
<tr><th id="42">42</th><td><i>// For other cases where no explicit action is needed to set the inactive lanes,</i></td></tr>
<tr><th id="43">43</th><td><i>// or when the result is not a vector and it is needed or helpful to</i></td></tr>
<tr><th id="44">44</th><td><i>// distinguish a node from similar unpredicated nodes, use:</i></td></tr>
<tr><th id="45">45</th><td><i>//</i></td></tr>
<tr><th id="46">46</th><td><i>//    _PRED</i></td></tr>
<tr><th id="47">47</th><td><i>//</i></td></tr>
<tr><th id="48">48</th><td><b>enum</b> <dfn class="type def" id="llvm::AArch64ISD::NodeType" title='llvm::AArch64ISD::NodeType' data-ref="llvm::AArch64ISD::NodeType" data-ref-filename="llvm..AArch64ISD..NodeType">NodeType</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FIRST_NUMBER" title='llvm::AArch64ISD::FIRST_NUMBER' data-ref="llvm::AArch64ISD::FIRST_NUMBER" data-ref-filename="llvm..AArch64ISD..FIRST_NUMBER">FIRST_NUMBER</dfn> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BUILTIN_OP_END" title='llvm::ISD::BUILTIN_OP_END' data-ref="llvm::ISD::BUILTIN_OP_END" data-ref-filename="llvm..ISD..BUILTIN_OP_END">BUILTIN_OP_END</a>,</td></tr>
<tr><th id="50">50</th><td>  <dfn class="enum" id="llvm::AArch64ISD::WrapperLarge" title='llvm::AArch64ISD::WrapperLarge' data-ref="llvm::AArch64ISD::WrapperLarge" data-ref-filename="llvm..AArch64ISD..WrapperLarge">WrapperLarge</dfn>, <i>// 4-instruction MOVZ/MOVK sequence for 64-bit addresses.</i></td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CALL" title='llvm::AArch64ISD::CALL' data-ref="llvm::AArch64ISD::CALL" data-ref-filename="llvm..AArch64ISD..CALL">CALL</dfn>,         <i>// Function call.</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i>// Produces the full sequence of instructions for getting the thread pointer</i></td></tr>
<tr><th id="54">54</th><td><i>  // offset of a variable into X0, using the TLSDesc model.</i></td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::AArch64ISD::TLSDESC_CALLSEQ" title='llvm::AArch64ISD::TLSDESC_CALLSEQ' data-ref="llvm::AArch64ISD::TLSDESC_CALLSEQ" data-ref-filename="llvm..AArch64ISD..TLSDESC_CALLSEQ">TLSDESC_CALLSEQ</dfn>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ADRP" title='llvm::AArch64ISD::ADRP' data-ref="llvm::AArch64ISD::ADRP" data-ref-filename="llvm..AArch64ISD..ADRP">ADRP</dfn>,     <i>// Page address of a TargetGlobalAddress operand.</i></td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ADR" title='llvm::AArch64ISD::ADR' data-ref="llvm::AArch64ISD::ADR" data-ref-filename="llvm..AArch64ISD..ADR">ADR</dfn>,      <i>// ADR</i></td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ADDlow" title='llvm::AArch64ISD::ADDlow' data-ref="llvm::AArch64ISD::ADDlow" data-ref-filename="llvm..AArch64ISD..ADDlow">ADDlow</dfn>,   <i>// Add the low 12 bits of a TargetGlobalAddress operand.</i></td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LOADgot" title='llvm::AArch64ISD::LOADgot' data-ref="llvm::AArch64ISD::LOADgot" data-ref-filename="llvm..AArch64ISD..LOADgot">LOADgot</dfn>,  <i>// Load from automatically generated descriptor (e.g. Global</i></td></tr>
<tr><th id="60">60</th><td>            <i>// Offset Table, TLS record).</i></td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::AArch64ISD::RET_FLAG" title='llvm::AArch64ISD::RET_FLAG' data-ref="llvm::AArch64ISD::RET_FLAG" data-ref-filename="llvm..AArch64ISD..RET_FLAG">RET_FLAG</dfn>, <i>// Return with a flag operand. Operand 0 is the chain operand.</i></td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::AArch64ISD::BRCOND" title='llvm::AArch64ISD::BRCOND' data-ref="llvm::AArch64ISD::BRCOND" data-ref-filename="llvm..AArch64ISD..BRCOND">BRCOND</dfn>,   <i>// Conditional branch instruction; "b.cond".</i></td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CSEL" title='llvm::AArch64ISD::CSEL' data-ref="llvm::AArch64ISD::CSEL" data-ref-filename="llvm..AArch64ISD..CSEL">CSEL</dfn>,</td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCSEL" title='llvm::AArch64ISD::FCSEL' data-ref="llvm::AArch64ISD::FCSEL" data-ref-filename="llvm..AArch64ISD..FCSEL">FCSEL</dfn>, <i>// Conditional move instruction.</i></td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CSINV" title='llvm::AArch64ISD::CSINV' data-ref="llvm::AArch64ISD::CSINV" data-ref-filename="llvm..AArch64ISD..CSINV">CSINV</dfn>, <i>// Conditional select invert.</i></td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CSNEG" title='llvm::AArch64ISD::CSNEG' data-ref="llvm::AArch64ISD::CSNEG" data-ref-filename="llvm..AArch64ISD..CSNEG">CSNEG</dfn>, <i>// Conditional select negate.</i></td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CSINC" title='llvm::AArch64ISD::CSINC' data-ref="llvm::AArch64ISD::CSINC" data-ref-filename="llvm..AArch64ISD..CSINC">CSINC</dfn>, <i>// Conditional select increment.</i></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i>// Pointer to the thread's local storage area. Materialised from TPIDR_EL0 on</i></td></tr>
<tr><th id="70">70</th><td><i>  // ELF.</i></td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::AArch64ISD::THREAD_POINTER" title='llvm::AArch64ISD::THREAD_POINTER' data-ref="llvm::AArch64ISD::THREAD_POINTER" data-ref-filename="llvm..AArch64ISD..THREAD_POINTER">THREAD_POINTER</dfn>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ADC" title='llvm::AArch64ISD::ADC' data-ref="llvm::AArch64ISD::ADC" data-ref-filename="llvm..AArch64ISD..ADC">ADC</dfn>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SBC" title='llvm::AArch64ISD::SBC' data-ref="llvm::AArch64ISD::SBC" data-ref-filename="llvm..AArch64ISD..SBC">SBC</dfn>, <i>// adc, sbc instructions</i></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i>// Predicated instructions where inactive lanes produce undefined results.</i></td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ADD_PRED" title='llvm::AArch64ISD::ADD_PRED' data-ref="llvm::AArch64ISD::ADD_PRED" data-ref-filename="llvm..AArch64ISD..ADD_PRED">ADD_PRED</dfn>,</td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FADD_PRED" title='llvm::AArch64ISD::FADD_PRED' data-ref="llvm::AArch64ISD::FADD_PRED" data-ref-filename="llvm..AArch64ISD..FADD_PRED">FADD_PRED</dfn>,</td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FDIV_PRED" title='llvm::AArch64ISD::FDIV_PRED' data-ref="llvm::AArch64ISD::FDIV_PRED" data-ref-filename="llvm..AArch64ISD..FDIV_PRED">FDIV_PRED</dfn>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FMA_PRED" title='llvm::AArch64ISD::FMA_PRED' data-ref="llvm::AArch64ISD::FMA_PRED" data-ref-filename="llvm..AArch64ISD..FMA_PRED">FMA_PRED</dfn>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FMAXNM_PRED" title='llvm::AArch64ISD::FMAXNM_PRED' data-ref="llvm::AArch64ISD::FMAXNM_PRED" data-ref-filename="llvm..AArch64ISD..FMAXNM_PRED">FMAXNM_PRED</dfn>,</td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FMINNM_PRED" title='llvm::AArch64ISD::FMINNM_PRED' data-ref="llvm::AArch64ISD::FMINNM_PRED" data-ref-filename="llvm..AArch64ISD..FMINNM_PRED">FMINNM_PRED</dfn>,</td></tr>
<tr><th id="82">82</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FMUL_PRED" title='llvm::AArch64ISD::FMUL_PRED' data-ref="llvm::AArch64ISD::FMUL_PRED" data-ref-filename="llvm..AArch64ISD..FMUL_PRED">FMUL_PRED</dfn>,</td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FSUB_PRED" title='llvm::AArch64ISD::FSUB_PRED' data-ref="llvm::AArch64ISD::FSUB_PRED" data-ref-filename="llvm..AArch64ISD..FSUB_PRED">FSUB_PRED</dfn>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="llvm::AArch64ISD::MUL_PRED" title='llvm::AArch64ISD::MUL_PRED' data-ref="llvm::AArch64ISD::MUL_PRED" data-ref-filename="llvm..AArch64ISD..MUL_PRED">MUL_PRED</dfn>,</td></tr>
<tr><th id="85">85</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SDIV_PRED" title='llvm::AArch64ISD::SDIV_PRED' data-ref="llvm::AArch64ISD::SDIV_PRED" data-ref-filename="llvm..AArch64ISD..SDIV_PRED">SDIV_PRED</dfn>,</td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SHL_PRED" title='llvm::AArch64ISD::SHL_PRED' data-ref="llvm::AArch64ISD::SHL_PRED" data-ref-filename="llvm..AArch64ISD..SHL_PRED">SHL_PRED</dfn>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SMAX_PRED" title='llvm::AArch64ISD::SMAX_PRED' data-ref="llvm::AArch64ISD::SMAX_PRED" data-ref-filename="llvm..AArch64ISD..SMAX_PRED">SMAX_PRED</dfn>,</td></tr>
<tr><th id="88">88</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SMIN_PRED" title='llvm::AArch64ISD::SMIN_PRED' data-ref="llvm::AArch64ISD::SMIN_PRED" data-ref-filename="llvm..AArch64ISD..SMIN_PRED">SMIN_PRED</dfn>,</td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SRA_PRED" title='llvm::AArch64ISD::SRA_PRED' data-ref="llvm::AArch64ISD::SRA_PRED" data-ref-filename="llvm..AArch64ISD..SRA_PRED">SRA_PRED</dfn>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SRL_PRED" title='llvm::AArch64ISD::SRL_PRED' data-ref="llvm::AArch64ISD::SRL_PRED" data-ref-filename="llvm..AArch64ISD..SRL_PRED">SRL_PRED</dfn>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SUB_PRED" title='llvm::AArch64ISD::SUB_PRED' data-ref="llvm::AArch64ISD::SUB_PRED" data-ref-filename="llvm..AArch64ISD..SUB_PRED">SUB_PRED</dfn>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UDIV_PRED" title='llvm::AArch64ISD::UDIV_PRED' data-ref="llvm::AArch64ISD::UDIV_PRED" data-ref-filename="llvm..AArch64ISD..UDIV_PRED">UDIV_PRED</dfn>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UMAX_PRED" title='llvm::AArch64ISD::UMAX_PRED' data-ref="llvm::AArch64ISD::UMAX_PRED" data-ref-filename="llvm..AArch64ISD..UMAX_PRED">UMAX_PRED</dfn>,</td></tr>
<tr><th id="94">94</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UMIN_PRED" title='llvm::AArch64ISD::UMIN_PRED' data-ref="llvm::AArch64ISD::UMIN_PRED" data-ref-filename="llvm..AArch64ISD..UMIN_PRED">UMIN_PRED</dfn>,</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i>// Predicated instructions with the result of inactive lanes provided by the</i></td></tr>
<tr><th id="97">97</th><td><i>  // last operand.</i></td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FABS_MERGE_PASSTHRU" title='llvm::AArch64ISD::FABS_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FABS_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FABS_MERGE_PASSTHRU">FABS_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCEIL_MERGE_PASSTHRU" title='llvm::AArch64ISD::FCEIL_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FCEIL_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FCEIL_MERGE_PASSTHRU">FCEIL_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="100">100</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FFLOOR_MERGE_PASSTHRU" title='llvm::AArch64ISD::FFLOOR_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FFLOOR_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FFLOOR_MERGE_PASSTHRU">FFLOOR_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="101">101</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FNEARBYINT_MERGE_PASSTHRU" title='llvm::AArch64ISD::FNEARBYINT_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FNEARBYINT_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FNEARBYINT_MERGE_PASSTHRU">FNEARBYINT_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FNEG_MERGE_PASSTHRU" title='llvm::AArch64ISD::FNEG_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FNEG_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FNEG_MERGE_PASSTHRU">FNEG_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FRECPX_MERGE_PASSTHRU" title='llvm::AArch64ISD::FRECPX_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FRECPX_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FRECPX_MERGE_PASSTHRU">FRECPX_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FRINT_MERGE_PASSTHRU" title='llvm::AArch64ISD::FRINT_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FRINT_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FRINT_MERGE_PASSTHRU">FRINT_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FROUND_MERGE_PASSTHRU" title='llvm::AArch64ISD::FROUND_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FROUND_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FROUND_MERGE_PASSTHRU">FROUND_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FROUNDEVEN_MERGE_PASSTHRU" title='llvm::AArch64ISD::FROUNDEVEN_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FROUNDEVEN_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FROUNDEVEN_MERGE_PASSTHRU">FROUNDEVEN_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FSQRT_MERGE_PASSTHRU" title='llvm::AArch64ISD::FSQRT_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FSQRT_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FSQRT_MERGE_PASSTHRU">FSQRT_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FTRUNC_MERGE_PASSTHRU" title='llvm::AArch64ISD::FTRUNC_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FTRUNC_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FTRUNC_MERGE_PASSTHRU">FTRUNC_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FP_ROUND_MERGE_PASSTHRU" title='llvm::AArch64ISD::FP_ROUND_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FP_ROUND_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FP_ROUND_MERGE_PASSTHRU">FP_ROUND_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FP_EXTEND_MERGE_PASSTHRU" title='llvm::AArch64ISD::FP_EXTEND_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FP_EXTEND_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FP_EXTEND_MERGE_PASSTHRU">FP_EXTEND_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="111">111</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UINT_TO_FP_MERGE_PASSTHRU" title='llvm::AArch64ISD::UINT_TO_FP_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::UINT_TO_FP_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..UINT_TO_FP_MERGE_PASSTHRU">UINT_TO_FP_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="112">112</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SINT_TO_FP_MERGE_PASSTHRU" title='llvm::AArch64ISD::SINT_TO_FP_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::SINT_TO_FP_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..SINT_TO_FP_MERGE_PASSTHRU">SINT_TO_FP_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCVTZU_MERGE_PASSTHRU" title='llvm::AArch64ISD::FCVTZU_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FCVTZU_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FCVTZU_MERGE_PASSTHRU">FCVTZU_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCVTZS_MERGE_PASSTHRU" title='llvm::AArch64ISD::FCVTZS_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::FCVTZS_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..FCVTZS_MERGE_PASSTHRU">FCVTZS_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU" title='llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..SIGN_EXTEND_INREG_MERGE_PASSTHRU">SIGN_EXTEND_INREG_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="116">116</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU" title='llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..ZERO_EXTEND_INREG_MERGE_PASSTHRU">ZERO_EXTEND_INREG_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ABS_MERGE_PASSTHRU" title='llvm::AArch64ISD::ABS_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::ABS_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..ABS_MERGE_PASSTHRU">ABS_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NEG_MERGE_PASSTHRU" title='llvm::AArch64ISD::NEG_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::NEG_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..NEG_MERGE_PASSTHRU">NEG_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SETCC_MERGE_ZERO" title='llvm::AArch64ISD::SETCC_MERGE_ZERO' data-ref="llvm::AArch64ISD::SETCC_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..SETCC_MERGE_ZERO">SETCC_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i>// Arithmetic instructions which write flags.</i></td></tr>
<tr><th id="123">123</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ADDS" title='llvm::AArch64ISD::ADDS' data-ref="llvm::AArch64ISD::ADDS" data-ref-filename="llvm..AArch64ISD..ADDS">ADDS</dfn>,</td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SUBS" title='llvm::AArch64ISD::SUBS' data-ref="llvm::AArch64ISD::SUBS" data-ref-filename="llvm..AArch64ISD..SUBS">SUBS</dfn>,</td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ADCS" title='llvm::AArch64ISD::ADCS' data-ref="llvm::AArch64ISD::ADCS" data-ref-filename="llvm..AArch64ISD..ADCS">ADCS</dfn>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SBCS" title='llvm::AArch64ISD::SBCS' data-ref="llvm::AArch64ISD::SBCS" data-ref-filename="llvm..AArch64ISD..SBCS">SBCS</dfn>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ANDS" title='llvm::AArch64ISD::ANDS' data-ref="llvm::AArch64ISD::ANDS" data-ref-filename="llvm..AArch64ISD..ANDS">ANDS</dfn>,</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i>// Conditional compares. Operands: left,right,falsecc,cc,flags</i></td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CCMP" title='llvm::AArch64ISD::CCMP' data-ref="llvm::AArch64ISD::CCMP" data-ref-filename="llvm..AArch64ISD..CCMP">CCMP</dfn>,</td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CCMN" title='llvm::AArch64ISD::CCMN' data-ref="llvm::AArch64ISD::CCMN" data-ref-filename="llvm..AArch64ISD..CCMN">CCMN</dfn>,</td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCCMP" title='llvm::AArch64ISD::FCCMP' data-ref="llvm::AArch64ISD::FCCMP" data-ref-filename="llvm..AArch64ISD..FCCMP">FCCMP</dfn>,</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i>// Floating point comparison</i></td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCMP" title='llvm::AArch64ISD::FCMP' data-ref="llvm::AArch64ISD::FCMP" data-ref-filename="llvm..AArch64ISD..FCMP">FCMP</dfn>,</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i>// Scalar extract</i></td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="llvm::AArch64ISD::EXTR" title='llvm::AArch64ISD::EXTR' data-ref="llvm::AArch64ISD::EXTR" data-ref-filename="llvm..AArch64ISD..EXTR">EXTR</dfn>,</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i>// Scalar-to-vector duplication</i></td></tr>
<tr><th id="141">141</th><td>  <dfn class="enum" id="llvm::AArch64ISD::DUP" title='llvm::AArch64ISD::DUP' data-ref="llvm::AArch64ISD::DUP" data-ref-filename="llvm..AArch64ISD..DUP">DUP</dfn>,</td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="llvm::AArch64ISD::DUPLANE8" title='llvm::AArch64ISD::DUPLANE8' data-ref="llvm::AArch64ISD::DUPLANE8" data-ref-filename="llvm..AArch64ISD..DUPLANE8">DUPLANE8</dfn>,</td></tr>
<tr><th id="143">143</th><td>  <dfn class="enum" id="llvm::AArch64ISD::DUPLANE16" title='llvm::AArch64ISD::DUPLANE16' data-ref="llvm::AArch64ISD::DUPLANE16" data-ref-filename="llvm..AArch64ISD..DUPLANE16">DUPLANE16</dfn>,</td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="llvm::AArch64ISD::DUPLANE32" title='llvm::AArch64ISD::DUPLANE32' data-ref="llvm::AArch64ISD::DUPLANE32" data-ref-filename="llvm..AArch64ISD..DUPLANE32">DUPLANE32</dfn>,</td></tr>
<tr><th id="145">145</th><td>  <dfn class="enum" id="llvm::AArch64ISD::DUPLANE64" title='llvm::AArch64ISD::DUPLANE64' data-ref="llvm::AArch64ISD::DUPLANE64" data-ref-filename="llvm..AArch64ISD..DUPLANE64">DUPLANE64</dfn>,</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <i>// Vector immedate moves</i></td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::AArch64ISD::MOVI" title='llvm::AArch64ISD::MOVI' data-ref="llvm::AArch64ISD::MOVI" data-ref-filename="llvm..AArch64ISD..MOVI">MOVI</dfn>,</td></tr>
<tr><th id="149">149</th><td>  <dfn class="enum" id="llvm::AArch64ISD::MOVIshift" title='llvm::AArch64ISD::MOVIshift' data-ref="llvm::AArch64ISD::MOVIshift" data-ref-filename="llvm..AArch64ISD..MOVIshift">MOVIshift</dfn>,</td></tr>
<tr><th id="150">150</th><td>  <dfn class="enum" id="llvm::AArch64ISD::MOVIedit" title='llvm::AArch64ISD::MOVIedit' data-ref="llvm::AArch64ISD::MOVIedit" data-ref-filename="llvm..AArch64ISD..MOVIedit">MOVIedit</dfn>,</td></tr>
<tr><th id="151">151</th><td>  <dfn class="enum" id="llvm::AArch64ISD::MOVImsl" title='llvm::AArch64ISD::MOVImsl' data-ref="llvm::AArch64ISD::MOVImsl" data-ref-filename="llvm..AArch64ISD..MOVImsl">MOVImsl</dfn>,</td></tr>
<tr><th id="152">152</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FMOV" title='llvm::AArch64ISD::FMOV' data-ref="llvm::AArch64ISD::FMOV" data-ref-filename="llvm..AArch64ISD..FMOV">FMOV</dfn>,</td></tr>
<tr><th id="153">153</th><td>  <dfn class="enum" id="llvm::AArch64ISD::MVNIshift" title='llvm::AArch64ISD::MVNIshift' data-ref="llvm::AArch64ISD::MVNIshift" data-ref-filename="llvm..AArch64ISD..MVNIshift">MVNIshift</dfn>,</td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="llvm::AArch64ISD::MVNImsl" title='llvm::AArch64ISD::MVNImsl' data-ref="llvm::AArch64ISD::MVNImsl" data-ref-filename="llvm..AArch64ISD..MVNImsl">MVNImsl</dfn>,</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// Vector immediate ops</i></td></tr>
<tr><th id="157">157</th><td>  <dfn class="enum" id="llvm::AArch64ISD::BICi" title='llvm::AArch64ISD::BICi' data-ref="llvm::AArch64ISD::BICi" data-ref-filename="llvm..AArch64ISD..BICi">BICi</dfn>,</td></tr>
<tr><th id="158">158</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ORRi" title='llvm::AArch64ISD::ORRi' data-ref="llvm::AArch64ISD::ORRi" data-ref-filename="llvm..AArch64ISD..ORRi">ORRi</dfn>,</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i>// Vector bitwise select: similar to ISD::VSELECT but not all bits within an</i></td></tr>
<tr><th id="161">161</th><td><i>  // element must be identical.</i></td></tr>
<tr><th id="162">162</th><td>  <dfn class="enum" id="llvm::AArch64ISD::BSP" title='llvm::AArch64ISD::BSP' data-ref="llvm::AArch64ISD::BSP" data-ref-filename="llvm..AArch64ISD..BSP">BSP</dfn>,</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// Vector arithmetic negation</i></td></tr>
<tr><th id="165">165</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NEG" title='llvm::AArch64ISD::NEG' data-ref="llvm::AArch64ISD::NEG" data-ref-filename="llvm..AArch64ISD..NEG">NEG</dfn>,</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <i>// Vector shuffles</i></td></tr>
<tr><th id="168">168</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ZIP1" title='llvm::AArch64ISD::ZIP1' data-ref="llvm::AArch64ISD::ZIP1" data-ref-filename="llvm..AArch64ISD..ZIP1">ZIP1</dfn>,</td></tr>
<tr><th id="169">169</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ZIP2" title='llvm::AArch64ISD::ZIP2' data-ref="llvm::AArch64ISD::ZIP2" data-ref-filename="llvm..AArch64ISD..ZIP2">ZIP2</dfn>,</td></tr>
<tr><th id="170">170</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UZP1" title='llvm::AArch64ISD::UZP1' data-ref="llvm::AArch64ISD::UZP1" data-ref-filename="llvm..AArch64ISD..UZP1">UZP1</dfn>,</td></tr>
<tr><th id="171">171</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UZP2" title='llvm::AArch64ISD::UZP2' data-ref="llvm::AArch64ISD::UZP2" data-ref-filename="llvm..AArch64ISD..UZP2">UZP2</dfn>,</td></tr>
<tr><th id="172">172</th><td>  <dfn class="enum" id="llvm::AArch64ISD::TRN1" title='llvm::AArch64ISD::TRN1' data-ref="llvm::AArch64ISD::TRN1" data-ref-filename="llvm..AArch64ISD..TRN1">TRN1</dfn>,</td></tr>
<tr><th id="173">173</th><td>  <dfn class="enum" id="llvm::AArch64ISD::TRN2" title='llvm::AArch64ISD::TRN2' data-ref="llvm::AArch64ISD::TRN2" data-ref-filename="llvm..AArch64ISD..TRN2">TRN2</dfn>,</td></tr>
<tr><th id="174">174</th><td>  <dfn class="enum" id="llvm::AArch64ISD::REV16" title='llvm::AArch64ISD::REV16' data-ref="llvm::AArch64ISD::REV16" data-ref-filename="llvm..AArch64ISD..REV16">REV16</dfn>,</td></tr>
<tr><th id="175">175</th><td>  <dfn class="enum" id="llvm::AArch64ISD::REV32" title='llvm::AArch64ISD::REV32' data-ref="llvm::AArch64ISD::REV32" data-ref-filename="llvm..AArch64ISD..REV32">REV32</dfn>,</td></tr>
<tr><th id="176">176</th><td>  <dfn class="enum" id="llvm::AArch64ISD::REV64" title='llvm::AArch64ISD::REV64' data-ref="llvm::AArch64ISD::REV64" data-ref-filename="llvm..AArch64ISD..REV64">REV64</dfn>,</td></tr>
<tr><th id="177">177</th><td>  <dfn class="enum" id="llvm::AArch64ISD::EXT" title='llvm::AArch64ISD::EXT' data-ref="llvm::AArch64ISD::EXT" data-ref-filename="llvm..AArch64ISD..EXT">EXT</dfn>,</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <i>// Vector shift by scalar</i></td></tr>
<tr><th id="180">180</th><td>  <dfn class="enum" id="llvm::AArch64ISD::VSHL" title='llvm::AArch64ISD::VSHL' data-ref="llvm::AArch64ISD::VSHL" data-ref-filename="llvm..AArch64ISD..VSHL">VSHL</dfn>,</td></tr>
<tr><th id="181">181</th><td>  <dfn class="enum" id="llvm::AArch64ISD::VLSHR" title='llvm::AArch64ISD::VLSHR' data-ref="llvm::AArch64ISD::VLSHR" data-ref-filename="llvm..AArch64ISD..VLSHR">VLSHR</dfn>,</td></tr>
<tr><th id="182">182</th><td>  <dfn class="enum" id="llvm::AArch64ISD::VASHR" title='llvm::AArch64ISD::VASHR' data-ref="llvm::AArch64ISD::VASHR" data-ref-filename="llvm..AArch64ISD..VASHR">VASHR</dfn>,</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i>// Vector shift by scalar (again)</i></td></tr>
<tr><th id="185">185</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SQSHL_I" title='llvm::AArch64ISD::SQSHL_I' data-ref="llvm::AArch64ISD::SQSHL_I" data-ref-filename="llvm..AArch64ISD..SQSHL_I">SQSHL_I</dfn>,</td></tr>
<tr><th id="186">186</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UQSHL_I" title='llvm::AArch64ISD::UQSHL_I' data-ref="llvm::AArch64ISD::UQSHL_I" data-ref-filename="llvm..AArch64ISD..UQSHL_I">UQSHL_I</dfn>,</td></tr>
<tr><th id="187">187</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SQSHLU_I" title='llvm::AArch64ISD::SQSHLU_I' data-ref="llvm::AArch64ISD::SQSHLU_I" data-ref-filename="llvm..AArch64ISD..SQSHLU_I">SQSHLU_I</dfn>,</td></tr>
<tr><th id="188">188</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SRSHR_I" title='llvm::AArch64ISD::SRSHR_I' data-ref="llvm::AArch64ISD::SRSHR_I" data-ref-filename="llvm..AArch64ISD..SRSHR_I">SRSHR_I</dfn>,</td></tr>
<tr><th id="189">189</th><td>  <dfn class="enum" id="llvm::AArch64ISD::URSHR_I" title='llvm::AArch64ISD::URSHR_I' data-ref="llvm::AArch64ISD::URSHR_I" data-ref-filename="llvm..AArch64ISD..URSHR_I">URSHR_I</dfn>,</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i>// Vector shift by constant and insert</i></td></tr>
<tr><th id="192">192</th><td>  <dfn class="enum" id="llvm::AArch64ISD::VSLI" title='llvm::AArch64ISD::VSLI' data-ref="llvm::AArch64ISD::VSLI" data-ref-filename="llvm..AArch64ISD..VSLI">VSLI</dfn>,</td></tr>
<tr><th id="193">193</th><td>  <dfn class="enum" id="llvm::AArch64ISD::VSRI" title='llvm::AArch64ISD::VSRI' data-ref="llvm::AArch64ISD::VSRI" data-ref-filename="llvm..AArch64ISD..VSRI">VSRI</dfn>,</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <i>// Vector comparisons</i></td></tr>
<tr><th id="196">196</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CMEQ" title='llvm::AArch64ISD::CMEQ' data-ref="llvm::AArch64ISD::CMEQ" data-ref-filename="llvm..AArch64ISD..CMEQ">CMEQ</dfn>,</td></tr>
<tr><th id="197">197</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CMGE" title='llvm::AArch64ISD::CMGE' data-ref="llvm::AArch64ISD::CMGE" data-ref-filename="llvm..AArch64ISD..CMGE">CMGE</dfn>,</td></tr>
<tr><th id="198">198</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CMGT" title='llvm::AArch64ISD::CMGT' data-ref="llvm::AArch64ISD::CMGT" data-ref-filename="llvm..AArch64ISD..CMGT">CMGT</dfn>,</td></tr>
<tr><th id="199">199</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CMHI" title='llvm::AArch64ISD::CMHI' data-ref="llvm::AArch64ISD::CMHI" data-ref-filename="llvm..AArch64ISD..CMHI">CMHI</dfn>,</td></tr>
<tr><th id="200">200</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CMHS" title='llvm::AArch64ISD::CMHS' data-ref="llvm::AArch64ISD::CMHS" data-ref-filename="llvm..AArch64ISD..CMHS">CMHS</dfn>,</td></tr>
<tr><th id="201">201</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCMEQ" title='llvm::AArch64ISD::FCMEQ' data-ref="llvm::AArch64ISD::FCMEQ" data-ref-filename="llvm..AArch64ISD..FCMEQ">FCMEQ</dfn>,</td></tr>
<tr><th id="202">202</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCMGE" title='llvm::AArch64ISD::FCMGE' data-ref="llvm::AArch64ISD::FCMGE" data-ref-filename="llvm..AArch64ISD..FCMGE">FCMGE</dfn>,</td></tr>
<tr><th id="203">203</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCMGT" title='llvm::AArch64ISD::FCMGT' data-ref="llvm::AArch64ISD::FCMGT" data-ref-filename="llvm..AArch64ISD..FCMGT">FCMGT</dfn>,</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <i>// Vector zero comparisons</i></td></tr>
<tr><th id="206">206</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CMEQz" title='llvm::AArch64ISD::CMEQz' data-ref="llvm::AArch64ISD::CMEQz" data-ref-filename="llvm..AArch64ISD..CMEQz">CMEQz</dfn>,</td></tr>
<tr><th id="207">207</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CMGEz" title='llvm::AArch64ISD::CMGEz' data-ref="llvm::AArch64ISD::CMGEz" data-ref-filename="llvm..AArch64ISD..CMGEz">CMGEz</dfn>,</td></tr>
<tr><th id="208">208</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CMGTz" title='llvm::AArch64ISD::CMGTz' data-ref="llvm::AArch64ISD::CMGTz" data-ref-filename="llvm..AArch64ISD..CMGTz">CMGTz</dfn>,</td></tr>
<tr><th id="209">209</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CMLEz" title='llvm::AArch64ISD::CMLEz' data-ref="llvm::AArch64ISD::CMLEz" data-ref-filename="llvm..AArch64ISD..CMLEz">CMLEz</dfn>,</td></tr>
<tr><th id="210">210</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CMLTz" title='llvm::AArch64ISD::CMLTz' data-ref="llvm::AArch64ISD::CMLTz" data-ref-filename="llvm..AArch64ISD..CMLTz">CMLTz</dfn>,</td></tr>
<tr><th id="211">211</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCMEQz" title='llvm::AArch64ISD::FCMEQz' data-ref="llvm::AArch64ISD::FCMEQz" data-ref-filename="llvm..AArch64ISD..FCMEQz">FCMEQz</dfn>,</td></tr>
<tr><th id="212">212</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCMGEz" title='llvm::AArch64ISD::FCMGEz' data-ref="llvm::AArch64ISD::FCMGEz" data-ref-filename="llvm..AArch64ISD..FCMGEz">FCMGEz</dfn>,</td></tr>
<tr><th id="213">213</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCMGTz" title='llvm::AArch64ISD::FCMGTz' data-ref="llvm::AArch64ISD::FCMGTz" data-ref-filename="llvm..AArch64ISD..FCMGTz">FCMGTz</dfn>,</td></tr>
<tr><th id="214">214</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCMLEz" title='llvm::AArch64ISD::FCMLEz' data-ref="llvm::AArch64ISD::FCMLEz" data-ref-filename="llvm..AArch64ISD..FCMLEz">FCMLEz</dfn>,</td></tr>
<tr><th id="215">215</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FCMLTz" title='llvm::AArch64ISD::FCMLTz' data-ref="llvm::AArch64ISD::FCMLTz" data-ref-filename="llvm..AArch64ISD..FCMLTz">FCMLTz</dfn>,</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i>// Vector across-lanes addition</i></td></tr>
<tr><th id="218">218</th><td><i>  // Only the lower result lane is defined.</i></td></tr>
<tr><th id="219">219</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SADDV" title='llvm::AArch64ISD::SADDV' data-ref="llvm::AArch64ISD::SADDV" data-ref-filename="llvm..AArch64ISD..SADDV">SADDV</dfn>,</td></tr>
<tr><th id="220">220</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UADDV" title='llvm::AArch64ISD::UADDV' data-ref="llvm::AArch64ISD::UADDV" data-ref-filename="llvm..AArch64ISD..UADDV">UADDV</dfn>,</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i>// Vector halving addition</i></td></tr>
<tr><th id="223">223</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SHADD" title='llvm::AArch64ISD::SHADD' data-ref="llvm::AArch64ISD::SHADD" data-ref-filename="llvm..AArch64ISD..SHADD">SHADD</dfn>,</td></tr>
<tr><th id="224">224</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UHADD" title='llvm::AArch64ISD::UHADD' data-ref="llvm::AArch64ISD::UHADD" data-ref-filename="llvm..AArch64ISD..UHADD">UHADD</dfn>,</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <i>// Vector rounding halving addition</i></td></tr>
<tr><th id="227">227</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SRHADD" title='llvm::AArch64ISD::SRHADD' data-ref="llvm::AArch64ISD::SRHADD" data-ref-filename="llvm..AArch64ISD..SRHADD">SRHADD</dfn>,</td></tr>
<tr><th id="228">228</th><td>  <dfn class="enum" id="llvm::AArch64ISD::URHADD" title='llvm::AArch64ISD::URHADD' data-ref="llvm::AArch64ISD::URHADD" data-ref-filename="llvm..AArch64ISD..URHADD">URHADD</dfn>,</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <i>// Absolute difference</i></td></tr>
<tr><th id="231">231</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UABD" title='llvm::AArch64ISD::UABD' data-ref="llvm::AArch64ISD::UABD" data-ref-filename="llvm..AArch64ISD..UABD">UABD</dfn>,</td></tr>
<tr><th id="232">232</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SABD" title='llvm::AArch64ISD::SABD' data-ref="llvm::AArch64ISD::SABD" data-ref-filename="llvm..AArch64ISD..SABD">SABD</dfn>,</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i>// Vector across-lanes min/max</i></td></tr>
<tr><th id="235">235</th><td><i>  // Only the lower result lane is defined.</i></td></tr>
<tr><th id="236">236</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SMINV" title='llvm::AArch64ISD::SMINV' data-ref="llvm::AArch64ISD::SMINV" data-ref-filename="llvm..AArch64ISD..SMINV">SMINV</dfn>,</td></tr>
<tr><th id="237">237</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UMINV" title='llvm::AArch64ISD::UMINV' data-ref="llvm::AArch64ISD::UMINV" data-ref-filename="llvm..AArch64ISD..UMINV">UMINV</dfn>,</td></tr>
<tr><th id="238">238</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SMAXV" title='llvm::AArch64ISD::SMAXV' data-ref="llvm::AArch64ISD::SMAXV" data-ref-filename="llvm..AArch64ISD..SMAXV">SMAXV</dfn>,</td></tr>
<tr><th id="239">239</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UMAXV" title='llvm::AArch64ISD::UMAXV' data-ref="llvm::AArch64ISD::UMAXV" data-ref-filename="llvm..AArch64ISD..UMAXV">UMAXV</dfn>,</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SADDV_PRED" title='llvm::AArch64ISD::SADDV_PRED' data-ref="llvm::AArch64ISD::SADDV_PRED" data-ref-filename="llvm..AArch64ISD..SADDV_PRED">SADDV_PRED</dfn>,</td></tr>
<tr><th id="242">242</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UADDV_PRED" title='llvm::AArch64ISD::UADDV_PRED' data-ref="llvm::AArch64ISD::UADDV_PRED" data-ref-filename="llvm..AArch64ISD..UADDV_PRED">UADDV_PRED</dfn>,</td></tr>
<tr><th id="243">243</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SMAXV_PRED" title='llvm::AArch64ISD::SMAXV_PRED' data-ref="llvm::AArch64ISD::SMAXV_PRED" data-ref-filename="llvm..AArch64ISD..SMAXV_PRED">SMAXV_PRED</dfn>,</td></tr>
<tr><th id="244">244</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UMAXV_PRED" title='llvm::AArch64ISD::UMAXV_PRED' data-ref="llvm::AArch64ISD::UMAXV_PRED" data-ref-filename="llvm..AArch64ISD..UMAXV_PRED">UMAXV_PRED</dfn>,</td></tr>
<tr><th id="245">245</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SMINV_PRED" title='llvm::AArch64ISD::SMINV_PRED' data-ref="llvm::AArch64ISD::SMINV_PRED" data-ref-filename="llvm..AArch64ISD..SMINV_PRED">SMINV_PRED</dfn>,</td></tr>
<tr><th id="246">246</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UMINV_PRED" title='llvm::AArch64ISD::UMINV_PRED' data-ref="llvm::AArch64ISD::UMINV_PRED" data-ref-filename="llvm..AArch64ISD..UMINV_PRED">UMINV_PRED</dfn>,</td></tr>
<tr><th id="247">247</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ORV_PRED" title='llvm::AArch64ISD::ORV_PRED' data-ref="llvm::AArch64ISD::ORV_PRED" data-ref-filename="llvm..AArch64ISD..ORV_PRED">ORV_PRED</dfn>,</td></tr>
<tr><th id="248">248</th><td>  <dfn class="enum" id="llvm::AArch64ISD::EORV_PRED" title='llvm::AArch64ISD::EORV_PRED' data-ref="llvm::AArch64ISD::EORV_PRED" data-ref-filename="llvm..AArch64ISD..EORV_PRED">EORV_PRED</dfn>,</td></tr>
<tr><th id="249">249</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ANDV_PRED" title='llvm::AArch64ISD::ANDV_PRED' data-ref="llvm::AArch64ISD::ANDV_PRED" data-ref-filename="llvm..AArch64ISD..ANDV_PRED">ANDV_PRED</dfn>,</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i>// Vector bitwise insertion</i></td></tr>
<tr><th id="252">252</th><td>  <dfn class="enum" id="llvm::AArch64ISD::BIT" title='llvm::AArch64ISD::BIT' data-ref="llvm::AArch64ISD::BIT" data-ref-filename="llvm..AArch64ISD..BIT">BIT</dfn>,</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i>// Compare-and-branch</i></td></tr>
<tr><th id="255">255</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CBZ" title='llvm::AArch64ISD::CBZ' data-ref="llvm::AArch64ISD::CBZ" data-ref-filename="llvm..AArch64ISD..CBZ">CBZ</dfn>,</td></tr>
<tr><th id="256">256</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CBNZ" title='llvm::AArch64ISD::CBNZ' data-ref="llvm::AArch64ISD::CBNZ" data-ref-filename="llvm..AArch64ISD..CBNZ">CBNZ</dfn>,</td></tr>
<tr><th id="257">257</th><td>  <dfn class="enum" id="llvm::AArch64ISD::TBZ" title='llvm::AArch64ISD::TBZ' data-ref="llvm::AArch64ISD::TBZ" data-ref-filename="llvm..AArch64ISD..TBZ">TBZ</dfn>,</td></tr>
<tr><th id="258">258</th><td>  <dfn class="enum" id="llvm::AArch64ISD::TBNZ" title='llvm::AArch64ISD::TBNZ' data-ref="llvm::AArch64ISD::TBNZ" data-ref-filename="llvm..AArch64ISD..TBNZ">TBNZ</dfn>,</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i>// Tail calls</i></td></tr>
<tr><th id="261">261</th><td>  <dfn class="enum" id="llvm::AArch64ISD::TC_RETURN" title='llvm::AArch64ISD::TC_RETURN' data-ref="llvm::AArch64ISD::TC_RETURN" data-ref-filename="llvm..AArch64ISD..TC_RETURN">TC_RETURN</dfn>,</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i>// Custom prefetch handling</i></td></tr>
<tr><th id="264">264</th><td>  <dfn class="enum" id="llvm::AArch64ISD::PREFETCH" title='llvm::AArch64ISD::PREFETCH' data-ref="llvm::AArch64ISD::PREFETCH" data-ref-filename="llvm..AArch64ISD..PREFETCH">PREFETCH</dfn>,</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <i>// {s|u}int to FP within a FP register.</i></td></tr>
<tr><th id="267">267</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SITOF" title='llvm::AArch64ISD::SITOF' data-ref="llvm::AArch64ISD::SITOF" data-ref-filename="llvm..AArch64ISD..SITOF">SITOF</dfn>,</td></tr>
<tr><th id="268">268</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UITOF" title='llvm::AArch64ISD::UITOF' data-ref="llvm::AArch64ISD::UITOF" data-ref-filename="llvm..AArch64ISD..UITOF">UITOF</dfn>,</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i class="doc">/// Natural vector cast. ISD::BITCAST is not natural in the big-endian</i></td></tr>
<tr><th id="271">271</th><td><i class="doc">  /// world w.r.t vectors; which causes additional REV instructions to be</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">  /// generated to compensate for the byte-swapping. But sometimes we do</i></td></tr>
<tr><th id="273">273</th><td><i class="doc">  /// need to re-interpret the data in SIMD vector registers in big-endian</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">  /// mode without emitting such REV instructions.</i></td></tr>
<tr><th id="275">275</th><td>  <dfn class="enum" id="llvm::AArch64ISD::NVCAST" title='llvm::AArch64ISD::NVCAST' data-ref="llvm::AArch64ISD::NVCAST" data-ref-filename="llvm..AArch64ISD..NVCAST">NVCAST</dfn>,</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SMULL" title='llvm::AArch64ISD::SMULL' data-ref="llvm::AArch64ISD::SMULL" data-ref-filename="llvm..AArch64ISD..SMULL">SMULL</dfn>,</td></tr>
<tr><th id="278">278</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UMULL" title='llvm::AArch64ISD::UMULL' data-ref="llvm::AArch64ISD::UMULL" data-ref-filename="llvm..AArch64ISD..UMULL">UMULL</dfn>,</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i>// Reciprocal estimates and steps.</i></td></tr>
<tr><th id="281">281</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FRECPE" title='llvm::AArch64ISD::FRECPE' data-ref="llvm::AArch64ISD::FRECPE" data-ref-filename="llvm..AArch64ISD..FRECPE">FRECPE</dfn>,</td></tr>
<tr><th id="282">282</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FRECPS" title='llvm::AArch64ISD::FRECPS' data-ref="llvm::AArch64ISD::FRECPS" data-ref-filename="llvm..AArch64ISD..FRECPS">FRECPS</dfn>,</td></tr>
<tr><th id="283">283</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FRSQRTE" title='llvm::AArch64ISD::FRSQRTE' data-ref="llvm::AArch64ISD::FRSQRTE" data-ref-filename="llvm..AArch64ISD..FRSQRTE">FRSQRTE</dfn>,</td></tr>
<tr><th id="284">284</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FRSQRTS" title='llvm::AArch64ISD::FRSQRTS' data-ref="llvm::AArch64ISD::FRSQRTS" data-ref-filename="llvm..AArch64ISD..FRSQRTS">FRSQRTS</dfn>,</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SUNPKHI" title='llvm::AArch64ISD::SUNPKHI' data-ref="llvm::AArch64ISD::SUNPKHI" data-ref-filename="llvm..AArch64ISD..SUNPKHI">SUNPKHI</dfn>,</td></tr>
<tr><th id="287">287</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SUNPKLO" title='llvm::AArch64ISD::SUNPKLO' data-ref="llvm::AArch64ISD::SUNPKLO" data-ref-filename="llvm..AArch64ISD..SUNPKLO">SUNPKLO</dfn>,</td></tr>
<tr><th id="288">288</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UUNPKHI" title='llvm::AArch64ISD::UUNPKHI' data-ref="llvm::AArch64ISD::UUNPKHI" data-ref-filename="llvm..AArch64ISD..UUNPKHI">UUNPKHI</dfn>,</td></tr>
<tr><th id="289">289</th><td>  <dfn class="enum" id="llvm::AArch64ISD::UUNPKLO" title='llvm::AArch64ISD::UUNPKLO' data-ref="llvm::AArch64ISD::UUNPKLO" data-ref-filename="llvm..AArch64ISD..UUNPKLO">UUNPKLO</dfn>,</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CLASTA_N" title='llvm::AArch64ISD::CLASTA_N' data-ref="llvm::AArch64ISD::CLASTA_N" data-ref-filename="llvm..AArch64ISD..CLASTA_N">CLASTA_N</dfn>,</td></tr>
<tr><th id="292">292</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CLASTB_N" title='llvm::AArch64ISD::CLASTB_N' data-ref="llvm::AArch64ISD::CLASTB_N" data-ref-filename="llvm..AArch64ISD..CLASTB_N">CLASTB_N</dfn>,</td></tr>
<tr><th id="293">293</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LASTA" title='llvm::AArch64ISD::LASTA' data-ref="llvm::AArch64ISD::LASTA" data-ref-filename="llvm..AArch64ISD..LASTA">LASTA</dfn>,</td></tr>
<tr><th id="294">294</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LASTB" title='llvm::AArch64ISD::LASTB' data-ref="llvm::AArch64ISD::LASTB" data-ref-filename="llvm..AArch64ISD..LASTB">LASTB</dfn>,</td></tr>
<tr><th id="295">295</th><td>  <dfn class="enum" id="llvm::AArch64ISD::REV" title='llvm::AArch64ISD::REV' data-ref="llvm::AArch64ISD::REV" data-ref-filename="llvm..AArch64ISD..REV">REV</dfn>,</td></tr>
<tr><th id="296">296</th><td>  <dfn class="enum" id="llvm::AArch64ISD::TBL" title='llvm::AArch64ISD::TBL' data-ref="llvm::AArch64ISD::TBL" data-ref-filename="llvm..AArch64ISD..TBL">TBL</dfn>,</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <i>// Floating-point reductions.</i></td></tr>
<tr><th id="299">299</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FADDA_PRED" title='llvm::AArch64ISD::FADDA_PRED' data-ref="llvm::AArch64ISD::FADDA_PRED" data-ref-filename="llvm..AArch64ISD..FADDA_PRED">FADDA_PRED</dfn>,</td></tr>
<tr><th id="300">300</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FADDV_PRED" title='llvm::AArch64ISD::FADDV_PRED' data-ref="llvm::AArch64ISD::FADDV_PRED" data-ref-filename="llvm..AArch64ISD..FADDV_PRED">FADDV_PRED</dfn>,</td></tr>
<tr><th id="301">301</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FMAXV_PRED" title='llvm::AArch64ISD::FMAXV_PRED' data-ref="llvm::AArch64ISD::FMAXV_PRED" data-ref-filename="llvm..AArch64ISD..FMAXV_PRED">FMAXV_PRED</dfn>,</td></tr>
<tr><th id="302">302</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FMAXNMV_PRED" title='llvm::AArch64ISD::FMAXNMV_PRED' data-ref="llvm::AArch64ISD::FMAXNMV_PRED" data-ref-filename="llvm..AArch64ISD..FMAXNMV_PRED">FMAXNMV_PRED</dfn>,</td></tr>
<tr><th id="303">303</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FMINV_PRED" title='llvm::AArch64ISD::FMINV_PRED' data-ref="llvm::AArch64ISD::FMINV_PRED" data-ref-filename="llvm..AArch64ISD..FMINV_PRED">FMINV_PRED</dfn>,</td></tr>
<tr><th id="304">304</th><td>  <dfn class="enum" id="llvm::AArch64ISD::FMINNMV_PRED" title='llvm::AArch64ISD::FMINNMV_PRED' data-ref="llvm::AArch64ISD::FMINNMV_PRED" data-ref-filename="llvm..AArch64ISD..FMINNMV_PRED">FMINNMV_PRED</dfn>,</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <dfn class="enum" id="llvm::AArch64ISD::INSR" title='llvm::AArch64ISD::INSR' data-ref="llvm::AArch64ISD::INSR" data-ref-filename="llvm..AArch64ISD..INSR">INSR</dfn>,</td></tr>
<tr><th id="307">307</th><td>  <dfn class="enum" id="llvm::AArch64ISD::PTEST" title='llvm::AArch64ISD::PTEST' data-ref="llvm::AArch64ISD::PTEST" data-ref-filename="llvm..AArch64ISD..PTEST">PTEST</dfn>,</td></tr>
<tr><th id="308">308</th><td>  <dfn class="enum" id="llvm::AArch64ISD::PTRUE" title='llvm::AArch64ISD::PTRUE' data-ref="llvm::AArch64ISD::PTRUE" data-ref-filename="llvm..AArch64ISD..PTRUE">PTRUE</dfn>,</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <dfn class="enum" id="llvm::AArch64ISD::BITREVERSE_MERGE_PASSTHRU" title='llvm::AArch64ISD::BITREVERSE_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::BITREVERSE_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..BITREVERSE_MERGE_PASSTHRU">BITREVERSE_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="311">311</th><td>  <dfn class="enum" id="llvm::AArch64ISD::BSWAP_MERGE_PASSTHRU" title='llvm::AArch64ISD::BSWAP_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::BSWAP_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..BSWAP_MERGE_PASSTHRU">BSWAP_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="312">312</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CTLZ_MERGE_PASSTHRU" title='llvm::AArch64ISD::CTLZ_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::CTLZ_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..CTLZ_MERGE_PASSTHRU">CTLZ_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="313">313</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CTPOP_MERGE_PASSTHRU" title='llvm::AArch64ISD::CTPOP_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::CTPOP_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..CTPOP_MERGE_PASSTHRU">CTPOP_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="314">314</th><td>  <dfn class="enum" id="llvm::AArch64ISD::DUP_MERGE_PASSTHRU" title='llvm::AArch64ISD::DUP_MERGE_PASSTHRU' data-ref="llvm::AArch64ISD::DUP_MERGE_PASSTHRU" data-ref-filename="llvm..AArch64ISD..DUP_MERGE_PASSTHRU">DUP_MERGE_PASSTHRU</dfn>,</td></tr>
<tr><th id="315">315</th><td>  <dfn class="enum" id="llvm::AArch64ISD::INDEX_VECTOR" title='llvm::AArch64ISD::INDEX_VECTOR' data-ref="llvm::AArch64ISD::INDEX_VECTOR" data-ref-filename="llvm..AArch64ISD..INDEX_VECTOR">INDEX_VECTOR</dfn>,</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i>// Cast between vectors of the same element type but differ in length.</i></td></tr>
<tr><th id="318">318</th><td>  <dfn class="enum" id="llvm::AArch64ISD::REINTERPRET_CAST" title='llvm::AArch64ISD::REINTERPRET_CAST' data-ref="llvm::AArch64ISD::REINTERPRET_CAST" data-ref-filename="llvm..AArch64ISD..REINTERPRET_CAST">REINTERPRET_CAST</dfn>,</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD1_MERGE_ZERO" title='llvm::AArch64ISD::LD1_MERGE_ZERO' data-ref="llvm::AArch64ISD::LD1_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..LD1_MERGE_ZERO">LD1_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="321">321</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD1S_MERGE_ZERO" title='llvm::AArch64ISD::LD1S_MERGE_ZERO' data-ref="llvm::AArch64ISD::LD1S_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..LD1S_MERGE_ZERO">LD1S_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="322">322</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LDNF1_MERGE_ZERO" title='llvm::AArch64ISD::LDNF1_MERGE_ZERO' data-ref="llvm::AArch64ISD::LDNF1_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..LDNF1_MERGE_ZERO">LDNF1_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="323">323</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LDNF1S_MERGE_ZERO" title='llvm::AArch64ISD::LDNF1S_MERGE_ZERO' data-ref="llvm::AArch64ISD::LDNF1S_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..LDNF1S_MERGE_ZERO">LDNF1S_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="324">324</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LDFF1_MERGE_ZERO" title='llvm::AArch64ISD::LDFF1_MERGE_ZERO' data-ref="llvm::AArch64ISD::LDFF1_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..LDFF1_MERGE_ZERO">LDFF1_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="325">325</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LDFF1S_MERGE_ZERO" title='llvm::AArch64ISD::LDFF1S_MERGE_ZERO' data-ref="llvm::AArch64ISD::LDFF1S_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..LDFF1S_MERGE_ZERO">LDFF1S_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="326">326</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD1RQ_MERGE_ZERO" title='llvm::AArch64ISD::LD1RQ_MERGE_ZERO' data-ref="llvm::AArch64ISD::LD1RQ_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..LD1RQ_MERGE_ZERO">LD1RQ_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="327">327</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD1RO_MERGE_ZERO" title='llvm::AArch64ISD::LD1RO_MERGE_ZERO' data-ref="llvm::AArch64ISD::LD1RO_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..LD1RO_MERGE_ZERO">LD1RO_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <i>// Structured loads.</i></td></tr>
<tr><th id="330">330</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SVE_LD2_MERGE_ZERO" title='llvm::AArch64ISD::SVE_LD2_MERGE_ZERO' data-ref="llvm::AArch64ISD::SVE_LD2_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..SVE_LD2_MERGE_ZERO">SVE_LD2_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="331">331</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SVE_LD3_MERGE_ZERO" title='llvm::AArch64ISD::SVE_LD3_MERGE_ZERO' data-ref="llvm::AArch64ISD::SVE_LD3_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..SVE_LD3_MERGE_ZERO">SVE_LD3_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="332">332</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SVE_LD4_MERGE_ZERO" title='llvm::AArch64ISD::SVE_LD4_MERGE_ZERO' data-ref="llvm::AArch64ISD::SVE_LD4_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..SVE_LD4_MERGE_ZERO">SVE_LD4_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <i>// Unsigned gather loads.</i></td></tr>
<tr><th id="335">335</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1_MERGE_ZERO" title='llvm::AArch64ISD::GLD1_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1_MERGE_ZERO">GLD1_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="336">336</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1_SCALED_MERGE_ZERO">GLD1_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="337">337</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO" title='llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1_UXTW_MERGE_ZERO">GLD1_UXTW_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="338">338</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO" title='llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1_SXTW_MERGE_ZERO">GLD1_SXTW_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="339">339</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1_UXTW_SCALED_MERGE_ZERO">GLD1_UXTW_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="340">340</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1_SXTW_SCALED_MERGE_ZERO">GLD1_SXTW_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="341">341</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO" title='llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1_IMM_MERGE_ZERO">GLD1_IMM_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <i>// Signed gather loads</i></td></tr>
<tr><th id="344">344</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1S_MERGE_ZERO" title='llvm::AArch64ISD::GLD1S_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1S_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1S_MERGE_ZERO">GLD1S_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="345">345</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1S_SCALED_MERGE_ZERO">GLD1S_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="346">346</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO" title='llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1S_UXTW_MERGE_ZERO">GLD1S_UXTW_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="347">347</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO" title='llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1S_SXTW_MERGE_ZERO">GLD1S_SXTW_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="348">348</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1S_UXTW_SCALED_MERGE_ZERO">GLD1S_UXTW_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="349">349</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1S_SXTW_SCALED_MERGE_ZERO">GLD1S_SXTW_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="350">350</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO" title='llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLD1S_IMM_MERGE_ZERO">GLD1S_IMM_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i>// Unsigned gather loads.</i></td></tr>
<tr><th id="353">353</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1_MERGE_ZERO">GLDFF1_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="354">354</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1_SCALED_MERGE_ZERO">GLDFF1_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="355">355</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1_UXTW_MERGE_ZERO">GLDFF1_UXTW_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="356">356</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1_SXTW_MERGE_ZERO">GLDFF1_SXTW_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="357">357</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1_UXTW_SCALED_MERGE_ZERO">GLDFF1_UXTW_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="358">358</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1_SXTW_SCALED_MERGE_ZERO">GLDFF1_SXTW_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="359">359</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1_IMM_MERGE_ZERO">GLDFF1_IMM_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i>// Signed gather loads.</i></td></tr>
<tr><th id="362">362</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1S_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1S_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1S_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1S_MERGE_ZERO">GLDFF1S_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="363">363</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1S_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1S_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1S_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1S_SCALED_MERGE_ZERO">GLDFF1S_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="364">364</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1S_UXTW_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1S_UXTW_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1S_UXTW_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1S_UXTW_MERGE_ZERO">GLDFF1S_UXTW_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="365">365</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1S_SXTW_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1S_SXTW_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1S_SXTW_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1S_SXTW_MERGE_ZERO">GLDFF1S_SXTW_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="366">366</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1S_UXTW_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1S_UXTW_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1S_UXTW_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1S_UXTW_SCALED_MERGE_ZERO">GLDFF1S_UXTW_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="367">367</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1S_SXTW_SCALED_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1S_SXTW_SCALED_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1S_SXTW_SCALED_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1S_SXTW_SCALED_MERGE_ZERO">GLDFF1S_SXTW_SCALED_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="368">368</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDFF1S_IMM_MERGE_ZERO" title='llvm::AArch64ISD::GLDFF1S_IMM_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDFF1S_IMM_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDFF1S_IMM_MERGE_ZERO">GLDFF1S_IMM_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <i>// Non-temporal gather loads</i></td></tr>
<tr><th id="371">371</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDNT1_MERGE_ZERO" title='llvm::AArch64ISD::GLDNT1_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDNT1_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDNT1_MERGE_ZERO">GLDNT1_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="372">372</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDNT1_INDEX_MERGE_ZERO" title='llvm::AArch64ISD::GLDNT1_INDEX_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDNT1_INDEX_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDNT1_INDEX_MERGE_ZERO">GLDNT1_INDEX_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="373">373</th><td>  <dfn class="enum" id="llvm::AArch64ISD::GLDNT1S_MERGE_ZERO" title='llvm::AArch64ISD::GLDNT1S_MERGE_ZERO' data-ref="llvm::AArch64ISD::GLDNT1S_MERGE_ZERO" data-ref-filename="llvm..AArch64ISD..GLDNT1S_MERGE_ZERO">GLDNT1S_MERGE_ZERO</dfn>,</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i>// Contiguous masked store.</i></td></tr>
<tr><th id="376">376</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST1_PRED" title='llvm::AArch64ISD::ST1_PRED' data-ref="llvm::AArch64ISD::ST1_PRED" data-ref-filename="llvm..AArch64ISD..ST1_PRED">ST1_PRED</dfn>,</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <i>// Scatter store</i></td></tr>
<tr><th id="379">379</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SST1_PRED" title='llvm::AArch64ISD::SST1_PRED' data-ref="llvm::AArch64ISD::SST1_PRED" data-ref-filename="llvm..AArch64ISD..SST1_PRED">SST1_PRED</dfn>,</td></tr>
<tr><th id="380">380</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SST1_SCALED_PRED" title='llvm::AArch64ISD::SST1_SCALED_PRED' data-ref="llvm::AArch64ISD::SST1_SCALED_PRED" data-ref-filename="llvm..AArch64ISD..SST1_SCALED_PRED">SST1_SCALED_PRED</dfn>,</td></tr>
<tr><th id="381">381</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SST1_UXTW_PRED" title='llvm::AArch64ISD::SST1_UXTW_PRED' data-ref="llvm::AArch64ISD::SST1_UXTW_PRED" data-ref-filename="llvm..AArch64ISD..SST1_UXTW_PRED">SST1_UXTW_PRED</dfn>,</td></tr>
<tr><th id="382">382</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SST1_SXTW_PRED" title='llvm::AArch64ISD::SST1_SXTW_PRED' data-ref="llvm::AArch64ISD::SST1_SXTW_PRED" data-ref-filename="llvm..AArch64ISD..SST1_SXTW_PRED">SST1_SXTW_PRED</dfn>,</td></tr>
<tr><th id="383">383</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SST1_UXTW_SCALED_PRED" title='llvm::AArch64ISD::SST1_UXTW_SCALED_PRED' data-ref="llvm::AArch64ISD::SST1_UXTW_SCALED_PRED" data-ref-filename="llvm..AArch64ISD..SST1_UXTW_SCALED_PRED">SST1_UXTW_SCALED_PRED</dfn>,</td></tr>
<tr><th id="384">384</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SST1_SXTW_SCALED_PRED" title='llvm::AArch64ISD::SST1_SXTW_SCALED_PRED' data-ref="llvm::AArch64ISD::SST1_SXTW_SCALED_PRED" data-ref-filename="llvm..AArch64ISD..SST1_SXTW_SCALED_PRED">SST1_SXTW_SCALED_PRED</dfn>,</td></tr>
<tr><th id="385">385</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SST1_IMM_PRED" title='llvm::AArch64ISD::SST1_IMM_PRED' data-ref="llvm::AArch64ISD::SST1_IMM_PRED" data-ref-filename="llvm..AArch64ISD..SST1_IMM_PRED">SST1_IMM_PRED</dfn>,</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <i>// Non-temporal scatter store</i></td></tr>
<tr><th id="388">388</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SSTNT1_PRED" title='llvm::AArch64ISD::SSTNT1_PRED' data-ref="llvm::AArch64ISD::SSTNT1_PRED" data-ref-filename="llvm..AArch64ISD..SSTNT1_PRED">SSTNT1_PRED</dfn>,</td></tr>
<tr><th id="389">389</th><td>  <dfn class="enum" id="llvm::AArch64ISD::SSTNT1_INDEX_PRED" title='llvm::AArch64ISD::SSTNT1_INDEX_PRED' data-ref="llvm::AArch64ISD::SSTNT1_INDEX_PRED" data-ref-filename="llvm..AArch64ISD..SSTNT1_INDEX_PRED">SSTNT1_INDEX_PRED</dfn>,</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <i>// Strict (exception-raising) floating point comparison</i></td></tr>
<tr><th id="392">392</th><td>  <dfn class="enum" id="llvm::AArch64ISD::STRICT_FCMP" title='llvm::AArch64ISD::STRICT_FCMP' data-ref="llvm::AArch64ISD::STRICT_FCMP" data-ref-filename="llvm..AArch64ISD..STRICT_FCMP">STRICT_FCMP</dfn> = <span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FIRST_TARGET_STRICTFP_OPCODE" title='llvm::ISD::FIRST_TARGET_STRICTFP_OPCODE' data-ref="llvm::ISD::FIRST_TARGET_STRICTFP_OPCODE" data-ref-filename="llvm..ISD..FIRST_TARGET_STRICTFP_OPCODE">FIRST_TARGET_STRICTFP_OPCODE</a>,</td></tr>
<tr><th id="393">393</th><td>  <dfn class="enum" id="llvm::AArch64ISD::STRICT_FCMPE" title='llvm::AArch64ISD::STRICT_FCMPE' data-ref="llvm::AArch64ISD::STRICT_FCMPE" data-ref-filename="llvm..AArch64ISD..STRICT_FCMPE">STRICT_FCMPE</dfn>,</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <i>// NEON Load/Store with post-increment base updates</i></td></tr>
<tr><th id="396">396</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD2post" title='llvm::AArch64ISD::LD2post' data-ref="llvm::AArch64ISD::LD2post" data-ref-filename="llvm..AArch64ISD..LD2post">LD2post</dfn> = <span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FIRST_TARGET_MEMORY_OPCODE" title='llvm::ISD::FIRST_TARGET_MEMORY_OPCODE' data-ref="llvm::ISD::FIRST_TARGET_MEMORY_OPCODE" data-ref-filename="llvm..ISD..FIRST_TARGET_MEMORY_OPCODE">FIRST_TARGET_MEMORY_OPCODE</a>,</td></tr>
<tr><th id="397">397</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD3post" title='llvm::AArch64ISD::LD3post' data-ref="llvm::AArch64ISD::LD3post" data-ref-filename="llvm..AArch64ISD..LD3post">LD3post</dfn>,</td></tr>
<tr><th id="398">398</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD4post" title='llvm::AArch64ISD::LD4post' data-ref="llvm::AArch64ISD::LD4post" data-ref-filename="llvm..AArch64ISD..LD4post">LD4post</dfn>,</td></tr>
<tr><th id="399">399</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST2post" title='llvm::AArch64ISD::ST2post' data-ref="llvm::AArch64ISD::ST2post" data-ref-filename="llvm..AArch64ISD..ST2post">ST2post</dfn>,</td></tr>
<tr><th id="400">400</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST3post" title='llvm::AArch64ISD::ST3post' data-ref="llvm::AArch64ISD::ST3post" data-ref-filename="llvm..AArch64ISD..ST3post">ST3post</dfn>,</td></tr>
<tr><th id="401">401</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST4post" title='llvm::AArch64ISD::ST4post' data-ref="llvm::AArch64ISD::ST4post" data-ref-filename="llvm..AArch64ISD..ST4post">ST4post</dfn>,</td></tr>
<tr><th id="402">402</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD1x2post" title='llvm::AArch64ISD::LD1x2post' data-ref="llvm::AArch64ISD::LD1x2post" data-ref-filename="llvm..AArch64ISD..LD1x2post">LD1x2post</dfn>,</td></tr>
<tr><th id="403">403</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD1x3post" title='llvm::AArch64ISD::LD1x3post' data-ref="llvm::AArch64ISD::LD1x3post" data-ref-filename="llvm..AArch64ISD..LD1x3post">LD1x3post</dfn>,</td></tr>
<tr><th id="404">404</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD1x4post" title='llvm::AArch64ISD::LD1x4post' data-ref="llvm::AArch64ISD::LD1x4post" data-ref-filename="llvm..AArch64ISD..LD1x4post">LD1x4post</dfn>,</td></tr>
<tr><th id="405">405</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST1x2post" title='llvm::AArch64ISD::ST1x2post' data-ref="llvm::AArch64ISD::ST1x2post" data-ref-filename="llvm..AArch64ISD..ST1x2post">ST1x2post</dfn>,</td></tr>
<tr><th id="406">406</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST1x3post" title='llvm::AArch64ISD::ST1x3post' data-ref="llvm::AArch64ISD::ST1x3post" data-ref-filename="llvm..AArch64ISD..ST1x3post">ST1x3post</dfn>,</td></tr>
<tr><th id="407">407</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST1x4post" title='llvm::AArch64ISD::ST1x4post' data-ref="llvm::AArch64ISD::ST1x4post" data-ref-filename="llvm..AArch64ISD..ST1x4post">ST1x4post</dfn>,</td></tr>
<tr><th id="408">408</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD1DUPpost" title='llvm::AArch64ISD::LD1DUPpost' data-ref="llvm::AArch64ISD::LD1DUPpost" data-ref-filename="llvm..AArch64ISD..LD1DUPpost">LD1DUPpost</dfn>,</td></tr>
<tr><th id="409">409</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD2DUPpost" title='llvm::AArch64ISD::LD2DUPpost' data-ref="llvm::AArch64ISD::LD2DUPpost" data-ref-filename="llvm..AArch64ISD..LD2DUPpost">LD2DUPpost</dfn>,</td></tr>
<tr><th id="410">410</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD3DUPpost" title='llvm::AArch64ISD::LD3DUPpost' data-ref="llvm::AArch64ISD::LD3DUPpost" data-ref-filename="llvm..AArch64ISD..LD3DUPpost">LD3DUPpost</dfn>,</td></tr>
<tr><th id="411">411</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD4DUPpost" title='llvm::AArch64ISD::LD4DUPpost' data-ref="llvm::AArch64ISD::LD4DUPpost" data-ref-filename="llvm..AArch64ISD..LD4DUPpost">LD4DUPpost</dfn>,</td></tr>
<tr><th id="412">412</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD1LANEpost" title='llvm::AArch64ISD::LD1LANEpost' data-ref="llvm::AArch64ISD::LD1LANEpost" data-ref-filename="llvm..AArch64ISD..LD1LANEpost">LD1LANEpost</dfn>,</td></tr>
<tr><th id="413">413</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD2LANEpost" title='llvm::AArch64ISD::LD2LANEpost' data-ref="llvm::AArch64ISD::LD2LANEpost" data-ref-filename="llvm..AArch64ISD..LD2LANEpost">LD2LANEpost</dfn>,</td></tr>
<tr><th id="414">414</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD3LANEpost" title='llvm::AArch64ISD::LD3LANEpost' data-ref="llvm::AArch64ISD::LD3LANEpost" data-ref-filename="llvm..AArch64ISD..LD3LANEpost">LD3LANEpost</dfn>,</td></tr>
<tr><th id="415">415</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LD4LANEpost" title='llvm::AArch64ISD::LD4LANEpost' data-ref="llvm::AArch64ISD::LD4LANEpost" data-ref-filename="llvm..AArch64ISD..LD4LANEpost">LD4LANEpost</dfn>,</td></tr>
<tr><th id="416">416</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST2LANEpost" title='llvm::AArch64ISD::ST2LANEpost' data-ref="llvm::AArch64ISD::ST2LANEpost" data-ref-filename="llvm..AArch64ISD..ST2LANEpost">ST2LANEpost</dfn>,</td></tr>
<tr><th id="417">417</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST3LANEpost" title='llvm::AArch64ISD::ST3LANEpost' data-ref="llvm::AArch64ISD::ST3LANEpost" data-ref-filename="llvm..AArch64ISD..ST3LANEpost">ST3LANEpost</dfn>,</td></tr>
<tr><th id="418">418</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST4LANEpost" title='llvm::AArch64ISD::ST4LANEpost' data-ref="llvm::AArch64ISD::ST4LANEpost" data-ref-filename="llvm..AArch64ISD..ST4LANEpost">ST4LANEpost</dfn>,</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <dfn class="enum" id="llvm::AArch64ISD::STG" title='llvm::AArch64ISD::STG' data-ref="llvm::AArch64ISD::STG" data-ref-filename="llvm..AArch64ISD..STG">STG</dfn>,</td></tr>
<tr><th id="421">421</th><td>  <dfn class="enum" id="llvm::AArch64ISD::STZG" title='llvm::AArch64ISD::STZG' data-ref="llvm::AArch64ISD::STZG" data-ref-filename="llvm..AArch64ISD..STZG">STZG</dfn>,</td></tr>
<tr><th id="422">422</th><td>  <dfn class="enum" id="llvm::AArch64ISD::ST2G" title='llvm::AArch64ISD::ST2G' data-ref="llvm::AArch64ISD::ST2G" data-ref-filename="llvm..AArch64ISD..ST2G">ST2G</dfn>,</td></tr>
<tr><th id="423">423</th><td>  <dfn class="enum" id="llvm::AArch64ISD::STZ2G" title='llvm::AArch64ISD::STZ2G' data-ref="llvm::AArch64ISD::STZ2G" data-ref-filename="llvm..AArch64ISD..STZ2G">STZ2G</dfn>,</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <dfn class="enum" id="llvm::AArch64ISD::LDP" title='llvm::AArch64ISD::LDP' data-ref="llvm::AArch64ISD::LDP" data-ref-filename="llvm..AArch64ISD..LDP">LDP</dfn>,</td></tr>
<tr><th id="426">426</th><td>  <dfn class="enum" id="llvm::AArch64ISD::STP" title='llvm::AArch64ISD::STP' data-ref="llvm::AArch64ISD::STP" data-ref-filename="llvm..AArch64ISD..STP">STP</dfn>,</td></tr>
<tr><th id="427">427</th><td>  <dfn class="enum" id="llvm::AArch64ISD::STNP" title='llvm::AArch64ISD::STNP' data-ref="llvm::AArch64ISD::STNP" data-ref-filename="llvm..AArch64ISD..STNP">STNP</dfn>,</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <i>// Pseudo for a OBJC call that gets emitted together with a special `mov</i></td></tr>
<tr><th id="430">430</th><td><i>  // x29, x29` marker instruction.</i></td></tr>
<tr><th id="431">431</th><td>  <dfn class="enum" id="llvm::AArch64ISD::CALL_RVMARKER" title='llvm::AArch64ISD::CALL_RVMARKER' data-ref="llvm::AArch64ISD::CALL_RVMARKER" data-ref-filename="llvm..AArch64ISD..CALL_RVMARKER">CALL_RVMARKER</dfn></td></tr>
<tr><th id="432">432</th><td>};</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>} <i>// end namespace AArch64ISD</i></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><b>namespace</b> {</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><i>// Any instruction that defines a 32-bit result zeros out the high half of the</i></td></tr>
<tr><th id="439">439</th><td><i>// register. Truncate can be lowered to EXTRACT_SUBREG. CopyFromReg may</i></td></tr>
<tr><th id="440">440</th><td><i>// be copying from a truncate. But any other 32-bit operation will zero-extend</i></td></tr>
<tr><th id="441">441</th><td><i>// up to 64 bits. AssertSext/AssertZext aren't saying anything about the upper</i></td></tr>
<tr><th id="442">442</th><td><i>// 32 bits, they're probably just qualifying a CopyFromReg.</i></td></tr>
<tr><th id="443">443</th><td><i>// FIXME: X86 also checks for CMOV here. Do we need something similar?</i></td></tr>
<tr><th id="444">444</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm12_GLOBAL__N_17isDef32ERKNS_6SDNodeE" title='llvm::(anonymous namespace)::isDef32' data-ref="_ZN4llvm12_GLOBAL__N_17isDef32ERKNS_6SDNodeE" data-ref-filename="_ZN4llvm12_GLOBAL__N_17isDef32ERKNS_6SDNodeE">isDef32</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> &amp;<dfn class="local col8 decl" id="368N" title='N' data-type='const llvm::SDNode &amp;' data-ref="368N" data-ref-filename="368N">N</dfn>) {</td></tr>
<tr><th id="445">445</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="369Opc" title='Opc' data-type='unsigned int' data-ref="369Opc" data-ref-filename="369Opc">Opc</dfn> = <a class="local col8 ref" href="#368N" title='N' data-ref="368N" data-ref-filename="368N">N</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="446">446</th><td>  <b>return</b> <a class="local col9 ref" href="#369Opc" title='Opc' data-ref="369Opc" data-ref-filename="369Opc">Opc</a> != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TRUNCATE" title='llvm::ISD::TRUNCATE' data-ref="llvm::ISD::TRUNCATE" data-ref-filename="llvm..ISD..TRUNCATE">TRUNCATE</a> &amp;&amp; <a class="local col9 ref" href="#369Opc" title='Opc' data-ref="369Opc" data-ref-filename="369Opc">Opc</a> != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG" data-ref-filename="llvm..TargetOpcode..EXTRACT_SUBREG">EXTRACT_SUBREG</a> &amp;&amp;</td></tr>
<tr><th id="447">447</th><td>         <a class="local col9 ref" href="#369Opc" title='Opc' data-ref="369Opc" data-ref-filename="369Opc">Opc</a> != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CopyFromReg" title='llvm::ISD::CopyFromReg' data-ref="llvm::ISD::CopyFromReg" data-ref-filename="llvm..ISD..CopyFromReg">CopyFromReg</a> &amp;&amp; <a class="local col9 ref" href="#369Opc" title='Opc' data-ref="369Opc" data-ref-filename="369Opc">Opc</a> != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AssertSext" title='llvm::ISD::AssertSext' data-ref="llvm::ISD::AssertSext" data-ref-filename="llvm..ISD..AssertSext">AssertSext</a> &amp;&amp;</td></tr>
<tr><th id="448">448</th><td>         <a class="local col9 ref" href="#369Opc" title='Opc' data-ref="369Opc" data-ref-filename="369Opc">Opc</a> != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AssertZext" title='llvm::ISD::AssertZext' data-ref="llvm::ISD::AssertZext" data-ref-filename="llvm..ISD..AssertZext">AssertZext</a>;</td></tr>
<tr><th id="449">449</th><td>}</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><b>class</b> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget" id="llvm::AArch64Subtarget">AArch64Subtarget</a>;</td></tr>
<tr><th id="454">454</th><td><b>class</b> <a class="type" href="AArch64.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine" data-ref-filename="llvm..AArch64TargetMachine" id="llvm::AArch64TargetMachine">AArch64TargetMachine</a>;</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><b>class</b> <dfn class="type def" id="llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering" data-ref-filename="llvm..AArch64TargetLowering">AArch64TargetLowering</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a> {</td></tr>
<tr><th id="457">457</th><td><b>public</b>:</td></tr>
<tr><th id="458">458</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE" title='llvm::AArch64TargetLowering::AArch64TargetLowering' data-ref="_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE" data-ref-filename="_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE">AArch64TargetLowering</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" data-ref-filename="llvm..TargetMachine">TargetMachine</a> &amp;<dfn class="local col0 decl" id="370TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="370TM" data-ref-filename="370TM">TM</dfn>,</td></tr>
<tr><th id="459">459</th><td>                                 <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col1 decl" id="371STI" title='STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="371STI" data-ref-filename="371STI">STI</dfn>);</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i class="doc">/// Selects the correct CCAssignFn for a given CallingConvention value.</i></td></tr>
<tr><th id="462">462</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb" title='llvm::AArch64TargetLowering::CCAssignFnForCall' data-ref="_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col2 decl" id="372CC" title='CC' data-type='CallingConv::ID' data-ref="372CC" data-ref-filename="372CC">CC</dfn>, <em>bool</em> <dfn class="local col3 decl" id="373IsVarArg" title='IsVarArg' data-type='bool' data-ref="373IsVarArg" data-ref-filename="373IsVarArg">IsVarArg</dfn>) <em>const</em>;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <i class="doc">/// Selects the correct CCAssignFn for a given CallingConvention value.</i></td></tr>
<tr><th id="465">465</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering19CCAssignFnForReturnEj" title='llvm::AArch64TargetLowering::CCAssignFnForReturn' data-ref="_ZNK4llvm21AArch64TargetLowering19CCAssignFnForReturnEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19CCAssignFnForReturnEj">CCAssignFnForReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col4 decl" id="374CC" title='CC' data-type='CallingConv::ID' data-ref="374CC" data-ref-filename="374CC">CC</dfn>) <em>const</em>;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <i class="doc">/// Determine which of the bits specified in Mask are known to be either zero</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// or one and return them in the KnownZero/KnownOne bitsets.</i></td></tr>
<tr><th id="469">469</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::computeKnownBitsForTargetNode' data-ref="_ZNK4llvm21AArch64TargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj">computeKnownBitsForTargetNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="375Op" title='Op' data-type='const llvm::SDValue' data-ref="375Op" data-ref-filename="375Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits" data-ref-filename="llvm..KnownBits">KnownBits</a> &amp;<dfn class="local col6 decl" id="376Known" title='Known' data-type='llvm::KnownBits &amp;' data-ref="376Known" data-ref-filename="376Known">Known</dfn>,</td></tr>
<tr><th id="470">470</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col7 decl" id="377DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="377DemandedElts" data-ref-filename="377DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="471">471</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="378DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="378DAG" data-ref-filename="378DAG">DAG</dfn>,</td></tr>
<tr><th id="472">472</th><td>                                     <em>unsigned</em> <dfn class="local col9 decl" id="379Depth" title='Depth' data-type='unsigned int' data-ref="379Depth" data-ref-filename="379Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering12getPointerTyERKNS_10DataLayoutEj" title='llvm::AArch64TargetLowering::getPointerTy' data-ref="_ZNK4llvm21AArch64TargetLowering12getPointerTyERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering12getPointerTyERKNS_10DataLayoutEj">getPointerTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col0 decl" id="380DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="380DL" data-ref-filename="380DL">DL</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="381AS" title='AS' data-type='uint32_t' data-ref="381AS" data-ref-filename="381AS">AS</dfn> = <var>0</var>) <em>const</em> override {</td></tr>
<tr><th id="475">475</th><td>    <i>// Returning i64 unconditionally here (i.e. even for ILP32) means that the</i></td></tr>
<tr><th id="476">476</th><td><i>    // *DAG* representation of pointers will always be 64-bits. They will be</i></td></tr>
<tr><th id="477">477</th><td><i>    // truncated and extended when transferred to memory, but the 64-bit DAG</i></td></tr>
<tr><th id="478">478</th><td><i>    // allows us to use AArch64's addressing modes much more easily.</i></td></tr>
<tr><th id="479">479</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT12getIntegerVTEj" title='llvm::MVT::getIntegerVT' data-ref="_ZN4llvm3MVT12getIntegerVTEj" data-ref-filename="_ZN4llvm3MVT12getIntegerVTEj">getIntegerVT</a>(<var>64</var>);</td></tr>
<tr><th id="480">480</th><td>  }</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE" title='llvm::AArch64TargetLowering::targetShrinkDemandedConstant' data-ref="_ZNK4llvm21AArch64TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntES4_RNS_14TargetLowering17TargetLoweringOptE">targetShrinkDemandedConstant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="382Op" title='Op' data-type='llvm::SDValue' data-ref="382Op" data-ref-filename="382Op">Op</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col3 decl" id="383DemandedBits" title='DemandedBits' data-type='const llvm::APInt &amp;' data-ref="383DemandedBits" data-ref-filename="383DemandedBits">DemandedBits</dfn>,</td></tr>
<tr><th id="483">483</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col4 decl" id="384DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="384DemandedElts" data-ref-filename="384DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="484">484</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::TargetLoweringOpt" title='llvm::TargetLowering::TargetLoweringOpt' data-ref="llvm::TargetLowering::TargetLoweringOpt" data-ref-filename="llvm..TargetLowering..TargetLoweringOpt">TargetLoweringOpt</a> &amp;<dfn class="local col5 decl" id="385TLO" title='TLO' data-type='llvm::TargetLowering::TargetLoweringOpt &amp;' data-ref="385TLO" data-ref-filename="385TLO">TLO</dfn>) <em>const</em> override;</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE" title='llvm::AArch64TargetLowering::getScalarShiftAmountTy' data-ref="_ZNK4llvm21AArch64TargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE">getScalarShiftAmountTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col6 decl" id="386DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="386DL" data-ref-filename="386DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>) <em>const</em> override;</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <i class="doc">/// Returns true if the target allows unaligned memory accesses of the</i></td></tr>
<tr><th id="489">489</th><td><i class="doc">  /// specified type.</i></td></tr>
<tr><th id="490">490</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" title='llvm::AArch64TargetLowering::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm21AArch64TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</dfn>(</td></tr>
<tr><th id="491">491</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col7 decl" id="387VT" title='VT' data-type='llvm::EVT' data-ref="387VT" data-ref-filename="387VT">VT</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="388AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="388AddrSpace" data-ref-filename="388AddrSpace">AddrSpace</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col9 decl" id="389Align" title='Align' data-type='unsigned int' data-ref="389Align" data-ref-filename="389Align">Align</dfn> = <var>1</var>,</td></tr>
<tr><th id="492">492</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="local col0 decl" id="390Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="390Flags" data-ref-filename="390Flags">Flags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MONone" title='llvm::MachineMemOperand::MONone' data-ref="llvm::MachineMemOperand::MONone" data-ref-filename="llvm..MachineMemOperand..MONone">MONone</a>,</td></tr>
<tr><th id="493">493</th><td>      <em>bool</em> *<dfn class="local col1 decl" id="391Fast" title='Fast' data-type='bool *' data-ref="391Fast" data-ref-filename="391Fast">Fast</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="494">494</th><td>  <i class="doc">/// LLT variant.</i></td></tr>
<tr><th id="495">495</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering30allowsMisalignedMemoryAccessesENS_3LLTEjNS_5AlignENS_17MachineMemOperand5FlagsEPb" title='llvm::AArch64TargetLowering::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm21AArch64TargetLowering30allowsMisalignedMemoryAccessesENS_3LLTEjNS_5AlignENS_17MachineMemOperand5FlagsEPb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering30allowsMisalignedMemoryAccessesENS_3LLTEjNS_5AlignENS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="392Ty" title='Ty' data-type='llvm::LLT' data-ref="392Ty" data-ref-filename="392Ty">Ty</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="393AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="393AddrSpace" data-ref-filename="393AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="496">496</th><td>                                      <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col4 decl" id="394Alignment" title='Alignment' data-type='llvm::Align' data-ref="394Alignment" data-ref-filename="394Alignment">Alignment</dfn>,</td></tr>
<tr><th id="497">497</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="local col5 decl" id="395Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="395Flags" data-ref-filename="395Flags">Flags</dfn>,</td></tr>
<tr><th id="498">498</th><td>                                      <em>bool</em> *<dfn class="local col6 decl" id="396Fast" title='Fast' data-type='bool *' data-ref="396Fast" data-ref-filename="396Fast">Fast</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <i class="doc">/// Provide custom lowering hooks for some operations.</i></td></tr>
<tr><th id="501">501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerOperation' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="397Op" title='Op' data-type='llvm::SDValue' data-ref="397Op" data-ref-filename="397Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="398DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="398DAG" data-ref-filename="398DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <em>const</em> <em>char</em> *<dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj" title='llvm::AArch64TargetLowering::getTargetNodeName' data-ref="_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj">getTargetNodeName</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="399Opcode" title='Opcode' data-type='unsigned int' data-ref="399Opcode" data-ref-filename="399Opcode">Opcode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AArch64TargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm21AArch64TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="400N" title='N' data-type='llvm::SDNode *' data-ref="400N" data-ref-filename="400N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="401DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="401DCI" data-ref-filename="401DCI">DCI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <i class="doc">/// This method returns a target specific FastISel object, or null if the</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">  /// target does not support "fast" ISel.</i></td></tr>
<tr><th id="509">509</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel" data-ref-filename="llvm..FastISel">FastISel</a> *<dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::AArch64TargetLowering::createFastISel' data-ref="_ZNK4llvm21AArch64TargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo" data-ref-filename="llvm..FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col2 decl" id="402funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="402funcInfo" data-ref-filename="402funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="510">510</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo" data-ref-filename="llvm..TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col3 decl" id="403libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="403libInfo" data-ref-filename="403libInfo">libInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE" title='llvm::AArch64TargetLowering::isOffsetFoldingLegal' data-ref="_ZNK4llvm21AArch64TargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE">isOffsetFoldingLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode" data-ref-filename="llvm..GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col4 decl" id="404GA" title='GA' data-type='const llvm::GlobalAddressSDNode *' data-ref="404GA" data-ref-filename="404GA">GA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb" title='llvm::AArch64TargetLowering::isFPImmLegal' data-ref="_ZNK4llvm21AArch64TargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb">isFPImmLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> &amp;<dfn class="local col5 decl" id="405Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="405Imm" data-ref-filename="405Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col6 decl" id="406VT" title='VT' data-type='llvm::EVT' data-ref="406VT" data-ref-filename="406VT">VT</dfn>,</td></tr>
<tr><th id="515">515</th><td>                    <em>bool</em> <dfn class="local col7 decl" id="407ForCodeSize" title='ForCodeSize' data-type='bool' data-ref="407ForCodeSize" data-ref-filename="407ForCodeSize">ForCodeSize</dfn>) <em>const</em> override;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <i class="doc">/// Return true if the given shuffle mask can be codegen'd directly, or if it</i></td></tr>
<tr><th id="518">518</th><td><i class="doc">  /// should be stack expanded.</i></td></tr>
<tr><th id="519">519</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE" title='llvm::AArch64TargetLowering::isShuffleMaskLegal' data-ref="_ZNK4llvm21AArch64TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE">isShuffleMaskLegal</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col8 decl" id="408M" title='M' data-type='ArrayRef&lt;int&gt;' data-ref="408M" data-ref-filename="408M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col9 decl" id="409VT" title='VT' data-type='llvm::EVT' data-ref="409VT" data-ref-filename="409VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <i class="doc">/// Return the ISD::SETCC ValueType.</i></td></tr>
<tr><th id="522">522</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE" title='llvm::AArch64TargetLowering::getSetCCResultType' data-ref="_ZNK4llvm21AArch64TargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE">getSetCCResultType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col0 decl" id="410DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="410DL" data-ref-filename="410DL">DL</dfn>, <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col1 decl" id="411Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="411Context" data-ref-filename="411Context">Context</dfn>,</td></tr>
<tr><th id="523">523</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col2 decl" id="412VT" title='VT' data-type='llvm::EVT' data-ref="412VT" data-ref-filename="412VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::ReconstructShuffle' data-ref="_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE">ReconstructShuffle</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="413Op" title='Op' data-type='llvm::SDValue' data-ref="413Op" data-ref-filename="413Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="414DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="414DAG" data-ref-filename="414DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering12EmitF128CSELERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::AArch64TargetLowering::EmitF128CSEL' data-ref="_ZNK4llvm21AArch64TargetLowering12EmitF128CSELERNS_12MachineInstrEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering12EmitF128CSELERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitF128CSEL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="415MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="415MI" data-ref-filename="415MI">MI</dfn>,</td></tr>
<tr><th id="528">528</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="416BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="416BB" data-ref-filename="416BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering19EmitLoweredCatchRetERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::AArch64TargetLowering::EmitLoweredCatchRet' data-ref="_ZNK4llvm21AArch64TargetLowering19EmitLoweredCatchRetERNS_12MachineInstrEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19EmitLoweredCatchRetERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLoweredCatchRet</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="417MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="417MI" data-ref-filename="417MI">MI</dfn>,</td></tr>
<tr><th id="531">531</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="418BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="418BB" data-ref-filename="418BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="534">534</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::AArch64TargetLowering::EmitInstrWithCustomInserter' data-ref="_ZNK4llvm21AArch64TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitInstrWithCustomInserter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="419MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="419MI" data-ref-filename="419MI">MI</dfn>,</td></tr>
<tr><th id="535">535</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="420MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="420MBB" data-ref-filename="420MBB">MBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj" title='llvm::AArch64TargetLowering::getTgtMemIntrinsic' data-ref="_ZNK4llvm21AArch64TargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj">getTgtMemIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo" title='llvm::TargetLoweringBase::IntrinsicInfo' data-ref="llvm::TargetLoweringBase::IntrinsicInfo" data-ref-filename="llvm..TargetLoweringBase..IntrinsicInfo">IntrinsicInfo</a> &amp;<dfn class="local col1 decl" id="421Info" title='Info' data-type='llvm::TargetLoweringBase::IntrinsicInfo &amp;' data-ref="421Info" data-ref-filename="421Info">Info</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst" data-ref-filename="llvm..CallInst">CallInst</a> &amp;<dfn class="local col2 decl" id="422I" title='I' data-type='const llvm::CallInst &amp;' data-ref="422I" data-ref-filename="422I">I</dfn>,</td></tr>
<tr><th id="538">538</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="423MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="423MF" data-ref-filename="423MF">MF</dfn>,</td></tr>
<tr><th id="539">539</th><td>                          <em>unsigned</em> <dfn class="local col4 decl" id="424Intrinsic" title='Intrinsic' data-type='unsigned int' data-ref="424Intrinsic" data-ref-filename="424Intrinsic">Intrinsic</dfn>) <em>const</em> override;</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE" title='llvm::AArch64TargetLowering::shouldReduceLoadWidth' data-ref="_ZNK4llvm21AArch64TargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE">shouldReduceLoadWidth</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col5 decl" id="425Load" title='Load' data-type='llvm::SDNode *' data-ref="425Load" data-ref-filename="425Load">Load</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType" title='llvm::ISD::LoadExtType' data-ref="llvm::ISD::LoadExtType" data-ref-filename="llvm..ISD..LoadExtType">LoadExtType</a> <dfn class="local col6 decl" id="426ExtTy" title='ExtTy' data-type='ISD::LoadExtType' data-ref="426ExtTy" data-ref-filename="426ExtTy">ExtTy</dfn>,</td></tr>
<tr><th id="542">542</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col7 decl" id="427NewVT" title='NewVT' data-type='llvm::EVT' data-ref="427NewVT" data-ref-filename="427NewVT">NewVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering14isTruncateFreeEPNS_4TypeES2_" title='llvm::AArch64TargetLowering::isTruncateFree' data-ref="_ZNK4llvm21AArch64TargetLowering14isTruncateFreeEPNS_4TypeES2_" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14isTruncateFreeEPNS_4TypeES2_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col8 decl" id="428Ty1" title='Ty1' data-type='llvm::Type *' data-ref="428Ty1" data-ref-filename="428Ty1">Ty1</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col9 decl" id="429Ty2" title='Ty2' data-type='llvm::Type *' data-ref="429Ty2" data-ref-filename="429Ty2">Ty2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="545">545</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering14isTruncateFreeENS_3EVTES1_" title='llvm::AArch64TargetLowering::isTruncateFree' data-ref="_ZNK4llvm21AArch64TargetLowering14isTruncateFreeENS_3EVTES1_" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14isTruncateFreeENS_3EVTES1_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col0 decl" id="430VT1" title='VT1' data-type='llvm::EVT' data-ref="430VT1" data-ref-filename="430VT1">VT1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col1 decl" id="431VT2" title='VT2' data-type='llvm::EVT' data-ref="431VT2" data-ref-filename="431VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering19isProfitableToHoistEPNS_11InstructionE" title='llvm::AArch64TargetLowering::isProfitableToHoist' data-ref="_ZNK4llvm21AArch64TargetLowering19isProfitableToHoistEPNS_11InstructionE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19isProfitableToHoistEPNS_11InstructionE">isProfitableToHoist</dfn>(<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col2 decl" id="432I" title='I' data-type='llvm::Instruction *' data-ref="432I" data-ref-filename="432I">I</dfn>) <em>const</em> override;</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering10isZExtFreeEPNS_4TypeES2_" title='llvm::AArch64TargetLowering::isZExtFree' data-ref="_ZNK4llvm21AArch64TargetLowering10isZExtFreeEPNS_4TypeES2_" data-ref-filename="_ZNK4llvm21AArch64TargetLowering10isZExtFreeEPNS_4TypeES2_">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col3 decl" id="433Ty1" title='Ty1' data-type='llvm::Type *' data-ref="433Ty1" data-ref-filename="433Ty1">Ty1</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col4 decl" id="434Ty2" title='Ty2' data-type='llvm::Type *' data-ref="434Ty2" data-ref-filename="434Ty2">Ty2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="550">550</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_3EVTES1_" title='llvm::AArch64TargetLowering::isZExtFree' data-ref="_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_3EVTES1_" data-ref-filename="_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_3EVTES1_">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col5 decl" id="435VT1" title='VT1' data-type='llvm::EVT' data-ref="435VT1" data-ref-filename="435VT1">VT1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col6 decl" id="436VT2" title='VT2' data-type='llvm::EVT' data-ref="436VT2" data-ref-filename="436VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="551">551</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE" title='llvm::AArch64TargetLowering::isZExtFree' data-ref="_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering10isZExtFreeENS_7SDValueENS_3EVTE">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="437Val" title='Val' data-type='llvm::SDValue' data-ref="437Val" data-ref-filename="437Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col8 decl" id="438VT2" title='VT2' data-type='llvm::EVT' data-ref="438VT2" data-ref-filename="438VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering18shouldSinkOperandsEPNS_11InstructionERNS_15SmallVectorImplIPNS_3UseEEE" title='llvm::AArch64TargetLowering::shouldSinkOperands' data-ref="_ZNK4llvm21AArch64TargetLowering18shouldSinkOperandsEPNS_11InstructionERNS_15SmallVectorImplIPNS_3UseEEE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18shouldSinkOperandsEPNS_11InstructionERNS_15SmallVectorImplIPNS_3UseEEE">shouldSinkOperands</dfn>(<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col9 decl" id="439I" title='I' data-type='llvm::Instruction *' data-ref="439I" data-ref-filename="439I">I</dfn>,</td></tr>
<tr><th id="554">554</th><td>                          <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/IR/Use.h.html#llvm::Use" title='llvm::Use' data-ref="llvm::Use" data-ref-filename="llvm..Use">Use</a> *&gt; &amp;<dfn class="local col0 decl" id="440Ops" title='Ops' data-type='SmallVectorImpl&lt;llvm::Use *&gt; &amp;' data-ref="440Ops" data-ref-filename="440Ops">Ops</dfn>) <em>const</em> override;</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering13hasPairedLoadENS_3EVTERNS_5AlignE" title='llvm::AArch64TargetLowering::hasPairedLoad' data-ref="_ZNK4llvm21AArch64TargetLowering13hasPairedLoadENS_3EVTERNS_5AlignE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13hasPairedLoadENS_3EVTERNS_5AlignE">hasPairedLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col1 decl" id="441LoadedType" title='LoadedType' data-type='llvm::EVT' data-ref="441LoadedType" data-ref-filename="441LoadedType">LoadedType</dfn>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> &amp;<dfn class="local col2 decl" id="442RequiredAligment" title='RequiredAligment' data-type='llvm::Align &amp;' data-ref="442RequiredAligment" data-ref-filename="442RequiredAligment">RequiredAligment</dfn>) <em>const</em> override;</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <em>unsigned</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering31getMaxSupportedInterleaveFactorEv" title='llvm::AArch64TargetLowering::getMaxSupportedInterleaveFactor' data-ref="_ZNK4llvm21AArch64TargetLowering31getMaxSupportedInterleaveFactorEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering31getMaxSupportedInterleaveFactorEv">getMaxSupportedInterleaveFactor</dfn>() <em>const</em> override { <b>return</b> <var>4</var>; }</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj" title='llvm::AArch64TargetLowering::lowerInterleavedLoad' data-ref="_ZNK4llvm21AArch64TargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj">lowerInterleavedLoad</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst" data-ref-filename="llvm..LoadInst">LoadInst</a> *<dfn class="local col3 decl" id="443LI" title='LI' data-type='llvm::LoadInst *' data-ref="443LI" data-ref-filename="443LI">LI</dfn>,</td></tr>
<tr><th id="561">561</th><td>                            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ShuffleVectorInst" title='llvm::ShuffleVectorInst' data-ref="llvm::ShuffleVectorInst" data-ref-filename="llvm..ShuffleVectorInst">ShuffleVectorInst</a> *&gt; <dfn class="local col4 decl" id="444Shuffles" title='Shuffles' data-type='ArrayRef&lt;llvm::ShuffleVectorInst *&gt;' data-ref="444Shuffles" data-ref-filename="444Shuffles">Shuffles</dfn>,</td></tr>
<tr><th id="562">562</th><td>                            <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="445Indices" title='Indices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="445Indices" data-ref-filename="445Indices">Indices</dfn>,</td></tr>
<tr><th id="563">563</th><td>                            <em>unsigned</em> <dfn class="local col6 decl" id="446Factor" title='Factor' data-type='unsigned int' data-ref="446Factor" data-ref-filename="446Factor">Factor</dfn>) <em>const</em> override;</td></tr>
<tr><th id="564">564</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj" title='llvm::AArch64TargetLowering::lowerInterleavedStore' data-ref="_ZNK4llvm21AArch64TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj">lowerInterleavedStore</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst" data-ref-filename="llvm..StoreInst">StoreInst</a> *<dfn class="local col7 decl" id="447SI" title='SI' data-type='llvm::StoreInst *' data-ref="447SI" data-ref-filename="447SI">SI</dfn>, <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ShuffleVectorInst" title='llvm::ShuffleVectorInst' data-ref="llvm::ShuffleVectorInst" data-ref-filename="llvm..ShuffleVectorInst">ShuffleVectorInst</a> *<dfn class="local col8 decl" id="448SVI" title='SVI' data-type='llvm::ShuffleVectorInst *' data-ref="448SVI" data-ref-filename="448SVI">SVI</dfn>,</td></tr>
<tr><th id="565">565</th><td>                             <em>unsigned</em> <dfn class="local col9 decl" id="449Factor" title='Factor' data-type='unsigned int' data-ref="449Factor" data-ref-filename="449Factor">Factor</dfn>) <em>const</em> override;</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering19isLegalAddImmediateEl" title='llvm::AArch64TargetLowering::isLegalAddImmediate' data-ref="_ZNK4llvm21AArch64TargetLowering19isLegalAddImmediateEl" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19isLegalAddImmediateEl">isLegalAddImmediate</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>) <em>const</em> override;</td></tr>
<tr><th id="568">568</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering20isLegalICmpImmediateEl" title='llvm::AArch64TargetLowering::isLegalICmpImmediate' data-ref="_ZNK4llvm21AArch64TargetLowering20isLegalICmpImmediateEl" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20isLegalICmpImmediateEl">isLegalICmpImmediate</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>) <em>const</em> override;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering28shouldConsiderGEPOffsetSplitEv" title='llvm::AArch64TargetLowering::shouldConsiderGEPOffsetSplit' data-ref="_ZNK4llvm21AArch64TargetLowering28shouldConsiderGEPOffsetSplitEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering28shouldConsiderGEPOffsetSplitEv">shouldConsiderGEPOffsetSplit</dfn>() <em>const</em> override;</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering19getOptimalMemOpTypeERKNS_5MemOpERKNS_13AttributeListE" title='llvm::AArch64TargetLowering::getOptimalMemOpType' data-ref="_ZNK4llvm21AArch64TargetLowering19getOptimalMemOpTypeERKNS_5MemOpERKNS_13AttributeListE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19getOptimalMemOpTypeERKNS_5MemOpERKNS_13AttributeListE">getOptimalMemOpType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::MemOp" title='llvm::MemOp' data-ref="llvm::MemOp" data-ref-filename="llvm..MemOp">MemOp</a> &amp;<dfn class="local col0 decl" id="450Op" title='Op' data-type='const llvm::MemOp &amp;' data-ref="450Op" data-ref-filename="450Op">Op</dfn>,</td></tr>
<tr><th id="573">573</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList" data-ref-filename="llvm..AttributeList">AttributeList</a> &amp;<dfn class="local col1 decl" id="451FuncAttributes" title='FuncAttributes' data-type='const llvm::AttributeList &amp;' data-ref="451FuncAttributes" data-ref-filename="451FuncAttributes">FuncAttributes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering18getOptimalMemOpLLTERKNS_5MemOpERKNS_13AttributeListE" title='llvm::AArch64TargetLowering::getOptimalMemOpLLT' data-ref="_ZNK4llvm21AArch64TargetLowering18getOptimalMemOpLLTERKNS_5MemOpERKNS_13AttributeListE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18getOptimalMemOpLLTERKNS_5MemOpERKNS_13AttributeListE">getOptimalMemOpLLT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::MemOp" title='llvm::MemOp' data-ref="llvm::MemOp" data-ref-filename="llvm..MemOp">MemOp</a> &amp;<dfn class="local col2 decl" id="452Op" title='Op' data-type='const llvm::MemOp &amp;' data-ref="452Op" data-ref-filename="452Op">Op</dfn>,</td></tr>
<tr><th id="576">576</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList" data-ref-filename="llvm..AttributeList">AttributeList</a> &amp;<dfn class="local col3 decl" id="453FuncAttributes" title='FuncAttributes' data-type='const llvm::AttributeList &amp;' data-ref="453FuncAttributes" data-ref-filename="453FuncAttributes">FuncAttributes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <i class="doc">/// Return true if the addressing mode represented by AM is legal for this</i></td></tr>
<tr><th id="579">579</th><td><i class="doc">  /// target, for a load/store of the specified type.</i></td></tr>
<tr><th id="580">580</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE" title='llvm::AArch64TargetLowering::isLegalAddressingMode' data-ref="_ZNK4llvm21AArch64TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE">isLegalAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col4 decl" id="454DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="454DL" data-ref-filename="454DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode" data-ref-filename="llvm..TargetLoweringBase..AddrMode">AddrMode</a> &amp;<dfn class="local col5 decl" id="455AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="455AM" data-ref-filename="455AM">AM</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col6 decl" id="456Ty" title='Ty' data-type='llvm::Type *' data-ref="456Ty" data-ref-filename="456Ty">Ty</dfn>,</td></tr>
<tr><th id="581">581</th><td>                             <em>unsigned</em> <dfn class="local col7 decl" id="457AS" title='AS' data-type='unsigned int' data-ref="457AS" data-ref-filename="457AS">AS</dfn>,</td></tr>
<tr><th id="582">582</th><td>                             <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col8 decl" id="458I" title='I' data-type='llvm::Instruction *' data-ref="458I" data-ref-filename="458I">I</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <i class="doc">/// Return the cost of the scaling factor used in the addressing</i></td></tr>
<tr><th id="585">585</th><td><i class="doc">  /// mode represented by AM for this target, for a load/store</i></td></tr>
<tr><th id="586">586</th><td><i class="doc">  /// of the specified type.</i></td></tr>
<tr><th id="587">587</th><td><i class="doc">  /// If the AM is supported, the return value must be &gt;= 0.</i></td></tr>
<tr><th id="588">588</th><td><i class="doc">  /// If the AM is not supported, it returns a negative value.</i></td></tr>
<tr><th id="589">589</th><td>  <em>int</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj" title='llvm::AArch64TargetLowering::getScalingFactorCost' data-ref="_ZNK4llvm21AArch64TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj">getScalingFactorCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col9 decl" id="459DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="459DL" data-ref-filename="459DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode" data-ref-filename="llvm..TargetLoweringBase..AddrMode">AddrMode</a> &amp;<dfn class="local col0 decl" id="460AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="460AM" data-ref-filename="460AM">AM</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col1 decl" id="461Ty" title='Ty' data-type='llvm::Type *' data-ref="461Ty" data-ref-filename="461Ty">Ty</dfn>,</td></tr>
<tr><th id="590">590</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="462AS" title='AS' data-type='unsigned int' data-ref="462AS" data-ref-filename="462AS">AS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <i class="doc">/// Return true if an FMA operation is faster than a pair of fmul and fadd</i></td></tr>
<tr><th id="593">593</th><td><i class="doc">  /// instructions. fmuladd intrinsics will be expanded to FMAs when this method</i></td></tr>
<tr><th id="594">594</th><td><i class="doc">  /// returns true, otherwise fmuladd is expanded to fmul + fadd.</i></td></tr>
<tr><th id="595">595</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE" title='llvm::AArch64TargetLowering::isFMAFasterThanFMulAndFAdd' data-ref="_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddERKNS_15MachineFunctionENS_3EVTE">isFMAFasterThanFMulAndFAdd</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="463MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="463MF" data-ref-filename="463MF">MF</dfn>,</td></tr>
<tr><th id="596">596</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col4 decl" id="464VT" title='VT' data-type='llvm::EVT' data-ref="464VT" data-ref-filename="464VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="597">597</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddERKNS_8FunctionEPNS_4TypeE" title='llvm::AArch64TargetLowering::isFMAFasterThanFMulAndFAdd' data-ref="_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddERKNS_8FunctionEPNS_4TypeE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering26isFMAFasterThanFMulAndFAddERKNS_8FunctionEPNS_4TypeE">isFMAFasterThanFMulAndFAdd</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col5 decl" id="465F" title='F' data-type='const llvm::Function &amp;' data-ref="465F" data-ref-filename="465F">F</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col6 decl" id="466Ty" title='Ty' data-type='llvm::Type *' data-ref="466Ty" data-ref-filename="466Ty">Ty</dfn>) <em>const</em> override;</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering19getScratchRegistersEj" title='llvm::AArch64TargetLowering::getScratchRegisters' data-ref="_ZNK4llvm21AArch64TargetLowering19getScratchRegistersEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19getScratchRegistersEj">getScratchRegisters</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col7 decl" id="467CC" title='CC' data-type='CallingConv::ID' data-ref="467CC" data-ref-filename="467CC">CC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <i class="doc">/// Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</i></td></tr>
<tr><th id="602">602</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE" title='llvm::AArch64TargetLowering::isDesirableToCommuteWithShift' data-ref="_ZNK4llvm21AArch64TargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE">isDesirableToCommuteWithShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col8 decl" id="468N" title='N' data-type='const llvm::SDNode *' data-ref="468N" data-ref-filename="468N">N</dfn>,</td></tr>
<tr><th id="603">603</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/DAGCombine.h.html#llvm::CombineLevel" title='llvm::CombineLevel' data-ref="llvm::CombineLevel" data-ref-filename="llvm..CombineLevel">CombineLevel</a> <dfn class="local col9 decl" id="469Level" title='Level' data-type='llvm::CombineLevel' data-ref="469Level" data-ref-filename="469Level">Level</dfn>) <em>const</em> override;</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <i class="doc">/// Returns true if it is beneficial to convert a load of a constant</i></td></tr>
<tr><th id="606">606</th><td><i class="doc">  /// to just the constant itself.</i></td></tr>
<tr><th id="607">607</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE" title='llvm::AArch64TargetLowering::shouldConvertConstantLoadToIntImm' data-ref="_ZNK4llvm21AArch64TargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE">shouldConvertConstantLoadToIntImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col0 decl" id="470Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="470Imm" data-ref-filename="470Imm">Imm</dfn>,</td></tr>
<tr><th id="608">608</th><td>                                         <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col1 decl" id="471Ty" title='Ty' data-type='llvm::Type *' data-ref="471Ty" data-ref-filename="471Ty">Ty</dfn>) <em>const</em> override;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <i class="doc">/// Return true if EXTRACT_SUBVECTOR is cheap for this result type</i></td></tr>
<tr><th id="611">611</th><td><i class="doc">  /// with this index.</i></td></tr>
<tr><th id="612">612</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering23isExtractSubvectorCheapENS_3EVTES1_j" title='llvm::AArch64TargetLowering::isExtractSubvectorCheap' data-ref="_ZNK4llvm21AArch64TargetLowering23isExtractSubvectorCheapENS_3EVTES1_j" data-ref-filename="_ZNK4llvm21AArch64TargetLowering23isExtractSubvectorCheapENS_3EVTES1_j">isExtractSubvectorCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col2 decl" id="472ResVT" title='ResVT' data-type='llvm::EVT' data-ref="472ResVT" data-ref-filename="472ResVT">ResVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col3 decl" id="473SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="473SrcVT" data-ref-filename="473SrcVT">SrcVT</dfn>,</td></tr>
<tr><th id="613">613</th><td>                               <em>unsigned</em> <dfn class="local col4 decl" id="474Index" title='Index' data-type='unsigned int' data-ref="474Index" data-ref-filename="474Index">Index</dfn>) <em>const</em> override;</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering20shouldFormOverflowOpEjNS_3EVTEb" title='llvm::AArch64TargetLowering::shouldFormOverflowOp' data-ref="_ZNK4llvm21AArch64TargetLowering20shouldFormOverflowOpEjNS_3EVTEb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20shouldFormOverflowOpEjNS_3EVTEb">shouldFormOverflowOp</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="475Opcode" title='Opcode' data-type='unsigned int' data-ref="475Opcode" data-ref-filename="475Opcode">Opcode</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col6 decl" id="476VT" title='VT' data-type='llvm::EVT' data-ref="476VT" data-ref-filename="476VT">VT</dfn>,</td></tr>
<tr><th id="616">616</th><td>                            <em>bool</em> <dfn class="local col7 decl" id="477MathUsed" title='MathUsed' data-type='bool' data-ref="477MathUsed" data-ref-filename="477MathUsed">MathUsed</dfn>) <em>const</em> override {</td></tr>
<tr><th id="617">617</th><td>    <i>// Using overflow ops for overflow checks only should beneficial on</i></td></tr>
<tr><th id="618">618</th><td><i>    // AArch64.</i></td></tr>
<tr><th id="619">619</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase20shouldFormOverflowOpEjNS_3EVTEb" title='llvm::TargetLoweringBase::shouldFormOverflowOp' data-ref="_ZNK4llvm18TargetLoweringBase20shouldFormOverflowOpEjNS_3EVTEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase20shouldFormOverflowOpEjNS_3EVTEb">shouldFormOverflowOp</a>(<a class="local col5 ref" href="#475Opcode" title='Opcode' data-ref="475Opcode" data-ref-filename="475Opcode">Opcode</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#35" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_" data-ref-filename="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#476VT" title='VT' data-ref="476VT" data-ref-filename="476VT">VT</a>, <b>true</b>);</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering14emitLoadLinkedERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueENS_14AtomicOrderingE" title='llvm::AArch64TargetLowering::emitLoadLinked' data-ref="_ZNK4llvm21AArch64TargetLowering14emitLoadLinkedERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueENS_14AtomicOrderingE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14emitLoadLinkedERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueENS_14AtomicOrderingE">emitLoadLinked</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder" data-ref-filename="llvm..IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col8 decl" id="478Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="478Builder" data-ref-filename="478Builder">Builder</dfn>, <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col9 decl" id="479Addr" title='Addr' data-type='llvm::Value *' data-ref="479Addr" data-ref-filename="479Addr">Addr</dfn>,</td></tr>
<tr><th id="623">623</th><td>                        <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering" data-ref-filename="llvm..AtomicOrdering">AtomicOrdering</a> <dfn class="local col0 decl" id="480Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="480Ord" data-ref-filename="480Ord">Ord</dfn>) <em>const</em> override;</td></tr>
<tr><th id="624">624</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering20emitStoreConditionalERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueES7_NS_14AtomicOrderingE" title='llvm::AArch64TargetLowering::emitStoreConditional' data-ref="_ZNK4llvm21AArch64TargetLowering20emitStoreConditionalERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueES7_NS_14AtomicOrderingE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20emitStoreConditionalERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueES7_NS_14AtomicOrderingE">emitStoreConditional</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder" data-ref-filename="llvm..IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col1 decl" id="481Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="481Builder" data-ref-filename="481Builder">Builder</dfn>, <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="482Val" title='Val' data-type='llvm::Value *' data-ref="482Val" data-ref-filename="482Val">Val</dfn>,</td></tr>
<tr><th id="625">625</th><td>                              <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="483Addr" title='Addr' data-type='llvm::Value *' data-ref="483Addr" data-ref-filename="483Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering" data-ref-filename="llvm..AtomicOrdering">AtomicOrdering</a> <dfn class="local col4 decl" id="484Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="484Ord" data-ref-filename="484Ord">Ord</dfn>) <em>const</em> override;</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering33emitAtomicCmpXchgNoStoreLLBalanceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" title='llvm::AArch64TargetLowering::emitAtomicCmpXchgNoStoreLLBalance' data-ref="_ZNK4llvm21AArch64TargetLowering33emitAtomicCmpXchgNoStoreLLBalanceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering33emitAtomicCmpXchgNoStoreLLBalanceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE">emitAtomicCmpXchgNoStoreLLBalance</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder" data-ref-filename="llvm..IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col5 decl" id="485Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="485Builder" data-ref-filename="485Builder">Builder</dfn>) <em>const</em> override;</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase" data-ref-filename="llvm..TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind" data-ref-filename="llvm..TargetLoweringBase..AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="630">630</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE" title='llvm::AArch64TargetLowering::shouldExpandAtomicLoadInIR' data-ref="_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE">shouldExpandAtomicLoadInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst" data-ref-filename="llvm..LoadInst">LoadInst</a> *<dfn class="local col6 decl" id="486LI" title='LI' data-type='llvm::LoadInst *' data-ref="486LI" data-ref-filename="486LI">LI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="631">631</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering27shouldExpandAtomicStoreInIREPNS_9StoreInstE" title='llvm::AArch64TargetLowering::shouldExpandAtomicStoreInIR' data-ref="_ZNK4llvm21AArch64TargetLowering27shouldExpandAtomicStoreInIREPNS_9StoreInstE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering27shouldExpandAtomicStoreInIREPNS_9StoreInstE">shouldExpandAtomicStoreInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst" data-ref-filename="llvm..StoreInst">StoreInst</a> *<dfn class="local col7 decl" id="487SI" title='SI' data-type='llvm::StoreInst *' data-ref="487SI" data-ref-filename="487SI">SI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="632">632</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase" data-ref-filename="llvm..TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind" data-ref-filename="llvm..TargetLoweringBase..AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="633">633</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE" title='llvm::AArch64TargetLowering::shouldExpandAtomicRMWInIR' data-ref="_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE">shouldExpandAtomicRMWInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst" data-ref-filename="llvm..AtomicRMWInst">AtomicRMWInst</a> *<dfn class="local col8 decl" id="488AI" title='AI' data-type='llvm::AtomicRMWInst *' data-ref="488AI" data-ref-filename="488AI">AI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase" data-ref-filename="llvm..TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind" data-ref-filename="llvm..TargetLoweringBase..AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="636">636</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE" title='llvm::AArch64TargetLowering::shouldExpandAtomicCmpXchgInIR' data-ref="_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE">shouldExpandAtomicCmpXchgInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicCmpXchgInst" title='llvm::AtomicCmpXchgInst' data-ref="llvm::AtomicCmpXchgInst" data-ref-filename="llvm..AtomicCmpXchgInst">AtomicCmpXchgInst</a> *<dfn class="local col9 decl" id="489AI" title='AI' data-type='llvm::AtomicCmpXchgInst *' data-ref="489AI" data-ref-filename="489AI">AI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering21useLoadStackGuardNodeEv" title='llvm::AArch64TargetLowering::useLoadStackGuardNode' data-ref="_ZNK4llvm21AArch64TargetLowering21useLoadStackGuardNodeEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering21useLoadStackGuardNodeEv">useLoadStackGuardNode</dfn>() <em>const</em> override;</td></tr>
<tr><th id="639">639</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase" data-ref-filename="llvm..TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeTypeAction" title='llvm::TargetLoweringBase::LegalizeTypeAction' data-ref="llvm::TargetLoweringBase::LegalizeTypeAction" data-ref-filename="llvm..TargetLoweringBase..LegalizeTypeAction">LegalizeTypeAction</a></td></tr>
<tr><th id="640">640</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE" title='llvm::AArch64TargetLowering::getPreferredVectorAction' data-ref="_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE">getPreferredVectorAction</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="490VT" title='VT' data-type='llvm::MVT' data-ref="490VT" data-ref-filename="490VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <i class="doc">/// If the target has a standard location for the stack protector cookie,</i></td></tr>
<tr><th id="643">643</th><td><i class="doc">  /// returns the address of that location. Otherwise, returns nullptr.</i></td></tr>
<tr><th id="644">644</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering15getIRStackGuardERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" title='llvm::AArch64TargetLowering::getIRStackGuard' data-ref="_ZNK4llvm21AArch64TargetLowering15getIRStackGuardERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering15getIRStackGuardERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE">getIRStackGuard</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder" data-ref-filename="llvm..IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col1 decl" id="491IRB" title='IRB' data-type='IRBuilder&lt;&gt; &amp;' data-ref="491IRB" data-ref-filename="491IRB">IRB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering21insertSSPDeclarationsERNS_6ModuleE" title='llvm::AArch64TargetLowering::insertSSPDeclarations' data-ref="_ZNK4llvm21AArch64TargetLowering21insertSSPDeclarationsERNS_6ModuleE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering21insertSSPDeclarationsERNS_6ModuleE">insertSSPDeclarations</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> &amp;<dfn class="local col2 decl" id="492M" title='M' data-type='llvm::Module &amp;' data-ref="492M" data-ref-filename="492M">M</dfn>) <em>const</em> override;</td></tr>
<tr><th id="647">647</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering17getSDagStackGuardERKNS_6ModuleE" title='llvm::AArch64TargetLowering::getSDagStackGuard' data-ref="_ZNK4llvm21AArch64TargetLowering17getSDagStackGuardERKNS_6ModuleE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17getSDagStackGuardERKNS_6ModuleE">getSDagStackGuard</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> &amp;<dfn class="local col3 decl" id="493M" title='M' data-type='const llvm::Module &amp;' data-ref="493M" data-ref-filename="493M">M</dfn>) <em>const</em> override;</td></tr>
<tr><th id="648">648</th><td>  <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> *<dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering21getSSPStackGuardCheckERKNS_6ModuleE" title='llvm::AArch64TargetLowering::getSSPStackGuardCheck' data-ref="_ZNK4llvm21AArch64TargetLowering21getSSPStackGuardCheckERKNS_6ModuleE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering21getSSPStackGuardCheckERKNS_6ModuleE">getSSPStackGuardCheck</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> &amp;<dfn class="local col4 decl" id="494M" title='M' data-type='const llvm::Module &amp;' data-ref="494M" data-ref-filename="494M">M</dfn>) <em>const</em> override;</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>  <i class="doc">/// If the target has a standard location for the unsafe stack pointer,</i></td></tr>
<tr><th id="651">651</th><td><i class="doc">  /// returns the address of that location. Otherwise, returns nullptr.</i></td></tr>
<tr><th id="652">652</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering27getSafeStackPointerLocationERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" title='llvm::AArch64TargetLowering::getSafeStackPointerLocation' data-ref="_ZNK4llvm21AArch64TargetLowering27getSafeStackPointerLocationERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering27getSafeStackPointerLocationERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE">getSafeStackPointerLocation</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder" data-ref-filename="llvm..IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col5 decl" id="495IRB" title='IRB' data-type='IRBuilder&lt;&gt; &amp;' data-ref="495IRB" data-ref-filename="495IRB">IRB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="655">655</th><td><i class="doc">  /// exception address on entry to an EH pad.</i></td></tr>
<tr><th id="656">656</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a></td></tr>
<tr><th id="657">657</th><td>  <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE" title='llvm::AArch64TargetLowering::getExceptionPointerRegister' data-ref="_ZNK4llvm21AArch64TargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE">getExceptionPointerRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col6 decl" id="496PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="496PersonalityFn" data-ref-filename="496PersonalityFn">PersonalityFn</dfn>) <em>const</em> override {</td></tr>
<tr><th id="658">658</th><td>    <i>// FIXME: This is a guess. Has this been defined yet?</i></td></tr>
<tr><th id="659">659</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>;</td></tr>
<tr><th id="660">660</th><td>  }</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="663">663</th><td><i class="doc">  /// exception typeid on entry to a landing pad.</i></td></tr>
<tr><th id="664">664</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a></td></tr>
<tr><th id="665">665</th><td>  <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE" title='llvm::AArch64TargetLowering::getExceptionSelectorRegister' data-ref="_ZNK4llvm21AArch64TargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE">getExceptionSelectorRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col7 decl" id="497PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="497PersonalityFn" data-ref-filename="497PersonalityFn">PersonalityFn</dfn>) <em>const</em> override {</td></tr>
<tr><th id="666">666</th><td>    <i>// FIXME: This is a guess. Has this been defined yet?</i></td></tr>
<tr><th id="667">667</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X1" title='llvm::AArch64::X1' data-ref="llvm::AArch64::X1" data-ref-filename="llvm..AArch64..X1">X1</a>;</td></tr>
<tr><th id="668">668</th><td>  }</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering13isIntDivCheapENS_3EVTENS_13AttributeListE" title='llvm::AArch64TargetLowering::isIntDivCheap' data-ref="_ZNK4llvm21AArch64TargetLowering13isIntDivCheapENS_3EVTENS_13AttributeListE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13isIntDivCheapENS_3EVTENS_13AttributeListE">isIntDivCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col8 decl" id="498VT" title='VT' data-type='llvm::EVT' data-ref="498VT" data-ref-filename="498VT">VT</dfn>, <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList" data-ref-filename="llvm..AttributeList">AttributeList</a> <dfn class="local col9 decl" id="499Attr" title='Attr' data-type='llvm::AttributeList' data-ref="499Attr" data-ref-filename="499Attr">Attr</dfn>) <em>const</em> override;</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::canMergeStoresTo' data-ref="_ZNK4llvm21AArch64TargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE">canMergeStoresTo</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="500AddressSpace" title='AddressSpace' data-type='unsigned int' data-ref="500AddressSpace" data-ref-filename="500AddressSpace">AddressSpace</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col1 decl" id="501MemVT" title='MemVT' data-type='llvm::EVT' data-ref="501MemVT" data-ref-filename="501MemVT">MemVT</dfn>,</td></tr>
<tr><th id="673">673</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="502DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="502DAG" data-ref-filename="502DAG">DAG</dfn>) <em>const</em> override {</td></tr>
<tr><th id="674">674</th><td>    <i>// Do not merge to float value size (128 bytes) if no implicit</i></td></tr>
<tr><th id="675">675</th><td><i>    // float attribute is set.</i></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>    <em>bool</em> <dfn class="local col3 decl" id="503NoFloat" title='NoFloat' data-type='bool' data-ref="503NoFloat" data-ref-filename="503NoFloat">NoFloat</dfn> = <a class="local col2 ref" href="#502DAG" title='DAG' data-ref="502DAG" data-ref-filename="502DAG">DAG</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv" data-ref-filename="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(</td></tr>
<tr><th id="678">678</th><td>        <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#34" title='llvm::Attribute::NoImplicitFloat' data-ref="llvm::Attribute::NoImplicitFloat" data-ref-filename="llvm..Attribute..NoImplicitFloat">NoImplicitFloat</a>);</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>    <b>if</b> (<a class="local col3 ref" href="#503NoFloat" title='NoFloat' data-ref="503NoFloat" data-ref-filename="503NoFloat">NoFloat</a>)</td></tr>
<tr><th id="681">681</th><td>      <b>return</b> (<a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col1 ref" href="#501MemVT" title='MemVT' data-ref="501MemVT" data-ref-filename="501MemVT">MemVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>64</var>);</td></tr>
<tr><th id="682">682</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="683">683</th><td>  }</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCttzEv" title='llvm::AArch64TargetLowering::isCheapToSpeculateCttz' data-ref="_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCttzEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCttzEv">isCheapToSpeculateCttz</dfn>() <em>const</em> override {</td></tr>
<tr><th id="686">686</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="687">687</th><td>  }</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCtlzEv" title='llvm::AArch64TargetLowering::isCheapToSpeculateCtlz' data-ref="_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCtlzEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCtlzEv">isCheapToSpeculateCtlz</dfn>() <em>const</em> override {</td></tr>
<tr><th id="690">690</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="691">691</th><td>  }</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering30isMaskAndCmp0FoldingBeneficialERKNS_11InstructionE" title='llvm::AArch64TargetLowering::isMaskAndCmp0FoldingBeneficial' data-ref="_ZNK4llvm21AArch64TargetLowering30isMaskAndCmp0FoldingBeneficialERKNS_11InstructionE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering30isMaskAndCmp0FoldingBeneficialERKNS_11InstructionE">isMaskAndCmp0FoldingBeneficial</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> &amp;<dfn class="local col4 decl" id="504AndI" title='AndI' data-type='const llvm::Instruction &amp;' data-ref="504AndI" data-ref-filename="504AndI">AndI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE" title='llvm::AArch64TargetLowering::hasAndNotCompare' data-ref="_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE">hasAndNotCompare</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="505V" title='V' data-type='llvm::SDValue' data-ref="505V" data-ref-filename="505V">V</dfn>) <em>const</em> override {</td></tr>
<tr><th id="696">696</th><td>    <i>// We can use bics for any scalar.</i></td></tr>
<tr><th id="697">697</th><td>    <b>return</b> <a class="local col5 ref" href="#505V" title='V' data-ref="505V" data-ref-filename="505V">V</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv" data-ref-filename="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT15isScalarIntegerEv" title='llvm::EVT::isScalarInteger' data-ref="_ZNK4llvm3EVT15isScalarIntegerEv" data-ref-filename="_ZNK4llvm3EVT15isScalarIntegerEv">isScalarInteger</a>();</td></tr>
<tr><th id="698">698</th><td>  }</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering9hasAndNotENS_7SDValueE" title='llvm::AArch64TargetLowering::hasAndNot' data-ref="_ZNK4llvm21AArch64TargetLowering9hasAndNotENS_7SDValueE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering9hasAndNotENS_7SDValueE">hasAndNot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="506Y" title='Y' data-type='llvm::SDValue' data-ref="506Y" data-ref-filename="506Y">Y</dfn>) <em>const</em> override {</td></tr>
<tr><th id="701">701</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col7 decl" id="507VT" title='VT' data-type='llvm::EVT' data-ref="507VT" data-ref-filename="507VT">VT</dfn> = <a class="local col6 ref" href="#506Y" title='Y' data-ref="506Y" data-ref-filename="506Y">Y</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv" data-ref-filename="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>    <b>if</b> (!<a class="local col7 ref" href="#507VT" title='VT' data-ref="507VT" data-ref-filename="507VT">VT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv" data-ref-filename="_ZNK4llvm3EVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="704">704</th><td>      <b>return</b> <a class="virtual member fn" href="#_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE" title='llvm::AArch64TargetLowering::hasAndNotCompare' data-ref="_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE">hasAndNotCompare</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#506Y" title='Y' data-ref="506Y" data-ref-filename="506Y">Y</a>);</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col7 ref" href="#507VT" title='VT' data-ref="507VT" data-ref-filename="507VT">VT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &gt;= <var>64</var>; <i>// vector 'bic'</i></td></tr>
<tr><th id="707">707</th><td>  }</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering56shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAndENS_7SDValueEPNS_14ConstantSDNodeES3_S1_jjRNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd' data-ref="_ZNK4llvm21AArch64TargetLowering56shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAndENS_7SDValueEPNS_14ConstantSDNodeES3_S1_jjRNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering56shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAndENS_7SDValueEPNS_14ConstantSDNodeES3_S1_jjRNS_12SelectionDAGE">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</dfn>(</td></tr>
<tr><th id="710">710</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="508X" title='X' data-type='llvm::SDValue' data-ref="508X" data-ref-filename="508X">X</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col9 decl" id="509XC" title='XC' data-type='llvm::ConstantSDNode *' data-ref="509XC" data-ref-filename="509XC">XC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col0 decl" id="510CC" title='CC' data-type='llvm::ConstantSDNode *' data-ref="510CC" data-ref-filename="510CC">CC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="511Y" title='Y' data-type='llvm::SDValue' data-ref="511Y" data-ref-filename="511Y">Y</dfn>,</td></tr>
<tr><th id="711">711</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="512OldShiftOpcode" title='OldShiftOpcode' data-type='unsigned int' data-ref="512OldShiftOpcode" data-ref-filename="512OldShiftOpcode">OldShiftOpcode</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="513NewShiftOpcode" title='NewShiftOpcode' data-type='unsigned int' data-ref="513NewShiftOpcode" data-ref-filename="513NewShiftOpcode">NewShiftOpcode</dfn>,</td></tr>
<tr><th id="712">712</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="514DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="514DAG" data-ref-filename="514DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering17shouldExpandShiftERNS_12SelectionDAGEPNS_6SDNodeE" title='llvm::AArch64TargetLowering::shouldExpandShift' data-ref="_ZNK4llvm21AArch64TargetLowering17shouldExpandShiftERNS_12SelectionDAGEPNS_6SDNodeE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17shouldExpandShiftERNS_12SelectionDAGEPNS_6SDNodeE">shouldExpandShift</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="515DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="515DAG" data-ref-filename="515DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="516N" title='N' data-type='llvm::SDNode *' data-ref="516N" data-ref-filename="516N">N</dfn>) <em>const</em> override;</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEj" title='llvm::AArch64TargetLowering::shouldTransformSignedTruncationCheck' data-ref="_ZNK4llvm21AArch64TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering36shouldTransformSignedTruncationCheckENS_3EVTEj">shouldTransformSignedTruncationCheck</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col7 decl" id="517XVT" title='XVT' data-type='llvm::EVT' data-ref="517XVT" data-ref-filename="517XVT">XVT</dfn>,</td></tr>
<tr><th id="717">717</th><td>                                            <em>unsigned</em> <dfn class="local col8 decl" id="518KeptBits" title='KeptBits' data-type='unsigned int' data-ref="518KeptBits" data-ref-filename="518KeptBits">KeptBits</dfn>) <em>const</em> override {</td></tr>
<tr><th id="718">718</th><td>    <i>// For vectors, we don't have a preference..</i></td></tr>
<tr><th id="719">719</th><td>    <b>if</b> (<a class="local col7 ref" href="#517XVT" title='XVT' data-ref="517XVT" data-ref-filename="517XVT">XVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv" data-ref-filename="_ZNK4llvm3EVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="720">720</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>    <em>auto</em> <dfn class="local col9 decl" id="519VTIsOk" title='VTIsOk' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64ISelLowering.h:722:19)' data-ref="519VTIsOk" data-ref-filename="519VTIsOk">VTIsOk</dfn> = [](<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col0 decl" id="520VT" title='VT' data-type='llvm::EVT' data-ref="520VT" data-ref-filename="520VT">VT</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="723">723</th><td>      <b>return</b> <a class="local col0 ref" href="#520VT" title='VT' data-ref="520VT" data-ref-filename="520VT">VT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> || <a class="local col0 ref" href="#520VT" title='VT' data-ref="520VT" data-ref-filename="520VT">VT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a> || <a class="local col0 ref" href="#520VT" title='VT' data-ref="520VT" data-ref-filename="520VT">VT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> ||</td></tr>
<tr><th id="724">724</th><td>             <a class="local col0 ref" href="#520VT" title='VT' data-ref="520VT" data-ref-filename="520VT">VT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>;</td></tr>
<tr><th id="725">725</th><td>    };</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>    <i>// We are ok with KeptBitsVT being byte/word/dword, what SXT supports.</i></td></tr>
<tr><th id="728">728</th><td><i>    // XVT will be larger than KeptBitsVT.</i></td></tr>
<tr><th id="729">729</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="521KeptBitsVT" title='KeptBitsVT' data-type='llvm::MVT' data-ref="521KeptBitsVT" data-ref-filename="521KeptBitsVT">KeptBitsVT</dfn> = <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT12getIntegerVTEj" title='llvm::MVT::getIntegerVT' data-ref="_ZN4llvm3MVT12getIntegerVTEj" data-ref-filename="_ZN4llvm3MVT12getIntegerVTEj">getIntegerVT</a>(<a class="local col8 ref" href="#518KeptBits" title='KeptBits' data-ref="518KeptBits" data-ref-filename="518KeptBits">KeptBits</a>);</td></tr>
<tr><th id="730">730</th><td>    <b>return</b> <a class="local col9 ref" href="#519VTIsOk" title='VTIsOk' data-ref="519VTIsOk" data-ref-filename="519VTIsOk">VTIsOk</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#35" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_" data-ref-filename="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#517XVT" title='XVT' data-ref="517XVT" data-ref-filename="517XVT">XVT</a>) &amp;&amp; <a class="local col9 ref" href="#519VTIsOk" title='VTIsOk' data-ref="519VTIsOk" data-ref-filename="519VTIsOk">VTIsOk</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col1 ref" href="#521KeptBitsVT" title='KeptBitsVT' data-ref="521KeptBitsVT" data-ref-filename="521KeptBitsVT">KeptBitsVT</a>);</td></tr>
<tr><th id="731">731</th><td>  }</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering24preferIncOfAddToSubOfNotENS_3EVTE" title='llvm::AArch64TargetLowering::preferIncOfAddToSubOfNot' data-ref="_ZNK4llvm21AArch64TargetLowering24preferIncOfAddToSubOfNotENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering24preferIncOfAddToSubOfNotENS_3EVTE">preferIncOfAddToSubOfNot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col2 decl" id="522VT" title='VT' data-type='llvm::EVT' data-ref="522VT" data-ref-filename="522VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering23hasBitPreservingFPLogicENS_3EVTE" title='llvm::AArch64TargetLowering::hasBitPreservingFPLogic' data-ref="_ZNK4llvm21AArch64TargetLowering23hasBitPreservingFPLogicENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering23hasBitPreservingFPLogicENS_3EVTE">hasBitPreservingFPLogic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col3 decl" id="523VT" title='VT' data-type='llvm::EVT' data-ref="523VT" data-ref-filename="523VT">VT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="736">736</th><td>    <i>// FIXME: Is this always true? It should be true for vectors at least.</i></td></tr>
<tr><th id="737">737</th><td>    <b>return</b> <a class="local col3 ref" href="#523VT" title='VT' data-ref="523VT" data-ref-filename="523VT">VT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a> || <a class="local col3 ref" href="#523VT" title='VT' data-ref="523VT" data-ref-filename="523VT">VT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>;</td></tr>
<tr><th id="738">738</th><td>  }</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering15supportSplitCSREPNS_15MachineFunctionE" title='llvm::AArch64TargetLowering::supportSplitCSR' data-ref="_ZNK4llvm21AArch64TargetLowering15supportSplitCSREPNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering15supportSplitCSREPNS_15MachineFunctionE">supportSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="524MF" title='MF' data-type='llvm::MachineFunction *' data-ref="524MF" data-ref-filename="524MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="741">741</th><td>    <b>return</b> <a class="local col4 ref" href="#524MF" title='MF' data-ref="524MF" data-ref-filename="524MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS" data-ref-filename="llvm..CallingConv..CXX_FAST_TLS">CXX_FAST_TLS</a> &amp;&amp;</td></tr>
<tr><th id="742">742</th><td>           <a class="local col4 ref" href="#524MF" title='MF' data-ref="524MF" data-ref-filename="524MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#43" title='llvm::Attribute::NoUnwind' data-ref="llvm::Attribute::NoUnwind" data-ref-filename="llvm..Attribute..NoUnwind">NoUnwind</a>);</td></tr>
<tr><th id="743">743</th><td>  }</td></tr>
<tr><th id="744">744</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE" title='llvm::AArch64TargetLowering::initializeSplitCSR' data-ref="_ZNK4llvm21AArch64TargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE">initializeSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="525Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="525Entry" data-ref-filename="525Entry">Entry</dfn>) <em>const</em> override;</td></tr>
<tr><th id="745">745</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE" title='llvm::AArch64TargetLowering::insertCopiesSplitCSR' data-ref="_ZNK4llvm21AArch64TargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE">insertCopiesSplitCSR</dfn>(</td></tr>
<tr><th id="746">746</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="526Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="526Entry" data-ref-filename="526Entry">Entry</dfn>,</td></tr>
<tr><th id="747">747</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col7 decl" id="527Exits" title='Exits' data-type='const SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="527Exits" data-ref-filename="527Exits">Exits</dfn>) <em>const</em> override;</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" title='llvm::AArch64TargetLowering::supportSwiftError' data-ref="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17supportSwiftErrorEv">supportSwiftError</dfn>() <em>const</em> override {</td></tr>
<tr><th id="750">750</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="751">751</th><td>  }</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <i class="doc">/// Enable aggressive FMA fusion on targets that want it.</i></td></tr>
<tr><th id="754">754</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering25enableAggressiveFMAFusionENS_3EVTE" title='llvm::AArch64TargetLowering::enableAggressiveFMAFusion' data-ref="_ZNK4llvm21AArch64TargetLowering25enableAggressiveFMAFusionENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering25enableAggressiveFMAFusionENS_3EVTE">enableAggressiveFMAFusion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col8 decl" id="528VT" title='VT' data-type='llvm::EVT' data-ref="528VT" data-ref-filename="528VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <i class="doc">/// Returns the size of the platform's va_list object.</i></td></tr>
<tr><th id="757">757</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering19getVaListSizeInBitsERKNS_10DataLayoutE" title='llvm::AArch64TargetLowering::getVaListSizeInBits' data-ref="_ZNK4llvm21AArch64TargetLowering19getVaListSizeInBitsERKNS_10DataLayoutE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19getVaListSizeInBitsERKNS_10DataLayoutE">getVaListSizeInBits</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col9 decl" id="529DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="529DL" data-ref-filename="529DL">DL</dfn>) <em>const</em> override;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <i class="doc">/// Returns true if<span class="command"> \p</span> <span class="arg">VecTy</span> is a legal interleaved access type. This</i></td></tr>
<tr><th id="760">760</th><td><i class="doc">  /// function checks the vector element type and the overall width of the</i></td></tr>
<tr><th id="761">761</th><td><i class="doc">  /// vector.</i></td></tr>
<tr><th id="762">762</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering28isLegalInterleavedAccessTypeEPNS_10VectorTypeERKNS_10DataLayoutE" title='llvm::AArch64TargetLowering::isLegalInterleavedAccessType' data-ref="_ZNK4llvm21AArch64TargetLowering28isLegalInterleavedAccessTypeEPNS_10VectorTypeERKNS_10DataLayoutE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering28isLegalInterleavedAccessTypeEPNS_10VectorTypeERKNS_10DataLayoutE">isLegalInterleavedAccessType</dfn>(<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType" data-ref-filename="llvm..VectorType">VectorType</a> *<dfn class="local col0 decl" id="530VecTy" title='VecTy' data-type='llvm::VectorType *' data-ref="530VecTy" data-ref-filename="530VecTy">VecTy</dfn>,</td></tr>
<tr><th id="763">763</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col1 decl" id="531DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="531DL" data-ref-filename="531DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <i class="doc">/// Returns the number of interleaved accesses that will be generated when</i></td></tr>
<tr><th id="766">766</th><td><i class="doc">  /// lowering accesses of the given type.</i></td></tr>
<tr><th id="767">767</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering25getNumInterleavedAccessesEPNS_10VectorTypeERKNS_10DataLayoutE" title='llvm::AArch64TargetLowering::getNumInterleavedAccesses' data-ref="_ZNK4llvm21AArch64TargetLowering25getNumInterleavedAccessesEPNS_10VectorTypeERKNS_10DataLayoutE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering25getNumInterleavedAccessesEPNS_10VectorTypeERKNS_10DataLayoutE">getNumInterleavedAccesses</dfn>(<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType" data-ref-filename="llvm..VectorType">VectorType</a> *<dfn class="local col2 decl" id="532VecTy" title='VecTy' data-type='llvm::VectorType *' data-ref="532VecTy" data-ref-filename="532VecTy">VecTy</dfn>,</td></tr>
<tr><th id="768">768</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col3 decl" id="533DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="533DL" data-ref-filename="533DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering17getTargetMMOFlagsERKNS_11InstructionE" title='llvm::AArch64TargetLowering::getTargetMMOFlags' data-ref="_ZNK4llvm21AArch64TargetLowering17getTargetMMOFlagsERKNS_11InstructionE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17getTargetMMOFlagsERKNS_11InstructionE">getTargetMMOFlags</dfn>(</td></tr>
<tr><th id="771">771</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> &amp;<dfn class="local col4 decl" id="534I" title='I' data-type='const llvm::Instruction &amp;' data-ref="534I" data-ref-filename="534I">I</dfn>) <em>const</em> override;</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb" title='llvm::AArch64TargetLowering::functionArgumentNeedsConsecutiveRegisters' data-ref="_ZNK4llvm21AArch64TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb">functionArgumentNeedsConsecutiveRegisters</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col5 decl" id="535Ty" title='Ty' data-type='llvm::Type *' data-ref="535Ty" data-ref-filename="535Ty">Ty</dfn>,</td></tr>
<tr><th id="774">774</th><td>                                                 <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col6 decl" id="536CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="536CallConv" data-ref-filename="536CallConv">CallConv</dfn>,</td></tr>
<tr><th id="775">775</th><td>                                                 <em>bool</em> <dfn class="local col7 decl" id="537isVarArg" title='isVarArg' data-type='bool' data-ref="537isVarArg" data-ref-filename="537isVarArg">isVarArg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="776">776</th><td>  <i class="doc">/// Used for exception handling on Win64.</i></td></tr>
<tr><th id="777">777</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering22needsFixedCatchObjectsEv" title='llvm::AArch64TargetLowering::needsFixedCatchObjects' data-ref="_ZNK4llvm21AArch64TargetLowering22needsFixedCatchObjectsEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22needsFixedCatchObjectsEv">needsFixedCatchObjects</dfn>() <em>const</em> override;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering17fallBackToDAGISelERKNS_11InstructionE" title='llvm::AArch64TargetLowering::fallBackToDAGISel' data-ref="_ZNK4llvm21AArch64TargetLowering17fallBackToDAGISelERKNS_11InstructionE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17fallBackToDAGISelERKNS_11InstructionE">fallBackToDAGISel</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> &amp;<dfn class="local col8 decl" id="538Inst" title='Inst' data-type='const llvm::Instruction &amp;' data-ref="538Inst" data-ref-filename="538Inst">Inst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <i class="doc">/// SVE code generation for fixed length vectors does not custom lower</i></td></tr>
<tr><th id="782">782</th><td><i class="doc">  /// BUILD_VECTOR. This makes BUILD_VECTOR legalisation a source of stores to</i></td></tr>
<tr><th id="783">783</th><td><i class="doc">  /// merge. However, merging them creates a BUILD_VECTOR that is just as</i></td></tr>
<tr><th id="784">784</th><td><i class="doc">  /// illegal as the original, thus leading to an infinite legalisation loop.</i></td></tr>
<tr><th id="785">785</th><td><i class="doc">  /// NOTE: Once BUILD_VECTOR is legal or can be custom lowered for all legal</i></td></tr>
<tr><th id="786">786</th><td><i class="doc">  /// vector types this override can be removed.</i></td></tr>
<tr><th id="787">787</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering28mergeStoresAfterLegalizationENS_3EVTE" title='llvm::AArch64TargetLowering::mergeStoresAfterLegalization' data-ref="_ZNK4llvm21AArch64TargetLowering28mergeStoresAfterLegalizationENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering28mergeStoresAfterLegalizationENS_3EVTE">mergeStoresAfterLegalization</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col9 decl" id="539VT" title='VT' data-type='llvm::EVT' data-ref="539VT" data-ref-filename="539VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><b>private</b>:</td></tr>
<tr><th id="790">790</th><td>  <i class="doc">/// Keep a pointer to the AArch64Subtarget around so that we can</i></td></tr>
<tr><th id="791">791</th><td><i class="doc">  /// make the right decision when generating code for different targets.</i></td></tr>
<tr><th id="792">792</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> *<dfn class="decl field" id="llvm::AArch64TargetLowering::Subtarget" title='llvm::AArch64TargetLowering::Subtarget' data-ref="llvm::AArch64TargetLowering::Subtarget" data-ref-filename="llvm..AArch64TargetLowering..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering13isExtFreeImplEPKNS_11InstructionE" title='llvm::AArch64TargetLowering::isExtFreeImpl' data-ref="_ZNK4llvm21AArch64TargetLowering13isExtFreeImplEPKNS_11InstructionE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13isExtFreeImplEPKNS_11InstructionE">isExtFreeImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col0 decl" id="540Ext" title='Ext' data-type='const llvm::Instruction *' data-ref="540Ext" data-ref-filename="540Ext">Ext</dfn>) <em>const</em> override;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm21AArch64TargetLowering14addTypeForNEONENS_3MVTES1_" title='llvm::AArch64TargetLowering::addTypeForNEON' data-ref="_ZN4llvm21AArch64TargetLowering14addTypeForNEONENS_3MVTES1_" data-ref-filename="_ZN4llvm21AArch64TargetLowering14addTypeForNEONENS_3MVTES1_">addTypeForNEON</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="541VT" title='VT' data-type='llvm::MVT' data-ref="541VT" data-ref-filename="541VT">VT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="542PromotedBitwiseVT" title='PromotedBitwiseVT' data-type='llvm::MVT' data-ref="542PromotedBitwiseVT" data-ref-filename="542PromotedBitwiseVT">PromotedBitwiseVT</dfn>);</td></tr>
<tr><th id="797">797</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm21AArch64TargetLowering24addTypeForFixedLengthSVEENS_3MVTE" title='llvm::AArch64TargetLowering::addTypeForFixedLengthSVE' data-ref="_ZN4llvm21AArch64TargetLowering24addTypeForFixedLengthSVEENS_3MVTE" data-ref-filename="_ZN4llvm21AArch64TargetLowering24addTypeForFixedLengthSVEENS_3MVTE">addTypeForFixedLengthSVE</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col3 decl" id="543VT" title='VT' data-type='llvm::MVT' data-ref="543VT" data-ref-filename="543VT">VT</dfn>);</td></tr>
<tr><th id="798">798</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm21AArch64TargetLowering16addDRTypeForNEONENS_3MVTE" title='llvm::AArch64TargetLowering::addDRTypeForNEON' data-ref="_ZN4llvm21AArch64TargetLowering16addDRTypeForNEONENS_3MVTE" data-ref-filename="_ZN4llvm21AArch64TargetLowering16addDRTypeForNEONENS_3MVTE">addDRTypeForNEON</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col4 decl" id="544VT" title='VT' data-type='llvm::MVT' data-ref="544VT" data-ref-filename="544VT">VT</dfn>);</td></tr>
<tr><th id="799">799</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm21AArch64TargetLowering16addQRTypeForNEONENS_3MVTE" title='llvm::AArch64TargetLowering::addQRTypeForNEON' data-ref="_ZN4llvm21AArch64TargetLowering16addQRTypeForNEONENS_3MVTE" data-ref-filename="_ZN4llvm21AArch64TargetLowering16addQRTypeForNEONENS_3MVTE">addQRTypeForNEON</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="545VT" title='VT' data-type='llvm::MVT' data-ref="545VT" data-ref-filename="545VT">VT</dfn>);</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::AArch64TargetLowering::LowerFormalArguments' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerFormalArguments</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="546Chain" title='Chain' data-type='llvm::SDValue' data-ref="546Chain" data-ref-filename="546Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col7 decl" id="547CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="547CallConv" data-ref-filename="547CallConv">CallConv</dfn>,</td></tr>
<tr><th id="802">802</th><td>                               <em>bool</em> <dfn class="local col8 decl" id="548isVarArg" title='isVarArg' data-type='bool' data-ref="548isVarArg" data-ref-filename="548isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="803">803</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg" data-ref-filename="llvm..ISD..InputArg">InputArg</a>&gt; &amp;<dfn class="local col9 decl" id="549Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="549Ins" data-ref-filename="549Ins">Ins</dfn>,</td></tr>
<tr><th id="804">804</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col0 decl" id="550DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="550DL" data-ref-filename="550DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="551DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="551DAG" data-ref-filename="551DAG">DAG</dfn>,</td></tr>
<tr><th id="805">805</th><td>                               <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col2 decl" id="552InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="552InVals" data-ref-filename="552InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" title='llvm::AArch64TargetLowering::LowerCall' data-ref="_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE">LowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo" data-ref-filename="llvm..TargetLowering..CallLoweringInfo">CallLoweringInfo</a> &amp; <i>/*CLI*/</i>,</td></tr>
<tr><th id="808">808</th><td>                    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col3 decl" id="553InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="553InVals" data-ref-filename="553InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_" title='llvm::AArch64TargetLowering::LowerCallResult' data-ref="_ZNK4llvm21AArch64TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_" data-ref-filename="_ZNK4llvm21AArch64TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_">LowerCallResult</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="554Chain" title='Chain' data-type='llvm::SDValue' data-ref="554Chain" data-ref-filename="554Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="555InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="555InFlag" data-ref-filename="555InFlag">InFlag</dfn>,</td></tr>
<tr><th id="811">811</th><td>                          <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col6 decl" id="556CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="556CallConv" data-ref-filename="556CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col7 decl" id="557isVarArg" title='isVarArg' data-type='bool' data-ref="557isVarArg" data-ref-filename="557isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="812">812</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg" data-ref-filename="llvm..ISD..InputArg">InputArg</a>&gt; &amp;<dfn class="local col8 decl" id="558Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="558Ins" data-ref-filename="558Ins">Ins</dfn>,</td></tr>
<tr><th id="813">813</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="559DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="559DL" data-ref-filename="559DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="560DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="560DAG" data-ref-filename="560DAG">DAG</dfn>,</td></tr>
<tr><th id="814">814</th><td>                          <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col1 decl" id="561InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="561InVals" data-ref-filename="561InVals">InVals</dfn>, <em>bool</em> <dfn class="local col2 decl" id="562isThisReturn" title='isThisReturn' data-type='bool' data-ref="562isThisReturn" data-ref-filename="562isThisReturn">isThisReturn</dfn>,</td></tr>
<tr><th id="815">815</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="563ThisVal" title='ThisVal' data-type='llvm::SDValue' data-ref="563ThisVal" data-ref-filename="563ThisVal">ThisVal</dfn>) <em>const</em>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSTORE' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE">LowerSTORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="564Op" title='Op' data-type='llvm::SDValue' data-ref="564Op" data-ref-filename="564Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="565DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="565DAG" data-ref-filename="565DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="818">818</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering8LowerABSENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerABS' data-ref="_ZNK4llvm21AArch64TargetLowering8LowerABSENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering8LowerABSENS_7SDValueERNS_12SelectionDAGE">LowerABS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="566Op" title='Op' data-type='llvm::SDValue' data-ref="566Op" data-ref-filename="566Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="567DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="567DAG" data-ref-filename="567DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering12LowerMGATHERENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerMGATHER' data-ref="_ZNK4llvm21AArch64TargetLowering12LowerMGATHERENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering12LowerMGATHERENS_7SDValueERNS_12SelectionDAGE">LowerMGATHER</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="568Op" title='Op' data-type='llvm::SDValue' data-ref="568Op" data-ref-filename="568Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="569DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="569DAG" data-ref-filename="569DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="821">821</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering13LowerMSCATTERENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerMSCATTER' data-ref="_ZNK4llvm21AArch64TargetLowering13LowerMSCATTERENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13LowerMSCATTERENS_7SDValueERNS_12SelectionDAGE">LowerMSCATTER</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="570Op" title='Op' data-type='llvm::SDValue' data-ref="570Op" data-ref-filename="570Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="571DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="571DAG" data-ref-filename="571DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerINTRINSIC_WO_CHAIN' data-ref="_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_WO_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="572Op" title='Op' data-type='llvm::SDValue' data-ref="572Op" data-ref-filename="572Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="573DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="573DAG" data-ref-filename="573DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144" title='llvm::AArch64TargetLowering::isEligibleForTailCallOptimization' data-ref="_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144" data-ref-filename="_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144">isEligibleForTailCallOptimization</dfn>(</td></tr>
<tr><th id="826">826</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="574Callee" title='Callee' data-type='llvm::SDValue' data-ref="574Callee" data-ref-filename="574Callee">Callee</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col5 decl" id="575CalleeCC" title='CalleeCC' data-type='CallingConv::ID' data-ref="575CalleeCC" data-ref-filename="575CalleeCC">CalleeCC</dfn>, <em>bool</em> <dfn class="local col6 decl" id="576isVarArg" title='isVarArg' data-type='bool' data-ref="576isVarArg" data-ref-filename="576isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="827">827</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg" data-ref-filename="llvm..ISD..OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col7 decl" id="577Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="577Outs" data-ref-filename="577Outs">Outs</dfn>,</td></tr>
<tr><th id="828">828</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="578OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="578OutVals" data-ref-filename="578OutVals">OutVals</dfn>,</td></tr>
<tr><th id="829">829</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg" data-ref-filename="llvm..ISD..InputArg">InputArg</a>&gt; &amp;<dfn class="local col9 decl" id="579Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="579Ins" data-ref-filename="579Ins">Ins</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="580DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="580DAG" data-ref-filename="580DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>  <i class="doc">/// Finds the incoming stack arguments which overlap the given fixed stack</i></td></tr>
<tr><th id="832">832</th><td><i class="doc">  /// object and incorporates their load into the current chain. This prevents</i></td></tr>
<tr><th id="833">833</th><td><i class="doc">  /// an upcoming store from clobbering the stack argument before it's used.</i></td></tr>
<tr><th id="834">834</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi" title='llvm::AArch64TargetLowering::addTokenForArgument' data-ref="_ZNK4llvm21AArch64TargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi">addTokenForArgument</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="581Chain" title='Chain' data-type='llvm::SDValue' data-ref="581Chain" data-ref-filename="581Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="582DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="582DAG" data-ref-filename="582DAG">DAG</dfn>,</td></tr>
<tr><th id="835">835</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="583MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="583MFI" data-ref-filename="583MFI">MFI</dfn>, <em>int</em> <dfn class="local col4 decl" id="584ClobberedFI" title='ClobberedFI' data-type='int' data-ref="584ClobberedFI" data-ref-filename="584ClobberedFI">ClobberedFI</dfn>) <em>const</em>;</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering22DoesCalleeRestoreStackEjb" title='llvm::AArch64TargetLowering::DoesCalleeRestoreStack' data-ref="_ZNK4llvm21AArch64TargetLowering22DoesCalleeRestoreStackEjb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22DoesCalleeRestoreStackEjb">DoesCalleeRestoreStack</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col5 decl" id="585CallCC" title='CallCC' data-type='CallingConv::ID' data-ref="585CallCC" data-ref-filename="585CallCC">CallCC</dfn>, <em>bool</em> <dfn class="local col6 decl" id="586TailCallOpt" title='TailCallOpt' data-type='bool' data-ref="586TailCallOpt" data-ref-filename="586TailCallOpt">TailCallOpt</dfn>) <em>const</em>;</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering19saveVarArgRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueE" title='llvm::AArch64TargetLowering::saveVarArgRegisters' data-ref="_ZNK4llvm21AArch64TargetLowering19saveVarArgRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19saveVarArgRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueE">saveVarArgRegisters</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> &amp;<dfn class="local col7 decl" id="587CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="587CCInfo" data-ref-filename="587CCInfo">CCInfo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="588DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="588DAG" data-ref-filename="588DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="589DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="589DL" data-ref-filename="589DL">DL</dfn>,</td></tr>
<tr><th id="840">840</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="590Chain" title='Chain' data-type='llvm::SDValue &amp;' data-ref="590Chain" data-ref-filename="590Chain">Chain</dfn>) <em>const</em>;</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE" title='llvm::AArch64TargetLowering::CanLowerReturn' data-ref="_ZNK4llvm21AArch64TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE">CanLowerReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col1 decl" id="591CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="591CallConv" data-ref-filename="591CallConv">CallConv</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="592MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="592MF" data-ref-filename="592MF">MF</dfn>,</td></tr>
<tr><th id="843">843</th><td>                      <em>bool</em> <dfn class="local col3 decl" id="593isVarArg" title='isVarArg' data-type='bool' data-ref="593isVarArg" data-ref-filename="593isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="844">844</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg" data-ref-filename="llvm..ISD..OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col4 decl" id="594Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="594Outs" data-ref-filename="594Outs">Outs</dfn>,</td></tr>
<tr><th id="845">845</th><td>                      <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col5 decl" id="595Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="595Context" data-ref-filename="595Context">Context</dfn>) <em>const</em> override;</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerReturn' data-ref="_ZNK4llvm21AArch64TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE">LowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="596Chain" title='Chain' data-type='llvm::SDValue' data-ref="596Chain" data-ref-filename="596Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col7 decl" id="597CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="597CallConv" data-ref-filename="597CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col8 decl" id="598isVarArg" title='isVarArg' data-type='bool' data-ref="598isVarArg" data-ref-filename="598isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="848">848</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg" data-ref-filename="llvm..ISD..OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col9 decl" id="599Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="599Outs" data-ref-filename="599Outs">Outs</dfn>,</td></tr>
<tr><th id="849">849</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col0 decl" id="600OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="600OutVals" data-ref-filename="600OutVals">OutVals</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="601DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="601DL" data-ref-filename="601DL">DL</dfn>,</td></tr>
<tr><th id="850">850</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="602DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="602DAG" data-ref-filename="602DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_19GlobalAddressSDNodeENS_3EVTERNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getTargetNode' data-ref="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_19GlobalAddressSDNodeENS_3EVTERNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_19GlobalAddressSDNodeENS_3EVTERNS_12SelectionDAGEj">getTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode" data-ref-filename="llvm..GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col3 decl" id="603N" title='N' data-type='llvm::GlobalAddressSDNode *' data-ref="603N" data-ref-filename="603N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col4 decl" id="604Ty" title='Ty' data-type='llvm::EVT' data-ref="604Ty" data-ref-filename="604Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="605DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="605DAG" data-ref-filename="605DAG">DAG</dfn>,</td></tr>
<tr><th id="853">853</th><td>                        <em>unsigned</em> <dfn class="local col6 decl" id="606Flag" title='Flag' data-type='unsigned int' data-ref="606Flag" data-ref-filename="606Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="854">854</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_15JumpTableSDNodeENS_3EVTERNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getTargetNode' data-ref="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_15JumpTableSDNodeENS_3EVTERNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_15JumpTableSDNodeENS_3EVTERNS_12SelectionDAGEj">getTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::JumpTableSDNode" title='llvm::JumpTableSDNode' data-ref="llvm::JumpTableSDNode" data-ref-filename="llvm..JumpTableSDNode">JumpTableSDNode</a> *<dfn class="local col7 decl" id="607N" title='N' data-type='llvm::JumpTableSDNode *' data-ref="607N" data-ref-filename="607N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col8 decl" id="608Ty" title='Ty' data-type='llvm::EVT' data-ref="608Ty" data-ref-filename="608Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="609DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="609DAG" data-ref-filename="609DAG">DAG</dfn>,</td></tr>
<tr><th id="855">855</th><td>                        <em>unsigned</em> <dfn class="local col0 decl" id="610Flag" title='Flag' data-type='unsigned int' data-ref="610Flag" data-ref-filename="610Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="856">856</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_18ConstantPoolSDNodeENS_3EVTERNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getTargetNode' data-ref="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_18ConstantPoolSDNodeENS_3EVTERNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_18ConstantPoolSDNodeENS_3EVTERNS_12SelectionDAGEj">getTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantPoolSDNode" title='llvm::ConstantPoolSDNode' data-ref="llvm::ConstantPoolSDNode" data-ref-filename="llvm..ConstantPoolSDNode">ConstantPoolSDNode</a> *<dfn class="local col1 decl" id="611N" title='N' data-type='llvm::ConstantPoolSDNode *' data-ref="611N" data-ref-filename="611N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col2 decl" id="612Ty" title='Ty' data-type='llvm::EVT' data-ref="612Ty" data-ref-filename="612Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="613DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="613DAG" data-ref-filename="613DAG">DAG</dfn>,</td></tr>
<tr><th id="857">857</th><td>                        <em>unsigned</em> <dfn class="local col4 decl" id="614Flag" title='Flag' data-type='unsigned int' data-ref="614Flag" data-ref-filename="614Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="858">858</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_18BlockAddressSDNodeENS_3EVTERNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getTargetNode' data-ref="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_18BlockAddressSDNodeENS_3EVTERNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13getTargetNodeEPNS_18BlockAddressSDNodeENS_3EVTERNS_12SelectionDAGEj">getTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BlockAddressSDNode" title='llvm::BlockAddressSDNode' data-ref="llvm::BlockAddressSDNode" data-ref-filename="llvm..BlockAddressSDNode">BlockAddressSDNode</a> *<dfn class="local col5 decl" id="615N" title='N' data-type='llvm::BlockAddressSDNode *' data-ref="615N" data-ref-filename="615N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col6 decl" id="616Ty" title='Ty' data-type='llvm::EVT' data-ref="616Ty" data-ref-filename="616Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="617DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="617DAG" data-ref-filename="617DAG">DAG</dfn>,</td></tr>
<tr><th id="859">859</th><td>                        <em>unsigned</em> <dfn class="local col8 decl" id="618Flag" title='Flag' data-type='unsigned int' data-ref="618Flag" data-ref-filename="618Flag">Flag</dfn>) <em>const</em>;</td></tr>
<tr><th id="860">860</th><td>  <b>template</b> &lt;<b>class</b> NodeTy&gt;</td></tr>
<tr><th id="861">861</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering6getGOTEPT_RNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getGOT' data-ref="_ZNK4llvm21AArch64TargetLowering6getGOTEPT_RNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering6getGOTEPT_RNS_12SelectionDAGEj">getGOT</dfn>(NodeTy *<dfn class="local col9 decl" id="619N" title='N' data-type='NodeTy *' data-ref="619N" data-ref-filename="619N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="620DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="620DAG" data-ref-filename="620DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="621Flags" title='Flags' data-type='unsigned int' data-ref="621Flags" data-ref-filename="621Flags">Flags</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="862">862</th><td>  <b>template</b> &lt;<b>class</b> NodeTy&gt;</td></tr>
<tr><th id="863">863</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering12getAddrLargeEPT_RNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getAddrLarge' data-ref="_ZNK4llvm21AArch64TargetLowering12getAddrLargeEPT_RNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering12getAddrLargeEPT_RNS_12SelectionDAGEj">getAddrLarge</dfn>(NodeTy *<dfn class="local col2 decl" id="622N" title='N' data-type='NodeTy *' data-ref="622N" data-ref-filename="622N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="623DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="623DAG" data-ref-filename="623DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="624Flags" title='Flags' data-type='unsigned int' data-ref="624Flags" data-ref-filename="624Flags">Flags</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="864">864</th><td>  <b>template</b> &lt;<b>class</b> NodeTy&gt;</td></tr>
<tr><th id="865">865</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering7getAddrEPT_RNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getAddr' data-ref="_ZNK4llvm21AArch64TargetLowering7getAddrEPT_RNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering7getAddrEPT_RNS_12SelectionDAGEj">getAddr</dfn>(NodeTy *<dfn class="local col5 decl" id="625N" title='N' data-type='NodeTy *' data-ref="625N" data-ref-filename="625N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="626DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="626DAG" data-ref-filename="626DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="627Flags" title='Flags' data-type='unsigned int' data-ref="627Flags" data-ref-filename="627Flags">Flags</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="866">866</th><td>  <b>template</b> &lt;<b>class</b> NodeTy&gt;</td></tr>
<tr><th id="867">867</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering11getAddrTinyEPT_RNS_12SelectionDAGEj" title='llvm::AArch64TargetLowering::getAddrTiny' data-ref="_ZNK4llvm21AArch64TargetLowering11getAddrTinyEPT_RNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm21AArch64TargetLowering11getAddrTinyEPT_RNS_12SelectionDAGEj">getAddrTiny</dfn>(NodeTy *<dfn class="local col8 decl" id="628N" title='N' data-type='NodeTy *' data-ref="628N" data-ref-filename="628N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="629DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="629DAG" data-ref-filename="629DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="630Flags" title='Flags' data-type='unsigned int' data-ref="630Flags" data-ref-filename="630Flags">Flags</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="868">868</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering21LowerADDROFRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerADDROFRETURNADDR' data-ref="_ZNK4llvm21AArch64TargetLowering21LowerADDROFRETURNADDRENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering21LowerADDROFRETURNADDRENS_7SDValueERNS_12SelectionDAGE">LowerADDROFRETURNADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="631Op" title='Op' data-type='llvm::SDValue' data-ref="631Op" data-ref-filename="631Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="632DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="632DAG" data-ref-filename="632DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="869">869</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerGlobalAddress' data-ref="_ZNK4llvm21AArch64TargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="633Op" title='Op' data-type='llvm::SDValue' data-ref="633Op" data-ref-filename="633Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="634DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="634DAG" data-ref-filename="634DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="870">870</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerGlobalTLSAddress' data-ref="_ZNK4llvm21AArch64TargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="635Op" title='Op' data-type='llvm::SDValue' data-ref="635Op" data-ref-filename="635Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="636DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="636DAG" data-ref-filename="636DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="871">871</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering27LowerDarwinGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerDarwinGlobalTLSAddress' data-ref="_ZNK4llvm21AArch64TargetLowering27LowerDarwinGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering27LowerDarwinGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerDarwinGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="637Op" title='Op' data-type='llvm::SDValue' data-ref="637Op" data-ref-filename="637Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="638DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="638DAG" data-ref-filename="638DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="872">872</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering24LowerELFGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerELFGlobalTLSAddress' data-ref="_ZNK4llvm21AArch64TargetLowering24LowerELFGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering24LowerELFGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerELFGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="639Op" title='Op' data-type='llvm::SDValue' data-ref="639Op" data-ref-filename="639Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="640DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="640DAG" data-ref-filename="640DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="873">873</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering20LowerELFTLSLocalExecEPKNS_11GlobalValueENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerELFTLSLocalExec' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerELFTLSLocalExecEPKNS_11GlobalValueENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20LowerELFTLSLocalExecEPKNS_11GlobalValueENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGE">LowerELFTLSLocalExec</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col1 decl" id="641GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="641GV" data-ref-filename="641GV">GV</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="642ThreadBase" title='ThreadBase' data-type='llvm::SDValue' data-ref="642ThreadBase" data-ref-filename="642ThreadBase">ThreadBase</dfn>,</td></tr>
<tr><th id="874">874</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="643DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="643DL" data-ref-filename="643DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="644DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="644DAG" data-ref-filename="644DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="875">875</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering22LowerELFTLSDescCallSeqENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerELFTLSDescCallSeq' data-ref="_ZNK4llvm21AArch64TargetLowering22LowerELFTLSDescCallSeqENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22LowerELFTLSDescCallSeqENS_7SDValueERKNS_5SDLocERNS_12SelectionDAGE">LowerELFTLSDescCallSeq</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="645SymAddr" title='SymAddr' data-type='llvm::SDValue' data-ref="645SymAddr" data-ref-filename="645SymAddr">SymAddr</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col6 decl" id="646DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="646DL" data-ref-filename="646DL">DL</dfn>,</td></tr>
<tr><th id="876">876</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="647DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="647DAG" data-ref-filename="647DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="877">877</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering28LowerWindowsGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerWindowsGlobalTLSAddress' data-ref="_ZNK4llvm21AArch64TargetLowering28LowerWindowsGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering28LowerWindowsGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerWindowsGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="648Op" title='Op' data-type='llvm::SDValue' data-ref="648Op" data-ref-filename="648Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="649DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="649DAG" data-ref-filename="649DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="878">878</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSETCC' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE">LowerSETCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="650Op" title='Op' data-type='llvm::SDValue' data-ref="650Op" data-ref-filename="650Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="651DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="651DAG" data-ref-filename="651DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="879">879</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering10LowerBR_CCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerBR_CC' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerBR_CCENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering10LowerBR_CCENS_7SDValueERNS_12SelectionDAGE">LowerBR_CC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="652Op" title='Op' data-type='llvm::SDValue' data-ref="652Op" data-ref-filename="652Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="653DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="653DAG" data-ref-filename="653DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="880">880</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSELECT' data-ref="_ZNK4llvm21AArch64TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE">LowerSELECT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="654Op" title='Op' data-type='llvm::SDValue' data-ref="654Op" data-ref-filename="654Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="655DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="655DAG" data-ref-filename="655DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="881">881</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSELECT_CC' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE">LowerSELECT_CC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="656Op" title='Op' data-type='llvm::SDValue' data-ref="656Op" data-ref-filename="656Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="657DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="657DAG" data-ref-filename="657DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="882">882</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_3ISD8CondCodeENS_7SDValueES3_S3_S3_RKNS_5SDLocERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSELECT_CC' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_3ISD8CondCodeENS_7SDValueES3_S3_S3_RKNS_5SDLocERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerSELECT_CCENS_3ISD8CondCodeENS_7SDValueES3_S3_S3_RKNS_5SDLocERNS_12SelectionDAGE">LowerSELECT_CC</dfn>(<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode" data-ref-filename="llvm..ISD..CondCode">CondCode</a> <dfn class="local col8 decl" id="658CC" title='CC' data-type='ISD::CondCode' data-ref="658CC" data-ref-filename="658CC">CC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="659LHS" title='LHS' data-type='llvm::SDValue' data-ref="659LHS" data-ref-filename="659LHS">LHS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="660RHS" title='RHS' data-type='llvm::SDValue' data-ref="660RHS" data-ref-filename="660RHS">RHS</dfn>,</td></tr>
<tr><th id="883">883</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="661TVal" title='TVal' data-type='llvm::SDValue' data-ref="661TVal" data-ref-filename="661TVal">TVal</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="662FVal" title='FVal' data-type='llvm::SDValue' data-ref="662FVal" data-ref-filename="662FVal">FVal</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="663dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="663dl" data-ref-filename="663dl">dl</dfn>,</td></tr>
<tr><th id="884">884</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="664DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="664DAG" data-ref-filename="664DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="885">885</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerJumpTableENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerJumpTable' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerJumpTableENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerJumpTableENS_7SDValueERNS_12SelectionDAGE">LowerJumpTable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="665Op" title='Op' data-type='llvm::SDValue' data-ref="665Op" data-ref-filename="665Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="666DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="666DAG" data-ref-filename="666DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="886">886</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering10LowerBR_JTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerBR_JT' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerBR_JTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering10LowerBR_JTENS_7SDValueERNS_12SelectionDAGE">LowerBR_JT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="667Op" title='Op' data-type='llvm::SDValue' data-ref="667Op" data-ref-filename="667Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="668DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="668DAG" data-ref-filename="668DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="887">887</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerConstantPool' data-ref="_ZNK4llvm21AArch64TargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE">LowerConstantPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="669Op" title='Op' data-type='llvm::SDValue' data-ref="669Op" data-ref-filename="669Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="670DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="670DAG" data-ref-filename="670DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="888">888</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerBlockAddress' data-ref="_ZNK4llvm21AArch64TargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE">LowerBlockAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="671Op" title='Op' data-type='llvm::SDValue' data-ref="671Op" data-ref-filename="671Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="672DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="672DAG" data-ref-filename="672DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="889">889</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering18LowerAAPCS_VASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerAAPCS_VASTART' data-ref="_ZNK4llvm21AArch64TargetLowering18LowerAAPCS_VASTARTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18LowerAAPCS_VASTARTENS_7SDValueERNS_12SelectionDAGE">LowerAAPCS_VASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="673Op" title='Op' data-type='llvm::SDValue' data-ref="673Op" data-ref-filename="673Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="674DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="674DAG" data-ref-filename="674DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="890">890</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering19LowerDarwin_VASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerDarwin_VASTART' data-ref="_ZNK4llvm21AArch64TargetLowering19LowerDarwin_VASTARTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19LowerDarwin_VASTARTENS_7SDValueERNS_12SelectionDAGE">LowerDarwin_VASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="675Op" title='Op' data-type='llvm::SDValue' data-ref="675Op" data-ref-filename="675Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="676DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="676DAG" data-ref-filename="676DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="891">891</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering18LowerWin64_VASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerWin64_VASTART' data-ref="_ZNK4llvm21AArch64TargetLowering18LowerWin64_VASTARTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18LowerWin64_VASTARTENS_7SDValueERNS_12SelectionDAGE">LowerWin64_VASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="677Op" title='Op' data-type='llvm::SDValue' data-ref="677Op" data-ref-filename="677Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="678DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="678DAG" data-ref-filename="678DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="892">892</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering12LowerVASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVASTART' data-ref="_ZNK4llvm21AArch64TargetLowering12LowerVASTARTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering12LowerVASTARTENS_7SDValueERNS_12SelectionDAGE">LowerVASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="679Op" title='Op' data-type='llvm::SDValue' data-ref="679Op" data-ref-filename="679Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="680DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="680DAG" data-ref-filename="680DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="893">893</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering11LowerVACOPYENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVACOPY' data-ref="_ZNK4llvm21AArch64TargetLowering11LowerVACOPYENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering11LowerVACOPYENS_7SDValueERNS_12SelectionDAGE">LowerVACOPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="681Op" title='Op' data-type='llvm::SDValue' data-ref="681Op" data-ref-filename="681Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="682DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="682DAG" data-ref-filename="682DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="894">894</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering10LowerVAARGENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVAARG' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerVAARGENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering10LowerVAARGENS_7SDValueERNS_12SelectionDAGE">LowerVAARG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="683Op" title='Op' data-type='llvm::SDValue' data-ref="683Op" data-ref-filename="683Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="684DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="684DAG" data-ref-filename="684DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="895">895</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFRAMEADDR' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE">LowerFRAMEADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="685Op" title='Op' data-type='llvm::SDValue' data-ref="685Op" data-ref-filename="685Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="686DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="686DAG" data-ref-filename="686DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="896">896</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerSPONENTRYENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSPONENTRY' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerSPONENTRYENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerSPONENTRYENS_7SDValueERNS_12SelectionDAGE">LowerSPONENTRY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="687Op" title='Op' data-type='llvm::SDValue' data-ref="687Op" data-ref-filename="687Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="688DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="688DAG" data-ref-filename="688DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="897">897</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerRETURNADDR' data-ref="_ZNK4llvm21AArch64TargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE">LowerRETURNADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="689Op" title='Op' data-type='llvm::SDValue' data-ref="689Op" data-ref-filename="689Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="690DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="690DAG" data-ref-filename="690DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="898">898</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFLT_ROUNDS_' data-ref="_ZNK4llvm21AArch64TargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE">LowerFLT_ROUNDS_</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="691Op" title='Op' data-type='llvm::SDValue' data-ref="691Op" data-ref-filename="691Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="692DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="692DAG" data-ref-filename="692DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="899">899</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerINSERT_VECTOR_ELT' data-ref="_ZNK4llvm21AArch64TargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">LowerINSERT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="693Op" title='Op' data-type='llvm::SDValue' data-ref="693Op" data-ref-filename="693Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="694DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="694DAG" data-ref-filename="694DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="900">900</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering23LowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm21AArch64TargetLowering23LowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering23LowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">LowerEXTRACT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="695Op" title='Op' data-type='llvm::SDValue' data-ref="695Op" data-ref-filename="695Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="696DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="696DAG" data-ref-filename="696DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="901">901</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering21LowerSCALAR_TO_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSCALAR_TO_VECTOR' data-ref="_ZNK4llvm21AArch64TargetLowering21LowerSCALAR_TO_VECTORENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering21LowerSCALAR_TO_VECTORENS_7SDValueERNS_12SelectionDAGE">LowerSCALAR_TO_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="697Op" title='Op' data-type='llvm::SDValue' data-ref="697Op" data-ref-filename="697Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="698DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="698DAG" data-ref-filename="698DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="902">902</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerBUILD_VECTOR' data-ref="_ZNK4llvm21AArch64TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE">LowerBUILD_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="699Op" title='Op' data-type='llvm::SDValue' data-ref="699Op" data-ref-filename="699Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="700DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="700DAG" data-ref-filename="700DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="903">903</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVECTOR_SHUFFLE' data-ref="_ZNK4llvm21AArch64TargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE">LowerVECTOR_SHUFFLE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="701Op" title='Op' data-type='llvm::SDValue' data-ref="701Op" data-ref-filename="701Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="702DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="702DAG" data-ref-filename="702DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="904">904</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering17LowerSPLAT_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerSPLAT_VECTOR' data-ref="_ZNK4llvm21AArch64TargetLowering17LowerSPLAT_VECTORENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17LowerSPLAT_VECTORENS_7SDValueERNS_12SelectionDAGE">LowerSPLAT_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="703Op" title='Op' data-type='llvm::SDValue' data-ref="703Op" data-ref-filename="703Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="704DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="704DAG" data-ref-filename="704DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="905">905</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering13LowerDUPQLaneENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerDUPQLane' data-ref="_ZNK4llvm21AArch64TargetLowering13LowerDUPQLaneENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13LowerDUPQLaneENS_7SDValueERNS_12SelectionDAGE">LowerDUPQLane</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="705Op" title='Op' data-type='llvm::SDValue' data-ref="705Op" data-ref-filename="705Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="706DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="706DAG" data-ref-filename="706DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="906">906</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering19LowerToPredicatedOpENS_7SDValueERNS_12SelectionDAGEjb" title='llvm::AArch64TargetLowering::LowerToPredicatedOp' data-ref="_ZNK4llvm21AArch64TargetLowering19LowerToPredicatedOpENS_7SDValueERNS_12SelectionDAGEjb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19LowerToPredicatedOpENS_7SDValueERNS_12SelectionDAGEjb">LowerToPredicatedOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="707Op" title='Op' data-type='llvm::SDValue' data-ref="707Op" data-ref-filename="707Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="708DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="708DAG" data-ref-filename="708DAG">DAG</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="709NewOp" title='NewOp' data-type='unsigned int' data-ref="709NewOp" data-ref-filename="709NewOp">NewOp</dfn>,</td></tr>
<tr><th id="907">907</th><td>                              <em>bool</em> <dfn class="local col0 decl" id="710OverrideNEON" title='OverrideNEON' data-type='bool' data-ref="710OverrideNEON" data-ref-filename="710OverrideNEON">OverrideNEON</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="908">908</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering17LowerToScalableOpENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerToScalableOp' data-ref="_ZNK4llvm21AArch64TargetLowering17LowerToScalableOpENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17LowerToScalableOpENS_7SDValueERNS_12SelectionDAGE">LowerToScalableOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="711Op" title='Op' data-type='llvm::SDValue' data-ref="711Op" data-ref-filename="711Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="712DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="712DAG" data-ref-filename="712DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="909">909</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerEXTRACT_SUBVECTOR' data-ref="_ZNK4llvm21AArch64TargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE">LowerEXTRACT_SUBVECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="713Op" title='Op' data-type='llvm::SDValue' data-ref="713Op" data-ref-filename="713Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="714DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="714DAG" data-ref-filename="714DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="910">910</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering21LowerINSERT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerINSERT_SUBVECTOR' data-ref="_ZNK4llvm21AArch64TargetLowering21LowerINSERT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering21LowerINSERT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE">LowerINSERT_SUBVECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="715Op" title='Op' data-type='llvm::SDValue' data-ref="715Op" data-ref-filename="715Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="716DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="716DAG" data-ref-filename="716DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="911">911</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering8LowerDIVENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerDIV' data-ref="_ZNK4llvm21AArch64TargetLowering8LowerDIVENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering8LowerDIVENS_7SDValueERNS_12SelectionDAGE">LowerDIV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="717Op" title='Op' data-type='llvm::SDValue' data-ref="717Op" data-ref-filename="717Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="718DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="718DAG" data-ref-filename="718DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="912">912</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering8LowerMULENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerMUL' data-ref="_ZNK4llvm21AArch64TargetLowering8LowerMULENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering8LowerMULENS_7SDValueERNS_12SelectionDAGE">LowerMUL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="719Op" title='Op' data-type='llvm::SDValue' data-ref="719Op" data-ref-filename="719Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="720DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="720DAG" data-ref-filename="720DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="913">913</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering22LowerVectorSRA_SRL_SHLENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVectorSRA_SRL_SHL' data-ref="_ZNK4llvm21AArch64TargetLowering22LowerVectorSRA_SRL_SHLENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22LowerVectorSRA_SRL_SHLENS_7SDValueERNS_12SelectionDAGE">LowerVectorSRA_SRL_SHL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="721Op" title='Op' data-type='llvm::SDValue' data-ref="721Op" data-ref-filename="721Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="722DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="722DAG" data-ref-filename="722DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="914">914</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering19LowerShiftLeftPartsENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerShiftLeftParts' data-ref="_ZNK4llvm21AArch64TargetLowering19LowerShiftLeftPartsENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19LowerShiftLeftPartsENS_7SDValueERNS_12SelectionDAGE">LowerShiftLeftParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="723Op" title='Op' data-type='llvm::SDValue' data-ref="723Op" data-ref-filename="723Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="724DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="724DAG" data-ref-filename="724DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="915">915</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering20LowerShiftRightPartsENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerShiftRightParts' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerShiftRightPartsENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20LowerShiftRightPartsENS_7SDValueERNS_12SelectionDAGE">LowerShiftRightParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="725Op" title='Op' data-type='llvm::SDValue' data-ref="725Op" data-ref-filename="725Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="726DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="726DAG" data-ref-filename="726DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="916">916</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering11LowerVSETCCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVSETCC' data-ref="_ZNK4llvm21AArch64TargetLowering11LowerVSETCCENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering11LowerVSETCCENS_7SDValueERNS_12SelectionDAGE">LowerVSETCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="727Op" title='Op' data-type='llvm::SDValue' data-ref="727Op" data-ref-filename="727Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="728DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="728DAG" data-ref-filename="728DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="917">917</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering10LowerCTPOPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerCTPOP' data-ref="_ZNK4llvm21AArch64TargetLowering10LowerCTPOPENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering10LowerCTPOPENS_7SDValueERNS_12SelectionDAGE">LowerCTPOP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="729Op" title='Op' data-type='llvm::SDValue' data-ref="729Op" data-ref-filename="729Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="730DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="730DAG" data-ref-filename="730DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="918">918</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering9LowerCTTZENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerCTTZ' data-ref="_ZNK4llvm21AArch64TargetLowering9LowerCTTZENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering9LowerCTTZENS_7SDValueERNS_12SelectionDAGE">LowerCTTZ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="731Op" title='Op' data-type='llvm::SDValue' data-ref="731Op" data-ref-filename="731Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="732DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="732DAG" data-ref-filename="732DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="919">919</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFCOPYSIGN' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE">LowerFCOPYSIGN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="733Op" title='Op' data-type='llvm::SDValue' data-ref="733Op" data-ref-filename="733Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="734DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="734DAG" data-ref-filename="734DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="920">920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFP_EXTEND' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE">LowerFP_EXTEND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="735Op" title='Op' data-type='llvm::SDValue' data-ref="735Op" data-ref-filename="735Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="736DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="736DAG" data-ref-filename="736DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="921">921</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering13LowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFP_ROUND' data-ref="_ZNK4llvm21AArch64TargetLowering13LowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13LowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE">LowerFP_ROUND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="737Op" title='Op' data-type='llvm::SDValue' data-ref="737Op" data-ref-filename="737Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="738DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="738DAG" data-ref-filename="738DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="922">922</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering20LowerVectorFP_TO_INTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVectorFP_TO_INT' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerVectorFP_TO_INTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20LowerVectorFP_TO_INTENS_7SDValueERNS_12SelectionDAGE">LowerVectorFP_TO_INT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="739Op" title='Op' data-type='llvm::SDValue' data-ref="739Op" data-ref-filename="739Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="740DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="740DAG" data-ref-filename="740DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="923">923</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFP_TO_INT' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE">LowerFP_TO_INT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="741Op" title='Op' data-type='llvm::SDValue' data-ref="741Op" data-ref-filename="741Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="742DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="742DAG" data-ref-filename="742DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="924">924</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerINT_TO_FP' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="743Op" title='Op' data-type='llvm::SDValue' data-ref="743Op" data-ref-filename="743Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="744DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="744DAG" data-ref-filename="744DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="925">925</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering20LowerVectorINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVectorINT_TO_FP' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerVectorINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20LowerVectorINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerVectorINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="745Op" title='Op' data-type='llvm::SDValue' data-ref="745Op" data-ref-filename="745Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="746DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="746DAG" data-ref-filename="746DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="926">926</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering13LowerVectorORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVectorOR' data-ref="_ZNK4llvm21AArch64TargetLowering13LowerVectorORENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13LowerVectorORENS_7SDValueERNS_12SelectionDAGE">LowerVectorOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="747Op" title='Op' data-type='llvm::SDValue' data-ref="747Op" data-ref-filename="747Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="748DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="748DAG" data-ref-filename="748DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="927">927</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering8LowerXORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerXOR' data-ref="_ZNK4llvm21AArch64TargetLowering8LowerXORENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering8LowerXORENS_7SDValueERNS_12SelectionDAGE">LowerXOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="749Op" title='Op' data-type='llvm::SDValue' data-ref="749Op" data-ref-filename="749Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="750DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="750DAG" data-ref-filename="750DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="928">928</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerCONCAT_VECTORS' data-ref="_ZNK4llvm21AArch64TargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE">LowerCONCAT_VECTORS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="751Op" title='Op' data-type='llvm::SDValue' data-ref="751Op" data-ref-filename="751Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="752DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="752DAG" data-ref-filename="752DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="929">929</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering12LowerFSINCOSENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFSINCOS' data-ref="_ZNK4llvm21AArch64TargetLowering12LowerFSINCOSENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering12LowerFSINCOSENS_7SDValueERNS_12SelectionDAGE">LowerFSINCOS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="753Op" title='Op' data-type='llvm::SDValue' data-ref="753Op" data-ref-filename="753Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="754DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="754DAG" data-ref-filename="754DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="930">930</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering11LowerVSCALEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVSCALE' data-ref="_ZNK4llvm21AArch64TargetLowering11LowerVSCALEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering11LowerVSCALEENS_7SDValueERNS_12SelectionDAGE">LowerVSCALE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="755Op" title='Op' data-type='llvm::SDValue' data-ref="755Op" data-ref-filename="755Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="756DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="756DAG" data-ref-filename="756DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="931">931</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering13LowerTRUNCATEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerTRUNCATE' data-ref="_ZNK4llvm21AArch64TargetLowering13LowerTRUNCATEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13LowerTRUNCATEENS_7SDValueERNS_12SelectionDAGE">LowerTRUNCATE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="757Op" title='Op' data-type='llvm::SDValue' data-ref="757Op" data-ref-filename="757Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="758DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="758DAG" data-ref-filename="758DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="932">932</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering14LowerVECREDUCEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVECREDUCE' data-ref="_ZNK4llvm21AArch64TargetLowering14LowerVECREDUCEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14LowerVECREDUCEENS_7SDValueERNS_12SelectionDAGE">LowerVECREDUCE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="759Op" title='Op' data-type='llvm::SDValue' data-ref="759Op" data-ref-filename="759Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="760DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="760DAG" data-ref-filename="760DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="933">933</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering20LowerATOMIC_LOAD_SUBENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerATOMIC_LOAD_SUB' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerATOMIC_LOAD_SUBENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20LowerATOMIC_LOAD_SUBENS_7SDValueERNS_12SelectionDAGE">LowerATOMIC_LOAD_SUB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="761Op" title='Op' data-type='llvm::SDValue' data-ref="761Op" data-ref-filename="761Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="762DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="762DAG" data-ref-filename="762DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="934">934</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering20LowerATOMIC_LOAD_ANDENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerATOMIC_LOAD_AND' data-ref="_ZNK4llvm21AArch64TargetLowering20LowerATOMIC_LOAD_ANDENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering20LowerATOMIC_LOAD_ANDENS_7SDValueERNS_12SelectionDAGE">LowerATOMIC_LOAD_AND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="763Op" title='Op' data-type='llvm::SDValue' data-ref="763Op" data-ref-filename="763Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="764DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="764DAG" data-ref-filename="764DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="935">935</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerDYNAMIC_STACKALLOC' data-ref="_ZNK4llvm21AArch64TargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE">LowerDYNAMIC_STACKALLOC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="765Op" title='Op' data-type='llvm::SDValue' data-ref="765Op" data-ref-filename="765Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="766DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="766DAG" data-ref-filename="766DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="936">936</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering30LowerWindowsDYNAMIC_STACKALLOCENS_7SDValueES1_RS1_RNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerWindowsDYNAMIC_STACKALLOC' data-ref="_ZNK4llvm21AArch64TargetLowering30LowerWindowsDYNAMIC_STACKALLOCENS_7SDValueES1_RS1_RNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering30LowerWindowsDYNAMIC_STACKALLOCENS_7SDValueES1_RS1_RNS_12SelectionDAGE">LowerWindowsDYNAMIC_STACKALLOC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="767Op" title='Op' data-type='llvm::SDValue' data-ref="767Op" data-ref-filename="767Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="768Chain" title='Chain' data-type='llvm::SDValue' data-ref="768Chain" data-ref-filename="768Chain">Chain</dfn>,</td></tr>
<tr><th id="937">937</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="769Size" title='Size' data-type='llvm::SDValue &amp;' data-ref="769Size" data-ref-filename="769Size">Size</dfn>,</td></tr>
<tr><th id="938">938</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="770DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="770DAG" data-ref-filename="770DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="939">939</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering18LowerSVEStructLoadEjNS_8ArrayRefINS_7SDValueEEENS_3EVTERNS_12SelectionDAGERKNS_5SDLocE" title='llvm::AArch64TargetLowering::LowerSVEStructLoad' data-ref="_ZNK4llvm21AArch64TargetLowering18LowerSVEStructLoadEjNS_8ArrayRefINS_7SDValueEEENS_3EVTERNS_12SelectionDAGERKNS_5SDLocE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18LowerSVEStructLoadEjNS_8ArrayRefINS_7SDValueEEENS_3EVTERNS_12SelectionDAGERKNS_5SDLocE">LowerSVEStructLoad</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="771Intrinsic" title='Intrinsic' data-type='unsigned int' data-ref="771Intrinsic" data-ref-filename="771Intrinsic">Intrinsic</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; <dfn class="local col2 decl" id="772LoadOps" title='LoadOps' data-type='ArrayRef&lt;llvm::SDValue&gt;' data-ref="772LoadOps" data-ref-filename="772LoadOps">LoadOps</dfn>,</td></tr>
<tr><th id="940">940</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col3 decl" id="773VT" title='VT' data-type='llvm::EVT' data-ref="773VT" data-ref-filename="773VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="774DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="774DAG" data-ref-filename="774DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="775DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="775DL" data-ref-filename="775DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering36LowerFixedLengthVectorIntDivideToSVEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFixedLengthVectorIntDivideToSVE' data-ref="_ZNK4llvm21AArch64TargetLowering36LowerFixedLengthVectorIntDivideToSVEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering36LowerFixedLengthVectorIntDivideToSVEENS_7SDValueERNS_12SelectionDAGE">LowerFixedLengthVectorIntDivideToSVE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="776Op" title='Op' data-type='llvm::SDValue' data-ref="776Op" data-ref-filename="776Op">Op</dfn>,</td></tr>
<tr><th id="943">943</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="777DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="777DAG" data-ref-filename="777DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="944">944</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering36LowerFixedLengthVectorIntExtendToSVEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFixedLengthVectorIntExtendToSVE' data-ref="_ZNK4llvm21AArch64TargetLowering36LowerFixedLengthVectorIntExtendToSVEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering36LowerFixedLengthVectorIntExtendToSVEENS_7SDValueERNS_12SelectionDAGE">LowerFixedLengthVectorIntExtendToSVE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="778Op" title='Op' data-type='llvm::SDValue' data-ref="778Op" data-ref-filename="778Op">Op</dfn>,</td></tr>
<tr><th id="945">945</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="779DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="779DAG" data-ref-filename="779DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="946">946</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering31LowerFixedLengthVectorLoadToSVEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFixedLengthVectorLoadToSVE' data-ref="_ZNK4llvm21AArch64TargetLowering31LowerFixedLengthVectorLoadToSVEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering31LowerFixedLengthVectorLoadToSVEENS_7SDValueERNS_12SelectionDAGE">LowerFixedLengthVectorLoadToSVE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="780Op" title='Op' data-type='llvm::SDValue' data-ref="780Op" data-ref-filename="780Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="781DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="781DAG" data-ref-filename="781DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="947">947</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering23LowerVECREDUCE_SEQ_FADDENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerVECREDUCE_SEQ_FADD' data-ref="_ZNK4llvm21AArch64TargetLowering23LowerVECREDUCE_SEQ_FADDENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering23LowerVECREDUCE_SEQ_FADDENS_7SDValueERNS_12SelectionDAGE">LowerVECREDUCE_SEQ_FADD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="782ScalarOp" title='ScalarOp' data-type='llvm::SDValue' data-ref="782ScalarOp" data-ref-filename="782ScalarOp">ScalarOp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="783DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="783DAG" data-ref-filename="783DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="948">948</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering23LowerPredReductionToSVEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerPredReductionToSVE' data-ref="_ZNK4llvm21AArch64TargetLowering23LowerPredReductionToSVEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering23LowerPredReductionToSVEENS_7SDValueERNS_12SelectionDAGE">LowerPredReductionToSVE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="784ScalarOp" title='ScalarOp' data-type='llvm::SDValue' data-ref="784ScalarOp" data-ref-filename="784ScalarOp">ScalarOp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="785DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="785DAG" data-ref-filename="785DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="949">949</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering19LowerReductionToSVEEjNS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerReductionToSVE' data-ref="_ZNK4llvm21AArch64TargetLowering19LowerReductionToSVEEjNS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering19LowerReductionToSVEEjNS_7SDValueERNS_12SelectionDAGE">LowerReductionToSVE</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="786Opcode" title='Opcode' data-type='unsigned int' data-ref="786Opcode" data-ref-filename="786Opcode">Opcode</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="787ScalarOp" title='ScalarOp' data-type='llvm::SDValue' data-ref="787ScalarOp" data-ref-filename="787ScalarOp">ScalarOp</dfn>,</td></tr>
<tr><th id="950">950</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="788DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="788DAG" data-ref-filename="788DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="951">951</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering33LowerFixedLengthVectorSelectToSVEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFixedLengthVectorSelectToSVE' data-ref="_ZNK4llvm21AArch64TargetLowering33LowerFixedLengthVectorSelectToSVEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering33LowerFixedLengthVectorSelectToSVEENS_7SDValueERNS_12SelectionDAGE">LowerFixedLengthVectorSelectToSVE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="789Op" title='Op' data-type='llvm::SDValue' data-ref="789Op" data-ref-filename="789Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="790DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="790DAG" data-ref-filename="790DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="952">952</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering32LowerFixedLengthVectorSetccToSVEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFixedLengthVectorSetccToSVE' data-ref="_ZNK4llvm21AArch64TargetLowering32LowerFixedLengthVectorSetccToSVEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering32LowerFixedLengthVectorSetccToSVEENS_7SDValueERNS_12SelectionDAGE">LowerFixedLengthVectorSetccToSVE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="791Op" title='Op' data-type='llvm::SDValue' data-ref="791Op" data-ref-filename="791Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="792DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="792DAG" data-ref-filename="792DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="953">953</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering32LowerFixedLengthVectorStoreToSVEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFixedLengthVectorStoreToSVE' data-ref="_ZNK4llvm21AArch64TargetLowering32LowerFixedLengthVectorStoreToSVEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering32LowerFixedLengthVectorStoreToSVEENS_7SDValueERNS_12SelectionDAGE">LowerFixedLengthVectorStoreToSVE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="793Op" title='Op' data-type='llvm::SDValue' data-ref="793Op" data-ref-filename="793Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="794DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="794DAG" data-ref-filename="794DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="954">954</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering35LowerFixedLengthVectorTruncateToSVEENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerFixedLengthVectorTruncateToSVE' data-ref="_ZNK4llvm21AArch64TargetLowering35LowerFixedLengthVectorTruncateToSVEENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering35LowerFixedLengthVectorTruncateToSVEENS_7SDValueERNS_12SelectionDAGE">LowerFixedLengthVectorTruncateToSVE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="795Op" title='Op' data-type='llvm::SDValue' data-ref="795Op" data-ref-filename="795Op">Op</dfn>,</td></tr>
<tr><th id="955">955</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="796DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="796DAG" data-ref-filename="796DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering13BuildSDIVPow2EPNS_6SDNodeERKNS_5APIntERNS_12SelectionDAGERNS_15SmallVectorImplIS2_EE" title='llvm::AArch64TargetLowering::BuildSDIVPow2' data-ref="_ZNK4llvm21AArch64TargetLowering13BuildSDIVPow2EPNS_6SDNodeERKNS_5APIntERNS_12SelectionDAGERNS_15SmallVectorImplIS2_EE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering13BuildSDIVPow2EPNS_6SDNodeERKNS_5APIntERNS_12SelectionDAGERNS_15SmallVectorImplIS2_EE">BuildSDIVPow2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="797N" title='N' data-type='llvm::SDNode *' data-ref="797N" data-ref-filename="797N">N</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col8 decl" id="798Divisor" title='Divisor' data-type='const llvm::APInt &amp;' data-ref="798Divisor" data-ref-filename="798Divisor">Divisor</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="799DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="799DAG" data-ref-filename="799DAG">DAG</dfn>,</td></tr>
<tr><th id="958">958</th><td>                        <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *&gt; &amp;<dfn class="local col0 decl" id="800Created" title='Created' data-type='SmallVectorImpl&lt;llvm::SDNode *&gt; &amp;' data-ref="800Created" data-ref-filename="800Created">Created</dfn>) <em>const</em> override;</td></tr>
<tr><th id="959">959</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb" title='llvm::AArch64TargetLowering::getSqrtEstimate' data-ref="_ZNK4llvm21AArch64TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb">getSqrtEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="801Operand" title='Operand' data-type='llvm::SDValue' data-ref="801Operand" data-ref-filename="801Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="802DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="802DAG" data-ref-filename="802DAG">DAG</dfn>, <em>int</em> <dfn class="local col3 decl" id="803Enabled" title='Enabled' data-type='int' data-ref="803Enabled" data-ref-filename="803Enabled">Enabled</dfn>,</td></tr>
<tr><th id="960">960</th><td>                          <em>int</em> &amp;<dfn class="local col4 decl" id="804ExtraSteps" title='ExtraSteps' data-type='int &amp;' data-ref="804ExtraSteps" data-ref-filename="804ExtraSteps">ExtraSteps</dfn>, <em>bool</em> &amp;<dfn class="local col5 decl" id="805UseOneConst" title='UseOneConst' data-type='bool &amp;' data-ref="805UseOneConst" data-ref-filename="805UseOneConst">UseOneConst</dfn>,</td></tr>
<tr><th id="961">961</th><td>                          <em>bool</em> <dfn class="local col6 decl" id="806Reciprocal" title='Reciprocal' data-type='bool' data-ref="806Reciprocal" data-ref-filename="806Reciprocal">Reciprocal</dfn>) <em>const</em> override;</td></tr>
<tr><th id="962">962</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi" title='llvm::AArch64TargetLowering::getRecipEstimate' data-ref="_ZNK4llvm21AArch64TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi" data-ref-filename="_ZNK4llvm21AArch64TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi">getRecipEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="807Operand" title='Operand' data-type='llvm::SDValue' data-ref="807Operand" data-ref-filename="807Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="808DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="808DAG" data-ref-filename="808DAG">DAG</dfn>, <em>int</em> <dfn class="local col9 decl" id="809Enabled" title='Enabled' data-type='int' data-ref="809Enabled" data-ref-filename="809Enabled">Enabled</dfn>,</td></tr>
<tr><th id="963">963</th><td>                           <em>int</em> &amp;<dfn class="local col0 decl" id="810ExtraSteps" title='ExtraSteps' data-type='int &amp;' data-ref="810ExtraSteps" data-ref-filename="810ExtraSteps">ExtraSteps</dfn>) <em>const</em> override;</td></tr>
<tr><th id="964">964</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering16getSqrtInputTestENS_7SDValueERNS_12SelectionDAGERKNS_12DenormalModeE" title='llvm::AArch64TargetLowering::getSqrtInputTest' data-ref="_ZNK4llvm21AArch64TargetLowering16getSqrtInputTestENS_7SDValueERNS_12SelectionDAGERKNS_12DenormalModeE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering16getSqrtInputTestENS_7SDValueERNS_12SelectionDAGERKNS_12DenormalModeE">getSqrtInputTest</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="811Operand" title='Operand' data-type='llvm::SDValue' data-ref="811Operand" data-ref-filename="811Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="812DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="812DAG" data-ref-filename="812DAG">DAG</dfn>,</td></tr>
<tr><th id="965">965</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/ADT/FloatingPointMode.h.html#llvm::DenormalMode" title='llvm::DenormalMode' data-ref="llvm::DenormalMode" data-ref-filename="llvm..DenormalMode">DenormalMode</a> &amp;<dfn class="local col3 decl" id="813Mode" title='Mode' data-type='const llvm::DenormalMode &amp;' data-ref="813Mode" data-ref-filename="813Mode">Mode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="966">966</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering27getSqrtResultForDenormInputENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::getSqrtResultForDenormInput' data-ref="_ZNK4llvm21AArch64TargetLowering27getSqrtResultForDenormInputENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering27getSqrtResultForDenormInputENS_7SDValueERNS_12SelectionDAGE">getSqrtResultForDenormInput</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="814Operand" title='Operand' data-type='llvm::SDValue' data-ref="814Operand" data-ref-filename="814Operand">Operand</dfn>,</td></tr>
<tr><th id="967">967</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="815DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="815DAG" data-ref-filename="815DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="968">968</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering25combineRepeatedFPDivisorsEv" title='llvm::AArch64TargetLowering::combineRepeatedFPDivisors' data-ref="_ZNK4llvm21AArch64TargetLowering25combineRepeatedFPDivisorsEv" data-ref-filename="_ZNK4llvm21AArch64TargetLowering25combineRepeatedFPDivisorsEv">combineRepeatedFPDivisors</dfn>() <em>const</em> override;</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType" title='llvm::TargetLowering::ConstraintType' data-ref="llvm::TargetLowering::ConstraintType" data-ref-filename="llvm..TargetLowering..ConstraintType">ConstraintType</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::AArch64TargetLowering::getConstraintType' data-ref="_ZNK4llvm21AArch64TargetLowering17getConstraintTypeENS_9StringRefE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="816Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="816Constraint" data-ref-filename="816Constraint">Constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="971">971</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE" title='llvm::AArch64TargetLowering::getRegisterByName' data-ref="_ZNK4llvm21AArch64TargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE">getRegisterByName</dfn>(<em>const</em> <em>char</em>* <dfn class="local col7 decl" id="817RegName" title='RegName' data-type='const char *' data-ref="817RegName" data-ref-filename="817RegName">RegName</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="818VT" title='VT' data-type='llvm::LLT' data-ref="818VT" data-ref-filename="818VT">VT</dfn>,</td></tr>
<tr><th id="972">972</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="819MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="819MF" data-ref-filename="819MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td>  <i class="doc">/// Examine constraint string and operand type and determine a weight value.</i></td></tr>
<tr><th id="975">975</th><td><i class="doc">  /// The operand object must already have been set up with the operand type.</i></td></tr>
<tr><th id="976">976</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintWeight" title='llvm::TargetLowering::ConstraintWeight' data-ref="llvm::TargetLowering::ConstraintWeight" data-ref-filename="llvm..TargetLowering..ConstraintWeight">ConstraintWeight</a></td></tr>
<tr><th id="977">977</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc" title='llvm::AArch64TargetLowering::getSingleConstraintMatchWeight' data-ref="_ZNK4llvm21AArch64TargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc" data-ref-filename="_ZNK4llvm21AArch64TargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc">getSingleConstraintMatchWeight</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo" data-ref-filename="llvm..TargetLowering..AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col0 decl" id="820info" title='info' data-type='llvm::TargetLowering::AsmOperandInfo &amp;' data-ref="820info" data-ref-filename="820info">info</dfn>,</td></tr>
<tr><th id="978">978</th><td>                                 <em>const</em> <em>char</em> *<dfn class="local col1 decl" id="821constraint" title='constraint' data-type='const char *' data-ref="821constraint" data-ref-filename="821constraint">constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="981">981</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" title='llvm::AArch64TargetLowering::getRegForInlineAsmConstraint' data-ref="_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE">getRegForInlineAsmConstraint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="822TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="822TRI" data-ref-filename="822TRI">TRI</dfn>,</td></tr>
<tr><th id="982">982</th><td>                               <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col3 decl" id="823Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="823Constraint" data-ref-filename="823Constraint">Constraint</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col4 decl" id="824VT" title='VT' data-type='llvm::MVT' data-ref="824VT" data-ref-filename="824VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>  <em>const</em> <em>char</em> *<dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering16LowerXConstraintENS_3EVTE" title='llvm::AArch64TargetLowering::LowerXConstraint' data-ref="_ZNK4llvm21AArch64TargetLowering16LowerXConstraintENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering16LowerXConstraintENS_3EVTE">LowerXConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col5 decl" id="825ConstraintVT" title='ConstraintVT' data-type='llvm::EVT' data-ref="825ConstraintVT" data-ref-filename="825ConstraintVT">ConstraintVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::LowerAsmOperandForConstraint' data-ref="_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE">LowerAsmOperandForConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="826Op" title='Op' data-type='llvm::SDValue' data-ref="826Op" data-ref-filename="826Op">Op</dfn>, <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> &amp;<dfn class="local col7 decl" id="827Constraint" title='Constraint' data-type='std::string &amp;' data-ref="827Constraint" data-ref-filename="827Constraint">Constraint</dfn>,</td></tr>
<tr><th id="987">987</th><td>                                    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="828Ops" title='Ops' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="828Ops" data-ref-filename="828Ops">Ops</dfn>,</td></tr>
<tr><th id="988">988</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="829DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="829DAG" data-ref-filename="829DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>  <em>unsigned</em> <dfn class="virtual decl def fn" id="_ZNK4llvm21AArch64TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::AArch64TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm21AArch64TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col0 decl" id="830ConstraintCode" title='ConstraintCode' data-type='llvm::StringRef' data-ref="830ConstraintCode" data-ref-filename="830ConstraintCode">ConstraintCode</dfn>) <em>const</em> override {</td></tr>
<tr><th id="991">991</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#830ConstraintCode" title='ConstraintCode' data-ref="830ConstraintCode" data-ref-filename="830ConstraintCode">ConstraintCode</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_" data-ref-filename="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Q"</q>)</td></tr>
<tr><th id="992">992</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm" data-ref-filename="llvm..InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Q" title='llvm::InlineAsm::Constraint_Q' data-ref="llvm::InlineAsm::Constraint_Q" data-ref-filename="llvm..InlineAsm..Constraint_Q">Constraint_Q</a>;</td></tr>
<tr><th id="993">993</th><td>    <i>// FIXME: clang has code for 'Ump', 'Utf', 'Usa', and 'Ush' but these are</i></td></tr>
<tr><th id="994">994</th><td><i>    //        followed by llvm_unreachable so we'll leave them unimplemented in</i></td></tr>
<tr><th id="995">995</th><td><i>    //        the backend for now.</i></td></tr>
<tr><th id="996">996</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" data-ref-filename="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#830ConstraintCode" title='ConstraintCode' data-ref="830ConstraintCode" data-ref-filename="830ConstraintCode">ConstraintCode</a>);</td></tr>
<tr><th id="997">997</th><td>  }</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering29shouldRemoveExtendFromGSIndexENS_3EVTE" title='llvm::AArch64TargetLowering::shouldRemoveExtendFromGSIndex' data-ref="_ZNK4llvm21AArch64TargetLowering29shouldRemoveExtendFromGSIndexENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering29shouldRemoveExtendFromGSIndexENS_3EVTE">shouldRemoveExtendFromGSIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col1 decl" id="831VT" title='VT' data-type='llvm::EVT' data-ref="831VT" data-ref-filename="831VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1000">1000</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering24isVectorLoadExtDesirableENS_7SDValueE" title='llvm::AArch64TargetLowering::isVectorLoadExtDesirable' data-ref="_ZNK4llvm21AArch64TargetLowering24isVectorLoadExtDesirableENS_7SDValueE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering24isVectorLoadExtDesirableENS_7SDValueE">isVectorLoadExtDesirable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="832ExtVal" title='ExtVal' data-type='llvm::SDValue' data-ref="832ExtVal" data-ref-filename="832ExtVal">ExtVal</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1001">1001</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering18isUsedByReturnOnlyEPNS_6SDNodeERNS_7SDValueE" title='llvm::AArch64TargetLowering::isUsedByReturnOnly' data-ref="_ZNK4llvm21AArch64TargetLowering18isUsedByReturnOnlyEPNS_6SDNodeERNS_7SDValueE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18isUsedByReturnOnlyEPNS_6SDNodeERNS_7SDValueE">isUsedByReturnOnly</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="833N" title='N' data-type='llvm::SDNode *' data-ref="833N" data-ref-filename="833N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="834Chain" title='Chain' data-type='llvm::SDValue &amp;' data-ref="834Chain" data-ref-filename="834Chain">Chain</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1002">1002</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE" title='llvm::AArch64TargetLowering::mayBeEmittedAsTailCall' data-ref="_ZNK4llvm21AArch64TargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE">mayBeEmittedAsTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst" data-ref-filename="llvm..CallInst">CallInst</a> *<dfn class="local col5 decl" id="835CI" title='CI' data-type='const llvm::CallInst *' data-ref="835CI" data-ref-filename="835CI">CI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1003">1003</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering22getIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERbRNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::getIndexedAddressParts' data-ref="_ZNK4llvm21AArch64TargetLowering22getIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERbRNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering22getIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERbRNS_12SelectionDAGE">getIndexedAddressParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="836Op" title='Op' data-type='llvm::SDNode *' data-ref="836Op" data-ref-filename="836Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="837Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="837Base" data-ref-filename="837Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="838Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="838Offset" data-ref-filename="838Offset">Offset</dfn>,</td></tr>
<tr><th id="1004">1004</th><td>                              <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode" data-ref-filename="llvm..ISD..MemIndexedMode">MemIndexedMode</a> &amp;<dfn class="local col9 decl" id="839AM" title='AM' data-type='ISD::MemIndexedMode &amp;' data-ref="839AM" data-ref-filename="839AM">AM</dfn>, <em>bool</em> &amp;<dfn class="local col0 decl" id="840IsInc" title='IsInc' data-type='bool &amp;' data-ref="840IsInc" data-ref-filename="840IsInc">IsInc</dfn>,</td></tr>
<tr><th id="1005">1005</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="841DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="841DAG" data-ref-filename="841DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1006">1006</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::getPreIndexedAddressParts' data-ref="_ZNK4llvm21AArch64TargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE">getPreIndexedAddressParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="842N" title='N' data-type='llvm::SDNode *' data-ref="842N" data-ref-filename="842N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="843Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="843Base" data-ref-filename="843Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="844Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="844Offset" data-ref-filename="844Offset">Offset</dfn>,</td></tr>
<tr><th id="1007">1007</th><td>                                 <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode" data-ref-filename="llvm..ISD..MemIndexedMode">MemIndexedMode</a> &amp;<dfn class="local col5 decl" id="845AM" title='AM' data-type='ISD::MemIndexedMode &amp;' data-ref="845AM" data-ref-filename="845AM">AM</dfn>,</td></tr>
<tr><th id="1008">1008</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="846DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="846DAG" data-ref-filename="846DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1009">1009</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::getPostIndexedAddressParts' data-ref="_ZNK4llvm21AArch64TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE">getPostIndexedAddressParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="847N" title='N' data-type='llvm::SDNode *' data-ref="847N" data-ref-filename="847N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col8 decl" id="848Op" title='Op' data-type='llvm::SDNode *' data-ref="848Op" data-ref-filename="848Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="849Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="849Base" data-ref-filename="849Base">Base</dfn>,</td></tr>
<tr><th id="1010">1010</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="850Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="850Offset" data-ref-filename="850Offset">Offset</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode" data-ref-filename="llvm..ISD..MemIndexedMode">MemIndexedMode</a> &amp;<dfn class="local col1 decl" id="851AM" title='AM' data-type='ISD::MemIndexedMode &amp;' data-ref="851AM" data-ref-filename="851AM">AM</dfn>,</td></tr>
<tr><th id="1011">1011</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="852DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="852DAG" data-ref-filename="852DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::ReplaceNodeResults' data-ref="_ZNK4llvm21AArch64TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">ReplaceNodeResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="853N" title='N' data-type='llvm::SDNode *' data-ref="853N" data-ref-filename="853N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="854Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="854Results" data-ref-filename="854Results">Results</dfn>,</td></tr>
<tr><th id="1014">1014</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="855DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="855DAG" data-ref-filename="855DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1015">1015</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering30ReplaceExtractSubVectorResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::ReplaceExtractSubVectorResults' data-ref="_ZNK4llvm21AArch64TargetLowering30ReplaceExtractSubVectorResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering30ReplaceExtractSubVectorResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">ReplaceExtractSubVectorResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="856N" title='N' data-type='llvm::SDNode *' data-ref="856N" data-ref-filename="856N">N</dfn>,</td></tr>
<tr><th id="1016">1016</th><td>                                      <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col7 decl" id="857Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="857Results" data-ref-filename="857Results">Results</dfn>,</td></tr>
<tr><th id="1017">1017</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="858DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="858DAG" data-ref-filename="858DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering31shouldNormalizeToSelectSequenceERNS_11LLVMContextENS_3EVTE" title='llvm::AArch64TargetLowering::shouldNormalizeToSelectSequence' data-ref="_ZNK4llvm21AArch64TargetLowering31shouldNormalizeToSelectSequenceERNS_11LLVMContextENS_3EVTE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering31shouldNormalizeToSelectSequenceERNS_11LLVMContextENS_3EVTE">shouldNormalizeToSelectSequence</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>) <em>const</em> override;</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering16finalizeLoweringERNS_15MachineFunctionE" title='llvm::AArch64TargetLowering::finalizeLowering' data-ref="_ZNK4llvm21AArch64TargetLowering16finalizeLoweringERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering16finalizeLoweringERNS_15MachineFunctionE">finalizeLowering</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="859MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="859MF" data-ref-filename="859MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm21AArch64TargetLowering14shouldLocalizeERKNS_12MachineInstrEPKNS_19TargetTransformInfoE" title='llvm::AArch64TargetLowering::shouldLocalize' data-ref="_ZNK4llvm21AArch64TargetLowering14shouldLocalizeERKNS_12MachineInstrEPKNS_19TargetTransformInfoE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering14shouldLocalizeERKNS_12MachineInstrEPKNS_19TargetTransformInfoE">shouldLocalize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="860MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="860MI" data-ref-filename="860MI">MI</dfn>,</td></tr>
<tr><th id="1024">1024</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetTransformInfo" title='llvm::TargetTransformInfo' data-ref="llvm::TargetTransformInfo" data-ref-filename="llvm..TargetTransformInfo">TargetTransformInfo</a> *<dfn class="local col1 decl" id="861TTI" title='TTI' data-type='const llvm::TargetTransformInfo *' data-ref="861TTI" data-ref-filename="861TTI">TTI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>  <i>// Normally SVE is only used for byte size vectors that do not fit within a</i></td></tr>
<tr><th id="1027">1027</th><td><i>  // NEON vector. This changes when OverrideNEON is true, allowing SVE to be</i></td></tr>
<tr><th id="1028">1028</th><td><i>  // used for 64bit and 128bit vectors as well.</i></td></tr>
<tr><th id="1029">1029</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering28useSVEForFixedLengthVectorVTENS_3EVTEb" title='llvm::AArch64TargetLowering::useSVEForFixedLengthVectorVT' data-ref="_ZNK4llvm21AArch64TargetLowering28useSVEForFixedLengthVectorVTENS_3EVTEb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering28useSVEForFixedLengthVectorVTENS_3EVTEb">useSVEForFixedLengthVectorVT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col2 decl" id="862VT" title='VT' data-type='llvm::EVT' data-ref="862VT" data-ref-filename="862VT">VT</dfn>, <em>bool</em> <dfn class="local col3 decl" id="863OverrideNEON" title='OverrideNEON' data-type='bool' data-ref="863OverrideNEON" data-ref-filename="863OverrideNEON">OverrideNEON</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <i>// With the exception of data-predicate transitions, no instructions are</i></td></tr>
<tr><th id="1032">1032</th><td><i>  // required to cast between legal scalable vector types. However:</i></td></tr>
<tr><th id="1033">1033</th><td><i>  //  1. Packed and unpacked types have different bit lengths, meaning BITCAST</i></td></tr>
<tr><th id="1034">1034</th><td><i>  //     is not universally useable.</i></td></tr>
<tr><th id="1035">1035</th><td><i>  //  2. Most unpacked integer types are not legal and thus integer extends</i></td></tr>
<tr><th id="1036">1036</th><td><i>  //     cannot be used to convert between unpacked and packed types.</i></td></tr>
<tr><th id="1037">1037</th><td><i>  // These can make "bitcasting" a multiphase process. REINTERPRET_CAST is used</i></td></tr>
<tr><th id="1038">1038</th><td><i>  // to transition between unpacked and packed types of the same element type,</i></td></tr>
<tr><th id="1039">1039</th><td><i>  // with BITCAST used otherwise.</i></td></tr>
<tr><th id="1040">1040</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm21AArch64TargetLowering17getSVESafeBitCastENS_3EVTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AArch64TargetLowering::getSVESafeBitCast' data-ref="_ZNK4llvm21AArch64TargetLowering17getSVESafeBitCastENS_3EVTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17getSVESafeBitCastENS_3EVTENS_7SDValueERNS_12SelectionDAGE">getSVESafeBitCast</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col4 decl" id="864VT" title='VT' data-type='llvm::EVT' data-ref="864VT" data-ref-filename="864VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="865Op" title='Op' data-type='llvm::SDValue' data-ref="865Op" data-ref-filename="865Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="866DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="866DAG" data-ref-filename="866DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1041">1041</th><td>};</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><b>namespace</b> <span class="namespace">AArch64</span> {</td></tr>
<tr><th id="1044">1044</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel" data-ref-filename="llvm..FastISel">FastISel</a> *<dfn class="decl fn" id="_ZN4llvm7AArch6414createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::AArch64::createFastISel' data-ref="_ZN4llvm7AArch6414createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" data-ref-filename="_ZN4llvm7AArch6414createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo" data-ref-filename="llvm..FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col7 decl" id="867funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="867funcInfo" data-ref-filename="867funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="1045">1045</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo" data-ref-filename="llvm..TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col8 decl" id="868libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="868libInfo" data-ref-filename="868libInfo">libInfo</dfn>);</td></tr>
<tr><th id="1046">1046</th><td>} <i>// end namespace AArch64</i></td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="1051">1051</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AArch64A57FPLoadBalancing.cpp.html'>llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>