//=========================================================
// src/InitDevice.c: generated by Hardware Configurator
//
// This file will be regenerated when saving a document.
// leave the sections inside the "$[...]" comment tags alone
// or they will be overwritten!
//=========================================================

// USER INCLUDES
#include <SI_EFM8BB2_Register_Enums.h>
#include "InitDevice.h"

// USER PROTOTYPES
// USER FUNCTIONS

// $[Library Includes]
// [Library Includes]$

//==============================================================================
// enter_DefaultMode_from_RESET
//==============================================================================
extern void
enter_DefaultMode_from_RESET(void)
{
  // $[Config Calls]
  // Save the SFRPAGE
  uint8_t SFRPAGE_save = SFRPAGE;
  // Restore the SFRPAGE
  SFRPAGE = SFRPAGE_save;
  // [Config Calls]$

}

extern void
enter__38kHz_Modulation_from_RESET(void)
{
  // $[Config Calls]
  // Save the SFRPAGE
  uint8_t SFRPAGE_save = SFRPAGE;
  WDT_0_enter__38kHz_Modulation_from_RESET();
  VREG_0_enter__38kHz_Modulation_from_RESET();
  PORTS_0_enter__38kHz_Modulation_from_RESET();
  PORTS_1_enter__38kHz_Modulation_from_RESET();
  PORTS_2_enter__38kHz_Modulation_from_RESET();
  PBCFG_0_enter__38kHz_Modulation_from_RESET();
  LFOSC_0_enter__38kHz_Modulation_from_RESET();
  RSTSRC_0_enter__38kHz_Modulation_from_RESET();
  CLOCK_0_enter__38kHz_Modulation_from_RESET();
  TIMER01_0_enter__38kHz_Modulation_from_RESET();
  TIMER16_2_enter__38kHz_Modulation_from_RESET();
  TIMER16_4_enter__38kHz_Modulation_from_RESET();
  TIMER_SETUP_0_enter__38kHz_Modulation_from_RESET();
  PCA_0_enter__38kHz_Modulation_from_RESET();
  PCACH_0_enter__38kHz_Modulation_from_RESET();
  PCACH_1_enter__38kHz_Modulation_from_RESET();
  UART_0_enter__38kHz_Modulation_from_RESET();
  INTERRUPT_0_enter__38kHz_Modulation_from_RESET();
  // Restore the SFRPAGE
  SFRPAGE = SFRPAGE_save;
  // [Config Calls]$

}

extern void
WDT_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[WDTCN - Watchdog Timer Control]
  SFRPAGE = 0x00;
  //Disable Watchdog with key sequence
  WDTCN = 0xDE; //First key
  WDTCN = 0xAD; //Second key
  // [WDTCN - Watchdog Timer Control]$

}

extern void
PORTS_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[P0 - Port 0 Pin Latch]
  /*
   // B0 (Port 0 Bit 0 Latch) = HIGH (P0.0 is high. Set P0.0 to drive or
   //     float high.)
   // B1 (Port 0 Bit 1 Latch) = HIGH (P0.1 is high. Set P0.1 to drive or
   //     float high.)
   // B2 (Port 0 Bit 2 Latch) = HIGH (P0.2 is high. Set P0.2 to drive or
   //     float high.)
   // B3 (Port 0 Bit 3 Latch) = HIGH (P0.3 is high. Set P0.3 to drive or
   //     float high.)
   // B4 (Port 0 Bit 4 Latch) = HIGH (P0.4 is high. Set P0.4 to drive or
   //     float high.)
   // B5 (Port 0 Bit 5 Latch) = HIGH (P0.5 is high. Set P0.5 to drive or
   //     float high.)
   // B6 (Port 0 Bit 6 Latch) = HIGH (P0.6 is high. Set P0.6 to drive or
   //     float high.)
   // B7 (Port 0 Bit 7 Latch) = HIGH (P0.7 is high. Set P0.7 to drive or
   //     float high.)
   */
  SFRPAGE = 0x00;
  P0 = P0_B0__HIGH | P0_B1__HIGH | P0_B2__HIGH | P0_B3__HIGH | P0_B4__HIGH
      | P0_B5__HIGH | P0_B6__HIGH | P0_B7__HIGH;
  // [P0 - Port 0 Pin Latch]$

  // $[P0MDOUT - Port 0 Output Mode]
  /*
   // B0 (Port 0 Bit 0 Output Mode) = PUSH_PULL (P0.0 output is push-pull.)
   // B1 (Port 0 Bit 1 Output Mode) = OPEN_DRAIN (P0.1 output is open-
   //     drain.)
   // B2 (Port 0 Bit 2 Output Mode) = OPEN_DRAIN (P0.2 output is open-
   //     drain.)
   // B3 (Port 0 Bit 3 Output Mode) = OPEN_DRAIN (P0.3 output is open-
   //     drain.)
   // B4 (Port 0 Bit 4 Output Mode) = PUSH_PULL (P0.4 output is push-pull.)
   // B5 (Port 0 Bit 5 Output Mode) = OPEN_DRAIN (P0.5 output is open-
   //     drain.)
   // B6 (Port 0 Bit 6 Output Mode) = OPEN_DRAIN (P0.6 output is open-
   //     drain.)
   // B7 (Port 0 Bit 7 Output Mode) = OPEN_DRAIN (P0.7 output is open-
   //     drain.)
   */
  P0MDOUT = P0MDOUT_B0__PUSH_PULL | P0MDOUT_B1__OPEN_DRAIN
      | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__PUSH_PULL
      | P0MDOUT_B5__OPEN_DRAIN | P0MDOUT_B6__OPEN_DRAIN
      | P0MDOUT_B7__OPEN_DRAIN;
  // [P0MDOUT - Port 0 Output Mode]$

  // $[P0MDIN - Port 0 Input Mode]
  /*
   // B0 (Port 0 Bit 0 Input Mode) = DIGITAL (P0.0 pin is configured for
   //     digital mode.)
   // B1 (Port 0 Bit 1 Input Mode) = DIGITAL (P0.1 pin is configured for
   //     digital mode.)
   // B2 (Port 0 Bit 2 Input Mode) = DIGITAL (P0.2 pin is configured for
   //     digital mode.)
   // B3 (Port 0 Bit 3 Input Mode) = DIGITAL (P0.3 pin is configured for
   //     digital mode.)
   // B4 (Port 0 Bit 4 Input Mode) = DIGITAL (P0.4 pin is configured for
   //     digital mode.)
   // B5 (Port 0 Bit 5 Input Mode) = DIGITAL (P0.5 pin is configured for
   //     digital mode.)
   // B6 (Port 0 Bit 6 Input Mode) = DIGITAL (P0.6 pin is configured for
   //     digital mode.)
   // B7 (Port 0 Bit 7 Input Mode) = DIGITAL (P0.7 pin is configured for
   //     digital mode.)
   */
  P0MDIN = P0MDIN_B0__DIGITAL | P0MDIN_B1__DIGITAL | P0MDIN_B2__DIGITAL
      | P0MDIN_B3__DIGITAL | P0MDIN_B4__DIGITAL | P0MDIN_B5__DIGITAL
      | P0MDIN_B6__DIGITAL | P0MDIN_B7__DIGITAL;
  // [P0MDIN - Port 0 Input Mode]$

  // $[P0SKIP - Port 0 Skip]
  /*
   // B0 (Port 0 Bit 0 Skip) = NOT_SKIPPED (P0.0 pin is not skipped by the
   //     crossbar.)
   // B1 (Port 0 Bit 1 Skip) = SKIPPED (P0.1 pin is skipped by the
   //     crossbar.)
   // B2 (Port 0 Bit 2 Skip) = SKIPPED (P0.2 pin is skipped by the
   //     crossbar.)
   // B3 (Port 0 Bit 3 Skip) = SKIPPED (P0.3 pin is skipped by the
   //     crossbar.)
   // B4 (Port 0 Bit 4 Skip) = NOT_SKIPPED (P0.4 pin is not skipped by the
   //     crossbar.)
   // B5 (Port 0 Bit 5 Skip) = NOT_SKIPPED (P0.5 pin is not skipped by the
   //     crossbar.)
   // B6 (Port 0 Bit 6 Skip) = SKIPPED (P0.6 pin is skipped by the
   //     crossbar.)
   // B7 (Port 0 Bit 7 Skip) = SKIPPED (P0.7 pin is skipped by the
   //     crossbar.)
   */
  P0SKIP = P0SKIP_B0__NOT_SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
      | P0SKIP_B3__SKIPPED | P0SKIP_B4__NOT_SKIPPED | P0SKIP_B5__NOT_SKIPPED
      | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
  // [P0SKIP - Port 0 Skip]$

  // $[P0MASK - Port 0 Mask]
  /*
   // B0 (Port 0 Bit 0 Mask Value) = IGNORED (P0.0 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B1 (Port 0 Bit 1 Mask Value) = IGNORED (P0.1 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B2 (Port 0 Bit 2 Mask Value) = IGNORED (P0.2 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B3 (Port 0 Bit 3 Mask Value) = IGNORED (P0.3 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B4 (Port 0 Bit 4 Mask Value) = IGNORED (P0.4 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B5 (Port 0 Bit 5 Mask Value) = IGNORED (P0.5 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B6 (Port 0 Bit 6 Mask Value) = IGNORED (P0.6 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B7 (Port 0 Bit 7 Mask Value) = IGNORED (P0.7 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   */
  P0MASK = P0MASK_B0__IGNORED | P0MASK_B1__IGNORED | P0MASK_B2__IGNORED
      | P0MASK_B3__IGNORED | P0MASK_B4__IGNORED | P0MASK_B5__IGNORED
      | P0MASK_B6__IGNORED | P0MASK_B7__IGNORED;
  // [P0MASK - Port 0 Mask]$

  // $[P0MAT - Port 0 Match]
  /*
   // B0 (Port 0 Bit 0 Match Value) = HIGH (P0.0 pin logic value is compared
   //     with logic HIGH.)
   // B1 (Port 0 Bit 1 Match Value) = HIGH (P0.1 pin logic value is compared
   //     with logic HIGH.)
   // B2 (Port 0 Bit 2 Match Value) = HIGH (P0.2 pin logic value is compared
   //     with logic HIGH.)
   // B3 (Port 0 Bit 3 Match Value) = HIGH (P0.3 pin logic value is compared
   //     with logic HIGH.)
   // B4 (Port 0 Bit 4 Match Value) = HIGH (P0.4 pin logic value is compared
   //     with logic HIGH.)
   // B5 (Port 0 Bit 5 Match Value) = HIGH (P0.5 pin logic value is compared
   //     with logic HIGH.)
   // B6 (Port 0 Bit 6 Match Value) = HIGH (P0.6 pin logic value is compared
   //     with logic HIGH.)
   // B7 (Port 0 Bit 7 Match Value) = HIGH (P0.7 pin logic value is compared
   //     with logic HIGH.)
   */
  P0MAT = P0MAT_B0__HIGH | P0MAT_B1__HIGH | P0MAT_B2__HIGH | P0MAT_B3__HIGH
      | P0MAT_B4__HIGH | P0MAT_B5__HIGH | P0MAT_B6__HIGH | P0MAT_B7__HIGH;
  // [P0MAT - Port 0 Match]$

}

extern void
PORTS_1_enter__38kHz_Modulation_from_RESET(void)
{
  // $[P1 - Port 1 Pin Latch]
  /*
   // B0 (Port 1 Bit 0 Latch) = HIGH (P1.0 is high. Set P1.0 to drive or
   //     float high.)
   // B1 (Port 1 Bit 1 Latch) = HIGH (P1.1 is high. Set P1.1 to drive or
   //     float high.)
   // B2 (Port 1 Bit 2 Latch) = HIGH (P1.2 is high. Set P1.2 to drive or
   //     float high.)
   // B3 (Port 1 Bit 3 Latch) = HIGH (P1.3 is high. Set P1.3 to drive or
   //     float high.)
   // B4 (Port 1 Bit 4 Latch) = HIGH (P1.4 is high. Set P1.4 to drive or
   //     float high.)
   // B5 (Port 1 Bit 5 Latch) = HIGH (P1.5 is high. Set P1.5 to drive or
   //     float high.)
   // B6 (Port 1 Bit 6 Latch) = HIGH (P1.6 is high. Set P1.6 to drive or
   //     float high.)
   // B7 (Port 1 Bit 7 Latch) = LOW (P1.7 is low. Set P1.7 to drive low.)
   */
  P1 = P1_B0__HIGH | P1_B1__HIGH | P1_B2__HIGH | P1_B3__HIGH | P1_B4__HIGH
      | P1_B5__HIGH | P1_B6__HIGH | P1_B7__LOW;
  // [P1 - Port 1 Pin Latch]$

  // $[P1MDOUT - Port 1 Output Mode]
  /*
   // B0 (Port 1 Bit 0 Output Mode) = OPEN_DRAIN (P1.0 output is open-
   //     drain.)
   // B1 (Port 1 Bit 1 Output Mode) = OPEN_DRAIN (P1.1 output is open-
   //     drain.)
   // B2 (Port 1 Bit 2 Output Mode) = OPEN_DRAIN (P1.2 output is open-
   //     drain.)
   // B3 (Port 1 Bit 3 Output Mode) = OPEN_DRAIN (P1.3 output is open-
   //     drain.)
   // B4 (Port 1 Bit 4 Output Mode) = PUSH_PULL (P1.4 output is push-pull.)
   // B5 (Port 1 Bit 5 Output Mode) = OPEN_DRAIN (P1.5 output is open-
   //     drain.)
   // B6 (Port 1 Bit 6 Output Mode) = PUSH_PULL (P1.6 output is push-pull.)
   // B7 (Port 1 Bit 7 Output Mode) = PUSH_PULL (P1.7 output is push-pull.)
   */
  P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__OPEN_DRAIN
      | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
      | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__PUSH_PULL | P1MDOUT_B7__PUSH_PULL;
  // [P1MDOUT - Port 1 Output Mode]$

  // $[P1MDIN - Port 1 Input Mode]
  /*
   // B0 (Port 1 Bit 0 Input Mode) = DIGITAL (P1.0 pin is configured for
   //     digital mode.)
   // B1 (Port 1 Bit 1 Input Mode) = DIGITAL (P1.1 pin is configured for
   //     digital mode.)
   // B2 (Port 1 Bit 2 Input Mode) = DIGITAL (P1.2 pin is configured for
   //     digital mode.)
   // B3 (Port 1 Bit 3 Input Mode) = DIGITAL (P1.3 pin is configured for
   //     digital mode.)
   // B4 (Port 1 Bit 4 Input Mode) = DIGITAL (P1.4 pin is configured for
   //     digital mode.)
   // B5 (Port 1 Bit 5 Input Mode) = DIGITAL (P1.5 pin is configured for
   //     digital mode.)
   // B6 (Port 1 Bit 6 Input Mode) = DIGITAL (P1.6 pin is configured for
   //     digital mode.)
   // B7 (Port 1 Bit 7 Input Mode) = DIGITAL (P1.7 pin is configured for
   //     digital mode.)
   */
  P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
      | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__DIGITAL
      | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
  // [P1MDIN - Port 1 Input Mode]$

  // $[P1SKIP - Port 1 Skip]
  /*
   // B0 (Port 1 Bit 0 Skip) = SKIPPED (P1.0 pin is skipped by the
   //     crossbar.)
   // B1 (Port 1 Bit 1 Skip) = SKIPPED (P1.1 pin is skipped by the
   //     crossbar.)
   // B2 (Port 1 Bit 2 Skip) = SKIPPED (P1.2 pin is skipped by the
   //     crossbar.)
   // B3 (Port 1 Bit 3 Skip) = SKIPPED (P1.3 pin is skipped by the
   //     crossbar.)
   // B4 (Port 1 Bit 4 Skip) = NOT_SKIPPED (P1.4 pin is not skipped by the
   //     crossbar.)
   // B5 (Port 1 Bit 5 Skip) = NOT_SKIPPED (P1.5 pin is not skipped by the
   //     crossbar.)
   // B6 (Port 1 Bit 6 Skip) = SKIPPED (P1.6 pin is skipped by the
   //     crossbar.)
   // B7 (Port 1 Bit 7 Skip) = SKIPPED (P1.7 pin is skipped by the
   //     crossbar.)
   */
  P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
      | P1SKIP_B3__SKIPPED | P1SKIP_B4__NOT_SKIPPED | P1SKIP_B5__NOT_SKIPPED
      | P1SKIP_B6__SKIPPED | P1SKIP_B7__SKIPPED;
  // [P1SKIP - Port 1 Skip]$

  // $[P1MASK - Port 1 Mask]
  /*
   // B0 (Port 1 Bit 0 Mask Value) = IGNORED (P1.0 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B1 (Port 1 Bit 1 Mask Value) = IGNORED (P1.1 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B2 (Port 1 Bit 2 Mask Value) = IGNORED (P1.2 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B3 (Port 1 Bit 3 Mask Value) = IGNORED (P1.3 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B4 (Port 1 Bit 4 Mask Value) = IGNORED (P1.4 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B5 (Port 1 Bit 5 Mask Value) = IGNORED (P1.5 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B6 (Port 1 Bit 6 Mask Value) = IGNORED (P1.6 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B7 (Port 1 Bit 7 Mask Value) = IGNORED (P1.7 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   */
  P1MASK = P1MASK_B0__IGNORED | P1MASK_B1__IGNORED | P1MASK_B2__IGNORED
      | P1MASK_B3__IGNORED | P1MASK_B4__IGNORED | P1MASK_B5__IGNORED
      | P1MASK_B6__IGNORED | P1MASK_B7__IGNORED;
  // [P1MASK - Port 1 Mask]$

  // $[P1MAT - Port 1 Match]
  /*
   // B0 (Port 1 Bit 0 Match Value) = HIGH (P1.0 pin logic value is compared
   //     with logic HIGH.)
   // B1 (Port 1 Bit 1 Match Value) = HIGH (P1.1 pin logic value is compared
   //     with logic HIGH.)
   // B2 (Port 1 Bit 2 Match Value) = HIGH (P1.2 pin logic value is compared
   //     with logic HIGH.)
   // B3 (Port 1 Bit 3 Match Value) = HIGH (P1.3 pin logic value is compared
   //     with logic HIGH.)
   // B4 (Port 1 Bit 4 Match Value) = HIGH (P1.4 pin logic value is compared
   //     with logic HIGH.)
   // B5 (Port 1 Bit 5 Match Value) = HIGH (P1.5 pin logic value is compared
   //     with logic HIGH.)
   // B6 (Port 1 Bit 6 Match Value) = HIGH (P1.6 pin logic value is compared
   //     with logic HIGH.)
   // B7 (Port 1 Bit 7 Match Value) = HIGH (P1.7 pin logic value is compared
   //     with logic HIGH.)
   */
  P1MAT = P1MAT_B0__HIGH | P1MAT_B1__HIGH | P1MAT_B2__HIGH | P1MAT_B3__HIGH
      | P1MAT_B4__HIGH | P1MAT_B5__HIGH | P1MAT_B6__HIGH | P1MAT_B7__HIGH;
  // [P1MAT - Port 1 Match]$

}

extern void
PORTS_2_enter__38kHz_Modulation_from_RESET(void)
{
  // $[P2 - Port 2 Pin Latch]
  /*
   // B0 (Port 2 Bit 0 Latch) = LOW (P2.0 is low. Set P2.0 to drive low.)
   // B1 (Port 2 Bit 1 Latch) = HIGH (P2.1 is high. Set P2.1 to drive or
   //     float high.)
   // B2 (Port 2 Bit 2 Latch) = HIGH (P2.2 is high. Set P2.2 to drive or
   //     float high.)
   // B3 (Port 2 Bit 3 Latch) = HIGH (P2.3 is high. Set P2.3 to drive or
   //     float high.)
   */
  P2 = P2_B0__LOW | P2_B1__HIGH | P2_B2__HIGH | P2_B3__HIGH;
  // [P2 - Port 2 Pin Latch]$

  // $[P2MDOUT - Port 2 Output Mode]
  /*
   // B0 (Port 2 Bit 0 Output Mode) = PUSH_PULL (P2.0 output is push-pull.)
   // B1 (Port 2 Bit 1 Output Mode) = OPEN_DRAIN (P2.1 output is open-
   //     drain.)
   // B2 (Port 2 Bit 2 Output Mode) = OPEN_DRAIN (P2.2 output is open-
   //     drain.)
   // B3 (Port 2 Bit 3 Output Mode) = OPEN_DRAIN (P2.3 output is open-
   //     drain.)
   */
  P2MDOUT = P2MDOUT_B0__PUSH_PULL | P2MDOUT_B1__OPEN_DRAIN
      | P2MDOUT_B2__OPEN_DRAIN | P2MDOUT_B3__OPEN_DRAIN;
  // [P2MDOUT - Port 2 Output Mode]$

  // $[P2MDIN - Port 2 Input Mode]
  /*
   // B0 (Port 2 Bit 0 Input Mode) = DIGITAL (P2.0 pin is configured for
   //     digital mode.)
   // B1 (Port 2 Bit 1 Input Mode) = DIGITAL (P2.1 pin is configured for
   //     digital mode.)
   // B2 (Port 2 Bit 2 Input Mode) = DIGITAL (P2.2 pin is configured for
   //     digital mode.)
   // B3 (Port 2 Bit 3 Input Mode) = DIGITAL (P2.3 pin is configured for
   //     digital mode.)
   */
  SFRPAGE = 0x20;
  P2MDIN = P2MDIN_B0__DIGITAL | P2MDIN_B1__DIGITAL | P2MDIN_B2__DIGITAL
      | P2MDIN_B3__DIGITAL;
  // [P2MDIN - Port 2 Input Mode]$

  // $[P2SKIP - Port 2 Skip]
  /*
   // B0 (Port 2 Bit 0 Skip) = SKIPPED (P2.0 pin is skipped by the
   //     crossbar.)
   // B1 (Port 2 Bit 1 Skip) = NOT_SKIPPED (P2.1 pin is not skipped by the
   //     crossbar.)
   // B2 (Port 2 Bit 2 Skip) = NOT_SKIPPED (P2.2 pin is not skipped by the
   //     crossbar.)
   // B3 (Port 2 Bit 3 Skip) = NOT_SKIPPED (P2.3 pin is not skipped by the
   //     crossbar.)
   */
  P2SKIP = P2SKIP_B0__SKIPPED | P2SKIP_B1__NOT_SKIPPED | P2SKIP_B2__NOT_SKIPPED
      | P2SKIP_B3__NOT_SKIPPED;
  // [P2SKIP - Port 2 Skip]$

  // $[P2MASK - Port 2 Mask]
  /*
   // B0 (Port 2 Bit 0 Mask Value) = IGNORED (P2.0 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B1 (Port 2 Bit 1 Mask Value) = IGNORED (P2.1 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B2 (Port 2 Bit 2 Mask Value) = IGNORED (P2.2 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   // B3 (Port 2 Bit 3 Mask Value) = IGNORED (P2.3 pin logic value is
   //     ignored and will not cause a port mismatch event.)
   */
  P2MASK = P2MASK_B0__IGNORED | P2MASK_B1__IGNORED | P2MASK_B2__IGNORED
      | P2MASK_B3__IGNORED;
  // [P2MASK - Port 2 Mask]$

  // $[P2MAT - Port 2 Match]
  /*
   // B0 (Port 2 Bit 0 Match Value) = HIGH (P2.0 pin logic value is compared
   //     with logic HIGH.)
   // B1 (Port 2 Bit 1 Match Value) = HIGH (P2.1 pin logic value is compared
   //     with logic HIGH.)
   // B2 (Port 2 Bit 2 Match Value) = HIGH (P2.2 pin logic value is compared
   //     with logic HIGH.)
   // B3 (Port 2 Bit 3 Match Value) = HIGH (P2.3 pin logic value is compared
   //     with logic HIGH.)
   */
  P2MAT = P2MAT_B0__HIGH | P2MAT_B1__HIGH | P2MAT_B2__HIGH | P2MAT_B3__HIGH;
  // [P2MAT - Port 2 Match]$

}

extern void
PBCFG_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[XBR2 - Port I/O Crossbar 2]
  /*
   // WEAKPUD (Port I/O Weak Pullup Disable) = PULL_UPS_ENABLED (Weak
   //     Pullups enabled (except for Ports whose I/O are configured for analog
   //     mode).)
   // XBARE (Crossbar Enable) = ENABLED (Crossbar enabled.)
   // URT1E (UART1 I/O Enable) = DISABLED (UART1 I/O unavailable at Port
   //     pin.)
   // URT1RTSE (UART1 RTS Output Enable) = DISABLED (UART1 RTS1 unavailable
   //     at Port pin.)
   // URT1CTSE (UART1 CTS Input Enable) = DISABLED (UART1 CTS1 unavailable
   //     at Port pin.)
   */
  SFRPAGE = 0x00;
  XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
      | XBR2_URT1E__DISABLED | XBR2_URT1RTSE__DISABLED
      | XBR2_URT1CTSE__DISABLED;
  // [XBR2 - Port I/O Crossbar 2]$

  // $[PRTDRV - Port Drive Strength]
  // [PRTDRV - Port Drive Strength]$

  // $[XBR0 - Port I/O Crossbar 0]
  /*
   // URT0E (UART0 I/O Enable) = ENABLED (UART0 TX0, RX0 routed to Port pins
   //     P0.4 and P0.5.)
   // SPI0E (SPI I/O Enable) = DISABLED (SPI I/O unavailable at Port pins.)
   // SMB0E (SMB0 I/O Enable) = DISABLED (SMBus 0 I/O unavailable at Port
   //     pins.)
   // CP0E (Comparator0 Output Enable) = DISABLED (CP0 unavailable at Port
   //     pin.)
   // CP0AE (Comparator0 Asynchronous Output Enable) = DISABLED
   //     (Asynchronous CP0 unavailable at Port pin.)
   // CP1E (Comparator1 Output Enable) = DISABLED (CP1 unavailable at Port
   //     pin.)
   // CP1AE (Comparator1 Asynchronous Output Enable) = DISABLED
   //     (Asynchronous CP1 unavailable at Port pin.)
   // SYSCKE (SYSCLK Output Enable) = ENABLED (SYSCLK output routed to Port
   //     pin.)
   */
  XBR0 = XBR0_URT0E__ENABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__DISABLED
      | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
      | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__ENABLED;
  // [XBR0 - Port I/O Crossbar 0]$

  // $[XBR1 - Port I/O Crossbar 1]
  /*
   // PCA0ME (PCA Module I/O Enable) = CEX0 (CEX0 routed to Port pin.)
   // ECIE (PCA0 External Counter Input Enable) = DISABLED (ECI unavailable
   //     at Port pin.)
   // T0E (T0 Enable) = DISABLED (T0 unavailable at Port pin.)
   // T1E (T1 Enable) = DISABLED (T1 unavailable at Port pin.)
   // T2E (T2 Enable) = DISABLED (T2 unavailable at Port pin.)
   */
  XBR1 = XBR1_PCA0ME__CEX0 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
      | XBR1_T1E__DISABLED | XBR1_T2E__DISABLED;
  // [XBR1 - Port I/O Crossbar 1]$

}

extern void
TIMER_SETUP_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[CKCON0 - Clock Control 0]
  /*
   // SCA (Timer 0/1 Prescale) = SYSCLK_DIV_12 (System clock divided by 12.)
   // T0M (Timer 0 Clock Select) = PRESCALE (Counter/Timer 0 uses the clock
   //     defined by the prescale field, SCA.)
   // T2MH (Timer 2 High Byte Clock Select) = EXTERNAL_CLOCK (Timer 2 high
   //     byte uses the clock defined by T2XCLK in TMR2CN0.)
   // T2ML (Timer 2 Low Byte Clock Select) = SYSCLK (Timer 2 low byte uses
   //     the system clock.)
   // T3MH (Timer 3 High Byte Clock Select) = EXTERNAL_CLOCK (Timer 3 high
   //     byte uses the clock defined by T3XCLK in TMR3CN0.)
   // T3ML (Timer 3 Low Byte Clock Select) = EXTERNAL_CLOCK (Timer 3 low
   //     byte uses the clock defined by T3XCLK in TMR3CN0.)
   // T1M (Timer 1 Clock Select) = PRESCALE (Timer 1 uses the clock defined
   //     by the prescale field, SCA.)
   */
  SFRPAGE = 0x00;
  CKCON0 = CKCON0_SCA__SYSCLK_DIV_12 | CKCON0_T0M__PRESCALE
      | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__SYSCLK
      | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
      | CKCON0_T1M__PRESCALE;
  // [CKCON0 - Clock Control 0]$

  // $[CKCON1 - Clock Control 1]
  // [CKCON1 - Clock Control 1]$

  // $[TMOD - Timer 0/1 Mode]
  /*
   // T0M (Timer 0 Mode Select) = MODE0 (Mode 0, 13-bit Counter/Timer)
   // T1M (Timer 1 Mode Select) = MODE2 (Mode 2, 8-bit Counter/Timer with
   //     Auto-Reload)
   // CT0 (Counter/Timer 0 Select) = TIMER (Timer Mode. Timer 0 increments
   //     on the clock defined by T0M in the CKCON0 register.)
   // GATE0 (Timer 0 Gate Control) = DISABLED (Timer 0 enabled when TR0 = 1
   //     irrespective of INT0 logic level.)
   // CT1 (Counter/Timer 1 Select) = TIMER (Timer Mode. Timer 1 increments
   //     on the clock defined by T1M in the CKCON0 register.)
   // GATE1 (Timer 1 Gate Control) = DISABLED (Timer 1 enabled when TR1 = 1
   //     irrespective of INT1 logic level.)
   */
  TMOD = TMOD_T0M__MODE0 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
      | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
  // [TMOD - Timer 0/1 Mode]$

  // $[TCON - Timer 0/1 Control]
  /*
   // TR1 (Timer 1 Run Control) = RUN (Start Timer 1 running.)
   */
  TCON |= TCON_TR1__RUN;
  // [TCON - Timer 0/1 Control]$

}

extern void
UART_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[SCON0 - UART0 Serial Port Control]
  // [SCON0 - UART0 Serial Port Control]$

}

extern void
CLOCK_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[HFOSC1 Setup]
  // [HFOSC1 Setup]$

  // $[CLKSEL - Clock Select]
  /*
   // CLKSL (Clock Source Select) = HFOSC0 (Clock derived from the Internal
   //     High Frequency Oscillator 0.)
   // CLKDIV (Clock Source Divider) = SYSCLK_DIV_1 (SYSCLK is equal to
   //     selected clock source divided by 1.)
   // CLKSL (Clock Source Select) = HFOSC0 (Clock derived from the Internal
   //     High Frequency Oscillator 0.)
   // CLKDIV (Clock Source Divider) = SYSCLK_DIV_1 (SYSCLK is equal to
   //     selected clock source divided by 1.)
   */
  CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
  CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
  while (CLKSEL & CLKSEL_DIVRDY__BMASK == CLKSEL_DIVRDY__NOT_READY)
    ;
  // [CLKSEL - Clock Select]$

}

extern void
TIMER01_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[Timer Initialization]
  //Save Timer Configuration
  uint8_t TCON_save;
  TCON_save = TCON;
  //Stop Timers
  TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;

  // [Timer Initialization]$

  // $[TH0 - Timer 0 High Byte]
  // [TH0 - Timer 0 High Byte]$

  // $[TL0 - Timer 0 Low Byte]
  // [TL0 - Timer 0 Low Byte]$

  // $[TH1 - Timer 1 High Byte]
  /*
   // TH1 (Timer 1 High Byte) = 0xCB
   */
  TH1 = (0xCB << TH1_TH1__SHIFT);
  // [TH1 - Timer 1 High Byte]$

  // $[TL1 - Timer 1 Low Byte]
  // [TL1 - Timer 1 Low Byte]$

  // $[Timer Restoration]
  //Restore Timer Configuration
  TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);

  // [Timer Restoration]$

}

extern void
TIMER16_4_enter__38kHz_Modulation_from_RESET(void)
{
  // $[Timer Initialization]
  // Save Timer Configuration
  uint8_t TMR4CN0_TR4_save;
  SFRPAGE = 0x10;
  TMR4CN0_TR4_save = TMR4CN0 & TMR4CN0_TR4__BMASK;
  // Stop Timer
  TMR4CN0 &= ~(TMR4CN0_TR4__BMASK);
  // [Timer Initialization]$

  // $[TMR4CN1 - Timer 4 Control 1]
  // [TMR4CN1 - Timer 4 Control 1]$

  // $[TMR4CN0 - Timer 4 Control]
  // [TMR4CN0 - Timer 4 Control]$

  // $[TMR4H - Timer 4 High Byte]
  // [TMR4H - Timer 4 High Byte]$

  // $[TMR4L - Timer 4 Low Byte]
  // [TMR4L - Timer 4 Low Byte]$

  // $[TMR4RLH - Timer 4 Reload High Byte]
  /*
   // TMR4RLH (Timer 4 Reload High Byte) = 0xF6
   */
  TMR4RLH = (0xF6 << TMR4RLH_TMR4RLH__SHIFT);
  // [TMR4RLH - Timer 4 Reload High Byte]$

  // $[TMR4RLL - Timer 4 Reload Low Byte]
  /*
   // TMR4RLL (Timer 4 Reload Low Byte) = 0x08
   */
  TMR4RLL = (0x08 << TMR4RLL_TMR4RLL__SHIFT);
  // [TMR4RLL - Timer 4 Reload Low Byte]$

  // $[TMR4CN0]
  // [TMR4CN0]$

  // $[Timer Restoration]
  // Restore Timer Configuration
  TMR4CN0 |= TMR4CN0_TR4_save;
  // [Timer Restoration]$

}

extern void
RSTSRC_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[RSTSRC - Reset Source]
  /*
   // PORSF (Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset
   //     Enable) = SET (A power-on or supply monitor reset occurred.)
   // MCDRSF (Missing Clock Detector Enable and Flag) = NOT_SET (A missing
   //     clock detector reset did not occur.)
   // C0RSEF (Comparator0 Reset Enable and Flag) = NOT_SET (A Comparator 0
   //     reset did not occur.)
   */
  RSTSRC = RSTSRC_PORSF__SET | RSTSRC_MCDRSF__NOT_SET | RSTSRC_C0RSEF__NOT_SET;
  // [RSTSRC - Reset Source]$

}

extern void
INTERRUPT_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[EIE1 - Extended Interrupt Enable 1]
  /*
   // EADC0 (ADC0 Conversion Complete Interrupt Enable) = DISABLED (Disable
   //     ADC0 Conversion Complete interrupt.)
   // EWADC0 (ADC0 Window Comparison Interrupt Enable) = DISABLED (Disable
   //     ADC0 Window Comparison interrupt.)
   // ECP0 (Comparator0 (CP0) Interrupt Enable) = DISABLED (Disable CP0
   //     interrupts.)
   // ECP1 (Comparator1 (CP1) Interrupt Enable) = DISABLED (Disable CP1
   //     interrupts.)
   // EMAT (Port Match Interrupts Enable) = DISABLED (Disable all Port Match
   //     interrupts.)
   // EPCA0 (Programmable Counter Array (PCA0) Interrupt Enable) = DISABLED
   //     (Disable all PCA0 interrupts.)
   // ESMB0 (SMBus (SMB0) Interrupt Enable) = DISABLED (Disable all SMB0
   //     interrupts.)
   // ET3 (Timer 3 Interrupt Enable) = ENABLED (Enable interrupt requests
   //     generated by the TF3L or TF3H flags.)
   */
  EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
      | EIE1_ECP1__DISABLED | EIE1_EMAT__DISABLED | EIE1_EPCA0__DISABLED
      | EIE1_ESMB0__DISABLED | EIE1_ET3__ENABLED;
  // [EIE1 - Extended Interrupt Enable 1]$

  // $[EIE2 - Extended Interrupt Enable 2]
  /*
   // EI2C0 (I2C0 Slave Interrupt Enable) = DISABLED (Disable all I2C0 slave
   //     interrupts.)
   // ET4 (Timer 4 Interrupt Enable) = ENABLED (Enable interrupt requests
   //     generated by the TF4L or TF4H flags.)
   // ES1 (UART1 Interrupt Enable) = DISABLED (Disable UART1 interrupts.)
   */
  SFRPAGE = 0x10;
  EIE2 = EIE2_EI2C0__DISABLED | EIE2_ET4__ENABLED | EIE2_ES1__DISABLED;
  // [EIE2 - Extended Interrupt Enable 2]$

  // $[EIP1H - Extended Interrupt Priority 1 High]
  // [EIP1H - Extended Interrupt Priority 1 High]$

  // $[EIP1 - Extended Interrupt Priority 1 Low]
  // [EIP1 - Extended Interrupt Priority 1 Low]$

  // $[EIP2 - Extended Interrupt Priority 2]
  // [EIP2 - Extended Interrupt Priority 2]$

  // $[EIP2H - Extended Interrupt Priority 2 High]
  // [EIP2H - Extended Interrupt Priority 2 High]$

  // $[IE - Interrupt Enable]
  /*
   // EA (All Interrupts Enable) = ENABLED (Enable each interrupt according
   //     to its individual mask setting.)
   // EX0 (External Interrupt 0 Enable) = DISABLED (Disable external
   //     interrupt 0.)
   // EX1 (External Interrupt 1 Enable) = DISABLED (Disable external
   //     interrupt 1.)
   // ESPI0 (SPI0 Interrupt Enable) = DISABLED (Disable all SPI0
   //     interrupts.)
   // ET0 (Timer 0 Interrupt Enable) = DISABLED (Disable all Timer 0
   //     interrupt.)
   // ET1 (Timer 1 Interrupt Enable) = DISABLED (Disable all Timer 1
   //     interrupt.)
   // ET2 (Timer 2 Interrupt Enable) = ENABLED (Enable interrupt requests
   //     generated by the TF2L or TF2H flags.)
   // ES0 (UART0 Interrupt Enable) = DISABLED (Disable UART0 interrupt.)
   */
  SFRPAGE = 0x00;
  IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__DISABLED
      | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__ENABLED
      | IE_ES0__DISABLED;
  // [IE - Interrupt Enable]$

  // $[IP - Interrupt Priority]
  // [IP - Interrupt Priority]$

  // $[IPH - Interrupt Priority High]
  // [IPH - Interrupt Priority High]$

}

extern void
TIMER16_3_enter__38kHz_Modulation_from_RESET(void)
{

  // $[Timer Initialization]
  // Save Timer Configuration
  uint8_t TMR3CN0_TR3_save;
  TMR3CN0_TR3_save = TMR3CN0 & TMR3CN0_TR3__BMASK;
  // Stop Timer
  TMR3CN0 &= ~(TMR3CN0_TR3__BMASK);
  // [Timer Initialization]$

  // $[TMR3CN1 - Timer 3 Control 1]
  // [TMR3CN1 - Timer 3 Control 1]$

  // $[TMR3CN0 - Timer 3 Control]
  // [TMR3CN0 - Timer 3 Control]$

  // $[TMR3H - Timer 3 High Byte]
  // [TMR3H - Timer 3 High Byte]$

  // $[TMR3L - Timer 3 Low Byte]
  // [TMR3L - Timer 3 Low Byte]$

  // $[TMR3RLH - Timer 3 Reload High Byte]
  /*
   // TMR3RLH (Timer 3 Reload High Byte) = 0xFF
   */
  TMR3RLH = (0xFF << TMR3RLH_TMR3RLH__SHIFT);
  // [TMR3RLH - Timer 3 Reload High Byte]$

  // $[TMR3RLL - Timer 3 Reload Low Byte]
  /*
   // TMR3RLL (Timer 3 Reload Low Byte) = 0x29
   */
  TMR3RLL = (0x29 << TMR3RLL_TMR3RLL__SHIFT);
  // [TMR3RLL - Timer 3 Reload Low Byte]$

  // $[TMR3CN0]
  /*
   // TR3 (Timer 3 Run Control) = RUN (Start Timer 3 running.)
   */
  TMR3CN0 |= TMR3CN0_TR3__RUN;
  // [TMR3CN0]$

  // $[Timer Restoration]
  // Restore Timer Configuration
  TMR3CN0 |= TMR3CN0_TR3_save;
  // [Timer Restoration]$

}

extern void
PCA_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[PCA Off]
  PCA0CN0_CR = PCA0CN0_CR__STOP;
  // [PCA Off]$

  // $[PCA0MD - PCA Mode]
  // [PCA0MD - PCA Mode]$

  // $[PCA0CENT - PCA Center Alignment Enable]
  // [PCA0CENT - PCA Center Alignment Enable]$

  // $[PCA0CLR - PCA Comparator Clear Control]
  // [PCA0CLR - PCA Comparator Clear Control]$

  // $[PCA0L - PCA Counter/Timer Low Byte]
  // [PCA0L - PCA Counter/Timer Low Byte]$

  // $[PCA0H - PCA Counter/Timer High Byte]
  // [PCA0H - PCA Counter/Timer High Byte]$

  // $[PCA0POL - PCA Output Polarity]
  /*
   // CEX0POL (CEX0 Output Polarity) = INVERT (Invert polarity.)
   // CEX1POL (CEX1 Output Polarity) = INVERT (Invert polarity.)
   // CEX2POL (CEX2 Output Polarity) = DEFAULT (Use default polarity.)
   */
  PCA0POL = PCA0POL_CEX0POL__INVERT | PCA0POL_CEX1POL__INVERT
      | PCA0POL_CEX2POL__DEFAULT;
  // [PCA0POL - PCA Output Polarity]$

  // $[PCA0PWM - PCA PWM Configuration]
  // [PCA0PWM - PCA PWM Configuration]$

  // $[PCA On]
  PCA0CN0_CR = PCA0CN0_CR__RUN;
  // [PCA On]$

}

extern void
PCACH_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[PCA0 Settings Save]
  // Select Capture/Compare register)
  PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
  // [PCA0 Settings Save]$

  // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
  /*
   // CAPN (Channel 0 Capture Negative Function Enable) = DISABLED (Disable
   //     negative edge capture.)
   // ECCF (Channel 0 Capture/Compare Flag Interrupt Enable) = DISABLED
   //     (Disable CCF0 interrupts.)
   // MAT (Channel 0 Match Function Enable) = DISABLED (Disable match
   //     function.)
   // PWM16 (Channel 0 16-bit Pulse Width Modulation Enable) = 8_BIT (8 to
   //     11-bit PWM selected.)
   // CAPP (Channel 0 Capture Positive Function Enable) = DISABLED (Disable
   //     positive edge capture.)
   // ECOM (Channel 0 Comparator Function Enable) = ENABLED (Enable
   //     comparator function.)
   // PWM (Channel 0 Pulse Width Modulation Mode Enable) = ENABLED (Enable
   //     PWM function.)
   // TOG (Channel 0 Toggle Function Enable) = DISABLED (Disable toggle
   //     function.)
   */
  PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__DISABLED
      | PCA0CPM0_MAT__DISABLED | PCA0CPM0_PWM16__8_BIT | PCA0CPM0_CAPP__DISABLED
      | PCA0CPM0_ECOM__ENABLED | PCA0CPM0_PWM__ENABLED | PCA0CPM0_TOG__DISABLED;
  // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$

  // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
  /*
   // PCA0CPL0 (PCA Channel 0 Capture Module Low Byte) = 0x7F
   */
  PCA0CPL0 = (0x7F << PCA0CPL0_PCA0CPL0__SHIFT);
  // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$

  // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
  /*
   // PCA0CPH0 (PCA Channel 0 Capture Module High Byte) = 0x7F
   */
  PCA0CPH0 = (0x7F << PCA0CPH0_PCA0CPH0__SHIFT);
  // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$

  // $[Auto-reload]
  // [Auto-reload]$

  // $[PCA0 Settings Restore]
  // [PCA0 Settings Restore]$

}

extern void
PCACH_1_enter__38kHz_Modulation_from_RESET(void)
{
  // $[PCA0 Settings Save]
  // Select Capture/Compare register)
  PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
  // [PCA0 Settings Save]$

  // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
  // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$

  // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
  // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$

  // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
  // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$

  // $[Auto-reload]
  // [Auto-reload]$

  // $[PCA0 Settings Restore]
  // [PCA0 Settings Restore]$

}

extern void
CIP51_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[PFE0CN - Prefetch Engine Control]
  /*
   // PFEN (Prefetch Enable) = ENABLED (Enable the prefetch engine (SYSCLK >
   //     25 MHz).)
   // FLRT (Flash Read Timing) = SYSCLK_BELOW_50_MHZ (SYSCLK < 50 MHz.)
   */
  SFRPAGE = 0x10;
  PFE0CN = PFE0CN_PFEN__ENABLED | PFE0CN_FLRT__SYSCLK_BELOW_50_MHZ;
  // [PFE0CN - Prefetch Engine Control]$

}

extern void
VREG_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[REG0CN - Voltage Regulator 0 Control]
  // [REG0CN - Voltage Regulator 0 Control]$

  // $[REG1CN - Voltage Regulator 1 Control]
  /*
   // REG1ENB (Voltage Regulator 1 Disable) = DISABLED (Regulator is
   //     disabled.)
   // BIASENB (Regulator Bias Disable) = DISABLED (Regulator bias is
   //     disabled.)
   // SUSEN (Voltage Regulator 1 Suspend Enable) = SUSPEND (The 5V regulator
   //     is in suspend power mode. Suspend mode reduces the regulator bias
   //     current, but increases the response times.)
   */
  SFRPAGE = 0x20;
  REG1CN = REG1CN_REG1ENB__DISABLED | REG1CN_BIASENB__DISABLED
      | REG1CN_SUSEN__SUSPEND;
  // [REG1CN - Voltage Regulator 1 Control]$

}

extern void
TIMER16_2_enter__38kHz_Modulation_from_RESET(void)
{
  // $[Timer Initialization]
  // Save Timer Configuration
  uint8_t TMR2CN0_TR2_save;
  TMR2CN0_TR2_save = TMR2CN0 & TMR2CN0_TR2__BMASK;
  // Stop Timer
  TMR2CN0 &= ~(TMR2CN0_TR2__BMASK);
  // [Timer Initialization]$

  // $[TMR2CN1 - Timer 2 Control 1]
  // [TMR2CN1 - Timer 2 Control 1]$

  // $[TMR2CN0 - Timer 2 Control]
  // [TMR2CN0 - Timer 2 Control]$

  // $[TMR2H - Timer 2 High Byte]
  // [TMR2H - Timer 2 High Byte]$

  // $[TMR2L - Timer 2 Low Byte]
  // [TMR2L - Timer 2 Low Byte]$

  // $[TMR2RLH - Timer 2 Reload High Byte]
  /*
   // TMR2RLH (Timer 2 Reload High Byte) = 0xA0
   */
  TMR2RLH = (0xA0 << TMR2RLH_TMR2RLH__SHIFT);
  // [TMR2RLH - Timer 2 Reload High Byte]$

  // $[TMR2RLL - Timer 2 Reload Low Byte]
  /*
   // TMR2RLL (Timer 2 Reload Low Byte) = 0x4C
   */
  TMR2RLL = (0x4C << TMR2RLL_TMR2RLL__SHIFT);
  // [TMR2RLL - Timer 2 Reload Low Byte]$

  // $[TMR2CN0]
  /*
   // TR2 (Timer 2 Run Control) = RUN (Start Timer 2 running.)
   */
  TMR2CN0 |= TMR2CN0_TR2__RUN;
  // [TMR2CN0]$

  // $[Timer Restoration]
  // Restore Timer Configuration
  TMR2CN0 |= TMR2CN0_TR2_save;
  // [Timer Restoration]$

}

extern void
LFOSC_0_enter__38kHz_Modulation_from_RESET(void)
{
  // $[LFO0CN - Low Frequency Oscillator Control]
  /*
   // OSCLEN (Internal L-F Oscillator Enable) = ENABLED (Internal L-F
   //     Oscillator Enabled.)
   */
  LFO0CN |= LFO0CN_OSCLEN__ENABLED;
  // [LFO0CN - Low Frequency Oscillator Control]$

  // $[Wait for LFOSC Ready]
  while ((LFO0CN & LFO0CN_OSCLRDY__BMASK) != LFO0CN_OSCLRDY__SET)
    ;
  // [Wait for LFOSC Ready]$

}

