# ARITHMETIC-LOGIC-UNIT-ALU-

**COMPANY**: CODETECH IT SOLUTIONS

**NAME**: SAKSHI BHISE

**INTERN ID**: CT08JRX

**DOMAIN NAME**: VLSI

**BATCH DURATION**: 5th january 2025 to 5th february 2025

**MENTOR NAME**: NEELA SANTHOSH

#ENTER DESCRIPTION OF TASK PERFORMED NOT LESS THAN 500 WORDS

# OUTPUT OF THE TASK 1

[TASK 1 ALU.docx](https://github.com/user-attachments/files/18320704/TASK.1.ALU.docx)

# OUTPUT OF THE TASK 2

[TASK 2 RAM DESIGN.docx](https://github.com/user-attachments/files/18320899/TASK.2.RAM.DESIGN.docx)

# OUTPUT OF TASK 3


[TASK 3 PIPELINE PROCESSOR DESIGN.docx](https://github.com/user-attachments/files/18321316/TASK.3.PIPELINE.PROCESSOR.DESIGN.docx)




