;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @2
	ADD 270, 1
	SLT 0, @2
	SLT 0, @2
	SUB @121, 103
	CMP -8, @500
	CMP -8, @500
	MOV -7, <-20
	ADD 130, 9
	ADD -270, 3
	ADD 270, 1
	SUB @-127, 100
	SUB @97, 106
	SUB -7, 20
	ADD 270, 1
	SLT 0, @2
	CMP @121, 103
	CMP -7, <-20
	SUB -207, <-120
	SUB @27, 0
	JMP -7, #20
	SUB 0, @2
	JMP -7, @-20
	SPL 0, <-2
	CMP @-207, <-120
	DAT #0, <2
	DAT #0, <2
	DJN -1, @-20
	DJN -1, @-20
	CMP 9, @10
	SUB @121, 103
	CMP @-127, 100
	CMP @-127, 100
	CMP @127, 106
	SUB #0, -0
	MOV -7, <-20
	SUB #0, -0
	SUB #0, -0
	SPL <97, 106
	SPL <97, 106
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SUB -7, <-20
	SUB -7, <-20
