# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/SimpleLogicModuleFPGAImplementationDesign/SimpleLogicModuleFPGAImplementationDesign.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==SimpleLogicModuleFPGAImplementationDesign || ORIG_REF_NAME==SimpleLogicModuleFPGAImplementationDesign} -quiet] -quiet

# IP: bd/SimpleLogicModuleFPGAImplementationDesign/ip/SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0/SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0 || ORIG_REF_NAME==SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0} -quiet] -quiet

# IP: bd/SimpleLogicModuleFPGAImplementationDesign/ip/SimpleLogicModuleFPGAImplementationDesign_processing_system7_0_0/SimpleLogicModuleFPGAImplementationDesign_processing_system7_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==SimpleLogicModuleFPGAImplementationDesign_processing_system7_0_0 || ORIG_REF_NAME==SimpleLogicModuleFPGAImplementationDesign_processing_system7_0_0} -quiet] -quiet

# IP: bd/SimpleLogicModuleFPGAImplementationDesign/ip/SimpleLogicModuleFPGAImplementationDesign_auto_pc_0/SimpleLogicModuleFPGAImplementationDesign_auto_pc_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==SimpleLogicModuleFPGAImplementationDesign_auto_pc_0 || ORIG_REF_NAME==SimpleLogicModuleFPGAImplementationDesign_auto_pc_0} -quiet] -quiet

# IP: bd/SimpleLogicModuleFPGAImplementationDesign/ip/SimpleLogicModuleFPGAImplementationDesign_ps7_0_axi_periph_0/SimpleLogicModuleFPGAImplementationDesign_ps7_0_axi_periph_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==SimpleLogicModuleFPGAImplementationDesign_ps7_0_axi_periph_0 || ORIG_REF_NAME==SimpleLogicModuleFPGAImplementationDesign_ps7_0_axi_periph_0} -quiet] -quiet

# IP: bd/SimpleLogicModuleFPGAImplementationDesign/ip/SimpleLogicModuleFPGAImplementationDesign_rst_ps7_0_100M_0/SimpleLogicModuleFPGAImplementationDesign_rst_ps7_0_100M_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==SimpleLogicModuleFPGAImplementationDesign_rst_ps7_0_100M_0 || ORIG_REF_NAME==SimpleLogicModuleFPGAImplementationDesign_rst_ps7_0_100M_0} -quiet] -quiet

# XDC: bd/SimpleLogicModuleFPGAImplementationDesign/SimpleLogicModuleFPGAImplementationDesign_ooc.xdc
