\subsection{arch Architecture Reference}
\label{classsync__fifo__rw_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d8/da3/classsync__fifo__rw_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+426}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+566}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf fifo\+\_\+inst}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrfull} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf fifo}  {\bfseries fifo\+\_\+inst}   
\item 
{\bf fifo}  {\bfseries fifo\+\_\+inst}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 37} of file {\bf sync\+\_\+fifo\+\_\+rw.\+vhd}.



\subsubsection{Member Function Documentation}
\index{sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+426@{P\+R\+O\+C\+E\+S\+S\+\_\+426}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+426@{P\+R\+O\+C\+E\+S\+S\+\_\+426}!sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+426reset\+\_\+n,rclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+426(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsync__fifo__rw_1_1arch_a5badfda66390bd2c8b28ff6155464797}


Definition at line {\bf 85} of file {\bf sync\+\_\+fifo\+\_\+rw.\+vhd}.

\index{sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+566@{P\+R\+O\+C\+E\+S\+S\+\_\+566}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+566@{P\+R\+O\+C\+E\+S\+S\+\_\+566}!sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+566reset\+\_\+n,rclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+566(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsync__fifo__rw_1_1arch_ab36ee401c9a4b1fd5a21d3b3e70e7298}


Definition at line {\bf 85} of file {\bf sync\+\_\+fifo\+\_\+rw.\+vhd}.



\subsubsection{Member Data Documentation}
\index{sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}!fifo@{fifo}}
\index{fifo@{fifo}!sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}}
\paragraph[{fifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo} {\bfseries \textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classsync__fifo__rw_1_1arch_a576cc2b7670fbb1753a2eb96fe3c0d1d}


Definition at line {\bf 122} of file {\bf sync\+\_\+fifo\+\_\+rw.\+vhd}.

\index{sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}!fifo@{fifo}}
\index{fifo@{fifo}!sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}}
\paragraph[{fifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo} {\bfseries \textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classsync__fifo__rw_1_1arch_a576cc2b7670fbb1753a2eb96fe3c0d1d}


Definition at line {\bf 122} of file {\bf sync\+\_\+fifo\+\_\+rw.\+vhd}.

\index{sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}!fifo\+\_\+inst@{fifo\+\_\+inst}}
\index{fifo\+\_\+inst@{fifo\+\_\+inst}!sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}}
\paragraph[{fifo\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+inst} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classsync__fifo__rw_1_1arch_ad96bb2323ad696436bccbd33dd3a05ed}


Definition at line {\bf 46} of file {\bf sync\+\_\+fifo\+\_\+rw.\+vhd}.

\index{sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}!rdempty@{rdempty}}
\index{rdempty@{rdempty}!sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}}
\paragraph[{rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsync__fifo__rw_1_1arch_a8929fbec5a6f3819a74c1dca315ab5ae}


Definition at line {\bf 41} of file {\bf sync\+\_\+fifo\+\_\+rw.\+vhd}.

\index{sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}!rdreq@{rdreq}}
\index{rdreq@{rdreq}!sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}}
\paragraph[{rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsync__fifo__rw_1_1arch_ae6813476da423ea39508dfa8c6fba937}


Definition at line {\bf 39} of file {\bf sync\+\_\+fifo\+\_\+rw.\+vhd}.

\index{sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}!wrfull@{wrfull}}
\index{wrfull@{wrfull}!sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}}
\paragraph[{wrfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrfull} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsync__fifo__rw_1_1arch_a04e17eba888a5e44842fe606655873c3}


Definition at line {\bf 42} of file {\bf sync\+\_\+fifo\+\_\+rw.\+vhd}.

\index{sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}!wrreq@{wrreq}}
\index{wrreq@{wrreq}!sync\+\_\+fifo\+\_\+rw\+::arch@{sync\+\_\+fifo\+\_\+rw\+::arch}}
\paragraph[{wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsync__fifo__rw_1_1arch_a8de7261703bfd9ddc5cf7aa755d710f8}


Definition at line {\bf 40} of file {\bf sync\+\_\+fifo\+\_\+rw.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+packets/{\bf sync\+\_\+fifo\+\_\+rw.\+vhd}\end{DoxyCompactItemize}
