// Seed: 2478794469
module module_0 #(
    parameter id_9 = 32'd69
) (
    input wire id_0,
    input tri1 id_1,
    input wire id_2
    , id_8,
    input supply1 id_3,
    input wire id_4,
    output uwire id_5,
    input wand id_6
);
  assign id_5 = 1;
  wire _id_9;
  wire id_10;
  wire id_11;
  logic [-1 : -1] id_12 = 1;
  logic [-1 : id_9] id_13;
  assign id_13 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd88,
    parameter id_7 = 32'd57
) (
    output uwire id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    output wire id_4,
    input tri _id_5,
    input tri1 id_6,
    input supply0 _id_7,
    input wire id_8
);
  parameter id_10 = -1'd0 | -1;
  logic id_11;
  ;
  wire [1 'b0 : id_5] id_12;
  assign id_11 = -1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_8,
      id_8,
      id_0,
      id_1
  );
  if (id_10) wire [-1 'b0 : id_7] id_13;
  else begin : LABEL_0
    assign id_2 = id_3;
  end
endmodule
