{
	"author": ["Jinho Suh", "Murali Annavaram", "Michel Dubois"],
	"booktitle": "Proceedings of the 18th International Conference on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2012",
	"dblpkey": "conf/hpca/SuhAD12",
	"doi": "10.1109/HPCA.2012.6168940",
	"isbn": "978-1-4673-0827-4",
	"pages": "3-14",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["macau", "a", "markov", "model", "for", "reliabl", "evalu", "of", "cach", "under", "singl", "bit", "and", "multi", "bit", "upset"],
	"tag": ["markov", "multi", "named", "reliability"],
	"title": "MACAU: A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2012
}