# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do I2C_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/I2C {D:/FPGA/I2C/TOP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:26 on May 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/I2C" D:/FPGA/I2C/TOP.v 
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 17:23:26 on May 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FPGA/I2C {D:/FPGA/I2C/divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:26 on May 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/I2C" D:/FPGA/I2C/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 17:23:26 on May 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FPGA/I2C {D:/FPGA/I2C/ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:26 on May 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/I2C" D:/FPGA/I2C/ctrl.v 
# -- Compiling module ctrl
# 
# Top level modules:
# 	ctrl
# End time: 17:23:26 on May 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/FPGA/I2C {D:/FPGA/I2C/cmd_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:26 on May 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/I2C" D:/FPGA/I2C/cmd_rom.v 
# -- Compiling module cmd_rom
# 
# Top level modules:
# 	cmd_rom
# End time: 17:23:26 on May 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/I2C {D:/FPGA/I2C/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:26 on May 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/I2C" D:/FPGA/I2C/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:23:26 on May 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:23:26 on May 27,2018
# Loading work.testbench
# Loading work.TOP
# Loading work.divider
# Loading work.ctrl
# Loading work.cmd_rom
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/FPGA/I2C/testbench.v(30)
#    Time: 5000100 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/FPGA/I2C/testbench.v line 30
# End time: 17:23:49 on May 27,2018, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
