# MIPS-32-Processor-RTL-Design-and-FPGA-Implementation
Pipelined MIPS-32 processor RTL design and final implementation on FPGA using Verilog.
