
../repos/sgerbino-table-2fdd8d0/bin/table_column_test:     file format elf32-littlearm


Disassembly of section .init:

00011a28 <.init>:
   11a28:	push	{r3, lr}
   11a2c:	bl	11b14 <_start@@Base+0x3c>
   11a30:	pop	{r3, pc}

Disassembly of section .plt:

00011a34 <strcmp@plt-0x14>:
   11a34:	push	{lr}		; (str lr, [sp, #-4]!)
   11a38:	ldr	lr, [pc, #4]	; 11a44 <strcmp@plt-0x4>
   11a3c:	add	lr, pc, lr
   11a40:	ldr	pc, [lr, #8]!
   11a44:			; <UNDEFINED> instruction: 0x000145bc

00011a48 <strcmp@plt>:
   11a48:	add	ip, pc, #0, 12
   11a4c:	add	ip, ip, #20, 20	; 0x14000
   11a50:	ldr	pc, [ip, #1468]!	; 0x5bc

00011a54 <printf@plt>:
   11a54:	add	ip, pc, #0, 12
   11a58:	add	ip, ip, #20, 20	; 0x14000
   11a5c:	ldr	pc, [ip, #1460]!	; 0x5b4

00011a60 <free@plt>:
   11a60:	add	ip, pc, #0, 12
   11a64:	add	ip, ip, #20, 20	; 0x14000
   11a68:	ldr	pc, [ip, #1452]!	; 0x5ac

00011a6c <realloc@plt>:
   11a6c:	add	ip, pc, #0, 12
   11a70:	add	ip, ip, #20, 20	; 0x14000
   11a74:	ldr	pc, [ip, #1444]!	; 0x5a4

00011a78 <strcpy@plt>:
   11a78:	add	ip, pc, #0, 12
   11a7c:	add	ip, ip, #20, 20	; 0x14000
   11a80:	ldr	pc, [ip, #1436]!	; 0x59c

00011a84 <malloc@plt>:
   11a84:	add	ip, pc, #0, 12
   11a88:	add	ip, ip, #20, 20	; 0x14000
   11a8c:	ldr	pc, [ip, #1428]!	; 0x594

00011a90 <__libc_start_main@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #20, 20	; 0x14000
   11a98:	ldr	pc, [ip, #1420]!	; 0x58c

00011a9c <__gmon_start__@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #20, 20	; 0x14000
   11aa4:	ldr	pc, [ip, #1412]!	; 0x584

00011aa8 <strlen@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #20, 20	; 0x14000
   11ab0:	ldr	pc, [ip, #1404]!	; 0x57c

00011ab4 <snprintf@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #20, 20	; 0x14000
   11abc:	ldr	pc, [ip, #1396]!	; 0x574

00011ac0 <__isoc99_sscanf@plt>:
   11ac0:	add	ip, pc, #0, 12
   11ac4:	add	ip, ip, #20, 20	; 0x14000
   11ac8:	ldr	pc, [ip, #1388]!	; 0x56c

00011acc <abort@plt>:
   11acc:	add	ip, pc, #0, 12
   11ad0:	add	ip, ip, #20, 20	; 0x14000
   11ad4:	ldr	pc, [ip, #1380]!	; 0x564

Disassembly of section .text:

00011ad8 <_start@@Base>:
   11ad8:	mov	fp, #0
   11adc:	mov	lr, #0
   11ae0:	pop	{r1}		; (ldr r1, [sp], #4)
   11ae4:	mov	r2, sp
   11ae8:	push	{r2}		; (str r2, [sp, #-4]!)
   11aec:	push	{r0}		; (str r0, [sp, #-4]!)
   11af0:	ldr	ip, [pc, #16]	; 11b08 <_start@@Base+0x30>
   11af4:	push	{ip}		; (str ip, [sp, #-4]!)
   11af8:	ldr	r0, [pc, #12]	; 11b0c <_start@@Base+0x34>
   11afc:	ldr	r3, [pc, #12]	; 11b10 <_start@@Base+0x38>
   11b00:	bl	11a90 <__libc_start_main@plt>
   11b04:	bl	11acc <abort@plt>
   11b08:	andeq	r5, r1, r8, asr r0
   11b0c:	andeq	r1, r1, r8, asr #23
   11b10:	strdeq	r4, [r1], -r8
   11b14:	ldr	r3, [pc, #20]	; 11b30 <_start@@Base+0x58>
   11b18:	ldr	r2, [pc, #20]	; 11b34 <_start@@Base+0x5c>
   11b1c:	add	r3, pc, r3
   11b20:	ldr	r2, [r3, r2]
   11b24:	cmp	r2, #0
   11b28:	bxeq	lr
   11b2c:	b	11a9c <__gmon_start__@plt>
   11b30:	ldrdeq	r4, [r1], -ip
   11b34:	andeq	r0, r0, ip, lsr r0
   11b38:	ldr	r0, [pc, #24]	; 11b58 <_start@@Base+0x80>
   11b3c:	ldr	r3, [pc, #24]	; 11b5c <_start@@Base+0x84>
   11b40:	cmp	r3, r0
   11b44:	bxeq	lr
   11b48:	ldr	r3, [pc, #16]	; 11b60 <_start@@Base+0x88>
   11b4c:	cmp	r3, #0
   11b50:	bxeq	lr
   11b54:	bx	r3
   11b58:	andeq	r6, r2, r8, asr #32
   11b5c:	andeq	r6, r2, r8, asr #32
   11b60:	andeq	r0, r0, r0
   11b64:	ldr	r0, [pc, #36]	; 11b90 <_start@@Base+0xb8>
   11b68:	ldr	r1, [pc, #36]	; 11b94 <_start@@Base+0xbc>
   11b6c:	sub	r1, r1, r0
   11b70:	asr	r1, r1, #2
   11b74:	add	r1, r1, r1, lsr #31
   11b78:	asrs	r1, r1, #1
   11b7c:	bxeq	lr
   11b80:	ldr	r3, [pc, #16]	; 11b98 <_start@@Base+0xc0>
   11b84:	cmp	r3, #0
   11b88:	bxeq	lr
   11b8c:	bx	r3
   11b90:	andeq	r6, r2, r8, asr #32
   11b94:	andeq	r6, r2, r8, asr #32
   11b98:	andeq	r0, r0, r0
   11b9c:	push	{r4, lr}
   11ba0:	ldr	r4, [pc, #24]	; 11bc0 <_start@@Base+0xe8>
   11ba4:	ldrb	r3, [r4]
   11ba8:	cmp	r3, #0
   11bac:	popne	{r4, pc}
   11bb0:	bl	11b38 <_start@@Base+0x60>
   11bb4:	mov	r3, #1
   11bb8:	strb	r3, [r4]
   11bbc:	pop	{r4, pc}
   11bc0:	andeq	r6, r2, r8, asr #32
   11bc4:	b	11b64 <_start@@Base+0x8c>

00011bc8 <main@@Base>:
   11bc8:	strd	r4, [sp, #-16]!
   11bcc:	str	r6, [sp, #8]
   11bd0:	str	lr, [sp, #12]
   11bd4:	sub	sp, sp, #56	; 0x38
   11bd8:	mov	r0, sp
   11bdc:	bl	11cc0 <table_init@@Base>
   11be0:	mov	r2, #0
   11be4:	movw	r1, #20584	; 0x5068
   11be8:	movt	r1, #1
   11bec:	mov	r0, sp
   11bf0:	bl	12794 <table_add_column@@Base>
   11bf4:	mov	r6, r0
   11bf8:	mov	r2, #21
   11bfc:	movw	r1, #20588	; 0x506c
   11c00:	movt	r1, #1
   11c04:	mov	r0, sp
   11c08:	bl	12794 <table_add_column@@Base>
   11c0c:	mov	r5, r0
   11c10:	mov	r0, sp
   11c14:	bl	12700 <table_get_column_length@@Base>
   11c18:	cmp	r0, #2
   11c1c:	moveq	r4, #0
   11c20:	bne	11c84 <main@@Base+0xbc>
   11c24:	mov	r1, r6
   11c28:	mov	r0, sp
   11c2c:	bl	12a6c <table_get_column_name@@Base>
   11c30:	movw	r1, #20584	; 0x5068
   11c34:	movt	r1, #1
   11c38:	bl	11a48 <strcmp@plt>
   11c3c:	cmp	r0, #0
   11c40:	bne	11c98 <main@@Base+0xd0>
   11c44:	mov	r1, r5
   11c48:	mov	r0, sp
   11c4c:	bl	12a6c <table_get_column_name@@Base>
   11c50:	movw	r1, #20588	; 0x506c
   11c54:	movt	r1, #1
   11c58:	bl	11a48 <strcmp@plt>
   11c5c:	cmp	r0, #0
   11c60:	bne	11cac <main@@Base+0xe4>
   11c64:	mov	r0, sp
   11c68:	bl	11d30 <table_destroy@@Base>
   11c6c:	mov	r0, r4
   11c70:	add	sp, sp, #56	; 0x38
   11c74:	ldrd	r4, [sp]
   11c78:	ldr	r6, [sp, #8]
   11c7c:	add	sp, sp, #12
   11c80:	pop	{pc}		; (ldr pc, [sp], #4)
   11c84:	movw	r0, #20596	; 0x5074
   11c88:	movt	r0, #1
   11c8c:	bl	11a54 <printf@plt>
   11c90:	mvn	r4, #0
   11c94:	b	11c24 <main@@Base+0x5c>
   11c98:	movw	r0, #20636	; 0x509c
   11c9c:	movt	r0, #1
   11ca0:	bl	11a54 <printf@plt>
   11ca4:	mvn	r4, #0
   11ca8:	b	11c44 <main@@Base+0x7c>
   11cac:	movw	r0, #20636	; 0x509c
   11cb0:	movt	r0, #1
   11cb4:	bl	11a54 <printf@plt>
   11cb8:	mvn	r4, #0
   11cbc:	b	11c64 <main@@Base+0x9c>

00011cc0 <table_init@@Base>:
   11cc0:	mov	r3, #0
   11cc4:	str	r3, [r0]
   11cc8:	str	r3, [r0, #4]
   11ccc:	str	r3, [r0, #12]
   11cd0:	mov	r2, #10
   11cd4:	str	r2, [r0, #8]
   11cd8:	str	r3, [r0, #16]
   11cdc:	str	r3, [r0, #20]
   11ce0:	str	r3, [r0, #28]
   11ce4:	mov	r1, #20
   11ce8:	str	r1, [r0, #24]
   11cec:	str	r3, [r0, #36]	; 0x24
   11cf0:	str	r3, [r0, #40]	; 0x28
   11cf4:	str	r3, [r0, #44]	; 0x2c
   11cf8:	str	r3, [r0, #32]
   11cfc:	str	r3, [r0, #52]	; 0x34
   11d00:	str	r2, [r0, #48]	; 0x30
   11d04:	bx	lr

00011d08 <table_new@@Base>:
   11d08:	str	r4, [sp, #-8]!
   11d0c:	str	lr, [sp, #4]
   11d10:	mov	r0, #56	; 0x38
   11d14:	bl	11a84 <malloc@plt>
   11d18:	mov	r4, r0
   11d1c:	bl	11cc0 <table_init@@Base>
   11d20:	mov	r0, r4
   11d24:	ldr	r4, [sp]
   11d28:	add	sp, sp, #4
   11d2c:	pop	{pc}		; (ldr pc, [sp], #4)

00011d30 <table_destroy@@Base>:
   11d30:	strd	r4, [sp, #-16]!
   11d34:	str	r6, [sp, #8]
   11d38:	str	lr, [sp, #12]
   11d3c:	subs	r4, r0, #0
   11d40:	beq	11e00 <table_destroy@@Base+0xd0>
   11d44:	mov	r3, #64	; 0x40
   11d48:	mvn	r2, #0
   11d4c:	mov	r1, r2
   11d50:	mov	r0, r4
   11d54:	bl	125cc <table_notify@@Base>
   11d58:	mov	r0, r4
   11d5c:	bl	13704 <table_get_row_length@@Base>
   11d60:	subs	r6, r0, #0
   11d64:	ble	11d84 <table_destroy@@Base+0x54>
   11d68:	mov	r5, #0
   11d6c:	mov	r1, r5
   11d70:	mov	r0, r4
   11d74:	bl	13698 <table_row_destroy@@Base>
   11d78:	add	r5, r5, #1
   11d7c:	cmp	r6, r5
   11d80:	bne	11d6c <table_destroy@@Base+0x3c>
   11d84:	ldr	r0, [r4, #16]
   11d88:	cmp	r0, #0
   11d8c:	beq	11d94 <table_destroy@@Base+0x64>
   11d90:	bl	11a60 <free@plt>
   11d94:	mov	r0, r4
   11d98:	bl	12700 <table_get_column_length@@Base>
   11d9c:	subs	r6, r0, #0
   11da0:	ble	11dc0 <table_destroy@@Base+0x90>
   11da4:	mov	r5, #0
   11da8:	mov	r1, r5
   11dac:	mov	r0, r4
   11db0:	bl	126d4 <table_column_destroy@@Base>
   11db4:	add	r5, r5, #1
   11db8:	cmp	r6, r5
   11dbc:	bne	11da8 <table_destroy@@Base+0x78>
   11dc0:	ldr	r0, [r4]
   11dc4:	cmp	r0, #0
   11dc8:	beq	11dd0 <table_destroy@@Base+0xa0>
   11dcc:	bl	11a60 <free@plt>
   11dd0:	ldr	r0, [r4, #36]	; 0x24
   11dd4:	cmp	r0, #0
   11dd8:	beq	11de0 <table_destroy@@Base+0xb0>
   11ddc:	bl	11a60 <free@plt>
   11de0:	ldr	r0, [r4, #40]	; 0x28
   11de4:	cmp	r0, #0
   11de8:	beq	11df0 <table_destroy@@Base+0xc0>
   11dec:	bl	11a60 <free@plt>
   11df0:	ldr	r0, [r4, #44]	; 0x2c
   11df4:	cmp	r0, #0
   11df8:	beq	11e00 <table_destroy@@Base+0xd0>
   11dfc:	bl	11a60 <free@plt>
   11e00:	ldrd	r4, [sp]
   11e04:	ldr	r6, [sp, #8]
   11e08:	add	sp, sp, #12
   11e0c:	pop	{pc}		; (ldr pc, [sp], #4)

00011e10 <table_delete@@Base>:
   11e10:	str	r4, [sp, #-8]!
   11e14:	str	lr, [sp, #4]
   11e18:	mov	r4, r0
   11e1c:	bl	11d30 <table_destroy@@Base>
   11e20:	mov	r0, r4
   11e24:	bl	11a60 <free@plt>
   11e28:	ldr	r4, [sp]
   11e2c:	add	sp, sp, #4
   11e30:	pop	{pc}		; (ldr pc, [sp], #4)

00011e34 <table_dupe@@Base>:
   11e34:	strd	r4, [sp, #-28]!	; 0xffffffe4
   11e38:	strd	r6, [sp, #8]
   11e3c:	strd	r8, [sp, #16]
   11e40:	str	lr, [sp, #24]
   11e44:	sub	sp, sp, #20
   11e48:	mov	r6, r0
   11e4c:	bl	13704 <table_get_row_length@@Base>
   11e50:	mov	r9, r0
   11e54:	mov	r0, r6
   11e58:	bl	12700 <table_get_column_length@@Base>
   11e5c:	mov	r7, r0
   11e60:	bl	11d08 <table_new@@Base>
   11e64:	mov	r8, r0
   11e68:	cmp	r7, #0
   11e6c:	ble	11eac <table_dupe@@Base+0x78>
   11e70:	mov	r4, #0
   11e74:	mov	r1, r4
   11e78:	mov	r0, r6
   11e7c:	bl	12a6c <table_get_column_name@@Base>
   11e80:	mov	r5, r0
   11e84:	mov	r1, r4
   11e88:	mov	r0, r6
   11e8c:	bl	12780 <table_get_column_data_type@@Base>
   11e90:	mov	r2, r0
   11e94:	mov	r1, r5
   11e98:	mov	r0, r8
   11e9c:	bl	12794 <table_add_column@@Base>
   11ea0:	add	r4, r4, #1
   11ea4:	cmp	r7, r4
   11ea8:	bne	11e74 <table_dupe@@Base+0x40>
   11eac:	cmp	r9, #0
   11eb0:	ble	12318 <table_dupe@@Base+0x4e4>
   11eb4:	mov	r5, #0
   11eb8:	b	12300 <table_dupe@@Base+0x4cc>
   11ebc:	mov	r2, r4
   11ec0:	mov	r1, r5
   11ec4:	mov	r0, r6
   11ec8:	bl	133e8 <table_get_int@@Base>
   11ecc:	mov	r3, r0
   11ed0:	mov	r2, r4
   11ed4:	mov	r1, r5
   11ed8:	mov	r0, r8
   11edc:	bl	140b0 <table_set_int@@Base>
   11ee0:	add	r4, r4, #1
   11ee4:	cmp	r7, r4
   11ee8:	beq	122f4 <table_dupe@@Base+0x4c0>
   11eec:	mov	r1, r4
   11ef0:	mov	r0, r6
   11ef4:	bl	12780 <table_get_column_data_type@@Base>
   11ef8:	cmp	r0, #23
   11efc:	ldrls	pc, [pc, r0, lsl #2]
   11f00:	b	11ee0 <table_dupe@@Base+0xac>
   11f04:			; <UNDEFINED> instruction: 0x00011ebc
   11f08:	andeq	r1, r1, r4, ror #30
   11f0c:	andeq	r1, r1, ip, lsl #31
   11f10:			; <UNDEFINED> instruction: 0x00011fb4
   11f14:	ldrdeq	r1, [r1], -ip
   11f18:	andeq	r2, r1, r4
   11f1c:	andeq	r2, r1, ip, lsr #32
   11f20:	andeq	r2, r1, r4, asr r0
   11f24:	andeq	r2, r1, ip, ror r0
   11f28:	andeq	r2, r1, r4, lsr #1
   11f2c:	andeq	r2, r1, ip, asr #1
   11f30:	strdeq	r2, [r1], -r4
   11f34:	andeq	r2, r1, ip, lsl r1
   11f38:	andeq	r2, r1, r4, asr #2
   11f3c:	andeq	r2, r1, ip, ror #2
   11f40:	muleq	r1, r4, r1
   11f44:	andeq	r2, r1, r4, ror #3
   11f48:	andeq	r2, r1, r8, lsl #4
   11f4c:	andeq	r2, r1, ip, lsr #4
   11f50:	andeq	r2, r1, r8, ror r2
   11f54:	andeq	r2, r1, r0, lsr #5
   11f58:			; <UNDEFINED> instruction: 0x000121bc
   11f5c:	andeq	r2, r1, r0, asr r2
   11f60:	andeq	r2, r1, r8, asr #5
   11f64:	mov	r2, r4
   11f68:	mov	r1, r5
   11f6c:	mov	r0, r6
   11f70:	bl	13404 <table_get_uint@@Base>
   11f74:	mov	r3, r0
   11f78:	mov	r2, r4
   11f7c:	mov	r1, r5
   11f80:	mov	r0, r8
   11f84:	bl	140d4 <table_set_uint@@Base>
   11f88:	b	11ee0 <table_dupe@@Base+0xac>
   11f8c:	mov	r2, r4
   11f90:	mov	r1, r5
   11f94:	mov	r0, r6
   11f98:	bl	13420 <table_get_int8@@Base>
   11f9c:	mov	r3, r0
   11fa0:	mov	r2, r4
   11fa4:	mov	r1, r5
   11fa8:	mov	r0, r8
   11fac:	bl	140f8 <table_set_int8@@Base>
   11fb0:	b	11ee0 <table_dupe@@Base+0xac>
   11fb4:	mov	r2, r4
   11fb8:	mov	r1, r5
   11fbc:	mov	r0, r6
   11fc0:	bl	1343c <table_get_uint8@@Base>
   11fc4:	mov	r3, r0
   11fc8:	mov	r2, r4
   11fcc:	mov	r1, r5
   11fd0:	mov	r0, r8
   11fd4:	bl	1411c <table_set_uint8@@Base>
   11fd8:	b	11ee0 <table_dupe@@Base+0xac>
   11fdc:	mov	r2, r4
   11fe0:	mov	r1, r5
   11fe4:	mov	r0, r6
   11fe8:	bl	13458 <table_get_int16@@Base>
   11fec:	mov	r3, r0
   11ff0:	mov	r2, r4
   11ff4:	mov	r1, r5
   11ff8:	mov	r0, r8
   11ffc:	bl	14140 <table_set_int16@@Base>
   12000:	b	11ee0 <table_dupe@@Base+0xac>
   12004:	mov	r2, r4
   12008:	mov	r1, r5
   1200c:	mov	r0, r6
   12010:	bl	13474 <table_get_uint16@@Base>
   12014:	mov	r3, r0
   12018:	mov	r2, r4
   1201c:	mov	r1, r5
   12020:	mov	r0, r8
   12024:	bl	14164 <table_set_uint16@@Base>
   12028:	b	11ee0 <table_dupe@@Base+0xac>
   1202c:	mov	r2, r4
   12030:	mov	r1, r5
   12034:	mov	r0, r6
   12038:	bl	13490 <table_get_int32@@Base>
   1203c:	mov	r3, r0
   12040:	mov	r2, r4
   12044:	mov	r1, r5
   12048:	mov	r0, r8
   1204c:	bl	14188 <table_set_int32@@Base>
   12050:	b	11ee0 <table_dupe@@Base+0xac>
   12054:	mov	r2, r4
   12058:	mov	r1, r5
   1205c:	mov	r0, r6
   12060:	bl	134ac <table_get_uint32@@Base>
   12064:	mov	r3, r0
   12068:	mov	r2, r4
   1206c:	mov	r1, r5
   12070:	mov	r0, r8
   12074:	bl	141ac <table_set_uint32@@Base>
   12078:	b	11ee0 <table_dupe@@Base+0xac>
   1207c:	mov	r2, r4
   12080:	mov	r1, r5
   12084:	mov	r0, r6
   12088:	bl	134c8 <table_get_int64@@Base>
   1208c:	strd	r0, [sp]
   12090:	mov	r2, r4
   12094:	mov	r1, r5
   12098:	mov	r0, r8
   1209c:	bl	141d0 <table_set_int64@@Base>
   120a0:	b	11ee0 <table_dupe@@Base+0xac>
   120a4:	mov	r2, r4
   120a8:	mov	r1, r5
   120ac:	mov	r0, r6
   120b0:	bl	134e4 <table_get_uint64@@Base>
   120b4:	strd	r0, [sp]
   120b8:	mov	r2, r4
   120bc:	mov	r1, r5
   120c0:	mov	r0, r8
   120c4:	bl	141f0 <table_set_uint64@@Base>
   120c8:	b	11ee0 <table_dupe@@Base+0xac>
   120cc:	mov	r2, r4
   120d0:	mov	r1, r5
   120d4:	mov	r0, r6
   120d8:	bl	13500 <table_get_short@@Base>
   120dc:	mov	r3, r0
   120e0:	mov	r2, r4
   120e4:	mov	r1, r5
   120e8:	mov	r0, r8
   120ec:	bl	14210 <table_set_short@@Base>
   120f0:	b	11ee0 <table_dupe@@Base+0xac>
   120f4:	mov	r2, r4
   120f8:	mov	r1, r5
   120fc:	mov	r0, r6
   12100:	bl	1351c <table_get_ushort@@Base>
   12104:	mov	r3, r0
   12108:	mov	r2, r4
   1210c:	mov	r1, r5
   12110:	mov	r0, r8
   12114:	bl	14234 <table_set_ushort@@Base>
   12118:	b	11ee0 <table_dupe@@Base+0xac>
   1211c:	mov	r2, r4
   12120:	mov	r1, r5
   12124:	mov	r0, r6
   12128:	bl	13538 <table_get_long@@Base>
   1212c:	mov	r3, r0
   12130:	mov	r2, r4
   12134:	mov	r1, r5
   12138:	mov	r0, r8
   1213c:	bl	14258 <table_set_long@@Base>
   12140:	b	11ee0 <table_dupe@@Base+0xac>
   12144:	mov	r2, r4
   12148:	mov	r1, r5
   1214c:	mov	r0, r6
   12150:	bl	13554 <table_get_ulong@@Base>
   12154:	mov	r3, r0
   12158:	mov	r2, r4
   1215c:	mov	r1, r5
   12160:	mov	r0, r8
   12164:	bl	1427c <table_set_ulong@@Base>
   12168:	b	11ee0 <table_dupe@@Base+0xac>
   1216c:	mov	r2, r4
   12170:	mov	r1, r5
   12174:	mov	r0, r6
   12178:	bl	13570 <table_get_llong@@Base>
   1217c:	strd	r0, [sp]
   12180:	mov	r2, r4
   12184:	mov	r1, r5
   12188:	mov	r0, r8
   1218c:	bl	142a0 <table_set_llong@@Base>
   12190:	b	11ee0 <table_dupe@@Base+0xac>
   12194:	mov	r2, r4
   12198:	mov	r1, r5
   1219c:	mov	r0, r6
   121a0:	bl	1358c <table_get_ullong@@Base>
   121a4:	strd	r0, [sp]
   121a8:	mov	r2, r4
   121ac:	mov	r1, r5
   121b0:	mov	r0, r8
   121b4:	bl	142c0 <table_set_ullong@@Base>
   121b8:	b	11ee0 <table_dupe@@Base+0xac>
   121bc:	mov	r2, r4
   121c0:	mov	r1, r5
   121c4:	mov	r0, r6
   121c8:	bl	13634 <table_get_string@@Base>
   121cc:	mov	r3, r0
   121d0:	mov	r2, r4
   121d4:	mov	r1, r5
   121d8:	mov	r0, r8
   121dc:	bl	1434c <table_set_string@@Base>
   121e0:	b	11ee0 <table_dupe@@Base+0xac>
   121e4:	mov	r2, r4
   121e8:	mov	r1, r5
   121ec:	mov	r0, r6
   121f0:	bl	135a8 <table_get_float@@Base>
   121f4:	mov	r2, r4
   121f8:	mov	r1, r5
   121fc:	mov	r0, r8
   12200:	bl	142e0 <table_set_float@@Base>
   12204:	b	11ee0 <table_dupe@@Base+0xac>
   12208:	mov	r2, r4
   1220c:	mov	r1, r5
   12210:	mov	r0, r6
   12214:	bl	135c4 <table_get_double@@Base>
   12218:	mov	r2, r4
   1221c:	mov	r1, r5
   12220:	mov	r0, r8
   12224:	bl	14304 <table_set_double@@Base>
   12228:	b	11ee0 <table_dupe@@Base+0xac>
   1222c:	mov	r2, r4
   12230:	mov	r1, r5
   12234:	mov	r0, r6
   12238:	bl	135e0 <table_get_ldouble@@Base>
   1223c:	mov	r2, r4
   12240:	mov	r1, r5
   12244:	mov	r0, r8
   12248:	bl	14328 <table_set_ldouble@@Base>
   1224c:	b	11ee0 <table_dupe@@Base+0xac>
   12250:	mov	r2, r4
   12254:	mov	r1, r5
   12258:	mov	r0, r6
   1225c:	bl	133cc <table_get_bool@@Base>
   12260:	mov	r3, r0
   12264:	mov	r2, r4
   12268:	mov	r1, r5
   1226c:	mov	r0, r8
   12270:	bl	1408c <table_set_bool@@Base>
   12274:	b	11ee0 <table_dupe@@Base+0xac>
   12278:	mov	r2, r4
   1227c:	mov	r1, r5
   12280:	mov	r0, r6
   12284:	bl	135fc <table_get_char@@Base>
   12288:	mov	r3, r0
   1228c:	mov	r2, r4
   12290:	mov	r1, r5
   12294:	mov	r0, r8
   12298:	bl	14368 <table_set_char@@Base>
   1229c:	b	11ee0 <table_dupe@@Base+0xac>
   122a0:	mov	r2, r4
   122a4:	mov	r1, r5
   122a8:	mov	r0, r6
   122ac:	bl	13618 <table_get_uchar@@Base>
   122b0:	mov	r3, r0
   122b4:	mov	r2, r4
   122b8:	mov	r1, r5
   122bc:	mov	r0, r8
   122c0:	bl	1438c <table_set_uchar@@Base>
   122c4:	b	11ee0 <table_dupe@@Base+0xac>
   122c8:	mov	r2, r4
   122cc:	mov	r1, r5
   122d0:	mov	r0, r6
   122d4:	bl	1364c <table_get_ptr@@Base>
   122d8:	str	r0, [sp, #12]
   122dc:	add	r3, sp, #12
   122e0:	mov	r2, r4
   122e4:	mov	r1, r5
   122e8:	mov	r0, r8
   122ec:	bl	143b0 <table_set_ptr@@Base>
   122f0:	b	11ee0 <table_dupe@@Base+0xac>
   122f4:	add	r5, r5, #1
   122f8:	cmp	r9, r5
   122fc:	beq	12318 <table_dupe@@Base+0x4e4>
   12300:	mov	r0, r8
   12304:	bl	1370c <table_add_row@@Base>
   12308:	cmp	r7, #0
   1230c:	ble	122f4 <table_dupe@@Base+0x4c0>
   12310:	mov	r4, #0
   12314:	b	11eec <table_dupe@@Base+0xb8>
   12318:	mov	r0, r8
   1231c:	add	sp, sp, #20
   12320:	ldrd	r4, [sp]
   12324:	ldrd	r6, [sp, #8]
   12328:	ldrd	r8, [sp, #16]
   1232c:	add	sp, sp, #24
   12330:	pop	{pc}		; (ldr pc, [sp], #4)

00012334 <table_get_major_version@@Base>:
   12334:	mov	r0, #0
   12338:	bx	lr

0001233c <table_get_minor_version@@Base>:
   1233c:	mov	r0, #0
   12340:	bx	lr

00012344 <table_get_patch_version@@Base>:
   12344:	mov	r0, #0
   12348:	bx	lr

0001234c <table_get_version@@Base>:
   1234c:	movw	r0, #20736	; 0x5100
   12350:	movt	r0, #1
   12354:	bx	lr

00012358 <table_get_callback_length@@Base>:
   12358:	ldr	r0, [r0, #32]
   1235c:	bx	lr

00012360 <table_register_callback@@Base>:
   12360:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12364:	strd	r6, [sp, #8]
   12368:	str	r8, [sp, #16]
   1236c:	str	lr, [sp, #20]
   12370:	ldr	r5, [r0, #32]
   12374:	cmp	r5, #0
   12378:	ble	123d4 <table_register_callback@@Base+0x74>
   1237c:	ldr	lr, [r0, #36]	; 0x24
   12380:	sub	lr, lr, #4
   12384:	mov	ip, #0
   12388:	b	12398 <table_register_callback@@Base+0x38>
   1238c:	add	ip, ip, #1
   12390:	cmp	ip, r5
   12394:	beq	123d4 <table_register_callback@@Base+0x74>
   12398:	lsl	r6, ip, #2
   1239c:	ldr	r4, [lr, #4]!
   123a0:	cmp	r1, r4
   123a4:	bne	1238c <table_register_callback@@Base+0x2c>
   123a8:	ldr	r4, [r0, #40]	; 0x28
   123ac:	ldr	r4, [r4, ip, lsl #2]
   123b0:	cmp	r2, r4
   123b4:	bne	1238c <table_register_callback@@Base+0x2c>
   123b8:	cmp	ip, #0
   123bc:	ble	123d4 <table_register_callback@@Base+0x74>
   123c0:	ldr	r2, [r0, #44]	; 0x2c
   123c4:	ldr	r8, [r2, r6]
   123c8:	orr	r8, r8, r3
   123cc:	str	r8, [r2, r6]
   123d0:	b	12420 <table_register_callback@@Base+0xc0>
   123d4:	mov	r8, r3
   123d8:	mov	r7, r2
   123dc:	mov	r6, r1
   123e0:	mov	r4, r0
   123e4:	ldr	r1, [r0, #48]	; 0x30
   123e8:	udiv	r3, r5, r1
   123ec:	mls	r5, r1, r3, r5
   123f0:	cmp	r5, #0
   123f4:	beq	12434 <table_register_callback@@Base+0xd4>
   123f8:	ldr	r3, [r4, #32]
   123fc:	ldr	r2, [r4, #36]	; 0x24
   12400:	str	r6, [r2, r3, lsl #2]
   12404:	ldr	r2, [r4, #40]	; 0x28
   12408:	str	r7, [r2, r3, lsl #2]
   1240c:	ldr	r2, [r4, #44]	; 0x2c
   12410:	str	r8, [r2, r3, lsl #2]
   12414:	ldr	r3, [r4, #32]
   12418:	add	r3, r3, #1
   1241c:	str	r3, [r4, #32]
   12420:	ldrd	r4, [sp]
   12424:	ldrd	r6, [sp, #8]
   12428:	ldr	r8, [sp, #16]
   1242c:	add	sp, sp, #20
   12430:	pop	{pc}		; (ldr pc, [sp], #4)
   12434:	ldr	r3, [r0, #52]	; 0x34
   12438:	add	r1, r1, r3
   1243c:	str	r1, [r0, #52]	; 0x34
   12440:	lsl	r1, r1, #2
   12444:	ldr	r0, [r0, #36]	; 0x24
   12448:	bl	11a6c <realloc@plt>
   1244c:	str	r0, [r4, #36]	; 0x24
   12450:	ldr	r1, [r4, #52]	; 0x34
   12454:	lsl	r1, r1, #2
   12458:	ldr	r0, [r4, #40]	; 0x28
   1245c:	bl	11a6c <realloc@plt>
   12460:	str	r0, [r4, #40]	; 0x28
   12464:	ldr	r1, [r4, #52]	; 0x34
   12468:	lsl	r1, r1, #2
   1246c:	ldr	r0, [r4, #44]	; 0x2c
   12470:	bl	11a6c <realloc@plt>
   12474:	str	r0, [r4, #44]	; 0x2c
   12478:	b	123f8 <table_register_callback@@Base+0x98>

0001247c <table_unregister_callback@@Base>:
   1247c:	strd	r4, [sp, #-16]!
   12480:	str	r6, [sp, #8]
   12484:	str	lr, [sp, #12]
   12488:	ldr	lr, [r0, #32]
   1248c:	cmp	lr, #0
   12490:	ble	1253c <table_unregister_callback@@Base+0xc0>
   12494:	ldr	r4, [r0, #36]	; 0x24
   12498:	sub	r4, r4, #4
   1249c:	mov	r3, #0
   124a0:	b	124b0 <table_unregister_callback@@Base+0x34>
   124a4:	add	r3, r3, #1
   124a8:	cmp	r3, lr
   124ac:	beq	1253c <table_unregister_callback@@Base+0xc0>
   124b0:	ldr	r5, [r4, #4]!
   124b4:	cmp	r1, r5
   124b8:	bne	124a4 <table_unregister_callback@@Base+0x28>
   124bc:	ldr	r5, [r0, #40]	; 0x28
   124c0:	ldr	r5, [r5, r3, lsl #2]
   124c4:	cmp	r2, r5
   124c8:	bne	124a4 <table_unregister_callback@@Base+0x28>
   124cc:	cmn	r3, #1
   124d0:	beq	1253c <table_unregister_callback@@Base+0xc0>
   124d4:	sub	r1, lr, #1
   124d8:	cmp	r1, r3
   124dc:	ble	12524 <table_unregister_callback@@Base+0xa8>
   124e0:	add	r2, r3, #1
   124e4:	lsl	r2, r2, #2
   124e8:	ldr	r1, [r0, #36]	; 0x24
   124ec:	ldr	ip, [r1, r2]
   124f0:	str	ip, [r1, r3, lsl #2]
   124f4:	ldr	r1, [r0, #40]	; 0x28
   124f8:	ldr	ip, [r1, r2]
   124fc:	str	ip, [r1, r3, lsl #2]
   12500:	ldr	r1, [r0, #44]	; 0x2c
   12504:	ldr	ip, [r1, r2]
   12508:	str	ip, [r1, r3, lsl #2]
   1250c:	add	r3, r3, #1
   12510:	ldr	r1, [r0, #32]
   12514:	sub	r1, r1, #1
   12518:	add	r2, r2, #4
   1251c:	cmp	r1, r3
   12520:	bgt	124e8 <table_unregister_callback@@Base+0x6c>
   12524:	str	r1, [r0, #32]
   12528:	ldr	r2, [r0, #48]	; 0x30
   1252c:	udiv	r3, r1, r2
   12530:	mls	r1, r2, r3, r1
   12534:	cmp	r1, #0
   12538:	beq	1254c <table_unregister_callback@@Base+0xd0>
   1253c:	ldrd	r4, [sp]
   12540:	ldr	r6, [sp, #8]
   12544:	add	sp, sp, #12
   12548:	pop	{pc}		; (ldr pc, [sp], #4)
   1254c:	mov	r4, r0
   12550:	ldr	r1, [r0, #52]	; 0x34
   12554:	sub	r1, r1, r2
   12558:	str	r1, [r0, #52]	; 0x34
   1255c:	cmp	r1, #0
   12560:	beq	125a0 <table_unregister_callback@@Base+0x124>
   12564:	lsl	r1, r1, #2
   12568:	ldr	r0, [r0, #36]	; 0x24
   1256c:	bl	11a6c <realloc@plt>
   12570:	str	r0, [r4, #36]	; 0x24
   12574:	ldr	r1, [r4, #52]	; 0x34
   12578:	lsl	r1, r1, #2
   1257c:	ldr	r0, [r4, #40]	; 0x28
   12580:	bl	11a6c <realloc@plt>
   12584:	str	r0, [r4, #40]	; 0x28
   12588:	ldr	r1, [r4, #52]	; 0x34
   1258c:	lsl	r1, r1, #2
   12590:	ldr	r0, [r4, #44]	; 0x2c
   12594:	bl	11a6c <realloc@plt>
   12598:	str	r0, [r4, #44]	; 0x2c
   1259c:	b	1253c <table_unregister_callback@@Base+0xc0>
   125a0:	ldr	r0, [r0, #36]	; 0x24
   125a4:	bl	11a60 <free@plt>
   125a8:	ldr	r0, [r4, #40]	; 0x28
   125ac:	bl	11a60 <free@plt>
   125b0:	ldr	r0, [r4, #44]	; 0x2c
   125b4:	bl	11a60 <free@plt>
   125b8:	mov	r3, #0
   125bc:	str	r3, [r4, #36]	; 0x24
   125c0:	str	r3, [r4, #40]	; 0x28
   125c4:	str	r3, [r4, #44]	; 0x2c
   125c8:	b	1253c <table_unregister_callback@@Base+0xc0>

000125cc <table_notify@@Base>:
   125cc:	ldr	ip, [r0, #32]
   125d0:	cmp	ip, #0
   125d4:	bxle	lr
   125d8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   125dc:	strd	r6, [sp, #8]
   125e0:	strd	r8, [sp, #16]
   125e4:	str	lr, [sp, #24]
   125e8:	sub	sp, sp, #12
   125ec:	mov	r6, r3
   125f0:	mov	r8, r2
   125f4:	mov	r7, r1
   125f8:	mov	r5, r0
   125fc:	mov	r4, #0
   12600:	b	12614 <table_notify@@Base+0x48>
   12604:	add	r4, r4, #1
   12608:	ldr	r0, [r5, #32]
   1260c:	cmp	r0, r4
   12610:	ble	12650 <table_notify@@Base+0x84>
   12614:	ldr	r0, [r5, #44]	; 0x2c
   12618:	ldr	r0, [r0, r4, lsl #2]
   1261c:	tst	r6, r0
   12620:	beq	12604 <table_notify@@Base+0x38>
   12624:	ldr	r3, [r5, #36]	; 0x24
   12628:	ldr	r2, [r5, #40]	; 0x28
   1262c:	ldr	r2, [r2, r4, lsl #2]
   12630:	str	r2, [sp]
   12634:	ldr	r9, [r3, r4, lsl #2]
   12638:	mov	r3, r6
   1263c:	mov	r2, r8
   12640:	mov	r1, r7
   12644:	mov	r0, r5
   12648:	blx	r9
   1264c:	b	12604 <table_notify@@Base+0x38>
   12650:	add	sp, sp, #12
   12654:	ldrd	r4, [sp]
   12658:	ldrd	r6, [sp, #8]
   1265c:	ldrd	r8, [sp, #16]
   12660:	add	sp, sp, #24
   12664:	pop	{pc}		; (ldr pc, [sp], #4)

00012668 <table_column_init@@Base>:
   12668:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1266c:	strd	r6, [sp, #8]
   12670:	str	r8, [sp, #16]
   12674:	str	lr, [sp, #20]
   12678:	mov	r7, r2
   1267c:	mov	r8, r3
   12680:	add	r1, r1, r1, lsl #1
   12684:	lsl	r4, r1, #2
   12688:	ldr	r6, [r0]
   1268c:	add	r5, r6, r4
   12690:	mov	r0, r2
   12694:	bl	11aa8 <strlen@plt>
   12698:	add	r0, r0, #1
   1269c:	bl	11a84 <malloc@plt>
   126a0:	str	r0, [r6, r4]
   126a4:	cmp	r0, #0
   126a8:	beq	126b4 <table_column_init@@Base+0x4c>
   126ac:	mov	r1, r7
   126b0:	bl	11a78 <strcpy@plt>
   126b4:	str	r8, [r5, #4]
   126b8:	ldr	r3, [sp, #24]
   126bc:	str	r3, [r5, #8]
   126c0:	ldrd	r4, [sp]
   126c4:	ldrd	r6, [sp, #8]
   126c8:	ldr	r8, [sp, #16]
   126cc:	add	sp, sp, #20
   126d0:	pop	{pc}		; (ldr pc, [sp], #4)

000126d4 <table_column_destroy@@Base>:
   126d4:	ldr	r3, [r0]
   126d8:	add	r1, r1, r1, lsl #1
   126dc:	ldr	r0, [r3, r1, lsl #2]
   126e0:	cmp	r0, #0
   126e4:	bxeq	lr
   126e8:	str	r4, [sp, #-8]!
   126ec:	str	lr, [sp, #4]
   126f0:	bl	11a60 <free@plt>
   126f4:	ldr	r4, [sp]
   126f8:	add	sp, sp, #4
   126fc:	pop	{pc}		; (ldr pc, [sp], #4)

00012700 <table_get_column_length@@Base>:
   12700:	ldr	r0, [r0, #4]
   12704:	bx	lr

00012708 <table_get_column@@Base>:
   12708:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1270c:	strd	r6, [sp, #8]
   12710:	str	r8, [sp, #16]
   12714:	str	lr, [sp, #20]
   12718:	ldr	r7, [r0, #4]
   1271c:	cmp	r7, #0
   12720:	ble	1275c <table_get_column@@Base+0x54>
   12724:	mov	r6, r1
   12728:	ldr	r5, [r0]
   1272c:	mov	r4, #0
   12730:	mov	r1, r6
   12734:	ldr	r0, [r5]
   12738:	bl	11a48 <strcmp@plt>
   1273c:	cmp	r0, #0
   12740:	beq	12760 <table_get_column@@Base+0x58>
   12744:	add	r4, r4, #1
   12748:	add	r5, r5, #12
   1274c:	cmp	r4, r7
   12750:	bne	12730 <table_get_column@@Base+0x28>
   12754:	mvn	r4, #0
   12758:	b	12768 <table_get_column@@Base+0x60>
   1275c:	mov	r4, #0
   12760:	cmp	r4, r7
   12764:	mvneq	r4, #0
   12768:	mov	r0, r4
   1276c:	ldrd	r4, [sp]
   12770:	ldrd	r6, [sp, #8]
   12774:	ldr	r8, [sp, #16]
   12778:	add	sp, sp, #20
   1277c:	pop	{pc}		; (ldr pc, [sp], #4)

00012780 <table_get_column_data_type@@Base>:
   12780:	ldr	r3, [r0]
   12784:	add	r1, r1, r1, lsl #1
   12788:	add	r3, r3, r1, lsl #2
   1278c:	ldr	r0, [r3, #4]
   12790:	bx	lr

00012794 <table_add_column@@Base>:
   12794:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12798:	strd	r6, [sp, #8]
   1279c:	strd	r8, [sp, #16]
   127a0:	str	lr, [sp, #24]
   127a4:	sub	sp, sp, #12
   127a8:	mov	r4, r0
   127ac:	mov	r7, r1
   127b0:	mov	r6, r2
   127b4:	ldr	r1, [r0, #8]
   127b8:	ldr	r2, [r0, #4]
   127bc:	udiv	r3, r2, r1
   127c0:	mls	r3, r1, r3, r2
   127c4:	cmp	r3, #0
   127c8:	beq	1285c <table_add_column@@Base+0xc8>
   127cc:	mov	r0, r4
   127d0:	bl	13704 <table_get_row_length@@Base>
   127d4:	mov	r8, r0
   127d8:	ldr	r9, [r4, #4]
   127dc:	mov	r0, r6
   127e0:	bl	1321c <table_get_default_compare_function_for_data_type@@Base>
   127e4:	str	r0, [sp]
   127e8:	mov	r3, r6
   127ec:	mov	r2, r7
   127f0:	mov	r1, r9
   127f4:	mov	r0, r4
   127f8:	bl	12668 <table_column_init@@Base>
   127fc:	cmp	r8, #0
   12800:	ble	12824 <table_add_column@@Base+0x90>
   12804:	mov	r5, #0
   12808:	mov	r2, r9
   1280c:	mov	r1, r5
   12810:	mov	r0, r4
   12814:	bl	14f44 <table_cell_init@@Base>
   12818:	add	r5, r5, #1
   1281c:	cmp	r8, r5
   12820:	bne	12808 <table_add_column@@Base+0x74>
   12824:	mov	r3, #8
   12828:	ldr	r2, [r4, #4]
   1282c:	mvn	r1, #0
   12830:	mov	r0, r4
   12834:	bl	125cc <table_notify@@Base>
   12838:	ldr	r0, [r4, #4]
   1283c:	add	r3, r0, #1
   12840:	str	r3, [r4, #4]
   12844:	add	sp, sp, #12
   12848:	ldrd	r4, [sp]
   1284c:	ldrd	r6, [sp, #8]
   12850:	ldrd	r8, [sp, #16]
   12854:	add	sp, sp, #24
   12858:	pop	{pc}		; (ldr pc, [sp], #4)
   1285c:	ldr	r3, [r0, #12]
   12860:	add	r1, r1, r3
   12864:	str	r1, [r0, #12]
   12868:	add	r1, r1, r1, lsl #1
   1286c:	lsl	r1, r1, #2
   12870:	ldr	r0, [r0]
   12874:	bl	11a6c <realloc@plt>
   12878:	str	r0, [r4]
   1287c:	mov	r0, r4
   12880:	bl	13704 <table_get_row_length@@Base>
   12884:	subs	r9, r0, #0
   12888:	ble	127cc <table_add_column@@Base+0x38>
   1288c:	mov	r5, #0
   12890:	mov	r1, r5
   12894:	mov	r0, r4
   12898:	bl	138fc <table_get_row_ptr@@Base>
   1289c:	mov	r8, r0
   128a0:	ldr	r1, [r4, #12]
   128a4:	lsl	r1, r1, #2
   128a8:	ldr	r0, [r0]
   128ac:	bl	11a6c <realloc@plt>
   128b0:	str	r0, [r8]
   128b4:	add	r5, r5, #1
   128b8:	cmp	r9, r5
   128bc:	bne	12890 <table_add_column@@Base+0xfc>
   128c0:	b	127cc <table_add_column@@Base+0x38>

000128c4 <table_remove_column@@Base>:
   128c4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   128c8:	strd	r6, [sp, #8]
   128cc:	strd	r8, [sp, #16]
   128d0:	str	sl, [sp, #24]
   128d4:	str	lr, [sp, #28]
   128d8:	mov	r4, r0
   128dc:	mov	r5, r1
   128e0:	bl	126d4 <table_column_destroy@@Base>
   128e4:	ldr	r6, [r4, #4]
   128e8:	sub	r7, r6, #1
   128ec:	cmp	r5, r7
   128f0:	bge	12938 <table_remove_column@@Base+0x74>
   128f4:	add	r2, r5, r5, lsl #1
   128f8:	lsl	r2, r2, #2
   128fc:	mov	r8, r7
   12900:	mov	r0, r5
   12904:	ldr	r3, [r4]
   12908:	add	r1, r3, r2
   1290c:	add	r2, r2, #12
   12910:	add	r3, r3, r2
   12914:	ldr	lr, [r3]
   12918:	ldr	ip, [r3, #4]
   1291c:	ldr	r3, [r3, #8]
   12920:	str	lr, [r1]
   12924:	str	ip, [r1, #4]
   12928:	str	r3, [r1, #8]
   1292c:	add	r0, r0, #1
   12930:	cmp	r8, r0
   12934:	bne	12904 <table_remove_column@@Base+0x40>
   12938:	mov	r0, r4
   1293c:	bl	13704 <table_get_row_length@@Base>
   12940:	subs	r9, r0, #0
   12944:	ble	129b4 <table_remove_column@@Base+0xf0>
   12948:	lsl	sl, r5, #2
   1294c:	mov	r8, #0
   12950:	sub	r6, r6, #1
   12954:	b	12964 <table_remove_column@@Base+0xa0>
   12958:	add	r8, r8, #1
   1295c:	cmp	r9, r8
   12960:	beq	129b4 <table_remove_column@@Base+0xf0>
   12964:	mov	r2, r5
   12968:	mov	r1, r8
   1296c:	mov	r0, r4
   12970:	bl	14f64 <table_cell_destroy@@Base>
   12974:	mov	r1, r8
   12978:	mov	r0, r4
   1297c:	bl	138fc <table_get_row_ptr@@Base>
   12980:	cmp	r5, r7
   12984:	bge	12958 <table_remove_column@@Base+0x94>
   12988:	mov	r3, sl
   1298c:	mov	r2, r5
   12990:	ldr	r1, [r0]
   12994:	add	ip, r1, r3
   12998:	add	r3, r3, #4
   1299c:	ldr	r1, [r1, r3]
   129a0:	str	r1, [ip]
   129a4:	add	r2, r2, #1
   129a8:	cmp	r6, r2
   129ac:	bne	12990 <table_remove_column@@Base+0xcc>
   129b0:	b	12958 <table_remove_column@@Base+0x94>
   129b4:	ldr	r3, [r4, #4]
   129b8:	sub	r3, r3, #1
   129bc:	str	r3, [r4, #4]
   129c0:	ldr	r1, [r4, #8]
   129c4:	udiv	r2, r3, r1
   129c8:	mls	r3, r1, r2, r3
   129cc:	cmp	r3, #0
   129d0:	beq	12a04 <table_remove_column@@Base+0x140>
   129d4:	mov	r3, #16
   129d8:	mov	r2, r5
   129dc:	mvn	r1, #0
   129e0:	mov	r0, r4
   129e4:	bl	125cc <table_notify@@Base>
   129e8:	mov	r0, #0
   129ec:	ldrd	r4, [sp]
   129f0:	ldrd	r6, [sp, #8]
   129f4:	ldrd	r8, [sp, #16]
   129f8:	ldr	sl, [sp, #24]
   129fc:	add	sp, sp, #28
   12a00:	pop	{pc}		; (ldr pc, [sp], #4)
   12a04:	ldr	r3, [r4, #12]
   12a08:	sub	r1, r3, r1
   12a0c:	str	r1, [r4, #12]
   12a10:	add	r1, r1, r1, lsl #1
   12a14:	lsl	r1, r1, #2
   12a18:	ldr	r0, [r4]
   12a1c:	bl	11a6c <realloc@plt>
   12a20:	str	r0, [r4]
   12a24:	mov	r0, r4
   12a28:	bl	13704 <table_get_row_length@@Base>
   12a2c:	subs	r8, r0, #0
   12a30:	ble	129d4 <table_remove_column@@Base+0x110>
   12a34:	mov	r6, #0
   12a38:	mov	r1, r6
   12a3c:	mov	r0, r4
   12a40:	bl	138fc <table_get_row_ptr@@Base>
   12a44:	mov	r7, r0
   12a48:	ldr	r1, [r4, #12]
   12a4c:	lsl	r1, r1, #2
   12a50:	ldr	r0, [r0]
   12a54:	bl	11a6c <realloc@plt>
   12a58:	str	r0, [r7]
   12a5c:	add	r6, r6, #1
   12a60:	cmp	r8, r6
   12a64:	bne	12a38 <table_remove_column@@Base+0x174>
   12a68:	b	129d4 <table_remove_column@@Base+0x110>

00012a6c <table_get_column_name@@Base>:
   12a6c:	ldr	r3, [r0]
   12a70:	add	r1, r1, r1, lsl #1
   12a74:	ldr	r0, [r3, r1, lsl #2]
   12a78:	bx	lr

00012a7c <table_get_col_ptr@@Base>:
   12a7c:	add	r1, r1, r1, lsl #1
   12a80:	ldr	r0, [r0]
   12a84:	add	r0, r0, r1, lsl #2
   12a88:	bx	lr

00012a8c <table_get_column_compare_function@@Base>:
   12a8c:	ldr	r3, [r0]
   12a90:	add	r1, r1, r1, lsl #1
   12a94:	add	r3, r3, r1, lsl #2
   12a98:	ldr	r0, [r3, #8]
   12a9c:	bx	lr

00012aa0 <table_set_column_compare_function@@Base>:
   12aa0:	ldr	r3, [r0]
   12aa4:	add	r1, r1, r1, lsl #1
   12aa8:	add	r3, r3, r1, lsl #2
   12aac:	str	r2, [r3, #8]
   12ab0:	bx	lr

00012ab4 <table_compare_bool@@Base>:
   12ab4:	cmp	r0, #0
   12ab8:	beq	12ae4 <table_compare_bool@@Base+0x30>
   12abc:	cmp	r1, #0
   12ac0:	beq	12af4 <table_compare_bool@@Base+0x40>
   12ac4:	ldrb	r0, [r0]
   12ac8:	ldrb	r1, [r1]
   12acc:	cmp	r0, r1
   12ad0:	bhi	12afc <table_compare_bool@@Base+0x48>
   12ad4:	cmp	r0, r1
   12ad8:	movcs	r0, #0
   12adc:	mvncc	r0, #0
   12ae0:	bx	lr
   12ae4:	adds	r0, r1, #0
   12ae8:	movne	r0, #1
   12aec:	rsb	r0, r0, #0
   12af0:	bx	lr
   12af4:	mov	r0, #1
   12af8:	bx	lr
   12afc:	mov	r0, #1
   12b00:	bx	lr

00012b04 <table_compare_int@@Base>:
   12b04:	cmp	r0, #0
   12b08:	beq	12b34 <table_compare_int@@Base+0x30>
   12b0c:	cmp	r1, #0
   12b10:	beq	12b44 <table_compare_int@@Base+0x40>
   12b14:	ldr	r0, [r0]
   12b18:	ldr	r1, [r1]
   12b1c:	cmp	r0, r1
   12b20:	bgt	12b4c <table_compare_int@@Base+0x48>
   12b24:	cmp	r0, r1
   12b28:	movge	r0, #0
   12b2c:	mvnlt	r0, #0
   12b30:	bx	lr
   12b34:	adds	r0, r1, #0
   12b38:	movne	r0, #1
   12b3c:	rsb	r0, r0, #0
   12b40:	bx	lr
   12b44:	mov	r0, #1
   12b48:	bx	lr
   12b4c:	mov	r0, #1
   12b50:	bx	lr

00012b54 <table_compare_uint@@Base>:
   12b54:	cmp	r0, #0
   12b58:	beq	12b84 <table_compare_uint@@Base+0x30>
   12b5c:	cmp	r1, #0
   12b60:	beq	12b94 <table_compare_uint@@Base+0x40>
   12b64:	ldr	r0, [r0]
   12b68:	ldr	r1, [r1]
   12b6c:	cmp	r0, r1
   12b70:	bhi	12b9c <table_compare_uint@@Base+0x48>
   12b74:	cmp	r0, r1
   12b78:	movcs	r0, #0
   12b7c:	mvncc	r0, #0
   12b80:	bx	lr
   12b84:	adds	r0, r1, #0
   12b88:	movne	r0, #1
   12b8c:	rsb	r0, r0, #0
   12b90:	bx	lr
   12b94:	mov	r0, #1
   12b98:	bx	lr
   12b9c:	mov	r0, #1
   12ba0:	bx	lr

00012ba4 <table_compare_int8@@Base>:
   12ba4:	cmp	r0, #0
   12ba8:	beq	12bd4 <table_compare_int8@@Base+0x30>
   12bac:	cmp	r1, #0
   12bb0:	beq	12be4 <table_compare_int8@@Base+0x40>
   12bb4:	ldrsb	r0, [r0]
   12bb8:	ldrsb	r1, [r1]
   12bbc:	cmp	r0, r1
   12bc0:	bgt	12bec <table_compare_int8@@Base+0x48>
   12bc4:	cmp	r0, r1
   12bc8:	movge	r0, #0
   12bcc:	mvnlt	r0, #0
   12bd0:	bx	lr
   12bd4:	adds	r0, r1, #0
   12bd8:	movne	r0, #1
   12bdc:	rsb	r0, r0, #0
   12be0:	bx	lr
   12be4:	mov	r0, #1
   12be8:	bx	lr
   12bec:	mov	r0, #1
   12bf0:	bx	lr

00012bf4 <table_compare_uint8@@Base>:
   12bf4:	cmp	r0, #0
   12bf8:	beq	12c24 <table_compare_uint8@@Base+0x30>
   12bfc:	cmp	r1, #0
   12c00:	beq	12c34 <table_compare_uint8@@Base+0x40>
   12c04:	ldrb	r0, [r0]
   12c08:	ldrb	r1, [r1]
   12c0c:	cmp	r0, r1
   12c10:	bhi	12c3c <table_compare_uint8@@Base+0x48>
   12c14:	cmp	r0, r1
   12c18:	movcs	r0, #0
   12c1c:	mvncc	r0, #0
   12c20:	bx	lr
   12c24:	adds	r0, r1, #0
   12c28:	movne	r0, #1
   12c2c:	rsb	r0, r0, #0
   12c30:	bx	lr
   12c34:	mov	r0, #1
   12c38:	bx	lr
   12c3c:	mov	r0, #1
   12c40:	bx	lr

00012c44 <table_compare_int16@@Base>:
   12c44:	cmp	r0, #0
   12c48:	beq	12c74 <table_compare_int16@@Base+0x30>
   12c4c:	cmp	r1, #0
   12c50:	beq	12c84 <table_compare_int16@@Base+0x40>
   12c54:	ldrsh	r0, [r0]
   12c58:	ldrsh	r1, [r1]
   12c5c:	cmp	r0, r1
   12c60:	bgt	12c8c <table_compare_int16@@Base+0x48>
   12c64:	cmp	r0, r1
   12c68:	movge	r0, #0
   12c6c:	mvnlt	r0, #0
   12c70:	bx	lr
   12c74:	adds	r0, r1, #0
   12c78:	movne	r0, #1
   12c7c:	rsb	r0, r0, #0
   12c80:	bx	lr
   12c84:	mov	r0, #1
   12c88:	bx	lr
   12c8c:	mov	r0, #1
   12c90:	bx	lr

00012c94 <table_compare_uint16@@Base>:
   12c94:	cmp	r0, #0
   12c98:	beq	12cc4 <table_compare_uint16@@Base+0x30>
   12c9c:	cmp	r1, #0
   12ca0:	beq	12cd4 <table_compare_uint16@@Base+0x40>
   12ca4:	ldrh	r0, [r0]
   12ca8:	ldrh	r1, [r1]
   12cac:	cmp	r0, r1
   12cb0:	bhi	12cdc <table_compare_uint16@@Base+0x48>
   12cb4:	cmp	r0, r1
   12cb8:	movcs	r0, #0
   12cbc:	mvncc	r0, #0
   12cc0:	bx	lr
   12cc4:	adds	r0, r1, #0
   12cc8:	movne	r0, #1
   12ccc:	rsb	r0, r0, #0
   12cd0:	bx	lr
   12cd4:	mov	r0, #1
   12cd8:	bx	lr
   12cdc:	mov	r0, #1
   12ce0:	bx	lr

00012ce4 <table_compare_int32@@Base>:
   12ce4:	cmp	r0, #0
   12ce8:	beq	12d14 <table_compare_int32@@Base+0x30>
   12cec:	cmp	r1, #0
   12cf0:	beq	12d24 <table_compare_int32@@Base+0x40>
   12cf4:	ldr	r0, [r0]
   12cf8:	ldr	r1, [r1]
   12cfc:	cmp	r0, r1
   12d00:	bgt	12d2c <table_compare_int32@@Base+0x48>
   12d04:	cmp	r0, r1
   12d08:	movge	r0, #0
   12d0c:	mvnlt	r0, #0
   12d10:	bx	lr
   12d14:	adds	r0, r1, #0
   12d18:	movne	r0, #1
   12d1c:	rsb	r0, r0, #0
   12d20:	bx	lr
   12d24:	mov	r0, #1
   12d28:	bx	lr
   12d2c:	mov	r0, #1
   12d30:	bx	lr

00012d34 <table_compare_uint32@@Base>:
   12d34:	cmp	r0, #0
   12d38:	beq	12d64 <table_compare_uint32@@Base+0x30>
   12d3c:	cmp	r1, #0
   12d40:	beq	12d74 <table_compare_uint32@@Base+0x40>
   12d44:	ldr	r0, [r0]
   12d48:	ldr	r1, [r1]
   12d4c:	cmp	r0, r1
   12d50:	bhi	12d7c <table_compare_uint32@@Base+0x48>
   12d54:	cmp	r0, r1
   12d58:	movcs	r0, #0
   12d5c:	mvncc	r0, #0
   12d60:	bx	lr
   12d64:	adds	r0, r1, #0
   12d68:	movne	r0, #1
   12d6c:	rsb	r0, r0, #0
   12d70:	bx	lr
   12d74:	mov	r0, #1
   12d78:	bx	lr
   12d7c:	mov	r0, #1
   12d80:	bx	lr

00012d84 <table_compare_int64@@Base>:
   12d84:	cmp	r0, #0
   12d88:	beq	12dcc <table_compare_int64@@Base+0x48>
   12d8c:	cmp	r1, #0
   12d90:	beq	12ddc <table_compare_int64@@Base+0x58>
   12d94:	strd	r4, [sp, #-8]!
   12d98:	ldrd	r4, [r0]
   12d9c:	ldrd	r2, [r1]
   12da0:	cmp	r2, r4
   12da4:	sbcs	r1, r3, r5
   12da8:	movlt	r0, #1
   12dac:	blt	12dc0 <table_compare_int64@@Base+0x3c>
   12db0:	cmp	r4, r2
   12db4:	sbcs	r3, r5, r3
   12db8:	mvnlt	r0, #0
   12dbc:	movge	r0, #0
   12dc0:	ldrd	r4, [sp]
   12dc4:	add	sp, sp, #8
   12dc8:	bx	lr
   12dcc:	adds	r1, r1, #0
   12dd0:	movne	r1, #1
   12dd4:	rsb	r0, r1, #0
   12dd8:	bx	lr
   12ddc:	mov	r0, #1
   12de0:	bx	lr

00012de4 <table_compare_uint64@@Base>:
   12de4:	cmp	r0, #0
   12de8:	beq	12e24 <table_compare_uint64@@Base+0x40>
   12dec:	cmp	r1, #0
   12df0:	beq	12e34 <table_compare_uint64@@Base+0x50>
   12df4:	strd	r4, [sp, #-8]!
   12df8:	ldrd	r4, [r0]
   12dfc:	ldrd	r2, [r1]
   12e00:	cmp	r5, r3
   12e04:	cmpeq	r4, r2
   12e08:	movhi	r0, #1
   12e0c:	bhi	12e18 <table_compare_uint64@@Base+0x34>
   12e10:	mvncc	r0, #0
   12e14:	movcs	r0, #0
   12e18:	ldrd	r4, [sp]
   12e1c:	add	sp, sp, #8
   12e20:	bx	lr
   12e24:	adds	r1, r1, #0
   12e28:	movne	r1, #1
   12e2c:	rsb	r0, r1, #0
   12e30:	bx	lr
   12e34:	mov	r0, #1
   12e38:	bx	lr

00012e3c <table_compare_short@@Base>:
   12e3c:	cmp	r0, #0
   12e40:	beq	12e6c <table_compare_short@@Base+0x30>
   12e44:	cmp	r1, #0
   12e48:	beq	12e7c <table_compare_short@@Base+0x40>
   12e4c:	ldrsh	r0, [r0]
   12e50:	ldrsh	r1, [r1]
   12e54:	cmp	r0, r1
   12e58:	bgt	12e84 <table_compare_short@@Base+0x48>
   12e5c:	cmp	r0, r1
   12e60:	movge	r0, #0
   12e64:	mvnlt	r0, #0
   12e68:	bx	lr
   12e6c:	adds	r0, r1, #0
   12e70:	movne	r0, #1
   12e74:	rsb	r0, r0, #0
   12e78:	bx	lr
   12e7c:	mov	r0, #1
   12e80:	bx	lr
   12e84:	mov	r0, #1
   12e88:	bx	lr

00012e8c <table_compare_ushort@@Base>:
   12e8c:	cmp	r0, #0
   12e90:	beq	12ebc <table_compare_ushort@@Base+0x30>
   12e94:	cmp	r1, #0
   12e98:	beq	12ecc <table_compare_ushort@@Base+0x40>
   12e9c:	ldrh	r0, [r0]
   12ea0:	ldrh	r1, [r1]
   12ea4:	cmp	r0, r1
   12ea8:	bhi	12ed4 <table_compare_ushort@@Base+0x48>
   12eac:	cmp	r0, r1
   12eb0:	movcs	r0, #0
   12eb4:	mvncc	r0, #0
   12eb8:	bx	lr
   12ebc:	adds	r0, r1, #0
   12ec0:	movne	r0, #1
   12ec4:	rsb	r0, r0, #0
   12ec8:	bx	lr
   12ecc:	mov	r0, #1
   12ed0:	bx	lr
   12ed4:	mov	r0, #1
   12ed8:	bx	lr

00012edc <table_compare_long@@Base>:
   12edc:	cmp	r0, #0
   12ee0:	beq	12f0c <table_compare_long@@Base+0x30>
   12ee4:	cmp	r1, #0
   12ee8:	beq	12f1c <table_compare_long@@Base+0x40>
   12eec:	ldr	r0, [r0]
   12ef0:	ldr	r1, [r1]
   12ef4:	cmp	r0, r1
   12ef8:	bgt	12f24 <table_compare_long@@Base+0x48>
   12efc:	cmp	r0, r1
   12f00:	movge	r0, #0
   12f04:	mvnlt	r0, #0
   12f08:	bx	lr
   12f0c:	adds	r0, r1, #0
   12f10:	movne	r0, #1
   12f14:	rsb	r0, r0, #0
   12f18:	bx	lr
   12f1c:	mov	r0, #1
   12f20:	bx	lr
   12f24:	mov	r0, #1
   12f28:	bx	lr

00012f2c <table_compare_ulong@@Base>:
   12f2c:	cmp	r0, #0
   12f30:	beq	12f5c <table_compare_ulong@@Base+0x30>
   12f34:	cmp	r1, #0
   12f38:	beq	12f6c <table_compare_ulong@@Base+0x40>
   12f3c:	ldr	r0, [r0]
   12f40:	ldr	r1, [r1]
   12f44:	cmp	r0, r1
   12f48:	bhi	12f74 <table_compare_ulong@@Base+0x48>
   12f4c:	cmp	r0, r1
   12f50:	movcs	r0, #0
   12f54:	mvncc	r0, #0
   12f58:	bx	lr
   12f5c:	adds	r0, r1, #0
   12f60:	movne	r0, #1
   12f64:	rsb	r0, r0, #0
   12f68:	bx	lr
   12f6c:	mov	r0, #1
   12f70:	bx	lr
   12f74:	mov	r0, #1
   12f78:	bx	lr

00012f7c <table_compare_llong@@Base>:
   12f7c:	cmp	r0, #0
   12f80:	beq	12fc4 <table_compare_llong@@Base+0x48>
   12f84:	cmp	r1, #0
   12f88:	beq	12fd4 <table_compare_llong@@Base+0x58>
   12f8c:	strd	r4, [sp, #-8]!
   12f90:	ldrd	r4, [r0]
   12f94:	ldrd	r2, [r1]
   12f98:	cmp	r2, r4
   12f9c:	sbcs	r1, r3, r5
   12fa0:	movlt	r0, #1
   12fa4:	blt	12fb8 <table_compare_llong@@Base+0x3c>
   12fa8:	cmp	r4, r2
   12fac:	sbcs	r3, r5, r3
   12fb0:	mvnlt	r0, #0
   12fb4:	movge	r0, #0
   12fb8:	ldrd	r4, [sp]
   12fbc:	add	sp, sp, #8
   12fc0:	bx	lr
   12fc4:	adds	r1, r1, #0
   12fc8:	movne	r1, #1
   12fcc:	rsb	r0, r1, #0
   12fd0:	bx	lr
   12fd4:	mov	r0, #1
   12fd8:	bx	lr

00012fdc <table_compare_ullong@@Base>:
   12fdc:	cmp	r0, #0
   12fe0:	beq	1300c <table_compare_ullong@@Base+0x30>
   12fe4:	cmp	r1, #0
   12fe8:	beq	1301c <table_compare_ullong@@Base+0x40>
   12fec:	ldr	r0, [r0]
   12ff0:	ldr	r1, [r1]
   12ff4:	cmp	r0, r1
   12ff8:	bhi	13024 <table_compare_ullong@@Base+0x48>
   12ffc:	cmp	r0, r1
   13000:	movcs	r0, #0
   13004:	mvncc	r0, #0
   13008:	bx	lr
   1300c:	adds	r0, r1, #0
   13010:	movne	r0, #1
   13014:	rsb	r0, r0, #0
   13018:	bx	lr
   1301c:	mov	r0, #1
   13020:	bx	lr
   13024:	mov	r0, #1
   13028:	bx	lr

0001302c <table_compare_float@@Base>:
   1302c:	cmp	r0, #0
   13030:	beq	1305c <table_compare_float@@Base+0x30>
   13034:	cmp	r1, #0
   13038:	beq	1306c <table_compare_float@@Base+0x40>
   1303c:	vldr	s14, [r0]
   13040:	vldr	s15, [r1]
   13044:	vcmpe.f32	s14, s15
   13048:	vmrs	APSR_nzcv, fpscr
   1304c:	bgt	13074 <table_compare_float@@Base+0x48>
   13050:	mvnmi	r0, #0
   13054:	movpl	r0, #0
   13058:	bx	lr
   1305c:	adds	r1, r1, #0
   13060:	movne	r1, #1
   13064:	rsb	r0, r1, #0
   13068:	bx	lr
   1306c:	mov	r0, #1
   13070:	bx	lr
   13074:	mov	r0, #1
   13078:	bx	lr

0001307c <table_compare_double@@Base>:
   1307c:	cmp	r0, #0
   13080:	beq	130ac <table_compare_double@@Base+0x30>
   13084:	cmp	r1, #0
   13088:	beq	130bc <table_compare_double@@Base+0x40>
   1308c:	vldr	d6, [r0]
   13090:	vldr	d7, [r1]
   13094:	vcmpe.f64	d6, d7
   13098:	vmrs	APSR_nzcv, fpscr
   1309c:	bgt	130c4 <table_compare_double@@Base+0x48>
   130a0:	mvnmi	r0, #0
   130a4:	movpl	r0, #0
   130a8:	bx	lr
   130ac:	adds	r1, r1, #0
   130b0:	movne	r1, #1
   130b4:	rsb	r0, r1, #0
   130b8:	bx	lr
   130bc:	mov	r0, #1
   130c0:	bx	lr
   130c4:	mov	r0, #1
   130c8:	bx	lr

000130cc <table_compare_ldouble@@Base>:
   130cc:	cmp	r0, #0
   130d0:	beq	130fc <table_compare_ldouble@@Base+0x30>
   130d4:	cmp	r1, #0
   130d8:	beq	1310c <table_compare_ldouble@@Base+0x40>
   130dc:	vldr	d6, [r0]
   130e0:	vldr	d7, [r1]
   130e4:	vcmpe.f64	d6, d7
   130e8:	vmrs	APSR_nzcv, fpscr
   130ec:	bgt	13114 <table_compare_ldouble@@Base+0x48>
   130f0:	mvnmi	r0, #0
   130f4:	movpl	r0, #0
   130f8:	bx	lr
   130fc:	adds	r1, r1, #0
   13100:	movne	r1, #1
   13104:	rsb	r0, r1, #0
   13108:	bx	lr
   1310c:	mov	r0, #1
   13110:	bx	lr
   13114:	mov	r0, #1
   13118:	bx	lr

0001311c <table_compare_char@@Base>:
   1311c:	cmp	r0, #0
   13120:	beq	1314c <table_compare_char@@Base+0x30>
   13124:	cmp	r1, #0
   13128:	beq	1315c <table_compare_char@@Base+0x40>
   1312c:	ldrb	r0, [r0]
   13130:	ldrb	r1, [r1]
   13134:	cmp	r0, r1
   13138:	bhi	13164 <table_compare_char@@Base+0x48>
   1313c:	cmp	r0, r1
   13140:	movcs	r0, #0
   13144:	mvncc	r0, #0
   13148:	bx	lr
   1314c:	adds	r0, r1, #0
   13150:	movne	r0, #1
   13154:	rsb	r0, r0, #0
   13158:	bx	lr
   1315c:	mov	r0, #1
   13160:	bx	lr
   13164:	mov	r0, #1
   13168:	bx	lr

0001316c <table_compare_uchar@@Base>:
   1316c:	cmp	r0, #0
   13170:	beq	1319c <table_compare_uchar@@Base+0x30>
   13174:	cmp	r1, #0
   13178:	beq	131ac <table_compare_uchar@@Base+0x40>
   1317c:	ldrb	r0, [r0]
   13180:	ldrb	r1, [r1]
   13184:	cmp	r0, r1
   13188:	bhi	131b4 <table_compare_uchar@@Base+0x48>
   1318c:	cmp	r0, r1
   13190:	movcs	r0, #0
   13194:	mvncc	r0, #0
   13198:	bx	lr
   1319c:	adds	r0, r1, #0
   131a0:	movne	r0, #1
   131a4:	rsb	r0, r0, #0
   131a8:	bx	lr
   131ac:	mov	r0, #1
   131b0:	bx	lr
   131b4:	mov	r0, #1
   131b8:	bx	lr

000131bc <table_compare_ptr@@Base>:
   131bc:	cmp	r0, r1
   131c0:	bhi	131d4 <table_compare_ptr@@Base+0x18>
   131c4:	cmp	r0, r1
   131c8:	movcs	r0, #0
   131cc:	mvncc	r0, #0
   131d0:	bx	lr
   131d4:	mov	r0, #1
   131d8:	bx	lr

000131dc <table_compare_string@@Base>:
   131dc:	cmp	r0, #0
   131e0:	beq	13204 <table_compare_string@@Base+0x28>
   131e4:	cmp	r1, #0
   131e8:	beq	13214 <table_compare_string@@Base+0x38>
   131ec:	str	r4, [sp, #-8]!
   131f0:	str	lr, [sp, #4]
   131f4:	bl	11a48 <strcmp@plt>
   131f8:	ldr	r4, [sp]
   131fc:	add	sp, sp, #4
   13200:	pop	{pc}		; (ldr pc, [sp], #4)
   13204:	adds	r1, r1, #0
   13208:	movne	r1, #1
   1320c:	rsb	r0, r1, #0
   13210:	bx	lr
   13214:	mov	r0, #1
   13218:	bx	lr

0001321c <table_get_default_compare_function_for_data_type@@Base>:
   1321c:	cmp	r0, #23
   13220:	ldrls	pc, [pc, r0, lsl #2]
   13224:	b	133a8 <table_get_default_compare_function_for_data_type@@Base+0x18c>
   13228:	andeq	r3, r1, r8, lsl #5
   1322c:	muleq	r1, r4, r2
   13230:	andeq	r3, r1, r0, lsr #5
   13234:	andeq	r3, r1, ip, lsr #5
   13238:			; <UNDEFINED> instruction: 0x000132b8
   1323c:	andeq	r3, r1, r4, asr #5
   13240:	ldrdeq	r3, [r1], -r0
   13244:	ldrdeq	r3, [r1], -ip
   13248:	andeq	r3, r1, r8, ror #5
   1324c:	strdeq	r3, [r1], -r4
   13250:	andeq	r3, r1, r0, lsl #6
   13254:	andeq	r3, r1, ip, lsl #6
   13258:	andeq	r3, r1, r8, lsl r3
   1325c:	andeq	r3, r1, r4, lsr #6
   13260:	andeq	r3, r1, r0, lsr r3
   13264:	andeq	r3, r1, ip, lsr r3
   13268:	andeq	r3, r1, r4, asr r3
   1326c:	andeq	r3, r1, r0, ror #6
   13270:	andeq	r3, r1, ip, ror #6
   13274:	andeq	r3, r1, r4, lsl #7
   13278:	muleq	r1, r0, r3
   1327c:	andeq	r3, r1, r8, asr #6
   13280:	andeq	r3, r1, r8, ror r3
   13284:	muleq	r1, ip, r3
   13288:	movw	r0, #11012	; 0x2b04
   1328c:	movt	r0, #1
   13290:	bx	lr
   13294:	movw	r0, #11092	; 0x2b54
   13298:	movt	r0, #1
   1329c:	bx	lr
   132a0:	movw	r0, #11172	; 0x2ba4
   132a4:	movt	r0, #1
   132a8:	bx	lr
   132ac:	movw	r0, #11252	; 0x2bf4
   132b0:	movt	r0, #1
   132b4:	bx	lr
   132b8:	movw	r0, #11332	; 0x2c44
   132bc:	movt	r0, #1
   132c0:	bx	lr
   132c4:	movw	r0, #11412	; 0x2c94
   132c8:	movt	r0, #1
   132cc:	bx	lr
   132d0:	movw	r0, #11492	; 0x2ce4
   132d4:	movt	r0, #1
   132d8:	bx	lr
   132dc:	movw	r0, #11572	; 0x2d34
   132e0:	movt	r0, #1
   132e4:	bx	lr
   132e8:	movw	r0, #11652	; 0x2d84
   132ec:	movt	r0, #1
   132f0:	bx	lr
   132f4:	movw	r0, #11748	; 0x2de4
   132f8:	movt	r0, #1
   132fc:	bx	lr
   13300:	movw	r0, #11836	; 0x2e3c
   13304:	movt	r0, #1
   13308:	bx	lr
   1330c:	movw	r0, #11916	; 0x2e8c
   13310:	movt	r0, #1
   13314:	bx	lr
   13318:	movw	r0, #11996	; 0x2edc
   1331c:	movt	r0, #1
   13320:	bx	lr
   13324:	movw	r0, #12076	; 0x2f2c
   13328:	movt	r0, #1
   1332c:	bx	lr
   13330:	movw	r0, #12156	; 0x2f7c
   13334:	movt	r0, #1
   13338:	bx	lr
   1333c:	movw	r0, #12252	; 0x2fdc
   13340:	movt	r0, #1
   13344:	bx	lr
   13348:	movw	r0, #12764	; 0x31dc
   1334c:	movt	r0, #1
   13350:	bx	lr
   13354:	movw	r0, #12332	; 0x302c
   13358:	movt	r0, #1
   1335c:	bx	lr
   13360:	movw	r0, #12412	; 0x307c
   13364:	movt	r0, #1
   13368:	bx	lr
   1336c:	movw	r0, #12492	; 0x30cc
   13370:	movt	r0, #1
   13374:	bx	lr
   13378:	movw	r0, #10932	; 0x2ab4
   1337c:	movt	r0, #1
   13380:	bx	lr
   13384:	movw	r0, #12572	; 0x311c
   13388:	movt	r0, #1
   1338c:	bx	lr
   13390:	movw	r0, #12652	; 0x316c
   13394:	movt	r0, #1
   13398:	bx	lr
   1339c:	movw	r0, #12732	; 0x31bc
   133a0:	movt	r0, #1
   133a4:	bx	lr
   133a8:	mov	r0, #0
   133ac:	bx	lr

000133b0 <table_get@@Base>:
   133b0:	str	r4, [sp, #-8]!
   133b4:	str	lr, [sp, #4]
   133b8:	bl	14f20 <table_get_cell_ptr@@Base>
   133bc:	ldr	r0, [r0]
   133c0:	ldr	r4, [sp]
   133c4:	add	sp, sp, #4
   133c8:	pop	{pc}		; (ldr pc, [sp], #4)

000133cc <table_get_bool@@Base>:
   133cc:	str	r4, [sp, #-8]!
   133d0:	str	lr, [sp, #4]
   133d4:	bl	133b0 <table_get@@Base>
   133d8:	ldrb	r0, [r0]
   133dc:	ldr	r4, [sp]
   133e0:	add	sp, sp, #4
   133e4:	pop	{pc}		; (ldr pc, [sp], #4)

000133e8 <table_get_int@@Base>:
   133e8:	str	r4, [sp, #-8]!
   133ec:	str	lr, [sp, #4]
   133f0:	bl	133b0 <table_get@@Base>
   133f4:	ldr	r0, [r0]
   133f8:	ldr	r4, [sp]
   133fc:	add	sp, sp, #4
   13400:	pop	{pc}		; (ldr pc, [sp], #4)

00013404 <table_get_uint@@Base>:
   13404:	str	r4, [sp, #-8]!
   13408:	str	lr, [sp, #4]
   1340c:	bl	133b0 <table_get@@Base>
   13410:	ldr	r0, [r0]
   13414:	ldr	r4, [sp]
   13418:	add	sp, sp, #4
   1341c:	pop	{pc}		; (ldr pc, [sp], #4)

00013420 <table_get_int8@@Base>:
   13420:	str	r4, [sp, #-8]!
   13424:	str	lr, [sp, #4]
   13428:	bl	133b0 <table_get@@Base>
   1342c:	ldrsb	r0, [r0]
   13430:	ldr	r4, [sp]
   13434:	add	sp, sp, #4
   13438:	pop	{pc}		; (ldr pc, [sp], #4)

0001343c <table_get_uint8@@Base>:
   1343c:	str	r4, [sp, #-8]!
   13440:	str	lr, [sp, #4]
   13444:	bl	133b0 <table_get@@Base>
   13448:	ldrb	r0, [r0]
   1344c:	ldr	r4, [sp]
   13450:	add	sp, sp, #4
   13454:	pop	{pc}		; (ldr pc, [sp], #4)

00013458 <table_get_int16@@Base>:
   13458:	str	r4, [sp, #-8]!
   1345c:	str	lr, [sp, #4]
   13460:	bl	133b0 <table_get@@Base>
   13464:	ldrsh	r0, [r0]
   13468:	ldr	r4, [sp]
   1346c:	add	sp, sp, #4
   13470:	pop	{pc}		; (ldr pc, [sp], #4)

00013474 <table_get_uint16@@Base>:
   13474:	str	r4, [sp, #-8]!
   13478:	str	lr, [sp, #4]
   1347c:	bl	133b0 <table_get@@Base>
   13480:	ldrh	r0, [r0]
   13484:	ldr	r4, [sp]
   13488:	add	sp, sp, #4
   1348c:	pop	{pc}		; (ldr pc, [sp], #4)

00013490 <table_get_int32@@Base>:
   13490:	str	r4, [sp, #-8]!
   13494:	str	lr, [sp, #4]
   13498:	bl	133b0 <table_get@@Base>
   1349c:	ldr	r0, [r0]
   134a0:	ldr	r4, [sp]
   134a4:	add	sp, sp, #4
   134a8:	pop	{pc}		; (ldr pc, [sp], #4)

000134ac <table_get_uint32@@Base>:
   134ac:	str	r4, [sp, #-8]!
   134b0:	str	lr, [sp, #4]
   134b4:	bl	133b0 <table_get@@Base>
   134b8:	ldr	r0, [r0]
   134bc:	ldr	r4, [sp]
   134c0:	add	sp, sp, #4
   134c4:	pop	{pc}		; (ldr pc, [sp], #4)

000134c8 <table_get_int64@@Base>:
   134c8:	str	r4, [sp, #-8]!
   134cc:	str	lr, [sp, #4]
   134d0:	bl	133b0 <table_get@@Base>
   134d4:	ldrd	r0, [r0]
   134d8:	ldr	r4, [sp]
   134dc:	add	sp, sp, #4
   134e0:	pop	{pc}		; (ldr pc, [sp], #4)

000134e4 <table_get_uint64@@Base>:
   134e4:	str	r4, [sp, #-8]!
   134e8:	str	lr, [sp, #4]
   134ec:	bl	133b0 <table_get@@Base>
   134f0:	ldrd	r0, [r0]
   134f4:	ldr	r4, [sp]
   134f8:	add	sp, sp, #4
   134fc:	pop	{pc}		; (ldr pc, [sp], #4)

00013500 <table_get_short@@Base>:
   13500:	str	r4, [sp, #-8]!
   13504:	str	lr, [sp, #4]
   13508:	bl	133b0 <table_get@@Base>
   1350c:	ldrsh	r0, [r0]
   13510:	ldr	r4, [sp]
   13514:	add	sp, sp, #4
   13518:	pop	{pc}		; (ldr pc, [sp], #4)

0001351c <table_get_ushort@@Base>:
   1351c:	str	r4, [sp, #-8]!
   13520:	str	lr, [sp, #4]
   13524:	bl	133b0 <table_get@@Base>
   13528:	ldrh	r0, [r0]
   1352c:	ldr	r4, [sp]
   13530:	add	sp, sp, #4
   13534:	pop	{pc}		; (ldr pc, [sp], #4)

00013538 <table_get_long@@Base>:
   13538:	str	r4, [sp, #-8]!
   1353c:	str	lr, [sp, #4]
   13540:	bl	133b0 <table_get@@Base>
   13544:	ldr	r0, [r0]
   13548:	ldr	r4, [sp]
   1354c:	add	sp, sp, #4
   13550:	pop	{pc}		; (ldr pc, [sp], #4)

00013554 <table_get_ulong@@Base>:
   13554:	str	r4, [sp, #-8]!
   13558:	str	lr, [sp, #4]
   1355c:	bl	133b0 <table_get@@Base>
   13560:	ldr	r0, [r0]
   13564:	ldr	r4, [sp]
   13568:	add	sp, sp, #4
   1356c:	pop	{pc}		; (ldr pc, [sp], #4)

00013570 <table_get_llong@@Base>:
   13570:	str	r4, [sp, #-8]!
   13574:	str	lr, [sp, #4]
   13578:	bl	133b0 <table_get@@Base>
   1357c:	ldrd	r0, [r0]
   13580:	ldr	r4, [sp]
   13584:	add	sp, sp, #4
   13588:	pop	{pc}		; (ldr pc, [sp], #4)

0001358c <table_get_ullong@@Base>:
   1358c:	str	r4, [sp, #-8]!
   13590:	str	lr, [sp, #4]
   13594:	bl	133b0 <table_get@@Base>
   13598:	ldrd	r0, [r0]
   1359c:	ldr	r4, [sp]
   135a0:	add	sp, sp, #4
   135a4:	pop	{pc}		; (ldr pc, [sp], #4)

000135a8 <table_get_float@@Base>:
   135a8:	str	r4, [sp, #-8]!
   135ac:	str	lr, [sp, #4]
   135b0:	bl	133b0 <table_get@@Base>
   135b4:	vldr	s0, [r0]
   135b8:	ldr	r4, [sp]
   135bc:	add	sp, sp, #4
   135c0:	pop	{pc}		; (ldr pc, [sp], #4)

000135c4 <table_get_double@@Base>:
   135c4:	str	r4, [sp, #-8]!
   135c8:	str	lr, [sp, #4]
   135cc:	bl	133b0 <table_get@@Base>
   135d0:	vldr	d0, [r0]
   135d4:	ldr	r4, [sp]
   135d8:	add	sp, sp, #4
   135dc:	pop	{pc}		; (ldr pc, [sp], #4)

000135e0 <table_get_ldouble@@Base>:
   135e0:	str	r4, [sp, #-8]!
   135e4:	str	lr, [sp, #4]
   135e8:	bl	133b0 <table_get@@Base>
   135ec:	vldr	d0, [r0]
   135f0:	ldr	r4, [sp]
   135f4:	add	sp, sp, #4
   135f8:	pop	{pc}		; (ldr pc, [sp], #4)

000135fc <table_get_char@@Base>:
   135fc:	str	r4, [sp, #-8]!
   13600:	str	lr, [sp, #4]
   13604:	bl	133b0 <table_get@@Base>
   13608:	ldrb	r0, [r0]
   1360c:	ldr	r4, [sp]
   13610:	add	sp, sp, #4
   13614:	pop	{pc}		; (ldr pc, [sp], #4)

00013618 <table_get_uchar@@Base>:
   13618:	str	r4, [sp, #-8]!
   1361c:	str	lr, [sp, #4]
   13620:	bl	133b0 <table_get@@Base>
   13624:	ldrb	r0, [r0]
   13628:	ldr	r4, [sp]
   1362c:	add	sp, sp, #4
   13630:	pop	{pc}		; (ldr pc, [sp], #4)

00013634 <table_get_string@@Base>:
   13634:	str	r4, [sp, #-8]!
   13638:	str	lr, [sp, #4]
   1363c:	bl	133b0 <table_get@@Base>
   13640:	ldr	r4, [sp]
   13644:	add	sp, sp, #4
   13648:	pop	{pc}		; (ldr pc, [sp], #4)

0001364c <table_get_ptr@@Base>:
   1364c:	str	r4, [sp, #-8]!
   13650:	str	lr, [sp, #4]
   13654:	bl	133b0 <table_get@@Base>
   13658:	ldr	r4, [sp]
   1365c:	add	sp, sp, #4
   13660:	pop	{pc}		; (ldr pc, [sp], #4)

00013664 <table_row_init@@Base>:
   13664:	strd	r4, [sp, #-16]!
   13668:	str	r6, [sp, #8]
   1366c:	str	lr, [sp, #12]
   13670:	mov	r5, r1
   13674:	ldr	r4, [r0, #16]
   13678:	ldr	r0, [r0, #12]
   1367c:	lsl	r0, r0, #2
   13680:	bl	11a84 <malloc@plt>
   13684:	str	r0, [r4, r5, lsl #2]
   13688:	ldrd	r4, [sp]
   1368c:	ldr	r6, [sp, #8]
   13690:	add	sp, sp, #12
   13694:	pop	{pc}		; (ldr pc, [sp], #4)

00013698 <table_row_destroy@@Base>:
   13698:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1369c:	strd	r6, [sp, #8]
   136a0:	str	r8, [sp, #16]
   136a4:	str	lr, [sp, #20]
   136a8:	mov	r6, r0
   136ac:	mov	r5, r1
   136b0:	bl	12700 <table_get_column_length@@Base>
   136b4:	ldr	r8, [r6, #16]
   136b8:	subs	r7, r0, #0
   136bc:	ble	136e0 <table_row_destroy@@Base+0x48>
   136c0:	mov	r4, #0
   136c4:	mov	r2, r4
   136c8:	mov	r1, r5
   136cc:	mov	r0, r6
   136d0:	bl	14f64 <table_cell_destroy@@Base>
   136d4:	add	r4, r4, #1
   136d8:	cmp	r7, r4
   136dc:	bne	136c4 <table_row_destroy@@Base+0x2c>
   136e0:	ldr	r0, [r8, r5, lsl #2]
   136e4:	cmp	r0, #0
   136e8:	beq	136f0 <table_row_destroy@@Base+0x58>
   136ec:	bl	11a60 <free@plt>
   136f0:	ldrd	r4, [sp]
   136f4:	ldrd	r6, [sp, #8]
   136f8:	ldr	r8, [sp, #16]
   136fc:	add	sp, sp, #20
   13700:	pop	{pc}		; (ldr pc, [sp], #4)

00013704 <table_get_row_length@@Base>:
   13704:	ldr	r0, [r0, #20]
   13708:	bx	lr

0001370c <table_add_row@@Base>:
   1370c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13710:	strd	r6, [sp, #8]
   13714:	str	r8, [sp, #16]
   13718:	str	lr, [sp, #20]
   1371c:	mov	r4, r0
   13720:	ldr	r1, [r0, #24]
   13724:	ldr	r2, [r0, #20]
   13728:	udiv	r3, r2, r1
   1372c:	mls	r3, r1, r3, r2
   13730:	cmp	r3, #0
   13734:	beq	137b0 <table_add_row@@Base+0xa4>
   13738:	ldr	r7, [r4, #20]
   1373c:	mov	r0, r4
   13740:	bl	12700 <table_get_column_length@@Base>
   13744:	mov	r6, r0
   13748:	mov	r1, r7
   1374c:	mov	r0, r4
   13750:	bl	13664 <table_row_init@@Base>
   13754:	cmp	r6, #0
   13758:	ble	1377c <table_add_row@@Base+0x70>
   1375c:	mov	r5, #0
   13760:	mov	r2, r5
   13764:	mov	r1, r7
   13768:	mov	r0, r4
   1376c:	bl	14f44 <table_cell_init@@Base>
   13770:	add	r5, r5, #1
   13774:	cmp	r6, r5
   13778:	bne	13760 <table_add_row@@Base+0x54>
   1377c:	mov	r3, #2
   13780:	mvn	r2, #0
   13784:	ldr	r1, [r4, #20]
   13788:	mov	r0, r4
   1378c:	bl	125cc <table_notify@@Base>
   13790:	ldr	r0, [r4, #20]
   13794:	add	r3, r0, #1
   13798:	str	r3, [r4, #20]
   1379c:	ldrd	r4, [sp]
   137a0:	ldrd	r6, [sp, #8]
   137a4:	ldr	r8, [sp, #16]
   137a8:	add	sp, sp, #20
   137ac:	pop	{pc}		; (ldr pc, [sp], #4)
   137b0:	ldr	r3, [r0, #28]
   137b4:	add	r1, r1, r3
   137b8:	str	r1, [r0, #28]
   137bc:	lsl	r1, r1, #2
   137c0:	ldr	r0, [r0, #16]
   137c4:	bl	11a6c <realloc@plt>
   137c8:	str	r0, [r4, #16]
   137cc:	b	13738 <table_add_row@@Base+0x2c>

000137d0 <table_remove_row@@Base>:
   137d0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   137d4:	strd	r6, [sp, #8]
   137d8:	str	r8, [sp, #16]
   137dc:	str	lr, [sp, #20]
   137e0:	mov	r4, r0
   137e4:	mov	r5, r1
   137e8:	ldr	r7, [r0, #20]
   137ec:	bl	12700 <table_get_column_length@@Base>
   137f0:	subs	r8, r0, #0
   137f4:	ble	13844 <table_remove_row@@Base+0x74>
   137f8:	mov	r6, #0
   137fc:	b	13810 <table_remove_row@@Base+0x40>
   13800:	bl	11a60 <free@plt>
   13804:	add	r6, r6, #1
   13808:	cmp	r8, r6
   1380c:	beq	13844 <table_remove_row@@Base+0x74>
   13810:	mov	r1, r6
   13814:	mov	r0, r4
   13818:	bl	12780 <table_get_column_data_type@@Base>
   1381c:	cmp	r0, #23
   13820:	beq	13804 <table_remove_row@@Base+0x34>
   13824:	mov	r2, r6
   13828:	mov	r1, r5
   1382c:	mov	r0, r4
   13830:	bl	14f20 <table_get_cell_ptr@@Base>
   13834:	ldr	r0, [r0]
   13838:	cmp	r0, #0
   1383c:	bne	13800 <table_remove_row@@Base+0x30>
   13840:	b	13804 <table_remove_row@@Base+0x34>
   13844:	lsl	r6, r5, #2
   13848:	ldr	r3, [r4, #16]
   1384c:	ldr	r0, [r3, r5, lsl #2]
   13850:	cmp	r0, #0
   13854:	beq	1385c <table_remove_row@@Base+0x8c>
   13858:	bl	11a60 <free@plt>
   1385c:	sub	r3, r7, #1
   13860:	cmp	r5, r3
   13864:	bge	13890 <table_remove_row@@Base+0xc0>
   13868:	mov	r7, r3
   1386c:	mov	r3, r5
   13870:	ldr	r2, [r4, #16]
   13874:	add	r1, r2, r6
   13878:	add	r6, r6, #4
   1387c:	ldr	r2, [r2, r6]
   13880:	str	r2, [r1]
   13884:	add	r3, r3, #1
   13888:	cmp	r7, r3
   1388c:	bne	13870 <table_remove_row@@Base+0xa0>
   13890:	ldr	r3, [r4, #20]
   13894:	sub	r3, r3, #1
   13898:	str	r3, [r4, #20]
   1389c:	ldr	r1, [r4, #24]
   138a0:	udiv	r2, r3, r1
   138a4:	mls	r3, r1, r2, r3
   138a8:	cmp	r3, #0
   138ac:	beq	138dc <table_remove_row@@Base+0x10c>
   138b0:	mov	r3, #4
   138b4:	mvn	r2, #0
   138b8:	mov	r1, r5
   138bc:	mov	r0, r4
   138c0:	bl	125cc <table_notify@@Base>
   138c4:	mov	r0, #0
   138c8:	ldrd	r4, [sp]
   138cc:	ldrd	r6, [sp, #8]
   138d0:	ldr	r8, [sp, #16]
   138d4:	add	sp, sp, #20
   138d8:	pop	{pc}		; (ldr pc, [sp], #4)
   138dc:	ldr	r3, [r4, #28]
   138e0:	sub	r1, r3, r1
   138e4:	str	r1, [r4, #28]
   138e8:	lsl	r1, r1, #2
   138ec:	ldr	r0, [r4, #16]
   138f0:	bl	11a6c <realloc@plt>
   138f4:	str	r0, [r4, #16]
   138f8:	b	138b0 <table_remove_row@@Base+0xe0>

000138fc <table_get_row_ptr@@Base>:
   138fc:	ldr	r0, [r0, #16]
   13900:	add	r0, r0, r1, lsl #2
   13904:	bx	lr

00013908 <table_set_row_ptr@@Base>:
   13908:	ldr	r3, [r0, #16]
   1390c:	ldr	r2, [r2]
   13910:	str	r2, [r3, r1, lsl #2]
   13914:	bx	lr

00013918 <table_set@@Base>:
   13918:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1391c:	strd	r6, [sp, #8]
   13920:	strd	r8, [sp, #16]
   13924:	str	sl, [sp, #24]
   13928:	str	lr, [sp, #28]
   1392c:	mov	r5, r0
   13930:	mov	r9, r1
   13934:	mov	r6, r2
   13938:	mov	r7, r3
   1393c:	ldr	r4, [sp, #32]
   13940:	bl	14f20 <table_get_cell_ptr@@Base>
   13944:	mov	r8, r0
   13948:	mov	r1, r6
   1394c:	mov	r0, r5
   13950:	bl	12a7c <table_get_col_ptr@@Base>
   13954:	cmp	r4, #23
   13958:	ldrls	pc, [pc, r4, lsl #2]
   1395c:	b	14014 <table_set@@Base+0x6fc>
   13960:	andeq	r3, r1, ip, lsr #20
   13964:	andeq	r3, r1, ip, ror #20
   13968:	andeq	r3, r1, ip, lsr #21
   1396c:	andeq	r3, r1, ip, ror #21
   13970:	andeq	r3, r1, ip, lsr #22
   13974:	andeq	r3, r1, ip, ror #22
   13978:	andeq	r3, r1, ip, lsr #23
   1397c:	andeq	r3, r1, ip, ror #23
   13980:	andeq	r3, r1, ip, lsr #24
   13984:	andeq	r3, r1, r4, ror ip
   13988:			; <UNDEFINED> instruction: 0x00013cbc
   1398c:	strdeq	r3, [r1], -ip
   13990:	andeq	r3, r1, ip, lsr sp
   13994:	andeq	r3, r1, r0, lsl #27
   13998:	andeq	r3, r1, r4, asr #27
   1399c:	andeq	r3, r1, r0, lsl lr
   139a0:	andeq	r3, r1, ip, asr lr
   139a4:	andeq	r3, r1, r0, lsr #29
   139a8:	andeq	r3, r1, ip, ror #29
   139ac:	andeq	r3, r1, r4, ror pc
   139b0:			; <UNDEFINED> instruction: 0x00013fb8
   139b4:	andeq	r3, r1, r8, lsr pc
   139b8:	andeq	r3, r1, r0, asr #19
   139bc:	strdeq	r3, [r1], -ip
   139c0:	ldr	r3, [r0, #4]
   139c4:	cmp	r3, #22
   139c8:	bne	1401c <table_set@@Base+0x704>
   139cc:	ldr	r0, [r8]
   139d0:	cmp	r0, #0
   139d4:	beq	13a10 <table_set@@Base+0xf8>
   139d8:	ldrb	r3, [r7]
   139dc:	strb	r3, [r0]
   139e0:	mov	r3, #1
   139e4:	mov	r2, r6
   139e8:	mov	r1, r9
   139ec:	mov	r0, r5
   139f0:	bl	125cc <table_notify@@Base>
   139f4:	mov	r0, #0
   139f8:	ldrd	r4, [sp]
   139fc:	ldrd	r6, [sp, #8]
   13a00:	ldrd	r8, [sp, #16]
   13a04:	ldr	sl, [sp, #24]
   13a08:	add	sp, sp, #28
   13a0c:	pop	{pc}		; (ldr pc, [sp], #4)
   13a10:	mov	r0, #1
   13a14:	bl	11a84 <malloc@plt>
   13a18:	str	r0, [r8]
   13a1c:	cmp	r0, #0
   13a20:	bne	139d8 <table_set@@Base+0xc0>
   13a24:	mvn	r0, #0
   13a28:	b	139f8 <table_set@@Base+0xe0>
   13a2c:	ldr	r3, [r0, #4]
   13a30:	cmp	r3, #0
   13a34:	bne	14024 <table_set@@Base+0x70c>
   13a38:	ldr	r0, [r8]
   13a3c:	cmp	r0, #0
   13a40:	beq	13a50 <table_set@@Base+0x138>
   13a44:	ldr	r3, [r7]
   13a48:	str	r3, [r0]
   13a4c:	b	139e0 <table_set@@Base+0xc8>
   13a50:	mov	r0, #4
   13a54:	bl	11a84 <malloc@plt>
   13a58:	str	r0, [r8]
   13a5c:	cmp	r0, #0
   13a60:	bne	13a44 <table_set@@Base+0x12c>
   13a64:	mvn	r0, #0
   13a68:	b	139f8 <table_set@@Base+0xe0>
   13a6c:	ldr	r3, [r0, #4]
   13a70:	cmp	r3, #1
   13a74:	bne	1402c <table_set@@Base+0x714>
   13a78:	ldr	r0, [r8]
   13a7c:	cmp	r0, #0
   13a80:	beq	13a90 <table_set@@Base+0x178>
   13a84:	ldr	r3, [r7]
   13a88:	str	r3, [r0]
   13a8c:	b	139e0 <table_set@@Base+0xc8>
   13a90:	mov	r0, #4
   13a94:	bl	11a84 <malloc@plt>
   13a98:	str	r0, [r8]
   13a9c:	cmp	r0, #0
   13aa0:	bne	13a84 <table_set@@Base+0x16c>
   13aa4:	mvn	r0, #0
   13aa8:	b	139f8 <table_set@@Base+0xe0>
   13aac:	ldr	r3, [r0, #4]
   13ab0:	cmp	r3, #2
   13ab4:	bne	14034 <table_set@@Base+0x71c>
   13ab8:	ldr	r0, [r8]
   13abc:	cmp	r0, #0
   13ac0:	beq	13ad0 <table_set@@Base+0x1b8>
   13ac4:	ldrb	r3, [r7]
   13ac8:	strb	r3, [r0]
   13acc:	b	139e0 <table_set@@Base+0xc8>
   13ad0:	mov	r0, #1
   13ad4:	bl	11a84 <malloc@plt>
   13ad8:	str	r0, [r8]
   13adc:	cmp	r0, #0
   13ae0:	bne	13ac4 <table_set@@Base+0x1ac>
   13ae4:	mvn	r0, #0
   13ae8:	b	139f8 <table_set@@Base+0xe0>
   13aec:	ldr	r3, [r0, #4]
   13af0:	cmp	r3, #3
   13af4:	bne	1403c <table_set@@Base+0x724>
   13af8:	ldr	r0, [r8]
   13afc:	cmp	r0, #0
   13b00:	beq	13b10 <table_set@@Base+0x1f8>
   13b04:	ldrb	r3, [r7]
   13b08:	strb	r3, [r0]
   13b0c:	b	139e0 <table_set@@Base+0xc8>
   13b10:	mov	r0, #1
   13b14:	bl	11a84 <malloc@plt>
   13b18:	str	r0, [r8]
   13b1c:	cmp	r0, #0
   13b20:	bne	13b04 <table_set@@Base+0x1ec>
   13b24:	mvn	r0, #0
   13b28:	b	139f8 <table_set@@Base+0xe0>
   13b2c:	ldr	r3, [r0, #4]
   13b30:	cmp	r3, #4
   13b34:	bne	14044 <table_set@@Base+0x72c>
   13b38:	ldr	r0, [r8]
   13b3c:	cmp	r0, #0
   13b40:	beq	13b50 <table_set@@Base+0x238>
   13b44:	ldrh	r3, [r7]
   13b48:	strh	r3, [r0]
   13b4c:	b	139e0 <table_set@@Base+0xc8>
   13b50:	mov	r0, #2
   13b54:	bl	11a84 <malloc@plt>
   13b58:	str	r0, [r8]
   13b5c:	cmp	r0, #0
   13b60:	bne	13b44 <table_set@@Base+0x22c>
   13b64:	mvn	r0, #0
   13b68:	b	139f8 <table_set@@Base+0xe0>
   13b6c:	ldr	r3, [r0, #4]
   13b70:	cmp	r3, #5
   13b74:	bne	1404c <table_set@@Base+0x734>
   13b78:	ldr	r0, [r8]
   13b7c:	cmp	r0, #0
   13b80:	beq	13b90 <table_set@@Base+0x278>
   13b84:	ldrh	r3, [r7]
   13b88:	strh	r3, [r0]
   13b8c:	b	139e0 <table_set@@Base+0xc8>
   13b90:	mov	r0, #2
   13b94:	bl	11a84 <malloc@plt>
   13b98:	str	r0, [r8]
   13b9c:	cmp	r0, #0
   13ba0:	bne	13b84 <table_set@@Base+0x26c>
   13ba4:	mvn	r0, #0
   13ba8:	b	139f8 <table_set@@Base+0xe0>
   13bac:	ldr	r3, [r0, #4]
   13bb0:	cmp	r3, #6
   13bb4:	bne	14054 <table_set@@Base+0x73c>
   13bb8:	ldr	r0, [r8]
   13bbc:	cmp	r0, #0
   13bc0:	beq	13bd0 <table_set@@Base+0x2b8>
   13bc4:	ldr	r3, [r7]
   13bc8:	str	r3, [r0]
   13bcc:	b	139e0 <table_set@@Base+0xc8>
   13bd0:	mov	r0, #4
   13bd4:	bl	11a84 <malloc@plt>
   13bd8:	str	r0, [r8]
   13bdc:	cmp	r0, #0
   13be0:	bne	13bc4 <table_set@@Base+0x2ac>
   13be4:	mvn	r0, #0
   13be8:	b	139f8 <table_set@@Base+0xe0>
   13bec:	ldr	r3, [r0, #4]
   13bf0:	cmp	r3, #7
   13bf4:	bne	1405c <table_set@@Base+0x744>
   13bf8:	ldr	r0, [r8]
   13bfc:	cmp	r0, #0
   13c00:	beq	13c10 <table_set@@Base+0x2f8>
   13c04:	ldr	r3, [r7]
   13c08:	str	r3, [r0]
   13c0c:	b	139e0 <table_set@@Base+0xc8>
   13c10:	mov	r0, #4
   13c14:	bl	11a84 <malloc@plt>
   13c18:	str	r0, [r8]
   13c1c:	cmp	r0, #0
   13c20:	bne	13c04 <table_set@@Base+0x2ec>
   13c24:	mvn	r0, #0
   13c28:	b	139f8 <table_set@@Base+0xe0>
   13c2c:	ldr	r3, [r0, #4]
   13c30:	cmp	r3, #8
   13c34:	bne	14064 <table_set@@Base+0x74c>
   13c38:	ldr	r0, [r8]
   13c3c:	cmp	r0, #0
   13c40:	beq	13c58 <table_set@@Base+0x340>
   13c44:	ldr	r2, [r7]
   13c48:	ldr	r3, [r7, #4]
   13c4c:	str	r2, [r0]
   13c50:	str	r3, [r0, #4]
   13c54:	b	139e0 <table_set@@Base+0xc8>
   13c58:	mov	r0, #8
   13c5c:	bl	11a84 <malloc@plt>
   13c60:	str	r0, [r8]
   13c64:	cmp	r0, #0
   13c68:	bne	13c44 <table_set@@Base+0x32c>
   13c6c:	mvn	r0, #0
   13c70:	b	139f8 <table_set@@Base+0xe0>
   13c74:	ldr	r3, [r0, #4]
   13c78:	cmp	r3, #9
   13c7c:	bne	1406c <table_set@@Base+0x754>
   13c80:	ldr	r0, [r8]
   13c84:	cmp	r0, #0
   13c88:	beq	13ca0 <table_set@@Base+0x388>
   13c8c:	ldr	r2, [r7]
   13c90:	ldr	r3, [r7, #4]
   13c94:	str	r2, [r0]
   13c98:	str	r3, [r0, #4]
   13c9c:	b	139e0 <table_set@@Base+0xc8>
   13ca0:	mov	r0, #8
   13ca4:	bl	11a84 <malloc@plt>
   13ca8:	str	r0, [r8]
   13cac:	cmp	r0, #0
   13cb0:	bne	13c8c <table_set@@Base+0x374>
   13cb4:	mvn	r0, #0
   13cb8:	b	139f8 <table_set@@Base+0xe0>
   13cbc:	ldr	r3, [r0, #4]
   13cc0:	cmp	r3, #10
   13cc4:	bne	14074 <table_set@@Base+0x75c>
   13cc8:	ldr	r0, [r8]
   13ccc:	cmp	r0, #0
   13cd0:	beq	13ce0 <table_set@@Base+0x3c8>
   13cd4:	ldrh	r3, [r7]
   13cd8:	strh	r3, [r0]
   13cdc:	b	139e0 <table_set@@Base+0xc8>
   13ce0:	mov	r0, #2
   13ce4:	bl	11a84 <malloc@plt>
   13ce8:	str	r0, [r8]
   13cec:	cmp	r0, #0
   13cf0:	bne	13cd4 <table_set@@Base+0x3bc>
   13cf4:	mvn	r0, #0
   13cf8:	b	139f8 <table_set@@Base+0xe0>
   13cfc:	ldr	r3, [r0, #4]
   13d00:	cmp	r3, #11
   13d04:	bne	1407c <table_set@@Base+0x764>
   13d08:	ldr	r0, [r8]
   13d0c:	cmp	r0, #0
   13d10:	beq	13d20 <table_set@@Base+0x408>
   13d14:	ldrh	r3, [r7]
   13d18:	strh	r3, [r0]
   13d1c:	b	139e0 <table_set@@Base+0xc8>
   13d20:	mov	r0, #2
   13d24:	bl	11a84 <malloc@plt>
   13d28:	str	r0, [r8]
   13d2c:	cmp	r0, #0
   13d30:	bne	13d14 <table_set@@Base+0x3fc>
   13d34:	mvn	r0, #0
   13d38:	b	139f8 <table_set@@Base+0xe0>
   13d3c:	ldr	r3, [r0, #4]
   13d40:	cmp	r3, #12
   13d44:	mvnne	r0, #0
   13d48:	bne	139f8 <table_set@@Base+0xe0>
   13d4c:	ldr	r0, [r8]
   13d50:	cmp	r0, #0
   13d54:	beq	13d64 <table_set@@Base+0x44c>
   13d58:	ldr	r3, [r7]
   13d5c:	str	r3, [r0]
   13d60:	b	139e0 <table_set@@Base+0xc8>
   13d64:	mov	r0, #4
   13d68:	bl	11a84 <malloc@plt>
   13d6c:	str	r0, [r8]
   13d70:	cmp	r0, #0
   13d74:	bne	13d58 <table_set@@Base+0x440>
   13d78:	mvn	r0, #0
   13d7c:	b	139f8 <table_set@@Base+0xe0>
   13d80:	ldr	r3, [r0, #4]
   13d84:	cmp	r3, #13
   13d88:	mvnne	r0, #0
   13d8c:	bne	139f8 <table_set@@Base+0xe0>
   13d90:	ldr	r0, [r8]
   13d94:	cmp	r0, #0
   13d98:	beq	13da8 <table_set@@Base+0x490>
   13d9c:	ldr	r3, [r7]
   13da0:	str	r3, [r0]
   13da4:	b	139e0 <table_set@@Base+0xc8>
   13da8:	mov	r0, #4
   13dac:	bl	11a84 <malloc@plt>
   13db0:	str	r0, [r8]
   13db4:	cmp	r0, #0
   13db8:	bne	13d9c <table_set@@Base+0x484>
   13dbc:	mvn	r0, #0
   13dc0:	b	139f8 <table_set@@Base+0xe0>
   13dc4:	ldr	r3, [r0, #4]
   13dc8:	cmp	r3, #14
   13dcc:	mvnne	r0, #0
   13dd0:	bne	139f8 <table_set@@Base+0xe0>
   13dd4:	ldr	r0, [r8]
   13dd8:	cmp	r0, #0
   13ddc:	beq	13df4 <table_set@@Base+0x4dc>
   13de0:	ldr	r2, [r7]
   13de4:	ldr	r3, [r7, #4]
   13de8:	str	r2, [r0]
   13dec:	str	r3, [r0, #4]
   13df0:	b	139e0 <table_set@@Base+0xc8>
   13df4:	mov	r0, #8
   13df8:	bl	11a84 <malloc@plt>
   13dfc:	str	r0, [r8]
   13e00:	cmp	r0, #0
   13e04:	bne	13de0 <table_set@@Base+0x4c8>
   13e08:	mvn	r0, #0
   13e0c:	b	139f8 <table_set@@Base+0xe0>
   13e10:	ldr	r3, [r0, #4]
   13e14:	cmp	r3, #15
   13e18:	mvnne	r0, #0
   13e1c:	bne	139f8 <table_set@@Base+0xe0>
   13e20:	ldr	r0, [r8]
   13e24:	cmp	r0, #0
   13e28:	beq	13e40 <table_set@@Base+0x528>
   13e2c:	ldr	r2, [r7]
   13e30:	ldr	r3, [r7, #4]
   13e34:	str	r2, [r0]
   13e38:	str	r3, [r0, #4]
   13e3c:	b	139e0 <table_set@@Base+0xc8>
   13e40:	mov	r0, #8
   13e44:	bl	11a84 <malloc@plt>
   13e48:	str	r0, [r8]
   13e4c:	cmp	r0, #0
   13e50:	bne	13e2c <table_set@@Base+0x514>
   13e54:	mvn	r0, #0
   13e58:	b	139f8 <table_set@@Base+0xe0>
   13e5c:	ldr	r3, [r0, #4]
   13e60:	cmp	r3, #16
   13e64:	mvnne	r0, #0
   13e68:	bne	139f8 <table_set@@Base+0xe0>
   13e6c:	ldr	r0, [r8]
   13e70:	cmp	r0, #0
   13e74:	beq	13e84 <table_set@@Base+0x56c>
   13e78:	ldr	r3, [r7]
   13e7c:	str	r3, [r0]
   13e80:	b	139e0 <table_set@@Base+0xc8>
   13e84:	mov	r0, #4
   13e88:	bl	11a84 <malloc@plt>
   13e8c:	str	r0, [r8]
   13e90:	cmp	r0, #0
   13e94:	bne	13e78 <table_set@@Base+0x560>
   13e98:	mvn	r0, #0
   13e9c:	b	139f8 <table_set@@Base+0xe0>
   13ea0:	ldr	r3, [r0, #4]
   13ea4:	cmp	r3, #17
   13ea8:	mvnne	r0, #0
   13eac:	bne	139f8 <table_set@@Base+0xe0>
   13eb0:	ldr	r0, [r8]
   13eb4:	cmp	r0, #0
   13eb8:	beq	13ed0 <table_set@@Base+0x5b8>
   13ebc:	ldr	r2, [r7]
   13ec0:	ldr	r3, [r7, #4]
   13ec4:	str	r2, [r0]
   13ec8:	str	r3, [r0, #4]
   13ecc:	b	139e0 <table_set@@Base+0xc8>
   13ed0:	mov	r0, #8
   13ed4:	bl	11a84 <malloc@plt>
   13ed8:	str	r0, [r8]
   13edc:	cmp	r0, #0
   13ee0:	bne	13ebc <table_set@@Base+0x5a4>
   13ee4:	mvn	r0, #0
   13ee8:	b	139f8 <table_set@@Base+0xe0>
   13eec:	ldr	r3, [r0, #4]
   13ef0:	cmp	r3, #18
   13ef4:	mvnne	r0, #0
   13ef8:	bne	139f8 <table_set@@Base+0xe0>
   13efc:	ldr	r0, [r8]
   13f00:	cmp	r0, #0
   13f04:	beq	13f1c <table_set@@Base+0x604>
   13f08:	ldr	r2, [r7]
   13f0c:	ldr	r3, [r7, #4]
   13f10:	str	r2, [r0]
   13f14:	str	r3, [r0, #4]
   13f18:	b	139e0 <table_set@@Base+0xc8>
   13f1c:	mov	r0, #8
   13f20:	bl	11a84 <malloc@plt>
   13f24:	str	r0, [r8]
   13f28:	cmp	r0, #0
   13f2c:	bne	13f08 <table_set@@Base+0x5f0>
   13f30:	mvn	r0, #0
   13f34:	b	139f8 <table_set@@Base+0xe0>
   13f38:	ldr	r3, [r0, #4]
   13f3c:	cmp	r3, #21
   13f40:	mvnne	r0, #0
   13f44:	bne	139f8 <table_set@@Base+0xe0>
   13f48:	mov	r0, r7
   13f4c:	bl	11aa8 <strlen@plt>
   13f50:	add	r1, r0, #1
   13f54:	ldr	r0, [r8]
   13f58:	bl	11a6c <realloc@plt>
   13f5c:	str	r0, [r8]
   13f60:	cmp	r0, #0
   13f64:	beq	14084 <table_set@@Base+0x76c>
   13f68:	mov	r1, r7
   13f6c:	bl	11a78 <strcpy@plt>
   13f70:	b	139e0 <table_set@@Base+0xc8>
   13f74:	ldr	r3, [r0, #4]
   13f78:	cmp	r3, #19
   13f7c:	mvnne	r0, #0
   13f80:	bne	139f8 <table_set@@Base+0xe0>
   13f84:	ldr	r0, [r8]
   13f88:	cmp	r0, #0
   13f8c:	beq	13f9c <table_set@@Base+0x684>
   13f90:	ldrb	r3, [r7]
   13f94:	strb	r3, [r0]
   13f98:	b	139e0 <table_set@@Base+0xc8>
   13f9c:	mov	r0, #1
   13fa0:	bl	11a84 <malloc@plt>
   13fa4:	str	r0, [r8]
   13fa8:	cmp	r0, #0
   13fac:	bne	13f90 <table_set@@Base+0x678>
   13fb0:	mvn	r0, #0
   13fb4:	b	139f8 <table_set@@Base+0xe0>
   13fb8:	ldr	r3, [r0, #4]
   13fbc:	cmp	r3, #20
   13fc0:	mvnne	r0, #0
   13fc4:	bne	139f8 <table_set@@Base+0xe0>
   13fc8:	ldr	r0, [r8]
   13fcc:	cmp	r0, #0
   13fd0:	beq	13fe0 <table_set@@Base+0x6c8>
   13fd4:	ldrb	r3, [r7]
   13fd8:	strb	r3, [r0]
   13fdc:	b	139e0 <table_set@@Base+0xc8>
   13fe0:	mov	r0, #1
   13fe4:	bl	11a84 <malloc@plt>
   13fe8:	str	r0, [r8]
   13fec:	cmp	r0, #0
   13ff0:	bne	13fd4 <table_set@@Base+0x6bc>
   13ff4:	mvn	r0, #0
   13ff8:	b	139f8 <table_set@@Base+0xe0>
   13ffc:	ldr	r3, [r0, #4]
   14000:	cmp	r3, #23
   14004:	mvnne	r0, #0
   14008:	bne	139f8 <table_set@@Base+0xe0>
   1400c:	str	r7, [r8]
   14010:	b	139e0 <table_set@@Base+0xc8>
   14014:	mvn	r0, #0
   14018:	b	139f8 <table_set@@Base+0xe0>
   1401c:	mvn	r0, #0
   14020:	b	139f8 <table_set@@Base+0xe0>
   14024:	mvn	r0, #0
   14028:	b	139f8 <table_set@@Base+0xe0>
   1402c:	mvn	r0, #0
   14030:	b	139f8 <table_set@@Base+0xe0>
   14034:	mvn	r0, #0
   14038:	b	139f8 <table_set@@Base+0xe0>
   1403c:	mvn	r0, #0
   14040:	b	139f8 <table_set@@Base+0xe0>
   14044:	mvn	r0, #0
   14048:	b	139f8 <table_set@@Base+0xe0>
   1404c:	mvn	r0, #0
   14050:	b	139f8 <table_set@@Base+0xe0>
   14054:	mvn	r0, #0
   14058:	b	139f8 <table_set@@Base+0xe0>
   1405c:	mvn	r0, #0
   14060:	b	139f8 <table_set@@Base+0xe0>
   14064:	mvn	r0, #0
   14068:	b	139f8 <table_set@@Base+0xe0>
   1406c:	mvn	r0, #0
   14070:	b	139f8 <table_set@@Base+0xe0>
   14074:	mvn	r0, #0
   14078:	b	139f8 <table_set@@Base+0xe0>
   1407c:	mvn	r0, #0
   14080:	b	139f8 <table_set@@Base+0xe0>
   14084:	mvn	r0, #0
   14088:	b	139f8 <table_set@@Base+0xe0>

0001408c <table_set_bool@@Base>:
   1408c:	push	{lr}		; (str lr, [sp, #-4]!)
   14090:	sub	sp, sp, #20
   14094:	strb	r3, [sp, #15]
   14098:	mov	r3, #22
   1409c:	str	r3, [sp]
   140a0:	add	r3, sp, #15
   140a4:	bl	13918 <table_set@@Base>
   140a8:	add	sp, sp, #20
   140ac:	pop	{pc}		; (ldr pc, [sp], #4)

000140b0 <table_set_int@@Base>:
   140b0:	push	{lr}		; (str lr, [sp, #-4]!)
   140b4:	sub	sp, sp, #20
   140b8:	str	r3, [sp, #12]
   140bc:	mov	r3, #0
   140c0:	str	r3, [sp]
   140c4:	add	r3, sp, #12
   140c8:	bl	13918 <table_set@@Base>
   140cc:	add	sp, sp, #20
   140d0:	pop	{pc}		; (ldr pc, [sp], #4)

000140d4 <table_set_uint@@Base>:
   140d4:	push	{lr}		; (str lr, [sp, #-4]!)
   140d8:	sub	sp, sp, #20
   140dc:	str	r3, [sp, #12]
   140e0:	mov	r3, #1
   140e4:	str	r3, [sp]
   140e8:	add	r3, sp, #12
   140ec:	bl	13918 <table_set@@Base>
   140f0:	add	sp, sp, #20
   140f4:	pop	{pc}		; (ldr pc, [sp], #4)

000140f8 <table_set_int8@@Base>:
   140f8:	push	{lr}		; (str lr, [sp, #-4]!)
   140fc:	sub	sp, sp, #20
   14100:	strb	r3, [sp, #15]
   14104:	mov	r3, #2
   14108:	str	r3, [sp]
   1410c:	add	r3, sp, #15
   14110:	bl	13918 <table_set@@Base>
   14114:	add	sp, sp, #20
   14118:	pop	{pc}		; (ldr pc, [sp], #4)

0001411c <table_set_uint8@@Base>:
   1411c:	push	{lr}		; (str lr, [sp, #-4]!)
   14120:	sub	sp, sp, #20
   14124:	strb	r3, [sp, #15]
   14128:	mov	r3, #3
   1412c:	str	r3, [sp]
   14130:	add	r3, sp, #15
   14134:	bl	13918 <table_set@@Base>
   14138:	add	sp, sp, #20
   1413c:	pop	{pc}		; (ldr pc, [sp], #4)

00014140 <table_set_int16@@Base>:
   14140:	push	{lr}		; (str lr, [sp, #-4]!)
   14144:	sub	sp, sp, #20
   14148:	strh	r3, [sp, #14]
   1414c:	mov	r3, #4
   14150:	str	r3, [sp]
   14154:	add	r3, sp, #14
   14158:	bl	13918 <table_set@@Base>
   1415c:	add	sp, sp, #20
   14160:	pop	{pc}		; (ldr pc, [sp], #4)

00014164 <table_set_uint16@@Base>:
   14164:	push	{lr}		; (str lr, [sp, #-4]!)
   14168:	sub	sp, sp, #20
   1416c:	strh	r3, [sp, #14]
   14170:	mov	r3, #5
   14174:	str	r3, [sp]
   14178:	add	r3, sp, #14
   1417c:	bl	13918 <table_set@@Base>
   14180:	add	sp, sp, #20
   14184:	pop	{pc}		; (ldr pc, [sp], #4)

00014188 <table_set_int32@@Base>:
   14188:	push	{lr}		; (str lr, [sp, #-4]!)
   1418c:	sub	sp, sp, #20
   14190:	str	r3, [sp, #12]
   14194:	mov	r3, #6
   14198:	str	r3, [sp]
   1419c:	add	r3, sp, #12
   141a0:	bl	13918 <table_set@@Base>
   141a4:	add	sp, sp, #20
   141a8:	pop	{pc}		; (ldr pc, [sp], #4)

000141ac <table_set_uint32@@Base>:
   141ac:	push	{lr}		; (str lr, [sp, #-4]!)
   141b0:	sub	sp, sp, #20
   141b4:	str	r3, [sp, #12]
   141b8:	mov	r3, #7
   141bc:	str	r3, [sp]
   141c0:	add	r3, sp, #12
   141c4:	bl	13918 <table_set@@Base>
   141c8:	add	sp, sp, #20
   141cc:	pop	{pc}		; (ldr pc, [sp], #4)

000141d0 <table_set_int64@@Base>:
   141d0:	push	{lr}		; (str lr, [sp, #-4]!)
   141d4:	sub	sp, sp, #12
   141d8:	mov	r3, #8
   141dc:	str	r3, [sp]
   141e0:	add	r3, sp, #16
   141e4:	bl	13918 <table_set@@Base>
   141e8:	add	sp, sp, #12
   141ec:	pop	{pc}		; (ldr pc, [sp], #4)

000141f0 <table_set_uint64@@Base>:
   141f0:	push	{lr}		; (str lr, [sp, #-4]!)
   141f4:	sub	sp, sp, #12
   141f8:	mov	r3, #9
   141fc:	str	r3, [sp]
   14200:	add	r3, sp, #16
   14204:	bl	13918 <table_set@@Base>
   14208:	add	sp, sp, #12
   1420c:	pop	{pc}		; (ldr pc, [sp], #4)

00014210 <table_set_short@@Base>:
   14210:	push	{lr}		; (str lr, [sp, #-4]!)
   14214:	sub	sp, sp, #20
   14218:	strh	r3, [sp, #14]
   1421c:	mov	r3, #10
   14220:	str	r3, [sp]
   14224:	add	r3, sp, #14
   14228:	bl	13918 <table_set@@Base>
   1422c:	add	sp, sp, #20
   14230:	pop	{pc}		; (ldr pc, [sp], #4)

00014234 <table_set_ushort@@Base>:
   14234:	push	{lr}		; (str lr, [sp, #-4]!)
   14238:	sub	sp, sp, #20
   1423c:	strh	r3, [sp, #14]
   14240:	mov	r3, #11
   14244:	str	r3, [sp]
   14248:	add	r3, sp, #14
   1424c:	bl	13918 <table_set@@Base>
   14250:	add	sp, sp, #20
   14254:	pop	{pc}		; (ldr pc, [sp], #4)

00014258 <table_set_long@@Base>:
   14258:	push	{lr}		; (str lr, [sp, #-4]!)
   1425c:	sub	sp, sp, #20
   14260:	str	r3, [sp, #12]
   14264:	mov	r3, #12
   14268:	str	r3, [sp]
   1426c:	add	r3, sp, r3
   14270:	bl	13918 <table_set@@Base>
   14274:	add	sp, sp, #20
   14278:	pop	{pc}		; (ldr pc, [sp], #4)

0001427c <table_set_ulong@@Base>:
   1427c:	push	{lr}		; (str lr, [sp, #-4]!)
   14280:	sub	sp, sp, #20
   14284:	str	r3, [sp, #12]
   14288:	mov	r3, #13
   1428c:	str	r3, [sp]
   14290:	add	r3, sp, #12
   14294:	bl	13918 <table_set@@Base>
   14298:	add	sp, sp, #20
   1429c:	pop	{pc}		; (ldr pc, [sp], #4)

000142a0 <table_set_llong@@Base>:
   142a0:	push	{lr}		; (str lr, [sp, #-4]!)
   142a4:	sub	sp, sp, #12
   142a8:	mov	r3, #14
   142ac:	str	r3, [sp]
   142b0:	add	r3, sp, #16
   142b4:	bl	13918 <table_set@@Base>
   142b8:	add	sp, sp, #12
   142bc:	pop	{pc}		; (ldr pc, [sp], #4)

000142c0 <table_set_ullong@@Base>:
   142c0:	push	{lr}		; (str lr, [sp, #-4]!)
   142c4:	sub	sp, sp, #12
   142c8:	mov	r3, #15
   142cc:	str	r3, [sp]
   142d0:	add	r3, sp, #16
   142d4:	bl	13918 <table_set@@Base>
   142d8:	add	sp, sp, #12
   142dc:	pop	{pc}		; (ldr pc, [sp], #4)

000142e0 <table_set_float@@Base>:
   142e0:	push	{lr}		; (str lr, [sp, #-4]!)
   142e4:	sub	sp, sp, #20
   142e8:	vstr	s0, [sp, #12]
   142ec:	mov	r3, #16
   142f0:	str	r3, [sp]
   142f4:	add	r3, sp, #12
   142f8:	bl	13918 <table_set@@Base>
   142fc:	add	sp, sp, #20
   14300:	pop	{pc}		; (ldr pc, [sp], #4)

00014304 <table_set_double@@Base>:
   14304:	push	{lr}		; (str lr, [sp, #-4]!)
   14308:	sub	sp, sp, #20
   1430c:	vstr	d0, [sp, #8]
   14310:	mov	r3, #17
   14314:	str	r3, [sp]
   14318:	add	r3, sp, #8
   1431c:	bl	13918 <table_set@@Base>
   14320:	add	sp, sp, #20
   14324:	pop	{pc}		; (ldr pc, [sp], #4)

00014328 <table_set_ldouble@@Base>:
   14328:	push	{lr}		; (str lr, [sp, #-4]!)
   1432c:	sub	sp, sp, #20
   14330:	vstr	d0, [sp, #8]
   14334:	mov	r3, #18
   14338:	str	r3, [sp]
   1433c:	add	r3, sp, #8
   14340:	bl	13918 <table_set@@Base>
   14344:	add	sp, sp, #20
   14348:	pop	{pc}		; (ldr pc, [sp], #4)

0001434c <table_set_string@@Base>:
   1434c:	push	{lr}		; (str lr, [sp, #-4]!)
   14350:	sub	sp, sp, #12
   14354:	mov	ip, #21
   14358:	str	ip, [sp]
   1435c:	bl	13918 <table_set@@Base>
   14360:	add	sp, sp, #12
   14364:	pop	{pc}		; (ldr pc, [sp], #4)

00014368 <table_set_char@@Base>:
   14368:	push	{lr}		; (str lr, [sp, #-4]!)
   1436c:	sub	sp, sp, #20
   14370:	strb	r3, [sp, #15]
   14374:	mov	r3, #19
   14378:	str	r3, [sp]
   1437c:	add	r3, sp, #15
   14380:	bl	13918 <table_set@@Base>
   14384:	add	sp, sp, #20
   14388:	pop	{pc}		; (ldr pc, [sp], #4)

0001438c <table_set_uchar@@Base>:
   1438c:	push	{lr}		; (str lr, [sp, #-4]!)
   14390:	sub	sp, sp, #20
   14394:	strb	r3, [sp, #15]
   14398:	mov	r3, #20
   1439c:	str	r3, [sp]
   143a0:	add	r3, sp, #15
   143a4:	bl	13918 <table_set@@Base>
   143a8:	add	sp, sp, #20
   143ac:	pop	{pc}		; (ldr pc, [sp], #4)

000143b0 <table_set_ptr@@Base>:
   143b0:	push	{lr}		; (str lr, [sp, #-4]!)
   143b4:	sub	sp, sp, #12
   143b8:	mov	ip, #23
   143bc:	str	ip, [sp]
   143c0:	bl	13918 <table_set@@Base>
   143c4:	add	sp, sp, #12
   143c8:	pop	{pc}		; (ldr pc, [sp], #4)

000143cc <table_cell_to_buffer@@Base>:
   143cc:	strd	r4, [sp, #-20]!	; 0xffffffec
   143d0:	strd	r6, [sp, #8]
   143d4:	str	lr, [sp, #16]
   143d8:	sub	sp, sp, #12
   143dc:	mov	r6, r0
   143e0:	mov	r7, r1
   143e4:	mov	r4, r2
   143e8:	mov	r5, r3
   143ec:	mov	r1, r2
   143f0:	bl	12780 <table_get_column_data_type@@Base>
   143f4:	cmp	r0, #23
   143f8:	ldrls	pc, [pc, r0, lsl #2]
   143fc:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14400:	andeq	r4, r1, r0, ror #8
   14404:	andeq	r4, r1, r0, lsr #9
   14408:	andeq	r4, r1, ip, asr #9
   1440c:	strdeq	r4, [r1], -r8
   14410:	andeq	r4, r1, r4, lsr #10
   14414:	andeq	r4, r1, r0, asr r5
   14418:	andeq	r4, r1, ip, ror r5
   1441c:	andeq	r4, r1, r8, lsr #11
   14420:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14424:	andeq	r4, r1, r0, lsl #12
   14428:	andeq	r4, r1, ip, lsr #12
   1442c:	andeq	r4, r1, r8, asr r6
   14430:	andeq	r4, r1, r4, lsl #13
   14434:			; <UNDEFINED> instruction: 0x000146b0
   14438:	ldrdeq	r4, [r1], -ip
   1443c:	andeq	r4, r1, r8, lsl #14
   14440:	andeq	r4, r1, r0, ror #14
   14444:	muleq	r1, r0, r7
   14448:			; <UNDEFINED> instruction: 0x000147bc
   1444c:	andeq	r4, r1, r4, lsl r8
   14450:	andeq	r4, r1, r0, asr #16
   14454:	andeq	r4, r1, r4, lsr r7
   14458:	andeq	r4, r1, r8, ror #15
   1445c:	andeq	r4, r1, ip, ror #16
   14460:	mov	r2, r4
   14464:	mov	r1, r7
   14468:	mov	r0, r6
   1446c:	bl	133e8 <table_get_int@@Base>
   14470:	mov	r3, r0
   14474:	movw	r2, #20668	; 0x50bc
   14478:	movt	r2, #1
   1447c:	ldr	r1, [sp, #32]
   14480:	mov	r0, r5
   14484:	bl	11ab4 <snprintf@plt>
   14488:	mov	r0, #0
   1448c:	add	sp, sp, #12
   14490:	ldrd	r4, [sp]
   14494:	ldrd	r6, [sp, #8]
   14498:	add	sp, sp, #16
   1449c:	pop	{pc}		; (ldr pc, [sp], #4)
   144a0:	mov	r2, r4
   144a4:	mov	r1, r7
   144a8:	mov	r0, r6
   144ac:	bl	13404 <table_get_uint@@Base>
   144b0:	mov	r3, r0
   144b4:	movw	r2, #20672	; 0x50c0
   144b8:	movt	r2, #1
   144bc:	ldr	r1, [sp, #32]
   144c0:	mov	r0, r5
   144c4:	bl	11ab4 <snprintf@plt>
   144c8:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   144cc:	mov	r2, r4
   144d0:	mov	r1, r7
   144d4:	mov	r0, r6
   144d8:	bl	13420 <table_get_int8@@Base>
   144dc:	mov	r3, r0
   144e0:	movw	r2, #20668	; 0x50bc
   144e4:	movt	r2, #1
   144e8:	ldr	r1, [sp, #32]
   144ec:	mov	r0, r5
   144f0:	bl	11ab4 <snprintf@plt>
   144f4:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   144f8:	mov	r2, r4
   144fc:	mov	r1, r7
   14500:	mov	r0, r6
   14504:	bl	1343c <table_get_uint8@@Base>
   14508:	mov	r3, r0
   1450c:	movw	r2, #20672	; 0x50c0
   14510:	movt	r2, #1
   14514:	ldr	r1, [sp, #32]
   14518:	mov	r0, r5
   1451c:	bl	11ab4 <snprintf@plt>
   14520:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14524:	mov	r2, r4
   14528:	mov	r1, r7
   1452c:	mov	r0, r6
   14530:	bl	13458 <table_get_int16@@Base>
   14534:	mov	r3, r0
   14538:	movw	r2, #20668	; 0x50bc
   1453c:	movt	r2, #1
   14540:	ldr	r1, [sp, #32]
   14544:	mov	r0, r5
   14548:	bl	11ab4 <snprintf@plt>
   1454c:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14550:	mov	r2, r4
   14554:	mov	r1, r7
   14558:	mov	r0, r6
   1455c:	bl	13474 <table_get_uint16@@Base>
   14560:	mov	r3, r0
   14564:	movw	r2, #20672	; 0x50c0
   14568:	movt	r2, #1
   1456c:	ldr	r1, [sp, #32]
   14570:	mov	r0, r5
   14574:	bl	11ab4 <snprintf@plt>
   14578:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   1457c:	mov	r2, r4
   14580:	mov	r1, r7
   14584:	mov	r0, r6
   14588:	bl	13490 <table_get_int32@@Base>
   1458c:	mov	r3, r0
   14590:	movw	r2, #20668	; 0x50bc
   14594:	movt	r2, #1
   14598:	ldr	r1, [sp, #32]
   1459c:	mov	r0, r5
   145a0:	bl	11ab4 <snprintf@plt>
   145a4:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   145a8:	mov	r2, r4
   145ac:	mov	r1, r7
   145b0:	mov	r0, r6
   145b4:	bl	134ac <table_get_uint32@@Base>
   145b8:	mov	r3, r0
   145bc:	movw	r2, #20672	; 0x50c0
   145c0:	movt	r2, #1
   145c4:	ldr	r1, [sp, #32]
   145c8:	mov	r0, r5
   145cc:	bl	11ab4 <snprintf@plt>
   145d0:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   145d4:	mov	r2, r4
   145d8:	mov	r1, r7
   145dc:	mov	r0, r6
   145e0:	bl	134c8 <table_get_int64@@Base>
   145e4:	strd	r0, [sp]
   145e8:	movw	r2, #20676	; 0x50c4
   145ec:	movt	r2, #1
   145f0:	ldr	r1, [sp, #32]
   145f4:	mov	r0, r5
   145f8:	bl	11ab4 <snprintf@plt>
   145fc:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14600:	mov	r2, r4
   14604:	mov	r1, r7
   14608:	mov	r0, r6
   1460c:	bl	134e4 <table_get_uint64@@Base>
   14610:	strd	r0, [sp]
   14614:	movw	r2, #20684	; 0x50cc
   14618:	movt	r2, #1
   1461c:	ldr	r1, [sp, #32]
   14620:	mov	r0, r5
   14624:	bl	11ab4 <snprintf@plt>
   14628:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   1462c:	mov	r2, r4
   14630:	mov	r1, r7
   14634:	mov	r0, r6
   14638:	bl	13500 <table_get_short@@Base>
   1463c:	mov	r3, r0
   14640:	movw	r2, #20692	; 0x50d4
   14644:	movt	r2, #1
   14648:	ldr	r1, [sp, #32]
   1464c:	mov	r0, r5
   14650:	bl	11ab4 <snprintf@plt>
   14654:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14658:	mov	r2, r4
   1465c:	mov	r1, r7
   14660:	mov	r0, r6
   14664:	bl	1351c <table_get_ushort@@Base>
   14668:	mov	r3, r0
   1466c:	movw	r2, #20696	; 0x50d8
   14670:	movt	r2, #1
   14674:	ldr	r1, [sp, #32]
   14678:	mov	r0, r5
   1467c:	bl	11ab4 <snprintf@plt>
   14680:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14684:	mov	r2, r4
   14688:	mov	r1, r7
   1468c:	mov	r0, r6
   14690:	bl	13538 <table_get_long@@Base>
   14694:	mov	r3, r0
   14698:	movw	r2, #20700	; 0x50dc
   1469c:	movt	r2, #1
   146a0:	ldr	r1, [sp, #32]
   146a4:	mov	r0, r5
   146a8:	bl	11ab4 <snprintf@plt>
   146ac:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   146b0:	mov	r2, r4
   146b4:	mov	r1, r7
   146b8:	mov	r0, r6
   146bc:	bl	13554 <table_get_ulong@@Base>
   146c0:	mov	r3, r0
   146c4:	movw	r2, #20704	; 0x50e0
   146c8:	movt	r2, #1
   146cc:	ldr	r1, [sp, #32]
   146d0:	mov	r0, r5
   146d4:	bl	11ab4 <snprintf@plt>
   146d8:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   146dc:	mov	r2, r4
   146e0:	mov	r1, r7
   146e4:	mov	r0, r6
   146e8:	bl	13570 <table_get_llong@@Base>
   146ec:	strd	r0, [sp]
   146f0:	movw	r2, #20676	; 0x50c4
   146f4:	movt	r2, #1
   146f8:	ldr	r1, [sp, #32]
   146fc:	mov	r0, r5
   14700:	bl	11ab4 <snprintf@plt>
   14704:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14708:	mov	r2, r4
   1470c:	mov	r1, r7
   14710:	mov	r0, r6
   14714:	bl	1358c <table_get_ullong@@Base>
   14718:	strd	r0, [sp]
   1471c:	movw	r2, #20684	; 0x50cc
   14720:	movt	r2, #1
   14724:	ldr	r1, [sp, #32]
   14728:	mov	r0, r5
   1472c:	bl	11ab4 <snprintf@plt>
   14730:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14734:	mov	r2, r4
   14738:	mov	r1, r7
   1473c:	mov	r0, r6
   14740:	bl	13634 <table_get_string@@Base>
   14744:	mov	r3, r0
   14748:	movw	r2, #20708	; 0x50e4
   1474c:	movt	r2, #1
   14750:	ldr	r1, [sp, #32]
   14754:	mov	r0, r5
   14758:	bl	11ab4 <snprintf@plt>
   1475c:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14760:	mov	r2, r4
   14764:	mov	r1, r7
   14768:	mov	r0, r6
   1476c:	bl	135a8 <table_get_float@@Base>
   14770:	vcvt.f64.f32	d0, s0
   14774:	vstr	d0, [sp]
   14778:	movw	r2, #20712	; 0x50e8
   1477c:	movt	r2, #1
   14780:	ldr	r1, [sp, #32]
   14784:	mov	r0, r5
   14788:	bl	11ab4 <snprintf@plt>
   1478c:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14790:	mov	r2, r4
   14794:	mov	r1, r7
   14798:	mov	r0, r6
   1479c:	bl	135c4 <table_get_double@@Base>
   147a0:	vstr	d0, [sp]
   147a4:	movw	r2, #20716	; 0x50ec
   147a8:	movt	r2, #1
   147ac:	ldr	r1, [sp, #32]
   147b0:	mov	r0, r5
   147b4:	bl	11ab4 <snprintf@plt>
   147b8:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   147bc:	mov	r2, r4
   147c0:	mov	r1, r7
   147c4:	mov	r0, r6
   147c8:	bl	135e0 <table_get_ldouble@@Base>
   147cc:	vstr	d0, [sp]
   147d0:	movw	r2, #20720	; 0x50f0
   147d4:	movt	r2, #1
   147d8:	ldr	r1, [sp, #32]
   147dc:	mov	r0, r5
   147e0:	bl	11ab4 <snprintf@plt>
   147e4:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   147e8:	mov	r2, r4
   147ec:	mov	r1, r7
   147f0:	mov	r0, r6
   147f4:	bl	133cc <table_get_bool@@Base>
   147f8:	mov	r3, r0
   147fc:	movw	r2, #20668	; 0x50bc
   14800:	movt	r2, #1
   14804:	ldr	r1, [sp, #32]
   14808:	mov	r0, r5
   1480c:	bl	11ab4 <snprintf@plt>
   14810:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14814:	mov	r2, r4
   14818:	mov	r1, r7
   1481c:	mov	r0, r6
   14820:	bl	135fc <table_get_char@@Base>
   14824:	mov	r3, r0
   14828:	movw	r2, #20724	; 0x50f4
   1482c:	movt	r2, #1
   14830:	ldr	r1, [sp, #32]
   14834:	mov	r0, r5
   14838:	bl	11ab4 <snprintf@plt>
   1483c:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   14840:	mov	r2, r4
   14844:	mov	r1, r7
   14848:	mov	r0, r6
   1484c:	bl	13618 <table_get_uchar@@Base>
   14850:	mov	r3, r0
   14854:	movw	r2, #20724	; 0x50f4
   14858:	movt	r2, #1
   1485c:	ldr	r1, [sp, #32]
   14860:	mov	r0, r5
   14864:	bl	11ab4 <snprintf@plt>
   14868:	b	14488 <table_cell_to_buffer@@Base+0xbc>
   1486c:	mov	r2, r4
   14870:	mov	r1, r7
   14874:	mov	r0, r6
   14878:	bl	1364c <table_get_ptr@@Base>
   1487c:	mov	r3, r0
   14880:	movw	r2, #20728	; 0x50f8
   14884:	movt	r2, #1
   14888:	ldr	r1, [sp, #32]
   1488c:	mov	r0, r5
   14890:	bl	11ab4 <snprintf@plt>
   14894:	b	14488 <table_cell_to_buffer@@Base+0xbc>

00014898 <table_cell_from_buffer@@Base>:
   14898:	strd	r4, [sp, #-20]!	; 0xffffffec
   1489c:	strd	r6, [sp, #8]
   148a0:	str	lr, [sp, #16]
   148a4:	sub	sp, sp, #268	; 0x10c
   148a8:	mov	r6, r0
   148ac:	mov	r7, r1
   148b0:	mov	r4, r2
   148b4:	mov	r5, r3
   148b8:	mov	r1, r2
   148bc:	bl	12780 <table_get_column_data_type@@Base>
   148c0:	cmp	r0, #23
   148c4:	ldrls	pc, [pc, r0, lsl #2]
   148c8:	b	14f18 <table_cell_from_buffer@@Base+0x680>
   148cc:	andeq	r4, r1, ip, lsr #18
   148d0:	andeq	r4, r1, r0, lsl #19
   148d4:			; <UNDEFINED> instruction: 0x000149bc
   148d8:	strdeq	r4, [r1], -r8
   148dc:	andeq	r4, r1, r4, lsr sl
   148e0:	andeq	r4, r1, r0, ror sl
   148e4:	andeq	r4, r1, ip, lsr #21
   148e8:	andeq	r4, r1, r8, ror #21
   148ec:	andeq	r4, r1, r4, lsr #22
   148f0:	andeq	r4, r1, r4, ror #22
   148f4:	andeq	r4, r1, r4, lsr #23
   148f8:	andeq	r4, r1, r0, ror #23
   148fc:	andeq	r4, r1, ip, lsl ip
   14900:	andeq	r4, r1, r8, asr ip
   14904:	muleq	r1, r4, ip
   14908:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1490c:	andeq	r4, r1, r0, asr sp
   14910:	andeq	r4, r1, ip, lsl #27
   14914:	andeq	r4, r1, r8, asr #27
   14918:	andeq	r4, r1, r4, ror #28
   1491c:	andeq	r4, r1, r0, lsr #29
   14920:	andeq	r4, r1, r4, lsl sp
   14924:	andeq	r4, r1, r4, lsl #28
   14928:	ldrdeq	r4, [r1], -ip
   1492c:	add	r2, sp, #8
   14930:	movw	r1, #20668	; 0x50bc
   14934:	movt	r1, #1
   14938:	mov	r0, r5
   1493c:	bl	11ac0 <__isoc99_sscanf@plt>
   14940:	cmp	r0, #1
   14944:	mvnne	r5, #0
   14948:	beq	14964 <table_cell_from_buffer@@Base+0xcc>
   1494c:	mov	r0, r5
   14950:	add	sp, sp, #268	; 0x10c
   14954:	ldrd	r4, [sp]
   14958:	ldrd	r6, [sp, #8]
   1495c:	add	sp, sp, #16
   14960:	pop	{pc}		; (ldr pc, [sp], #4)
   14964:	ldr	r3, [sp, #8]
   14968:	mov	r2, r4
   1496c:	mov	r1, r7
   14970:	mov	r0, r6
   14974:	bl	140b0 <table_set_int@@Base>
   14978:	mov	r5, #0
   1497c:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14980:	add	r2, sp, #8
   14984:	movw	r1, #20672	; 0x50c0
   14988:	movt	r1, #1
   1498c:	mov	r0, r5
   14990:	bl	11ac0 <__isoc99_sscanf@plt>
   14994:	cmp	r0, #1
   14998:	mvnne	r5, #0
   1499c:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   149a0:	ldr	r3, [sp, #8]
   149a4:	mov	r2, r4
   149a8:	mov	r1, r7
   149ac:	mov	r0, r6
   149b0:	bl	140d4 <table_set_uint@@Base>
   149b4:	mov	r5, #0
   149b8:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   149bc:	add	r2, sp, #8
   149c0:	movw	r1, #20732	; 0x50fc
   149c4:	movt	r1, #1
   149c8:	mov	r0, r5
   149cc:	bl	11ac0 <__isoc99_sscanf@plt>
   149d0:	cmp	r0, #1
   149d4:	mvnne	r5, #0
   149d8:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   149dc:	ldrsb	r3, [sp, #8]
   149e0:	mov	r2, r4
   149e4:	mov	r1, r7
   149e8:	mov	r0, r6
   149ec:	bl	140f8 <table_set_int8@@Base>
   149f0:	mov	r5, #0
   149f4:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   149f8:	add	r2, sp, #8
   149fc:	movw	r1, #20740	; 0x5104
   14a00:	movt	r1, #1
   14a04:	mov	r0, r5
   14a08:	bl	11ac0 <__isoc99_sscanf@plt>
   14a0c:	cmp	r0, #1
   14a10:	mvnne	r5, #0
   14a14:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14a18:	ldrb	r3, [sp, #8]
   14a1c:	mov	r2, r4
   14a20:	mov	r1, r7
   14a24:	mov	r0, r6
   14a28:	bl	1411c <table_set_uint8@@Base>
   14a2c:	mov	r5, #0
   14a30:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14a34:	add	r2, sp, #8
   14a38:	movw	r1, #20692	; 0x50d4
   14a3c:	movt	r1, #1
   14a40:	mov	r0, r5
   14a44:	bl	11ac0 <__isoc99_sscanf@plt>
   14a48:	cmp	r0, #1
   14a4c:	mvnne	r5, #0
   14a50:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14a54:	ldrsh	r3, [sp, #8]
   14a58:	mov	r2, r4
   14a5c:	mov	r1, r7
   14a60:	mov	r0, r6
   14a64:	bl	14140 <table_set_int16@@Base>
   14a68:	mov	r5, #0
   14a6c:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14a70:	add	r2, sp, #8
   14a74:	movw	r1, #20696	; 0x50d8
   14a78:	movt	r1, #1
   14a7c:	mov	r0, r5
   14a80:	bl	11ac0 <__isoc99_sscanf@plt>
   14a84:	cmp	r0, #1
   14a88:	mvnne	r5, #0
   14a8c:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14a90:	ldrh	r3, [sp, #8]
   14a94:	mov	r2, r4
   14a98:	mov	r1, r7
   14a9c:	mov	r0, r6
   14aa0:	bl	14164 <table_set_uint16@@Base>
   14aa4:	mov	r5, #0
   14aa8:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14aac:	add	r2, sp, #8
   14ab0:	movw	r1, #20668	; 0x50bc
   14ab4:	movt	r1, #1
   14ab8:	mov	r0, r5
   14abc:	bl	11ac0 <__isoc99_sscanf@plt>
   14ac0:	cmp	r0, #1
   14ac4:	mvnne	r5, #0
   14ac8:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14acc:	ldr	r3, [sp, #8]
   14ad0:	mov	r2, r4
   14ad4:	mov	r1, r7
   14ad8:	mov	r0, r6
   14adc:	bl	14188 <table_set_int32@@Base>
   14ae0:	mov	r5, #0
   14ae4:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14ae8:	add	r2, sp, #8
   14aec:	movw	r1, #20672	; 0x50c0
   14af0:	movt	r1, #1
   14af4:	mov	r0, r5
   14af8:	bl	11ac0 <__isoc99_sscanf@plt>
   14afc:	cmp	r0, #1
   14b00:	mvnne	r5, #0
   14b04:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14b08:	ldr	r3, [sp, #8]
   14b0c:	mov	r2, r4
   14b10:	mov	r1, r7
   14b14:	mov	r0, r6
   14b18:	bl	141ac <table_set_uint32@@Base>
   14b1c:	mov	r5, #0
   14b20:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14b24:	add	r2, sp, #8
   14b28:	movw	r1, #20676	; 0x50c4
   14b2c:	movt	r1, #1
   14b30:	mov	r0, r5
   14b34:	bl	11ac0 <__isoc99_sscanf@plt>
   14b38:	cmp	r0, #1
   14b3c:	mvnne	r5, #0
   14b40:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14b44:	ldrd	r2, [sp, #8]
   14b48:	strd	r2, [sp]
   14b4c:	mov	r2, r4
   14b50:	mov	r1, r7
   14b54:	mov	r0, r6
   14b58:	bl	141d0 <table_set_int64@@Base>
   14b5c:	mov	r5, #0
   14b60:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14b64:	add	r2, sp, #8
   14b68:	movw	r1, #20684	; 0x50cc
   14b6c:	movt	r1, #1
   14b70:	mov	r0, r5
   14b74:	bl	11ac0 <__isoc99_sscanf@plt>
   14b78:	cmp	r0, #1
   14b7c:	mvnne	r5, #0
   14b80:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14b84:	ldrd	r2, [sp, #8]
   14b88:	strd	r2, [sp]
   14b8c:	mov	r2, r4
   14b90:	mov	r1, r7
   14b94:	mov	r0, r6
   14b98:	bl	141f0 <table_set_uint64@@Base>
   14b9c:	mov	r5, #0
   14ba0:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14ba4:	add	r2, sp, #8
   14ba8:	movw	r1, #20692	; 0x50d4
   14bac:	movt	r1, #1
   14bb0:	mov	r0, r5
   14bb4:	bl	11ac0 <__isoc99_sscanf@plt>
   14bb8:	cmp	r0, #1
   14bbc:	mvnne	r5, #0
   14bc0:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14bc4:	ldrsh	r3, [sp, #8]
   14bc8:	mov	r2, r4
   14bcc:	mov	r1, r7
   14bd0:	mov	r0, r6
   14bd4:	bl	14210 <table_set_short@@Base>
   14bd8:	mov	r5, #0
   14bdc:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14be0:	add	r2, sp, #8
   14be4:	movw	r1, #20696	; 0x50d8
   14be8:	movt	r1, #1
   14bec:	mov	r0, r5
   14bf0:	bl	11ac0 <__isoc99_sscanf@plt>
   14bf4:	cmp	r0, #1
   14bf8:	mvnne	r5, #0
   14bfc:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14c00:	ldrh	r3, [sp, #8]
   14c04:	mov	r2, r4
   14c08:	mov	r1, r7
   14c0c:	mov	r0, r6
   14c10:	bl	14234 <table_set_ushort@@Base>
   14c14:	mov	r5, #0
   14c18:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14c1c:	add	r2, sp, #8
   14c20:	movw	r1, #20700	; 0x50dc
   14c24:	movt	r1, #1
   14c28:	mov	r0, r5
   14c2c:	bl	11ac0 <__isoc99_sscanf@plt>
   14c30:	cmp	r0, #1
   14c34:	mvnne	r5, #0
   14c38:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14c3c:	ldr	r3, [sp, #8]
   14c40:	mov	r2, r4
   14c44:	mov	r1, r7
   14c48:	mov	r0, r6
   14c4c:	bl	14258 <table_set_long@@Base>
   14c50:	mov	r5, #0
   14c54:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14c58:	add	r2, sp, #8
   14c5c:	movw	r1, #20704	; 0x50e0
   14c60:	movt	r1, #1
   14c64:	mov	r0, r5
   14c68:	bl	11ac0 <__isoc99_sscanf@plt>
   14c6c:	cmp	r0, #1
   14c70:	mvnne	r5, #0
   14c74:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14c78:	ldr	r3, [sp, #8]
   14c7c:	mov	r2, r4
   14c80:	mov	r1, r7
   14c84:	mov	r0, r6
   14c88:	bl	1427c <table_set_ulong@@Base>
   14c8c:	mov	r5, #0
   14c90:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14c94:	add	r2, sp, #8
   14c98:	movw	r1, #20676	; 0x50c4
   14c9c:	movt	r1, #1
   14ca0:	mov	r0, r5
   14ca4:	bl	11ac0 <__isoc99_sscanf@plt>
   14ca8:	cmp	r0, #1
   14cac:	mvnne	r5, #0
   14cb0:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14cb4:	ldrd	r2, [sp, #8]
   14cb8:	strd	r2, [sp]
   14cbc:	mov	r2, r4
   14cc0:	mov	r1, r7
   14cc4:	mov	r0, r6
   14cc8:	bl	142a0 <table_set_llong@@Base>
   14ccc:	mov	r5, #0
   14cd0:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14cd4:	add	r2, sp, #8
   14cd8:	movw	r1, #20684	; 0x50cc
   14cdc:	movt	r1, #1
   14ce0:	mov	r0, r5
   14ce4:	bl	11ac0 <__isoc99_sscanf@plt>
   14ce8:	cmp	r0, #1
   14cec:	mvnne	r5, #0
   14cf0:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14cf4:	ldrd	r2, [sp, #8]
   14cf8:	strd	r2, [sp]
   14cfc:	mov	r2, r4
   14d00:	mov	r1, r7
   14d04:	mov	r0, r6
   14d08:	bl	142c0 <table_set_ullong@@Base>
   14d0c:	mov	r5, #0
   14d10:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14d14:	add	r2, sp, #8
   14d18:	movw	r1, #20708	; 0x50e4
   14d1c:	movt	r1, #1
   14d20:	mov	r0, r5
   14d24:	bl	11ac0 <__isoc99_sscanf@plt>
   14d28:	cmp	r0, #1
   14d2c:	mvnne	r5, #0
   14d30:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14d34:	add	r3, sp, #8
   14d38:	mov	r2, r4
   14d3c:	mov	r1, r7
   14d40:	mov	r0, r6
   14d44:	bl	1434c <table_set_string@@Base>
   14d48:	mov	r5, #0
   14d4c:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14d50:	add	r2, sp, #8
   14d54:	movw	r1, #20712	; 0x50e8
   14d58:	movt	r1, #1
   14d5c:	mov	r0, r5
   14d60:	bl	11ac0 <__isoc99_sscanf@plt>
   14d64:	cmp	r0, #1
   14d68:	mvnne	r5, #0
   14d6c:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14d70:	vldr	s0, [sp, #8]
   14d74:	mov	r2, r4
   14d78:	mov	r1, r7
   14d7c:	mov	r0, r6
   14d80:	bl	142e0 <table_set_float@@Base>
   14d84:	mov	r5, #0
   14d88:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14d8c:	add	r2, sp, #8
   14d90:	movw	r1, #20716	; 0x50ec
   14d94:	movt	r1, #1
   14d98:	mov	r0, r5
   14d9c:	bl	11ac0 <__isoc99_sscanf@plt>
   14da0:	cmp	r0, #1
   14da4:	mvnne	r5, #0
   14da8:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14dac:	vldr	d0, [sp, #8]
   14db0:	mov	r2, r4
   14db4:	mov	r1, r7
   14db8:	mov	r0, r6
   14dbc:	bl	14304 <table_set_double@@Base>
   14dc0:	mov	r5, #0
   14dc4:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14dc8:	add	r2, sp, #8
   14dcc:	movw	r1, #20720	; 0x50f0
   14dd0:	movt	r1, #1
   14dd4:	mov	r0, r5
   14dd8:	bl	11ac0 <__isoc99_sscanf@plt>
   14ddc:	cmp	r0, #1
   14de0:	mvnne	r5, #0
   14de4:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14de8:	vldr	d0, [sp, #8]
   14dec:	mov	r2, r4
   14df0:	mov	r1, r7
   14df4:	mov	r0, r6
   14df8:	bl	14328 <table_set_ldouble@@Base>
   14dfc:	mov	r5, #0
   14e00:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14e04:	add	r2, sp, #8
   14e08:	movw	r1, #20668	; 0x50bc
   14e0c:	movt	r1, #1
   14e10:	mov	r0, r5
   14e14:	bl	11ac0 <__isoc99_sscanf@plt>
   14e18:	cmp	r0, #1
   14e1c:	mvnne	r5, #0
   14e20:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14e24:	ldr	r5, [sp, #8]
   14e28:	cmp	r5, #0
   14e2c:	beq	14e4c <table_cell_from_buffer@@Base+0x5b4>
   14e30:	mov	r3, #1
   14e34:	mov	r2, r4
   14e38:	mov	r1, r7
   14e3c:	mov	r0, r6
   14e40:	bl	1408c <table_set_bool@@Base>
   14e44:	mov	r5, #0
   14e48:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14e4c:	mov	r3, #0
   14e50:	mov	r2, r4
   14e54:	mov	r1, r7
   14e58:	mov	r0, r6
   14e5c:	bl	1408c <table_set_bool@@Base>
   14e60:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14e64:	add	r2, sp, #8
   14e68:	movw	r1, #20724	; 0x50f4
   14e6c:	movt	r1, #1
   14e70:	mov	r0, r5
   14e74:	bl	11ac0 <__isoc99_sscanf@plt>
   14e78:	cmp	r0, #1
   14e7c:	mvnne	r5, #0
   14e80:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14e84:	ldrb	r3, [sp, #8]
   14e88:	mov	r2, r4
   14e8c:	mov	r1, r7
   14e90:	mov	r0, r6
   14e94:	bl	14368 <table_set_char@@Base>
   14e98:	mov	r5, #0
   14e9c:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14ea0:	add	r2, sp, #8
   14ea4:	movw	r1, #20724	; 0x50f4
   14ea8:	movt	r1, #1
   14eac:	mov	r0, r5
   14eb0:	bl	11ac0 <__isoc99_sscanf@plt>
   14eb4:	cmp	r0, #1
   14eb8:	mvnne	r5, #0
   14ebc:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14ec0:	ldrb	r3, [sp, #8]
   14ec4:	mov	r2, r4
   14ec8:	mov	r1, r7
   14ecc:	mov	r0, r6
   14ed0:	bl	1438c <table_set_uchar@@Base>
   14ed4:	mov	r5, #0
   14ed8:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14edc:	add	r2, sp, #8
   14ee0:	movw	r1, #20728	; 0x50f8
   14ee4:	movt	r1, #1
   14ee8:	mov	r0, r5
   14eec:	bl	11ac0 <__isoc99_sscanf@plt>
   14ef0:	cmp	r0, #1
   14ef4:	mvnne	r5, #0
   14ef8:	bne	1494c <table_cell_from_buffer@@Base+0xb4>
   14efc:	ldr	r3, [sp, #8]
   14f00:	mov	r2, r4
   14f04:	mov	r1, r7
   14f08:	mov	r0, r6
   14f0c:	bl	143b0 <table_set_ptr@@Base>
   14f10:	mov	r5, #0
   14f14:	b	1494c <table_cell_from_buffer@@Base+0xb4>
   14f18:	mov	r5, #0
   14f1c:	b	1494c <table_cell_from_buffer@@Base+0xb4>

00014f20 <table_get_cell_ptr@@Base>:
   14f20:	str	r4, [sp, #-8]!
   14f24:	str	lr, [sp, #4]
   14f28:	mov	r4, r2
   14f2c:	bl	138fc <table_get_row_ptr@@Base>
   14f30:	ldr	r0, [r0]
   14f34:	add	r0, r0, r4, lsl #2
   14f38:	ldr	r4, [sp]
   14f3c:	add	sp, sp, #4
   14f40:	pop	{pc}		; (ldr pc, [sp], #4)

00014f44 <table_cell_init@@Base>:
   14f44:	str	r4, [sp, #-8]!
   14f48:	str	lr, [sp, #4]
   14f4c:	bl	14f20 <table_get_cell_ptr@@Base>
   14f50:	mov	r3, #0
   14f54:	str	r3, [r0]
   14f58:	ldr	r4, [sp]
   14f5c:	add	sp, sp, #4
   14f60:	pop	{pc}		; (ldr pc, [sp], #4)

00014f64 <table_cell_destroy@@Base>:
   14f64:	strd	r4, [sp, #-16]!
   14f68:	str	r6, [sp, #8]
   14f6c:	str	lr, [sp, #12]
   14f70:	mov	r5, r0
   14f74:	mov	r6, r1
   14f78:	mov	r4, r2
   14f7c:	mov	r1, r2
   14f80:	bl	12780 <table_get_column_data_type@@Base>
   14f84:	cmp	r0, #23
   14f88:	bne	14f9c <table_cell_destroy@@Base+0x38>
   14f8c:	ldrd	r4, [sp]
   14f90:	ldr	r6, [sp, #8]
   14f94:	add	sp, sp, #12
   14f98:	pop	{pc}		; (ldr pc, [sp], #4)
   14f9c:	mov	r2, r4
   14fa0:	mov	r1, r6
   14fa4:	mov	r0, r5
   14fa8:	bl	14f20 <table_get_cell_ptr@@Base>
   14fac:	ldr	r0, [r0]
   14fb0:	cmp	r0, #0
   14fb4:	beq	14f8c <table_cell_destroy@@Base+0x28>
   14fb8:	bl	11a60 <free@plt>
   14fbc:	b	14f8c <table_cell_destroy@@Base+0x28>

00014fc0 <table_cell_nullify@@Base>:
   14fc0:	str	r4, [sp, #-8]!
   14fc4:	str	lr, [sp, #4]
   14fc8:	bl	14f20 <table_get_cell_ptr@@Base>
   14fcc:	mov	r4, r0
   14fd0:	ldr	r0, [r0]
   14fd4:	cmp	r0, #0
   14fd8:	beq	14fe8 <table_cell_nullify@@Base+0x28>
   14fdc:	bl	11a60 <free@plt>
   14fe0:	mov	r3, #0
   14fe4:	str	r3, [r4]
   14fe8:	mov	r0, #0
   14fec:	ldr	r4, [sp]
   14ff0:	add	sp, sp, #4
   14ff4:	pop	{pc}		; (ldr pc, [sp], #4)

00014ff8 <__libc_csu_init@@Base>:
   14ff8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14ffc:	mov	r7, r0
   15000:	ldr	r6, [pc, #72]	; 15050 <__libc_csu_init@@Base+0x58>
   15004:	ldr	r5, [pc, #72]	; 15054 <__libc_csu_init@@Base+0x5c>
   15008:	add	r6, pc, r6
   1500c:	add	r5, pc, r5
   15010:	sub	r6, r6, r5
   15014:	mov	r8, r1
   15018:	mov	r9, r2
   1501c:	bl	11a28 <strcmp@plt-0x20>
   15020:	asrs	r6, r6, #2
   15024:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15028:	mov	r4, #0
   1502c:	add	r4, r4, #1
   15030:	ldr	r3, [r5], #4
   15034:	mov	r2, r9
   15038:	mov	r1, r8
   1503c:	mov	r0, r7
   15040:	blx	r3
   15044:	cmp	r6, r4
   15048:	bne	1502c <__libc_csu_init@@Base+0x34>
   1504c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15050:	andeq	r0, r1, r4, lsl #30
   15054:	strdeq	r0, [r1], -ip

00015058 <__libc_csu_fini@@Base>:
   15058:	bx	lr

Disassembly of section .fini:

0001505c <.fini>:
   1505c:	push	{r3, lr}
   15060:	pop	{r3, pc}
