
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002574                       # Number of seconds simulated
sim_ticks                                  2573544000                       # Number of ticks simulated
final_tick                                 2573544000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 387407                       # Simulator instruction rate (inst/s)
host_op_rate                                   682191                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1757214108                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680712                       # Number of bytes of host memory used
host_seconds                                     1.46                       # Real time elapsed on the host
sim_insts                                      567373                       # Number of instructions simulated
sim_ops                                        999102                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            53888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           190144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              244032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53888                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               842                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2971                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3813                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            20939218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            73884107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               94823325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       20939218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          20939218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           20939218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           73884107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              94823325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3813                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3813                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  244032                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   244032                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                355                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                349                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                326                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                205                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                289                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               323                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               296                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2573439000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3813                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3813                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          765                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     318.326797                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    192.698493                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    315.660436                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           267     34.90%     34.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          179     23.40%     58.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           69      9.02%     67.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           51      6.67%     73.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           26      3.40%     77.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           71      9.28%     86.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           17      2.22%     88.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           20      2.61%     91.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           65      8.50%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           765                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      55421500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                126915250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19065000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14534.88                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33284.88                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         94.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      94.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.74                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.74                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3046                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.88                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      674911.88                       # Average gap between requests
system.mem_ctrl.pageHitRate                     79.88                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3234420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1715340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 15979320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          98957040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              48374190                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2516640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        459943830                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         40404000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         325498560                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               996623340                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             387.257009                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2460492250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2063000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       41884000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    1347040750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    105205000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       68699500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1008651750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2241960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1187835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11245500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          66381120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              31997520                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4749600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        303206370                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         30583200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         420249180                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               871842285                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             338.770950                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2490960000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       9058250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       28104000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1746436500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     79631750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       45364500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    664949000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      249423                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       76154                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            70                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            26                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      752043                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            88                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2573544000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2573544                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      567373                       # Number of instructions committed
system.cpu.committedOps                        999102                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                995811                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   3447                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        1354                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        74244                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       995811                       # number of integer instructions
system.cpu.num_fp_insts                          3447                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2058680                       # number of times the integer registers were read
system.cpu.num_int_register_writes             844600                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 5525                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2660                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads               415476                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              386790                       # number of times the CC registers were written
system.cpu.num_mem_refs                        325568                       # number of memory refs
system.cpu.num_load_insts                      249414                       # Number of load instructions
system.cpu.num_store_insts                      76154                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    2573544                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                             77407                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1287      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                    668743     66.93%     67.06% # Class of executed instruction
system.cpu.op_class::IntMult                      146      0.01%     67.08% # Class of executed instruction
system.cpu.op_class::IntDiv                      1131      0.11%     67.19% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2227      0.22%     67.41% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::MemRead                   248632     24.89%     92.30% # Class of executed instruction
system.cpu.op_class::MemWrite                   75770      7.58%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 782      0.08%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                384      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     999102                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2257                       # number of replacements
system.cpu.dcache.tags.tagsinuse           949.553833                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              322296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3281                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.231027                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         628142000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   949.553833                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.927299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.927299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          910                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            654435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           654435                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       247288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          247288                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        75008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          75008                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        322296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           322296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       322296                       # number of overall hits
system.cpu.dcache.overall_hits::total          322296                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2135                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1146                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3281                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3281                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3281                       # number of overall misses
system.cpu.dcache.overall_misses::total          3281                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    213026000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    213026000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    120202000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    120202000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    333228000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    333228000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    333228000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    333228000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       249423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       249423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       325577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       325577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       325577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       325577                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008560                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015048                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.010077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010077                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 99777.985948                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 99777.985948                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 104888.307155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104888.307155                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 101562.938129                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101562.938129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 101562.938129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101562.938129                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          639                       # number of writebacks
system.cpu.dcache.writebacks::total               639                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2135                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1146                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3281                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3281                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3281                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    208756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    208756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    117910000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    117910000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    326666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    326666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    326666000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    326666000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010077                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010077                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010077                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010077                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 97777.985948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97777.985948                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 102888.307155                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102888.307155                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 99562.938129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99562.938129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 99562.938129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99562.938129                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               396                       # number of replacements
system.cpu.icache.tags.tagsinuse           437.264540                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              751173                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            863.417241                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   437.264540                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.854032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.854032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1504956                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1504956                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       751173                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751173                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        751173                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751173                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       751173                       # number of overall hits
system.cpu.icache.overall_hits::total          751173                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          870                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           870                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          870                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            870                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          870                       # number of overall misses
system.cpu.icache.overall_misses::total           870                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     93417000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93417000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     93417000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93417000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     93417000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93417000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       752043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       752043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       752043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       752043                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       752043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       752043                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001157                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001157                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001157                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001157                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001157                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001157                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 107375.862069                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107375.862069                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 107375.862069                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107375.862069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 107375.862069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107375.862069                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          870                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     91677000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91677000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     91677000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91677000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     91677000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91677000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001157                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001157                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001157                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001157                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001157                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001157                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 105375.862069                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105375.862069                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 105375.862069                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105375.862069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 105375.862069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105375.862069                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           6804                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3005                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           639                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2014                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1146                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1146                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3005                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2136                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8819                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10955                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        55680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       250880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   306560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4151                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000723                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.026877                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4148     99.93%     99.93% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.07%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4151                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              8082000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2610000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             9843000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             3002.909484                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2989                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3813                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.783897                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   630.405473                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2372.504011                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.009619                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.036202                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.045821                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3813                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3644                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.058182                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                58229                       # Number of tag accesses
system.l2cache.tags.data_accesses               58229                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          639                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          639                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            49                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               49                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          261                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          289                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               28                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              310                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 338                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              28                       # number of overall hits
system.l2cache.overall_hits::cpu.data             310                       # number of overall hits
system.l2cache.overall_hits::total                338                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1097                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1097                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          842                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1874                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2716                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            842                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2971                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3813                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           842                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2971                       # number of overall misses
system.l2cache.overall_misses::total             3813                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    113443000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    113443000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     88474000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    196867000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    285341000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     88474000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    310310000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    398784000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     88474000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    310310000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    398784000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          639                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          639                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1146                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1146                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          870                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2135                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3005                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          870                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         3281                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4151                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          870                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         3281                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4151                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.957243                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.957243                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.967816                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.877752                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.903827                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.967816                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.905517                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.918574                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.967816                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.905517                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.918574                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 103412.032817                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 103412.032817                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 105076.009501                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 105051.760939                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 105059.278351                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 105076.009501                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 104446.314372                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 104585.365854                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 105076.009501                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 104446.314372                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 104585.365854                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1097                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1097                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          842                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1874                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2716                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          842                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2971                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3813                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          842                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2971                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3813                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     91503000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     91503000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     71634000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    159387000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    231021000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     71634000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    250890000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    322524000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     71634000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    250890000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    322524000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.957243                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.957243                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.967816                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.877752                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.903827                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.967816                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.905517                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.918574                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.967816                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.905517                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.918574                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 83412.032817                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83412.032817                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 85076.009501                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85051.760939                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85059.278351                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 85076.009501                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 84446.314372                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84585.365854                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 85076.009501                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 84446.314372                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84585.365854                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2573544000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2716                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1097                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2716                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3813                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3813000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           20210750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
