// Seed: 4179020896
macromodule module_0 (
    input supply0 id_0,
    input wor id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output wand  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  wire  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_12 = 32'd86
) (
    input tri0 id_0,
    input wand id_1,
    output supply0 id_2,
    input wire id_3,
    output wor id_4,
    input tri1 id_5#(
        .id_10 (-1'd0),
        .id_11 (1),
        ._id_12(1 + 1)
    ),
    output supply0 id_6
    , id_13,
    output uwire id_7,
    output wire id_8
);
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_6 = -1;
  assign id_13[id_12==-1] = id_13;
endmodule
