$comment
	File created using the following command:
		vcd file full_addr.msim.vcd -direction
$end
$date
	Thu Jun 04 13:42:09 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module full_addr_vlg_vec_tst $end
$var reg 1 ! A_1 $end
$var reg 1 " B_2 $end
$var reg 1 # CIN_3 $end
$var wire 1 $ CO_7 $end
$var wire 1 % SUM_10 $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - CO_7~output_o $end
$var wire 1 . SUM_10~output_o $end
$var wire 1 / B_2~input_o $end
$var wire 1 0 A_1~input_o $end
$var wire 1 1 CIN_3~input_o $end
$var wire 1 2 inst2~0_combout $end
$var wire 1 3 inst1|inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
x%
x&
0'
1(
x)
1*
1+
1,
x-
x.
0/
00
01
x2
x3
$end
#3736
02
#3794
03
#7890
0.
0%
#9220
0-
0$
#80000
1!
0&
#80749
10
#84256
13
#88594
1.
1%
#110000
1"
1&
#110749
1/
#114269
12
#114312
03
#118408
0.
0%
#120273
1-
1$
#150000
1#
0&
#150749
11
#153896
13
#158234
1.
1%
#170000
0!
1&
#170858
00
#174617
03
#178713
0.
0%
#220000
0"
0&
#220858
0/
#224632
02
#224642
13
#228980
1.
1%
#230116
0-
0$
#270000
0#
1&
#270858
01
#274222
03
#278318
0.
0%
#1000000
