{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731999878869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731999878870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 15:04:38 2024 " "Processing started: Tue Nov 19 15:04:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731999878870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731999878870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off THR2023063114 -c THR2023063114 " "Command: quartus_map --read_settings_files=on --write_settings_files=off THR2023063114 -c THR2023063114" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731999878870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731999879247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequence_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequence_generator-Behavioral " "Found design unit 1: sequence_generator-Behavioral" {  } { { "sequence_generator.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/sequence_generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731999879681 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequence_generator " "Found entity 1: sequence_generator" {  } { { "sequence_generator.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/sequence_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731999879681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731999879681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_generator_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sequence_generator_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_generator_test " "Found entity 1: sequence_generator_test" {  } { { "sequence_generator_test.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/sequence_generator_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731999879683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731999879683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowfreqclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lowfreqclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LowFreqClk-bhv " "Found design unit 1: LowFreqClk-bhv" {  } { { "LowFreqClk.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/LowFreqClk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731999879685 ""} { "Info" "ISGN_ENTITY_NAME" "1 LowFreqClk " "Found entity 1: LowFreqClk" {  } { { "LowFreqClk.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/LowFreqClk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731999879685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731999879685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thr2023063114.bdf 1 1 " "Found 1 design units, including 1 entities, in source file thr2023063114.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 THR2023063114 " "Found entity 1: THR2023063114" {  } { { "THR2023063114.bdf" "" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/THR2023063114.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731999879686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731999879686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "THR2023063114 " "Elaborating entity \"THR2023063114\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731999879715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_generator sequence_generator:inst1 " "Elaborating entity \"sequence_generator\" for hierarchy \"sequence_generator:inst1\"" {  } { { "THR2023063114.bdf" "inst1" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/THR2023063114.bdf" { { 296 680 816 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731999879733 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sequence sequence_generator.vhd(14) " "VHDL Signal Declaration warning at sequence_generator.vhd(14): used explicit default value for signal \"sequence\" because signal was never assigned a value" {  } { { "sequence_generator.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/sequence_generator.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1731999879733 "|sequence_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowFreqClk LowFreqClk:inst " "Elaborating entity \"LowFreqClk\" for hierarchy \"LowFreqClk:inst\"" {  } { { "THR2023063114.bdf" "inst" { Schematic "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/THR2023063114.bdf" { { 296 296 472 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731999879734 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LowFreqClk:inst\|Count\[31\] Low " "Register LowFreqClk:inst\|Count\[31\] will power up to Low" {  } { { "LowFreqClk.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/LowFreqClk.vhd" 15 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1731999880251 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LowFreqClk:inst\|Count\[0\] Low " "Register LowFreqClk:inst\|Count\[0\] will power up to Low" {  } { { "LowFreqClk.vhd" "" { Text "D:/College_Work/Numerical_and_Electrical_Experiment/THR2023063114/E8/LowFreqClk.vhd" 15 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1731999880251 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1731999880251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731999880365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731999880638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731999880638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731999880668 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731999880668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731999880668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731999880668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731999880684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 15:04:40 2024 " "Processing ended: Tue Nov 19 15:04:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731999880684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731999880684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731999880684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731999880684 ""}
