<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>
defines: 
time_elapsed: 2.060s
ram usage: 43992 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmppyvyu9fc/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:21</a>: Compile module &#34;work@check&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:7</a>: Compile module &#34;work@count_ones_v&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:62</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:38</a>: Compile module &#34;work@stimulus&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:62</a>: Top level module &#34;work@main&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-67" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:67</a>: Cannot find a module definition for &#34;work@main::count_ones&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
+ cat /tmpfs/tmp/tmppyvyu9fc/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_count_ones_v
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmppyvyu9fc/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmppyvyu9fc/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@check, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:21, parent:work@main
   |vpiDefName:work@check
   |vpiFullName:work@check
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:23
       |vpiFullName:work@check
       |vpiStmt:
       \_assignment: , line:24
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (ena), line:24
           |vpiName:ena
           |vpiFullName:work@check.ena
         |vpiRhs:
         \_constant: , line:24
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:25
         |#10
       |vpiStmt:
       \_assignment: , line:26
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (ena), line:26
           |vpiName:ena
           |vpiFullName:work@check.ena
         |vpiRhs:
         \_constant: , line:26
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
   |vpiProcess:
   \_always: , line:28
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:28
       |vpiCondition:
       \_ref_obj: (a), line:28
         |vpiName:a
         |vpiFullName:work@check.a
       |vpiStmt:
       \_begin: , line:28
         |vpiFullName:work@check
         |vpiStmt:
         \_delay_control: , line:29
           |#1
           |vpiStmt:
           \_if_else: , line:29
             |vpiCondition:
             \_operation: , line:29
               |vpiOpType:14
               |vpiOperand:
               \_ref_obj: (ena), line:29
                 |vpiName:ena
                 |vpiFullName:work@check.ena
               |vpiOperand:
               \_constant: , line:29
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
             |vpiStmt:
             \_begin: , line:29
               |vpiFullName:work@check
             |vpiElseStmt:
             \_if_stmt: , line:30
               |vpiCondition:
               \_operation: , line:30
                 |vpiOpType:17
                 |vpiOperand:
                 \_ref_obj: (o_vhdl), line:30
                   |vpiName:o_vhdl
                   |vpiFullName:work@check.o_vhdl
                 |vpiOperand:
                 \_ref_obj: (o_verilog), line:30
                   |vpiName:o_verilog
                   |vpiFullName:work@check.o_verilog
               |vpiStmt:
               \_begin: , line:30
                 |vpiFullName:work@check
                 |vpiStmt:
                 \_sys_func_call: ($display), line:31
                   |vpiName:$display
                   |vpiArgument:
                   \_constant: , line:31
                     |vpiConstType:6
                     |vpiDecompile:&#34;ERROR!&#34;
                     |vpiSize:8
                     |STRING:&#34;ERROR!&#34;
                 |vpiStmt:
                 \_sys_func_call: ($display), line:32
                   |vpiName:$display
                   |vpiArgument:
                   \_constant: , line:32
                     |vpiConstType:6
                     |vpiDecompile:&#34;VERILOG: &#34;
                     |vpiSize:11
                     |STRING:&#34;VERILOG: &#34;
                   |vpiArgument:
                   \_ref_obj: (o_verilog), line:32
                     |vpiName:o_verilog
                 |vpiStmt:
                 \_sys_func_call: ($display), line:33
                   |vpiName:$display
                   |vpiArgument:
                   \_constant: , line:33
                     |vpiConstType:6
                     |vpiDecompile:&#34;VHDL: &#34;
                     |vpiSize:8
                     |STRING:&#34;VHDL: &#34;
                   |vpiArgument:
                   \_ref_obj: (o_vhdl), line:33
                     |vpiName:o_vhdl
   |vpiPort:
   \_port: (a), line:21
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:21
         |vpiName:a
         |vpiFullName:work@check.a
   |vpiPort:
   \_port: (o_vhdl), line:21
     |vpiName:o_vhdl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (o_vhdl), line:21
         |vpiName:o_vhdl
         |vpiFullName:work@check.o_vhdl
   |vpiPort:
   \_port: (o_verilog), line:21
     |vpiName:o_verilog
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (o_verilog), line:21
         |vpiName:o_verilog
         |vpiFullName:work@check.o_verilog
   |vpiNet:
   \_logic_net: (a), line:21
   |vpiNet:
   \_logic_net: (o_vhdl), line:21
   |vpiNet:
   \_logic_net: (o_verilog), line:21
   |vpiNet:
   \_logic_net: (ena), line:22
     |vpiName:ena
     |vpiFullName:work@check.ena
     |vpiNetType:48
 |uhdmallModules:
 \_module: work@count_ones_v, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:7, parent:work@main
   |vpiDefName:work@count_ones_v
   |vpiFullName:work@count_ones_v
   |vpiProcess:
   \_always: , line:10
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:10
       |vpiCondition:
       \_ref_obj: (vec), line:10
         |vpiName:vec
         |vpiFullName:work@count_ones_v.vec
       |vpiStmt:
       \_begin: , line:10
         |vpiFullName:work@count_ones_v
         |vpiStmt:
         \_assignment: , line:11
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (result), line:11
             |vpiName:result
             |vpiFullName:work@count_ones_v.result
           |vpiRhs:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_for_stmt: , line:12
           |vpiFullName:work@count_ones_v
           |vpiCondition:
           \_operation: , line:12
             |vpiOpType:19
             |vpiOperand:
             \_ref_obj: (i), line:12
               |vpiName:i
               |vpiFullName:work@count_ones_v.i
             |vpiOperand:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiForInitStmt:
           \_assign_stmt: 
             |vpiRhs:
             \_unsupported_expr: , line:5
               |STRING:`timescale 1ns/1ps

             |vpiLhs:
             \_logic_var: (@@BAD_SYMBOL@@), line:12
               |vpiName:@@BAD_SYMBOL@@
               |vpiFullName:work@count_ones_v.@@BAD_SYMBOL@@
           |vpiForIncStmt:
           \_operation: , line:12
             |vpiOpType:82
             |vpiOperand:
             \_ref_obj: (i), line:12
               |vpiName:i
           |vpiStmt:
           \_begin: , line:12
             |vpiFullName:work@count_ones_v
             |vpiStmt:
             \_if_stmt: , line:13
               |vpiCondition:
               \_operation: , line:13
                 |vpiOpType:14
                 |vpiOperand:
                 \_bit_select: (vec), line:13
                   |vpiName:vec
                   |vpiFullName:work@count_ones_v.vec
                   |vpiIndex:
                   \_ref_obj: (i), line:13
                     |vpiName:i
                 |vpiOperand:
                 \_constant: , line:13
                   |vpiConstType:3
                   |vpiDecompile:&#39;b1
                   |vpiSize:1
                   |BIN:1
               |vpiStmt:
               \_begin: , line:13
                 |vpiFullName:work@count_ones_v
                 |vpiStmt:
                 \_assignment: , line:14
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (result), line:14
                     |vpiName:result
                     |vpiFullName:work@count_ones_v.result
                   |vpiRhs:
                   \_operation: , line:14
                     |vpiOpType:24
                     |vpiOperand:
                     \_ref_obj: (result), line:14
                       |vpiName:result
                       |vpiFullName:work@count_ones_v.result
                     |vpiOperand:
                     \_constant: , line:14
                       |vpiConstType:7
                       |vpiDecompile:1
                       |vpiSize:32
                       |INT:1
         |vpiStmt:
         \_assignment: , line:17
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (count), line:17
             |vpiName:count
             |vpiFullName:work@count_ones_v.count
           |vpiRhs:
           \_ref_obj: (result), line:17
             |vpiName:result
             |vpiFullName:work@count_ones_v.result
   |vpiPort:
   \_port: (vec), line:7
     |vpiName:vec
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vec), line:7
         |vpiName:vec
         |vpiFullName:work@count_ones_v.vec
   |vpiPort:
   \_port: (count), line:7
     |vpiName:count
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (count), line:7
         |vpiName:count
         |vpiFullName:work@count_ones_v.count
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (vec), line:7
   |vpiNet:
   \_logic_net: (count), line:7
   |vpiNet:
   \_logic_net: (i), line:8
     |vpiName:i
     |vpiFullName:work@count_ones_v.i
   |vpiNet:
   \_logic_net: (result), line:9
     |vpiName:result
     |vpiFullName:work@count_ones_v.result
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:62, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:71
       |vpiFullName:work@main
       |vpiStmt:
       \_delay_control: , line:72
         |#120000
       |vpiStmt:
       \_sys_func_call: ($display), line:73
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:73
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (a), line:63
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (o_vhdl), line:64
     |vpiName:o_vhdl
     |vpiFullName:work@main.o_vhdl
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (o_verilog), line:64
     |vpiName:o_verilog
     |vpiFullName:work@main.o_verilog
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@stimulus, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:38, parent:work@main
   |vpiDefName:work@stimulus
   |vpiFullName:work@stimulus
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:41
       |vpiFullName:work@stimulus
       |vpiStmt:
       \_for_stmt: , line:42
         |vpiFullName:work@stimulus
         |vpiCondition:
         \_operation: , line:42
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:42
             |vpiName:i
             |vpiFullName:work@stimulus.i
           |vpiOperand:
           \_ref_obj: (S), line:42
             |vpiName:S
             |vpiFullName:work@stimulus.S
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_unsupported_expr: , line:5
             |STRING:`timescale 1ns/1ps

           |vpiLhs:
           \_logic_var: (@@BAD_SYMBOL@@), line:42
             |vpiName:@@BAD_SYMBOL@@
             |vpiFullName:work@stimulus.@@BAD_SYMBOL@@
         |vpiForIncStmt:
         \_operation: , line:42
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (i), line:42
             |vpiName:i
         |vpiStmt:
         \_begin: , line:42
           |vpiFullName:work@stimulus
           |vpiStmt:
           \_delay_control: , line:43
             |#5
           |vpiStmt:
           \_for_stmt: , line:44
             |vpiFullName:work@stimulus
             |vpiCondition:
             \_operation: , line:44
               |vpiOpType:20
               |vpiOperand:
               \_ref_obj: (k), line:44
                 |vpiName:k
                 |vpiFullName:work@stimulus.k
               |vpiOperand:
               \_constant: , line:44
                 |vpiConstType:7
                 |vpiDecompile:16
                 |vpiSize:32
                 |INT:16
             |vpiForInitStmt:
             \_assign_stmt: 
               |vpiRhs:
               \_unsupported_expr: , line:5
                 |STRING:`timescale 1ns/1ps

               |vpiLhs:
               \_logic_var: (@@BAD_SYMBOL@@), line:44
                 |vpiName:@@BAD_SYMBOL@@
                 |vpiFullName:work@stimulus.@@BAD_SYMBOL@@
             |vpiForIncStmt:
             \_operation: , line:44
               |vpiOpType:82
               |vpiOperand:
               \_ref_obj: (k), line:44
                 |vpiName:k
             |vpiStmt:
             \_begin: , line:44
               |vpiFullName:work@stimulus
               |vpiStmt:
               \_assignment: , line:45
                 |vpiLhs:
                 \_bit_select: (a), line:45
                   |vpiName:a
                   |vpiFullName:work@stimulus.a
                   |vpiIndex:
                   \_ref_obj: (k), line:45
                     |vpiName:k
                 |vpiRhs:
                 \_func_call: (inject), line:45
                   |vpiName:inject
   |vpiPort:
   \_port: (a), line:38
     |vpiName:a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:38
         |vpiName:a
         |vpiFullName:work@stimulus.a
         |vpiNetType:48
   |vpiTaskFunc:
   \_function: (inject), line:50
     |vpiName:inject
     |vpiFullName:work@stimulus.inject
     |vpiStmt:
     \_begin: , parent:inject
       |vpiFullName:work@stimulus.inject
       |vpiStmt:
       \_assign_stmt: 
         |vpiLhs:
         \_logic_var: (temp), line:51
           |vpiName:temp
           |vpiFullName:work@stimulus.inject.temp
           |vpiRange:
           \_range: , line:51
             |vpiLeftRange:
             \_constant: , line:51
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:51
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiStmt:
       \_begin: , line:52
         |vpiFullName:work@stimulus.inject
         |vpiStmt:
         \_assignment: , line:53
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (temp), line:53
             |vpiName:temp
             |vpiFullName:work@stimulus.inject.temp
           |vpiRhs:
           \_operation: , line:53
             |vpiOpType:13
             |vpiOperand:
             \_sys_func_call: ($random), line:53
               |vpiName:$random
             |vpiOperand:
             \_constant: , line:53
               |vpiConstType:7
               |vpiDecompile:16
               |vpiSize:32
               |INT:16
         |vpiStmt:
         \_if_else: , line:54
           |vpiCondition:
           \_operation: , line:54
             |vpiOpType:19
             |vpiOperand:
             \_ref_obj: (temp), line:54
               |vpiName:temp
               |vpiFullName:work@stimulus.inject.temp
             |vpiOperand:
             \_constant: , line:54
               |vpiConstType:7
               |vpiDecompile:10
               |vpiSize:32
               |INT:10
           |vpiStmt:
           \_assignment: , line:55
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (inject), line:55
               |vpiName:inject
               |vpiFullName:work@stimulus.inject.inject
             |vpiRhs:
             \_constant: , line:55
               |vpiConstType:3
               |vpiDecompile:&#39;b1
               |vpiSize:1
               |BIN:1
           |vpiElseStmt:
           \_assignment: , line:57
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (inject), line:57
               |vpiName:inject
               |vpiFullName:work@stimulus.inject.inject
             |vpiRhs:
             \_constant: , line:57
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
   |vpiNet:
   \_logic_net: (a), line:38
   |vpiNet:
   \_logic_net: (i), line:40
     |vpiName:i
     |vpiFullName:work@stimulus.i
   |vpiNet:
   \_logic_net: (j), line:40
     |vpiName:j
     |vpiFullName:work@stimulus.j
   |vpiNet:
   \_logic_net: (k), line:40
     |vpiName:k
     |vpiFullName:work@stimulus.k
   |vpiNet:
   \_logic_net: (l), line:40
     |vpiName:l
     |vpiFullName:work@stimulus.l
   |vpiNet:
   \_logic_net: (temp), line:51
     |vpiName:temp
     |vpiFullName:work@stimulus.temp
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:39
     |vpiRhs:
     \_constant: , line:39
       |vpiConstType:7
       |vpiDecompile:20000
       |vpiSize:32
       |INT:20000
     |vpiLhs:
     \_parameter: (S), line:39
       |vpiName:S
   |vpiParameter:
   \_parameter: (S), line:39
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:62
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@count_ones_v (c_vhdl), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:66, parent:work@main
     |vpiDefName:work@count_ones_v
     |vpiName:c_vhdl
     |vpiFullName:work@main.c_vhdl
     |vpiPort:
     \_port: (a), line:7, parent:c_vhdl
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:63, parent:work@main
           |vpiName:a
           |vpiFullName:work@main.a
           |vpiNetType:1
           |vpiRange:
           \_range: , line:63
             |vpiLeftRange:
             \_constant: , line:63
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:63
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (vec), line:7, parent:c_vhdl
           |vpiName:vec
           |vpiFullName:work@main.c_vhdl.vec
     |vpiPort:
     \_port: (o_vhdl), line:7, parent:c_vhdl
       |vpiName:o_vhdl
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (o_vhdl)
         |vpiName:o_vhdl
         |vpiActual:
         \_logic_net: (o_vhdl), line:64, parent:work@main
           |vpiName:o_vhdl
           |vpiFullName:work@main.o_vhdl
           |vpiNetType:1
           |vpiRange:
           \_range: , line:64
             |vpiLeftRange:
             \_constant: , line:64
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiRightRange:
             \_constant: , line:64
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (count), line:7, parent:c_vhdl
           |vpiName:count
           |vpiFullName:work@main.c_vhdl.count
           |vpiNetType:48
           |vpiRange:
           \_range: , line:7
             |vpiLeftRange:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiRightRange:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (vec), line:7, parent:c_vhdl
     |vpiNet:
     \_logic_net: (count), line:7, parent:c_vhdl
     |vpiNet:
     \_logic_net: (i), line:8, parent:c_vhdl
       |vpiName:i
       |vpiFullName:work@main.c_vhdl.i
     |vpiNet:
     \_logic_net: (result), line:9, parent:c_vhdl
       |vpiName:result
       |vpiFullName:work@main.c_vhdl.result
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:62
   |vpiModule:
   \_module: work@main::count_ones (c_verilog), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:67, parent:work@main
     |vpiDefName:work@main::count_ones
     |vpiName:c_verilog
     |vpiFullName:work@main.c_verilog
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:62
   |vpiModule:
   \_module: work@stimulus (stim), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:68, parent:work@main
     |vpiDefName:work@stimulus
     |vpiName:stim
     |vpiFullName:work@main.stim
     |vpiPort:
     \_port: (a), line:38, parent:stim
       |vpiName:a
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (a), line:68
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:63, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:38, parent:stim
           |vpiName:a
           |vpiFullName:work@main.stim.a
           |vpiNetType:48
           |vpiRange:
           \_range: , line:38
             |vpiLeftRange:
             \_constant: , line:38
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:38
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (a), line:38, parent:stim
     |vpiNet:
     \_logic_net: (i), line:40, parent:stim
       |vpiName:i
       |vpiFullName:work@main.stim.i
     |vpiNet:
     \_logic_net: (j), line:40, parent:stim
       |vpiName:j
       |vpiFullName:work@main.stim.j
     |vpiNet:
     \_logic_net: (k), line:40, parent:stim
       |vpiName:k
       |vpiFullName:work@main.stim.k
     |vpiNet:
     \_logic_net: (l), line:40, parent:stim
       |vpiName:l
       |vpiFullName:work@main.stim.l
     |vpiNet:
     \_logic_net: (temp), line:51, parent:stim
       |vpiName:temp
       |vpiFullName:work@main.stim.temp
       |vpiNetType:48
       |vpiRange:
       \_range: , line:51
         |vpiLeftRange:
         \_constant: , line:51
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:51
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:62
     |vpiParameter:
     \_parameter: (S), line:39
       |vpiName:S
       |INT:20000
   |vpiModule:
   \_module: work@check (c), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:69, parent:work@main
     |vpiDefName:work@check
     |vpiName:c
     |vpiFullName:work@main.c
     |vpiPort:
     \_port: (a), line:21, parent:c
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:63, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:21, parent:c
           |vpiName:a
           |vpiFullName:work@main.c.a
     |vpiPort:
     \_port: (o_vhdl), line:21, parent:c
       |vpiName:o_vhdl
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (o_vhdl)
         |vpiName:o_vhdl
         |vpiActual:
         \_logic_net: (o_vhdl), line:64, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (o_vhdl), line:21, parent:c
           |vpiName:o_vhdl
           |vpiFullName:work@main.c.o_vhdl
     |vpiPort:
     \_port: (o_verilog), line:21, parent:c
       |vpiName:o_verilog
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (o_verilog)
         |vpiName:o_verilog
         |vpiActual:
         \_logic_net: (o_verilog), line:64, parent:work@main
           |vpiName:o_verilog
           |vpiFullName:work@main.o_verilog
           |vpiNetType:1
           |vpiRange:
           \_range: , line:64
             |vpiLeftRange:
             \_constant: , line:64
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiRightRange:
             \_constant: , line:64
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (o_verilog), line:21, parent:c
           |vpiName:o_verilog
           |vpiFullName:work@main.c.o_verilog
     |vpiNet:
     \_logic_net: (a), line:21, parent:c
     |vpiNet:
     \_logic_net: (o_vhdl), line:21, parent:c
     |vpiNet:
     \_logic_net: (o_verilog), line:21, parent:c
     |vpiNet:
     \_logic_net: (ena), line:22, parent:c
       |vpiName:ena
       |vpiFullName:work@main.c.ena
       |vpiNetType:48
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>, line:62
   |vpiNet:
   \_logic_net: (a), line:63, parent:work@main
   |vpiNet:
   \_logic_net: (o_vhdl), line:64, parent:work@main
   |vpiNet:
   \_logic_net: (o_verilog), line:64, parent:work@main
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \c_vhdl of type 32
Object: \a of type 44
Object: \o_vhdl of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vec of type 36
Object: \count of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i of type 36
Object: \result of type 36
Object: \c_verilog of type 32
Object: \stim of type 32
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \S of type 41
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i of type 36
Object: \j of type 36
Object: \k of type 36
Object: \l of type 36
Object: \temp of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \c of type 32
Object: \a of type 44
Object: \o_vhdl of type 44
Object: \o_verilog of type 44
Object: \a of type 36
Object: \o_vhdl of type 36
Object: \o_verilog of type 36
Object: \ena of type 36
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o_vhdl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o_verilog of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_check of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \ena of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>