
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//sssp-5.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2972432 heartbeat IPC: 3.36425 cumulative IPC: 3.36425 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362863 heartbeat IPC: 2.94948 cumulative IPC: 3.14324 (Simulation time: 0 hr 1 min 59 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9887579 heartbeat IPC: 2.83711 cumulative IPC: 3.03411 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 13495723 heartbeat IPC: 2.77151 cumulative IPC: 2.9639 (Simulation time: 0 hr 3 min 48 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 13495723 (Simulation time: 0 hr 3 min 48 sec) 

Heartbeat CPU 0 instructions: 50000004 cycles: 29580215 heartbeat IPC: 0.621717 cumulative IPC: 0.621717 (Simulation time: 0 hr 4 min 44 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 44637559 heartbeat IPC: 0.664128 cumulative IPC: 0.642223 (Simulation time: 0 hr 5 min 41 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 59134230 heartbeat IPC: 0.689814 cumulative IPC: 0.65734 (Simulation time: 0 hr 6 min 39 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 73563522 heartbeat IPC: 0.693034 cumulative IPC: 0.665914 (Simulation time: 0 hr 7 min 37 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 86841601 heartbeat IPC: 0.753121 cumulative IPC: 0.681702 (Simulation time: 0 hr 8 min 37 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 99658160 heartbeat IPC: 0.780241 cumulative IPC: 0.696359 (Simulation time: 0 hr 9 min 38 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 111914157 heartbeat IPC: 0.815927 cumulative IPC: 0.711249 (Simulation time: 0 hr 10 min 41 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 123716060 heartbeat IPC: 0.847321 cumulative IPC: 0.725819 (Simulation time: 0 hr 11 min 43 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 135475257 heartbeat IPC: 0.850398 cumulative IPC: 0.737829 (Simulation time: 0 hr 12 min 36 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 146731587 heartbeat IPC: 0.888389 cumulative IPC: 0.750549 (Simulation time: 0 hr 13 min 38 sec) 
Finished CPU 0 instructions: 100000000 cycles: 133235864 cumulative IPC: 0.750549 (Simulation time: 0 hr 13 min 38 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.750549 instructions: 100000000 cycles: 133235864
cpu0_DTLB TOTAL     ACCESS:   24852323  HIT:   22913633  MISS:    1938690
cpu0_DTLB LOAD      ACCESS:   23870705  HIT:   22315407  MISS:    1555298
cpu0_DTLB RFO       ACCESS:     981618  HIT:     598226  MISS:     383392
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.8509 cycles
cpu0_DTLB MSHR FULL EVENTS: 304 MSHR MERGE EVENTS: 550655
cpu0_ITLB TOTAL     ACCESS:    8876271  HIT:    8876271  MISS:          0
cpu0_ITLB LOAD      ACCESS:    8876271  HIT:    8876271  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:      15320  HIT:      15320  MISS:          0
cpu0_L1I LOAD      ACCESS:      15320  HIT:      15320  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    1938690  HIT:    1912789  MISS:      25901
cpu0_STLB LOAD      ACCESS:    1555298  HIT:    1533882  MISS:      21416
cpu0_STLB RFO       ACCESS:     383392  HIT:     378907  MISS:       4485
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 130.531 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   19714574  HIT:   14419998  MISS:    5294576
cpu0_L1D LOAD      ACCESS:   18236577  HIT:   13259976  MISS:    4976601
cpu0_L1D RFO       ACCESS:    1452217  HIT:    1142866  MISS:     309351
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      25780  HIT:      17156  MISS:       8624
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.8879 cycles
cpu0_L1D MSHR FULL EVENTS: 1185352 MSHR MERGE EVENTS: 2781068
cpu0_L2C TOTAL     ACCESS:    6198374  HIT:    2950410  MISS:    3247700
cpu0_L2C LOAD      ACCESS:    4976595  HIT:    1809074  MISS:    3167521
cpu0_L2C RFO       ACCESS:     309339  HIT:     230739  MISS:      78600
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     903816  HIT:     903552  MISS:        264
cpu0_L2C TRANSLATION ACCESS:       8624  HIT:       7045  MISS:       1579
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 42.7418 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6495626  HIT:    2600307  MISS:     647393
LLC LOAD      ACCESS:    3167486  HIT:    2565747  MISS:     601739
LLC RFO       ACCESS:      78600  HIT:      32946  MISS:      45654
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3247961  HIT:         35  MISS:    3247926
LLC TRANSLATION ACCESS:       1579  HIT:       1579  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 110.008 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     411313  ROW_BUFFER_MISS:     236071
 DBUS AVG_CONGESTED_CYCLE:    3.91694
 WQ ROW_BUFFER_HIT:      16488  ROW_BUFFER_MISS:      54681  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.4068% MPKI: 8.29424 Average ROB Occupancy at Mispredict: 81.7422
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.29424
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

