#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a7946d6030 .scope module, "bench" "bench" 2 3;
 .timescale -9 -12;
v000001a794758a00_0 .var "axi_lite_araddr", 31 0;
v000001a794757240_0 .net "axi_lite_arready", 0 0, v000001a7947abab0_0;  1 drivers
v000001a794757f60_0 .var "axi_lite_arvalid", 0 0;
v000001a7947574c0_0 .var "axi_lite_awaddr", 31 0;
v000001a7947580a0_0 .net "axi_lite_awready", 0 0, v000001a794af8180_0;  1 drivers
v000001a794757600_0 .var "axi_lite_awvalid", 0 0;
v000001a794758320_0 .var "axi_lite_bready", 0 0;
v000001a7947576a0_0 .net "axi_lite_bresp", 1 0, v000001a794af84a0_0;  1 drivers
v000001a794758c80_0 .net "axi_lite_bvalid", 0 0, v000001a794af8540_0;  1 drivers
v000001a7947577e0_0 .net "axi_lite_rdata", 31 0, v000001a7946b2e50_0;  1 drivers
v000001a794757880_0 .var "axi_lite_rready", 0 0;
v000001a794758d20_0 .net "axi_lite_rvalid", 0 0, v000001a7946b2f90_0;  1 drivers
v000001a794757920_0 .var "axi_lite_wdata", 31 0;
v000001a7947581e0_0 .net "axi_lite_wready", 0 0, v000001a794af82c0_0;  1 drivers
v000001a7947579c0_0 .var "axi_lite_wstrb", 3 0;
v000001a794758140_0 .var "axi_lite_wvalid", 0 0;
v000001a794758000_0 .var "clk", 0 0;
v000001a794758280_0 .var "rstn", 0 0;
v000001a794758460_0 .net "spi_clk", 0 0, v000001a794757d80_0;  1 drivers
v000001a7947585a0_0 .net "spi_miso", 0 0, v000001a794af8900_0;  1 drivers
v000001a794758640_0 .var "spi_mosi", 0 0;
E_000001a794698530 .event "write_spi";
E_000001a794698770 .event "axi_init";
S_000001a7946d61c0 .scope module, "spi_master_inst" "spi_master" 2 40, 3 1 0, S_000001a7946d6030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetn";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "spi_miso";
    .port_info 3 /INPUT 1 "spi_mosi";
    .port_info 4 /OUTPUT 1 "spi_clk";
    .port_info 5 /INPUT 32 "axi_lite_araddr";
    .port_info 6 /OUTPUT 1 "axi_lite_arready";
    .port_info 7 /INPUT 1 "axi_lite_arvalid";
    .port_info 8 /OUTPUT 32 "axi_lite_rdata";
    .port_info 9 /INPUT 1 "axi_lite_rready";
    .port_info 10 /OUTPUT 1 "axi_lite_rvalid";
    .port_info 11 /INPUT 32 "axi_lite_awaddr";
    .port_info 12 /OUTPUT 1 "axi_lite_awready";
    .port_info 13 /INPUT 1 "axi_lite_awvalid";
    .port_info 14 /INPUT 32 "axi_lite_wdata";
    .port_info 15 /OUTPUT 1 "axi_lite_wready";
    .port_info 16 /INPUT 1 "axi_lite_wvalid";
    .port_info 17 /INPUT 4 "axi_lite_wstrb";
    .port_info 18 /OUTPUT 2 "axi_lite_bresp";
    .port_info 19 /INPUT 1 "axi_lite_bready";
    .port_info 20 /OUTPUT 1 "axi_lite_bvalid";
P_000001a7946986b0 .param/l "SPI_CLK_DIV" 0 3 33, +C4<00000000000000000000000100000000>;
v000001a794af8b80_0 .net "axi_lite_araddr", 31 0, v000001a794758a00_0;  1 drivers
v000001a794af8cc0_0 .net "axi_lite_arready", 0 0, v000001a7947abab0_0;  alias, 1 drivers
v000001a794757380_0 .net "axi_lite_arvalid", 0 0, v000001a794757f60_0;  1 drivers
v000001a794757a60_0 .net "axi_lite_awaddr", 31 0, v000001a7947574c0_0;  1 drivers
v000001a794757b00_0 .net "axi_lite_awready", 0 0, v000001a794af8180_0;  alias, 1 drivers
v000001a794757c40_0 .net "axi_lite_awvalid", 0 0, v000001a794757600_0;  1 drivers
v000001a794758e60_0 .net "axi_lite_bready", 0 0, v000001a794758320_0;  1 drivers
v000001a794757560_0 .net "axi_lite_bresp", 1 0, v000001a794af84a0_0;  alias, 1 drivers
v000001a794757060_0 .net "axi_lite_bvalid", 0 0, v000001a794af8540_0;  alias, 1 drivers
v000001a794757ba0_0 .net "axi_lite_rdata", 31 0, v000001a7946b2e50_0;  alias, 1 drivers
v000001a794758be0_0 .net "axi_lite_rready", 0 0, v000001a794757880_0;  1 drivers
v000001a794758f00_0 .net "axi_lite_rvalid", 0 0, v000001a7946b2f90_0;  alias, 1 drivers
v000001a7947571a0_0 .net "axi_lite_wdata", 31 0, v000001a794757920_0;  1 drivers
v000001a7947572e0_0 .net "axi_lite_wready", 0 0, v000001a794af82c0_0;  alias, 1 drivers
v000001a794757ce0_0 .net "axi_lite_wstrb", 3 0, v000001a7947579c0_0;  1 drivers
v000001a794757420_0 .net "axi_lite_wvalid", 0 0, v000001a794758140_0;  1 drivers
v000001a794758dc0_0 .net "clk", 0 0, v000001a794758000_0;  1 drivers
v000001a794757100_0 .net "resetn", 0 0, v000001a794758280_0;  1 drivers
v000001a794757d80_0 .var "spi_clk", 0 0;
v000001a794758960_0 .var "spi_clk_counter", 15 0;
v000001a794757740_0 .net "spi_clk_counter_en", 0 0, v000001a794af8c20_0;  1 drivers
v000001a794758500_0 .var "spi_clk_recv_int_dv", 0 0;
v000001a7947583c0_0 .var "spi_clk_send_int_dv", 0 0;
v000001a794757e20_0 .net "spi_miso", 0 0, v000001a794af8900_0;  alias, 1 drivers
v000001a794757ec0_0 .net "spi_mosi", 0 0, v000001a794758640_0;  1 drivers
E_000001a794698e70 .event anyedge, v000001a7946b3170_0, v000001a7946b3210_0, v000001a794758960_0;
S_000001a7946bf0e0 .scope module, "spi_master_recv_inst" "spi_master_recv" 3 107, 4 1 0, S_000001a7946d61c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetn";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "axi_lite_araddr";
    .port_info 3 /OUTPUT 1 "axi_lite_arready";
    .port_info 4 /INPUT 1 "axi_lite_arvalid";
    .port_info 5 /OUTPUT 32 "axi_lite_rdata";
    .port_info 6 /INPUT 1 "axi_lite_rready";
    .port_info 7 /OUTPUT 1 "axi_lite_rvalid";
    .port_info 8 /INPUT 1 "spi_clk_recv_int";
    .port_info 9 /INPUT 1 "spi_clk_en";
    .port_info 10 /INPUT 1 "spi_mosi";
P_000001a7946bf270 .param/l "STATE_IDEL" 0 4 21, C4<0001>;
P_000001a7946bf2a8 .param/l "STATE_RECV_B0" 0 4 29, C4<1001>;
P_000001a7946bf2e0 .param/l "STATE_RECV_B1" 0 4 28, C4<1000>;
P_000001a7946bf318 .param/l "STATE_RECV_B2" 0 4 27, C4<0111>;
P_000001a7946bf350 .param/l "STATE_RECV_B3" 0 4 26, C4<0110>;
P_000001a7946bf388 .param/l "STATE_RECV_B4" 0 4 25, C4<0101>;
P_000001a7946bf3c0 .param/l "STATE_RECV_B5" 0 4 24, C4<0100>;
P_000001a7946bf3f8 .param/l "STATE_RECV_B6" 0 4 23, C4<0011>;
P_000001a7946bf430 .param/l "STATE_RECV_B7" 0 4 22, C4<0010>;
P_000001a7946bf468 .param/l "STATE_RESET" 0 4 20, C4<0000>;
P_000001a7946bf4a0 .param/l "STATE_SEND_DATA" 0 4 30, C4<1010>;
v000001a794700470_0 .var "addr_buf", 31 0;
v000001a794704670_0 .net "axi_lite_araddr", 31 0, v000001a794758a00_0;  alias, 1 drivers
v000001a7947abab0_0 .var "axi_lite_arready", 0 0;
v000001a7947abb50_0 .net "axi_lite_arvalid", 0 0, v000001a794757f60_0;  alias, 1 drivers
v000001a7946b2e50_0 .var "axi_lite_rdata", 31 0;
v000001a7946b2ef0_0 .net "axi_lite_rready", 0 0, v000001a794757880_0;  alias, 1 drivers
v000001a7946b2f90_0 .var "axi_lite_rvalid", 0 0;
v000001a7946b3030_0 .net "clk", 0 0, v000001a794758000_0;  alias, 1 drivers
v000001a7946b30d0_0 .var "data_buf", 7 0;
v000001a7946b3170_0 .net "resetn", 0 0, v000001a794758280_0;  alias, 1 drivers
v000001a7946b3210_0 .net "spi_clk_en", 0 0, v000001a794af8c20_0;  alias, 1 drivers
v000001a794af8220_0 .net "spi_clk_recv_int", 0 0, v000001a794758500_0;  1 drivers
v000001a794af8400_0 .net "spi_mosi", 0 0, v000001a794758640_0;  alias, 1 drivers
v000001a794af8d60_0 .var "state", 3 0;
v000001a794af8f40_0 .var "state_next", 3 0;
E_000001a794698ff0/0 .event anyedge, v000001a794af8d60_0, v000001a7947abb50_0, v000001a794704670_0, v000001a794af8220_0;
E_000001a794698ff0/1 .event anyedge, v000001a794af8400_0, v000001a7946b2ef0_0, v000001a7946b30d0_0;
E_000001a794698ff0 .event/or E_000001a794698ff0/0, E_000001a794698ff0/1;
E_000001a7946989b0 .event anyedge, v000001a794af8d60_0, v000001a7946b3210_0, v000001a794af8220_0, v000001a7946b2ef0_0;
E_000001a794698f30 .event posedge, v000001a7946b3030_0;
S_000001a794af90a0 .scope module, "spi_master_send_inst" "spi_master_send" 3 85, 5 1 0, S_000001a7946d61c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetn";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "axi_lite_awaddr";
    .port_info 3 /OUTPUT 1 "axi_lite_awready";
    .port_info 4 /INPUT 1 "axi_lite_awvalid";
    .port_info 5 /INPUT 32 "axi_lite_wdata";
    .port_info 6 /OUTPUT 1 "axi_lite_wready";
    .port_info 7 /INPUT 1 "axi_lite_wvalid";
    .port_info 8 /INPUT 4 "axi_lite_wstrb";
    .port_info 9 /OUTPUT 2 "axi_lite_bresp";
    .port_info 10 /INPUT 1 "axi_lite_bready";
    .port_info 11 /OUTPUT 1 "axi_lite_bvalid";
    .port_info 12 /INPUT 1 "spi_clk_send_int";
    .port_info 13 /OUTPUT 1 "spi_clk_dv";
    .port_info 14 /OUTPUT 1 "spi_miso";
P_000001a794af9230 .param/l "STATE_DONE" 0 5 37, C4<1011>;
P_000001a794af9268 .param/l "STATE_IDEL" 0 5 26, C4<0001>;
P_000001a794af92a0 .param/l "STATE_RECV_ADDR" 0 5 27, C4<0010>;
P_000001a794af92d8 .param/l "STATE_RECV_DATA" 0 5 28, C4<0010>;
P_000001a794af9310 .param/l "STATE_RESET" 0 5 25, C4<0000>;
P_000001a794af9348 .param/l "STATE_SEND_B0" 0 5 36, C4<1010>;
P_000001a794af9380 .param/l "STATE_SEND_B1" 0 5 35, C4<1001>;
P_000001a794af93b8 .param/l "STATE_SEND_B2" 0 5 34, C4<1000>;
P_000001a794af93f0 .param/l "STATE_SEND_B3" 0 5 33, C4<0111>;
P_000001a794af9428 .param/l "STATE_SEND_B4" 0 5 32, C4<0110>;
P_000001a794af9460 .param/l "STATE_SEND_B5" 0 5 31, C4<0101>;
P_000001a794af9498 .param/l "STATE_SEND_B6" 0 5 30, C4<0100>;
P_000001a794af94d0 .param/l "STATE_SEND_B7" 0 5 29, C4<0011>;
v000001a794af8fe0_0 .var "addr_buf", 31 0;
v000001a794af8e00_0 .net "axi_lite_awaddr", 31 0, v000001a7947574c0_0;  alias, 1 drivers
v000001a794af8180_0 .var "axi_lite_awready", 0 0;
v000001a794af8360_0 .net "axi_lite_awvalid", 0 0, v000001a794757600_0;  alias, 1 drivers
v000001a794af8ea0_0 .net "axi_lite_bready", 0 0, v000001a794758320_0;  alias, 1 drivers
v000001a794af84a0_0 .var "axi_lite_bresp", 1 0;
v000001a794af8540_0 .var "axi_lite_bvalid", 0 0;
v000001a794af80e0_0 .net "axi_lite_wdata", 31 0, v000001a794757920_0;  alias, 1 drivers
v000001a794af82c0_0 .var "axi_lite_wready", 0 0;
v000001a794af8a40_0 .net "axi_lite_wstrb", 3 0, v000001a7947579c0_0;  alias, 1 drivers
v000001a794af85e0_0 .net "axi_lite_wvalid", 0 0, v000001a794758140_0;  alias, 1 drivers
v000001a794af8680_0 .net "clk", 0 0, v000001a794758000_0;  alias, 1 drivers
v000001a794af8720_0 .var "data_buf", 7 0;
v000001a794af87c0_0 .net "resetn", 0 0, v000001a794758280_0;  alias, 1 drivers
v000001a794af8c20_0 .var "spi_clk_dv", 0 0;
v000001a794af8860_0 .net "spi_clk_send_int", 0 0, v000001a7947583c0_0;  1 drivers
v000001a794af8900_0 .var "spi_miso", 0 0;
v000001a794af89a0_0 .var "state", 3 0;
v000001a794af8ae0_0 .var "state_next", 3 0;
E_000001a794698a70/0 .event anyedge, v000001a794af89a0_0, v000001a794af8360_0, v000001a794af8e00_0, v000001a794af85e0_0;
E_000001a794698a70/1 .event anyedge, v000001a794af80e0_0, v000001a794af8720_0, v000001a794af8ea0_0;
E_000001a794698a70 .event/or E_000001a794698a70/0, E_000001a794698a70/1;
E_000001a794698370/0 .event anyedge, v000001a794af89a0_0, v000001a794af8360_0, v000001a794af85e0_0, v000001a794af8860_0;
E_000001a794698370/1 .event anyedge, v000001a794af8ea0_0;
E_000001a794698370 .event/or E_000001a794698370/0, E_000001a794698370/1;
    .scope S_000001a794af90a0;
T_0 ;
    %wait E_000001a794698f30;
    %load/vec4 v000001a794af87c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a794af89a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a794af8ae0_0;
    %assign/vec4 v000001a794af89a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a794af90a0;
T_1 ;
    %wait E_000001a794698370;
    %load/vec4 v000001a794af89a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v000001a794af8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.15 ;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v000001a794af85e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.17 ;
    %jmp T_1.13;
T_1.3 ;
    %load/vec4 v000001a794af8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.19 ;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v000001a794af8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.21 ;
    %jmp T_1.13;
T_1.5 ;
    %load/vec4 v000001a794af8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.23 ;
    %jmp T_1.13;
T_1.6 ;
    %load/vec4 v000001a794af8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.25 ;
    %jmp T_1.13;
T_1.7 ;
    %load/vec4 v000001a794af8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.27 ;
    %jmp T_1.13;
T_1.8 ;
    %load/vec4 v000001a794af8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.29;
T_1.28 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.29 ;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v000001a794af8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.31;
T_1.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.31 ;
    %jmp T_1.13;
T_1.10 ;
    %load/vec4 v000001a794af8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.33;
T_1.32 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.33 ;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v000001a794af8ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
    %jmp T_1.35;
T_1.34 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a794af8ae0_0, 0, 4;
T_1.35 ;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a794af90a0;
T_2 ;
    %wait E_000001a794698a70;
    %load/vec4 v000001a794af89a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a794af8720_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794af8180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af82c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8540_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a794af84a0_0, 0, 2;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a794af8720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af82c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8540_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a794af84a0_0, 0, 2;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a794af8720_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794af8180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af82c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8540_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a794af84a0_0, 0, 2;
    %load/vec4 v000001a794af8360_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v000001a794af8e00_0;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v000001a794af8fe0_0, 0, 32;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794af8c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794af82c0_0, 0, 1;
    %load/vec4 v000001a794af85e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v000001a794af80e0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %store/vec4 v000001a794af8720_0, 0, 8;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af82c0_0, 0, 1;
    %load/vec4 v000001a794af8720_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %jmp T_2.13;
T_2.4 ;
    %load/vec4 v000001a794af8720_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %jmp T_2.13;
T_2.5 ;
    %load/vec4 v000001a794af8720_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v000001a794af8720_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %jmp T_2.13;
T_2.7 ;
    %load/vec4 v000001a794af8720_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v000001a794af8720_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v000001a794af8720_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v000001a794af8720_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001a794af8900_0, 0, 1;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794af8c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794af8540_0, 0, 1;
    %load/vec4 v000001a794af8ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %store/vec4 v000001a794af84a0_0, 0, 2;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a7946bf0e0;
T_3 ;
    %wait E_000001a794698f30;
    %load/vec4 v000001a7946b3170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a794af8d60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a794af8f40_0;
    %assign/vec4 v000001a794af8d60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a7946bf0e0;
T_4 ;
    %wait E_000001a7946989b0;
    %load/vec4 v000001a794af8d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.12;
T_4.1 ;
    %load/vec4 v000001a7946b3210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
T_4.14 ;
    %jmp T_4.12;
T_4.2 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
T_4.16 ;
    %jmp T_4.12;
T_4.3 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
T_4.18 ;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
T_4.20 ;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
T_4.22 ;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
T_4.24 ;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
T_4.26 ;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.28;
T_4.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
T_4.28 ;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
T_4.30 ;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v000001a7946b2ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a794af8f40_0, 0, 4;
T_4.32 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001a7946bf0e0;
T_5 ;
    %wait E_000001a794698ff0;
    %load/vec4 v000001a794af8d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a794700470_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a7946b30d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7947abab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7946b2f90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7946b2e50_0, 0, 32;
    %jmp T_5.12;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a794700470_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a7946b30d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7947abab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7946b2f90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7946b2e50_0, 0, 32;
    %jmp T_5.12;
T_5.1 ;
    %load/vec4 v000001a7947abb50_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %load/vec4 v000001a794704670_0;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v000001a794700470_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a7946b30d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7947abab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7946b2f90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7946b2e50_0, 0, 32;
    %jmp T_5.12;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7947abab0_0, 0, 1;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v000001a794af8400_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7946b30d0_0, 4, 1;
T_5.15 ;
    %jmp T_5.12;
T_5.3 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %load/vec4 v000001a794af8400_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7946b30d0_0, 4, 1;
T_5.17 ;
    %jmp T_5.12;
T_5.4 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %load/vec4 v000001a794af8400_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7946b30d0_0, 4, 1;
T_5.19 ;
    %jmp T_5.12;
T_5.5 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %load/vec4 v000001a794af8400_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7946b30d0_0, 4, 1;
T_5.21 ;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %load/vec4 v000001a794af8400_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7946b30d0_0, 4, 1;
T_5.23 ;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %load/vec4 v000001a794af8400_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7946b30d0_0, 4, 1;
T_5.25 ;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %load/vec4 v000001a794af8400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7946b30d0_0, 4, 1;
T_5.27 ;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v000001a794af8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.29, 8;
    %load/vec4 v000001a794af8400_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a7946b30d0_0, 4, 1;
T_5.29 ;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7946b2f90_0, 0, 1;
    %load/vec4 v000001a7946b2ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.31, 8;
    %load/vec4 v000001a7946b30d0_0;
    %pad/u 32;
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %store/vec4 v000001a7946b2e50_0, 0, 32;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a7946d61c0;
T_6 ;
    %wait E_000001a794698f30;
    %load/vec4 v000001a794757100_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v000001a794757740_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a794758960_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794757d80_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001a794758960_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %jmp/0xz  T_6.2, 5;
    %load/vec4 v000001a794758960_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001a794758960_0, 0;
    %load/vec4 v000001a794758960_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000001a794758960_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001a794757d80_0;
    %inv;
    %assign/vec4 v000001a794757d80_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001a794757d80_0;
    %assign/vec4 v000001a794757d80_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a794758960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a794757d80_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a7946d61c0;
T_7 ;
    %wait E_000001a794698e70;
    %load/vec4 v000001a794757100_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v000001a794757740_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7947583c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758500_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a794758960_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7947583c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758500_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001a794758960_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7947583c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794758500_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7947583c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758500_0, 0, 1;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a7946d6030;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758280_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001a7946d6030;
T_9 ;
    %vpi_call 2 6 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001a7946d6030;
T_10 ;
    %delay 1000, 0;
    %load/vec4 v000001a794758000_0;
    %inv;
    %store/vec4 v000001a794758000_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a7946d6030;
T_11 ;
    %wait E_000001a794698770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758640_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a794758a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794757f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794757880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7947574c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794757600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a794757920_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a7947579c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758320_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001a7946d6030;
T_12 ;
    %wait E_000001a794698530;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758640_0, 0, 1;
    %delay 512000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758640_0, 0, 1;
    %delay 512000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758640_0, 0, 1;
    %delay 512000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794758640_0, 0, 1;
    %delay 512000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758640_0, 0, 1;
    %delay 512000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758640_0, 0, 1;
    %delay 512000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758640_0, 0, 1;
    %delay 512000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758640_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a7946d6030;
T_13 ;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794758280_0, 0, 1;
    %delay 100000, 0;
    %event E_000001a794698770;
    %delay 5000000, 0;
    %event E_000001a794698530;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a794758a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794757f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794757880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7947574c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794757600_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001a794757920_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794758140_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a7947579c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758320_0, 0, 1;
    %delay 10000, 0;
    %event E_000001a794698770;
    %delay 5000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a794758a00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794757f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794757880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7947574c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794757600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a794757920_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a7947579c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794758320_0, 0, 1;
    %delay 10000, 0;
    %event E_000001a794698770;
    %delay 5000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a794758a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794757f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a794757880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a7947574c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794757600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a794757920_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758140_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a7947579c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a794758320_0, 0, 1;
    %delay 10000, 0;
    %event E_000001a794698770;
    %delay 5000000, 0;
    %vpi_call 2 155 "$stop" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "bench.v";
    "spi_master.v";
    "spi_master_recv.v";
    "spi_master_send.v";
