-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_e_e
--
-- Generated
--  by:  wig
--  on:  Mon Mar 22 13:27:43 2004
--  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../mde_tests.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_e_e-rtl-a.vhd,v 1.1 2004/04/06 10:49:55 wig Exp $
-- $Date: 2004/04/06 10:49:55 $
-- $Log: inst_e_e-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 10:49:55  wig
-- Adding result/mde_tests
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.37 2003/12/23 13:25:21 abauer Exp 
--
-- Generator: mix_0.pl Revision: 1.26 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_e_e
--
architecture rtl of inst_e_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_ea_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ea_e
			egi_scani	: in	std_ulogic_vector(10 downto 0);
			egi_scano	: out	std_ulogic_vector(10 downto 0);
			p_mix_cp_laddr_31_1_gi	: in	std_ulogic_vector(30 downto 0);
			p_mix_cp_lcmd_6_6_gi	: in	std_ulogic;
			p_mix_gpio_int_4_0_go	: out	std_ulogic_vector(4 downto 0);
			p_mix_nreset_gi	: in	std_ulogic;
			p_mix_nreset_s_gi	: in	std_ulogic;
			p_mix_tmi_sbist_fail_11_10_gi	: in	std_ulogic_vector(1 downto 0);
			p_mix_tmi_sbist_fail_9_0_go	: out	std_ulogic_vector(9 downto 0);
			p_mix_tmu_dac_reset_go	: out	std_ulogic;
			p_mix_v_select_2_2_gi	: in	std_ulogic;
			p_mix_v_select_5_5_gi	: in	std_ulogic
		-- End of Generated Port for Entity inst_ea_e
		);
	end component;
	-- ---------

	component inst_eb_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_eb_e
			p_mix_nreset_gi	: in	std_ulogic;
			p_mix_nreset_s_gi	: in	std_ulogic;
			p_mix_tmi_sbist_fail_12_10_go	: out	std_ulogic_vector(2 downto 0);
			p_mix_v_select_5_0_go	: out	std_ulogic_vector(5 downto 0);
			vclkl27	: in	std_ulogic;
			vio_scani	: in	std_ulogic_vector(30 downto 0);
			vio_scano	: out	std_ulogic_vector(30 downto 0)
		-- End of Generated Port for Entity inst_eb_e
		);
	end component;
	-- ---------

	component inst_ec_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ec_e
			p_mix_nreset_gi	: in	std_ulogic;
			p_mix_nreset_s_gi	: in	std_ulogic;
			p_mix_v_select_5_0_gi	: in	std_ulogic_vector(5 downto 0);
			tpm_scani	: in	std_ulogic_vector(12 downto 0);
			tpm_scano	: out	std_ulogic_vector(12 downto 0)
		-- End of Generated Port for Entity inst_ec_e
		);
	end component;
	-- ---------

	component inst_ed_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ed_e
			p_mix_acg_systime_init_30_0_gi	: in	std_ulogic_vector(30 downto 0);
			p_mix_cgs_ramclk_go	: out	std_ulogic;
			p_mix_gpio_int_2_0_gi	: in	std_ulogic_vector(2 downto 0);
			p_mix_itm_scani_0_0_gi	: in	std_ulogic;
			p_mix_nreset_go	: out	std_ulogic;
			p_mix_nreset_s_go	: out	std_ulogic;
			p_mix_tmi_scano_0_0_go	: out	std_ulogic;
			p_mix_vclkl27_go	: out	std_ulogic
		-- End of Generated Port for Entity inst_ed_e
		);
	end component;
	-- ---------

	component inst_ee_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ee_e
			cgs_ramclk	: in	std_ulogic;
			itm_scani	: out	std_ulogic_vector(70 downto 0);
			nreset	: in	std_ulogic;
			nreset_s	: in	std_ulogic;
			si_vclkx2	: in	std_ulogic;
			tmi_sbist_fail	: in	std_ulogic_vector(12 downto 0);
			tmi_scano	: in	std_ulogic_vector(70 downto 0)
		-- End of Generated Port for Entity inst_ee_e
		);
	end component;
	-- ---------

	component inst_ef_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ef_e
			cp_laddro	: out	std_ulogic_vector(31 downto 0);
			cp_lcmd	: out	std_ulogic_vector(6 downto 0);
			cpu_scani	: in	std_ulogic_vector(7 downto 0);
			cpu_scano	: out	std_ulogic_vector(7 downto 0);
			int23	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			int24	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			int25	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			int26	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			int27	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			nreset	: in	std_ulogic;
			nreset_s	: in	std_ulogic;
			tap_reset_n	: in	std_ulogic;
			tap_reset_n_o	: out	std_ulogic
		-- End of Generated Port for Entity inst_ef_e
		);
	end component;
	-- ---------

	component inst_eg_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_eg_e
			acg_systime_init	: out	std_ulogic_vector(30 downto 0);
			adp_scani	: in	std_ulogic_vector(6 downto 0);
			adp_scano	: out	std_ulogic_vector(6 downto 0);
			nreset	: in	std_ulogic;
			nreset_s	: in	std_ulogic
		-- End of Generated Port for Entity inst_eg_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	acg_systime_init	: std_ulogic_vector(30 downto 0); 
			signal	s_int_cgs_ramclk	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	cp_laddr	: std_ulogic_vector(31 downto 0); 
			signal	cp_lcmd	: std_ulogic_vector(6 downto 0); 
			signal	gpio_int	: std_ulogic_vector(4 downto 0); 
			signal	itm_scani	: std_ulogic_vector(70 downto 0); 
			signal	nreset	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	nreset_s	: std_ulogic; 
			signal	tap_reset_n_o	: std_ulogic; 
			signal	tmi_sbist_fail	: std_ulogic_vector(12 downto 0); 
			signal	tmi_scano	: std_ulogic_vector(70 downto 0); 
			signal	v_select	: std_ulogic_vector(5 downto 0); 
			signal	s_int_vclkl27	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			cgs_ramclk <= s_int_cgs_ramclk;  -- __I_O_BIT_PORT
			p_mix_nreset_go <= nreset;  -- __I_O_BIT_PORT
			vclkl27 <= s_int_vclkl27;  -- __I_O_BIT_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_ea
		inst_ea: inst_ea_e
		port map (
			egi_scani => itm_scani(31 downto 21),
			egi_scano => tmi_scano(31 downto 21),
			p_mix_cp_laddr_31_1_gi => cp_laddr(31 downto 1), -- GuestBusLBC(memorymappedI/O)InterfaceLBCinterfacetobeusecurrentlybyGuestBus
			p_mix_cp_lcmd_6_6_gi => cp_lcmd(6), -- GuestBusLBC(memorymappedI/O)Interface
			p_mix_gpio_int_4_0_go => gpio_int, -- GPIOWakeUPSignalsInterruptinputs
			p_mix_nreset_gi => nreset, -- GlobalRESET(Verilogmacro)
			p_mix_nreset_s_gi => nreset_s, -- GlobalRESET(Verilogmacro)
			p_mix_tmi_sbist_fail_11_10_gi => tmi_sbist_fail(11 downto 10),
			p_mix_tmi_sbist_fail_9_0_go => tmi_sbist_fail(9 downto 0),
			p_mix_tmu_dac_reset_go => tmu_dac_reset, -- CADCTestModeRGBADAC
			p_mix_v_select_2_2_gi => v_select(2), -- VPUinterfaceRequestBusinterface:RequestBus#6(VPU)requestbusinterfaceforcgpandcgclientserver
			p_mix_v_select_5_5_gi => v_select(5) -- VPUinterfaceRequestBusinterface:RequestBus#6(VPU)requestbusinterfaceforcgpandcgclientserver
		);
		-- End of Generated Instance Port Map for inst_ea

		-- Generated Instance Port Map for inst_eb
		inst_eb: inst_eb_e
		port map (
			p_mix_nreset_gi => nreset, -- GlobalRESET(Verilogmacro)
			p_mix_nreset_s_gi => nreset_s, -- GlobalRESET(Verilogmacro)
			p_mix_tmi_sbist_fail_12_10_go => tmi_sbist_fail(12 downto 10),
			p_mix_v_select_5_0_go => v_select, -- VPUinterfaceRequestBusinterface:RequestBus#6(VPU)requestbusinterfaceforcgpandcgclientserver
			vclkl27 => s_int_vclkl27, -- ClockSignalsClocksforMacrosglobalsignaldefinitonsclock,reset&powerdown
			vio_scani => itm_scani(70 downto 40),
			vio_scano => tmi_scano(70 downto 40)
		);
		-- End of Generated Instance Port Map for inst_eb

		-- Generated Instance Port Map for inst_ec
		inst_ec: inst_ec_e
		port map (
			p_mix_nreset_gi => nreset, -- GlobalRESET(Verilogmacro)
			p_mix_nreset_s_gi => nreset_s, -- GlobalRESET(Verilogmacro)
			p_mix_v_select_5_0_gi => v_select, -- VPUinterfaceRequestBusinterface:RequestBus#6(VPU)requestbusinterfaceforcgpandcgclientserver
			tpm_scani => itm_scani(20 downto 8),
			tpm_scano => tmi_scano(20 downto 8)
		);
		-- End of Generated Instance Port Map for inst_ec

		-- Generated Instance Port Map for inst_ed
		inst_ed: inst_ed_e
		port map (
			p_mix_acg_systime_init_30_0_gi => acg_systime_init, -- ADPinterfaceScan
			p_mix_cgs_ramclk_go => s_int_cgs_ramclk, -- ClockSignalsESDRAMInterface
			p_mix_gpio_int_2_0_gi => gpio_int(2 downto 0), -- GPIOWakeUPSignalsInterruptinputs
			p_mix_itm_scani_0_0_gi => itm_scani(0),
			p_mix_nreset_go => nreset, -- GlobalRESET(Verilogmacro)
			p_mix_nreset_s_go => nreset_s, -- GlobalRESET(Verilogmacro)
			p_mix_tmi_scano_0_0_go => tmi_scano(0),
			p_mix_vclkl27_go => s_int_vclkl27 -- ClockSignalsClocksforMacrosglobalsignaldefinitonsclock,reset&powerdown
		);
		-- End of Generated Instance Port Map for inst_ed

		-- Generated Instance Port Map for inst_ee
		inst_ee: inst_ee_e
		port map (
			cgs_ramclk => s_int_cgs_ramclk, -- ClockSignalsESDRAMInterface
			itm_scani => itm_scani,
			nreset => nreset, -- GlobalRESET(Verilogmacro)
			nreset_s => nreset_s, -- GlobalRESET(Verilogmacro)
			si_vclkx2 => si_vclkx2, -- DigitalVideoPort
			tmi_sbist_fail => tmi_sbist_fail,
			tmi_scano => tmi_scano
		);
		-- End of Generated Instance Port Map for inst_ee

		-- Generated Instance Port Map for inst_ef
		inst_ef: inst_ef_e
		port map (
			cp_laddro => cp_laddr, -- GuestBusLBC(memorymappedI/O)InterfaceLBCinterfacetobeusecurrentlybyGuestBus
			cp_lcmd => cp_lcmd, -- GuestBusLBC(memorymappedI/O)Interface
			cpu_scani => itm_scani(39 downto 32),
			cpu_scano => tmi_scano(39 downto 32),
			int23 => gpio_int(0), -- GPIOWakeUPSignalsInterruptinputs
			int24 => gpio_int(1), -- GPIOWakeUPSignalsInterruptinputs
			int25 => gpio_int(2), -- GPIOWakeUPSignalsInterruptinputs
			int26 => gpio_int(3), -- GPIOWakeUPSignalsInterruptinputs
			int27 => gpio_int(4), -- GPIOWakeUPSignalsInterruptinputs
			nreset => nreset, -- GlobalRESET(Verilogmacro)
			nreset_s => nreset_s, -- GlobalRESET(Verilogmacro)
			tap_reset_n => tap_reset_n_o, -- RESETports
			tap_reset_n_o => tap_reset_n_o -- RESETports
		);
		-- End of Generated Instance Port Map for inst_ef

		-- Generated Instance Port Map for inst_eg
		inst_eg: inst_eg_e
		port map (
			acg_systime_init => acg_systime_init, -- ADPinterfaceScan
			adp_scani => itm_scani(7 downto 1),
			adp_scano => tmi_scano(7 downto 1),
			nreset => nreset, -- GlobalRESET(Verilogmacro)
			nreset_s => nreset_s -- GlobalRESET(Verilogmacro)
		);
		-- End of Generated Instance Port Map for inst_eg



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
