/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

/* clang-format off */
bf_status_t bf_ll_eth400g_mac_rspec_eth_soft_reset_eth_swrst_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_soft_reset_eth_swrst_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_soft_reset_eth_swrst_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_clkobs_ctrl_ena_clkobs0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_clkobs_ctrl_ena_clkobs0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_clkobs_ctrl_ena_clkobs0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_clkobs_ctrl_ena_clkobs1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_clkobs_ctrl_ena_clkobs1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_clkobs_ctrl_ena_clkobs1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_setup_ring_id_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_setup_ring_id_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_setup_ring_id_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_setup_ring_sel_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_setup_ring_sel_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_setup_ring_sel_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_addr_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_addr_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_addr_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_wdata_wdata_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_wdata_wdata_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_wdata_wdata_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_rdata_rdata_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_rdata_rdata_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_rdata_rdata_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_req_type_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_req_type_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_req_type_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_cmd_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_cmd_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_cmd_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_addrnum_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_addrnum_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_addrnum_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_devaddr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_devaddr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_devaddr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_datanum_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_datanum_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_datanum_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_lock_req_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_lock_req_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_lock_req_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_gpio_id_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_gpio_id_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_gpio_id_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_status_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_status_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_status_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_lock_err_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_lock_err_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_ring_ctrl_lock_err_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_soft_port_alive_val_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_soft_port_alive_val_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_soft_port_alive_val_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_txff_cnt_adj_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_txff_cnt_adj_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_txff_cnt_adj_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_set( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_get( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_rmw( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_incr_set( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_incr_get( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_incr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_lfault_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_lfault_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_lfault_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_rfault_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_rfault_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_rfault_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_ofault_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_ofault_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_ofault_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_linkup_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_linkup_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status0_macsts_linkup_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_sigok_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_sigok_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_sigok_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_txidle_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_txidle_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_txidle_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_rxidle_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_rxidle_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_rxidle_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_txgood_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_txgood_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_status1_macsts_txgood_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_seq_chnl_seq_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_seq_chnl_seq_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_seq_chnl_seq_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_seq_sel_buf_seq_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_seq_sel_buf_seq_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_seq_sel_buf_seq_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_chnl_ena_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_chnl_ena_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_chnl_ena_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_tx_flush_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_tx_flush_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_tx_flush_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_chnl_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_chnl_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_chnl_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_rx_xoff_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_rx_xoff_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_rx_xoff_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_ovr_rx_pfcxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_ovr_rx_pfcxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_ovr_rx_pfcxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_txrx_lpbk_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_txrx_lpbk_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_txrx_lpbk_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_val_rx_pfcxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_val_rx_pfcxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_val_rx_pfcxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_cred_ini_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_cred_ini_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_cred_ini_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_min_thr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_min_thr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ctrl_min_thr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_status_pfc_rxxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_status_pfc_rxxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_status_pfc_rxxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_status_txff_count_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_status_txff_count_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_status_txff_count_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_status_txappfifo_count_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_status_txappfifo_count_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_status_txappfifo_count_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_crcgen_dis_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_crcgen_dis_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_crcgen_dis_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_crcerr_dis_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_crcerr_dis_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_crcerr_dis_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_en_tx_xoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_en_tx_xoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_en_tx_xoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_ovr_tx_pfcxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_ovr_tx_pfcxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_ovr_tx_pfcxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_tx_xoff_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_tx_xoff_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_tx_xoff_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_en_tx_pfc_xoff_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_en_tx_pfc_xoff_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_en_tx_pfc_xoff_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_val_tx_pfcxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_val_tx_pfcxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_val_tx_pfcxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_en_tx_pfcxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_en_tx_pfcxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxff_ctrl_en_tx_pfcxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_crcchk_dis_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_crcchk_dis_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_crcchk_dis_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_crcerr_dis_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_crcerr_dis_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_crcerr_dis_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_crcrmv_dis_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_crcrmv_dis_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_crcrmv_dis_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_trunc_ena_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_trunc_ena_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_trunc_ena_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_trunc_size_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_trunc_size_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txcrc_trunc_ctrl_trunc_size_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxpkt_err_sts_last_rxsts_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxpkt_err_sts_last_rxsts_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxpkt_err_sts_last_rxsts_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_stat_count7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_out_cts_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_out_cts_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_fifo_out_cts_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t val);
bf_status_t bf_ll_eth400g_mac_rspec_port_alive_lut_port_alive_lut_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_port_alive_lut_port_alive_lut_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_port_alive_lut_port_alive_lut_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_global_intr_stat_intr_lo_stat_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_global_intr_stat_intr_lo_stat_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_global_intr_stat_intr_lo_stat_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_global_intr_stat_intr_hi_stat_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_global_intr_stat_intr_hi_stat_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_global_intr_stat_intr_hi_stat_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_crcerr_inj_inj_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_crcerr_inj_inj_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_crcerr_inj_inj_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_base_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_base_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_base_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_limit_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_limit_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_limit_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_log_reg_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_log_reg_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_log_reg_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_log_inst_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_log_inst_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_log_inst_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_fifomode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_fifomode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_fifomode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_full_int_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_full_int_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_full_int_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_enable_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_enable_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_ctrl_enable_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_tail_ptr_tail_ptr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_tail_ptr_tail_ptr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_tail_ptr_tail_ptr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_head_ptr_head_ptr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_head_ptr_head_ptr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_debug_head_ptr_head_ptr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_watchdog_ctrl_timeout_value_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_watchdog_ctrl_timeout_value_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_watchdog_ctrl_timeout_value_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_watchdog_ctrl_enable_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_watchdog_ctrl_enable_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_watchdog_ctrl_enable_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_watchdog_count_cur_time_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_watchdog_count_cur_time_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_watchdog_count_cur_time_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_stall_on_error_stall_absolute_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_stall_on_error_stall_absolute_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_stall_on_error_stall_absolute_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_stall_on_error_stall_on_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_stall_on_error_stall_on_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_stall_on_error_stall_on_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_stall_on_error_stall_on_rerr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_stall_on_error_stall_on_rerr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_stall_on_error_stall_on_rerr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_halted_status_tv80_halted_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_halted_status_tv80_halted_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_halted_status_tv80_halted_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_eth_mdioci_addr_cpu_addrreg_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_mdioci_addr_cpu_addrreg_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_eth_mdioci_addr_cpu_addrreg_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxcrc_err7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txcrc_err7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_txfifo_ovf7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_stat_rxeop_timo7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxcrc_err7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txcrc_err7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_txfifo_ovf7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en0_rxeop_timo7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxcrc_err7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txcrc_err7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_txfifo_ovf7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_en1_rxeop_timo7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxcrc_err7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txcrc_err7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_txfifo_ovf7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_chnl_intr_inj_rxeop_timo7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_nonempty7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_stat_cts_ovf7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_nonempty7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en0_cts_ovf7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_nonempty7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_en1_cts_ovf7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_nonempty7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_cts_intr_inj_cts_ovf7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txappfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txappfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txappfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txappfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txappfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_txappfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_rxappfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_rxappfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_rxappfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_rxappfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_rxappfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_rxappfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_statsmem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_statsmem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_statsmem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_statsmem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_statsmem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_statsmem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_tv80mem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_tv80mem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_tv80mem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_tv80mem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_tv80mem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_stat_tv80mem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txappfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txappfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txappfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txappfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txappfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_txappfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_rxappfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_rxappfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_rxappfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_rxappfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_rxappfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_rxappfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_statsmem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_statsmem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_statsmem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_statsmem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_statsmem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_statsmem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_tv80mem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_tv80mem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_tv80mem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_tv80mem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_tv80mem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en0_tv80mem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txappfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txappfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txappfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txappfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txappfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_txappfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_rxappfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_rxappfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_rxappfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_rxappfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_rxappfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_rxappfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_statsmem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_statsmem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_statsmem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_statsmem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_statsmem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_statsmem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_tv80mem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_tv80mem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_tv80mem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_tv80mem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_tv80mem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_en1_tv80mem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txappfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txappfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txappfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txappfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txappfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_txappfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_rxappfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_rxappfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_rxappfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_rxappfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_rxappfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_rxappfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_statsmem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_statsmem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_statsmem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_statsmem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_statsmem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_statsmem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_tv80mem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_tv80mem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_tv80mem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_tv80mem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_tv80mem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mem_intr_inj_tv80mem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_intr7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_rerr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_rerr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_rerr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_debug_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_debug_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_stat_debug_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_intr7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_rerr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_rerr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_rerr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_debug_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_debug_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en0_debug_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_intr7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_rerr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_rerr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_rerr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_debug_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_debug_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_en1_debug_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_intr7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_rerr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_rerr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_rerr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_debug_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_debug_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_uctrl_intr_inj_debug_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram0_disable_check_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram0_disable_check_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram0_disable_check_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram0_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram0_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram0_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram0_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram0_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram0_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram1_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram1_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram1_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram1_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram1_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram1_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram2_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram2_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram2_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram2_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram2_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram2_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram3_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram3_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram3_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram3_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram3_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txfifo_sram3_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram0_disable_check_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram0_disable_check_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram0_disable_check_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram0_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram0_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram0_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram0_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram0_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram0_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram1_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram1_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram1_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram1_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram1_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram1_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram2_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram2_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram2_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram2_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram2_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram2_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram3_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram3_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram3_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram3_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram3_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram3_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram4_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram4_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram4_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram4_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram4_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txff_ecc_txappfifo_sram4_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_sbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_sbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_sbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_sbe_err_log_instid_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_sbe_err_log_instid_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_sbe_err_log_instid_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_mbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_mbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_mbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_mbe_err_log_instid_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_mbe_err_log_instid_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txfifo_mbe_err_log_instid_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_sbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_sbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_sbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_sbe_err_log_instid_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_sbe_err_log_instid_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_sbe_err_log_instid_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_mbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_mbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_mbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_mbe_err_log_instid_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_mbe_err_log_instid_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_txappfifo_mbe_err_log_instid_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_sbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_sbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_sbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_sbe_err_log_instid_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_sbe_err_log_instid_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_sbe_err_log_instid_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_mbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_mbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_mbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_mbe_err_log_instid_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_mbe_err_log_instid_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_rxappfifo_mbe_err_log_instid_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_statsmem_sbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_statsmem_sbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_statsmem_sbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_statsmem_mbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_statsmem_mbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_statsmem_mbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80mem_sbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80mem_sbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80mem_sbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80mem_mbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80mem_mbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80mem_mbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mac_en0_mac_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mac_en0_mac_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mac_en0_mac_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_mac_en1_mac_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mac_en1_mac_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_mac_en1_mac_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_intr_7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_nmi_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_nmi_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_stat_nmi_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_intr_7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_nmi_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_nmi_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en0_nmi_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_intr_7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_nmi_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_nmi_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_en1_nmi_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_intr_7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_nmi_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_nmi_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth400g_mac_rspec_tv80_intr_inj_nmi_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
