// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/16/2023 18:46:38"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Processor (
	SW,
	Clk,
	Reset_Load_Clear,
	Run,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	Aval,
	Bval,
	Xval);
input 	[7:0] SW;
input 	Clk;
input 	Reset_Load_Clear;
input 	Run;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[7:0] Aval;
output 	[7:0] Bval;
output 	Xval;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xval	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_Load_Clear	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \Xval~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset_Load_Clear~input_o ;
wire \syncForReset|q~q ;
wire \Run~input_o ;
wire \syncForRun|q~feeder_combout ;
wire \syncForRun|q~q ;
wire \fsm|curr_state~43_combout ;
wire \fsm|curr_state.CAX~q ;
wire \fsm|curr_state~35_combout ;
wire \fsm|curr_state.L1~q ;
wire \fsm|curr_state~27_combout ;
wire \fsm|curr_state.S1~q ;
wire \fsm|curr_state~36_combout ;
wire \fsm|curr_state.L2~q ;
wire \fsm|curr_state~28_combout ;
wire \fsm|curr_state.S2~q ;
wire \fsm|curr_state~37_combout ;
wire \fsm|curr_state.L3~q ;
wire \fsm|curr_state~29_combout ;
wire \fsm|curr_state.S3~q ;
wire \fsm|curr_state~38_combout ;
wire \fsm|curr_state.L4~q ;
wire \fsm|curr_state~30_combout ;
wire \fsm|curr_state.S4~q ;
wire \fsm|curr_state~39_combout ;
wire \fsm|curr_state.L5~q ;
wire \fsm|curr_state~31_combout ;
wire \fsm|curr_state.S5~q ;
wire \fsm|curr_state~40_combout ;
wire \fsm|curr_state.L6~q ;
wire \fsm|curr_state~32_combout ;
wire \fsm|curr_state.S6~q ;
wire \fsm|curr_state~41_combout ;
wire \fsm|curr_state.L7~q ;
wire \fsm|curr_state~33_combout ;
wire \fsm|curr_state.S7~q ;
wire \fsm|curr_state~42_combout ;
wire \fsm|curr_state.L8~q ;
wire \fsm|curr_state~34_combout ;
wire \fsm|curr_state.S8~q ;
wire \fsm|Selector17~0_combout ;
wire \fsm|curr_state.Comp~q ;
wire \fsm|curr_state~26_combout ;
wire \fsm|curr_state.Reset~q ;
wire \SW[3]~input_o ;
wire \syncForSwtiches[3]|q~q ;
wire \SW[4]~input_o ;
wire \syncForSwtiches[4]|q~q ;
wire \SW[5]~input_o ;
wire \syncForSwtiches[5]|q~q ;
wire \SW[0]~input_o ;
wire \syncForSwtiches[0]|q~q ;
wire \adder|FA0|s~0_combout ;
wire \fsm|Selector19~0_combout ;
wire \fsm|WideOr20~1_combout ;
wire \fsm|WideOr20~0_combout ;
wire \fsm|WideOr20~combout ;
wire \RegX|Data~q ;
wire \SW[7]~input_o ;
wire \syncForSwtiches[7]|q~q ;
wire \adder|FA7|s~0_combout ;
wire \SW[6]~input_o ;
wire \syncForSwtiches[6]|q~q ;
wire \adder|FA4|c~0_combout ;
wire \adder|FA4|c~1_combout ;
wire \SW[2]~input_o ;
wire \syncForSwtiches[2]|q~q ;
wire \SW[1]~input_o ;
wire \syncForSwtiches[1]|q~q ;
wire \adder|FA1|c~0_combout ;
wire \adder|FA2|c~0_combout ;
wire \adder|FA4|c~2_combout ;
wire \adder|FA5|c~0_combout ;
wire \adder|FA7|s~combout ;
wire \RegA|Data_Out~11_combout ;
wire \fsm|WideOr19~1_combout ;
wire \fsm|WideOr19~0_combout ;
wire \RegA|Data_Out[5]~1_combout ;
wire \RegA|Data_Out~9_combout ;
wire \RegA|Data_Out~10_combout ;
wire \adder|FA5|s~combout ;
wire \RegA|Data_Out~8_combout ;
wire \adder|FA3|c~0_combout ;
wire \RegA|Data_Out~6_combout ;
wire \RegA|Data_Out~7_combout ;
wire \RegA|Data_Out~4_combout ;
wire \RegA|Data_Out~5_combout ;
wire \adder|FA2|s~0_combout ;
wire \RegA|Data_Out~3_combout ;
wire \adder|FA1|s~0_combout ;
wire \RegA|Data_Out~2_combout ;
wire \RegA|Data_Out~0_combout ;
wire \RegB|Data_Out~8_combout ;
wire \RegB|Data_Out[4]~1_combout ;
wire \RegB|Data_Out~7_combout ;
wire \RegB|Data_Out~6_combout ;
wire \RegB|Data_Out~5_combout ;
wire \RegB|Data_Out~4_combout ;
wire \RegB|Data_Out~3_combout ;
wire \RegB|Data_Out~2_combout ;
wire \RegB|Data_Out~0_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire [7:0] \RegA|Data_Out ;
wire [7:0] \RegB|Data_Out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \Aval[0]~output (
	.i(\RegA|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \Aval[1]~output (
	.i(\RegA|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \Aval[2]~output (
	.i(\RegA|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \Aval[3]~output (
	.i(\RegA|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \Aval[4]~output (
	.i(\RegA|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N16
fiftyfivenm_io_obuf \Aval[5]~output (
	.i(\RegA|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \Aval[6]~output (
	.i(\RegA|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \Aval[7]~output (
	.i(\RegA|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \Bval[0]~output (
	.i(\RegB|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \Bval[1]~output (
	.i(\RegB|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \Bval[2]~output (
	.i(\RegB|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \Bval[3]~output (
	.i(\RegB|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \Bval[4]~output (
	.i(\RegB|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \Bval[5]~output (
	.i(\RegB|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \Bval[6]~output (
	.i(\RegB|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \Bval[7]~output (
	.i(\RegB|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \Xval~output (
	.i(\RegX|Data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Xval~output_o ),
	.obar());
// synopsys translate_off
defparam \Xval~output .bus_hold = "false";
defparam \Xval~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Reset_Load_Clear~input (
	.i(Reset_Load_Clear),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset_Load_Clear~input_o ));
// synopsys translate_off
defparam \Reset_Load_Clear~input .bus_hold = "false";
defparam \Reset_Load_Clear~input .listen_to_nsleep_signal = "false";
defparam \Reset_Load_Clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y50_N11
dffeas \syncForReset|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reset_Load_Clear~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\syncForReset|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \syncForReset|q .is_wysiwyg = "true";
defparam \syncForReset|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N20
fiftyfivenm_lcell_comb \syncForRun|q~feeder (
// Equation(s):
// \syncForRun|q~feeder_combout  = \Run~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Run~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\syncForRun|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \syncForRun|q~feeder .lut_mask = 16'hF0F0;
defparam \syncForRun|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N21
dffeas \syncForRun|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\syncForRun|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\syncForRun|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \syncForRun|q .is_wysiwyg = "true";
defparam \syncForRun|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
fiftyfivenm_lcell_comb \fsm|curr_state~43 (
// Equation(s):
// \fsm|curr_state~43_combout  = (!\syncForReset|q~q  & ((!\syncForRun|q~q ) # (!\fsm|curr_state.Reset~q )))

	.dataa(gnd),
	.datab(\fsm|curr_state.Reset~q ),
	.datac(\syncForReset|q~q ),
	.datad(\syncForRun|q~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~43_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~43 .lut_mask = 16'h030F;
defparam \fsm|curr_state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N17
dffeas \fsm|curr_state.CAX (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fsm|curr_state~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.CAX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.CAX .is_wysiwyg = "true";
defparam \fsm|curr_state.CAX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
fiftyfivenm_lcell_comb \fsm|curr_state~35 (
// Equation(s):
// \fsm|curr_state~35_combout  = (!\syncForReset|q~q  & !\fsm|curr_state.CAX~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(\fsm|curr_state.CAX~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~35 .lut_mask = 16'h000F;
defparam \fsm|curr_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N23
dffeas \fsm|curr_state.L1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.L1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.L1 .is_wysiwyg = "true";
defparam \fsm|curr_state.L1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N8
fiftyfivenm_lcell_comb \fsm|curr_state~27 (
// Equation(s):
// \fsm|curr_state~27_combout  = (\fsm|curr_state.L1~q  & !\syncForReset|q~q )

	.dataa(\fsm|curr_state.L1~q ),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsm|curr_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~27 .lut_mask = 16'h0A0A;
defparam \fsm|curr_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N9
dffeas \fsm|curr_state.S1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.S1 .is_wysiwyg = "true";
defparam \fsm|curr_state.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
fiftyfivenm_lcell_comb \fsm|curr_state~36 (
// Equation(s):
// \fsm|curr_state~36_combout  = (\fsm|curr_state.S1~q  & !\syncForReset|q~q )

	.dataa(gnd),
	.datab(\fsm|curr_state.S1~q ),
	.datac(\syncForReset|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsm|curr_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~36 .lut_mask = 16'h0C0C;
defparam \fsm|curr_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N25
dffeas \fsm|curr_state.L2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.L2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.L2 .is_wysiwyg = "true";
defparam \fsm|curr_state.L2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N18
fiftyfivenm_lcell_comb \fsm|curr_state~28 (
// Equation(s):
// \fsm|curr_state~28_combout  = (!\syncForReset|q~q  & \fsm|curr_state.L2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(\fsm|curr_state.L2~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~28 .lut_mask = 16'h0F00;
defparam \fsm|curr_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N19
dffeas \fsm|curr_state.S2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.S2 .is_wysiwyg = "true";
defparam \fsm|curr_state.S2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N30
fiftyfivenm_lcell_comb \fsm|curr_state~37 (
// Equation(s):
// \fsm|curr_state~37_combout  = (!\syncForReset|q~q  & \fsm|curr_state.S2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(\fsm|curr_state.S2~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~37 .lut_mask = 16'h0F00;
defparam \fsm|curr_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N31
dffeas \fsm|curr_state.L3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.L3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.L3 .is_wysiwyg = "true";
defparam \fsm|curr_state.L3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N4
fiftyfivenm_lcell_comb \fsm|curr_state~29 (
// Equation(s):
// \fsm|curr_state~29_combout  = (\fsm|curr_state.L3~q  & !\syncForReset|q~q )

	.dataa(\fsm|curr_state.L3~q ),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsm|curr_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~29 .lut_mask = 16'h0A0A;
defparam \fsm|curr_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N5
dffeas \fsm|curr_state.S3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.S3 .is_wysiwyg = "true";
defparam \fsm|curr_state.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N28
fiftyfivenm_lcell_comb \fsm|curr_state~38 (
// Equation(s):
// \fsm|curr_state~38_combout  = (!\syncForReset|q~q  & \fsm|curr_state.S3~q )

	.dataa(gnd),
	.datab(\syncForReset|q~q ),
	.datac(\fsm|curr_state.S3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsm|curr_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~38 .lut_mask = 16'h3030;
defparam \fsm|curr_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N29
dffeas \fsm|curr_state.L4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.L4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.L4 .is_wysiwyg = "true";
defparam \fsm|curr_state.L4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N6
fiftyfivenm_lcell_comb \fsm|curr_state~30 (
// Equation(s):
// \fsm|curr_state~30_combout  = (!\syncForReset|q~q  & \fsm|curr_state.L4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(\fsm|curr_state.L4~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~30 .lut_mask = 16'h0F00;
defparam \fsm|curr_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N7
dffeas \fsm|curr_state.S4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.S4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.S4 .is_wysiwyg = "true";
defparam \fsm|curr_state.S4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N30
fiftyfivenm_lcell_comb \fsm|curr_state~39 (
// Equation(s):
// \fsm|curr_state~39_combout  = (!\syncForReset|q~q  & \fsm|curr_state.S4~q )

	.dataa(gnd),
	.datab(\syncForReset|q~q ),
	.datac(\fsm|curr_state.S4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsm|curr_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~39 .lut_mask = 16'h3030;
defparam \fsm|curr_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N31
dffeas \fsm|curr_state.L5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.L5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.L5 .is_wysiwyg = "true";
defparam \fsm|curr_state.L5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
fiftyfivenm_lcell_comb \fsm|curr_state~31 (
// Equation(s):
// \fsm|curr_state~31_combout  = (\fsm|curr_state.L5~q  & !\syncForReset|q~q )

	.dataa(\fsm|curr_state.L5~q ),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsm|curr_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~31 .lut_mask = 16'h0A0A;
defparam \fsm|curr_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N9
dffeas \fsm|curr_state.S5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fsm|curr_state~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.S5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.S5 .is_wysiwyg = "true";
defparam \fsm|curr_state.S5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N24
fiftyfivenm_lcell_comb \fsm|curr_state~40 (
// Equation(s):
// \fsm|curr_state~40_combout  = (!\syncForReset|q~q  & \fsm|curr_state.S5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(\fsm|curr_state.S5~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~40 .lut_mask = 16'h0F00;
defparam \fsm|curr_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N25
dffeas \fsm|curr_state.L6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.L6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.L6 .is_wysiwyg = "true";
defparam \fsm|curr_state.L6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N6
fiftyfivenm_lcell_comb \fsm|curr_state~32 (
// Equation(s):
// \fsm|curr_state~32_combout  = (!\syncForReset|q~q  & \fsm|curr_state.L6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(\fsm|curr_state.L6~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~32 .lut_mask = 16'h0F00;
defparam \fsm|curr_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N7
dffeas \fsm|curr_state.S6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.S6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.S6 .is_wysiwyg = "true";
defparam \fsm|curr_state.S6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N22
fiftyfivenm_lcell_comb \fsm|curr_state~41 (
// Equation(s):
// \fsm|curr_state~41_combout  = (!\syncForReset|q~q  & \fsm|curr_state.S6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(\fsm|curr_state.S6~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~41 .lut_mask = 16'h0F00;
defparam \fsm|curr_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N23
dffeas \fsm|curr_state.L7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.L7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.L7 .is_wysiwyg = "true";
defparam \fsm|curr_state.L7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N0
fiftyfivenm_lcell_comb \fsm|curr_state~33 (
// Equation(s):
// \fsm|curr_state~33_combout  = (\fsm|curr_state.L7~q  & !\syncForReset|q~q )

	.dataa(\fsm|curr_state.L7~q ),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fsm|curr_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~33 .lut_mask = 16'h0A0A;
defparam \fsm|curr_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N1
dffeas \fsm|curr_state.S7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.S7 .is_wysiwyg = "true";
defparam \fsm|curr_state.S7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N28
fiftyfivenm_lcell_comb \fsm|curr_state~42 (
// Equation(s):
// \fsm|curr_state~42_combout  = (!\syncForReset|q~q  & \fsm|curr_state.S7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(\fsm|curr_state.S7~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~42_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~42 .lut_mask = 16'h0F00;
defparam \fsm|curr_state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N29
dffeas \fsm|curr_state.L8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.L8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.L8 .is_wysiwyg = "true";
defparam \fsm|curr_state.L8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N18
fiftyfivenm_lcell_comb \fsm|curr_state~34 (
// Equation(s):
// \fsm|curr_state~34_combout  = (!\syncForReset|q~q  & \fsm|curr_state.L8~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(\fsm|curr_state.L8~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~34 .lut_mask = 16'h0F00;
defparam \fsm|curr_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N19
dffeas \fsm|curr_state.S8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.S8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.S8 .is_wysiwyg = "true";
defparam \fsm|curr_state.S8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
fiftyfivenm_lcell_comb \fsm|Selector17~0 (
// Equation(s):
// \fsm|Selector17~0_combout  = (\fsm|curr_state.S8~q ) # ((\syncForRun|q~q  & \fsm|curr_state.Comp~q ))

	.dataa(gnd),
	.datab(\syncForRun|q~q ),
	.datac(\fsm|curr_state.Comp~q ),
	.datad(\fsm|curr_state.S8~q ),
	.cin(gnd),
	.combout(\fsm|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Selector17~0 .lut_mask = 16'hFFC0;
defparam \fsm|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N13
dffeas \fsm|curr_state.Comp (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\syncForReset|q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.Comp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.Comp .is_wysiwyg = "true";
defparam \fsm|curr_state.Comp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N14
fiftyfivenm_lcell_comb \fsm|curr_state~26 (
// Equation(s):
// \fsm|curr_state~26_combout  = (!\syncForReset|q~q  & (!\syncForRun|q~q  & ((\fsm|curr_state.Reset~q ) # (\fsm|curr_state.Comp~q ))))

	.dataa(\syncForReset|q~q ),
	.datab(\syncForRun|q~q ),
	.datac(\fsm|curr_state.Reset~q ),
	.datad(\fsm|curr_state.Comp~q ),
	.cin(gnd),
	.combout(\fsm|curr_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|curr_state~26 .lut_mask = 16'h1110;
defparam \fsm|curr_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N15
dffeas \fsm|curr_state.Reset (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\fsm|curr_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|curr_state.Reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|curr_state.Reset .is_wysiwyg = "true";
defparam \fsm|curr_state.Reset .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y50_N29
dffeas \syncForSwtiches[3]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\syncForSwtiches[3]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \syncForSwtiches[3]|q .is_wysiwyg = "true";
defparam \syncForSwtiches[3]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y50_N23
dffeas \syncForSwtiches[4]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\syncForSwtiches[4]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \syncForSwtiches[4]|q .is_wysiwyg = "true";
defparam \syncForSwtiches[4]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y50_N1
dffeas \syncForSwtiches[5]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\syncForSwtiches[5]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \syncForSwtiches[5]|q .is_wysiwyg = "true";
defparam \syncForSwtiches[5]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y50_N3
dffeas \syncForSwtiches[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\syncForSwtiches[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \syncForSwtiches[0]|q .is_wysiwyg = "true";
defparam \syncForSwtiches[0]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N10
fiftyfivenm_lcell_comb \adder|FA0|s~0 (
// Equation(s):
// \adder|FA0|s~0_combout  = \RegA|Data_Out [0] $ (\syncForSwtiches[0]|q~q )

	.dataa(\RegA|Data_Out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\syncForSwtiches[0]|q~q ),
	.cin(gnd),
	.combout(\adder|FA0|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA0|s~0 .lut_mask = 16'h55AA;
defparam \adder|FA0|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N10
fiftyfivenm_lcell_comb \fsm|Selector19~0 (
// Equation(s):
// \fsm|Selector19~0_combout  = ((\syncForReset|q~q  & \fsm|curr_state.Reset~q )) # (!\fsm|curr_state.CAX~q )

	.dataa(\fsm|curr_state.CAX~q ),
	.datab(gnd),
	.datac(\syncForReset|q~q ),
	.datad(\fsm|curr_state.Reset~q ),
	.cin(gnd),
	.combout(\fsm|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Selector19~0 .lut_mask = 16'hF555;
defparam \fsm|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N14
fiftyfivenm_lcell_comb \fsm|WideOr20~1 (
// Equation(s):
// \fsm|WideOr20~1_combout  = (\fsm|curr_state.L5~q ) # ((\fsm|curr_state.L6~q ) # ((\fsm|curr_state.L7~q ) # (\fsm|curr_state.L8~q )))

	.dataa(\fsm|curr_state.L5~q ),
	.datab(\fsm|curr_state.L6~q ),
	.datac(\fsm|curr_state.L7~q ),
	.datad(\fsm|curr_state.L8~q ),
	.cin(gnd),
	.combout(\fsm|WideOr20~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|WideOr20~1 .lut_mask = 16'hFFFE;
defparam \fsm|WideOr20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
fiftyfivenm_lcell_comb \fsm|WideOr20~0 (
// Equation(s):
// \fsm|WideOr20~0_combout  = (\fsm|curr_state.L1~q ) # ((\fsm|curr_state.L2~q ) # ((\fsm|curr_state.L3~q ) # (\fsm|curr_state.L4~q )))

	.dataa(\fsm|curr_state.L1~q ),
	.datab(\fsm|curr_state.L2~q ),
	.datac(\fsm|curr_state.L3~q ),
	.datad(\fsm|curr_state.L4~q ),
	.cin(gnd),
	.combout(\fsm|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|WideOr20~0 .lut_mask = 16'hFFFE;
defparam \fsm|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N16
fiftyfivenm_lcell_comb \fsm|WideOr20 (
// Equation(s):
// \fsm|WideOr20~combout  = (\fsm|WideOr20~1_combout ) # (\fsm|WideOr20~0_combout )

	.dataa(gnd),
	.datab(\fsm|WideOr20~1_combout ),
	.datac(gnd),
	.datad(\fsm|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\fsm|WideOr20~combout ),
	.cout());
// synopsys translate_off
defparam \fsm|WideOr20 .lut_mask = 16'hFFCC;
defparam \fsm|WideOr20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N5
dffeas \RegX|Data (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegX|Data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegX|Data .is_wysiwyg = "true";
defparam \RegX|Data .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y50_N13
dffeas \syncForSwtiches[7]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\syncForSwtiches[7]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \syncForSwtiches[7]|q .is_wysiwyg = "true";
defparam \syncForSwtiches[7]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N12
fiftyfivenm_lcell_comb \adder|FA7|s~0 (
// Equation(s):
// \adder|FA7|s~0_combout  = \syncForSwtiches[7]|q~q  $ (\RegA|Data_Out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\syncForSwtiches[7]|q~q ),
	.datad(\RegA|Data_Out [7]),
	.cin(gnd),
	.combout(\adder|FA7|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA7|s~0 .lut_mask = 16'h0FF0;
defparam \adder|FA7|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y50_N15
dffeas \syncForSwtiches[6]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\syncForSwtiches[6]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \syncForSwtiches[6]|q .is_wysiwyg = "true";
defparam \syncForSwtiches[6]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
fiftyfivenm_lcell_comb \adder|FA4|c~0 (
// Equation(s):
// \adder|FA4|c~0_combout  = (\syncForSwtiches[4]|q~q  & \RegA|Data_Out [4])

	.dataa(\syncForSwtiches[4]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|Data_Out [4]),
	.cin(gnd),
	.combout(\adder|FA4|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA4|c~0 .lut_mask = 16'hAA00;
defparam \adder|FA4|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
fiftyfivenm_lcell_comb \adder|FA4|c~1 (
// Equation(s):
// \adder|FA4|c~1_combout  = (\syncForSwtiches[4]|q~q ) # (\RegA|Data_Out [4])

	.dataa(\syncForSwtiches[4]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegA|Data_Out [4]),
	.cin(gnd),
	.combout(\adder|FA4|c~1_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA4|c~1 .lut_mask = 16'hFFAA;
defparam \adder|FA4|c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y50_N7
dffeas \syncForSwtiches[2]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\syncForSwtiches[2]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \syncForSwtiches[2]|q .is_wysiwyg = "true";
defparam \syncForSwtiches[2]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y50_N21
dffeas \syncForSwtiches[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\syncForSwtiches[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \syncForSwtiches[1]|q .is_wysiwyg = "true";
defparam \syncForSwtiches[1]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
fiftyfivenm_lcell_comb \adder|FA1|c~0 (
// Equation(s):
// \adder|FA1|c~0_combout  = (\syncForSwtiches[1]|q~q  & ((\RegA|Data_Out [1]) # ((\RegA|Data_Out [0] & \syncForSwtiches[0]|q~q )))) # (!\syncForSwtiches[1]|q~q  & (\RegA|Data_Out [0] & (\syncForSwtiches[0]|q~q  & \RegA|Data_Out [1])))

	.dataa(\RegA|Data_Out [0]),
	.datab(\syncForSwtiches[0]|q~q ),
	.datac(\syncForSwtiches[1]|q~q ),
	.datad(\RegA|Data_Out [1]),
	.cin(gnd),
	.combout(\adder|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA1|c~0 .lut_mask = 16'hF880;
defparam \adder|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
fiftyfivenm_lcell_comb \adder|FA2|c~0 (
// Equation(s):
// \adder|FA2|c~0_combout  = (\RegA|Data_Out [2] & ((\syncForSwtiches[2]|q~q ) # (\adder|FA1|c~0_combout ))) # (!\RegA|Data_Out [2] & (\syncForSwtiches[2]|q~q  & \adder|FA1|c~0_combout ))

	.dataa(gnd),
	.datab(\RegA|Data_Out [2]),
	.datac(\syncForSwtiches[2]|q~q ),
	.datad(\adder|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\adder|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA2|c~0 .lut_mask = 16'hFCC0;
defparam \adder|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
fiftyfivenm_lcell_comb \adder|FA4|c~2 (
// Equation(s):
// \adder|FA4|c~2_combout  = (\adder|FA4|c~1_combout  & ((\RegA|Data_Out [3] & ((\syncForSwtiches[3]|q~q ) # (\adder|FA2|c~0_combout ))) # (!\RegA|Data_Out [3] & (\syncForSwtiches[3]|q~q  & \adder|FA2|c~0_combout ))))

	.dataa(\adder|FA4|c~1_combout ),
	.datab(\RegA|Data_Out [3]),
	.datac(\syncForSwtiches[3]|q~q ),
	.datad(\adder|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\adder|FA4|c~2_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA4|c~2 .lut_mask = 16'hA880;
defparam \adder|FA4|c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
fiftyfivenm_lcell_comb \adder|FA5|c~0 (
// Equation(s):
// \adder|FA5|c~0_combout  = (\RegA|Data_Out [5] & ((\adder|FA4|c~0_combout ) # ((\syncForSwtiches[5]|q~q ) # (\adder|FA4|c~2_combout )))) # (!\RegA|Data_Out [5] & (\syncForSwtiches[5]|q~q  & ((\adder|FA4|c~0_combout ) # (\adder|FA4|c~2_combout ))))

	.dataa(\adder|FA4|c~0_combout ),
	.datab(\RegA|Data_Out [5]),
	.datac(\syncForSwtiches[5]|q~q ),
	.datad(\adder|FA4|c~2_combout ),
	.cin(gnd),
	.combout(\adder|FA5|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA5|c~0 .lut_mask = 16'hFCE8;
defparam \adder|FA5|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
fiftyfivenm_lcell_comb \adder|FA7|s (
// Equation(s):
// \adder|FA7|s~combout  = \adder|FA7|s~0_combout  $ (((\syncForSwtiches[6]|q~q  & ((\RegA|Data_Out [6]) # (\adder|FA5|c~0_combout ))) # (!\syncForSwtiches[6]|q~q  & (\RegA|Data_Out [6] & \adder|FA5|c~0_combout ))))

	.dataa(\adder|FA7|s~0_combout ),
	.datab(\syncForSwtiches[6]|q~q ),
	.datac(\RegA|Data_Out [6]),
	.datad(\adder|FA5|c~0_combout ),
	.cin(gnd),
	.combout(\adder|FA7|s~combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA7|s .lut_mask = 16'h566A;
defparam \adder|FA7|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
fiftyfivenm_lcell_comb \RegA|Data_Out~11 (
// Equation(s):
// \RegA|Data_Out~11_combout  = (!\fsm|Selector19~0_combout  & ((\fsm|WideOr20~combout  & ((\adder|FA7|s~combout ))) # (!\fsm|WideOr20~combout  & (\RegX|Data~q ))))

	.dataa(\fsm|Selector19~0_combout ),
	.datab(\fsm|WideOr20~combout ),
	.datac(\RegX|Data~q ),
	.datad(\adder|FA7|s~combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~11 .lut_mask = 16'h5410;
defparam \RegA|Data_Out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N8
fiftyfivenm_lcell_comb \fsm|WideOr19~1 (
// Equation(s):
// \fsm|WideOr19~1_combout  = (!\fsm|curr_state.S6~q  & (!\fsm|curr_state.S7~q  & (!\fsm|curr_state.S5~q  & !\fsm|curr_state.S8~q )))

	.dataa(\fsm|curr_state.S6~q ),
	.datab(\fsm|curr_state.S7~q ),
	.datac(\fsm|curr_state.S5~q ),
	.datad(\fsm|curr_state.S8~q ),
	.cin(gnd),
	.combout(\fsm|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|WideOr19~1 .lut_mask = 16'h0001;
defparam \fsm|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N0
fiftyfivenm_lcell_comb \fsm|WideOr19~0 (
// Equation(s):
// \fsm|WideOr19~0_combout  = (!\fsm|curr_state.S4~q  & (!\fsm|curr_state.S1~q  & (!\fsm|curr_state.S3~q  & !\fsm|curr_state.S2~q )))

	.dataa(\fsm|curr_state.S4~q ),
	.datab(\fsm|curr_state.S1~q ),
	.datac(\fsm|curr_state.S3~q ),
	.datad(\fsm|curr_state.S2~q ),
	.cin(gnd),
	.combout(\fsm|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|WideOr19~0 .lut_mask = 16'h0001;
defparam \fsm|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N2
fiftyfivenm_lcell_comb \RegA|Data_Out[5]~1 (
// Equation(s):
// \RegA|Data_Out[5]~1_combout  = (\fsm|Selector19~0_combout ) # (((\fsm|WideOr20~combout ) # (!\fsm|WideOr19~0_combout )) # (!\fsm|WideOr19~1_combout ))

	.dataa(\fsm|Selector19~0_combout ),
	.datab(\fsm|WideOr19~1_combout ),
	.datac(\fsm|WideOr19~0_combout ),
	.datad(\fsm|WideOr20~combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out[5]~1 .lut_mask = 16'hFFBF;
defparam \RegA|Data_Out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N27
dffeas \RegA|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegA|Data_Out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegA|Data_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[7] .is_wysiwyg = "true";
defparam \RegA|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
fiftyfivenm_lcell_comb \RegA|Data_Out~9 (
// Equation(s):
// \RegA|Data_Out~9_combout  = \RegA|Data_Out [6] $ (\syncForSwtiches[6]|q~q  $ (\adder|FA5|c~0_combout ))

	.dataa(gnd),
	.datab(\RegA|Data_Out [6]),
	.datac(\syncForSwtiches[6]|q~q ),
	.datad(\adder|FA5|c~0_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~9 .lut_mask = 16'hC33C;
defparam \RegA|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
fiftyfivenm_lcell_comb \RegA|Data_Out~10 (
// Equation(s):
// \RegA|Data_Out~10_combout  = (!\fsm|Selector19~0_combout  & ((\fsm|WideOr20~combout  & ((\RegA|Data_Out~9_combout ))) # (!\fsm|WideOr20~combout  & (\RegA|Data_Out [7]))))

	.dataa(\fsm|WideOr20~combout ),
	.datab(\RegA|Data_Out [7]),
	.datac(\RegA|Data_Out~9_combout ),
	.datad(\fsm|Selector19~0_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~10 .lut_mask = 16'h00E4;
defparam \RegA|Data_Out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N9
dffeas \RegA|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[6] .is_wysiwyg = "true";
defparam \RegA|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
fiftyfivenm_lcell_comb \adder|FA5|s (
// Equation(s):
// \adder|FA5|s~combout  = \syncForSwtiches[5]|q~q  $ (\RegA|Data_Out [5] $ (((\adder|FA4|c~0_combout ) # (\adder|FA4|c~2_combout ))))

	.dataa(\syncForSwtiches[5]|q~q ),
	.datab(\RegA|Data_Out [5]),
	.datac(\adder|FA4|c~0_combout ),
	.datad(\adder|FA4|c~2_combout ),
	.cin(gnd),
	.combout(\adder|FA5|s~combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA5|s .lut_mask = 16'h9996;
defparam \adder|FA5|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N20
fiftyfivenm_lcell_comb \RegA|Data_Out~8 (
// Equation(s):
// \RegA|Data_Out~8_combout  = (!\fsm|Selector19~0_combout  & ((\fsm|WideOr20~combout  & ((\adder|FA5|s~combout ))) # (!\fsm|WideOr20~combout  & (\RegA|Data_Out [6]))))

	.dataa(\fsm|Selector19~0_combout ),
	.datab(\fsm|WideOr20~combout ),
	.datac(\RegA|Data_Out [6]),
	.datad(\adder|FA5|s~combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~8 .lut_mask = 16'h5410;
defparam \RegA|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N21
dffeas \RegA|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[5] .is_wysiwyg = "true";
defparam \RegA|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
fiftyfivenm_lcell_comb \adder|FA3|c~0 (
// Equation(s):
// \adder|FA3|c~0_combout  = (\syncForSwtiches[3]|q~q  & ((\RegA|Data_Out [3]) # (\adder|FA2|c~0_combout ))) # (!\syncForSwtiches[3]|q~q  & (\RegA|Data_Out [3] & \adder|FA2|c~0_combout ))

	.dataa(\syncForSwtiches[3]|q~q ),
	.datab(\RegA|Data_Out [3]),
	.datac(gnd),
	.datad(\adder|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\adder|FA3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA3|c~0 .lut_mask = 16'hEE88;
defparam \adder|FA3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
fiftyfivenm_lcell_comb \RegA|Data_Out~6 (
// Equation(s):
// \RegA|Data_Out~6_combout  = (\fsm|WideOr20~combout  & (\adder|FA3|c~0_combout  $ (\syncForSwtiches[4]|q~q  $ (\RegA|Data_Out [4]))))

	.dataa(\fsm|WideOr20~combout ),
	.datab(\adder|FA3|c~0_combout ),
	.datac(\syncForSwtiches[4]|q~q ),
	.datad(\RegA|Data_Out [4]),
	.cin(gnd),
	.combout(\RegA|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~6 .lut_mask = 16'h8228;
defparam \RegA|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
fiftyfivenm_lcell_comb \RegA|Data_Out~7 (
// Equation(s):
// \RegA|Data_Out~7_combout  = (!\fsm|Selector19~0_combout  & ((\RegA|Data_Out~6_combout ) # ((\RegA|Data_Out [5] & !\fsm|WideOr20~combout ))))

	.dataa(\fsm|Selector19~0_combout ),
	.datab(\RegA|Data_Out [5]),
	.datac(\fsm|WideOr20~combout ),
	.datad(\RegA|Data_Out~6_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~7 .lut_mask = 16'h5504;
defparam \RegA|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N31
dffeas \RegA|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[4] .is_wysiwyg = "true";
defparam \RegA|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N18
fiftyfivenm_lcell_comb \RegA|Data_Out~4 (
// Equation(s):
// \RegA|Data_Out~4_combout  = (\fsm|WideOr20~combout  & (\syncForSwtiches[3]|q~q  $ (\RegA|Data_Out [3] $ (\adder|FA2|c~0_combout ))))

	.dataa(\syncForSwtiches[3]|q~q ),
	.datab(\RegA|Data_Out [3]),
	.datac(\adder|FA2|c~0_combout ),
	.datad(\fsm|WideOr20~combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~4 .lut_mask = 16'h9600;
defparam \RegA|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N24
fiftyfivenm_lcell_comb \RegA|Data_Out~5 (
// Equation(s):
// \RegA|Data_Out~5_combout  = (!\fsm|Selector19~0_combout  & ((\RegA|Data_Out~4_combout ) # ((\RegA|Data_Out [4] & !\fsm|WideOr20~combout ))))

	.dataa(\RegA|Data_Out [4]),
	.datab(\fsm|WideOr20~combout ),
	.datac(\fsm|Selector19~0_combout ),
	.datad(\RegA|Data_Out~4_combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~5 .lut_mask = 16'h0F02;
defparam \RegA|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N25
dffeas \RegA|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[3] .is_wysiwyg = "true";
defparam \RegA|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
fiftyfivenm_lcell_comb \adder|FA2|s~0 (
// Equation(s):
// \adder|FA2|s~0_combout  = \syncForSwtiches[2]|q~q  $ (\adder|FA1|c~0_combout  $ (\RegA|Data_Out [2]))

	.dataa(\syncForSwtiches[2]|q~q ),
	.datab(\adder|FA1|c~0_combout ),
	.datac(gnd),
	.datad(\RegA|Data_Out [2]),
	.cin(gnd),
	.combout(\adder|FA2|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA2|s~0 .lut_mask = 16'h9966;
defparam \adder|FA2|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
fiftyfivenm_lcell_comb \RegA|Data_Out~3 (
// Equation(s):
// \RegA|Data_Out~3_combout  = (!\fsm|Selector19~0_combout  & ((\fsm|WideOr20~combout  & ((\adder|FA2|s~0_combout ))) # (!\fsm|WideOr20~combout  & (\RegA|Data_Out [3]))))

	.dataa(\fsm|Selector19~0_combout ),
	.datab(\RegA|Data_Out [3]),
	.datac(\adder|FA2|s~0_combout ),
	.datad(\fsm|WideOr20~combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~3 .lut_mask = 16'h5044;
defparam \RegA|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N25
dffeas \RegA|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegA|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegA|Data_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[2] .is_wysiwyg = "true";
defparam \RegA|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
fiftyfivenm_lcell_comb \adder|FA1|s~0 (
// Equation(s):
// \adder|FA1|s~0_combout  = \syncForSwtiches[1]|q~q  $ (\RegA|Data_Out [1] $ (((\RegA|Data_Out [0] & \syncForSwtiches[0]|q~q ))))

	.dataa(\RegA|Data_Out [0]),
	.datab(\syncForSwtiches[0]|q~q ),
	.datac(\syncForSwtiches[1]|q~q ),
	.datad(\RegA|Data_Out [1]),
	.cin(gnd),
	.combout(\adder|FA1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|FA1|s~0 .lut_mask = 16'h8778;
defparam \adder|FA1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N26
fiftyfivenm_lcell_comb \RegA|Data_Out~2 (
// Equation(s):
// \RegA|Data_Out~2_combout  = (!\fsm|Selector19~0_combout  & ((\fsm|WideOr20~combout  & ((\adder|FA1|s~0_combout ))) # (!\fsm|WideOr20~combout  & (\RegA|Data_Out [2]))))

	.dataa(\fsm|Selector19~0_combout ),
	.datab(\RegA|Data_Out [2]),
	.datac(\adder|FA1|s~0_combout ),
	.datad(\fsm|WideOr20~combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~2 .lut_mask = 16'h5044;
defparam \RegA|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N19
dffeas \RegA|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegA|Data_Out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegA|Data_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[1] .is_wysiwyg = "true";
defparam \RegA|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N12
fiftyfivenm_lcell_comb \RegA|Data_Out~0 (
// Equation(s):
// \RegA|Data_Out~0_combout  = (!\fsm|Selector19~0_combout  & ((\fsm|WideOr20~combout  & (\adder|FA0|s~0_combout )) # (!\fsm|WideOr20~combout  & ((\RegA|Data_Out [1])))))

	.dataa(\adder|FA0|s~0_combout ),
	.datab(\RegA|Data_Out [1]),
	.datac(\fsm|Selector19~0_combout ),
	.datad(\fsm|WideOr20~combout ),
	.cin(gnd),
	.combout(\RegA|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegA|Data_Out~0 .lut_mask = 16'h0A0C;
defparam \RegA|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N13
dffeas \RegA|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegA|Data_Out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegA|Data_Out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegA|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegA|Data_Out[0] .is_wysiwyg = "true";
defparam \RegA|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
fiftyfivenm_lcell_comb \RegB|Data_Out~8 (
// Equation(s):
// \RegB|Data_Out~8_combout  = (\syncForReset|q~q  & ((\fsm|curr_state.Reset~q  & ((\syncForSwtiches[7]|q~q ))) # (!\fsm|curr_state.Reset~q  & (\RegA|Data_Out [0])))) # (!\syncForReset|q~q  & (((\RegA|Data_Out [0]))))

	.dataa(\syncForReset|q~q ),
	.datab(\fsm|curr_state.Reset~q ),
	.datac(\RegA|Data_Out [0]),
	.datad(\syncForSwtiches[7]|q~q ),
	.cin(gnd),
	.combout(\RegB|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~8 .lut_mask = 16'hF870;
defparam \RegB|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
fiftyfivenm_lcell_comb \RegB|Data_Out[4]~1 (
// Equation(s):
// \RegB|Data_Out[4]~1_combout  = (((\syncForReset|q~q  & \fsm|curr_state.Reset~q )) # (!\fsm|WideOr19~0_combout )) # (!\fsm|WideOr19~1_combout )

	.dataa(\syncForReset|q~q ),
	.datab(\fsm|curr_state.Reset~q ),
	.datac(\fsm|WideOr19~1_combout ),
	.datad(\fsm|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\RegB|Data_Out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out[4]~1 .lut_mask = 16'h8FFF;
defparam \RegB|Data_Out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N27
dffeas \RegB|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[7] .is_wysiwyg = "true";
defparam \RegB|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
fiftyfivenm_lcell_comb \RegB|Data_Out~7 (
// Equation(s):
// \RegB|Data_Out~7_combout  = (\syncForReset|q~q  & ((\fsm|curr_state.Reset~q  & ((\syncForSwtiches[6]|q~q ))) # (!\fsm|curr_state.Reset~q  & (\RegB|Data_Out [7])))) # (!\syncForReset|q~q  & (((\RegB|Data_Out [7]))))

	.dataa(\syncForReset|q~q ),
	.datab(\fsm|curr_state.Reset~q ),
	.datac(\RegB|Data_Out [7]),
	.datad(\syncForSwtiches[6]|q~q ),
	.cin(gnd),
	.combout(\RegB|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~7 .lut_mask = 16'hF870;
defparam \RegB|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N9
dffeas \RegB|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[6] .is_wysiwyg = "true";
defparam \RegB|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
fiftyfivenm_lcell_comb \RegB|Data_Out~6 (
// Equation(s):
// \RegB|Data_Out~6_combout  = (\syncForReset|q~q  & ((\fsm|curr_state.Reset~q  & (\syncForSwtiches[5]|q~q )) # (!\fsm|curr_state.Reset~q  & ((\RegB|Data_Out [6]))))) # (!\syncForReset|q~q  & (((\RegB|Data_Out [6]))))

	.dataa(\syncForReset|q~q ),
	.datab(\fsm|curr_state.Reset~q ),
	.datac(\syncForSwtiches[5]|q~q ),
	.datad(\RegB|Data_Out [6]),
	.cin(gnd),
	.combout(\RegB|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~6 .lut_mask = 16'hF780;
defparam \RegB|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N3
dffeas \RegB|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[5] .is_wysiwyg = "true";
defparam \RegB|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
fiftyfivenm_lcell_comb \RegB|Data_Out~5 (
// Equation(s):
// \RegB|Data_Out~5_combout  = (\syncForReset|q~q  & ((\fsm|curr_state.Reset~q  & (\syncForSwtiches[4]|q~q )) # (!\fsm|curr_state.Reset~q  & ((\RegB|Data_Out [5]))))) # (!\syncForReset|q~q  & (((\RegB|Data_Out [5]))))

	.dataa(\syncForReset|q~q ),
	.datab(\syncForSwtiches[4]|q~q ),
	.datac(\fsm|curr_state.Reset~q ),
	.datad(\RegB|Data_Out [5]),
	.cin(gnd),
	.combout(\RegB|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~5 .lut_mask = 16'hDF80;
defparam \RegB|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N17
dffeas \RegB|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[4] .is_wysiwyg = "true";
defparam \RegB|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
fiftyfivenm_lcell_comb \RegB|Data_Out~4 (
// Equation(s):
// \RegB|Data_Out~4_combout  = (\syncForReset|q~q  & ((\fsm|curr_state.Reset~q  & (\syncForSwtiches[3]|q~q )) # (!\fsm|curr_state.Reset~q  & ((\RegB|Data_Out [4]))))) # (!\syncForReset|q~q  & (((\RegB|Data_Out [4]))))

	.dataa(\syncForReset|q~q ),
	.datab(\fsm|curr_state.Reset~q ),
	.datac(\syncForSwtiches[3]|q~q ),
	.datad(\RegB|Data_Out [4]),
	.cin(gnd),
	.combout(\RegB|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~4 .lut_mask = 16'hF780;
defparam \RegB|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N19
dffeas \RegB|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[3] .is_wysiwyg = "true";
defparam \RegB|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
fiftyfivenm_lcell_comb \RegB|Data_Out~3 (
// Equation(s):
// \RegB|Data_Out~3_combout  = (\syncForReset|q~q  & ((\fsm|curr_state.Reset~q  & ((\syncForSwtiches[2]|q~q ))) # (!\fsm|curr_state.Reset~q  & (\RegB|Data_Out [3])))) # (!\syncForReset|q~q  & (((\RegB|Data_Out [3]))))

	.dataa(\syncForReset|q~q ),
	.datab(\fsm|curr_state.Reset~q ),
	.datac(\RegB|Data_Out [3]),
	.datad(\syncForSwtiches[2]|q~q ),
	.cin(gnd),
	.combout(\RegB|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~3 .lut_mask = 16'hF870;
defparam \RegB|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N1
dffeas \RegB|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[2] .is_wysiwyg = "true";
defparam \RegB|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
fiftyfivenm_lcell_comb \RegB|Data_Out~2 (
// Equation(s):
// \RegB|Data_Out~2_combout  = (\syncForReset|q~q  & ((\fsm|curr_state.Reset~q  & (\syncForSwtiches[1]|q~q )) # (!\fsm|curr_state.Reset~q  & ((\RegB|Data_Out [2]))))) # (!\syncForReset|q~q  & (((\RegB|Data_Out [2]))))

	.dataa(\syncForReset|q~q ),
	.datab(\fsm|curr_state.Reset~q ),
	.datac(\syncForSwtiches[1]|q~q ),
	.datad(\RegB|Data_Out [2]),
	.cin(gnd),
	.combout(\RegB|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~2 .lut_mask = 16'hF780;
defparam \RegB|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N7
dffeas \RegB|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[1] .is_wysiwyg = "true";
defparam \RegB|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
fiftyfivenm_lcell_comb \RegB|Data_Out~0 (
// Equation(s):
// \RegB|Data_Out~0_combout  = (\fsm|curr_state.Reset~q  & ((\syncForReset|q~q  & ((\syncForSwtiches[0]|q~q ))) # (!\syncForReset|q~q  & (\RegB|Data_Out [1])))) # (!\fsm|curr_state.Reset~q  & (\RegB|Data_Out [1]))

	.dataa(\RegB|Data_Out [1]),
	.datab(\fsm|curr_state.Reset~q ),
	.datac(\syncForSwtiches[0]|q~q ),
	.datad(\syncForReset|q~q ),
	.cin(gnd),
	.combout(\RegB|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegB|Data_Out~0 .lut_mask = 16'hE2AA;
defparam \RegB|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N25
dffeas \RegB|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\RegB|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegB|Data_Out[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegB|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RegB|Data_Out[0] .is_wysiwyg = "true";
defparam \RegB|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N24
fiftyfivenm_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\RegB|Data_Out [3] & (\RegB|Data_Out [0] & (\RegB|Data_Out [2] $ (\RegB|Data_Out [1])))) # (!\RegB|Data_Out [3] & (!\RegB|Data_Out [1] & (\RegB|Data_Out [2] $ (\RegB|Data_Out [0]))))

	.dataa(\RegB|Data_Out [3]),
	.datab(\RegB|Data_Out [2]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h2094;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N6
fiftyfivenm_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\RegB|Data_Out [3] & ((\RegB|Data_Out [0] & ((\RegB|Data_Out [1]))) # (!\RegB|Data_Out [0] & (\RegB|Data_Out [2])))) # (!\RegB|Data_Out [3] & (\RegB|Data_Out [2] & (\RegB|Data_Out [0] $ (\RegB|Data_Out [1]))))

	.dataa(\RegB|Data_Out [3]),
	.datab(\RegB|Data_Out [2]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'hAC48;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N28
fiftyfivenm_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\RegB|Data_Out [3] & (\RegB|Data_Out [2] & ((\RegB|Data_Out [1]) # (!\RegB|Data_Out [0])))) # (!\RegB|Data_Out [3] & (!\RegB|Data_Out [2] & (!\RegB|Data_Out [0] & \RegB|Data_Out [1])))

	.dataa(\RegB|Data_Out [3]),
	.datab(\RegB|Data_Out [2]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'h8908;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N14
fiftyfivenm_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\RegB|Data_Out [1] & ((\RegB|Data_Out [2] & ((\RegB|Data_Out [0]))) # (!\RegB|Data_Out [2] & (\RegB|Data_Out [3] & !\RegB|Data_Out [0])))) # (!\RegB|Data_Out [1] & (!\RegB|Data_Out [3] & (\RegB|Data_Out [2] $ (\RegB|Data_Out 
// [0]))))

	.dataa(\RegB|Data_Out [3]),
	.datab(\RegB|Data_Out [2]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hC214;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N12
fiftyfivenm_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\RegB|Data_Out [1] & (!\RegB|Data_Out [3] & ((\RegB|Data_Out [0])))) # (!\RegB|Data_Out [1] & ((\RegB|Data_Out [2] & (!\RegB|Data_Out [3])) # (!\RegB|Data_Out [2] & ((\RegB|Data_Out [0])))))

	.dataa(\RegB|Data_Out [3]),
	.datab(\RegB|Data_Out [2]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h5074;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N26
fiftyfivenm_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\RegB|Data_Out [2] & (\RegB|Data_Out [0] & (\RegB|Data_Out [3] $ (\RegB|Data_Out [1])))) # (!\RegB|Data_Out [2] & (!\RegB|Data_Out [3] & ((\RegB|Data_Out [0]) # (\RegB|Data_Out [1]))))

	.dataa(\RegB|Data_Out [3]),
	.datab(\RegB|Data_Out [2]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h5190;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N20
fiftyfivenm_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\RegB|Data_Out [0] & ((\RegB|Data_Out [3]) # (\RegB|Data_Out [2] $ (\RegB|Data_Out [1])))) # (!\RegB|Data_Out [0] & ((\RegB|Data_Out [1]) # (\RegB|Data_Out [3] $ (\RegB|Data_Out [2]))))

	.dataa(\RegB|Data_Out [3]),
	.datab(\RegB|Data_Out [2]),
	.datac(\RegB|Data_Out [0]),
	.datad(\RegB|Data_Out [1]),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
fiftyfivenm_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\RegB|Data_Out [7] & (\RegB|Data_Out [4] & (\RegB|Data_Out [5] $ (\RegB|Data_Out [6])))) # (!\RegB|Data_Out [7] & (!\RegB|Data_Out [5] & (\RegB|Data_Out [6] $ (\RegB|Data_Out [4]))))

	.dataa(\RegB|Data_Out [7]),
	.datab(\RegB|Data_Out [5]),
	.datac(\RegB|Data_Out [6]),
	.datad(\RegB|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h2910;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
fiftyfivenm_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\RegB|Data_Out [7] & ((\RegB|Data_Out [4] & (\RegB|Data_Out [5])) # (!\RegB|Data_Out [4] & ((\RegB|Data_Out [6]))))) # (!\RegB|Data_Out [7] & (\RegB|Data_Out [6] & (\RegB|Data_Out [5] $ (\RegB|Data_Out [4]))))

	.dataa(\RegB|Data_Out [7]),
	.datab(\RegB|Data_Out [5]),
	.datac(\RegB|Data_Out [6]),
	.datad(\RegB|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'h98E0;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
fiftyfivenm_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\RegB|Data_Out [7] & (\RegB|Data_Out [6] & ((\RegB|Data_Out [5]) # (!\RegB|Data_Out [4])))) # (!\RegB|Data_Out [7] & (\RegB|Data_Out [5] & (!\RegB|Data_Out [6] & !\RegB|Data_Out [4])))

	.dataa(\RegB|Data_Out [7]),
	.datab(\RegB|Data_Out [5]),
	.datac(\RegB|Data_Out [6]),
	.datad(\RegB|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'h80A4;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
fiftyfivenm_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\RegB|Data_Out [5] & ((\RegB|Data_Out [6] & ((\RegB|Data_Out [4]))) # (!\RegB|Data_Out [6] & (\RegB|Data_Out [7] & !\RegB|Data_Out [4])))) # (!\RegB|Data_Out [5] & (!\RegB|Data_Out [7] & (\RegB|Data_Out [6] $ (\RegB|Data_Out 
// [4]))))

	.dataa(\RegB|Data_Out [7]),
	.datab(\RegB|Data_Out [5]),
	.datac(\RegB|Data_Out [6]),
	.datad(\RegB|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'hC118;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
fiftyfivenm_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\RegB|Data_Out [5] & (!\RegB|Data_Out [7] & ((\RegB|Data_Out [4])))) # (!\RegB|Data_Out [5] & ((\RegB|Data_Out [6] & (!\RegB|Data_Out [7])) # (!\RegB|Data_Out [6] & ((\RegB|Data_Out [4])))))

	.dataa(\RegB|Data_Out [7]),
	.datab(\RegB|Data_Out [5]),
	.datac(\RegB|Data_Out [6]),
	.datad(\RegB|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h5710;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
fiftyfivenm_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\RegB|Data_Out [5] & (!\RegB|Data_Out [7] & ((\RegB|Data_Out [4]) # (!\RegB|Data_Out [6])))) # (!\RegB|Data_Out [5] & (\RegB|Data_Out [4] & (\RegB|Data_Out [7] $ (!\RegB|Data_Out [6]))))

	.dataa(\RegB|Data_Out [7]),
	.datab(\RegB|Data_Out [5]),
	.datac(\RegB|Data_Out [6]),
	.datad(\RegB|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h6504;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
fiftyfivenm_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\RegB|Data_Out [4] & ((\RegB|Data_Out [7]) # (\RegB|Data_Out [5] $ (\RegB|Data_Out [6])))) # (!\RegB|Data_Out [4] & ((\RegB|Data_Out [5]) # (\RegB|Data_Out [7] $ (\RegB|Data_Out [6]))))

	.dataa(\RegB|Data_Out [7]),
	.datab(\RegB|Data_Out [5]),
	.datac(\RegB|Data_Out [6]),
	.datad(\RegB|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N12
fiftyfivenm_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\RegA|Data_Out [2] & (!\RegA|Data_Out [1] & (\RegA|Data_Out [3] $ (!\RegA|Data_Out [0])))) # (!\RegA|Data_Out [2] & (\RegA|Data_Out [0] & (\RegA|Data_Out [1] $ (!\RegA|Data_Out [3]))))

	.dataa(\RegA|Data_Out [2]),
	.datab(\RegA|Data_Out [1]),
	.datac(\RegA|Data_Out [3]),
	.datad(\RegA|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h6102;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N18
fiftyfivenm_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\RegA|Data_Out [1] & ((\RegA|Data_Out [0] & ((\RegA|Data_Out [3]))) # (!\RegA|Data_Out [0] & (\RegA|Data_Out [2])))) # (!\RegA|Data_Out [1] & (\RegA|Data_Out [2] & (\RegA|Data_Out [3] $ (\RegA|Data_Out [0]))))

	.dataa(\RegA|Data_Out [2]),
	.datab(\RegA|Data_Out [1]),
	.datac(\RegA|Data_Out [3]),
	.datad(\RegA|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N0
fiftyfivenm_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\RegA|Data_Out [2] & (\RegA|Data_Out [3] & ((\RegA|Data_Out [1]) # (!\RegA|Data_Out [0])))) # (!\RegA|Data_Out [2] & (\RegA|Data_Out [1] & (!\RegA|Data_Out [3] & !\RegA|Data_Out [0])))

	.dataa(\RegA|Data_Out [2]),
	.datab(\RegA|Data_Out [1]),
	.datac(\RegA|Data_Out [3]),
	.datad(\RegA|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'h80A4;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N26
fiftyfivenm_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\RegA|Data_Out [1] & ((\RegA|Data_Out [2] & ((\RegA|Data_Out [0]))) # (!\RegA|Data_Out [2] & (\RegA|Data_Out [3] & !\RegA|Data_Out [0])))) # (!\RegA|Data_Out [1] & (!\RegA|Data_Out [3] & (\RegA|Data_Out [2] $ (\RegA|Data_Out 
// [0]))))

	.dataa(\RegA|Data_Out [2]),
	.datab(\RegA|Data_Out [1]),
	.datac(\RegA|Data_Out [3]),
	.datad(\RegA|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'h8942;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N28
fiftyfivenm_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\RegA|Data_Out [1] & (((!\RegA|Data_Out [3] & \RegA|Data_Out [0])))) # (!\RegA|Data_Out [1] & ((\RegA|Data_Out [2] & (!\RegA|Data_Out [3])) # (!\RegA|Data_Out [2] & ((\RegA|Data_Out [0])))))

	.dataa(\RegA|Data_Out [2]),
	.datab(\RegA|Data_Out [1]),
	.datac(\RegA|Data_Out [3]),
	.datad(\RegA|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h1F02;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N22
fiftyfivenm_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\RegA|Data_Out [2] & (\RegA|Data_Out [0] & (\RegA|Data_Out [1] $ (\RegA|Data_Out [3])))) # (!\RegA|Data_Out [2] & (!\RegA|Data_Out [3] & ((\RegA|Data_Out [1]) # (\RegA|Data_Out [0]))))

	.dataa(\RegA|Data_Out [2]),
	.datab(\RegA|Data_Out [1]),
	.datac(\RegA|Data_Out [3]),
	.datad(\RegA|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h2D04;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N4
fiftyfivenm_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\RegA|Data_Out [0] & ((\RegA|Data_Out [3]) # (\RegA|Data_Out [2] $ (\RegA|Data_Out [1])))) # (!\RegA|Data_Out [0] & ((\RegA|Data_Out [1]) # (\RegA|Data_Out [2] $ (\RegA|Data_Out [3]))))

	.dataa(\RegA|Data_Out [2]),
	.datab(\RegA|Data_Out [1]),
	.datac(\RegA|Data_Out [3]),
	.datad(\RegA|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N16
fiftyfivenm_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\RegA|Data_Out [7] & (\RegA|Data_Out [4] & (\RegA|Data_Out [5] $ (\RegA|Data_Out [6])))) # (!\RegA|Data_Out [7] & (!\RegA|Data_Out [5] & (\RegA|Data_Out [6] $ (\RegA|Data_Out [4]))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [5]),
	.datac(\RegA|Data_Out [6]),
	.datad(\RegA|Data_Out [4]),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h2910;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N6
fiftyfivenm_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\RegA|Data_Out [7] & ((\RegA|Data_Out [4] & (\RegA|Data_Out [5])) # (!\RegA|Data_Out [4] & ((\RegA|Data_Out [6]))))) # (!\RegA|Data_Out [7] & (\RegA|Data_Out [6] & (\RegA|Data_Out [5] $ (\RegA|Data_Out [4]))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [5]),
	.datac(\RegA|Data_Out [6]),
	.datad(\RegA|Data_Out [4]),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'h98E0;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N30
fiftyfivenm_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\RegA|Data_Out [7] & (\RegA|Data_Out [6] & ((\RegA|Data_Out [5]) # (!\RegA|Data_Out [4])))) # (!\RegA|Data_Out [7] & (!\RegA|Data_Out [4] & (\RegA|Data_Out [5] & !\RegA|Data_Out [6])))

	.dataa(\RegA|Data_Out [4]),
	.datab(\RegA|Data_Out [5]),
	.datac(\RegA|Data_Out [7]),
	.datad(\RegA|Data_Out [6]),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'hD004;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N28
fiftyfivenm_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\RegA|Data_Out [5] & ((\RegA|Data_Out [4] & ((\RegA|Data_Out [6]))) # (!\RegA|Data_Out [4] & (\RegA|Data_Out [7] & !\RegA|Data_Out [6])))) # (!\RegA|Data_Out [5] & (!\RegA|Data_Out [7] & (\RegA|Data_Out [4] $ (\RegA|Data_Out 
// [6]))))

	.dataa(\RegA|Data_Out [4]),
	.datab(\RegA|Data_Out [5]),
	.datac(\RegA|Data_Out [7]),
	.datad(\RegA|Data_Out [6]),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'h8942;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N24
fiftyfivenm_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\RegA|Data_Out [5] & (!\RegA|Data_Out [7] & ((\RegA|Data_Out [4])))) # (!\RegA|Data_Out [5] & ((\RegA|Data_Out [6] & (!\RegA|Data_Out [7])) # (!\RegA|Data_Out [6] & ((\RegA|Data_Out [4])))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [5]),
	.datac(\RegA|Data_Out [6]),
	.datad(\RegA|Data_Out [4]),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h5710;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N14
fiftyfivenm_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\RegA|Data_Out [5] & (!\RegA|Data_Out [7] & ((\RegA|Data_Out [4]) # (!\RegA|Data_Out [6])))) # (!\RegA|Data_Out [5] & (\RegA|Data_Out [4] & (\RegA|Data_Out [7] $ (!\RegA|Data_Out [6]))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [5]),
	.datac(\RegA|Data_Out [6]),
	.datad(\RegA|Data_Out [4]),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h6504;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N0
fiftyfivenm_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\RegA|Data_Out [4] & ((\RegA|Data_Out [7]) # (\RegA|Data_Out [5] $ (\RegA|Data_Out [6])))) # (!\RegA|Data_Out [4] & ((\RegA|Data_Out [5]) # (\RegA|Data_Out [7] $ (\RegA|Data_Out [6]))))

	.dataa(\RegA|Data_Out [7]),
	.datab(\RegA|Data_Out [5]),
	.datac(\RegA|Data_Out [6]),
	.datad(\RegA|Data_Out [4]),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign Xval = \Xval~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
