/*
; stm32F217_fsmc.
; ===============

; SPDX-License-Identifier: MIT

;------------------------------------------------------------------------
; Author:	Generated using the .svd description	The 2025-01-01
; Modifs:
;
; Project:	uKOS-X
; Goal:		stm32F217_fsmc equates.
;
;   (c) 2025-2026, Edo. Franzi
;   --------------------------
;                                              __ ______  _____
;   Edo. Franzi                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-Noréaz           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   Description: Lightweight, real-time multitasking operating
;   system for embedded microcontroller and DSP-based systems.
;
;   Permission is hereby granted, free of charge, to any person
;   obtaining a copy of this software and associated documentation
;   files (the "Software"), to deal in the Software without restriction,
;   including without limitation the rights to use, copy, modify,
;   merge, publish, distribute, sublicense, and/or sell copies of the
;   Software, and to permit persons to whom the Software is furnished
;   to do so, subject to the following conditions:
;
;   The above copyright notice and this permission notice shall be
;   included in all copies or substantial portions of the Software.
;
;   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
;   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
;   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
;   NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
;   BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
;   ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
;   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
;   SOFTWARE.
;
;------------------------------------------------------------------------
*/

#pragma	once

#include	<stdint.h>

// FSMC address definitions
// ------------------------

typedef struct {
	volatile	uint32_t	BCR1;
	volatile	uint32_t	BTR1;
	volatile	uint32_t	BCR2;
	volatile	uint32_t	BTR2;
	volatile	uint32_t	BCR3;
	volatile	uint32_t	BTR3;
	volatile	uint32_t	BCR4;
	volatile	uint32_t	BTR4;
	volatile	uint32_t	RESERVED0[16];
	volatile	uint32_t	PCR2;
	volatile	uint32_t	SR2;
	volatile	uint32_t	PMEM2;
	volatile	uint32_t	PATT2;
	volatile	uint32_t	RESERVED1;
	volatile	uint32_t	ECCR2;
	volatile	uint32_t	RESERVED2[2];
	volatile	uint32_t	PCR3;
	volatile	uint32_t	SR3;
	volatile	uint32_t	PMEM3;
	volatile	uint32_t	PATT3;
	volatile	uint32_t	RESERVED3;
	volatile	uint32_t	ECCR3;
	volatile	uint32_t	RESERVED4[2];
	volatile	uint32_t	PCR4;
	volatile	uint32_t	SR4;
	volatile	uint32_t	PMEM4;
	volatile	uint32_t	PATT4;
	volatile	uint32_t	PIO4;
	volatile	uint32_t	RESERVED5[20];
	volatile	uint32_t	BWTR1;
	volatile	uint32_t	RESERVED6;
	volatile	uint32_t	BWTR2;
	volatile	uint32_t	RESERVED7;
	volatile	uint32_t	BWTR3;
	volatile	uint32_t	RESERVED8;
	volatile	uint32_t	BWTR4;
} FSMC_TypeDef;

#ifdef __cplusplus
#define	FSMC	reinterpret_cast<FSMC_TypeDef *>(0xA0000000u)

#else
#define	FSMC	((FSMC_TypeDef *)0xA0000000u)
#endif

// BCR1 Configuration

#define	FSMC_BCR1_MBKEN			(0x1u<<0)
#define	FSMC_BCR1_MUXEN			(0x1u<<1)
#define	FSMC_BCR1_MTYP			(0x3u<<2)
#define	FSMC_BCR1_MTYP_0		(0x1u<<2)
#define	FSMC_BCR1_MWID			(0x3u<<4)
#define	FSMC_BCR1_MWID_0		(0x1u<<4)
#define	FSMC_BCR1_FACCEN		(0x1u<<6)
#define	FSMC_BCR1_BURSTEN		(0x1u<<8)
#define	FSMC_BCR1_WAITPOL		(0x1u<<9)
#define	FSMC_BCR1_WAITCFG		(0x1u<<11)
#define	FSMC_BCR1_WREN			(0x1u<<12)
#define	FSMC_BCR1_WAITEN		(0x1u<<13)
#define	FSMC_BCR1_EXTMOD		(0x1u<<14)
#define	FSMC_BCR1_ASYNCWAIT		(0x1u<<15)
#define	FSMC_BCR1_CBURSTRW		(0x1u<<19)

// BTR1 Configuration

#define	FSMC_BTR1_ADDSET		(0xFu<<0)
#define	FSMC_BTR1_ADDSET_0		(0x1u<<0)
#define	FSMC_BTR1_ADDHLD		(0xFu<<4)
#define	FSMC_BTR1_ADDHLD_0		(0x1u<<4)
#define	FSMC_BTR1_DATAST		(0xFFu<<8)
#define	FSMC_BTR1_DATAST_0		(0x1u<<8)
#define	FSMC_BTR1_BUSTURN		(0xFu<<16)
#define	FSMC_BTR1_BUSTURN_0		(0x1u<<16)
#define	FSMC_BTR1_CLKDIV		(0xFu<<20)
#define	FSMC_BTR1_CLKDIV_0		(0x1u<<20)
#define	FSMC_BTR1_DATLAT		(0xFu<<24)
#define	FSMC_BTR1_DATLAT_0		(0x1u<<24)
#define	FSMC_BTR1_ACCMOD		(0x3u<<28)
#define	FSMC_BTR1_ACCMOD_0		(0x1u<<28)

// BCR2 Configuration

#define	FSMC_BCR2_MBKEN			(0x1u<<0)
#define	FSMC_BCR2_MUXEN			(0x1u<<1)
#define	FSMC_BCR2_MTYP			(0x3u<<2)
#define	FSMC_BCR2_MTYP_0		(0x1u<<2)
#define	FSMC_BCR2_MWID			(0x3u<<4)
#define	FSMC_BCR2_MWID_0		(0x1u<<4)
#define	FSMC_BCR2_FACCEN		(0x1u<<6)
#define	FSMC_BCR2_BURSTEN		(0x1u<<8)
#define	FSMC_BCR2_WAITPOL		(0x1u<<9)
#define	FSMC_BCR2_WRAPMOD		(0x1u<<10)
#define	FSMC_BCR2_WAITCFG		(0x1u<<11)
#define	FSMC_BCR2_WREN			(0x1u<<12)
#define	FSMC_BCR2_WAITEN		(0x1u<<13)
#define	FSMC_BCR2_EXTMOD		(0x1u<<14)
#define	FSMC_BCR2_ASYNCWAIT		(0x1u<<15)
#define	FSMC_BCR2_CBURSTRW		(0x1u<<19)

// BTR2 Configuration

#define	FSMC_BTR2_ADDSET		(0xFu<<0)
#define	FSMC_BTR2_ADDSET_0		(0x1u<<0)
#define	FSMC_BTR2_ADDHLD		(0xFu<<4)
#define	FSMC_BTR2_ADDHLD_0		(0x1u<<4)
#define	FSMC_BTR2_DATAST		(0xFFu<<8)
#define	FSMC_BTR2_DATAST_0		(0x1u<<8)
#define	FSMC_BTR2_BUSTURN		(0xFu<<16)
#define	FSMC_BTR2_BUSTURN_0		(0x1u<<16)
#define	FSMC_BTR2_CLKDIV		(0xFu<<20)
#define	FSMC_BTR2_CLKDIV_0		(0x1u<<20)
#define	FSMC_BTR2_DATLAT		(0xFu<<24)
#define	FSMC_BTR2_DATLAT_0		(0x1u<<24)
#define	FSMC_BTR2_ACCMOD		(0x3u<<28)
#define	FSMC_BTR2_ACCMOD_0		(0x1u<<28)

// BCR3 Configuration

#define	FSMC_BCR3_MBKEN			(0x1u<<0)
#define	FSMC_BCR3_MUXEN			(0x1u<<1)
#define	FSMC_BCR3_MTYP			(0x3u<<2)
#define	FSMC_BCR3_MTYP_0		(0x1u<<2)
#define	FSMC_BCR3_MWID			(0x3u<<4)
#define	FSMC_BCR3_MWID_0		(0x1u<<4)
#define	FSMC_BCR3_FACCEN		(0x1u<<6)
#define	FSMC_BCR3_BURSTEN		(0x1u<<8)
#define	FSMC_BCR3_WAITPOL		(0x1u<<9)
#define	FSMC_BCR3_WRAPMOD		(0x1u<<10)
#define	FSMC_BCR3_WAITCFG		(0x1u<<11)
#define	FSMC_BCR3_WREN			(0x1u<<12)
#define	FSMC_BCR3_WAITEN		(0x1u<<13)
#define	FSMC_BCR3_EXTMOD		(0x1u<<14)
#define	FSMC_BCR3_ASYNCWAIT		(0x1u<<15)
#define	FSMC_BCR3_CBURSTRW		(0x1u<<19)

// BTR3 Configuration

#define	FSMC_BTR3_ADDSET		(0xFu<<0)
#define	FSMC_BTR3_ADDSET_0		(0x1u<<0)
#define	FSMC_BTR3_ADDHLD		(0xFu<<4)
#define	FSMC_BTR3_ADDHLD_0		(0x1u<<4)
#define	FSMC_BTR3_DATAST		(0xFFu<<8)
#define	FSMC_BTR3_DATAST_0		(0x1u<<8)
#define	FSMC_BTR3_BUSTURN		(0xFu<<16)
#define	FSMC_BTR3_BUSTURN_0		(0x1u<<16)
#define	FSMC_BTR3_CLKDIV		(0xFu<<20)
#define	FSMC_BTR3_CLKDIV_0		(0x1u<<20)
#define	FSMC_BTR3_DATLAT		(0xFu<<24)
#define	FSMC_BTR3_DATLAT_0		(0x1u<<24)
#define	FSMC_BTR3_ACCMOD		(0x3u<<28)
#define	FSMC_BTR3_ACCMOD_0		(0x1u<<28)

// BCR4 Configuration

#define	FSMC_BCR4_MBKEN			(0x1u<<0)
#define	FSMC_BCR4_MUXEN			(0x1u<<1)
#define	FSMC_BCR4_MTYP			(0x3u<<2)
#define	FSMC_BCR4_MTYP_0		(0x1u<<2)
#define	FSMC_BCR4_MWID			(0x3u<<4)
#define	FSMC_BCR4_MWID_0		(0x1u<<4)
#define	FSMC_BCR4_FACCEN		(0x1u<<6)
#define	FSMC_BCR4_BURSTEN		(0x1u<<8)
#define	FSMC_BCR4_WAITPOL		(0x1u<<9)
#define	FSMC_BCR4_WRAPMOD		(0x1u<<10)
#define	FSMC_BCR4_WAITCFG		(0x1u<<11)
#define	FSMC_BCR4_WREN			(0x1u<<12)
#define	FSMC_BCR4_WAITEN		(0x1u<<13)
#define	FSMC_BCR4_EXTMOD		(0x1u<<14)
#define	FSMC_BCR4_ASYNCWAIT		(0x1u<<15)
#define	FSMC_BCR4_CBURSTRW		(0x1u<<19)

// BTR4 Configuration

#define	FSMC_BTR4_ADDSET		(0xFu<<0)
#define	FSMC_BTR4_ADDSET_0		(0x1u<<0)
#define	FSMC_BTR4_ADDHLD		(0xFu<<4)
#define	FSMC_BTR4_ADDHLD_0		(0x1u<<4)
#define	FSMC_BTR4_DATAST		(0xFFu<<8)
#define	FSMC_BTR4_DATAST_0		(0x1u<<8)
#define	FSMC_BTR4_BUSTURN		(0xFu<<16)
#define	FSMC_BTR4_BUSTURN_0		(0x1u<<16)
#define	FSMC_BTR4_CLKDIV		(0xFu<<20)
#define	FSMC_BTR4_CLKDIV_0		(0x1u<<20)
#define	FSMC_BTR4_DATLAT		(0xFu<<24)
#define	FSMC_BTR4_DATLAT_0		(0x1u<<24)
#define	FSMC_BTR4_ACCMOD		(0x3u<<28)
#define	FSMC_BTR4_ACCMOD_0		(0x1u<<28)

// PCR2 Configuration

#define	FSMC_PCR2_PWAITEN		(0x1u<<1)
#define	FSMC_PCR2_PBKEN			(0x1u<<2)
#define	FSMC_PCR2_PTYP			(0x1u<<3)
#define	FSMC_PCR2_PWID			(0x3u<<4)
#define	FSMC_PCR2_PWID_0		(0x1u<<4)
#define	FSMC_PCR2_ECCEN			(0x1u<<6)
#define	FSMC_PCR2_TCLR			(0xFu<<9)
#define	FSMC_PCR2_TCLR_0		(0x1u<<9)
#define	FSMC_PCR2_TAR			(0xFu<<13)
#define	FSMC_PCR2_TAR_0			(0x1u<<13)
#define	FSMC_PCR2_ECCPS			(0x7u<<17)
#define	FSMC_PCR2_ECCPS_0		(0x1u<<17)

// SR2 Configuration

#define	FSMC_SR2_IRS			(0x1u<<0)
#define	FSMC_SR2_ILS			(0x1u<<1)
#define	FSMC_SR2_IFS			(0x1u<<2)
#define	FSMC_SR2_IREN			(0x1u<<3)
#define	FSMC_SR2_ILEN			(0x1u<<4)
#define	FSMC_SR2_IFEN			(0x1u<<5)
#define	FSMC_SR2_FEMPT			(0x1u<<6)

// PMEM2 Configuration

#define	FSMC_PMEM2_MEMSETX		(0xFFu<<0)
#define	FSMC_PMEM2_MEMSETX_0	(0x1u<<0)
#define	FSMC_PMEM2_MEMWAITX		(0xFFu<<8)
#define	FSMC_PMEM2_MEMWAITX_0	(0x1u<<8)
#define	FSMC_PMEM2_MEMHOLDX		(0xFFu<<16)
#define	FSMC_PMEM2_MEMHOLDX_0	(0x1u<<16)
#define	FSMC_PMEM2_MEMHIZX		(0xFFu<<24)
#define	FSMC_PMEM2_MEMHIZX_0	(0x1u<<24)

// PATT2 Configuration

#define	FSMC_PATT2_ATTSETX		(0xFFu<<0)
#define	FSMC_PATT2_ATTSETX_0	(0x1u<<0)
#define	FSMC_PATT2_ATTWAITX		(0xFFu<<8)
#define	FSMC_PATT2_ATTWAITX_0	(0x1u<<8)
#define	FSMC_PATT2_ATTHOLDX		(0xFFu<<16)
#define	FSMC_PATT2_ATTHOLDX_0	(0x1u<<16)
#define	FSMC_PATT2_ATTHIZX		(0xFFu<<24)
#define	FSMC_PATT2_ATTHIZX_0	(0x1u<<24)

// ECCR2 Configuration

#define	FSMC_ECCR2_ECCX			(0xFFFFFFFFu<<0)
#define	FSMC_ECCR2_ECCX_0		(0x1u<<0)

// PCR3 Configuration

#define	FSMC_PCR3_PWAITEN		(0x1u<<1)
#define	FSMC_PCR3_PBKEN			(0x1u<<2)
#define	FSMC_PCR3_PTYP			(0x1u<<3)
#define	FSMC_PCR3_PWID			(0x3u<<4)
#define	FSMC_PCR3_PWID_0		(0x1u<<4)
#define	FSMC_PCR3_ECCEN			(0x1u<<6)
#define	FSMC_PCR3_TCLR			(0xFu<<9)
#define	FSMC_PCR3_TCLR_0		(0x1u<<9)
#define	FSMC_PCR3_TAR			(0xFu<<13)
#define	FSMC_PCR3_TAR_0			(0x1u<<13)
#define	FSMC_PCR3_ECCPS			(0x7u<<17)
#define	FSMC_PCR3_ECCPS_0		(0x1u<<17)

// SR3 Configuration

#define	FSMC_SR3_IRS			(0x1u<<0)
#define	FSMC_SR3_ILS			(0x1u<<1)
#define	FSMC_SR3_IFS			(0x1u<<2)
#define	FSMC_SR3_IREN			(0x1u<<3)
#define	FSMC_SR3_ILEN			(0x1u<<4)
#define	FSMC_SR3_IFEN			(0x1u<<5)
#define	FSMC_SR3_FEMPT			(0x1u<<6)

// PMEM3 Configuration

#define	FSMC_PMEM3_MEMSETX		(0xFFu<<0)
#define	FSMC_PMEM3_MEMSETX_0	(0x1u<<0)
#define	FSMC_PMEM3_MEMWAITX		(0xFFu<<8)
#define	FSMC_PMEM3_MEMWAITX_0	(0x1u<<8)
#define	FSMC_PMEM3_MEMHOLDX		(0xFFu<<16)
#define	FSMC_PMEM3_MEMHOLDX_0	(0x1u<<16)
#define	FSMC_PMEM3_MEMHIZX		(0xFFu<<24)
#define	FSMC_PMEM3_MEMHIZX_0	(0x1u<<24)

// PATT3 Configuration

#define	FSMC_PATT3_ATTSETX		(0xFFu<<0)
#define	FSMC_PATT3_ATTSETX_0	(0x1u<<0)
#define	FSMC_PATT3_ATTWAITX		(0xFFu<<8)
#define	FSMC_PATT3_ATTWAITX_0	(0x1u<<8)
#define	FSMC_PATT3_ATTHOLDX		(0xFFu<<16)
#define	FSMC_PATT3_ATTHOLDX_0	(0x1u<<16)
#define	FSMC_PATT3_ATTHIZX		(0xFFu<<24)
#define	FSMC_PATT3_ATTHIZX_0	(0x1u<<24)

// ECCR3 Configuration

#define	FSMC_ECCR3_ECCX			(0xFFFFFFFFu<<0)
#define	FSMC_ECCR3_ECCX_0		(0x1u<<0)

// PCR4 Configuration

#define	FSMC_PCR4_PWAITEN		(0x1u<<1)
#define	FSMC_PCR4_PBKEN			(0x1u<<2)
#define	FSMC_PCR4_PTYP			(0x1u<<3)
#define	FSMC_PCR4_PWID			(0x3u<<4)
#define	FSMC_PCR4_PWID_0		(0x1u<<4)
#define	FSMC_PCR4_ECCEN			(0x1u<<6)
#define	FSMC_PCR4_TCLR			(0xFu<<9)
#define	FSMC_PCR4_TCLR_0		(0x1u<<9)
#define	FSMC_PCR4_TAR			(0xFu<<13)
#define	FSMC_PCR4_TAR_0			(0x1u<<13)
#define	FSMC_PCR4_ECCPS			(0x7u<<17)
#define	FSMC_PCR4_ECCPS_0		(0x1u<<17)

// SR4 Configuration

#define	FSMC_SR4_IRS			(0x1u<<0)
#define	FSMC_SR4_ILS			(0x1u<<1)
#define	FSMC_SR4_IFS			(0x1u<<2)
#define	FSMC_SR4_IREN			(0x1u<<3)
#define	FSMC_SR4_ILEN			(0x1u<<4)
#define	FSMC_SR4_IFEN			(0x1u<<5)
#define	FSMC_SR4_FEMPT			(0x1u<<6)

// PMEM4 Configuration

#define	FSMC_PMEM4_MEMSETX		(0xFFu<<0)
#define	FSMC_PMEM4_MEMSETX_0	(0x1u<<0)
#define	FSMC_PMEM4_MEMWAITX		(0xFFu<<8)
#define	FSMC_PMEM4_MEMWAITX_0	(0x1u<<8)
#define	FSMC_PMEM4_MEMHOLDX		(0xFFu<<16)
#define	FSMC_PMEM4_MEMHOLDX_0	(0x1u<<16)
#define	FSMC_PMEM4_MEMHIZX		(0xFFu<<24)
#define	FSMC_PMEM4_MEMHIZX_0	(0x1u<<24)

// PATT4 Configuration

#define	FSMC_PATT4_ATTSETX		(0xFFu<<0)
#define	FSMC_PATT4_ATTSETX_0	(0x1u<<0)
#define	FSMC_PATT4_ATTWAITX		(0xFFu<<8)
#define	FSMC_PATT4_ATTWAITX_0	(0x1u<<8)
#define	FSMC_PATT4_ATTHOLDX		(0xFFu<<16)
#define	FSMC_PATT4_ATTHOLDX_0	(0x1u<<16)
#define	FSMC_PATT4_ATTHIZX		(0xFFu<<24)
#define	FSMC_PATT4_ATTHIZX_0	(0x1u<<24)

// PIO4 Configuration

#define	FSMC_PIO4_IOSETX		(0xFFu<<0)
#define	FSMC_PIO4_IOSETX_0		(0x1u<<0)
#define	FSMC_PIO4_IOWAITX		(0xFFu<<8)
#define	FSMC_PIO4_IOWAITX_0		(0x1u<<8)
#define	FSMC_PIO4_IOHOLDX		(0xFFu<<16)
#define	FSMC_PIO4_IOHOLDX_0		(0x1u<<16)
#define	FSMC_PIO4_IOHIZX		(0xFFu<<24)
#define	FSMC_PIO4_IOHIZX_0		(0x1u<<24)

// BWTR1 Configuration

#define	FSMC_BWTR1_ADDSET		(0xFu<<0)
#define	FSMC_BWTR1_ADDSET_0		(0x1u<<0)
#define	FSMC_BWTR1_ADDHLD		(0xFu<<4)
#define	FSMC_BWTR1_ADDHLD_0		(0x1u<<4)
#define	FSMC_BWTR1_DATAST		(0xFFu<<8)
#define	FSMC_BWTR1_DATAST_0		(0x1u<<8)
#define	FSMC_BWTR1_CLKDIV		(0xFu<<20)
#define	FSMC_BWTR1_CLKDIV_0		(0x1u<<20)
#define	FSMC_BWTR1_DATLAT		(0xFu<<24)
#define	FSMC_BWTR1_DATLAT_0		(0x1u<<24)
#define	FSMC_BWTR1_ACCMOD		(0x3u<<28)
#define	FSMC_BWTR1_ACCMOD_0		(0x1u<<28)

// BWTR2 Configuration

#define	FSMC_BWTR2_ADDSET		(0xFu<<0)
#define	FSMC_BWTR2_ADDSET_0		(0x1u<<0)
#define	FSMC_BWTR2_ADDHLD		(0xFu<<4)
#define	FSMC_BWTR2_ADDHLD_0		(0x1u<<4)
#define	FSMC_BWTR2_DATAST		(0xFFu<<8)
#define	FSMC_BWTR2_DATAST_0		(0x1u<<8)
#define	FSMC_BWTR2_CLKDIV		(0xFu<<20)
#define	FSMC_BWTR2_CLKDIV_0		(0x1u<<20)
#define	FSMC_BWTR2_DATLAT		(0xFu<<24)
#define	FSMC_BWTR2_DATLAT_0		(0x1u<<24)
#define	FSMC_BWTR2_ACCMOD		(0x3u<<28)
#define	FSMC_BWTR2_ACCMOD_0		(0x1u<<28)

// BWTR3 Configuration

#define	FSMC_BWTR3_ADDSET		(0xFu<<0)
#define	FSMC_BWTR3_ADDSET_0		(0x1u<<0)
#define	FSMC_BWTR3_ADDHLD		(0xFu<<4)
#define	FSMC_BWTR3_ADDHLD_0		(0x1u<<4)
#define	FSMC_BWTR3_DATAST		(0xFFu<<8)
#define	FSMC_BWTR3_DATAST_0		(0x1u<<8)
#define	FSMC_BWTR3_CLKDIV		(0xFu<<20)
#define	FSMC_BWTR3_CLKDIV_0		(0x1u<<20)
#define	FSMC_BWTR3_DATLAT		(0xFu<<24)
#define	FSMC_BWTR3_DATLAT_0		(0x1u<<24)
#define	FSMC_BWTR3_ACCMOD		(0x3u<<28)
#define	FSMC_BWTR3_ACCMOD_0		(0x1u<<28)

// BWTR4 Configuration

#define	FSMC_BWTR4_ADDSET		(0xFu<<0)
#define	FSMC_BWTR4_ADDSET_0		(0x1u<<0)
#define	FSMC_BWTR4_ADDHLD		(0xFu<<4)
#define	FSMC_BWTR4_ADDHLD_0		(0x1u<<4)
#define	FSMC_BWTR4_DATAST		(0xFFu<<8)
#define	FSMC_BWTR4_DATAST_0		(0x1u<<8)
#define	FSMC_BWTR4_CLKDIV		(0xFu<<20)
#define	FSMC_BWTR4_CLKDIV_0		(0x1u<<20)
#define	FSMC_BWTR4_DATLAT		(0xFu<<24)
#define	FSMC_BWTR4_DATLAT_0		(0x1u<<24)
#define	FSMC_BWTR4_ACCMOD		(0x3u<<28)
#define	FSMC_BWTR4_ACCMOD_0		(0x1u<<28)
