2022.10.11.15:05:24 Info: Doing: qsys-edit --1=qsysgrtos.qsys
2022.10.11.15:07:33 Info: Starting to upgrade the IP cores in the Platform Designer system 
2022.10.11.15:07:33 Info: Finished upgrading the ip cores
2022.10.11.15:08:16 Info: Saving generation log to C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/qsysgrtos_generation.rpt
2022.10.11.15:08:16 Info: Starting: <b>Create HDL design files for synthesis</b>
2022.10.11.15:08:16 Info: qsys-generate C:\GeMRTOS\GeMRTOS\GeMRTOS\bemicrosdk\qsysgrtos.qsys --synthesis=VERILOG --output-directory=C:\GeMRTOS\GeMRTOS\GeMRTOS\bemicrosdk\qsysgrtos\synthesis --family="Cyclone IV E" --part=EP4CE22F17C7
2022.10.11.15:08:16 Info: Loading bemicrosdk/qsysgrtos.qsys
2022.10.11.15:08:17 Info: Reading input file
2022.10.11.15:08:17 Info: Adding GRTOS_Multiprocessor_1 [GRTOS_Multiprocessor 1.0]
2022.10.11.15:08:17 Info: Parameterizing module GRTOS_Multiprocessor_1
2022.10.11.15:08:17 Info: Adding clk_0 [clock_source 18.0]
2022.10.11.15:08:17 Info: Parameterizing module clk_0
2022.10.11.15:08:17 Info: Adding mddr_ctrl_0 [mddr_ctrl 1.0]
2022.10.11.15:08:17 Info: Parameterizing module mddr_ctrl_0
2022.10.11.15:08:17 Info: Building connections
2022.10.11.15:08:17 Info: Parameterizing connections
2022.10.11.15:08:17 Info: Validating
2022.10.11.15:08:45 Info: Done reading input file
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of nios2_qsys_1 debug_mem_slave is 2048, base address is 67108864
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of nios2_qsys_2 debug_mem_slave is 2048, base address is 67110912
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of nios2_qsys_3 debug_mem_slave is 2048, base address is 67112960
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of onchip_memory2_1 s1 is 2048, base address is 67115008
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of grtos_0 s_processor_monitor is 1024, base address is 67117056
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of onchip_memory2_0 is 512, base address is 67118080
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of grtos_0 s_Global is 512, base address is 67118592
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of nios_avalon_monitor s_Global is 256, WORDS, base address is 67119104
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of grtos_0 s_processor_monitor1 is 32, base address is 67119360
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of grtos_0 s_processor_monitor2 is 32, base address is 67119392
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of grtos_0 s_processor_monitor3 is 32, base address is 67119424
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of timer_0 s1 is 8, WORDS, base address is 67119456
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of grtos_0 s_processor1 is 8, base address is 67119488
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of grtos_0 s_processor2 is 8, base address is 67119496
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of grtos_0 s_processor3 is 8, base address is 67119504
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of sysid_qsys_0 control_slave is 8, WORDS, base address is 67119512
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of jtag_uart_0 avalon_jtag_slave is 2, WORDS, base address is 67119520
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of jtag_uart_1 avalon_jtag_slave is 2, WORDS, base address is 67119528
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of jtag_uart_2 avalon_jtag_slave is 2, WORDS, base address is 67119536
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of jtag_uart_3 avalon_jtag_slave is 2, WORDS, base address is 67119544
2022.10.11.15:09:01 Warning: qsysgrtos.GRTOS_Multiprocessor_1: Span of jtag_uart_4 avalon_jtag_slave is 2, WORDS, base address is 67119552
2022.10.11.15:09:01 Info: qsysgrtos.GRTOS_Multiprocessor_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.10.11.15:09:01 Info: qsysgrtos.GRTOS_Multiprocessor_1.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.10.11.15:09:01 Info: qsysgrtos.GRTOS_Multiprocessor_1.jtag_uart_2: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.10.11.15:09:01 Info: qsysgrtos.GRTOS_Multiprocessor_1.jtag_uart_3: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.10.11.15:09:01 Info: qsysgrtos.GRTOS_Multiprocessor_1.jtag_uart_4: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2022.10.11.15:09:01 Info: qsysgrtos.GRTOS_Multiprocessor_1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
2022.10.11.15:09:01 Info: qsysgrtos.GRTOS_Multiprocessor_1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
2022.10.11.15:09:02 Info: qsysgrtos: Generating <b>qsysgrtos</b> "<b>qsysgrtos</b>" for QUARTUS_SYNTH
2022.10.11.15:09:59 Info: GRTOS_Multiprocessor_1: "<b>qsysgrtos</b>" instantiated <b>GRTOS_Multiprocessor</b> "<b>GRTOS_Multiprocessor_1</b>"
2022.10.11.15:10:00 Info: mddr_ctrl_0: "<b>qsysgrtos</b>" instantiated <b>mddr_ctrl</b> "<b>mddr_ctrl_0</b>"
2022.10.11.15:10:01 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:02 Info: mm_interconnect_0: "<b>qsysgrtos</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"
2022.10.11.15:10:02 Info: irq_mapper: "<b>qsysgrtos</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"
2022.10.11.15:10:02 Info: rst_controller: "<b>qsysgrtos</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"
2022.10.11.15:10:02 Info: grtos_0: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>grtos</b> "<b>grtos_0</b>"
2022.10.11.15:10:02 Info: irq_bridge_0: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_irq_bridge</b> "<b>irq_bridge_0</b>"
2022.10.11.15:10:02 Info: nios_avalon_monitor: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>nios_avalon_monitor</b> "<b>nios_avalon_monitor</b>"
2022.10.11.15:10:02 Info: onchip_memory2_0: Starting RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_onchip_memory2_0'
2022.10.11.15:10:02 Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsysgrtos_GRTOS_Multiprocessor_1_onchip_memory2_0 --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0008_onchip_memory2_0_gen//qsysgrtos_GRTOS_Multiprocessor_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
2022.10.11.15:10:02 Info: onchip_memory2_0: Done RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_onchip_memory2_0'
2022.10.11.15:10:02 Info: onchip_memory2_0: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"
2022.10.11.15:10:02 Info: onchip_memory2_1: Starting RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_onchip_memory2_1'
2022.10.11.15:10:02 Info: onchip_memory2_1:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsysgrtos_GRTOS_Multiprocessor_1_onchip_memory2_1 --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0009_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0009_onchip_memory2_1_gen//qsysgrtos_GRTOS_Multiprocessor_1_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
2022.10.11.15:10:02 Info: onchip_memory2_1: Done RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_onchip_memory2_1'
2022.10.11.15:10:02 Info: onchip_memory2_1: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_1</b>"
2022.10.11.15:10:03 Info: nios2_qsys_1: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_qsys_1</b>"
2022.10.11.15:10:03 Info: nios2_qsys_2: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_qsys_2</b>"
2022.10.11.15:10:03 Info: nios2_qsys_3: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_qsys_3</b>"
2022.10.11.15:10:03 Info: jtag_uart_0: Starting RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_jtag_uart_0'
2022.10.11.15:10:03 Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsysgrtos_GRTOS_Multiprocessor_1_jtag_uart_0 --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0010_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0010_jtag_uart_0_gen//qsysgrtos_GRTOS_Multiprocessor_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
2022.10.11.15:10:04 Info: jtag_uart_0: Done RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_jtag_uart_0'
2022.10.11.15:10:04 Info: jtag_uart_0: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"
2022.10.11.15:10:04 Info: master_0: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"
2022.10.11.15:10:04 Info: GRTOS_Avalon_Bridge_1: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>GRTOS_Avalon_Bridge</b> "<b>GRTOS_Avalon_Bridge_1</b>"
2022.10.11.15:10:04 Info: sysid_qsys_0: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"
2022.10.11.15:10:04 Info: timer_0: Starting RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_timer_0'
2022.10.11.15:10:04 Info: timer_0:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsysgrtos_GRTOS_Multiprocessor_1_timer_0 --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0012_timer_0_gen//qsysgrtos_GRTOS_Multiprocessor_1_timer_0_component_configuration.pl  --do_build_sim=0  ]
2022.10.11.15:10:04 Info: timer_0: Done RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_timer_0'
2022.10.11.15:10:04 Info: timer_0: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"
2022.10.11.15:10:04 Info: mm_clock_crossing_bridge_pro_1: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_pro_1</b>"
2022.10.11.15:10:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:06 Info: mm_interconnect_3: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"
2022.10.11.15:10:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:08 Info: mm_interconnect_4: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_4</b>"
2022.10.11.15:10:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:10 Info: mm_interconnect_5: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_5</b>"
2022.10.11.15:10:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:17 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:18 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:18 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:18 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:19 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:19 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:19 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:19 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:19 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:20 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:20 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:20 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:20 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:21 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:21 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:21 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:21 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:21 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:22 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:22 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:22 Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:22 Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
2022.10.11.15:10:29 Info: mm_interconnect_6: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_6</b>"
2022.10.11.15:10:29 Info: irq_mapper: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"
2022.10.11.15:10:29 Info: irq_mapper_001: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_001</b>"
2022.10.11.15:10:29 Info: irq_mapper_002: "<b>GRTOS_Multiprocessor_1</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_002</b>"
2022.10.11.15:10:29 Info: GRTOS_Multiprocessor_1_gemrtos_avalon_processor_m1_translator: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>GRTOS_Multiprocessor_1_gemrtos_avalon_processor_m1_translator</b>"
2022.10.11.15:10:29 Info: mddr_ctrl_0_avalon_slave_translator: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>mddr_ctrl_0_avalon_slave_translator</b>"
2022.10.11.15:10:29 Info: GRTOS_Multiprocessor_1_gemrtos_avalon_processor_m1_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>GRTOS_Multiprocessor_1_gemrtos_avalon_processor_m1_agent</b>"
2022.10.11.15:10:29 Info: mddr_ctrl_0_avalon_slave_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>mddr_ctrl_0_avalon_slave_agent</b>"
2022.10.11.15:10:29 Info: mddr_ctrl_0_avalon_slave_agent_rsp_fifo: "<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>mddr_ctrl_0_avalon_slave_agent_rsp_fifo</b>"
2022.10.11.15:10:29 Info: router: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2022.10.11.15:10:29 Info: router_003: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"
2022.10.11.15:10:29 Info: cmd_demux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2022.10.11.15:10:29 Info: cmd_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2022.10.11.15:10:29 Info: rsp_demux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2022.10.11.15:10:29 Info: rsp_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2022.10.11.15:10:29 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:29 Info: avalon_st_adapter: "<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"
2022.10.11.15:10:29 Info: cpu: Starting RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_1_cpu'
2022.10.11.15:10:29 Info: cpu:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_1_cpu --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0028_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0028_cpu_gen//qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:30 (*) Starting Nios II generation
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:30 (*)   Checking for plaintext license.
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:31 (*)   Plaintext license not found.
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:31 (*)   Checking for encrypted license (non-evaluation).
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:31 (*)   Encrypted license found.  SOF will not be time-limited.
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:31 (*)   Elaborating CPU configuration settings
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:31 (*)   Creating all objects for CPU
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:31 (*)     Testbench
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:32 (*)     Instruction decoding
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:32 (*)       Instruction fields
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:32 (*)       Instruction decodes
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:32 (*)       Signals for RTL simulation waveforms
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:33 (*)       Instruction controls
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:33 (*)     Pipeline frontend
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:33 (*)     Pipeline backend
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:35 (*)   Generating RTL from CPU objects
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:38 (*)   Creating encrypted RTL
2022.10.11.15:10:39 Info: cpu: # 2022.10.11 19:10:39 (*) Done Nios II generation
2022.10.11.15:10:39 Info: cpu: Done RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_1_cpu'
2022.10.11.15:10:39 Info: cpu: "<b>nios2_qsys_1</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"
2022.10.11.15:10:39 Info: cpu: Starting RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_2_cpu'
2022.10.11.15:10:39 Info: cpu:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_2_cpu --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0029_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0029_cpu_gen//qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_2_cpu_processor_configuration.pl  --do_build_sim=0  ]
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:39 (*) Starting Nios II generation
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:39 (*)   Checking for plaintext license.
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:40 (*)   Plaintext license not found.
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:40 (*)   Checking for encrypted license (non-evaluation).
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:41 (*)   Encrypted license found.  SOF will not be time-limited.
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:41 (*)   Elaborating CPU configuration settings
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:41 (*)   Creating all objects for CPU
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:41 (*)     Testbench
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:41 (*)     Instruction decoding
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:41 (*)       Instruction fields
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:41 (*)       Instruction decodes
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:42 (*)       Signals for RTL simulation waveforms
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:42 (*)       Instruction controls
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:42 (*)     Pipeline frontend
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:42 (*)     Pipeline backend
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:44 (*)   Generating RTL from CPU objects
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:46 (*)   Creating encrypted RTL
2022.10.11.15:10:47 Info: cpu: # 2022.10.11 19:10:47 (*) Done Nios II generation
2022.10.11.15:10:47 Info: cpu: Done RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_2_cpu'
2022.10.11.15:10:47 Info: cpu: "<b>nios2_qsys_2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"
2022.10.11.15:10:47 Info: cpu: Starting RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_3_cpu'
2022.10.11.15:10:47 Info: cpu:   Generation command is [exec C:/intelFPGA/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.0/quartus/bin64//perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_3_cpu --dir=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0030_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.0/quartus/bin64/ --verilog --config=C:/intelFPGA/18.0/embedded/host_tools/cygwin/tmp/alt9276_5183425635427794673.dir/0030_cpu_gen//qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_3_cpu_processor_configuration.pl  --do_build_sim=0  ]
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:48 (*) Starting Nios II generation
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:48 (*)   Checking for plaintext license.
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:48 (*)   Plaintext license not found.
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:48 (*)   Checking for encrypted license (non-evaluation).
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:49 (*)   Encrypted license found.  SOF will not be time-limited.
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:49 (*)   Elaborating CPU configuration settings
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:49 (*)   Creating all objects for CPU
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:49 (*)     Testbench
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:49 (*)     Instruction decoding
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:49 (*)       Instruction fields
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:49 (*)       Instruction decodes
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:50 (*)       Signals for RTL simulation waveforms
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:50 (*)       Instruction controls
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:50 (*)     Pipeline frontend
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:50 (*)     Pipeline backend
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:53 (*)   Generating RTL from CPU objects
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:55 (*)   Creating encrypted RTL
2022.10.11.15:10:56 Info: cpu: # 2022.10.11 19:10:56 (*) Done Nios II generation
2022.10.11.15:10:56 Info: cpu: Done RTL generation for module 'qsysgrtos_GRTOS_Multiprocessor_1_nios2_qsys_3_cpu'
2022.10.11.15:10:56 Info: cpu: "<b>nios2_qsys_3</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"
2022.10.11.15:10:56 Info: jtag_phy_embedded_in_jtag_master: "<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_std_synchronizer_nocut.v</b>
2022.10.11.15:10:56 Info: timing_adt: "<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"
2022.10.11.15:10:56 Info: b2p: "<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"
2022.10.11.15:10:56 Info: p2b: "<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"
2022.10.11.15:10:56 Info: transacto: "<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"
2022.10.11.15:10:56 Info: b2p_adapter: "<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"
2022.10.11.15:10:56 Info: p2b_adapter: "<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"
2022.10.11.15:10:56 Info: router: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2022.10.11.15:10:56 Info: router_002: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
2022.10.11.15:10:56 Info: nios_avalon_monitor_s1_burst_adapter: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>nios_avalon_monitor_s1_burst_adapter</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>
2022.10.11.15:10:56 Info: cmd_demux: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2022.10.11.15:10:56 Info: cmd_mux: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:56 Info: rsp_demux: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2022.10.11.15:10:56 Info: rsp_mux: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:56 Info: router: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2022.10.11.15:10:56 Info: router_001: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"
2022.10.11.15:10:56 Info: router_002: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
2022.10.11.15:10:56 Info: router_003: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"
2022.10.11.15:10:56 Info: router_004: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"
2022.10.11.15:10:56 Info: router_005: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"
2022.10.11.15:10:56 Info: router_006: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"
2022.10.11.15:10:56 Info: router_007: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"
2022.10.11.15:10:56 Info: router_008: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"
2022.10.11.15:10:56 Info: router_014: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"
2022.10.11.15:10:56 Info: router_015: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_015</b>"
2022.10.11.15:10:56 Info: router_024: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_024</b>"
2022.10.11.15:10:56 Info: router_025: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_025</b>"
2022.10.11.15:10:56 Info: router_026: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_026</b>"
2022.10.11.15:10:56 Info: router_027: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_027</b>"
2022.10.11.15:10:56 Info: router_028: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_router</b> "<b>router_028</b>"
2022.10.11.15:10:56 Info: master_0_master_limiter: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>master_0_master_limiter</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_avalon_sc_fifo.v</b>
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>
2022.10.11.15:10:56 Info: cmd_demux: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2022.10.11.15:10:56 Info: cmd_demux_001: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"
2022.10.11.15:10:56 Info: cmd_demux_002: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"
2022.10.11.15:10:56 Info: cmd_demux_003: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"
2022.10.11.15:10:56 Info: cmd_mux: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:56 Info: cmd_mux_003: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:56 Info: cmd_mux_009: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_009</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:56 Info: cmd_mux_022: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_022</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:56 Info: rsp_demux: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2022.10.11.15:10:56 Info: rsp_demux_003: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"
2022.10.11.15:10:56 Info: rsp_demux_022: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_022</b>"
2022.10.11.15:10:56 Info: rsp_mux: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:56 Info: rsp_mux_001: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:56 Info: rsp_mux_002: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:56 Info: rsp_mux_003: "<b>mm_interconnect_6</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"
2022.10.11.15:10:56 Info: Reusing file <b>C:/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/qsysgrtos/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2022.10.11.15:10:56 Info: error_adapter_0: "<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"
2022.10.11.15:10:56 Info: qsysgrtos: Done "<b>qsysgrtos</b>" with 89 modules, 153 files
2022.10.11.15:10:58 Info: qsys-generate succeeded.
2022.10.11.15:10:58 Info: Finished: <b>Create HDL design files for synthesis</b>
2022.10.11.15:10:59 Info: Doing: <b>qsys-script --system-file=qsysgrtos.qsys --script=qsysscript.tcl</b>
2022.10.11.15:11:43 Info: get_module_property NAME
2022.10.11.15:11:43 Info: get_project_properties 
2022.10.11.15:11:43 Info: get_instances 
2022.10.11.15:11:43 Info: get_composed_instances GRTOS_Multiprocessor_1
2022.10.11.15:11:43 Info: get_composed_instances clk_0
2022.10.11.15:11:43 Info: get_composed_instances mddr_ctrl_0
+ nios2-bsp hal ./software/hellogemrtos_bsp qsysgrtos.sopcinfo --cpu-name GRTOS_Multiprocessor_1_nios2_qsys_1 --cmd 'set_setting hal.enable_reduced_device_drivers true' --cmd 'set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1' --cmd 'set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0' --cmd 'set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0' --cmd 'add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0'
+ DEFAULT_IFS=' 	
'
+ IFS=
+ SLASHPATH=/cygdrive/c/intelFPGA/18.0/nios2eds/sdk2/bin/nios2-bsp
+ PN=nios2-bsp
+ '[' -n 'C:\Windows\system32\cmd.exe' ']'
++ which cygpath
+ '[' -n /usr/bin/cygpath ']'
+ _IS_CYGWIN=1
++ cd /cygdrive/c/intelFPGA/18.0/nios2eds/sdk2/bin
+++ pwd
++ echo /cygdrive/c/intelFPGA/18.0/nios2eds/sdk2/bin/nios2-bsp
+ _this_script=/cygdrive/c/intelFPGA/18.0/nios2eds/sdk2/bin/nios2-bsp
+ _ACDS_ROOT=/cygdrive/c/intelFPGA/18.0
+ unset SLASHPATH
+ unset _this_script
+ '[' '!' -d /cygdrive/c/intelFPGA/18.0/nios2eds ']'
+ '[' -z '' ']'
+ '[' '!' -d /cygdrive/c/intelFPGA/18.0/quartus ']'
+ '[' 1 = 1 ']'
++ cygpath -m /cygdrive/c/intelFPGA/18.0
+ _ACDS_ROOT=C:/intelFPGA/18.0
+ unset _IS_CYGWIN
+ default_tcl=C:/intelFPGA/18.0/nios2eds/sdk2/bin/bsp-set-defaults.tcl
+ default_lwhal_tcl=C:/intelFPGA/18.0/nios2eds/sdk2/bin/lwhal-set-defaults.tcl
+ declare -a create_update_options
+ declare -a default_tcl_options
+ sopc_arg=
+ sopc_design_file=
+ log_fname=
+ first_log_fname=
+ second_log_fname=
+ trap cleanup EXIT
+ [[ hal = \-\-\h\e\l\p ]]
+ [[ hal = \-\-\e\x\t\e\n\d\e\d\-\h\e\l\p ]]
+ [[ 15 -lt 2 ]]
+ [[ -r C:/intelFPGA/18.0/nios2eds/sdk2/bin/bsp-set-defaults.tcl ]]
+ [[ -r C:/intelFPGA/18.0/nios2eds/sdk2/bin/lwhal-set-defaults.tcl ]]
+ bsp_type=hal
+ shift
+ bsp_dir=./software/hellogemrtos_bsp
+ shift
+ case $1 in
+ sopc_arg=qsysgrtos.sopcinfo
+ shift
+ [[ ! -d ./software/hellogemrtos_bsp ]]
+ [[ -n --cpu-name GRTOS_Multiprocessor_1_nios2_qsys_1 --cmd set_setting hal.enable_reduced_device_drivers true --cmd set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]=--cpu-name
+ shift
+ [[ -n GRTOS_Multiprocessor_1_nios2_qsys_1 --cmd set_setting hal.enable_reduced_device_drivers true --cmd set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]=GRTOS_Multiprocessor_1_nios2_qsys_1
+ shift
+ [[ -n --cmd set_setting hal.enable_reduced_device_drivers true --cmd set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ [[ 10 -lt 2 ]]
+ [[ set_setting hal.enable_reduced_device_drivers true = \a\d\d\_\s\e\c\t\i\o\n\_\m\a\p\p\i\n\g ]]
+ create_update_options[${#create_update_options[@]}]=--cmd
+ shift
+ [[ -n set_setting hal.enable_reduced_device_drivers true --cmd set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]='set_setting hal.enable_reduced_device_drivers true'
+ shift
+ [[ -n --cmd set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ [[ 8 -lt 2 ]]
+ [[ set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1 = \a\d\d\_\s\e\c\t\i\o\n\_\m\a\p\p\i\n\g ]]
+ create_update_options[${#create_update_options[@]}]=--cmd
+ shift
+ [[ -n set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]='set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1'
+ shift
+ [[ -n --cmd set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ [[ 6 -lt 2 ]]
+ [[ set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0 = \a\d\d\_\s\e\c\t\i\o\n\_\m\a\p\p\i\n\g ]]
+ create_update_options[${#create_update_options[@]}]=--cmd
+ shift
+ [[ -n set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]='set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0'
+ shift
+ [[ -n --cmd set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ [[ 4 -lt 2 ]]
+ [[ set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 = \a\d\d\_\s\e\c\t\i\o\n\_\m\a\p\p\i\n\g ]]
+ create_update_options[${#create_update_options[@]}]=--cmd
+ shift
+ [[ -n set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]='set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0'
+ shift
+ [[ -n --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ [[ 2 -lt 2 ]]
+ [[ add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 = \a\d\d\_\s\e\c\t\i\o\n\_\m\a\p\p\i\n\g ]]
+ create_update_options[${#create_update_options[@]}]=--cmd
+ shift
+ [[ -n add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0 ]]
+ case $1 in
+ create_update_options[${#create_update_options[@]}]='add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0'
+ shift
+ [[ -n '' ]]
+ IFS=' 	
'
++ echo hal
++ tr '[:upper:]' '[:lower:]'
+ '[' hal = lwhal ']'
+ echo 'nios2-bsp: Using C:/intelFPGA/18.0/nios2eds/sdk2/bin/bsp-set-defaults.tcl to set system-dependent settings.'
+ settings_pname=./software/hellogemrtos_bsp/settings.bsp
+ [[ -f ./software/hellogemrtos_bsp/settings.bsp ]]
+ echo 'nios2-bsp: Creating new BSP because ./software/hellogemrtos_bsp/settings.bsp doesn'\''t exist.'
+ set_sopc_design_file qsysgrtos.sopcinfo
+ local sopc_design_dir
+ [[ -f qsysgrtos.sopcinfo ]]
+ sopc_design_file=qsysgrtos.sopcinfo
+ [[ -r qsysgrtos.sopcinfo ]]
+ echo 'nios2-bsp: Running "nios2-bsp-create-settings --sopc qsysgrtos.sopcinfo --type hal --settings ./software/hellogemrtos_bsp/settings.bsp --bsp-dir ./software/hellogemrtos_bsp --script C:/intelFPGA/18.0/nios2eds/sdk2/bin/bsp-set-defaults.tcl  --cpu-name' GRTOS_Multiprocessor_1_nios2_qsys_1 --cmd 'set_setting hal.enable_reduced_device_drivers true' --cmd 'set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1' --cmd 'set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0' --cmd 'set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0' --cmd 'add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0"'
+ nios2-bsp-create-settings --sopc qsysgrtos.sopcinfo --type hal --settings ./software/hellogemrtos_bsp/settings.bsp --bsp-dir ./software/hellogemrtos_bsp --script C:/intelFPGA/18.0/nios2eds/sdk2/bin/bsp-set-defaults.tcl --cpu-name GRTOS_Multiprocessor_1_nios2_qsys_1 --cmd set_setting hal.enable_reduced_device_drivers true --cmd set_setting hal.stderr GRTOS_Multiprocessor_1_jtag_uart_1 --cmd set_setting hal.stdin GRTOS_Multiprocessor_1_jtag_uart_0 --cmd set_setting hal.stdout GRTOS_Multiprocessor_1_jtag_uart_0 --cmd add_section_mapping rstaux GRTOS_Multiprocessor_1_onchip_memory2_0
+ exit 0
+ cleanup
+ [[ -r '' ]]
+ [[ -r '' ]]
+ cygpath -m /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/software/hellogemrtos_bsp
+ echo '[BSP' clean 'complete]'
+ cygpath -m /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/software/hellogemrtos_bsp
+ echo '[BSP' build 'complete]'
+ cd ../hellogemrtos_bsp
+ pwd
+ echo /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/software/hellogemrtos_bsp
+ sed -e 's,^/cygdrive/\([a-zA-Z]\)/,\1:/,' -e 's,^/\([a-zA-Z]\)/,\1:/,'
+ echo '[hellogemrtos' clean 'complete]'
+ cd ../hellogemrtos_bsp
+ pwd
+ echo /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/software/hellogemrtos_bsp
+ sed -e 's,^/cygdrive/\([a-zA-Z]\)/,\1:/,' -e 's,^/\([a-zA-Z]\)/,\1:/,'
+ cygpath -m /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/software/hellogemrtos_bsp
+ echo '[BSP' build 'complete]'
hello_world.c: In function 'task2':
hello_world.c:92:14: warning: unused variable 'pbuffer' [-Wunused-variable]
     GS_ECB  *pbuffer;
              ^
hello_world.c: In function 'task_generic':
hello_world.c:187:14: warning: unused variable 'pbuffer' [-Wunused-variable]
     GS_ECB  *pbuffer;
              ^
hello_world.c: In function 'main':
hello_world.c:291:13: warning: unused variable 'ptcb1' [-Wunused-variable]
     GS_TCB *ptcb1;
             ^
+ bash -c 'nios2-stackreport --prefix nios2-elf- hellogemrtos.elf'
+ nios2-stackreport --prefix nios2-elf- hellogemrtos.elf
+ IFS=
+ FILEPATH=/cygdrive/c/intelFPGA/18.0/nios2eds/bin/nios2-stackreport
++ cd /cygdrive/c/intelFPGA/18.0/nios2eds/bin
+++ pwd
++ echo /cygdrive/c/intelFPGA/18.0/nios2eds/bin/nios2-stackreport
+ _this_script=/cygdrive/c/intelFPGA/18.0/nios2eds/bin/nios2-stackreport
++ dirname /cygdrive/c/intelFPGA/18.0/nios2eds/bin/nios2-stackreport
+ _this_script_dir=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
+ export SOPC_KIT_NIOS2=/cygdrive/c/intelFPGA/18.0/nios2eds
+ SOPC_KIT_NIOS2=/cygdrive/c/intelFPGA/18.0/nios2eds
+ . /cygdrive/c/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --prefix nios2-elf- hellogemrtos.elf
+++ cd /cygdrive/c/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl /cygdrive/c/intelFPGA/18.0/nios2eds/bin/nios2-stackreport.pl --prefix nios2-elf- hellogemrtos.elf
+ nios2-elf-objdump --disassemble --syms --all-header hellogemrtos.elf
+ echo '[hellogemrtos' build 'complete]'
+ cd ../hellogemrtos_bsp
+ pwd
+ echo /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/software/hellogemrtos_bsp
+ sed -e 's,^/cygdrive/\([a-zA-Z]\)/,\1:/,' -e 's,^/\([a-zA-Z]\)/,\1:/,'
+ cygpath -m /cygdrive/c/GeMRTOS/GeMRTOS/GeMRTOS/bemicrosdk/software/hellogemrtos_bsp
+ echo '[BSP' build 'complete]'
+ . C:/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --infile=hellogemrtos.elf --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_0.dat --base=0x04002400 --end=0x040025ff --width=32 --little-endian-mem --create-lanes=0
+++ cd C:/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl 'C:\intelFPGA\18.0\nios2eds\bin\elf2dat.pl' --infile=hellogemrtos.elf --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_0.dat --base=0x04002400 --end=0x040025ff --width=32 --little-endian-mem --create-lanes=0
+ . C:/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --infile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_0.dat_elf2dat_tmp0 --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_0.dat --width=32 --base=0x04002400 --end=0x040025ff --pad=0 --create-lanes=0 --little-endian-mem
+++ cd C:/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl /cygdrive/c/intelFPGA/18.0/nios2eds/bin/flash2dat.pl --infile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_0.dat_elf2dat_tmp0 --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_0.dat --width=32 --base=0x04002400 --end=0x040025ff --pad=0 --create-lanes=0 --little-endian-mem
+ . C:/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --infile=hellogemrtos.elf --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_1.dat --base=0x04001800 --end=0x04001fff --width=32 --little-endian-mem --create-lanes=0
+++ cd C:/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl 'C:\intelFPGA\18.0\nios2eds\bin\elf2dat.pl' --infile=hellogemrtos.elf --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_1.dat --base=0x04001800 --end=0x04001fff --width=32 --little-endian-mem --create-lanes=0
+ . C:/intelFPGA/18.0/nios2eds/bin/sh_pl.sh --infile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_1.dat_elf2dat_tmp0 --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_1.dat --width=32 --base=0x04001800 --end=0x04001fff --pad=0 --create-lanes=0 --little-endian-mem
+++ cd C:/intelFPGA/18.0/nios2eds
+++ pwd
++ PERL5LIB=/cygdrive/c/intelFPGA/18.0/nios2eds/bin
++ perl /cygdrive/c/intelFPGA/18.0/nios2eds/bin/flash2dat.pl --infile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_1.dat_elf2dat_tmp0 --outfile=mem_init/hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_1.dat --width=32 --base=0x04001800 --end=0x04001fff --pad=0 --create-lanes=0 --little-endian-mem
+ nios2-elf-nm -n hellogemrtos.elf
+ nios2-elf-nm -n hellogemrtos.elf
+ echo '<?xml version="1.0" encoding="UTF-8"?>'
+ echo '<simPackage>'
+ echo '<file path="hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_0.dat" type="DAT" initParamName="INIT_FILE" memoryPath="GRTOS_Multiprocessor_1.onchip_memory2_0" />'
+ echo '<file path="hdl_sim/GRTOS_Multiprocessor_1_onchip_memory2_1.dat" type="DAT" initParamName="INIT_FILE" memoryPath="GRTOS_Multiprocessor_1.onchip_memory2_1" />'
+ true
+ echo '<file path="GRTOS_Multiprocessor_1_onchip_memory2_0.hex" type="HEX" initParamName="INIT_FILE" memoryPath="GRTOS_Multiprocessor_1.onchip_memory2_0" />'
+ echo '<file path="GRTOS_Multiprocessor_1_onchip_memory2_1.hex" type="HEX" initParamName="INIT_FILE" memoryPath="GRTOS_Multiprocessor_1.onchip_memory2_1" />'
+ true
+ echo '</simPackage>'
+ echo 'set_global_assignment -name SEARCH_PATH $::quartus(qip_path)'
+ echo 'No HPS module to produce'
No parameter named JtagClock
No parameter named JtagClock
+ cygpath=/bin/cygpath
+ elffile=NONE
+ jdi=AUTOMATIC
+ cpu_name=AUTOMATIC
+ debug=no
+ nios2_instance=AUTOMATIC
+ for ii in 0 1
+ mode=AUTOMATIC
+ cable=AUTOMATIC
+ device=AUTOMATIC
+ nios2_debug_core=yes
+ sidp=
+ id=
+ timestamp=
+ signal_pid=
+ wait=NONE
+ go=no
+ stop=no
+ reset_target=no
+ accept_bad_sysid=no
+ tcpport=none
+ tcpdebug=no
+ write_gmon=
+ thread_vars=NONE
+ fs2console=no
+ kitdir=
+ internal_nios2=
+ test xNONE = xNONE
+ configdir=
+ test 0 = 1
+ elffile=NONE
+ directory=.
+ ac_prev=
+ for ac_option in '"$@"'
+ test -n ''
+ case "$ac_option" in
+ ac_optarg=
+ case "$ac_option" in
+ go=yes
+ for ac_option in '"$@"'
+ test -n ''
+ case "$ac_option" in
+ ac_optarg=
+ case "$ac_option" in
+ reset_target=yes
+ for ac_option in '"$@"'
+ test -n ''
+ case "$ac_option" in
+ ac_optarg=
+ case "$ac_option" in
+ test xNONE '!=' xNONE
+ test -x /bin/cygpath
++ /bin/cygpath -u ./software/hellogemrtos/hellogemrtos.elf
+ ac_option=./software/hellogemrtos/hellogemrtos.elf
+ elffile=./software/hellogemrtos/hellogemrtos.elf
+ for ac_option in '"$@"'
+ test -n ''
+ case "$ac_option" in
++ echo --instance=0
++ sed 's/[-_a-zA-Z0-9]*=//'
+ ac_optarg=0
+ case "$ac_option" in
+ nios2_instance=0
+ test -n ''
+ test -x /bin/cygpath
++ /bin/cygpath -u .
+ directory=.
+ test x./software/hellogemrtos/hellogemrtos.elf '!=' xNONE
++ echo ./software/hellogemrtos/hellogemrtos.elf
++ cut -c1-1
+ test x. '!=' x/
+ elffile=././software/hellogemrtos/hellogemrtos.elf
+ for ii in 0 1
+ mode=AUTOMATIC
+ cable=AUTOMATIC
+ device=AUTOMATIC
+ nios2_debug_core=yes
+ sidp=
+ id=
+ timestamp=
+ signal_pid=
+ wait=NONE
+ go=no
+ stop=no
+ reset_target=no
+ accept_bad_sysid=no
+ tcpport=none
+ tcpdebug=no
+ write_gmon=
+ thread_vars=NONE
+ fs2console=no
+ kitdir=
+ internal_nios2=
+ test x././software/hellogemrtos/hellogemrtos.elf = xNONE
++ dirname ././software/hellogemrtos/hellogemrtos.elf
+ configdir=././software/hellogemrtos
+ test 1 = 1
+ test x0 = xAUTOMATIC
+ elffile=NONE
+ directory=.
+ ac_prev=
+ for ac_option in '"$@"'
+ test -n ''
+ case "$ac_option" in
+ ac_optarg=
+ case "$ac_option" in
+ go=yes
+ for ac_option in '"$@"'
+ test -n ''
+ case "$ac_option" in
+ ac_optarg=
+ case "$ac_option" in
+ reset_target=yes
+ for ac_option in '"$@"'
+ test -n ''
+ case "$ac_option" in
+ ac_optarg=
+ case "$ac_option" in
+ test xNONE '!=' xNONE
+ test -x /bin/cygpath
++ /bin/cygpath -u ./software/hellogemrtos/hellogemrtos.elf
+ ac_option=./software/hellogemrtos/hellogemrtos.elf
+ elffile=./software/hellogemrtos/hellogemrtos.elf
+ for ac_option in '"$@"'
+ test -n ''
+ case "$ac_option" in
++ echo --instance=0
++ sed 's/[-_a-zA-Z0-9]*=//'
+ ac_optarg=0
+ case "$ac_option" in
+ nios2_instance=0
+ test -n ''
+ test -x /bin/cygpath
++ /bin/cygpath -u .
+ directory=.
+ test x./software/hellogemrtos/hellogemrtos.elf '!=' xNONE
++ echo ./software/hellogemrtos/hellogemrtos.elf
++ cut -c1-1
+ test x. '!=' x/
+ elffile=././software/hellogemrtos/hellogemrtos.elf
+ test xyes '!=' xyes
+ test xAUTOMATIC = xAUTOMATIC
+ mode=RAM
+ rc=20
+ case "$mode" in
+ test xyes = xyes
+ test xnone '!=' xnone
+ test xAUTOMATIC '!=' xAUTOMATIC
+ test xAUTOMATIC '!=' xAUTOMATIC
+ test x0 '!=' xAUTOMATIC
+ arglist=' --instance 0'
+ arglist2=' --instance=0'
+ test x '!=' x
+ test xno = xyes
+ test xNONE '!=' xNONE
+ test xyes = xyes
+ arglist=' --instance 0 --reset-target'
+ test xyes = xyes
+ arglist=' --instance 0 --reset-target --go'
+ test xno = xyes
+ test xnone '!=' xnone
+ arglist=' --instance 0 --reset-target --go --tcpport none'
+ test x '!=' x
+ test xNONE '!=' xNONE
+ test x././software/hellogemrtos/hellogemrtos.elf '!=' xNONE
+ test -x /bin/cygpath
++ /bin/cygpath -m ././software/hellogemrtos/hellogemrtos.elf
+ elffile=software/hellogemrtos/hellogemrtos.elf
+ srecfile=software/hellogemrtos/hellogemrtos.elf.srec
+ nios2-elf-objcopy software/hellogemrtos/hellogemrtos.elf -O srec software/hellogemrtos/hellogemrtos.elf.srec
+ arglist=' --instance 0 --reset-target --go --tcpport none software/hellogemrtos/hellogemrtos.elf.srec'
+ test x = xyes
+ test xno = xyes
+ eval nios2-gdb-server --instance 0 --reset-target --go --tcpport none software/hellogemrtos/hellogemrtos.elf.srec
++ nios2-gdb-server --instance 0 --reset-target --go --tcpport none software/hellogemrtos/hellogemrtos.elf.srec
+ rc=0
+ test xsoftware/hellogemrtos/hellogemrtos.elf.srec '!=' x
+ rm software/hellogemrtos/hellogemrtos.elf.srec
+ exit 0
