Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: FSM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FSM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FSM"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : FSM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\StackMP.vhd" into library work
Parsing package <StackMP>.
Parsing package body <StackMP>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\FSM.vhd" into library work
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FSM> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FSM>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\FSM.vhd".
    Found 5-bit register for signal <state_cur>.
    Found finite state machine <FSM_0> for signal <state_cur>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 49                                             |
    | Inputs             | 11                                             |
    | Outputs            | 14                                             |
    | Clock              | FSM_ROM_OUT_CLK (rising_edge)                  |
    | Reset              | FSM_ROM_OUT_RST (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x4-bit Read Only RAM for signal <_n0101>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port Read Only RAM                    : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FSM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0101> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <FSM_OB_OUT_OPCODE> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <FSM_LIFO_OUT_MODE> |          |
    -----------------------------------------------------------------------
Unit <FSM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port distributed Read Only RAM        : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_cur[1:28]> with one-hot encoding.
----------------------------------------------
 State        | Encoding
----------------------------------------------
 s_idle       | 0000000000000000000000000001
 s_read_rom   | 0000000000000000000000000010
 s_write_ir   | 0000000000000000000000000100
 s_decode     | 0000000000000000000000001000
 s_pushc      | 0000000000000000000000010000
 s_pushv      | 0000000000000000000000100000
 s_peek       | 0000000000000000000001000000
 s_pop        | 0000000000000000000010000000
 s_wr         | 0000000000000000000100000000
 s_rd         | 0000000000000000001000000000
 s_cmp        | 0000000000000000010000000000
 s_j          | 0000000000000000100000000000
 s_jl         | 0000000000000001000000000000
 s_je         | 0000000000000010000000000000
 s_inc        | 0000000000000100000000000000
 s_dec        | 0000000000001000000000000000
 s_ob_inc     | 0001000000000000000000000000
 s_ob_dec     | 0010000000000000000000000000
 s_ob_cmp     | 0000010000000000000000000000
 s_ram_rd     | 0000000010000000000000000000
 s_ram_wr     | 0000000100000000000000000000
 s_lifo_push  | 0000000001000000000000000000
 s_lifo_tosrw | 0100000000000000000000000000
 s_lifo_pop1  | 0000001000000000000000000000
 s_lifo_pop2  | 1000000000000000000000000000
 s_pc_new     | 0000100000000000000000000000
 s_halt       | 0000000000010000000000000000
 s_error      | 0000000000100000000000000000
----------------------------------------------

Optimizing unit <FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FSM, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FSM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 36
#      LUT2                        : 5
#      LUT3                        : 5
#      LUT4                        : 5
#      LUT5                        : 15
#      LUT6                        : 6
# FlipFlops/Latches                : 28
#      FDC                         : 27
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 145
#      IBUF                        : 51
#      OBUF                        : 94

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of  126800     0%  
 Number of Slice LUTs:                   36  out of  63400     0%  
    Number used as Logic:                36  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     39
   Number with an unused Flip Flop:      11  out of     39    28%  
   Number with an unused LUT:             3  out of     39     7%  
   Number of fully used LUT-FF pairs:    25  out of     39    64%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         145
 Number of bonded IOBs:                 145  out of    210    69%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | IBUF+BUFG              | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.778ns (Maximum Frequency: 562.303MHz)
   Minimum input arrival time before clock: 1.734ns
   Maximum output required time after clock: 1.496ns
   Maximum combinational path delay: 1.213ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.778ns (frequency: 562.303MHz)
  Total number of paths / destination ports: 48 / 28
-------------------------------------------------------------------------
Delay:               1.778ns (Levels of Logic = 2)
  Source:            state_cur_FSM_FFd10 (FF)
  Destination:       state_cur_FSM_FFd5 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: state_cur_FSM_FFd10 to state_cur_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.398   0.798  state_cur_FSM_FFd10 (state_cur_FSM_FFd10)
     LUT6:I0->O            1   0.105   0.357  state_cur_FSM_FFd5-In1 (state_cur_FSM_FFd5-In1)
     LUT6:I5->O            1   0.105   0.000  state_cur_FSM_FFd5-In3 (state_cur_FSM_FFd5-In)
     FDC:D                     0.015          state_cur_FSM_FFd5
    ----------------------------------------
    Total                      1.778ns (0.623ns logic, 1.155ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 109 / 48
-------------------------------------------------------------------------
Offset:              1.734ns (Levels of Logic = 3)
  Source:            FSM_ROM_IN_IR<10> (PAD)
  Destination:       state_cur_FSM_FFd5 (FF)
  Destination Clock: CLK rising

  Data Path: FSM_ROM_IN_IR<10> to state_cur_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.715  FSM_ROM_IN_IR_10_IBUF (FSM_OB_OUT_OPCODE_2_OBUF)
     LUT3:I0->O            1   0.105   0.793  state_cur_FSM_FFd5-In2 (state_cur_FSM_FFd5-In2)
     LUT6:I0->O            1   0.105   0.000  state_cur_FSM_FFd5-In3 (state_cur_FSM_FFd5-In)
     FDC:D                     0.015          state_cur_FSM_FFd5
    ----------------------------------------
    Total                      1.734ns (0.226ns logic, 1.508ns route)
                                       (13.0% logic, 87.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 22 / 12
-------------------------------------------------------------------------
Offset:              1.496ns (Levels of Logic = 2)
  Source:            state_cur_FSM_FFd19 (FF)
  Destination:       FSM_RAM_OUT_ADR_EN (PAD)
  Source Clock:      CLK rising

  Data Path: state_cur_FSM_FFd19 to FSM_RAM_OUT_ADR_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.398   0.654  state_cur_FSM_FFd19 (state_cur_FSM_FFd19)
     LUT4:I0->O            1   0.105   0.339  state_cur__n0134<1>1 (FSM_RAM_OUT_ADR_EN_OBUF)
     OBUF:I->O                 0.000          FSM_RAM_OUT_ADR_EN_OBUF (FSM_RAM_OUT_ADR_EN)
    ----------------------------------------
    Total                      1.496ns (0.503ns logic, 0.993ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 92 / 82
-------------------------------------------------------------------------
Delay:               1.213ns (Levels of Logic = 3)
  Source:            FSM_ROM_IN_IR<8> (PAD)
  Destination:       FSM_LIFO_OUT_MODE<0> (PAD)

  Data Path: FSM_ROM_IN_IR<8> to FSM_LIFO_OUT_MODE<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.001   0.768  FSM_ROM_IN_IR_8_IBUF (FSM_OB_OUT_OPCODE_0_OBUF)
     LUT4:I0->O            1   0.105   0.339  Mram__n010111 (FSM_LIFO_OUT_MODE_0_OBUF)
     OBUF:I->O                 0.000          FSM_LIFO_OUT_MODE_0_OBUF (FSM_LIFO_OUT_MODE<0>)
    ----------------------------------------
    Total                      1.213ns (0.106ns logic, 1.107ns route)
                                       (8.7% logic, 91.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.778|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.38 secs
 
--> 

Total memory usage is 4699976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

