$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 8 # in [7:0] $end
  $var wire 3 $ pos [2:0] $end
  $scope module top $end
   $var wire 8 # in [7:0] $end
   $var wire 3 $ pos [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b01100111 #
b000 $
#2
b00100101 #
#3
b01011011 #
#4
b10100111 #
#5
b10111010 #
b001 $
#6
b10011001 #
b000 $
#7
b00010011 #
#8
b00100011 #
#9
b10001100 #
b010 $
#10
b01001000 #
b011 $
#11
b00110100 #
b010 $
#12
b00011101 #
b000 $
#13
b00100101 #
#14
b00010110 #
b001 $
#15
b10110100 #
b010 $
#16
b11001011 #
b000 $
#17
b11110001 #
#18
b11001000 #
b011 $
#19
b00011010 #
b001 $
#20
b00111001 #
b000 $
#21
