--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml GCDtop.twx GCDtop.ncd -o GCDtop.twr GCDtop.pcf -ucf
Anvyl_Master.ucf

Design file:              GCDtop.ncd
Physical constraint file: GCDtop.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RESET       |    2.975(R)|      SLOW  |   -1.375(R)|      FAST  |CLK_BUFGP         |   0.000|
            |    3.850(F)|      SLOW  |   -1.413(F)|      FAST  |CLK_BUFGP         |   0.000|
START       |    5.752(R)|      SLOW  |   -3.440(R)|      FAST  |CLK_BUFGP         |   0.000|
X<0>        |    1.197(F)|      SLOW  |    0.109(F)|      SLOW  |CLK_BUFGP         |   0.000|
X<1>        |    2.031(F)|      SLOW  |    0.194(F)|      SLOW  |CLK_BUFGP         |   0.000|
X<2>        |    1.557(F)|      SLOW  |   -0.685(F)|      SLOW  |CLK_BUFGP         |   0.000|
X<3>        |    0.794(F)|      FAST  |    0.003(F)|      SLOW  |CLK_BUFGP         |   0.000|
Y<0>        |    1.374(F)|      SLOW  |    0.169(F)|      SLOW  |CLK_BUFGP         |   0.000|
Y<1>        |    0.990(F)|      FAST  |    0.091(F)|      SLOW  |CLK_BUFGP         |   0.000|
Y<2>        |    0.960(F)|      SLOW  |   -0.309(F)|      SLOW  |CLK_BUFGP         |   0.000|
Y<3>        |    1.010(F)|      FAST  |   -0.257(F)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DONE        |         8.670(R)|      SLOW  |         4.728(R)|      FAST  |CLK_BUFGP         |   0.000|
GCD_OUT<0>  |         7.720(F)|      SLOW  |         4.145(F)|      FAST  |CLK_BUFGP         |   0.000|
GCD_OUT<1>  |         8.263(F)|      SLOW  |         4.481(F)|      FAST  |CLK_BUFGP         |   0.000|
GCD_OUT<2>  |         8.303(F)|      SLOW  |         4.522(F)|      FAST  |CLK_BUFGP         |   0.000|
GCD_OUT<3>  |         7.915(F)|      SLOW  |         4.261(F)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.807|    2.697|    2.526|    2.432|
---------------+---------+---------+---------+---------+


Analysis completed Thu Feb 20 15:53:44 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4628 MB



