Generating HDL for group named BChannelDriveat 9/8/2020 4:55:04 PM containing pages: 
	15.30.01.1, 15.30.02.1, 15.30.03.1, 15.30.04.1, 15.30.05.1
	15.30.06.1, 15.30.07.1, 15.30.08.1, 15.30.09.1, 15.30.10.1
Old test bench file BChannelDrive_tb.vhdl 60 lines preserved and 35 declaration lines preserved
Building lists of signals on 10 pages...
Found 9 signals on page 15.30.01.1
Found 9 signals on page 15.30.02.1
Found 9 signals on page 15.30.03.1
Found 9 signals on page 15.30.04.1
Found 9 signals on page 15.30.05.1
Found 9 signals on page 15.30.06.1
Found 9 signals on page 15.30.07.1
Found 10 signals on page 15.30.08.1
Found 2 signals on page 15.30.09.1
Found 4 signals on page 15.30.10.1
Found 45 unique input signals and 34 unique output signals, (78 total unique signals)
Determining sources for all input signals...
INFO:  Signal +S B DATA REG 1 BIT *0* originates outside the group.
INFO:  Signal +S B DATA REG 1 BIT *1* originates outside the group.
INFO:  Signal +S B DATA REG 1 BIT *2* originates outside the group.
INFO:  Signal +S B DATA REG 1 BIT *3* originates outside the group.
INFO:  Signal +S B DATA REG 1 BIT *FROM M2* originates outside the group.
INFO:  Signal +S B DATA REG 2 BIT *0* originates outside the group.
INFO:  Signal +S B DATA REG 2 BIT *1* originates outside the group.
INFO:  Signal +S B DATA REG 2 BIT *2* originates outside the group.
INFO:  Signal +S B DATA REG 2 BIT *3* originates outside the group.
INFO:  Signal +S B DATA REG 2 BIT *FROM M2* originates outside the group.
INFO:  Signal +S B DATA REG 4 BIT *0* originates outside the group.
INFO:  Signal +S B DATA REG 4 BIT *1* originates outside the group.
INFO:  Signal +S B DATA REG 4 BIT *2* originates outside the group.
INFO:  Signal +S B DATA REG 4 BIT *3* originates outside the group.
INFO:  Signal +S B DATA REG 4 BIT *FROM M2* originates outside the group.
INFO:  Signal +S B DATA REG 8 BIT *0* originates outside the group.
INFO:  Signal +S B DATA REG 8 BIT *1* originates outside the group.
INFO:  Signal +S B DATA REG 8 BIT *2* originates outside the group.
INFO:  Signal +S B DATA REG 8 BIT *3* originates outside the group.
INFO:  Signal +S B DATA REG 8 BIT *FROM M2* originates outside the group.
INFO:  Signal +S B DATA REG A BIT *0* originates outside the group.
INFO:  Signal +S B DATA REG A BIT *1* originates outside the group.
INFO:  Signal +S B DATA REG A BIT *2* originates outside the group.
INFO:  Signal +S B DATA REG A BIT *3* originates outside the group.
INFO:  Signal +S B DATA REG A BIT *FROM M2* originates outside the group.
INFO:  Signal +S B DATA REG B BIT *0* originates outside the group.
INFO:  Signal +S B DATA REG B BIT *1* originates outside the group.
INFO:  Signal +S B DATA REG B BIT *2* originates outside the group.
INFO:  Signal +S B DATA REG B BIT *3* originates outside the group.
INFO:  Signal +S B DATA REG B BIT *FROM M2* originates outside the group.
INFO:  Signal +S B DATA REG C BIT *0* originates outside the group.
INFO:  Signal +S B DATA REG C BIT *1* originates outside the group.
INFO:  Signal +S B DATA REG C BIT *2* originates outside the group.
INFO:  Signal +S B DATA REG C BIT *3* originates outside the group.
INFO:  Signal +S B DATA REG C BIT *FROM M2* originates outside the group.
INFO:  Signal -B ASSEMBLY CH NOT ZONE C BIT originates outside the group.
INFO:  Signal +S B DATA REG WM BIT *0* originates outside the group.
INFO:  Signal +S B DATA REG WM BIT *1* originates outside the group.
INFO:  Signal +S B DATA REG WM BIT *2* originates outside the group.
INFO:  Signal +S B DATA REG WM BIT *3* originates outside the group.
INFO:  Signal +S B DATA REG WM BIT *FROM M2* originates outside the group.
INFO:  Signal -S B DATA REG WM BIT originates inside the group.
INFO:  Signal +S CHAR SEL ERROR CHK 1 originates outside the group.
INFO:  Signal +S CHAR SEL ERROR CHK 2 originates outside the group.
INFO:  Signal +S ERROR SAMPLE originates outside the group.
Determining destinations for all output signals...
INFO:  Signal +S B CH NOT 1 BIT is used outside the group.
INFO:  Signal +S B CH 1 BIT is used outside the group.
INFO:  Signal +B B CH 1 BIT is used outside the group.
INFO:  Signal +B B CH NOT 1 BIT is used outside the group.
INFO:  Signal +S B CH NOT 2 BIT is used outside the group.
INFO:  Signal +S B CH 2 BIT is used outside the group.
INFO:  Signal +B B CH NOT 2 BIT is used outside the group.
INFO:  Signal +B B CH 2 BIT is used outside the group.
INFO:  Signal +S B CH NOT 4 BIT is used outside the group.
INFO:  Signal +S B CH 4 BIT is used outside the group.
INFO:  Signal +B B CH NOT 4 BIT is used outside the group.
INFO:  Signal +B B CH 4 BIT is used outside the group.
INFO:  Signal +S B CH NOT 8 BIT is used outside the group.
INFO:  Signal +S B CH 8 BIT is used outside the group.
INFO:  Signal +B B CH NOT 8 BIT is used outside the group.
INFO:  Signal +B B CH 8 BIT is used outside the group.
INFO:  Signal +S B CH NOT A BIT is used outside the group.
INFO:  Signal +S B CH A BIT is used outside the group.
INFO:  Signal +B B CH NOT A BIT is used outside the group.
INFO:  Signal +B B CH A BIT is used outside the group.
INFO:  Signal +S B CH B BIT is used outside the group.
INFO:  Signal +S B CH NOT B BIT is used outside the group.
INFO:  Signal +B B CH NOT B BIT is used outside the group.
INFO:  Signal +B B CH B BIT is used outside the group.
INFO:  Signal +S B CH C BIT is used outside the group.
INFO:  Signal +S B CH NOT C BIT is used outside the group.
INFO:  Signal +B B CH C BIT is used outside the group.
INFO:  Signal +S B CH NOT WM BIT is used outside the group.
INFO:  Signal +S B CH WM BIT 2 is used outside the group.
INFO:  Signal -S B DATA REG WM BIT is used only inside the group.
INFO:  Signal +B B CH NOT WM BIT is used outside the group.
INFO:  Signal +B B CH WM BIT is used outside the group.
INFO:  Signal +S B CH WM BIT 1 is used outside the group.
INFO:  Signal -S B CHAR SEL ERROR is used outside the group.
Removing 1 output signals that do not have destinations outside the group...
Removing 1 input signals that originate inside the group...
Input Signal +S B DATA REG 1 BIT *0* replaced by Bus signal +S B DATA REG *0* BUS
Input Signal +S B DATA REG 1 BIT *1* replaced by Bus signal +S B DATA REG *1* BUS
Input Signal +S B DATA REG 1 BIT *2* replaced by Bus signal +S B DATA REG *2* BUS
Input Signal +S B DATA REG 1 BIT *3* replaced by Bus signal +S B DATA REG *3* BUS
Input Signal +S B DATA REG 1 BIT *FROM M2* replaced by Bus signal +S B DATA REG *FROM M2* BUS
Input Signal +S B DATA REG 2 BIT *0* replaced by Bus signal +S B DATA REG *0* BUS
Input Signal +S B DATA REG 2 BIT *1* replaced by Bus signal +S B DATA REG *1* BUS
Input Signal +S B DATA REG 2 BIT *2* replaced by Bus signal +S B DATA REG *2* BUS
Input Signal +S B DATA REG 2 BIT *3* replaced by Bus signal +S B DATA REG *3* BUS
Input Signal +S B DATA REG 2 BIT *FROM M2* replaced by Bus signal +S B DATA REG *FROM M2* BUS
Input Signal +S B DATA REG 4 BIT *0* replaced by Bus signal +S B DATA REG *0* BUS
Input Signal +S B DATA REG 4 BIT *1* replaced by Bus signal +S B DATA REG *1* BUS
Input Signal +S B DATA REG 4 BIT *2* replaced by Bus signal +S B DATA REG *2* BUS
Input Signal +S B DATA REG 4 BIT *3* replaced by Bus signal +S B DATA REG *3* BUS
Input Signal +S B DATA REG 4 BIT *FROM M2* replaced by Bus signal +S B DATA REG *FROM M2* BUS
Input Signal +S B DATA REG 8 BIT *0* replaced by Bus signal +S B DATA REG *0* BUS
Input Signal +S B DATA REG 8 BIT *1* replaced by Bus signal +S B DATA REG *1* BUS
Input Signal +S B DATA REG 8 BIT *2* replaced by Bus signal +S B DATA REG *2* BUS
Input Signal +S B DATA REG 8 BIT *3* replaced by Bus signal +S B DATA REG *3* BUS
Input Signal +S B DATA REG 8 BIT *FROM M2* replaced by Bus signal +S B DATA REG *FROM M2* BUS
Input Signal +S B DATA REG A BIT *0* replaced by Bus signal +S B DATA REG *0* BUS
Input Signal +S B DATA REG A BIT *1* replaced by Bus signal +S B DATA REG *1* BUS
Input Signal +S B DATA REG A BIT *2* replaced by Bus signal +S B DATA REG *2* BUS
Input Signal +S B DATA REG A BIT *3* replaced by Bus signal +S B DATA REG *3* BUS
Input Signal +S B DATA REG A BIT *FROM M2* replaced by Bus signal +S B DATA REG *FROM M2* BUS
Input Signal +S B DATA REG B BIT *0* replaced by Bus signal +S B DATA REG *0* BUS
Input Signal +S B DATA REG B BIT *1* replaced by Bus signal +S B DATA REG *1* BUS
Input Signal +S B DATA REG B BIT *2* replaced by Bus signal +S B DATA REG *2* BUS
Input Signal +S B DATA REG B BIT *3* replaced by Bus signal +S B DATA REG *3* BUS
Input Signal +S B DATA REG B BIT *FROM M2* replaced by Bus signal +S B DATA REG *FROM M2* BUS
Input Signal +S B DATA REG C BIT *0* replaced by Bus signal +S B DATA REG *0* BUS
Input Signal +S B DATA REG C BIT *1* replaced by Bus signal +S B DATA REG *1* BUS
Input Signal +S B DATA REG C BIT *2* replaced by Bus signal +S B DATA REG *2* BUS
Input Signal +S B DATA REG C BIT *3* replaced by Bus signal +S B DATA REG *3* BUS
Input Signal +S B DATA REG C BIT *FROM M2* replaced by Bus signal +S B DATA REG *FROM M2* BUS
Input Signal +S B DATA REG WM BIT *0* replaced by Bus signal +S B DATA REG *0* BUS
Input Signal +S B DATA REG WM BIT *1* replaced by Bus signal +S B DATA REG *1* BUS
Input Signal +S B DATA REG WM BIT *2* replaced by Bus signal +S B DATA REG *2* BUS
Input Signal +S B DATA REG WM BIT *3* replaced by Bus signal +S B DATA REG *3* BUS
Input Signal +S B DATA REG WM BIT *FROM M2* replaced by Bus signal +S B DATA REG *FROM M2* BUS
Page 15.30.01.1 generates Lamp Output LAMP_11C8K13
Page 15.30.02.1 generates Lamp Output LAMP_11C8J13
Page 15.30.03.1 generates Lamp Output LAMP_11C8H13
Page 15.30.04.1 generates Lamp Output LAMP_11C8G13
Page 15.30.05.1 generates Lamp Output LAMP_11C8F13
Page 15.30.06.1 generates Lamp Output LAMP_11C8E13
Page 15.30.07.1 generates Lamp Output LAMP_11C8D13
Page 15.30.08.1 generates Lamp Output LAMP_11C8C13
Page 15.30.10.1 generates Lamp Output LAMP_15A1K20
DEBUG: Tentative bus +S B CH NOT BUS identified based on signal +S B CH NOT 1 BIT
DEBUG: Tentative bus +S B CH BUS identified based on signal +S B CH 1 BIT
DEBUG: Tentative bus +B B CH BUS identified based on signal +B B CH 1 BIT
DEBUG: Tentative bus +B B CH NOT BUS identified based on signal +B B CH NOT 1 BIT
DEBUG: Added signal +S B CH NOT 2 BIT to bus +S B CH NOT BUS
DEBUG: Added signal +S B CH 2 BIT to bus +S B CH BUS
DEBUG: Added signal +B B CH NOT 2 BIT to bus +B B CH NOT BUS
DEBUG: Added signal +B B CH 2 BIT to bus +B B CH BUS
DEBUG: Added signal +S B CH NOT 4 BIT to bus +S B CH NOT BUS
DEBUG: Added signal +S B CH 4 BIT to bus +S B CH BUS
DEBUG: Added signal +B B CH NOT 4 BIT to bus +B B CH NOT BUS
DEBUG: Added signal +B B CH 4 BIT to bus +B B CH BUS
DEBUG: Added signal +S B CH NOT 8 BIT to bus +S B CH NOT BUS
DEBUG: Added signal +S B CH 8 BIT to bus +S B CH BUS
DEBUG: Added signal +B B CH NOT 8 BIT to bus +B B CH NOT BUS
DEBUG: Added signal +B B CH 8 BIT to bus +B B CH BUS
DEBUG: Added signal +S B CH NOT A BIT to bus +S B CH NOT BUS
DEBUG: Added signal +S B CH A BIT to bus +S B CH BUS
DEBUG: Added signal +B B CH NOT A BIT to bus +B B CH NOT BUS
DEBUG: Added signal +B B CH A BIT to bus +B B CH BUS
DEBUG: Added signal +S B CH B BIT to bus +S B CH BUS
DEBUG: Added signal +S B CH NOT B BIT to bus +S B CH NOT BUS
DEBUG: Added signal +B B CH NOT B BIT to bus +B B CH NOT BUS
DEBUG: Added signal +B B CH B BIT to bus +B B CH BUS
DEBUG: Added signal +S B CH C BIT to bus +S B CH BUS
DEBUG: Added signal +S B CH NOT C BIT to bus +S B CH NOT BUS
DEBUG: Added signal +S B CH NOT WM BIT to bus +S B CH NOT BUS
DEBUG: Added signal +B B CH NOT WM BIT to bus +B B CH NOT BUS
DEBUG: Added signal +B B CH WM BIT to bus +B B CH BUS
DEBUG: Tentative bus LAMPS_B_CH identified based on signal LAMP_11C8K13
DEBUG: Added signal LAMP_11C8J13 to bus LAMPS_B_CH
DEBUG: Added signal LAMP_11C8H13 to bus LAMPS_B_CH
DEBUG: Added signal LAMP_11C8G13 to bus LAMPS_B_CH
DEBUG: Added signal LAMP_11C8F13 to bus LAMPS_B_CH
DEBUG: Added signal LAMP_11C8E13 to bus LAMPS_B_CH
DEBUG: Added signal LAMP_11C8D13 to bus LAMPS_B_CH
DEBUG: Added signal LAMP_11C8C13 to bus LAMPS_B_CH
INFO: Bus +S B CH NOT BUS identified 
INFO: Bus +S B CH BUS identified 
INFO: Bus +B B CH BUS identified 
INFO: Bus +B B CH NOT BUS identified 
INFO: Bus LAMPS_B_CH identified 
Output signal +S B CH NOT 1 BIT replaced by bus +S B CH NOT BUS
Output signal +S B CH 1 BIT replaced by bus +S B CH BUS
Output signal +B B CH 1 BIT replaced by bus +B B CH BUS
Output signal +B B CH NOT 1 BIT replaced by bus +B B CH NOT BUS
Output signal +S B CH NOT 2 BIT replaced by bus +S B CH NOT BUS
Output signal +S B CH 2 BIT replaced by bus +S B CH BUS
Output signal +B B CH NOT 2 BIT replaced by bus +B B CH NOT BUS
Output signal +B B CH 2 BIT replaced by bus +B B CH BUS
Output signal +S B CH NOT 4 BIT replaced by bus +S B CH NOT BUS
Output signal +S B CH 4 BIT replaced by bus +S B CH BUS
Output signal +B B CH NOT 4 BIT replaced by bus +B B CH NOT BUS
Output signal +B B CH 4 BIT replaced by bus +B B CH BUS
Output signal +S B CH NOT 8 BIT replaced by bus +S B CH NOT BUS
Output signal +S B CH 8 BIT replaced by bus +S B CH BUS
Output signal +B B CH NOT 8 BIT replaced by bus +B B CH NOT BUS
Output signal +B B CH 8 BIT replaced by bus +B B CH BUS
Output signal +S B CH NOT A BIT replaced by bus +S B CH NOT BUS
Output signal +S B CH A BIT replaced by bus +S B CH BUS
Output signal +B B CH NOT A BIT replaced by bus +B B CH NOT BUS
Output signal +B B CH A BIT replaced by bus +B B CH BUS
Output signal +S B CH B BIT replaced by bus +S B CH BUS
Output signal +S B CH NOT B BIT replaced by bus +S B CH NOT BUS
Output signal +B B CH NOT B BIT replaced by bus +B B CH NOT BUS
Output signal +B B CH B BIT replaced by bus +B B CH BUS
Output signal +S B CH C BIT replaced by bus +S B CH BUS
Output signal +S B CH NOT C BIT replaced by bus +S B CH NOT BUS
Output signal +S B CH NOT WM BIT replaced by bus +S B CH NOT BUS
Output signal +B B CH NOT WM BIT replaced by bus +B B CH NOT BUS
Output signal +B B CH WM BIT replaced by bus +B B CH BUS
Output signal LAMP_11C8K13 replaced by bus LAMPS_B_CH
Output signal LAMP_11C8J13 replaced by bus LAMPS_B_CH
Output signal LAMP_11C8H13 replaced by bus LAMPS_B_CH
Output signal LAMP_11C8G13 replaced by bus LAMPS_B_CH
Output signal LAMP_11C8F13 replaced by bus LAMPS_B_CH
Output signal LAMP_11C8E13 replaced by bus LAMPS_B_CH
Output signal LAMP_11C8D13 replaced by bus LAMPS_B_CH
Output signal LAMP_11C8C13 replaced by bus LAMPS_B_CH
Generating list of internal signals/wires ...
1 internal signals/wires found.
Generating HDL prefixes...
Generating HDL associated with page 15.30.01.1 (B CHANNEL DRIVE 1 BIT FEATURE)
Generating HDL associated with page 15.30.02.1 (B CHANNEL DRIVE 2 BIT FEATURE)
Generating HDL associated with page 15.30.03.1 (B CHANNEL DRIVE 4 BIT FEATURE)
Generating HDL associated with page 15.30.04.1 (B CHANNEL DRIVE 8 BIT FEATURE)
Generating HDL associated with page 15.30.05.1 (B CHANNEL DRIVE A BIT FEATURE)
Generating HDL associated with page 15.30.06.1 (B CHANNEL DRIVE B BIT FEATURE)
Generating HDL associated with page 15.30.07.1 (B CHANNEL DRIVE C BIT FEATURE)
Generating HDL associated with page 15.30.08.1 (B CHANNEL DRIVE WM BIT FEATURE)
Generating HDL associated with page 15.30.09.1 (B CH DRIVE WM BIT-ACC)
Generating HDL associated with page 15.30.10.1 (B CH CHARACTER ERROR FEATURE)
