.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 5 0
000000000000000010
000100000000000000
000001011000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001011000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000001110000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001110000000000
000000000000000000
000000000001100000
000011010000011000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001011000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000001000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000001110000000000

.io_tile 11 0
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000011010000000000
000000000011100010
000000000001010000
000000111000000000
000000001000000001
000000000000000001
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
010000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
001000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010100001
000000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000101011000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000100
001000000000000000000000000000001110001111000010100000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100100000001
000000000000000000000000000000100000010110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 6
100000000000000101000000000001000000010000100100000000
000000000000000000100000000000001010010000100010000000
101000000000000000000000000000000001010000100100000000
100000000000000000000000000001001100100000010010000000
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000100000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000001000000100100000000
010000000000010000000000000000001100000000000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000111110000000000
000000000000100010
000000000000010000
000001110000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000110000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000010001100001100000010000000000
110000000000000000000011110000101110100000010000000000
000000000000000101000010101000000000000000000000000000
000000000000000000100100001001000000000010000000000000
000000000000001101100000001111101111101001010100000000
000000000000000101000000000001001011000100000000000000
000000000000001000000000001101101100110000010100000000
000000000000000001000000000111101011010000100000000000
000000000000001000000110001000001100000001010101000000
000000000000000101000000000011000000000010100000000000
010000000000001101100000000001111010010101010000000000
110000000000000101000000000111011011101011100000000010

.logic_tile 2 7
100000000000000000000000010000001100000100000100000000
000000000000000000000010100000010000000000000000000000
101000000000000000000000001000000000100110010000000100
100000000000000000000010111011001010011001100010000010
010000000000001000000000001011000001100000010000000000
010000000000000001000000001001101011000000000000000000
000000000000000000000010100000000001010000100000000000
000000000000000000000100000101001101100000010000000000
000000000000000000000110001011000001001001000000000000
000000000000000000000000001001101011101001010000000000
000000000001010000000010101101111000101110010000000000
000000000000100000000100001011111010011001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000011000000011110000000000
110000000000000000100000000000010000000011110000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001101000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000110
000000000000000000000000000000000000000001000000000001
010010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110100001011100010100000000000101
000000000000000000000000000000000000010100000011000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000011011000000000
000010111000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000001100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000001000001010010111110000000000
000000000000000000000000001101000000101011110001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 2 8
100000000000000000000000000001100000000000001000000000
000000000000000000000010100000100000000000000000001000
101000000000000001100010100101100000000000001000000000
100000000000000000000000000000001110000000000000000000
010010100000000101000111000001101000010010000100000000
110001000000000101000000001001001101101001010000000000
000000000000000101000110110000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000011001111000001100000100000000
000000000000000000000010000101101001001111000000000000
000000000000000000000000000101111111111111110000000000
000000000000000000000000000101111011000100000000000000
000000000000000000000000000101100000110110110100000000
000000000000000111000000000000101010110110110000000000
110000000010001111000110001000001100101000000000000000
110000000000000001000000000111010000010100000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011111001000000110000000000
000000000000000000000000001001011100000111000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001101100000001011111000111111110000000000
000000000000000001000000000011010000111110100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000001011011001011010100000000000
000000000000000000000000000001101101010101110000100000
111000000000001001100000001001100001111111110000000000
000000000000000101000000001111001000011001100000000000
010000000000000000000110101001111110000000000000000000
110000000000000000000000000001010000000001010010000000
000000000000000101100000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000001100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000010101101111100010100100000000
000000000000000101000010010011011100010010100000000000
000000000000100000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 6 8
000000000000001000000000001000000000000000000100000000
000000000000000001000011101111000000000010000000000000
001000000000000001100000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
010000000000000000000000000011000000000000000100100000
010000000000000000000000000000000000000001000000000000
000000000000001111100000000000000001000000100100000000
000000000000001011100000000000001010000000000000000000
000000000000000001100000000011100001001001000000000000
000000000000000000000010000000001010001001000000000000
000000000000000101100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000001100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010101001000001100110100000000
000000000000000000000010000000100000110011000100000000
000000000000000111000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011110100000000000000000
000000000000000000000000001101011011010000000000000000
000000000000000000000000001101100000001100110100000000
000000000000000000000000001111100000110011000100000000
010000000000000000000110000111100000010110100100000000
110000000000000000000000000000100000010110100100000000

.logic_tile 8 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000001100110001000001101010011110000000001
000000000000000000000000001001001000100011110000100000
000000000000000000000000010000001010000100000100000000
000000000000000000000011010000010000000000000000000000
000000000000010000000110110000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000001000000000010000000000001111000000000000
000000000000000101000010000000001100001111000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000011011100100000000000100
000000000000000000000000001001011011011000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 9 8
000000000000000000000000001000000001000110000010000000
000000000000000000000000000001001110001001000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000001001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000001010000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000100000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
010000000000000101000010000000000000001111000100000000
110000000000000000100000000000001110001111000010000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000001001000000000000
000000000000000000000000000000001000001001000000000000
000000000000000001000000001101111000000000000010000000
000000000000000000000000000001001010100000000011000000
110000000000000111100000000000001110000100000100000000
110000000000000000100000000000000000000000000000000001

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000101100000001101100000101001010000000000
000000000000000000000000000111000000111111110000000100
010000100000000000000111100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101000000000000000000000000100100000000
000000000000000000100000000000001110000000000000000010
000000000000100000000000000000000000001111000000000000
000000000001000000000000000000001100001111000000000000
000000000000100001100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000001001100000000101100001111001110000000000
110000000000001001000000000000101000111001110000000001

.logic_tile 6 9
000000100000000000000000000000000000000000100100000000
000000000000000101000000000000001010000000000000000000
001000000000000101000011000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
110000000000000101000010100000000000000000100100000000
110000000000000001000010100000001000000000000000000000
000000000000010000000010100000001010000100000100000000
000000000000100000000000000000010000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000101000000000000000100000000
000000000000000000000100000000100000000001000000000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 7 9
000000000000000000000110110001100000000000000110000000
000000000000000000000011100000100000000001000000000100
111000000000010000000110100000000000000000100110000001
000000000000100000000000000000001001000000000010000000
010000000000000101100000000011100000000000000000000000
010000000000000000000000000000000000000001000000000000
000000000000000000000000010000001010000100000100000000
000000000000000000000010100000000000000000000000000100
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000001
000000100000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001100000000000000001000
111000000000000101000010100111100000000000001000000000
000000000110000101000000000000101110000000000000000000
110000000000001101000000000111001000001100110100000000
110000000000001001100010111001000000110011001000000000
000000000000000000000000001011101001000000100000000000
000000000000000000000000001001011000000000000000000000
000000001100000000000110000000000001001111000100000000
000000000000000000000000000000001100001111000000000000
000000000000001000000000000000011110001111010000000000
000000000000000001000000001011011010001111100000000000
000000000000001000000111101101000000000110000000000000
000000000000001011000100001111101010000000000000000000
010000100000000000000110000011111110001100110100000000
010000000000000000000000000111010000110011001000000000

.logic_tile 9 9
000000000100000000000010110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100101001001010100000100000000
000000000000000000000100001111011001011101000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000001100000000000000100000000
000000000000000111100011100000000000000001000010000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000101100001010000100000000000
000000001100000000000000000000001111010000100000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 10
000000000000001101000111100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001101100000000000000000000000000000000000
010000001010001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000001001000001111100000000000
000000000000000000000000000001011010011111100000000000
000000000000000000000000000001001010010100000000000000
000000000000000000000000000001000000000000000000100110

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000101000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000110000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000001001100000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
111000000000001000000000010001000000000000000100000000
000000000000011001000011100000000000000001000000000000
010000000000000000000000010000001100000100000100000000
010000000000000000000010010000010000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010110000000000000000100100000000
000000000000000000000010000000001110000000000000000000
000000000000000000000000000001101100010000100000000000
000000000000000000000000001101011000010100000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001100000000000000100000000
110000000000000000000000000000100000000001000000000000

.logic_tile 8 10
000000000000000000000000000000000001000000100100000000
000000000000001101000010100000001001000000000000000000
111000000000000101000010100001011001000001110000000000
000000000000000101100010110101101100000000100000000000
110000000000101000000000000111111011110000010000000000
010000000000010001000010101001001000100000000000000000
000000000000001101100110100111111011000000100000000000
000000000000000101000000000000101001000000100000000000
000000000000000101100000010000001100000100000100000000
000000000000000000000010010000000000000000000000000000
000001000000000001100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000001011100110010101111001111000000000000000
110000000000000001000010001101101111100000000000000000

.logic_tile 9 10
000000000000000000000000010000000000000000000100000000
000000000000000000000011101101000000000010000001000000
111000000000000101000000000000000001000000100100000000
000000000000000000100000000000001000000000000000000000
010000000000001000000010100000000000000000000000000000
010000000000001111000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001010000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000001001000000000000
000000000000000000000000000111001010000110000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000001111000000000
000000001000000000
001100000000000000
010000000000000000
001000000000100000
000100000000100100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000110110110100000001
000000000000000000000010000011001101111001110000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000000000000010101011011010001011110000000000
000000000000000000000000000001111110000011110000000100
000000000000000000000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000011100011001011100000010110100100000000
000000000000000000100000001111100000111111110000000010
110000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.logic_tile 6 11
000000000000000000000110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000000000001010000100000100000000
000000100000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000100100000000
010000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000111000000000010000010000000
000000000000000101100000000011000000000000000000000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000010011000000000000000100000000
000000000000000000000010100000000000000001000000000000
000000000000001000000110011111001001000110100001000100
000000000000000101000110101111111101000011000000000010
000000000000000101100110100111100000000000000000000000
000000000000000000000000000000000000000001000000000000

.logic_tile 7 11
000000000000000000000000000000011010000010100000000000
000000000000000000000000000111010000000001010010000000
111000000000000000000110011101011000111001010000000000
000000000000000000000010001001111111111101110000100010
110000000001000000000110100101100000101001010100000000
110000000000000000000000000111100000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011000000100000000000000
000000000000000000000000001001111111000000000010000000
000000000000000001000011110000011010000000110100000100
000000000000000000000110000000011110000000110000000010
010000000000000000000000001000001110000001010100000000
110000000000000000000000001101000000000010100001000000

.logic_tile 8 11
000000000000000101000010110001000000000000000100000000
000000000000000000100110100000000000000001000000000000
111000000000000001100110100000000000000000100100000000
000000000000000000100010110000001001000000000000000000
110000000000100000000000000000011000000100000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000010101100000000000000100000000
000000000000000000100010100000000000000001000000000000
000000000000000000000000010000000000000010000010100001
000000000000000000000010000000000000000000000011100000
000000000000000001000000000000000001000000100100000000
000000000000000000000011110000001100000000000000000000
000001000000000000000000001000000000000000000100000000
000010100000000000000000001001000000000010000000000000
000000000000000000000000001001011101000000000000000000
000000000000000000000000001001111011000010000000100000

.logic_tile 9 11
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000000000011000000101001010100000000
000000000000000000000000001101001111111001110000000000
000000000000000000000000000111011100101001010100000000
000000000000001101000000000011110000111110100000000000
000000000000000000000010100001001100111100010100000000
000000000000000000000100000000001111111100010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000001011000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000111000000010
000000001000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000000100
000001010000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000010000000
010000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000111100000000000000000000000000000
001000000000000000000110110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000010100001000000000000000100000000
011000000000000000000111000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101011001010111100000000000
001000000000000000000000001101111011111111110000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000010010000000000000000000000000000
111000000000001111100000010000000000000000000000000000
100000000000001001000011100000000000000000000000000000
010000001110000000000000011101101101000110100000000000
011000000000000000000011010111011101000001010001000010
000000000000000000000110001001111010101000010100000000
001000000000000111000100000111111011110100010010000000
000000000000000000000110101001101101101000010001000010
001000000000000000000000000011011110000000000000000000
000010000000001000000000000000000000000000000000000000
001000000000001001000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
010000000000001101100000000000000000000000000000000000
011000000000000101000000000000000000000000000000000000

.logic_tile 6 12
010001000000000101000000001011111000010111100000000000
001000101101000000100011110111011001111111100000000000
111000000000001101000011100011000001011111100100000000
000000000000101111000000000000101010011111101000000000
010000000000001101000110100000000000000000000000000000
111000000000000001000110100000000000000000000000000000
000000000000000011100000000000001011000010000001000001
001000000000001101000000001101001000000001000000000101
000000000000001000000000000001000000010110100100000000
001000000000000011000010110011000000111111110000000000
000000000000001001100000001101011000000000000000000001
001000000000001011000000000001001011000001000000000000
000000000000000000000000001000001010010111110100000000
001000000000000000000010000011000000101011110010000000
010000000000000001000000001000000000011111100100000000
111000000000000101100000000111001111101111010010000000

.logic_tile 7 12
010000001110000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000101000111001101101011010111100000000000
000000000000000000000100000001101110001011100000000000
010000000000000101100011100101100000000000000100000000
111000000000000000000000000000000000000001000000000101
000000000000000000000110000000000000000000000000000000
001000000000000001000100000000000000000000000000000000
000001000000000000000000000001100000000000000100000100
001010100000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000001000000000000001001000000000000000101

.logic_tile 8 12
010000000000000000000000000011111001000000000000000000
001000000000000000000000001011111101000010000000000000
111001000000001000000111100101000000111111110100000000
100000000000000111000100000111000000010110101000000000
010000000000000101100111100000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000001000000000000000010101101101100101000010100000000
001000000000000000000000000011101100110100010000000000
000000000000000111100000010000000000000000000000000000
001000000000001111100010011111000000000010000000000000
000000000000000001100110011000011110101000000100000000
001000000000000000100110010011000000010100000000000000
000000000000001000000010100011111110101000000100000000
001000000000000001000110110000010000101000000000000000
010000000000000101000000010000000000000000100000000000
011000000000000000100011100000001111000000000000000000

.logic_tile 9 12
010010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
000001010100000000
000000001100000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
001000000000000000000000000111000000000010000000000001
000000000000000000000000000000000001000000100100000001
001000000000000000000000000000001011000000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000111000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
111000000000000000000000010101011001010111110010000000
000000000000000000000011101001011111101111110000000000
110000000000000111100000000000000000000000100000000000
111000000000000000000000000000001100000000000000000000
000000000000000000000000001111111111111001100000000000
001000000000001111000000001111011110110000010000000000
000000000000001000000000000001000000000000000100000000
001000000000000101000000000000000000000001000010000011
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000010000101100000000000000110000000
001000000000000000000100000000000000000001000010000010
000000000000001101000011110000000000000000000000000000
001000000000000001000010000000000000000000000000000000

.logic_tile 5 13
010000000000000000000110010000001110101000000000000001
001000000000000000000111001011000000010100000000000000
111000000000001001100000010000000000000000000000000000
000000000000000101100010100000000000000000000000000000
010000000000000000000111001011111001011111110000000000
011000000000000000000011101001001100000111110000000000
000000000000000001000000000101000000000000000110000000
001000000000000000000000000000100000000001000000000000
000000001110000000000000011001101001000010100000000000
001000000000000000000010101001011000000110100000000000
000000000000000001000000000101100000000000000110000100
001000000000000101100000000000000000000001000000000000
000000000000001000000000001001000001001001000000000000
001000000000000101000000001001101000000000000000100000
000000000000000000000000000000000000000000000100000001
001000000000000000000000001101000000000010000000000001

.logic_tile 6 13
010000000000000000000010110000011110001000000000000000
001000000000000000000011110101001001000100000000000000
111000000000000111000110100011111010011111110000000000
000000000000000000000000001101001111001011110000000000
110000000000000011100000001111001000101000000000000000
011000000000000000100011100011010000000000000000000000
000000000000001101000000001001000001000000000000000000
001000000000000101000000000101101110100000010000000000
000000000000000000000000001001101001010111110000000000
001000000000000000000010100111011100011111110000000000
000001000000001000000000000000000000000000000000000000
001010000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000001110000111000010010000000000000000000000000000
000000000000000101000000000000000001000000100110000000
001000000000000001000000000000001001000000000000000000

.logic_tile 7 13
010000000000001000000111010000011011000000010000000000
001000000000000101000110101111001110000000100000000000
111000000000001000000010101111101111100000000000000000
000000000000001001000110110101011101000000000000000000
010000000110001000000110100001101001101111010100000000
111000000000000111000000001001111111111111010000000000
000000000000000000000000001000001000000010000000000000
001010000000001111000000000011011110000001000000000000
000000000000001000000010111101111100000111110000000000
001000001100010111000010100011001100101111110000000000
000000100000001001100111000001011000111110110100000000
001000000010001011100000001111111010111101010000000000
000000000000111001100110000011001110111111110100000001
001000000000000001000110100111101101110110100000000000
010000000000000111100010101001000001001001000000000000
011000000000000000100000000011001010000000000010000101

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000111100000001110000100000100000000
011000000000000000000000000000010000000000000000000000
000000000110000000000000000000001010000100000100000000
001000000010000000000000000000010000000000000010000000
000000001110000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000001000000000010010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100100000
001000000000000000000000000000001010000000000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100111100000000
000000001100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000111100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010000000000000000000000001000000000000000000100000001
010000000000000000000000000101000000000010000000000000
000000000000000001100110001001111000111100010000000000
000000000000000101100100001011101101010100010000000000
000000000000000000000110100001000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010001001101111111000110010000000
000000001110000000000000000001111010011000100000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000000001101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000001000010001000000010100111111111110101010000000000
000000100000001001000000000101101100110100000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000101000010001111111111110101010000000000
110000000000000000100000001001101101110100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010101001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000101000010100000001001000000000000000000
000000000000000000000000000000011010101000000000000010
000000000000000000000000000001010000010100000001000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000

.logic_tile 6 14
000000000000001000000111111111101011011111110000100000
000000000000000101000111100101011001001111110000000000
111000000000001000000000010011001010010111110000100000
000001000000000111000011010101011001011011110000000000
010010100000000000000010010000000000000000100100000000
010001000000001001000010100000001111000000000000000000
000000000000000111100000001000000000000000000100000001
000000000000000000000010001101000000000010000000000000
000000000001010000000000000000000001000000100000000000
000000001000100101000000000000001111000000000000000000
000000000000000000000010000011100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000001110000000000110000011101001010111100000000000
000000000000000001000100000001111000111111110000100000
000000000000001000000010100000000000000000000100000000
000000000000000101000000000111000000000010000000000000

.logic_tile 7 14
000000000010000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
111000000000000000000111010000011000000100000100000000
000000000000000000000111000000010000000000000000000000
110000000000000000000111000101001110101000000000000000
010000000000000101000000000000000000101000000001000000
000000000000000000000000000101011100101000000000000000
000000000000000000000011110111110000000000000000000000
000000000010001000000011110000001110000100000100000000
000000100000000001000010000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000011111101000000000010000000000000
000001000000001001100000000001101101000000010000000000
000010100000001001000011100111111100000000000000000000
000000000000000000000000001011101100001000000000000000
000000000000000000000000001001001101000000000000000000

.logic_tile 8 14
000000000000000000000000000001100000000000000100000000
000000000000010000000011110000100000000001000000000000
111000000000000000000011100000011010000100000100000000
000000000000000000000011100000000000000000000000000000
010000000000000111000110100111011011000111110000000000
110000000000000001000000001111001001011111110000000000
000000000000001011100000000111001111011111100000000000
000000000000001111100000000101011010011111010000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000001000000000001001001111011111100000000000
000000000000000001000000000111111010101111100000000000

.logic_tile 9 14
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000010110000000001
000001110000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000001011000000010110100000000000
000000000000000000000000000101100000000000000010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111100000000000000000000000
010000000000000000000000000000000000000001000000000000
000000000000001001100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 5 15
000000000001101000000010100101101000110000110000000000
000000000001010101000011100101111000100000100000000000
111000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000001100010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000010111100000000000000100000000
000000000000000000000010000000000000000001000000000000
000001000000000000000110000101101101001110000001000000
000010100000000000000000001101111010001111000000000000
000000000000000000000000000101001010000010100000000000
000000000000000000000000000000100000000010100000000000
000000000000000111100011000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 15
000000001110000000000111101011101110011001010100000000
000000000000000000000110101001001111100101010001000000
111000000000000101100111110101100000010000100100000000
000000000000000000000010100101101110101001010000000001
010000000000001000000110101001101110101000110110000000
110000000000000101000100001001001001111100110000000000
000000000000000101000010101001111010011100100100000000
000000000000000000000000000001101110001100000000000011
000000000000000000000000001111001000111101010100000000
000000000000000000000010001001011111011101000010000000
000000000000000011100000000000001100110100110100000001
000000000001000000100000000111011010111000110010000000
000000000000000000000110001111011000011101000100000000
000000000000001111000100001001011111110100010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000001000000000000000000000101100000000000000100000000
000010000000001111000000000000000000000001000000000000
111000000000000000000000000000000001000000100100000000
000000000000001001000000000000001101000000000000100000
010000000000000000000010100000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000100000
000010000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000011010000100000100000000
000000000010000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011110000000000
000010000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001001001000100000000
000000000000000000000000000101001011101111010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001111000000000010000000
111000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000110100000
000000000000000000000000000101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000010000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000000
000000000000010000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 4 lvds_clock_buf
.sym 7 r_counter[0]_$glb_clk
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 525 r_counter[0]
.sym 635 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 636 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 637 w_rx_09_fifo_data[1]
.sym 638 w_rx_09_fifo_data[0]
.sym 639 io_pmod[6]$SB_IO_OUT
.sym 640 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 751 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 752 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 753 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 771 io_pmod[6]$SB_IO_OUT
.sym 779 w_lvds_rx_09_d0
.sym 792 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 823 w_lvds_rx_09_d1
.sym 826 w_lvds_rx_09_d0
.sym 827 w_lvds_rx_09_d1
.sym 830 r_counter[0]
.sym 854 r_counter[0]
.sym 919 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 920 r_counter[0]
.sym 940 lvds_clock
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 999 i_mosi$SB_IO_IN
.sym 1090 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1191 $PACKER_VCC_NET
.sym 1210 $PACKER_VCC_NET
.sym 1274 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1310 $PACKER_VCC_NET
.sym 1336 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 1455 spi_if_ins.w_rx_data[0]
.sym 2639 io_pmod[7]$SB_IO_OUT
.sym 2640 io_pmod[5]$SB_IO_OUT
.sym 2665 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 2666 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2667 r_counter[0]
.sym 2722 r_counter[0]
.sym 2762 r_counter[0]
.sym 2772 i_glob_clock$SB_IO_IN_$glb_clk
.sym 2774 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2775 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2776 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 2777 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D[1]
.sym 2778 w_lvds_rx_09_d1_SB_LUT4_I3_I2[2]
.sym 2779 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2781 lvds_rx_09_inst.r_phase_count[0]
.sym 2831 w_lvds_rx_09_d0
.sym 2834 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2837 w_lvds_rx_09_d1
.sym 2840 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2842 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2843 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2844 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2847 w_rx_09_fifo_data[1]
.sym 2851 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2854 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2855 w_lvds_rx_09_d1_SB_LUT4_I3_I2[2]
.sym 2856 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2873 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2874 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2878 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2884 w_lvds_rx_09_d0
.sym 2885 w_lvds_rx_09_d1_SB_LUT4_I3_I2[2]
.sym 2886 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2887 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2890 w_lvds_rx_09_d1_SB_LUT4_I3_I2[2]
.sym 2891 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2892 w_lvds_rx_09_d1
.sym 2893 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2896 w_rx_09_fifo_data[1]
.sym 2899 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2902 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2903 w_lvds_rx_09_d0
.sym 2904 w_lvds_rx_09_d1
.sym 2905 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2906 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2907 lvds_clock_buf
.sym 2908 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2911 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 2913 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 2914 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[0]
.sym 2915 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 2916 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 2963 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2964 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2970 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2977 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3027 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3031 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3034 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3037 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3041 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3042 lvds_clock_buf
.sym 3049 lvds_rx_09_inst.r_phase_count[1]
.sym 3072 $PACKER_VCC_NET
.sym 3077 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3201 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 3202 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 3345 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 3349 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 3370 $PACKER_VCC_NET
.sym 3413 $PACKER_VCC_NET
.sym 3450 o_ldo_2v8_en$SB_IO_OUT
.sym 3468 $PACKER_VCC_NET
.sym 3589 w_rx_data[2]
.sym 3590 w_rx_data[0]
.sym 4159 o_shdn_tx_lna$SB_IO_OUT
.sym 4251 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 4796 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 4935 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 4943 io_pmod[5]$SB_IO_OUT
.sym 4952 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 4955 w_rx_09_fifo_data[0]
.sym 4963 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 4968 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 4969 io_pmod[5]$SB_IO_OUT
.sym 4973 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 4975 w_rx_09_fifo_data[0]
.sym 5013 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5014 lvds_clock_buf
.sym 5015 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5028 io_pmod[7]$SB_IO_OUT
.sym 5032 io_pmod[5]$SB_IO_OUT
.sym 5059 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5063 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 5065 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5072 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5076 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D[1]
.sym 5080 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5086 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5093 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D[1]
.sym 5096 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5098 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5102 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 5103 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D[1]
.sym 5104 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5108 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5110 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5114 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 5115 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D[1]
.sym 5116 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5120 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5121 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5122 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5123 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 5135 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 5136 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5137 lvds_clock_buf
.sym 5138 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5155 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5182 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 5185 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[0]
.sym 5187 lvds_rx_09_inst.r_phase_count[0]
.sym 5188 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5189 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5191 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 5193 lvds_rx_09_inst.r_phase_count[1]
.sym 5194 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 5195 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5198 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5204 $PACKER_VCC_NET
.sym 5208 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5209 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5211 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5212 $nextpnr_ICESTORM_LC_0$O
.sym 5214 lvds_rx_09_inst.r_phase_count[0]
.sym 5218 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5220 lvds_rx_09_inst.r_phase_count[1]
.sym 5221 $PACKER_VCC_NET
.sym 5225 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 5226 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[0]
.sym 5227 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5228 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5237 lvds_rx_09_inst.r_phase_count[1]
.sym 5238 lvds_rx_09_inst.r_phase_count[0]
.sym 5239 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 5240 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[0]
.sym 5243 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5244 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5245 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 5246 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5250 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 5251 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5255 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5258 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5259 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 5260 lvds_clock_buf
.sym 5261 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5307 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5369 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5403 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 5643 $PACKER_VCC_NET
.sym 5656 w_rx_data[0]
.sym 5663 spi_if_ins.w_rx_data[2]
.sym 5683 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 5685 w_rx_data[2]
.sym 5712 w_rx_data[2]
.sym 5751 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 5752 r_counter[0]_$glb_clk
.sym 5767 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 5770 o_ldo_2v8_en$SB_IO_OUT
.sym 5780 w_rx_data[2]
.sym 5782 w_rx_data[0]
.sym 5797 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 5810 spi_if_ins.w_rx_data[0]
.sym 5823 spi_if_ins.w_rx_data[2]
.sym 5858 spi_if_ins.w_rx_data[2]
.sym 5866 spi_if_ins.w_rx_data[0]
.sym 5874 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 5875 r_counter[0]_$glb_clk
.sym 5895 i_config_SB_LUT4_I0_I3[2]
.sym 5897 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 5908 w_rx_data[2]
.sym 6012 io_ctrl_ins.rf_pin_state[0]
.sym 6016 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 6023 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 6145 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6310 o_shdn_tx_lna$SB_IO_OUT
.sym 6381 $PACKER_GND_NET
.sym 6920 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 6974 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7073 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7074 spi_if_ins.state_if[0]
.sym 7075 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 7132 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7174 w_tx_data_smi[0]
.sym 7177 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 7178 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 7179 w_tx_data_smi[1]
.sym 7234 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 7236 w_cs[2]
.sym 7275 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 7277 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 7278 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7280 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 7317 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 7339 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 7380 w_fetch
.sym 7422 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 7429 spi_if_ins.w_rx_data[2]
.sym 7440 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 7480 io_ctrl_ins.rf_pin_state[2]
.sym 7485 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 7537 spi_if_ins.w_rx_data[2]
.sym 7581 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 7582 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 7583 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 7584 w_ioc[2]
.sym 7586 i_config_SB_LUT4_I0_I3[2]
.sym 7630 w_rx_data[2]
.sym 7643 io_ctrl_ins.mixer_en_state
.sym 7684 io_ctrl_ins.rf_pin_state[3]
.sym 7685 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 7686 io_ctrl_ins.rf_pin_state[0]
.sym 7687 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 7688 io_ctrl_ins.rf_pin_state[1]
.sym 7725 i_config_SB_LUT4_I0_I3[2]
.sym 7728 w_rx_data[3]
.sym 7729 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 7733 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 7741 io_ctrl_ins.rf_pin_state[1]
.sym 7747 o_shdn_rx_lna$SB_IO_OUT
.sym 7784 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 7786 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 7790 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 7834 w_rx_data[0]
.sym 7891 o_shdn_rx_lna$SB_IO_OUT
.sym 7935 w_rx_data[0]
.sym 7939 w_rx_data[2]
.sym 7946 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 8093 $PACKER_GND_NET
.sym 8117 $PACKER_GND_NET
.sym 8257 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 8923 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 8925 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 8942 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 8943 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 8949 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9008 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 9017 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9018 r_counter[0]_$glb_clk
.sym 9019 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9020 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9021 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9022 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9023 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 9025 spi_if_ins.state_if[1]
.sym 9043 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9046 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9049 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 9053 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9064 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9067 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9072 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9081 spi_if_ins.state_if[0]
.sym 9082 spi_if_ins.state_if[1]
.sym 9086 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9090 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9112 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9113 spi_if_ins.state_if[0]
.sym 9114 spi_if_ins.state_if[1]
.sym 9115 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9120 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9124 spi_if_ins.state_if[1]
.sym 9125 spi_if_ins.state_if[0]
.sym 9127 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9140 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9141 r_counter[0]_$glb_clk
.sym 9142 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9144 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9147 w_load
.sym 9148 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9150 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 9169 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9178 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9185 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9188 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9189 spi_if_ins.state_if[1]
.sym 9193 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9195 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9196 spi_if_ins.state_if[0]
.sym 9197 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 9209 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 9213 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9231 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 9248 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 9249 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9253 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9254 spi_if_ins.state_if[0]
.sym 9255 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9256 spi_if_ins.state_if[1]
.sym 9262 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 9263 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9269 spi_if_ins.w_rx_data[4]
.sym 9272 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 9273 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9284 w_tx_data_smi[0]
.sym 9297 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9300 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9301 w_tx_data_smi[1]
.sym 9311 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9312 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9313 w_cs[2]
.sym 9320 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 9337 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 9347 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9359 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 9360 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 9365 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9378 w_cs[2]
.sym 9387 r_counter[0]_$glb_clk
.sym 9393 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9395 w_tx_data_io[1]
.sym 9405 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9407 spi_if_ins.w_rx_data[2]
.sym 9409 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9413 w_fetch
.sym 9414 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9415 spi_if_ins.w_rx_data[4]
.sym 9416 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9421 w_ioc[2]
.sym 9422 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9434 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9441 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9448 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9450 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9487 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9489 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9509 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9510 r_counter[0]_$glb_clk
.sym 9511 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9514 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9515 r_tx_data[3]
.sym 9516 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9520 r_tx_data_SB_DFFESR_Q_E
.sym 9527 w_cs[2]
.sym 9536 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 9537 i_config_SB_LUT4_I0_I3[2]
.sym 9542 spi_if_ins.w_rx_data[1]
.sym 9555 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9556 w_rx_data[2]
.sym 9559 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9563 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9564 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9567 i_config_SB_LUT4_I0_I3[2]
.sym 9599 w_rx_data[2]
.sym 9628 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9629 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9630 i_config_SB_LUT4_I0_I3[2]
.sym 9631 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9632 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9633 r_counter[0]_$glb_clk
.sym 9635 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9637 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 9638 w_rx_data[4]
.sym 9639 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[0]
.sym 9640 w_rx_data[3]
.sym 9641 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 9642 w_rx_data[1]
.sym 9647 w_cs[1]
.sym 9652 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 9660 io_ctrl_ins.rf_pin_state[2]
.sym 9662 o_tr_vc1_b$SB_IO_OUT
.sym 9668 io_ctrl_ins.rf_pin_state[3]
.sym 9677 spi_if_ins.w_rx_data[2]
.sym 9679 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 9682 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9685 io_ctrl_ins.o_pmod[4]
.sym 9688 spi_if_ins.w_rx_data[0]
.sym 9692 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9703 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9704 w_ioc[2]
.sym 9705 io_ctrl_ins.debug_mode[1]
.sym 9706 i_config_SB_LUT4_I0_I3[2]
.sym 9707 o_shdn_rx_lna$SB_IO_OUT
.sym 9715 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 9716 io_ctrl_ins.o_pmod[4]
.sym 9717 i_config_SB_LUT4_I0_I3[2]
.sym 9718 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9723 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9727 i_config_SB_LUT4_I0_I3[2]
.sym 9728 io_ctrl_ins.debug_mode[1]
.sym 9729 w_ioc[2]
.sym 9730 o_shdn_rx_lna$SB_IO_OUT
.sym 9734 spi_if_ins.w_rx_data[2]
.sym 9746 spi_if_ins.w_rx_data[0]
.sym 9755 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9756 r_counter[0]_$glb_clk
.sym 9758 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 9760 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 9761 io_ctrl_ins.rf_mode[2]
.sym 9763 io_ctrl_ins.debug_mode[1]
.sym 9764 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 9773 w_rx_data[4]
.sym 9776 spi_if_ins.w_rx_data[0]
.sym 9778 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9780 w_ioc[2]
.sym 9781 io_ctrl_ins.o_pmod[4]
.sym 9787 w_ioc[2]
.sym 9788 w_rx_data[3]
.sym 9789 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9801 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9802 w_rx_data[0]
.sym 9803 w_ioc[2]
.sym 9804 io_ctrl_ins.mixer_en_state
.sym 9805 i_config_SB_LUT4_I0_I3[2]
.sym 9811 w_ioc[2]
.sym 9812 w_rx_data[3]
.sym 9814 w_rx_data[1]
.sym 9818 io_ctrl_ins.rf_mode[2]
.sym 9822 o_tr_vc1_b$SB_IO_OUT
.sym 9826 io_ctrl_ins.debug_mode[0]
.sym 9844 w_rx_data[3]
.sym 9850 o_tr_vc1_b$SB_IO_OUT
.sym 9851 i_config_SB_LUT4_I0_I3[2]
.sym 9852 io_ctrl_ins.rf_mode[2]
.sym 9853 w_ioc[2]
.sym 9857 w_rx_data[0]
.sym 9862 io_ctrl_ins.mixer_en_state
.sym 9863 i_config_SB_LUT4_I0_I3[2]
.sym 9864 w_ioc[2]
.sym 9865 io_ctrl_ins.debug_mode[0]
.sym 9868 w_rx_data[1]
.sym 9878 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 9879 r_counter[0]_$glb_clk
.sym 9881 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 9882 io_ctrl_ins.rf_mode[0]
.sym 9884 io_ctrl_ins.debug_mode[0]
.sym 9885 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 9886 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9887 io_ctrl_ins.rf_mode[1]
.sym 9894 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 9934 w_rx_data[2]
.sym 9935 io_ctrl_ins.debug_mode[1]
.sym 9940 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 9941 io_ctrl_ins.debug_mode[0]
.sym 9950 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 9955 io_ctrl_ins.debug_mode[1]
.sym 9956 io_ctrl_ins.debug_mode[0]
.sym 9968 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 9992 w_rx_data[2]
.sym 10001 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 10002 r_counter[0]_$glb_clk
.sym 10016 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10026 io_ctrl_ins.mixer_en_state
.sym 10037 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 10047 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 10049 io_ctrl_ins.rf_pin_state[1]
.sym 10053 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10059 io_ctrl_ins.rf_mode[1]
.sym 10108 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10109 io_ctrl_ins.rf_pin_state[1]
.sym 10110 io_ctrl_ins.rf_mode[1]
.sym 10124 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 10125 r_counter[0]_$glb_clk
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10194 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 $PACKER_GND_NET
.sym 10204 $PACKER_GND_NET
.sym 10213 $PACKER_GND_NET
.sym 10221 $PACKER_GND_NET
.sym 10387 $PACKER_GND_NET
.sym 10770 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 10884 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 10911 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 11029 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 11030 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11035 o_miso_$_TBUF__Y_E
.sym 11037 w_load
.sym 11128 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 11129 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 11130 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 11131 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 11132 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 11133 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 11135 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 11173 spi_if_ins.state_if[0]
.sym 11174 spi_if_ins.state_if[1]
.sym 11180 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11182 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 11186 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11188 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11189 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 11190 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11191 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11196 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11199 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11202 spi_if_ins.state_if[0]
.sym 11203 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11204 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11205 spi_if_ins.state_if[1]
.sym 11208 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11209 spi_if_ins.state_if[0]
.sym 11210 spi_if_ins.state_if[1]
.sym 11214 spi_if_ins.state_if[0]
.sym 11215 spi_if_ins.state_if[1]
.sym 11217 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11221 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 11232 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11233 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 11234 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11235 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11248 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11249 r_counter[0]_$glb_clk
.sym 11251 spi_if_ins.spi.r_rx_byte[4]
.sym 11252 spi_if_ins.spi.r_rx_byte[6]
.sym 11253 spi_if_ins.spi.r_rx_byte[2]
.sym 11254 spi_if_ins.spi.r_rx_byte[7]
.sym 11255 spi_if_ins.spi.r_rx_byte[0]
.sym 11256 spi_if_ins.spi.r_rx_byte[1]
.sym 11257 spi_if_ins.spi.r_rx_byte[5]
.sym 11258 spi_if_ins.spi.r_rx_byte[3]
.sym 11262 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 11266 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11269 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11273 i_ss$SB_IO_IN
.sym 11278 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11281 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11297 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11303 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11305 spi_if_ins.state_if[1]
.sym 11307 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11309 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11317 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11320 spi_if_ins.state_if[0]
.sym 11321 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11331 spi_if_ins.state_if[0]
.sym 11332 spi_if_ins.state_if[1]
.sym 11351 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11357 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11368 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11369 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11371 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11375 spi_if_ins.w_rx_data[1]
.sym 11380 spi_if_ins.w_rx_data[2]
.sym 11389 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11394 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 11398 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11399 w_tx_data_io[1]
.sym 11402 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11409 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11415 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11416 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11418 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11423 spi_if_ins.spi.r_rx_byte[4]
.sym 11424 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11433 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11466 spi_if_ins.spi.r_rx_byte[4]
.sym 11484 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11485 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11486 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11487 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11490 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11491 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11493 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11494 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11495 r_counter[0]_$glb_clk
.sym 11498 w_ioc[1]
.sym 11499 w_ioc[4]
.sym 11500 w_cs[0]
.sym 11501 r_tx_data_SB_DFFESR_Q_R
.sym 11502 w_ioc[3]
.sym 11503 r_tx_data_SB_DFFESR_Q_E
.sym 11504 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 11518 spi_if_ins.w_rx_data[1]
.sym 11525 spi_if_ins.w_rx_data[3]
.sym 11529 w_load
.sym 11532 i_config_SB_LUT4_I0_I3[2]
.sym 11542 w_fetch
.sym 11552 w_cs[2]
.sym 11557 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11558 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11561 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 11563 w_ioc[2]
.sym 11565 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11569 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 11595 w_fetch
.sym 11596 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11597 w_ioc[2]
.sym 11598 w_cs[2]
.sym 11607 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 11608 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 11617 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11618 r_counter[0]_$glb_clk
.sym 11619 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11620 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 11621 w_tx_data_io[0]
.sym 11623 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11624 w_tx_data_io[3]
.sym 11625 i_config_SB_LUT4_I0_I3[3]
.sym 11626 w_tx_data_io[2]
.sym 11627 w_tx_data_io[4]
.sym 11637 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11639 $PACKER_VCC_NET
.sym 11645 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 11646 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 11647 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 11649 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 11650 i_config[0]$SB_IO_IN
.sym 11652 r_tx_data_SB_DFFESR_Q_E
.sym 11653 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 11663 r_tx_data_SB_DFFESR_Q_E
.sym 11665 r_tx_data_SB_DFFESR_Q_R
.sym 11666 w_cs[1]
.sym 11667 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 11671 w_tx_data_smi[1]
.sym 11673 w_ioc[2]
.sym 11676 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 11680 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11681 w_fetch
.sym 11683 i_config_SB_LUT4_I0_I3[2]
.sym 11689 w_tx_data_io[3]
.sym 11690 i_config_SB_LUT4_I0_I3[3]
.sym 11706 i_config_SB_LUT4_I0_I3[3]
.sym 11707 w_ioc[2]
.sym 11708 i_config_SB_LUT4_I0_I3[2]
.sym 11709 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11712 w_tx_data_io[3]
.sym 11713 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 11714 w_tx_data_smi[1]
.sym 11715 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 11718 w_fetch
.sym 11719 w_cs[1]
.sym 11720 i_config_SB_LUT4_I0_I3[3]
.sym 11721 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11740 r_tx_data_SB_DFFESR_Q_E
.sym 11741 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11742 r_tx_data_SB_DFFESR_Q_R
.sym 11743 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 11744 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 11745 i_button_SB_LUT4_I0_O[1]
.sym 11746 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 11747 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 11750 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11751 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11756 w_tx_data_io[2]
.sym 11760 w_tx_data_io[4]
.sym 11761 w_tx_data_smi[1]
.sym 11763 r_tx_data[3]
.sym 11766 w_ioc[2]
.sym 11767 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 11769 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11773 w_rx_data[1]
.sym 11786 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11787 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11788 w_ioc[2]
.sym 11789 i_config_SB_LUT4_I0_I3[3]
.sym 11790 i_config_SB_LUT4_I0_I3[2]
.sym 11794 spi_if_ins.w_rx_data[1]
.sym 11795 spi_if_ins.w_rx_data[4]
.sym 11797 spi_if_ins.w_rx_data[3]
.sym 11802 i_button_SB_LUT4_I0_O[1]
.sym 11804 io_ctrl_ins.pmod_dir_state[0]
.sym 11805 o_led0$SB_IO_OUT
.sym 11808 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 11817 i_button_SB_LUT4_I0_O[1]
.sym 11820 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 11829 i_config_SB_LUT4_I0_I3[2]
.sym 11830 o_led0$SB_IO_OUT
.sym 11831 io_ctrl_ins.pmod_dir_state[0]
.sym 11832 i_config_SB_LUT4_I0_I3[3]
.sym 11836 spi_if_ins.w_rx_data[4]
.sym 11841 i_config_SB_LUT4_I0_I3[2]
.sym 11842 i_config_SB_LUT4_I0_I3[3]
.sym 11843 w_ioc[2]
.sym 11844 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11848 spi_if_ins.w_rx_data[3]
.sym 11853 i_config_SB_LUT4_I0_I3[2]
.sym 11854 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 11855 w_ioc[2]
.sym 11859 spi_if_ins.w_rx_data[1]
.sym 11863 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11864 r_counter[0]_$glb_clk
.sym 11866 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 11867 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 11868 io_ctrl_ins.rf_pin_state[4]
.sym 11869 io_ctrl_ins.rf_pin_state[6]
.sym 11870 io_ctrl_ins.pmod_dir_state[0]
.sym 11871 io_ctrl_ins.rf_pin_state[5]
.sym 11872 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 11873 io_ctrl_ins.rf_pin_state[7]
.sym 11887 w_fetch
.sym 11888 i_config[1]$SB_IO_IN
.sym 11891 o_led0$SB_IO_OUT
.sym 11893 o_ldo_2v8_en$SB_IO_OUT
.sym 11901 w_rx_data[1]
.sym 11907 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 11910 w_rx_data[4]
.sym 11913 io_ctrl_ins.rf_mode[1]
.sym 11914 w_rx_data[1]
.sym 11916 io_ctrl_ins.rf_mode[0]
.sym 11918 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 11921 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 11927 o_shdn_tx_lna$SB_IO_OUT
.sym 11929 o_tr_vc2$SB_IO_OUT
.sym 11935 w_ioc[2]
.sym 11937 i_config_SB_LUT4_I0_I3[2]
.sym 11940 io_ctrl_ins.rf_mode[0]
.sym 11941 i_config_SB_LUT4_I0_I3[2]
.sym 11942 o_shdn_tx_lna$SB_IO_OUT
.sym 11943 w_ioc[2]
.sym 11952 io_ctrl_ins.rf_mode[1]
.sym 11953 i_config_SB_LUT4_I0_I3[2]
.sym 11954 o_tr_vc2$SB_IO_OUT
.sym 11955 w_ioc[2]
.sym 11958 w_rx_data[4]
.sym 11972 w_rx_data[1]
.sym 11976 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 11979 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 11986 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 11987 r_counter[0]_$glb_clk
.sym 11989 io_ctrl_ins.mixer_en_state
.sym 11990 o_rx_h_tx_l$SB_IO_OUT
.sym 11991 o_tr_vc1_b$SB_IO_OUT
.sym 11992 o_tr_vc1$SB_IO_OUT
.sym 11993 o_shdn_tx_lna$SB_IO_OUT
.sym 11994 o_rx_h_tx_l_b$SB_IO_OUT
.sym 11995 o_tr_vc2$SB_IO_OUT
.sym 12001 i_config_SB_LUT4_I0_I3[2]
.sym 12002 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 12009 i_config_SB_LUT4_I0_I3[2]
.sym 12030 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 12032 w_rx_data[3]
.sym 12033 io_ctrl_ins.rf_mode[2]
.sym 12039 io_ctrl_ins.rf_mode[0]
.sym 12041 io_ctrl_ins.rf_mode[2]
.sym 12043 io_ctrl_ins.debug_mode[1]
.sym 12044 io_ctrl_ins.rf_mode[1]
.sym 12049 io_ctrl_ins.debug_mode[0]
.sym 12055 w_rx_data[2]
.sym 12057 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 12059 w_rx_data[0]
.sym 12063 io_ctrl_ins.rf_mode[0]
.sym 12064 io_ctrl_ins.rf_mode[1]
.sym 12065 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 12066 io_ctrl_ins.rf_mode[2]
.sym 12070 w_rx_data[2]
.sym 12082 w_rx_data[0]
.sym 12087 io_ctrl_ins.rf_mode[2]
.sym 12088 io_ctrl_ins.rf_mode[1]
.sym 12089 io_ctrl_ins.debug_mode[1]
.sym 12090 io_ctrl_ins.debug_mode[0]
.sym 12094 io_ctrl_ins.rf_mode[2]
.sym 12096 io_ctrl_ins.rf_mode[0]
.sym 12101 w_rx_data[3]
.sym 12109 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_I2_O
.sym 12110 r_counter[0]_$glb_clk
.sym 12112 o_led0$SB_IO_OUT
.sym 12120 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 12128 io_ctrl_ins.rf_pin_state[3]
.sym 12132 io_ctrl_ins.rf_pin_state[2]
.sym 12135 o_tr_vc1_b$SB_IO_OUT
.sym 12137 io_ctrl_ins.rf_pin_state[0]
.sym 12313 $PACKER_GND_NET
.sym 12320 $PACKER_GND_NET
.sym 12367 i_sck$SB_IO_IN
.sym 12466 $PACKER_GND_NET
.sym 12498 $PACKER_GND_NET
.sym 12637 $PACKER_GND_NET
.sym 12648 $PACKER_GND_NET
.sym 12769 o_miso_$_TBUF__Y_E
.sym 12874 o_miso_$_TBUF__Y_E
.sym 13004 o_miso_$_TBUF__Y_E
.sym 13023 o_miso_$_TBUF__Y_E
.sym 13026 i_mosi$SB_IO_IN
.sym 13034 o_miso_$_TBUF__Y_E
.sym 13052 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 13079 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 13111 o_miso_$_TBUF__Y_E
.sym 13112 i_sck$SB_IO_IN_$glb_clk
.sym 13115 spi_if_ins.spi.r3_rx_done
.sym 13119 spi_if_ins.spi.r2_rx_done
.sym 13120 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13126 io_pmod[7]$SB_IO_OUT
.sym 13133 io_pmod[5]$SB_IO_OUT
.sym 13139 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13143 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13239 spi_if_ins.spi.r_rx_bit_count[2]
.sym 13242 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 13243 spi_if_ins.spi.r_rx_bit_count[1]
.sym 13244 spi_if_ins.spi.r_rx_bit_count[0]
.sym 13250 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13269 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13278 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 13280 o_miso_$_TBUF__Y_E
.sym 13283 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 13290 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13291 i_ss$SB_IO_IN
.sym 13295 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 13296 i_mosi$SB_IO_IN
.sym 13299 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 13309 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 13311 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 13319 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 13324 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 13331 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13336 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 13337 i_ss$SB_IO_IN
.sym 13342 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 13356 i_mosi$SB_IO_IN
.sym 13357 o_miso_$_TBUF__Y_E
.sym 13358 i_sck$SB_IO_IN_$glb_clk
.sym 13360 spi_if_ins.w_rx_data[3]
.sym 13361 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13362 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13363 spi_if_ins.w_rx_data[6]
.sym 13364 spi_if_ins.w_rx_data[5]
.sym 13374 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13388 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13393 spi_if_ins.w_rx_data[3]
.sym 13401 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 13406 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 13408 i_mosi$SB_IO_IN
.sym 13409 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13410 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 13411 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 13412 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 13416 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 13428 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 13436 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 13442 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13448 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 13455 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 13459 i_mosi$SB_IO_IN
.sym 13465 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 13471 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 13476 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 13480 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 13481 i_sck$SB_IO_IN_$glb_clk
.sym 13484 spi_if_ins.spi.r_tx_byte[2]
.sym 13485 spi_if_ins.spi.r_tx_byte[6]
.sym 13487 spi_if_ins.spi.r_tx_byte[1]
.sym 13488 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 13490 spi_if_ins.spi.r_tx_byte[7]
.sym 13502 spi_if_ins.w_rx_data[3]
.sym 13504 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13505 spi_if_ins.spi.r_rx_byte[0]
.sym 13508 r_tx_data_SB_DFFESR_Q_E
.sym 13509 spi_if_ins.w_rx_data[6]
.sym 13513 r_tx_data_SB_DFFESR_Q_R
.sym 13518 w_cs[0]
.sym 13526 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13529 spi_if_ins.spi.r_rx_byte[1]
.sym 13534 spi_if_ins.spi.r_rx_byte[2]
.sym 13563 spi_if_ins.spi.r_rx_byte[1]
.sym 13596 spi_if_ins.spi.r_rx_byte[2]
.sym 13603 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13604 r_counter[0]_$glb_clk
.sym 13606 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13607 r_tx_data_SB_DFFESR_Q_R
.sym 13608 w_cs[3]
.sym 13611 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13612 w_cs[1]
.sym 13613 w_cs[2]
.sym 13623 spi_if_ins.r_tx_byte[7]
.sym 13633 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13636 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 13637 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13640 o_rx_h_tx_l$SB_IO_OUT
.sym 13641 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13649 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13650 w_cs[0]
.sym 13656 spi_if_ins.w_rx_data[1]
.sym 13663 spi_if_ins.w_rx_data[3]
.sym 13664 r_tx_data_SB_DFFESR_Q_R
.sym 13669 w_cs[1]
.sym 13671 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13673 w_cs[3]
.sym 13674 spi_if_ins.w_rx_data[4]
.sym 13676 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13678 w_cs[2]
.sym 13689 spi_if_ins.w_rx_data[1]
.sym 13694 spi_if_ins.w_rx_data[4]
.sym 13698 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13705 r_tx_data_SB_DFFESR_Q_R
.sym 13711 spi_if_ins.w_rx_data[3]
.sym 13716 w_cs[2]
.sym 13717 w_cs[3]
.sym 13718 w_cs[1]
.sym 13719 w_cs[0]
.sym 13723 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13726 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13727 r_counter[0]_$glb_clk
.sym 13730 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 13731 w_rx_data[5]
.sym 13733 w_rx_data[7]
.sym 13736 w_rx_data[6]
.sym 13741 $PACKER_VCC_NET
.sym 13749 w_cs[0]
.sym 13755 i_config_SB_LUT4_I0_I3[3]
.sym 13760 w_rx_data[6]
.sym 13761 w_cs[1]
.sym 13771 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 13772 o_ldo_2v8_en$SB_IO_OUT
.sym 13774 w_ioc[2]
.sym 13775 w_ioc[3]
.sym 13777 i_config_SB_LUT4_I0_I3[2]
.sym 13778 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 13779 w_ioc[1]
.sym 13780 w_ioc[4]
.sym 13781 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13782 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 13783 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13786 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 13788 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 13790 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 13791 i_config_SB_LUT4_I0_I3[3]
.sym 13796 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 13798 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 13799 i_config_SB_LUT4_I0_I3[1]
.sym 13803 i_config_SB_LUT4_I0_I3[1]
.sym 13804 i_config_SB_LUT4_I0_I3[3]
.sym 13805 o_ldo_2v8_en$SB_IO_OUT
.sym 13806 i_config_SB_LUT4_I0_I3[2]
.sym 13810 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 13811 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 13821 w_ioc[4]
.sym 13823 w_ioc[3]
.sym 13824 w_ioc[1]
.sym 13827 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 13828 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 13833 w_ioc[3]
.sym 13834 w_ioc[1]
.sym 13835 w_ioc[4]
.sym 13836 w_ioc[2]
.sym 13839 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 13842 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 13845 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 13847 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 13849 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13852 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 13853 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 13854 w_tx_data_io[7]
.sym 13855 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 13856 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 13857 w_tx_data_io[6]
.sym 13858 w_tx_data_io[5]
.sym 13859 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 13864 w_tx_data_io[1]
.sym 13868 o_ldo_2v8_en$SB_IO_OUT
.sym 13876 w_rx_data[5]
.sym 13879 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13880 w_rx_data[7]
.sym 13882 o_tr_vc1$SB_IO_OUT
.sym 13883 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 13885 i_config_SB_LUT4_I0_I3[1]
.sym 13887 io_ctrl_ins.rf_pin_state[6]
.sym 13895 w_fetch
.sym 13896 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13898 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 13900 w_rx_data[1]
.sym 13902 w_load
.sym 13903 i_config[0]$SB_IO_IN
.sym 13905 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[0]
.sym 13906 i_config_SB_LUT4_I0_I3[3]
.sym 13911 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13913 i_config_SB_LUT4_I0_I3[2]
.sym 13917 w_ioc[2]
.sym 13919 io_ctrl_ins.pmod_dir_state[3]
.sym 13921 w_cs[1]
.sym 13922 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[0]
.sym 13926 w_load
.sym 13928 w_fetch
.sym 13929 w_cs[1]
.sym 13932 i_config[0]$SB_IO_IN
.sym 13933 i_config_SB_LUT4_I0_I3[2]
.sym 13934 io_ctrl_ins.pmod_dir_state[3]
.sym 13935 i_config_SB_LUT4_I0_I3[3]
.sym 13938 i_config_SB_LUT4_I0_I3[2]
.sym 13939 w_ioc[2]
.sym 13941 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13944 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[0]
.sym 13945 w_fetch
.sym 13946 w_cs[1]
.sym 13950 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[0]
.sym 13951 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 13952 i_config_SB_LUT4_I0_I3[2]
.sym 13953 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13970 w_rx_data[1]
.sym 13972 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13975 io_ctrl_ins.o_pmod[7]
.sym 13976 io_ctrl_ins.o_pmod[6]
.sym 13977 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13978 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13979 io_ctrl_ins.o_pmod[3]
.sym 13980 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[0]
.sym 13981 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 13982 i_button_SB_LUT4_I0_O[2]
.sym 13992 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 13999 io_ctrl_ins.pmod_dir_state[4]
.sym 14000 o_led1$SB_IO_OUT
.sym 14005 io_ctrl_ins.pmod_dir_state[3]
.sym 14016 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 14018 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 14019 i_config_SB_LUT4_I0_I3[2]
.sym 14020 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 14022 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 14024 o_led1$SB_IO_OUT
.sym 14026 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14027 i_config_SB_LUT4_I0_I3[3]
.sym 14029 i_config_SB_LUT4_I0_I3[2]
.sym 14030 w_rx_data[6]
.sym 14032 io_ctrl_ins.pmod_dir_state[1]
.sym 14036 w_rx_data[5]
.sym 14039 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 14040 w_rx_data[7]
.sym 14043 w_rx_data[4]
.sym 14044 io_ctrl_ins.o_pmod[3]
.sym 14047 io_ctrl_ins.pmod_dir_state[0]
.sym 14049 i_config_SB_LUT4_I0_I3[2]
.sym 14050 io_ctrl_ins.o_pmod[3]
.sym 14051 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 14052 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 14055 o_led1$SB_IO_OUT
.sym 14056 io_ctrl_ins.pmod_dir_state[1]
.sym 14057 i_config_SB_LUT4_I0_I3[2]
.sym 14058 i_config_SB_LUT4_I0_I3[3]
.sym 14063 w_rx_data[4]
.sym 14067 w_rx_data[6]
.sym 14075 io_ctrl_ins.pmod_dir_state[0]
.sym 14080 w_rx_data[5]
.sym 14085 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 14086 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 14087 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 14088 i_config_SB_LUT4_I0_I3[2]
.sym 14091 w_rx_data[7]
.sym 14095 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 14096 r_counter[0]_$glb_clk
.sym 14098 io_ctrl_ins.pmod_dir_state[1]
.sym 14099 io_ctrl_ins.pmod_dir_state[3]
.sym 14102 i_config_SB_LUT4_I0_I3[1]
.sym 14104 io_ctrl_ins.pmod_dir_state[4]
.sym 14105 io_ctrl_ins.pmod_dir_state[0]
.sym 14112 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 14119 i_config[0]$SB_IO_IN
.sym 14124 o_rx_h_tx_l_b$SB_IO_OUT
.sym 14128 w_rx_data[3]
.sym 14129 i_config_SB_LUT4_I0_I3[2]
.sym 14132 o_rx_h_tx_l$SB_IO_OUT
.sym 14141 io_ctrl_ins.rf_pin_state[4]
.sym 14142 io_ctrl_ins.rf_pin_state[2]
.sym 14144 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 14145 io_ctrl_ins.rf_mode[1]
.sym 14146 io_ctrl_ins.rf_pin_state[3]
.sym 14147 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14150 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14152 io_ctrl_ins.rf_pin_state[5]
.sym 14154 io_ctrl_ins.rf_pin_state[7]
.sym 14157 io_ctrl_ins.rf_pin_state[6]
.sym 14160 io_ctrl_ins.rf_pin_state[0]
.sym 14163 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14166 io_ctrl_ins.rf_mode[2]
.sym 14172 io_ctrl_ins.rf_mode[1]
.sym 14173 io_ctrl_ins.rf_pin_state[0]
.sym 14174 io_ctrl_ins.rf_mode[2]
.sym 14175 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14178 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14179 io_ctrl_ins.rf_pin_state[7]
.sym 14180 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14184 io_ctrl_ins.rf_mode[1]
.sym 14185 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 14186 io_ctrl_ins.rf_pin_state[4]
.sym 14187 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14190 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 14191 io_ctrl_ins.rf_mode[1]
.sym 14192 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14193 io_ctrl_ins.rf_pin_state[5]
.sym 14196 io_ctrl_ins.rf_mode[1]
.sym 14197 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14198 io_ctrl_ins.rf_mode[2]
.sym 14199 io_ctrl_ins.rf_pin_state[2]
.sym 14202 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14204 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14205 io_ctrl_ins.rf_pin_state[6]
.sym 14208 io_ctrl_ins.rf_mode[1]
.sym 14209 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14210 io_ctrl_ins.rf_mode[2]
.sym 14211 io_ctrl_ins.rf_pin_state[3]
.sym 14218 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14219 r_counter[0]_$glb_clk
.sym 14221 o_led1$SB_IO_OUT
.sym 14234 w_rx_data[1]
.sym 14235 o_rx_h_tx_l_b$SB_IO_OUT
.sym 14243 o_shdn_tx_lna$SB_IO_OUT
.sym 14248 o_tr_vc1$SB_IO_OUT
.sym 14254 o_tr_vc2$SB_IO_OUT
.sym 14289 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 14293 w_rx_data[0]
.sym 14297 w_rx_data[0]
.sym 14341 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 14342 r_counter[0]_$glb_clk
.sym 14352 o_led0$SB_IO_OUT
.sym 14358 w_rx_data[1]
.sym 14359 o_led1$SB_IO_OUT
.sym 14371 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 14375 w_rx_data[0]
.sym 14379 o_ldo_2v8_en$SB_IO_OUT
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14405 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 i_sck$SB_IO_IN
.sym 14419 $PACKER_GND_NET
.sym 14439 $PACKER_GND_NET
.sym 14440 i_sck$SB_IO_IN
.sym 14479 $PACKER_GND_NET
.sym 14624 $PACKER_GND_NET
.sym 14751 o_miso_$_TBUF__Y_E
.sym 14887 i_ss$SB_IO_IN
.sym 14991 i_mosi$SB_IO_IN
.sym 15047 i_ss$SB_IO_IN
.sym 15089 i_ss$SB_IO_IN
.sym 15117 $PACKER_GND_NET
.sym 15124 i_ss$SB_IO_IN
.sym 15135 i_sck$SB_IO_IN
.sym 15226 spi_if_ins.spi.r_rx_done
.sym 15251 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15253 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15265 spi_if_ins.spi.r3_rx_done
.sym 15285 spi_if_ins.spi.r2_rx_done
.sym 15291 spi_if_ins.spi.r_rx_done
.sym 15305 spi_if_ins.spi.r2_rx_done
.sym 15328 spi_if_ins.spi.r_rx_done
.sym 15334 spi_if_ins.spi.r3_rx_done
.sym 15336 spi_if_ins.spi.r2_rx_done
.sym 15344 r_counter[0]_$glb_clk
.sym 15347 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15348 spi_if_ins.spi.SCKr[0]
.sym 15350 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15351 spi_if_ins.spi.SCKr[1]
.sym 15352 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 15353 spi_if_ins.spi.SCKr[2]
.sym 15377 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15397 spi_if_ins.spi.r_rx_bit_count[2]
.sym 15400 i_ss$SB_IO_IN
.sym 15401 spi_if_ins.spi.r_rx_bit_count[1]
.sym 15418 spi_if_ins.spi.r_rx_bit_count[0]
.sym 15419 $nextpnr_ICESTORM_LC_1$O
.sym 15422 spi_if_ins.spi.r_rx_bit_count[0]
.sym 15425 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 15428 spi_if_ins.spi.r_rx_bit_count[1]
.sym 15433 spi_if_ins.spi.r_rx_bit_count[2]
.sym 15435 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 15450 spi_if_ins.spi.r_rx_bit_count[1]
.sym 15452 spi_if_ins.spi.r_rx_bit_count[2]
.sym 15453 spi_if_ins.spi.r_rx_bit_count[0]
.sym 15456 spi_if_ins.spi.r_rx_bit_count[0]
.sym 15457 spi_if_ins.spi.r_rx_bit_count[1]
.sym 15463 spi_if_ins.spi.r_rx_bit_count[0]
.sym 15467 i_sck$SB_IO_IN_$glb_clk
.sym 15468 i_ss$SB_IO_IN
.sym 15471 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15472 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15473 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15474 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15475 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 15476 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 15488 i_ss$SB_IO_IN
.sym 15495 r_tx_data_SB_DFFESR_Q_R
.sym 15501 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 15502 $PACKER_VCC_NET
.sym 15512 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15513 spi_if_ins.spi.r_rx_byte[7]
.sym 15517 spi_if_ins.spi.r_rx_byte[3]
.sym 15519 spi_if_ins.spi.r_rx_byte[6]
.sym 15524 spi_if_ins.spi.r_rx_byte[5]
.sym 15531 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15544 spi_if_ins.spi.r_rx_byte[3]
.sym 15551 spi_if_ins.spi.r_rx_byte[7]
.sym 15556 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15564 spi_if_ins.spi.r_rx_byte[6]
.sym 15570 spi_if_ins.spi.r_rx_byte[5]
.sym 15589 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15590 r_counter[0]_$glb_clk
.sym 15592 spi_if_ins.spi.r_tx_byte[4]
.sym 15593 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 15594 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 15595 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 15596 spi_if_ins.spi.r_tx_byte[5]
.sym 15597 spi_if_ins.spi.r_tx_byte[0]
.sym 15598 spi_if_ins.spi.r_tx_byte[3]
.sym 15599 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 15606 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15608 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15617 w_cs[1]
.sym 15618 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 15620 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 15621 spi_if_ins.w_rx_data[5]
.sym 15633 spi_if_ins.r_tx_byte[2]
.sym 15634 spi_if_ins.spi.r_tx_byte[2]
.sym 15635 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15637 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15639 spi_if_ins.r_tx_byte[7]
.sym 15643 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15646 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 15651 spi_if_ins.spi.r_tx_byte[6]
.sym 15652 spi_if_ins.r_tx_byte[6]
.sym 15658 spi_if_ins.r_tx_byte[1]
.sym 15673 spi_if_ins.r_tx_byte[2]
.sym 15681 spi_if_ins.r_tx_byte[6]
.sym 15692 spi_if_ins.r_tx_byte[1]
.sym 15696 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15697 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15698 spi_if_ins.spi.r_tx_byte[2]
.sym 15699 spi_if_ins.spi.r_tx_byte[6]
.sym 15709 spi_if_ins.r_tx_byte[7]
.sym 15712 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15713 r_counter[0]_$glb_clk
.sym 15714 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 15715 spi_if_ins.r_tx_byte[0]
.sym 15716 spi_if_ins.r_tx_byte[1]
.sym 15717 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15718 spi_if_ins.r_tx_byte[6]
.sym 15719 $PACKER_VCC_NET
.sym 15720 spi_if_ins.r_tx_byte[3]
.sym 15721 spi_if_ins.r_tx_byte[4]
.sym 15722 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 15737 spi_if_ins.r_tx_byte[2]
.sym 15739 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15747 w_tx_data_smi[0]
.sym 15762 w_cs[1]
.sym 15763 w_cs[2]
.sym 15767 w_cs[0]
.sym 15769 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15770 spi_if_ins.w_rx_data[6]
.sym 15781 spi_if_ins.w_rx_data[5]
.sym 15782 w_cs[3]
.sym 15783 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 15789 spi_if_ins.w_rx_data[5]
.sym 15792 spi_if_ins.w_rx_data[6]
.sym 15795 w_cs[2]
.sym 15796 w_cs[0]
.sym 15797 w_cs[3]
.sym 15798 w_cs[1]
.sym 15801 spi_if_ins.w_rx_data[5]
.sym 15802 spi_if_ins.w_rx_data[6]
.sym 15819 w_cs[2]
.sym 15820 w_cs[0]
.sym 15821 w_cs[3]
.sym 15822 w_cs[1]
.sym 15827 spi_if_ins.w_rx_data[5]
.sym 15828 spi_if_ins.w_rx_data[6]
.sym 15831 spi_if_ins.w_rx_data[6]
.sym 15834 spi_if_ins.w_rx_data[5]
.sym 15835 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 15836 r_counter[0]_$glb_clk
.sym 15837 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15838 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 15839 r_tx_data[0]
.sym 15841 r_tx_data[1]
.sym 15842 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 15843 r_tx_data[6]
.sym 15844 r_tx_data[4]
.sym 15845 w_tx_data_io[7]
.sym 15850 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15852 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15882 spi_if_ins.w_rx_data[6]
.sym 15884 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15886 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15888 w_tx_data_io[0]
.sym 15890 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15891 spi_if_ins.w_rx_data[5]
.sym 15894 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 15907 w_tx_data_smi[0]
.sym 15918 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15919 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 15920 w_tx_data_smi[0]
.sym 15921 w_tx_data_io[0]
.sym 15925 spi_if_ins.w_rx_data[5]
.sym 15937 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15956 spi_if_ins.w_rx_data[6]
.sym 15958 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15959 r_counter[0]_$glb_clk
.sym 15963 io_ctrl_ins.o_pmod[5]
.sym 15964 io_ctrl_ins.o_pmod[4]
.sym 15974 r_tx_data_SB_DFFESR_Q_R
.sym 15975 w_cs[0]
.sym 15981 r_tx_data_SB_DFFESR_Q_E
.sym 15986 w_rx_data[5]
.sym 15989 w_tx_data_io[5]
.sym 15990 w_rx_data[7]
.sym 15995 i_config[3]$SB_IO_IN
.sym 15996 w_rx_data[6]
.sym 16002 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 16004 i_button_SB_LUT4_I0_O[1]
.sym 16005 o_rx_h_tx_l$SB_IO_OUT
.sym 16006 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 16008 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 16009 i_button_SB_LUT4_I0_O[2]
.sym 16010 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16013 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 16014 i_config_SB_LUT4_I0_I3[2]
.sym 16018 i_config[1]$SB_IO_IN
.sym 16020 io_ctrl_ins.o_pmod[5]
.sym 16021 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 16022 io_ctrl_ins.pmod_dir_state[4]
.sym 16023 i_config_SB_LUT4_I0_I3[3]
.sym 16025 o_tr_vc1$SB_IO_OUT
.sym 16026 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16027 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 16028 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 16029 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 16031 w_ioc[2]
.sym 16033 i_button_SB_LUT4_I0_O[3]
.sym 16035 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 16037 w_ioc[2]
.sym 16038 i_config_SB_LUT4_I0_I3[2]
.sym 16041 i_config_SB_LUT4_I0_I3[2]
.sym 16042 w_ioc[2]
.sym 16043 o_tr_vc1$SB_IO_OUT
.sym 16044 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 16047 i_button_SB_LUT4_I0_O[1]
.sym 16048 i_button_SB_LUT4_I0_O[2]
.sym 16049 i_button_SB_LUT4_I0_O[3]
.sym 16050 o_rx_h_tx_l$SB_IO_OUT
.sym 16053 i_config_SB_LUT4_I0_I3[3]
.sym 16055 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16056 i_button_SB_LUT4_I0_O[1]
.sym 16059 io_ctrl_ins.pmod_dir_state[4]
.sym 16060 i_config_SB_LUT4_I0_I3[2]
.sym 16061 i_config[1]$SB_IO_IN
.sym 16062 i_config_SB_LUT4_I0_I3[3]
.sym 16065 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 16066 i_button_SB_LUT4_I0_O[1]
.sym 16067 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16068 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 16071 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 16072 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 16073 io_ctrl_ins.o_pmod[5]
.sym 16074 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16077 i_config_SB_LUT4_I0_I3[3]
.sym 16078 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 16079 i_config_SB_LUT4_I0_I3[2]
.sym 16081 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 16082 r_counter[0]_$glb_clk
.sym 16083 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 16084 io_ctrl_ins.pmod_dir_state[6]
.sym 16085 io_ctrl_ins.pmod_dir_state[5]
.sym 16086 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 16087 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 16088 io_ctrl_ins.pmod_dir_state[7]
.sym 16091 i_button_SB_LUT4_I0_O[3]
.sym 16099 o_rx_h_tx_l$SB_IO_OUT
.sym 16102 i_config_SB_LUT4_I0_I3[2]
.sym 16106 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16119 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 16125 w_rx_data[7]
.sym 16131 w_rx_data[6]
.sym 16132 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 16133 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16136 i_config_SB_LUT4_I0_I3[3]
.sym 16139 w_rx_data[0]
.sym 16141 io_ctrl_ins.o_pmod[7]
.sym 16143 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16144 i_config_SB_LUT4_I0_I3[2]
.sym 16145 w_ioc[2]
.sym 16147 i_config_SB_LUT4_I0_I3[2]
.sym 16149 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 16150 io_ctrl_ins.o_pmod[6]
.sym 16151 w_rx_data[3]
.sym 16158 w_rx_data[7]
.sym 16167 w_rx_data[6]
.sym 16171 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16173 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 16176 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 16177 i_config_SB_LUT4_I0_I3[3]
.sym 16179 i_config_SB_LUT4_I0_I3[2]
.sym 16185 w_rx_data[3]
.sym 16188 w_rx_data[0]
.sym 16194 io_ctrl_ins.o_pmod[6]
.sym 16195 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 16196 w_ioc[2]
.sym 16197 i_config_SB_LUT4_I0_I3[2]
.sym 16200 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 16201 w_ioc[2]
.sym 16202 i_config_SB_LUT4_I0_I3[2]
.sym 16203 io_ctrl_ins.o_pmod[7]
.sym 16204 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16220 o_tr_vc2$SB_IO_OUT
.sym 16227 w_rx_data[0]
.sym 16228 o_tr_vc1$SB_IO_OUT
.sym 16230 i_config_SB_LUT4_I0_I3[3]
.sym 16231 w_ioc[2]
.sym 16236 w_rx_data[4]
.sym 16248 w_rx_data[2]
.sym 16252 w_rx_data[4]
.sym 16259 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16260 w_rx_data[1]
.sym 16261 w_rx_data[0]
.sym 16271 w_rx_data[3]
.sym 16282 w_rx_data[1]
.sym 16289 w_rx_data[3]
.sym 16307 w_rx_data[2]
.sym 16317 w_rx_data[4]
.sym 16326 w_rx_data[0]
.sym 16327 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16342 w_rx_data[2]
.sym 16349 w_rx_data[0]
.sym 16362 i_button$SB_IO_IN
.sym 16380 w_rx_data[1]
.sym 16389 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 16404 w_rx_data[1]
.sym 16450 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 16451 r_counter[0]_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16482 i_config[3]$SB_IO_IN
.sym 16856 i_ss$SB_IO_IN
.sym 16981 $PACKER_GND_NET
.sym 17099 i_ss$SB_IO_IN
.sym 17100 i_sck$SB_IO_IN
.sym 17237 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17363 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17375 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17377 i_ss$SB_IO_IN
.sym 17402 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17425 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17452 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17453 i_sck$SB_IO_IN_$glb_clk
.sym 17454 i_ss$SB_IO_IN
.sym 17455 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 17460 spi_if_ins.r_tx_data_valid
.sym 17471 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17498 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17501 spi_if_ins.spi.SCKr[1]
.sym 17503 spi_if_ins.spi.SCKr[2]
.sym 17506 i_sck$SB_IO_IN
.sym 17510 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17511 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17512 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 17514 spi_if_ins.spi.SCKr[0]
.sym 17535 spi_if_ins.spi.SCKr[2]
.sym 17537 spi_if_ins.spi.SCKr[1]
.sym 17538 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 17544 i_sck$SB_IO_IN
.sym 17555 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 17562 spi_if_ins.spi.SCKr[0]
.sym 17565 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17567 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17568 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17571 spi_if_ins.spi.SCKr[1]
.sym 17576 r_counter[0]_$glb_clk
.sym 17584 int_miso
.sym 17591 i_ss$SB_IO_IN
.sym 17597 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 17621 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17623 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17624 spi_if_ins.spi.SCKr[1]
.sym 17626 spi_if_ins.spi.SCKr[2]
.sym 17627 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 17628 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17629 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17638 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17639 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17643 $PACKER_VCC_NET
.sym 17646 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17650 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17651 $nextpnr_ICESTORM_LC_2$O
.sym 17654 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17657 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 17659 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17660 $PACKER_VCC_NET
.sym 17664 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17665 $PACKER_VCC_NET
.sym 17667 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 17670 spi_if_ins.spi.SCKr[2]
.sym 17671 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17672 spi_if_ins.spi.SCKr[1]
.sym 17673 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17678 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17682 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17684 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 17685 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17688 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17689 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 17690 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17694 $PACKER_VCC_NET
.sym 17695 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17697 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17698 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17700 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17701 spi_if_ins.r_tx_byte[2]
.sym 17702 spi_if_ins.r_tx_byte[5]
.sym 17704 spi_if_ins.r_tx_byte[7]
.sym 17706 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17722 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17726 r_tx_data[3]
.sym 17730 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17731 w_tx_data_io[2]
.sym 17742 spi_if_ins.r_tx_byte[0]
.sym 17744 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17746 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17747 spi_if_ins.r_tx_byte[3]
.sym 17748 spi_if_ins.r_tx_byte[4]
.sym 17749 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17750 spi_if_ins.spi.r_tx_byte[4]
.sym 17752 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17754 spi_if_ins.spi.r_tx_byte[1]
.sym 17755 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 17757 spi_if_ins.spi.r_tx_byte[7]
.sym 17759 spi_if_ins.r_tx_byte[5]
.sym 17760 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17763 spi_if_ins.spi.r_tx_byte[0]
.sym 17770 spi_if_ins.spi.r_tx_byte[5]
.sym 17771 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 17772 spi_if_ins.spi.r_tx_byte[3]
.sym 17773 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 17777 spi_if_ins.r_tx_byte[4]
.sym 17781 spi_if_ins.spi.r_tx_byte[4]
.sym 17782 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17783 spi_if_ins.spi.r_tx_byte[0]
.sym 17784 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17787 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17788 spi_if_ins.spi.r_tx_byte[5]
.sym 17789 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17790 spi_if_ins.spi.r_tx_byte[1]
.sym 17794 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 17795 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17796 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 17802 spi_if_ins.r_tx_byte[5]
.sym 17806 spi_if_ins.r_tx_byte[0]
.sym 17814 spi_if_ins.r_tx_byte[3]
.sym 17817 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17818 spi_if_ins.spi.r_tx_byte[7]
.sym 17819 spi_if_ins.spi.r_tx_byte[3]
.sym 17820 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17821 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17822 r_counter[0]_$glb_clk
.sym 17823 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 17827 r_tx_data[2]
.sym 17828 r_tx_data[7]
.sym 17829 r_tx_data[5]
.sym 17843 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17848 $PACKER_VCC_NET
.sym 17866 r_tx_data[0]
.sym 17867 w_cs[3]
.sym 17868 r_tx_data[1]
.sym 17870 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17871 r_tx_data[4]
.sym 17872 w_cs[2]
.sym 17878 r_tx_data[6]
.sym 17879 w_cs[1]
.sym 17883 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17886 r_tx_data[3]
.sym 17887 w_cs[0]
.sym 17899 r_tx_data[0]
.sym 17906 r_tx_data[1]
.sym 17913 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17917 r_tx_data[6]
.sym 17930 r_tx_data[3]
.sym 17934 r_tx_data[4]
.sym 17940 w_cs[2]
.sym 17941 w_cs[3]
.sym 17942 w_cs[1]
.sym 17943 w_cs[0]
.sym 17944 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17945 r_counter[0]_$glb_clk
.sym 17966 w_tx_data_io[5]
.sym 17969 $PACKER_VCC_NET
.sym 17970 r_tx_data_SB_DFFESR_Q_R
.sym 17972 i_config[2]$SB_IO_IN
.sym 17992 r_tx_data_SB_DFFESR_Q_R
.sym 17995 w_cs[0]
.sym 17997 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 17999 r_tx_data_SB_DFFESR_Q_E
.sym 18003 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 18004 w_tx_data_io[1]
.sym 18005 w_tx_data_smi[1]
.sym 18006 w_cs[3]
.sym 18009 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 18010 w_cs[1]
.sym 18011 w_cs[2]
.sym 18012 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 18014 w_tx_data_io[7]
.sym 18015 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 18017 w_tx_data_io[6]
.sym 18018 w_tx_data_io[4]
.sym 18021 w_cs[3]
.sym 18022 w_cs[2]
.sym 18023 w_cs[1]
.sym 18024 w_cs[0]
.sym 18027 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 18028 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 18039 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 18040 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 18041 w_tx_data_smi[1]
.sym 18042 w_tx_data_io[1]
.sym 18045 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 18051 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 18054 w_tx_data_io[6]
.sym 18058 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 18060 w_tx_data_io[4]
.sym 18065 w_tx_data_io[7]
.sym 18067 r_tx_data_SB_DFFESR_Q_E
.sym 18068 i_glob_clock$SB_IO_IN_$glb_clk
.sym 18069 r_tx_data_SB_DFFESR_Q_R
.sym 18076 spi_if_ins.w_rx_data[0]
.sym 18122 w_rx_data[4]
.sym 18129 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18137 w_rx_data[5]
.sym 18159 w_rx_data[5]
.sym 18165 w_rx_data[4]
.sym 18190 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18191 r_counter[0]_$glb_clk
.sym 18206 spi_if_ins.w_rx_data[0]
.sym 18208 w_rx_data[4]
.sym 18213 io_ctrl_ins.o_pmod[4]
.sym 18214 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18236 i_button$SB_IO_IN
.sym 18240 i_config[3]$SB_IO_IN
.sym 18241 w_rx_data[6]
.sym 18242 i_config[2]$SB_IO_IN
.sym 18243 w_rx_data[7]
.sym 18245 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18246 i_config_SB_LUT4_I0_I3[3]
.sym 18247 w_rx_data[5]
.sym 18258 io_ctrl_ins.pmod_dir_state[6]
.sym 18259 io_ctrl_ins.pmod_dir_state[5]
.sym 18261 i_config_SB_LUT4_I0_I3[2]
.sym 18262 io_ctrl_ins.pmod_dir_state[7]
.sym 18268 w_rx_data[6]
.sym 18276 w_rx_data[5]
.sym 18279 i_config_SB_LUT4_I0_I3[2]
.sym 18280 io_ctrl_ins.pmod_dir_state[6]
.sym 18281 i_config[3]$SB_IO_IN
.sym 18282 i_config_SB_LUT4_I0_I3[3]
.sym 18285 i_config[2]$SB_IO_IN
.sym 18286 io_ctrl_ins.pmod_dir_state[5]
.sym 18287 i_config_SB_LUT4_I0_I3[3]
.sym 18288 i_config_SB_LUT4_I0_I3[2]
.sym 18291 w_rx_data[7]
.sym 18309 io_ctrl_ins.pmod_dir_state[7]
.sym 18310 i_button$SB_IO_IN
.sym 18311 i_config_SB_LUT4_I0_I3[3]
.sym 18312 i_config_SB_LUT4_I0_I3[2]
.sym 18313 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18314 r_counter[0]_$glb_clk
.sym 18332 i_button$SB_IO_IN
.sym 18349 i_config[1]$SB_IO_IN
.sym 18471 i_config[2]$SB_IO_IN
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 $PACKER_GND_NET
.sym 18656 $PACKER_GND_NET
.sym 18695 i_ss$SB_IO_IN
.sym 18828 $PACKER_GND_NET
.sym 19104 int_miso
.sym 19352 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19588 int_miso
.sym 19608 i_ss$SB_IO_IN
.sym 19616 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19617 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19622 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19633 spi_if_ins.r_tx_data_valid
.sym 19637 i_ss$SB_IO_IN
.sym 19639 spi_if_ins.r_tx_data_valid
.sym 19669 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19683 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19684 r_counter[0]_$glb_clk
.sym 19685 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19698 i_ss$SB_IO_IN
.sym 19704 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19729 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19730 spi_if_ins.r_tx_byte[7]
.sym 19733 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19735 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 19754 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19796 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19797 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 19798 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19799 spi_if_ins.r_tx_byte[7]
.sym 19806 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19807 r_counter[0]_$glb_clk
.sym 19822 $PACKER_VCC_NET
.sym 19852 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19855 r_tx_data[5]
.sym 19858 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19861 r_tx_data[2]
.sym 19862 r_tx_data[7]
.sym 19878 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19883 r_tx_data[2]
.sym 19891 r_tx_data[5]
.sym 19903 r_tx_data[7]
.sym 19913 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19915 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19929 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19930 r_counter[0]_$glb_clk
.sym 19946 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19956 spi_if_ins.spi.r_rx_byte[0]
.sym 19973 w_tx_data_io[5]
.sym 19977 r_tx_data_SB_DFFESR_Q_R
.sym 19983 w_tx_data_io[2]
.sym 19984 r_tx_data_SB_DFFESR_Q_E
.sym 19989 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 19996 w_tx_data_io[7]
.sym 19999 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 20024 w_tx_data_io[2]
.sym 20025 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 20026 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 20030 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 20031 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 20033 w_tx_data_io[7]
.sym 20037 w_tx_data_io[5]
.sym 20038 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 20039 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 20052 r_tx_data_SB_DFFESR_Q_E
.sym 20053 i_glob_clock$SB_IO_IN_$glb_clk
.sym 20054 r_tx_data_SB_DFFESR_Q_R
.sym 20221 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 20228 spi_if_ins.spi.r_rx_byte[0]
.sym 20290 spi_if_ins.spi.r_rx_byte[0]
.sym 20298 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 20299 r_counter[0]_$glb_clk
.sym 20566 o_tr_vc1_b$SB_IO_OUT
.sym 20571 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 $PACKER_GND_NET
.sym 20768 $PACKER_GND_NET
.sym 20802 i_sck$SB_IO_IN
.sym 20842 i_mosi$SB_IO_IN
.sym 20905 o_miso_$_TBUF__Y_E
.sym 20935 i_mosi$SB_IO_IN
.sym 21027 int_miso
.sym 21345 i_ss$SB_IO_IN
.sym 21434 io_pmod[7]$SB_IO_OUT
.sym 21441 io_pmod[5]$SB_IO_OUT
.sym 22360 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22475 o_led0$SB_IO_OUT
.sym 22478 o_led1$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22496 o_led1$SB_IO_OUT
.sym 22514 o_led0$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 o_miso_$_TBUF__Y_E
.sym 22534 int_miso
.sym 22539 o_miso_$_TBUF__Y_E
.sym 22558 i_mosi$SB_IO_IN
.sym 22574 int_miso
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 23087 i_ss$SB_IO_IN
.sym 23104 $PACKER_GND_NET
.sym 23218 $PACKER_GND_NET
.sym 23222 i_ss$SB_IO_IN
.sym 23452 io_pmod[6]$SB_IO_OUT
.sym 24198 o_rx_h_tx_l$SB_IO_OUT
.sym 24318 o_tr_vc2$SB_IO_OUT
.sym 24319 o_tr_vc1$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24611 o_led0$SB_IO_OUT
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25719 $PACKER_GND_NET
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26340 $PACKER_VCC_NET
.sym 27337 i_ss$SB_IO_IN
.sym 27368 $PACKER_GND_NET
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27387 io_pmod[7]$SB_IO_OUT
.sym 27392 io_pmod[5]$SB_IO_OUT
.sym 27400 $PACKER_GND_NET
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27411 $PACKER_GND_NET
.sym 27412 io_pmod[6]$SB_IO_OUT
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27460 $PACKER_VCC_NET
.sym 27473 $PACKER_VCC_NET
.sym 27488 $PACKER_GND_NET
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27531 $PACKER_GND_NET
.sym 27539 $PACKER_VCC_NET
.sym 27552 $PACKER_GND_NET
.sym 27565 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27595 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27626 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27646 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27648 o_tr_vc1_b$SB_IO_OUT
.sym 27869 r_counter[0]
.sym 27884 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27885 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27889 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27890 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27891 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27892 w_lvds_rx_09_d1_SB_LUT4_I3_I2[2]
.sym 27893 w_lvds_rx_09_d0
.sym 27894 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27895 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27896 w_lvds_rx_09_d1_SB_LUT4_I3_I2[2]
.sym 27897 w_lvds_rx_09_d1
.sym 27900 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27901 w_rx_09_fifo_data[1]
.sym 27902 w_lvds_rx_09_d1
.sym 27903 w_lvds_rx_09_d0
.sym 27904 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27905 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27929 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27932 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27933 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27934 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28013 $PACKER_VCC_NET
.sym 28356 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28357 io_pmod[5]$SB_IO_OUT
.sym 28360 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28361 w_rx_09_fifo_data[0]
.sym 28386 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D[1]
.sym 28392 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28393 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28395 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D[1]
.sym 28396 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28397 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28400 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28401 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28403 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28404 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28405 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D[1]
.sym 28406 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28407 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28408 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28409 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28417 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28419 lvds_rx_09_inst.r_phase_count[0]
.sym 28423 lvds_rx_09_inst.r_phase_count[1]
.sym 28424 $PACKER_VCC_NET
.sym 28426 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[0]
.sym 28427 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28428 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 28429 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28434 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[0]
.sym 28435 lvds_rx_09_inst.r_phase_count[1]
.sym 28436 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_D_SB_LUT4_I1_O[2]
.sym 28437 lvds_rx_09_inst.r_phase_count[0]
.sym 28438 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28439 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28440 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28441 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28444 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28445 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28448 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28449 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28473 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28550 w_rx_data[2]
.sym 28598 spi_if_ins.w_rx_data[2]
.sym 28602 spi_if_ins.w_rx_data[0]
.sym 28922 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 28942 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28943 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 28944 spi_if_ins.state_if[0]
.sym 28945 spi_if_ins.state_if[1]
.sym 28946 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 28951 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28952 spi_if_ins.state_if[1]
.sym 28953 spi_if_ins.state_if[0]
.sym 28973 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 28984 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 28985 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 28986 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28987 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 28988 spi_if_ins.state_if[0]
.sym 28989 spi_if_ins.state_if[1]
.sym 28990 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 28998 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 29008 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29009 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[1]
.sym 29013 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 29021 w_cs[2]
.sym 29044 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29045 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29066 w_rx_data[2]
.sym 29086 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29087 i_config_SB_LUT4_I0_I3[2]
.sym 29088 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29089 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29094 io_ctrl_ins.o_pmod[4]
.sym 29095 i_config_SB_LUT4_I0_I3[2]
.sym 29096 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 29097 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29101 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 29102 io_ctrl_ins.debug_mode[1]
.sym 29103 o_shdn_rx_lna$SB_IO_OUT
.sym 29104 i_config_SB_LUT4_I0_I3[2]
.sym 29105 w_ioc[2]
.sym 29106 spi_if_ins.w_rx_data[2]
.sym 29114 spi_if_ins.w_rx_data[0]
.sym 29130 w_rx_data[3]
.sym 29134 io_ctrl_ins.rf_mode[2]
.sym 29135 o_tr_vc1_b$SB_IO_OUT
.sym 29136 i_config_SB_LUT4_I0_I3[2]
.sym 29137 w_ioc[2]
.sym 29138 w_rx_data[0]
.sym 29142 io_ctrl_ins.debug_mode[0]
.sym 29143 io_ctrl_ins.mixer_en_state
.sym 29144 i_config_SB_LUT4_I0_I3[2]
.sym 29145 w_ioc[2]
.sym 29146 w_rx_data[1]
.sym 29156 io_ctrl_ins.debug_mode[0]
.sym 29157 io_ctrl_ins.debug_mode[1]
.sym 29165 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 29178 w_rx_data[2]
.sym 29207 io_ctrl_ins.rf_pin_state[1]
.sym 29208 io_ctrl_ins.rf_mode[1]
.sym 29209 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29442 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29443 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29444 spi_if_ins.state_if[0]
.sym 29445 spi_if_ins.state_if[1]
.sym 29447 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29448 spi_if_ins.state_if[0]
.sym 29449 spi_if_ins.state_if[1]
.sym 29451 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29452 spi_if_ins.state_if[0]
.sym 29453 spi_if_ins.state_if[1]
.sym 29457 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 29462 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29463 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29464 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 29465 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29480 spi_if_ins.state_if[0]
.sym 29481 spi_if_ins.state_if[1]
.sym 29490 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29497 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29504 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29505 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29518 spi_if_ins.spi.r_rx_byte[4]
.sym 29530 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29531 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29532 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29533 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29535 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29536 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29537 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29554 w_ioc[2]
.sym 29555 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29556 w_fetch
.sym 29557 w_cs[2]
.sym 29564 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 29565 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 29578 i_config_SB_LUT4_I0_I3[2]
.sym 29579 w_ioc[2]
.sym 29580 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29581 i_config_SB_LUT4_I0_I3[3]
.sym 29582 w_tx_data_smi[1]
.sym 29583 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 29584 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29585 w_tx_data_io[3]
.sym 29586 i_config_SB_LUT4_I0_I3[3]
.sym 29587 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29588 w_cs[1]
.sym 29589 w_fetch
.sym 29604 i_button_SB_LUT4_I0_O[1]
.sym 29605 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 29610 o_led0$SB_IO_OUT
.sym 29611 io_ctrl_ins.pmod_dir_state[0]
.sym 29612 i_config_SB_LUT4_I0_I3[2]
.sym 29613 i_config_SB_LUT4_I0_I3[3]
.sym 29614 spi_if_ins.w_rx_data[4]
.sym 29618 w_ioc[2]
.sym 29619 i_config_SB_LUT4_I0_I3[2]
.sym 29620 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29621 i_config_SB_LUT4_I0_I3[3]
.sym 29622 spi_if_ins.w_rx_data[3]
.sym 29627 w_ioc[2]
.sym 29628 i_config_SB_LUT4_I0_I3[2]
.sym 29629 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29630 spi_if_ins.w_rx_data[1]
.sym 29634 io_ctrl_ins.rf_mode[0]
.sym 29635 o_shdn_tx_lna$SB_IO_OUT
.sym 29636 i_config_SB_LUT4_I0_I3[2]
.sym 29637 w_ioc[2]
.sym 29642 io_ctrl_ins.rf_mode[1]
.sym 29643 o_tr_vc2$SB_IO_OUT
.sym 29644 i_config_SB_LUT4_I0_I3[2]
.sym 29645 w_ioc[2]
.sym 29646 w_rx_data[4]
.sym 29654 w_rx_data[1]
.sym 29660 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_D[4]
.sym 29661 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 29666 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29667 io_ctrl_ins.rf_mode[0]
.sym 29668 io_ctrl_ins.rf_mode[2]
.sym 29669 io_ctrl_ins.rf_mode[1]
.sym 29670 w_rx_data[2]
.sym 29678 w_rx_data[0]
.sym 29682 io_ctrl_ins.debug_mode[0]
.sym 29683 io_ctrl_ins.rf_mode[1]
.sym 29684 io_ctrl_ins.rf_mode[2]
.sym 29685 io_ctrl_ins.debug_mode[1]
.sym 29688 io_ctrl_ins.rf_mode[0]
.sym 29689 io_ctrl_ins.rf_mode[2]
.sym 29690 w_rx_data[3]
.sym 29898 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 29954 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 29958 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 29962 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 29966 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 29972 i_ss$SB_IO_IN
.sym 29973 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 29974 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 29982 i_mosi$SB_IO_IN
.sym 29986 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 29990 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 29994 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 29998 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30002 i_mosi$SB_IO_IN
.sym 30006 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30010 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30014 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30022 spi_if_ins.spi.r_rx_byte[1]
.sym 30042 spi_if_ins.spi.r_rx_byte[2]
.sym 30054 spi_if_ins.w_rx_data[1]
.sym 30058 spi_if_ins.w_rx_data[4]
.sym 30062 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 30069 r_tx_data_SB_DFFESR_Q_R
.sym 30070 spi_if_ins.w_rx_data[3]
.sym 30074 w_cs[2]
.sym 30075 w_cs[1]
.sym 30076 w_cs[3]
.sym 30077 w_cs[0]
.sym 30081 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30082 o_ldo_2v8_en$SB_IO_OUT
.sym 30083 i_config_SB_LUT4_I0_I3[1]
.sym 30084 i_config_SB_LUT4_I0_I3[2]
.sym 30085 i_config_SB_LUT4_I0_I3[3]
.sym 30088 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 30089 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30095 w_ioc[1]
.sym 30096 w_ioc[4]
.sym 30097 w_ioc[3]
.sym 30100 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 30101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 30102 w_ioc[2]
.sym 30103 w_ioc[4]
.sym 30104 w_ioc[3]
.sym 30105 w_ioc[1]
.sym 30108 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 30109 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 30112 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 30113 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 30115 w_fetch
.sym 30116 w_cs[1]
.sym 30117 w_load
.sym 30118 i_config[0]$SB_IO_IN
.sym 30119 io_ctrl_ins.pmod_dir_state[3]
.sym 30120 i_config_SB_LUT4_I0_I3[2]
.sym 30121 i_config_SB_LUT4_I0_I3[3]
.sym 30123 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30124 i_config_SB_LUT4_I0_I3[2]
.sym 30125 w_ioc[2]
.sym 30127 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I1[0]
.sym 30128 w_cs[1]
.sym 30129 w_fetch
.sym 30130 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[0]
.sym 30131 i_config_SB_LUT4_I0_I3[2]
.sym 30132 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 30133 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30142 w_rx_data[1]
.sym 30146 io_ctrl_ins.o_pmod[3]
.sym 30147 i_config_SB_LUT4_I0_I3[2]
.sym 30148 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30149 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30150 o_led1$SB_IO_OUT
.sym 30151 io_ctrl_ins.pmod_dir_state[1]
.sym 30152 i_config_SB_LUT4_I0_I3[2]
.sym 30153 i_config_SB_LUT4_I0_I3[3]
.sym 30154 w_rx_data[4]
.sym 30158 w_rx_data[6]
.sym 30165 io_ctrl_ins.pmod_dir_state[0]
.sym 30166 w_rx_data[5]
.sym 30170 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 30171 i_config_SB_LUT4_I0_I3[2]
.sym 30172 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 30173 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30174 w_rx_data[7]
.sym 30178 io_ctrl_ins.rf_pin_state[0]
.sym 30179 io_ctrl_ins.rf_mode[2]
.sym 30180 io_ctrl_ins.rf_mode[1]
.sym 30181 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30183 io_ctrl_ins.rf_pin_state[7]
.sym 30184 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30185 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30186 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30187 io_ctrl_ins.rf_mode[1]
.sym 30188 io_ctrl_ins.rf_pin_state[4]
.sym 30189 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30190 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30191 io_ctrl_ins.rf_mode[1]
.sym 30192 io_ctrl_ins.rf_pin_state[5]
.sym 30193 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30194 io_ctrl_ins.rf_mode[1]
.sym 30195 io_ctrl_ins.rf_mode[2]
.sym 30196 io_ctrl_ins.rf_pin_state[2]
.sym 30197 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30199 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30200 io_ctrl_ins.rf_pin_state[6]
.sym 30201 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30202 io_ctrl_ins.rf_pin_state[3]
.sym 30203 io_ctrl_ins.rf_mode[2]
.sym 30204 io_ctrl_ins.rf_mode[1]
.sym 30205 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30210 w_rx_data[0]
.sym 30397 i_ss$SB_IO_IN
.sym 30438 spi_if_ins.spi.r2_rx_done
.sym 30454 spi_if_ins.spi.r_rx_done
.sym 30460 spi_if_ins.spi.r3_rx_done
.sym 30461 spi_if_ins.spi.r2_rx_done
.sym 30467 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30472 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30476 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30477 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 30487 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30488 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30489 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30492 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30493 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30497 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30498 spi_if_ins.spi.r_rx_byte[3]
.sym 30502 spi_if_ins.spi.r_rx_byte[7]
.sym 30509 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 30510 spi_if_ins.spi.r_rx_byte[6]
.sym 30514 spi_if_ins.spi.r_rx_byte[5]
.sym 30534 spi_if_ins.r_tx_byte[2]
.sym 30538 spi_if_ins.r_tx_byte[6]
.sym 30546 spi_if_ins.r_tx_byte[1]
.sym 30550 spi_if_ins.spi.r_tx_byte[2]
.sym 30551 spi_if_ins.spi.r_tx_byte[6]
.sym 30552 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30553 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30558 spi_if_ins.r_tx_byte[7]
.sym 30564 spi_if_ins.w_rx_data[5]
.sym 30565 spi_if_ins.w_rx_data[6]
.sym 30566 w_cs[2]
.sym 30567 w_cs[1]
.sym 30568 w_cs[3]
.sym 30569 w_cs[0]
.sym 30572 spi_if_ins.w_rx_data[5]
.sym 30573 spi_if_ins.w_rx_data[6]
.sym 30582 w_cs[2]
.sym 30583 w_cs[3]
.sym 30584 w_cs[0]
.sym 30585 w_cs[1]
.sym 30588 spi_if_ins.w_rx_data[6]
.sym 30589 spi_if_ins.w_rx_data[5]
.sym 30592 spi_if_ins.w_rx_data[5]
.sym 30593 spi_if_ins.w_rx_data[6]
.sym 30598 w_tx_data_smi[0]
.sym 30599 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 30600 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 30601 w_tx_data_io[0]
.sym 30602 spi_if_ins.w_rx_data[5]
.sym 30610 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30622 spi_if_ins.w_rx_data[6]
.sym 30627 i_config_SB_LUT4_I0_I3[2]
.sym 30628 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30629 w_ioc[2]
.sym 30630 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30631 i_config_SB_LUT4_I0_I3[2]
.sym 30632 w_ioc[2]
.sym 30633 o_tr_vc1$SB_IO_OUT
.sym 30634 o_rx_h_tx_l$SB_IO_OUT
.sym 30635 i_button_SB_LUT4_I0_O[1]
.sym 30636 i_button_SB_LUT4_I0_O[2]
.sym 30637 i_button_SB_LUT4_I0_O[3]
.sym 30639 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 30640 i_button_SB_LUT4_I0_O[1]
.sym 30641 i_config_SB_LUT4_I0_I3[3]
.sym 30642 i_config[1]$SB_IO_IN
.sym 30643 io_ctrl_ins.pmod_dir_state[4]
.sym 30644 i_config_SB_LUT4_I0_I3[2]
.sym 30645 i_config_SB_LUT4_I0_I3[3]
.sym 30646 o_rx_h_tx_l_b$SB_IO_OUT
.sym 30647 i_button_SB_LUT4_I0_O[1]
.sym 30648 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 30649 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 30650 io_ctrl_ins.o_pmod[5]
.sym 30651 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 30652 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 30653 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 30655 i_config_SB_LUT4_I0_I3[2]
.sym 30656 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30657 i_config_SB_LUT4_I0_I3[3]
.sym 30658 w_rx_data[7]
.sym 30662 w_rx_data[6]
.sym 30668 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 30669 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30671 i_config_SB_LUT4_I0_I3[3]
.sym 30672 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30673 i_config_SB_LUT4_I0_I3[2]
.sym 30674 w_rx_data[3]
.sym 30678 w_rx_data[0]
.sym 30682 i_config_SB_LUT4_I0_I3[2]
.sym 30683 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30684 w_ioc[2]
.sym 30685 io_ctrl_ins.o_pmod[6]
.sym 30686 i_config_SB_LUT4_I0_I3[2]
.sym 30687 io_ctrl_ins.led1_state_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30688 w_ioc[2]
.sym 30689 io_ctrl_ins.o_pmod[7]
.sym 30690 w_rx_data[1]
.sym 30694 w_rx_data[3]
.sym 30706 w_rx_data[2]
.sym 30714 w_rx_data[4]
.sym 30718 w_rx_data[0]
.sym 30722 w_rx_data[1]
.sym 30958 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 30983 spi_if_ins.spi.SCKr[2]
.sym 30984 spi_if_ins.spi.SCKr[1]
.sym 30985 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 30986 i_sck$SB_IO_IN
.sym 30997 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 30998 spi_if_ins.spi.SCKr[0]
.sym 31003 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31004 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31005 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31006 spi_if_ins.spi.SCKr[1]
.sym 31011 spi_if_ins.spi.r_tx_bit_count[0]
.sym 31015 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 31016 $PACKER_VCC_NET
.sym 31019 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31020 $PACKER_VCC_NET
.sym 31021 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 31022 spi_if_ins.spi.SCKr[2]
.sym 31023 spi_if_ins.spi.r_tx_bit_count[0]
.sym 31024 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31025 spi_if_ins.spi.SCKr[1]
.sym 31029 spi_if_ins.spi.r_tx_bit_count[0]
.sym 31031 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 31032 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31033 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 31035 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 31036 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 31037 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 31039 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 31040 $PACKER_VCC_NET
.sym 31041 spi_if_ins.spi.r_tx_bit_count[0]
.sym 31042 spi_if_ins.r_tx_byte[4]
.sym 31046 spi_if_ins.spi.r_tx_byte[0]
.sym 31047 spi_if_ins.spi.r_tx_byte[4]
.sym 31048 spi_if_ins.spi.r_tx_bit_count[0]
.sym 31049 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31050 spi_if_ins.spi.r_tx_byte[1]
.sym 31051 spi_if_ins.spi.r_tx_byte[5]
.sym 31052 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31053 spi_if_ins.spi.r_tx_bit_count[0]
.sym 31055 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 31056 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 31057 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 31058 spi_if_ins.r_tx_byte[5]
.sym 31062 spi_if_ins.r_tx_byte[0]
.sym 31066 spi_if_ins.r_tx_byte[3]
.sym 31070 spi_if_ins.spi.r_tx_byte[3]
.sym 31071 spi_if_ins.spi.r_tx_byte[7]
.sym 31072 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31073 spi_if_ins.spi.r_tx_bit_count[0]
.sym 31074 r_tx_data[0]
.sym 31078 r_tx_data[1]
.sym 31085 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 31086 r_tx_data[6]
.sym 31094 r_tx_data[3]
.sym 31098 r_tx_data[4]
.sym 31102 w_cs[1]
.sym 31103 w_cs[3]
.sym 31104 w_cs[0]
.sym 31105 w_cs[2]
.sym 31106 w_cs[2]
.sym 31107 w_cs[1]
.sym 31108 w_cs[0]
.sym 31109 w_cs[3]
.sym 31112 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 31113 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 31118 w_tx_data_smi[1]
.sym 31119 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 31120 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31121 w_tx_data_io[1]
.sym 31125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R
.sym 31128 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31129 w_tx_data_io[6]
.sym 31132 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31133 w_tx_data_io[4]
.sym 31137 w_tx_data_io[7]
.sym 31146 w_rx_data[5]
.sym 31150 w_rx_data[4]
.sym 31170 w_rx_data[6]
.sym 31174 w_rx_data[5]
.sym 31178 i_config[3]$SB_IO_IN
.sym 31179 io_ctrl_ins.pmod_dir_state[6]
.sym 31180 i_config_SB_LUT4_I0_I3[2]
.sym 31181 i_config_SB_LUT4_I0_I3[3]
.sym 31182 i_config[2]$SB_IO_IN
.sym 31183 io_ctrl_ins.pmod_dir_state[5]
.sym 31184 i_config_SB_LUT4_I0_I3[2]
.sym 31185 i_config_SB_LUT4_I0_I3[3]
.sym 31186 w_rx_data[7]
.sym 31198 i_button$SB_IO_IN
.sym 31199 io_ctrl_ins.pmod_dir_state[7]
.sym 31200 i_config_SB_LUT4_I0_I3[2]
.sym 31201 i_config_SB_LUT4_I0_I3[3]
.sym 31492 i_ss$SB_IO_IN
.sym 31493 spi_if_ins.r_tx_data_valid
.sym 31510 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31546 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31547 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31548 spi_if_ins.r_tx_byte[7]
.sym 31549 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[3]
.sym 31554 r_tx_data[2]
.sym 31558 r_tx_data[5]
.sym 31566 r_tx_data[7]
.sym 31576 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31577 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31599 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31600 w_tx_data_io[2]
.sym 31601 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 31603 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31604 w_tx_data_io[7]
.sym 31605 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 31607 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31608 w_tx_data_io[5]
.sym 31609 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 31674 spi_if_ins.spi.r_rx_byte[0]
