<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>ROC_top</design>
	<target_edif>C:\FVTX_VHDL_code\ROC_main_FPGA_B_D\synthesis\ROC_top.edn</target_edif>
</SynplifyOutput>
