

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_216_15'
================================================================
* Date:           Sat Nov 19 15:44:23 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_15  |       17|       17|         3|          1|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_file_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_1_0_load"   --->   Operation 11 'read' 'reg_file_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc171"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_8 = load i7 %j" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 14 'load' 'j_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_8, i32 6" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %tmp, void %for.inc171.split, void %for.inc194.preheader.exitStub" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 17 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_8, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 18 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i5 %lshr_ln" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 19 'zext' 'zext_ln220' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln220" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 20 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 21 'load' 'reg_file_5_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln220" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 22 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 23 'load' 'reg_file_5_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln220 = or i5 %lshr_ln, i5 1" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 24 'or' 'or_ln220' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln220_1 = zext i5 %or_ln220" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 25 'zext' 'zext_ln220_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_7 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln220_1" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 26 'getelementptr' 'reg_file_5_0_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%reg_file_5_0_load_4 = load i11 %reg_file_5_0_addr_7" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 27 'load' 'reg_file_5_0_load_4' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_7 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln220_1" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 28 'getelementptr' 'reg_file_5_1_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%reg_file_5_1_load_4 = load i11 %reg_file_5_1_addr_7" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 29 'load' 'reg_file_5_1_load_4' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%add_ln216 = add i7 %j_8, i7 4" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 30 'add' 'add_ln216' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln216 = store i7 %add_ln216, i7 %j" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 31 'store' 'store_ln216' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 32 'load' 'reg_file_5_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 33 [2/2] (4.72ns)   --->   "%mul1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 33 'hmul' 'mul1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 34 'load' 'reg_file_5_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 35 [2/2] (4.72ns)   --->   "%mul167_1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 35 'hmul' 'mul167_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%reg_file_5_0_load_4 = load i11 %reg_file_5_0_addr_7" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 36 'load' 'reg_file_5_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 37 [2/2] (4.72ns)   --->   "%mul167_2 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load_4" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 37 'hmul' 'mul167_2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%reg_file_5_1_load_4 = load i11 %reg_file_5_1_addr_7" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 38 'load' 'reg_file_5_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 39 [2/2] (4.72ns)   --->   "%mul167_3 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load_4" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 39 'hmul' 'mul167_3' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.96>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln219 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [correlation-max-throughput/src/correlation.cpp:219]   --->   Operation 40 'specpipeline' 'specpipeline_ln219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 41 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (4.72ns)   --->   "%mul1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 42 'hmul' 'mul1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln220" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 43 'getelementptr' 'reg_file_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln220 = store i16 %mul1, i11 %reg_file_6_0_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 44 'store' 'store_ln220' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 45 [1/2] (4.72ns)   --->   "%mul167_1 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 45 'hmul' 'mul167_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln220" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 46 'getelementptr' 'reg_file_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln220 = store i16 %mul167_1, i11 %reg_file_6_1_addr" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 47 'store' 'store_ln220' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 48 [1/2] (4.72ns)   --->   "%mul167_2 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_0_load_4" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 48 'hmul' 'mul167_2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_9 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln220_1" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 49 'getelementptr' 'reg_file_6_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln220 = store i16 %mul167_2, i11 %reg_file_6_0_addr_9" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 50 'store' 'store_ln220' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 51 [1/2] (4.72ns)   --->   "%mul167_3 = hmul i16 %reg_file_1_0_load_read, i16 %reg_file_5_1_load_4" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 51 'hmul' 'mul167_3' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_8 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln220_1" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 52 'getelementptr' 'reg_file_6_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln220 = store i16 %mul167_3, i11 %reg_file_6_1_addr_8" [correlation-max-throughput/src/correlation.cpp:220]   --->   Operation 53 'store' 'store_ln220' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc171" [correlation-max-throughput/src/correlation.cpp:216]   --->   Operation 54 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j', correlation-max-throughput/src/correlation.cpp:216) on local variable 'j' [15]  (0 ns)
	'getelementptr' operation ('reg_file_5_0_addr', correlation-max-throughput/src/correlation.cpp:220) [24]  (0 ns)
	'load' operation ('reg_file_5_0_load', correlation-max-throughput/src/correlation.cpp:220) on array 'reg_file_5_0' [25]  (1.24 ns)

 <State 2>: 5.96ns
The critical path consists of the following:
	'load' operation ('reg_file_5_0_load', correlation-max-throughput/src/correlation.cpp:220) on array 'reg_file_5_0' [25]  (1.24 ns)
	'hmul' operation ('mul1', correlation-max-throughput/src/correlation.cpp:220) [26]  (4.72 ns)

 <State 3>: 5.96ns
The critical path consists of the following:
	'hmul' operation ('mul1', correlation-max-throughput/src/correlation.cpp:220) [26]  (4.72 ns)
	'store' operation ('store_ln220', correlation-max-throughput/src/correlation.cpp:220) of variable 'mul1', correlation-max-throughput/src/correlation.cpp:220 on array 'reg_file_6_0' [28]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
