INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/controller/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/exmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/leftshift2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftshift2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_tb
