static inline unsigned int F_1 ( int V_1 )\r\n{\r\nreturn F_2 ( V_2 + V_1 ) ;\r\n}\r\nstatic inline void F_3 ( int V_1 , int V_3 )\r\n{\r\nF_4 ( V_3 , V_2 + V_1 ) ;\r\n}\r\nstatic void F_5 ( unsigned long V_4 )\r\n{\r\nwhile ( V_4 > V_5 ) {\r\nF_6 ( V_5 ) ;\r\nV_4 -= V_5 ;\r\n}\r\nF_6 ( V_4 ) ;\r\n}\r\nstatic unsigned int F_7 ( struct V_6 * V_6 , T_1 * V_7 )\r\n{\r\nF_8 ( V_6 , & V_8 , V_7 ) ;\r\nif ( V_9 != V_10 )\r\nreturn V_11 | V_12 ;\r\nreturn 0 ;\r\n}\r\nstatic T_2 F_9 ( struct V_6 * V_6 , char T_3 * V_13 , T_4 V_14 ,\r\nT_5 * V_15 )\r\n{\r\nint V_16 = 0 ;\r\nint V_17 = 0 ;\r\nF_10 ( V_7 , V_18 ) ;\r\nif ( V_14 % sizeof( int ) )\r\nreturn - V_19 ;\r\nF_11 ( & V_8 , & V_7 ) ;\r\nF_12 ( V_20 ) ;\r\nwhile ( V_16 < V_14 ) {\r\nif ( V_9 != V_10 ) {\r\nif ( F_13 ( V_13 + V_16 ,\r\nV_21 + V_9 ,\r\nsizeof( int ) ) ) {\r\nV_17 = - V_22 ;\r\nbreak;\r\n}\r\nV_9 = ( V_9 + 1 ) & ( V_23 - 1 ) ;\r\nV_16 += sizeof( int ) ;\r\n} else {\r\nif ( V_6 -> V_24 & V_25 ) {\r\nV_17 = - V_26 ;\r\nbreak;\r\n}\r\nif ( F_14 ( V_18 ) ) {\r\nV_17 = - V_27 ;\r\nbreak;\r\n}\r\nF_15 () ;\r\nF_12 ( V_20 ) ;\r\n}\r\n}\r\nF_16 ( & V_8 , & V_7 ) ;\r\nF_12 ( V_28 ) ;\r\nreturn V_16 ? V_16 : V_17 ;\r\n}\r\nstatic T_2 F_17 ( struct V_6 * V_6 , const char T_3 * V_13 , T_4 V_16 ,\r\nT_5 * V_29 )\r\n{\r\nunsigned long V_30 ;\r\nint V_31 , V_14 ;\r\nint * V_32 ;\r\nV_14 = V_16 / sizeof( int ) ;\r\nif ( V_16 % sizeof( int ) || V_14 % 2 == 0 )\r\nreturn - V_19 ;\r\nV_32 = F_18 ( V_13 , V_16 ) ;\r\nif ( F_19 ( V_32 ) )\r\nreturn F_20 ( V_32 ) ;\r\nV_31 = 0 ;\r\nF_21 ( V_30 ) ;\r\nwhile ( 1 ) {\r\nif ( V_31 >= V_14 )\r\nbreak;\r\nif ( V_32 [ V_31 ] )\r\nF_22 ( V_32 [ V_31 ] ) ;\r\nV_31 ++ ;\r\nif ( V_31 >= V_14 )\r\nbreak;\r\nif ( V_32 [ V_31 ] )\r\nF_23 ( V_32 [ V_31 ] ) ;\r\nV_31 ++ ;\r\n}\r\nF_24 ( V_30 ) ;\r\nF_25 ( V_32 ) ;\r\nreturn V_14 ;\r\n}\r\nstatic long F_26 ( struct V_6 * V_33 , unsigned int V_34 , unsigned long V_35 )\r\n{\r\nT_6 T_3 * V_36 = ( T_6 T_3 * ) V_35 ;\r\nint V_17 = 0 ;\r\nT_6 V_3 = 0 ;\r\nif ( V_34 == V_37 )\r\nV_3 = V_38 | V_39 ;\r\nelse if ( V_34 == V_40 )\r\nV_3 = V_41 ;\r\nelse if ( V_34 == V_42 )\r\nV_3 = V_43 ;\r\nswitch ( V_34 ) {\r\ncase V_37 :\r\ncase V_40 :\r\ncase V_42 :\r\nV_17 = F_27 ( V_3 , V_36 ) ;\r\nbreak;\r\ncase V_44 :\r\ncase V_45 :\r\nV_17 = F_28 ( V_3 , V_36 ) ;\r\nbreak;\r\ndefault:\r\nV_17 = - V_46 ;\r\n}\r\nif ( V_17 )\r\nreturn V_17 ;\r\nif ( V_34 == V_45 ) {\r\nif ( V_3 != V_43 )\r\nV_17 = - V_47 ;\r\n} else if ( V_34 == V_44 ) {\r\nif ( V_3 != V_41 )\r\nV_17 = - V_47 ;\r\n}\r\nreturn V_17 ;\r\n}\r\nstatic void F_29 ( int V_48 , unsigned long V_49 )\r\n{\r\nunsigned int V_50 ;\r\nint V_51 ;\r\nF_30 ( L_1 , V_48 , V_49 ) ;\r\nV_51 = V_49 & V_52 ;\r\nif ( V_48 ) {\r\nif ( V_51 > V_53 / 2 )\r\nV_51 -= V_53 / 2 ;\r\nelse\r\nV_51 = 1 ;\r\nV_51 |= V_54 ;\r\n} else {\r\nV_51 += V_53 / 2 ;\r\n}\r\nV_50 = ( V_10 + 1 ) & ( V_23 - 1 ) ;\r\nif ( V_50 == V_9 ) {\r\nF_30 ( L_2 ) ;\r\nreturn;\r\n}\r\nV_21 [ V_10 ] = V_51 ;\r\nV_10 = V_50 ;\r\nF_31 ( & V_8 ) ;\r\n}\r\nstatic int F_32 ( void * V_55 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void F_33 ( void * V_55 )\r\n{\r\n}\r\nstatic int F_34 ( void )\r\n{\r\nV_56 . V_57 = & V_58 -> V_57 ;\r\nV_56 . V_59 = F_35 ( & V_56 ) ;\r\nif ( V_56 . V_59 < 0 ) {\r\nF_36 ( L_3 ) ;\r\nreturn - V_60 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_37 ( void )\r\n{\r\nF_38 ( V_56 . V_59 ) ;\r\n}\r\nstatic long F_39 ( struct V_61 * V_62 , struct V_61 * V_63 )\r\n{\r\nunsigned long V_64 ;\r\nV_64 = V_63 -> V_65 - V_62 -> V_65 ;\r\nif ( V_64 > 15 )\r\nV_64 = 0xFFFFFF ;\r\nelse\r\nV_64 = V_64 * 1000000 +\r\nV_63 -> V_66 -\r\nV_62 -> V_66 ;\r\nreturn V_64 ;\r\n}\r\nstatic void F_40 ( unsigned long V_55 )\r\n{\r\nunsigned long V_30 ;\r\nunsigned long V_67 ;\r\nF_41 ( & V_68 , V_30 ) ;\r\nif ( V_69 ) {\r\nF_4 ( V_70 , V_2 + V_71 ) ;\r\nV_67 = F_39 ( & V_72 , & V_73 ) ;\r\nF_42 ( V_56 . V_57 , L_4 ,\r\nV_69 , V_67 ) ;\r\nF_29 ( V_69 , V_67 ) ;\r\nV_69 = 0 ;\r\nV_72 = V_73 ;\r\n}\r\nF_43 ( & V_68 , V_30 ) ;\r\n}\r\nstatic T_7 F_44 ( int V_74 , void * V_75 )\r\n{\r\nunsigned char V_55 ;\r\nstruct V_61 V_76 ;\r\nstatic unsigned long V_64 ;\r\nunsigned long V_77 ;\r\nunsigned long V_30 ;\r\nint V_78 , V_79 ;\r\nwhile ( ( V_78 = F_2 ( V_2 + V_80 ) & V_81 ) ) {\r\nswitch ( V_78 & V_81 ) {\r\ncase V_82 :\r\n( void ) F_2 ( V_2 + V_83 ) ;\r\nbreak;\r\ncase V_84 :\r\n( void ) F_2 ( V_2 + V_85 ) ;\r\nbreak;\r\ncase V_86 :\r\n#if 0\r\nif (lsr & UART_LSR_THRE)\r\noutb(data, io + UART_TX)\r\n#endif\r\nbreak;\r\ncase V_87 :\r\nF_41 ( & V_68 , V_30 ) ;\r\ndo {\r\nF_45 ( & V_88 ) ;\r\nV_55 = F_2 ( V_2 + V_89 ) ;\r\nF_46 ( & V_76 ) ;\r\nV_64 = F_39 ( & V_72 , & V_76 ) ;\r\nV_77 = F_39 ( & V_73 , & V_76 ) ;\r\nF_42 ( V_56 . V_57 , L_5 ,\r\nV_77 , ( int ) V_55 ) ;\r\nif ( V_77 > V_53 * V_90 ) {\r\nif ( V_69 ) {\r\nF_42 ( V_56 . V_57 , L_6 ) ;\r\nF_29 ( V_69 ,\r\nV_64 -\r\nV_77 ) ;\r\nV_69 = 0 ;\r\nV_72 . V_65 =\r\nV_73 . V_65 ;\r\nV_72 . V_66 =\r\nV_73 . V_66 ;\r\nV_64 = V_77 ;\r\n}\r\n}\r\nV_55 = 1 ;\r\nif ( V_55 ^ V_69 ) {\r\nF_29 ( V_69 ,\r\nV_64 - V_53 ) ;\r\nV_69 = V_55 ;\r\nV_72 = V_76 ;\r\nif ( V_72 . V_66 >= V_53 ) {\r\nV_72 . V_66 -= V_53 ;\r\n} else {\r\nV_72 . V_65 -- ;\r\nV_72 . V_66 += 1000000 -\r\nV_53 ;\r\n}\r\n}\r\nV_73 = V_76 ;\r\nif ( V_55 ) {\r\nV_88 . V_91 = V_92 +\r\nV_93 ;\r\nF_47 ( & V_88 ) ;\r\n}\r\nV_79 = F_2 ( V_2 + V_85 ) ;\r\n} while ( V_79 & V_94 );\r\nF_43 ( & V_68 , V_30 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nreturn F_48 ( V_95 ) ;\r\n}\r\nstatic void F_23 ( unsigned long V_96 )\r\n{\r\nF_5 ( V_96 ) ;\r\n}\r\nstatic void F_22 ( unsigned long V_96 )\r\n{\r\nlong V_97 = V_96 / V_53 ;\r\nif ( V_97 == 0 )\r\nV_97 ++ ;\r\nwhile ( V_97 -- ) {\r\nF_4 ( V_98 , V_2 + V_99 ) ;\r\nwhile ( ! ( F_2 ( V_2 + V_85 ) & V_100 ) )\r\n;\r\n}\r\n}\r\nstatic int F_49 ( void )\r\n{\r\nunsigned long V_30 ;\r\nF_41 ( & V_101 , V_30 ) ;\r\n#if F_50 ( V_102 )\r\nF_3 ( V_71 ,\r\nV_70 |\r\nV_103 |\r\nV_104 ) ;\r\nF_3 ( V_105 , F_1 ( V_105 ) & ( ~ V_106 ) ) ;\r\nF_3 ( V_107 , F_1 ( V_107 ) &\r\n( ~ ( V_108 | V_109 | V_110 | V_111 ) ) ) ;\r\nF_3 ( V_105 , F_1 ( V_105 ) | V_106 ) ;\r\nF_3 ( V_112 , 0 ) ;\r\nF_3 ( V_113 , 12 ) ;\r\nF_3 ( V_105 , F_1 ( V_105 ) & ( ~ V_106 ) ) ;\r\nF_3 ( V_114 , V_115 | V_116 | V_117 ) ;\r\nF_5 ( 50 * 1000 ) ;\r\nF_3 ( V_114 , V_115 | V_117 ) ;\r\nF_6 ( 1 * 1000 ) ;\r\nF_3 ( V_114 , V_115 | V_116 | V_117 ) ;\r\nF_6 ( 100 ) ;\r\nF_3 ( V_114 , V_116 | V_117 ) ;\r\nF_6 ( 7 ) ;\r\nF_3 ( V_99 , V_118 | V_119 ) ;\r\nF_6 ( 1500 ) ;\r\nF_3 ( V_114 , V_115 | V_116 | V_117 ) ;\r\nF_6 ( 50 ) ;\r\nF_6 ( 1500 ) ;\r\nF_51 ( L_7 , F_1 ( V_89 ) ) ;\r\nF_3 ( V_105 , F_1 ( V_105 ) | V_106 ) ;\r\nF_3 ( V_112 , 0 ) ;\r\nF_3 ( V_113 , 1 ) ;\r\nF_3 ( V_105 , V_120 ) ;\r\nF_3 ( V_107 , F_1 ( V_107 ) | V_111 ) ;\r\n#else\r\nF_4 ( 0 , V_2 + V_114 ) ;\r\nF_4 ( 0 , V_2 + V_107 ) ;\r\nF_4 ( V_106 | V_121 , V_2 + V_105 ) ;\r\nF_4 ( 1 , V_2 + V_113 ) ; F_4 ( 0 , V_2 + V_112 ) ;\r\nF_4 ( V_121 , V_2 + V_105 ) ;\r\nF_4 ( V_122 , V_2 + V_71 ) ;\r\nF_4 ( V_111 , V_2 + V_107 ) ;\r\nF_4 ( V_116 | V_115 | V_117 , V_2 + V_114 ) ;\r\n#ifdef F_52\r\nF_53 () ;\r\n#elif F_50 ( V_123 )\r\nF_54 () ;\r\n#endif\r\n#endif\r\nF_43 ( & V_101 , V_30 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_55 ( void )\r\n{\r\nunsigned long V_30 ;\r\nF_41 ( & V_101 , V_30 ) ;\r\nF_4 ( 0 , V_2 + V_107 ) ;\r\nF_43 ( & V_101 , V_30 ) ;\r\n}\r\nstatic int F_56 ( void )\r\n{\r\nint V_17 ;\r\nif ( F_57 ( V_2 , 8 , V_124 ) == NULL ) {\r\nF_36 ( L_8 , V_2 ) ;\r\nreturn - V_125 ;\r\n}\r\nV_17 = F_58 ( V_74 , F_44 , 0 ,\r\nV_124 , NULL ) ;\r\nif ( V_17 < 0 ) {\r\nF_59 ( V_2 , 8 ) ;\r\nF_36 ( L_9 , V_74 ) ;\r\nreturn V_17 ;\r\n}\r\nF_51 ( L_10 , V_2 , V_74 ) ;\r\nF_60 ( & V_88 ) ;\r\nV_88 . V_126 = F_40 ;\r\nV_88 . V_55 = 0xabadcafe ;\r\nreturn 0 ;\r\n}\r\nstatic void F_61 ( void )\r\n{\r\nF_62 ( V_74 , NULL ) ;\r\nF_63 ( & V_88 ) ;\r\nF_59 ( V_2 , 8 ) ;\r\n}\r\nstatic void F_53 ( void )\r\n{\r\nint V_31 ;\r\nT_8 V_127 [] = {\r\nV_128 ,\r\nV_129 | V_130 ,\r\nV_131 | V_132 | V_133 ,\r\nV_129 ,\r\nV_134 | V_135 ,\r\nV_136 | V_137 | V_138 ,\r\nV_139 | V_140 ,\r\nV_141 | V_142 | V_143 | V_144 ,\r\nV_145 | V_146 ,\r\nV_147 | V_148 | V_149 ,\r\nV_150 | ( V_151 & 0x0f ) ,\r\nV_152 | ( ( V_151 >> 4 ) & 0x0f ) ,\r\nV_153 | V_154 | V_155\r\n} ;\r\nF_3 ( V_105 , V_106 | V_120 ) ;\r\nF_3 ( V_112 , 0 ) ;\r\nF_3 ( V_113 , 12 ) ;\r\nF_3 ( V_105 , V_120 ) ;\r\nF_3 ( V_114 , V_115 | V_116 | V_117 ) ;\r\nfor ( V_31 = 0 ; V_31 < 50 ; V_31 ++ )\r\nF_5 ( 1000 ) ;\r\nF_3 ( V_114 , V_116 | V_117 ) ;\r\nfor ( V_31 = 0 ; V_31 < 25 ; V_31 ++ )\r\nF_6 ( 1000 ) ;\r\nF_3 ( V_114 , V_115 | V_116 | V_117 ) ;\r\nF_6 ( 100 ) ;\r\nF_3 ( V_114 , V_115 | V_117 ) ;\r\nF_6 ( 7 ) ;\r\nfor ( V_31 = 0 ; V_31 < sizeof( V_127 ) ; V_31 ++ ) {\r\nF_3 ( V_99 , V_127 [ V_31 ] ) ;\r\nF_6 ( 1500 ) ;\r\n}\r\nF_3 ( V_114 , V_115 | V_116 | V_117 ) ;\r\nF_6 ( 50 ) ;\r\nF_6 ( 1500 ) ;\r\nF_3 ( V_105 , F_1 ( V_105 ) | V_106 ) ;\r\nF_3 ( V_105 , V_106 | V_121 ) ;\r\nF_3 ( V_112 , 0 ) ;\r\nF_3 ( V_113 , 1 ) ;\r\nF_3 ( V_105 , F_1 ( V_105 ) & ( ~ V_106 ) ) ;\r\nF_3 ( V_105 , V_121 ) ;\r\nF_3 ( V_107 , F_1 ( V_107 ) | V_111 ) ;\r\n}\r\nvoid F_54 ( void )\r\n{\r\nint V_31 ;\r\nF_3 ( V_105 , V_106 | V_121 ) ;\r\nF_3 ( V_112 , 0 ) ;\r\nF_3 ( V_113 , 12 ) ;\r\nF_3 ( V_105 , V_121 ) ;\r\nF_3 ( V_114 , V_115 | V_117 ) ;\r\nF_6 ( 10 ) ;\r\nF_3 ( V_114 , V_116 | V_115 | V_117 ) ;\r\nfor ( V_31 = 0 ; V_31 < 3 ; V_31 ++ ) {\r\nF_6 ( 10 ) ;\r\nF_3 ( V_114 , V_116 | V_117 ) ;\r\nF_6 ( 10 ) ;\r\nF_3 ( V_114 , V_115 | V_116 | V_117 ) ;\r\n}\r\nF_6 ( 1500 ) ;\r\nF_3 ( V_105 , V_106 | V_121 ) ;\r\nF_3 ( V_112 , 0 ) ;\r\nF_3 ( V_113 , 1 ) ;\r\nF_3 ( V_105 , V_121 ) ;\r\nF_3 ( V_107 , V_111 ) ;\r\n}\r\nstatic int F_64 ( void )\r\n{\r\nint V_17 ;\r\nF_65 ( & V_8 ) ;\r\nV_17 = F_56 () ;\r\nif ( V_17 < 0 )\r\nreturn V_17 ;\r\nF_49 () ;\r\nF_51 ( L_11 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_66 ( struct V_156 * V_57 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_67 ( struct V_156 * V_57 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int T_9 F_68 ( void )\r\n{\r\nint V_17 ;\r\nV_17 = F_69 ( & V_157 ) ;\r\nif ( V_17 ) {\r\nF_36 ( L_12 ) ;\r\nreturn - V_158 ;\r\n}\r\nV_58 = F_70 ( L_13 , 0 ) ;\r\nif ( ! V_58 ) {\r\nF_36 ( L_14 ) ;\r\nV_17 = - V_159 ;\r\ngoto V_160;\r\n}\r\nV_17 = F_71 ( V_58 ) ;\r\nif ( V_17 ) {\r\nF_36 ( L_15 ) ;\r\nV_17 = - V_158 ;\r\ngoto V_161;\r\n}\r\nV_17 = F_34 () ;\r\nif ( V_17 < 0 )\r\ngoto V_162;\r\nV_17 = F_64 () ;\r\nif ( V_17 ) {\r\nF_37 () ;\r\ngoto V_162;\r\n}\r\nreturn 0 ;\r\nV_162:\r\nF_72 ( V_58 ) ;\r\nV_161:\r\nF_73 ( V_58 ) ;\r\nV_160:\r\nF_74 ( & V_157 ) ;\r\nreturn V_17 ;\r\n}\r\nstatic void T_10 F_75 ( void )\r\n{\r\nF_55 () ;\r\nF_37 () ;\r\nF_61 () ;\r\nF_76 ( V_58 ) ;\r\nF_74 ( & V_157 ) ;\r\nF_51 ( L_16 ) ;\r\n}
