{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 19 10:10:57 2011 " "Info: Processing started: Fri Aug 19 10:10:57 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off snake_vga_test -c snake_vga_test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off snake_vga_test -c snake_vga_test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 register moving_snake:U3\|reg_x1\[9\] register moving_snake:U3\|reg_y6\[9\] 5.998 ns " "Info: Slack time is 5.998 ns for clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" between source register \"moving_snake:U3\|reg_x1\[9\]\" and destination register \"moving_snake:U3\|reg_y6\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "52.63 MHz 19.002 ns " "Info: Fmax is 52.63 MHz (period= 19.002 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.777 ns + Largest register register " "Info: + Largest register to register requirement is 24.777 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.612 ns " "Info: + Latch edge is 22.612 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_module:U0\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Destination clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.388 ns " "Info: - Launch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_module:U0\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Source clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.041 ns + Largest " "Info: + Largest clock skew is 0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.489 ns moving_snake:U3\|reg_y6\[9\] 3 REG LCFF_X24_Y6_N3 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.489 ns; Loc. = LCFF_X24_Y6_N3; Fanout = 5; REG Node = 'moving_snake:U3\|reg_y6\[9\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.76 % ) " "Info: Total cell delay = 0.666 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 73.24 % ) " "Info: Total interconnect delay = 1.823 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 source 2.448 ns - Longest register " "Info: - Longest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to source register is 2.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.666 ns) 2.448 ns moving_snake:U3\|reg_x1\[9\] 3 REG LCFF_X21_Y10_N21 32 " "Info: 3: + IC(0.866 ns) + CELL(0.666 ns) = 2.448 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 32; REG Node = 'moving_snake:U3\|reg_x1\[9\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 27.21 % ) " "Info: Total cell delay = 0.666 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.782 ns ( 72.79 % ) " "Info: Total interconnect delay = 1.782 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_x1[9] {} } { 0.000ns 0.916ns 0.866ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_x1[9] {} } { 0.000ns 0.916ns 0.866ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_x1[9] {} } { 0.000ns 0.916ns 0.866ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.779 ns - Longest register register " "Info: - Longest register to register delay is 18.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns moving_snake:U3\|reg_x1\[9\] 1 REG LCFF_X21_Y10_N21 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 32; REG Node = 'moving_snake:U3\|reg_x1\[9\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.487 ns) 2.422 ns moving_snake:U3\|always6~5 2 COMB LCCOMB_X21_Y11_N28 1 " "Info: 2: + IC(1.935 ns) + CELL(0.487 ns) = 2.422 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 1; COMB Node = 'moving_snake:U3\|always6~5'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { moving_snake:U3|reg_x1[9] moving_snake:U3|always6~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.606 ns) 4.529 ns moving_snake:U3\|always6~6 3 COMB LCCOMB_X18_Y14_N8 2 " "Info: 3: + IC(1.501 ns) + CELL(0.606 ns) = 4.529 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'moving_snake:U3\|always6~6'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { moving_snake:U3|always6~5 moving_snake:U3|always6~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.651 ns) 7.153 ns moving_snake:U3\|always6~183 4 COMB LCCOMB_X14_Y7_N30 1 " "Info: 4: + IC(1.973 ns) + CELL(0.651 ns) = 7.153 ns; Loc. = LCCOMB_X14_Y7_N30; Fanout = 1; COMB Node = 'moving_snake:U3\|always6~183'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { moving_snake:U3|always6~6 moving_snake:U3|always6~183 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.651 ns) 9.420 ns moving_snake:U3\|always6~184 5 COMB LCCOMB_X14_Y12_N10 1 " "Info: 5: + IC(1.616 ns) + CELL(0.651 ns) = 9.420 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 1; COMB Node = 'moving_snake:U3\|always6~184'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { moving_snake:U3|always6~183 moving_snake:U3|always6~184 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.370 ns) 11.592 ns moving_snake:U3\|reg_y0\[3\]~12 6 COMB LCCOMB_X15_Y10_N30 1 " "Info: 6: + IC(1.802 ns) + CELL(0.370 ns) = 11.592 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'moving_snake:U3\|reg_y0\[3\]~12'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { moving_snake:U3|always6~184 moving_snake:U3|reg_y0[3]~12 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.650 ns) 12.870 ns moving_snake:U3\|reg_y0\[3\]~13 7 COMB LCCOMB_X15_Y10_N24 8 " "Info: 7: + IC(0.628 ns) + CELL(0.650 ns) = 12.870 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 8; COMB Node = 'moving_snake:U3\|reg_y0\[3\]~13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.370 ns) 13.639 ns moving_snake:U3\|reg_x5\[3\]~5 8 COMB LCCOMB_X15_Y10_N22 3 " "Info: 8: + IC(0.399 ns) + CELL(0.370 ns) = 13.639 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 3; COMB Node = 'moving_snake:U3\|reg_x5\[3\]~5'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.623 ns) 16.142 ns moving_snake:U3\|reg_y6\[1\]~3 9 COMB LCCOMB_X22_Y7_N14 20 " "Info: 9: + IC(1.880 ns) + CELL(0.623 ns) = 16.142 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 20; COMB Node = 'moving_snake:U3\|reg_y6\[1\]~3'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.855 ns) 18.779 ns moving_snake:U3\|reg_y6\[9\] 10 REG LCFF_X24_Y6_N3 5 " "Info: 10: + IC(1.782 ns) + CELL(0.855 ns) = 18.779 ns; Loc. = LCFF_X24_Y6_N3; Fanout = 5; REG Node = 'moving_snake:U3\|reg_y6\[9\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.263 ns ( 28.03 % ) " "Info: Total cell delay = 5.263 ns ( 28.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.516 ns ( 71.97 % ) " "Info: Total interconnect delay = 13.516 ns ( 71.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.779 ns" { moving_snake:U3|reg_x1[9] moving_snake:U3|always6~5 moving_snake:U3|always6~6 moving_snake:U3|always6~183 moving_snake:U3|always6~184 moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.779 ns" { moving_snake:U3|reg_x1[9] {} moving_snake:U3|always6~5 {} moving_snake:U3|always6~6 {} moving_snake:U3|always6~183 {} moving_snake:U3|always6~184 {} moving_snake:U3|reg_y0[3]~12 {} moving_snake:U3|reg_y0[3]~13 {} moving_snake:U3|reg_x5[3]~5 {} moving_snake:U3|reg_y6[1]~3 {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 1.935ns 1.501ns 1.973ns 1.616ns 1.802ns 0.628ns 0.399ns 1.880ns 1.782ns } { 0.000ns 0.487ns 0.606ns 0.651ns 0.651ns 0.370ns 0.650ns 0.370ns 0.623ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_x1[9] {} } { 0.000ns 0.916ns 0.866ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.779 ns" { moving_snake:U3|reg_x1[9] moving_snake:U3|always6~5 moving_snake:U3|always6~6 moving_snake:U3|always6~183 moving_snake:U3|always6~184 moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.779 ns" { moving_snake:U3|reg_x1[9] {} moving_snake:U3|always6~5 {} moving_snake:U3|always6~6 {} moving_snake:U3|always6~183 {} moving_snake:U3|always6~184 {} moving_snake:U3|reg_y0[3]~12 {} moving_snake:U3|reg_y0[3]~13 {} moving_snake:U3|reg_x5[3]~5 {} moving_snake:U3|reg_y6[1]~3 {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 1.935ns 1.501ns 1.973ns 1.616ns 1.802ns 0.628ns 0.399ns 1.880ns 1.782ns } { 0.000ns 0.487ns 0.606ns 0.651ns 0.651ns 0.370ns 0.650ns 0.370ns 0.623ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 register snake_game_process:U4\|game_current_process.game_over register snake_game_process:U4\|game_current_process.game_over 499 ps " "Info: Minimum slack time is 499 ps for clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" between source register \"snake_game_process:U4\|game_current_process.game_over\" and destination register \"snake_game_process:U4\|game_current_process.game_over\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake_game_process:U4\|game_current_process.game_over 1 REG LCFF_X18_Y4_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns snake_game_process:U4\|Selector2~0 2 COMB LCCOMB_X18_Y4_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y4_N8; Fanout = 1; COMB Node = 'snake_game_process:U4\|Selector2~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { snake_game_process:U4|game_current_process.game_over snake_game_process:U4|Selector2~0 } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns snake_game_process:U4\|game_current_process.game_over 3 REG LCFF_X18_Y4_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { snake_game_process:U4|game_current_process.game_over snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { snake_game_process:U4|game_current_process.game_over {} snake_game_process:U4|Selector2~0 {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.388 ns " "Info: + Latch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_module:U0\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Destination clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.388 ns " "Info: - Launch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_module:U0\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Source clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.485 ns snake_game_process:U4\|game_current_process.game_over 3 REG LCFF_X18_Y4_N9 4 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.485 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.80 % ) " "Info: Total cell delay = 0.666 ns ( 26.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 73.20 % ) " "Info: Total interconnect delay = 1.819 ns ( 73.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 source 2.485 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to source register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.485 ns snake_game_process:U4\|game_current_process.game_over 3 REG LCFF_X18_Y4_N9 4 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.485 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.80 % ) " "Info: Total cell delay = 0.666 ns ( 26.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 73.20 % ) " "Info: Total interconnect delay = 1.819 ns ( 73.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { snake_game_process:U4|game_current_process.game_over snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { snake_game_process:U4|game_current_process.game_over {} snake_game_process:U4|Selector2~0 {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "moving_snake:U3\|reg_y6\[4\] up clk 19.033 ns register " "Info: tsu for register \"moving_snake:U3\|reg_y6\[4\]\" (data pin = \"up\", clock pin = \"clk\") is 19.033 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.174 ns + Longest pin register " "Info: + Longest pin to register delay is 19.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns up 1 PIN PIN_3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 4; PIN Node = 'up'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.055 ns) + CELL(0.589 ns) 8.669 ns moving_snake:U3\|Selector2~0 2 COMB LCCOMB_X9_Y6_N2 4 " "Info: 2: + IC(7.055 ns) + CELL(0.589 ns) = 8.669 ns; Loc. = LCCOMB_X9_Y6_N2; Fanout = 4; COMB Node = 'moving_snake:U3\|Selector2~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { up moving_snake:U3|Selector2~0 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.651 ns) 11.987 ns moving_snake:U3\|reg_y0\[3\]~12 3 COMB LCCOMB_X15_Y10_N30 1 " "Info: 3: + IC(2.667 ns) + CELL(0.651 ns) = 11.987 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'moving_snake:U3\|reg_y0\[3\]~12'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { moving_snake:U3|Selector2~0 moving_snake:U3|reg_y0[3]~12 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.650 ns) 13.265 ns moving_snake:U3\|reg_y0\[3\]~13 4 COMB LCCOMB_X15_Y10_N24 8 " "Info: 4: + IC(0.628 ns) + CELL(0.650 ns) = 13.265 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 8; COMB Node = 'moving_snake:U3\|reg_y0\[3\]~13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.370 ns) 14.034 ns moving_snake:U3\|reg_x5\[3\]~5 5 COMB LCCOMB_X15_Y10_N22 3 " "Info: 5: + IC(0.399 ns) + CELL(0.370 ns) = 14.034 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 3; COMB Node = 'moving_snake:U3\|reg_x5\[3\]~5'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.623 ns) 16.537 ns moving_snake:U3\|reg_y6\[1\]~3 6 COMB LCCOMB_X22_Y7_N14 20 " "Info: 6: + IC(1.880 ns) + CELL(0.623 ns) = 16.537 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 20; COMB Node = 'moving_snake:U3\|reg_y6\[1\]~3'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.855 ns) 19.174 ns moving_snake:U3\|reg_y6\[4\] 7 REG LCFF_X24_Y6_N5 5 " "Info: 7: + IC(1.782 ns) + CELL(0.855 ns) = 19.174 ns; Loc. = LCFF_X24_Y6_N5; Fanout = 5; REG Node = 'moving_snake:U3\|reg_y6\[4\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.763 ns ( 24.84 % ) " "Info: Total cell delay = 4.763 ns ( 24.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.411 ns ( 75.16 % ) " "Info: Total interconnect delay = 14.411 ns ( 75.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.174 ns" { up moving_snake:U3|Selector2~0 moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.174 ns" { up {} up~combout {} moving_snake:U3|Selector2~0 {} moving_snake:U3|reg_y0[3]~12 {} moving_snake:U3|reg_y0[3]~13 {} moving_snake:U3|reg_x5[3]~5 {} moving_snake:U3|reg_y6[1]~3 {} moving_snake:U3|reg_y6[4] {} } { 0.000ns 0.000ns 7.055ns 2.667ns 0.628ns 0.399ns 1.880ns 1.782ns } { 0.000ns 1.025ns 0.589ns 0.651ns 0.650ns 0.370ns 0.623ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_module:U0\|altpll:altpll_component\|_clk0 -2.388 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is -2.388 ns" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 8 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 destination 2.489 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.489 ns moving_snake:U3\|reg_y6\[4\] 3 REG LCFF_X24_Y6_N5 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.489 ns; Loc. = LCFF_X24_Y6_N5; Fanout = 5; REG Node = 'moving_snake:U3\|reg_y6\[4\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.76 % ) " "Info: Total cell delay = 0.666 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 73.24 % ) " "Info: Total interconnect delay = 1.823 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[4] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.174 ns" { up moving_snake:U3|Selector2~0 moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.174 ns" { up {} up~combout {} moving_snake:U3|Selector2~0 {} moving_snake:U3|reg_y0[3]~12 {} moving_snake:U3|reg_y0[3]~13 {} moving_snake:U3|reg_x5[3]~5 {} moving_snake:U3|reg_y6[1]~3 {} moving_snake:U3|reg_y6[4] {} } { 0.000ns 0.000ns 7.055ns 2.667ns 0.628ns 0.399ns 1.880ns 1.782ns } { 0.000ns 1.025ns 0.589ns 0.651ns 0.650ns 0.370ns 0.623ns 0.855ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[4] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Red_Sig ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0 29.271 ns memory " "Info: tco from clock \"clk\" to destination pin \"Red_Sig\" through memory \"ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0\" is 29.271 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_module:U0\|altpll:altpll_component\|_clk0 -2.388 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is -2.388 ns" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 8 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 source 2.606 ns + Longest memory " "Info: + Longest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to source memory is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.835 ns) 2.606 ns ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0 3 MEM M4K_X27_Y1 18 " "Info: 3: + IC(0.855 ns) + CELL(0.835 ns) = 2.606 ns; Loc. = M4K_X27_Y1; Fanout = 18; MEM Node = 'ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tl91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_tl91.tdf" 194 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.835 ns ( 32.04 % ) " "Info: Total cell delay = 0.835 ns ( 32.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 67.96 % ) " "Info: Total interconnect delay = 1.771 ns ( 67.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 {} } { 0.000ns 0.916ns 0.855ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_tl91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_tl91.tdf" 194 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.793 ns + Longest memory pin " "Info: + Longest memory to pin delay is 28.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0 1 MEM M4K_X27_Y1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y1; Fanout = 18; MEM Node = 'ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tl91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_tl91.tdf" 194 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|q_a\[57\] 2 MEM M4K_X27_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = 'ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|q_a\[57\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] } "NODE_NAME" } } { "db/altsyncram_tl91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_tl91.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.650 ns) 5.398 ns ready_vga_control_module:U6\|Mux0~129 3 COMB LCCOMB_X24_Y1_N22 1 " "Info: 3: + IC(0.987 ns) + CELL(0.650 ns) = 5.398 ns; Loc. = LCCOMB_X24_Y1_N22; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~129'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] ready_vga_control_module:U6|Mux0~129 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.624 ns) 6.384 ns ready_vga_control_module:U6\|Mux0~130 4 COMB LCCOMB_X24_Y1_N0 1 " "Info: 4: + IC(0.362 ns) + CELL(0.624 ns) = 6.384 ns; Loc. = LCCOMB_X24_Y1_N0; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~130'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { ready_vga_control_module:U6|Mux0~129 ready_vga_control_module:U6|Mux0~130 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.860 ns) + CELL(0.651 ns) 10.895 ns ready_vga_control_module:U6\|Mux0~133 5 COMB LCCOMB_X10_Y16_N22 1 " "Info: 5: + IC(3.860 ns) + CELL(0.651 ns) = 10.895 ns; Loc. = LCCOMB_X10_Y16_N22; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~133'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.511 ns" { ready_vga_control_module:U6|Mux0~130 ready_vga_control_module:U6|Mux0~133 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.370 ns) 12.709 ns ready_vga_control_module:U6\|Mux0~136 6 COMB LCCOMB_X12_Y17_N8 1 " "Info: 6: + IC(1.444 ns) + CELL(0.370 ns) = 12.709 ns; Loc. = LCCOMB_X12_Y17_N8; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~136'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { ready_vga_control_module:U6|Mux0~133 ready_vga_control_module:U6|Mux0~136 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.623 ns) 13.698 ns ready_vga_control_module:U6\|Mux0~168 7 COMB LCCOMB_X12_Y17_N12 1 " "Info: 7: + IC(0.366 ns) + CELL(0.623 ns) = 13.698 ns; Loc. = LCCOMB_X12_Y17_N12; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~168'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { ready_vga_control_module:U6|Mux0~136 ready_vga_control_module:U6|Mux0~168 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.011 ns) + CELL(0.624 ns) 17.333 ns ready_vga_control_module:U6\|Mux0~169 8 COMB LCCOMB_X26_Y6_N2 1 " "Info: 8: + IC(3.011 ns) + CELL(0.624 ns) = 17.333 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~169'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { ready_vga_control_module:U6|Mux0~168 ready_vga_control_module:U6|Mux0~169 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.651 ns) 20.537 ns vga_select_module:U14\|Mux2~2 9 COMB LCCOMB_X12_Y10_N26 1 " "Info: 9: + IC(2.553 ns) + CELL(0.651 ns) = 20.537 ns; Loc. = LCCOMB_X12_Y10_N26; Fanout = 1; COMB Node = 'vga_select_module:U14\|Mux2~2'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { ready_vga_control_module:U6|Mux0~169 vga_select_module:U14|Mux2~2 } "NODE_NAME" } } { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.479 ns) + CELL(0.624 ns) 23.640 ns vga_select_module:U14\|Mux2~4 10 COMB LCCOMB_X24_Y14_N16 1 " "Info: 10: + IC(2.479 ns) + CELL(0.624 ns) = 23.640 ns; Loc. = LCCOMB_X24_Y14_N16; Fanout = 1; COMB Node = 'vga_select_module:U14\|Mux2~4'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { vga_select_module:U14|Mux2~2 vga_select_module:U14|Mux2~4 } "NODE_NAME" } } { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(3.096 ns) 28.793 ns Red_Sig 11 PIN PIN_142 0 " "Info: 11: + IC(2.057 ns) + CELL(3.096 ns) = 28.793 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'Red_Sig'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.153 ns" { vga_select_module:U14|Mux2~4 Red_Sig } "NODE_NAME" } } { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.674 ns ( 40.54 % ) " "Info: Total cell delay = 11.674 ns ( 40.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.119 ns ( 59.46 % ) " "Info: Total interconnect delay = 17.119 ns ( 59.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.793 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] ready_vga_control_module:U6|Mux0~129 ready_vga_control_module:U6|Mux0~130 ready_vga_control_module:U6|Mux0~133 ready_vga_control_module:U6|Mux0~136 ready_vga_control_module:U6|Mux0~168 ready_vga_control_module:U6|Mux0~169 vga_select_module:U14|Mux2~2 vga_select_module:U14|Mux2~4 Red_Sig } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.793 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 {} ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] {} ready_vga_control_module:U6|Mux0~129 {} ready_vga_control_module:U6|Mux0~130 {} ready_vga_control_module:U6|Mux0~133 {} ready_vga_control_module:U6|Mux0~136 {} ready_vga_control_module:U6|Mux0~168 {} ready_vga_control_module:U6|Mux0~169 {} vga_select_module:U14|Mux2~2 {} vga_select_module:U14|Mux2~4 {} Red_Sig {} } { 0.000ns 0.000ns 0.987ns 0.362ns 3.860ns 1.444ns 0.366ns 3.011ns 2.553ns 2.479ns 2.057ns } { 0.000ns 3.761ns 0.650ns 0.624ns 0.651ns 0.370ns 0.623ns 0.624ns 0.651ns 0.624ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 {} } { 0.000ns 0.916ns 0.855ns } { 0.000ns 0.000ns 0.835ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.793 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] ready_vga_control_module:U6|Mux0~129 ready_vga_control_module:U6|Mux0~130 ready_vga_control_module:U6|Mux0~133 ready_vga_control_module:U6|Mux0~136 ready_vga_control_module:U6|Mux0~168 ready_vga_control_module:U6|Mux0~169 vga_select_module:U14|Mux2~2 vga_select_module:U14|Mux2~4 Red_Sig } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.793 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 {} ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] {} ready_vga_control_module:U6|Mux0~129 {} ready_vga_control_module:U6|Mux0~130 {} ready_vga_control_module:U6|Mux0~133 {} ready_vga_control_module:U6|Mux0~136 {} ready_vga_control_module:U6|Mux0~168 {} ready_vga_control_module:U6|Mux0~169 {} vga_select_module:U14|Mux2~2 {} vga_select_module:U14|Mux2~4 {} Red_Sig {} } { 0.000ns 0.000ns 0.987ns 0.362ns 3.860ns 1.444ns 0.366ns 3.011ns 2.553ns 2.479ns 2.057ns } { 0.000ns 3.761ns 0.650ns 0.624ns 0.651ns 0.370ns 0.623ns 0.624ns 0.651ns 0.624ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "snake_game_process:U4\|game_current_process.game_over enter clk -7.927 ns register " "Info: th for register \"snake_game_process:U4\|game_current_process.game_over\" (data pin = \"enter\", clock pin = \"clk\") is -7.927 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_module:U0\|altpll:altpll_component\|_clk0 -2.388 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is -2.388 ns" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 8 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.485 ns snake_game_process:U4\|game_current_process.game_over 3 REG LCFF_X18_Y4_N9 4 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.485 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.80 % ) " "Info: Total cell delay = 0.666 ns ( 26.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 73.20 % ) " "Info: Total interconnect delay = 1.819 ns ( 73.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.330 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns enter 1 PIN PIN_6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 4; PIN Node = 'enter'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enter } "NODE_NAME" } } { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.011 ns) + CELL(0.206 ns) 8.222 ns snake_game_process:U4\|Selector2~0 2 COMB LCCOMB_X18_Y4_N8 1 " "Info: 2: + IC(7.011 ns) + CELL(0.206 ns) = 8.222 ns; Loc. = LCCOMB_X18_Y4_N8; Fanout = 1; COMB Node = 'snake_game_process:U4\|Selector2~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.217 ns" { enter snake_game_process:U4|Selector2~0 } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.330 ns snake_game_process:U4\|game_current_process.game_over 3 REG LCFF_X18_Y4_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.330 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 15.83 % ) " "Info: Total cell delay = 1.319 ns ( 15.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.011 ns ( 84.17 % ) " "Info: Total interconnect delay = 7.011 ns ( 84.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { enter snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { enter {} enter~combout {} snake_game_process:U4|Selector2~0 {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.000ns 7.011ns 0.000ns } { 0.000ns 1.005ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { enter snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { enter {} enter~combout {} snake_game_process:U4|Selector2~0 {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.000ns 7.011ns 0.000ns } { 0.000ns 1.005ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 19 10:10:59 2011 " "Info: Processing ended: Fri Aug 19 10:10:59 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
