
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: C:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro
OS: Windows 6.2

Hostname: CENTURION

Implementation : rev_1

# Written on Sun May 17 19:50:00 2020

##### DESIGN INFO #######################################################

Top View:                "CPU"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                     Ending                       |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
CPU|clk                      CPU|clk                      |     7.914            |     No paths         |     No paths         |     No paths                         
CPU|clk                      TRI_BUF|F_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
TRI_BUF|F_inferred_clock     CPU|clk                      |     Diff grp         |     No paths         |     No paths         |     No paths                         
TRI_BUF|F_inferred_clock     TRI_BUF|F_inferred_clock     |     5.118            |     No paths         |     No paths         |     No paths                         
=====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:byte_out[0]
p:byte_out[1]
p:byte_out[2]
p:byte_out[3]
p:byte_out[4]
p:byte_out[5]
p:byte_out[6]
p:byte_out[7]
p:debug_control
p:debug_interface_addr[0]
p:debug_interface_addr[1]
p:debug_interface_addr[2]
p:debug_interface_addr[3]
p:debug_interface_addr[4]
p:debug_interface_addr[5]
p:debug_interface_addr[6]
p:debug_interface_addr[7]
p:debug_interface_addr[8]
p:debug_interface_data[0]
p:debug_interface_data[1]
p:debug_interface_data[2]
p:debug_interface_data[3]
p:debug_interface_data[4]
p:debug_interface_data[5]
p:debug_interface_data[6]
p:debug_interface_data[7]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
