git clone --depth 1 --no-tags https://github.com/russeree/SV_SEEDED_RANDOM_RANGE_GEN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48168143
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_slice_dc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52028393
git clone --depth 1 --no-tags https://github.com/pmallya/VLSI_LAB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32773089
git clone --depth 1 --no-tags https://github.com/stps/puzzle-and-dragons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35137956
git clone --depth 1 --no-tags https://github.com/jhorwitz828/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35467763
git clone --depth 1 --no-tags https://github.com/huangniuniu/huangniuniu_paper_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35065805
git clone --depth 1 --no-tags https://github.com/jrpotter/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43499372
git clone --depth 1 --no-tags https://github.com/ion-concepts/DiRT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41814180
git clone --depth 1 --no-tags https://github.com/dovstamler/testbench_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49258053
git clone --depth 1 --no-tags https://github.com/manasks/ece_510_pre_si_val.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33203362
git clone --depth 1 --no-tags https://github.com/neoblizz/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32415374
git clone --depth 1 --no-tags https://github.com/andrsmllr/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35057637
git clone --depth 1 --no-tags https://github.com/zhan1182/AES_Verilog_Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34876135
git clone --depth 1 --no-tags https://github.com/zhan1442/ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56813999
git clone --depth 1 --no-tags https://github.com/kierdavis/k12a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56168403
git clone --depth 1 --no-tags https://github.com/hrl/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52067603
git clone --depth 1 --no-tags https://github.com/johan92/fpga-shared-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55844803
git clone --depth 1 --no-tags https://github.com/gsw73/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43659161
git clone --depth 1 --no-tags https://github.com/karlshi419/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31430136
git clone --depth 1 --no-tags https://github.com/mballance/std_protocol_if.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56798688
git clone --depth 1 --no-tags https://github.com/mvivek16/UVM-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37553565
git clone --depth 1 --no-tags https://github.com/indianabutts/elevator_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41782838
git clone --depth 1 --no-tags https://github.com/pbing/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58799450
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_fll_if.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52354789
git clone --depth 1 --no-tags https://github.com/KennethWilke/shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52997705
git clone --depth 1 --no-tags https://github.com/keikurausu/ECE-385-FPGA-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47481169
git clone --depth 1 --no-tags https://github.com/jkff90/verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45786803
git clone --depth 1 --no-tags https://github.com/bphunter1972/AppendixA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46397571
git clone --depth 1 --no-tags https://github.com/robjustinwagner/WISC-S15.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30330717
git clone --depth 1 --no-tags https://github.com/rishinatah/On-Chip-Interconnection-Network-VHDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31150011
git clone --depth 1 --no-tags https://github.com/mattwhiteside/PseudoLRUCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47851044
git clone --depth 1 --no-tags https://github.com/hassyy/systemverilog-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45804591
git clone --depth 1 --no-tags https://github.com/xixizai/gh01-Graduation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58435983
git clone --depth 1 --no-tags https://github.com/kevinhly01/ECE385-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38401215
git clone --depth 1 --no-tags https://github.com/Hylian/bcrypt_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50543015
git clone --depth 1 --no-tags https://github.com/wallento/mgpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54986170
git clone --depth 1 --no-tags https://github.com/startupit69/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51483404
git clone --depth 1 --no-tags https://github.com/to92me/AXI_verification_env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40077387
git clone --depth 1 --no-tags https://github.com/johan92/fpga-sort-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35721306
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_event_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52028110
git clone --depth 1 --no-tags https://github.com/jfzazo/circular_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52959228
git clone --depth 1 --no-tags https://github.com/muzafferkal/shortreal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42401886
git clone --depth 1 --no-tags https://github.com/kwagyeman/svnet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46389471
git clone --depth 1 --no-tags https://github.com/niletronics/Spring2015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33418629
git clone --depth 1 --no-tags https://github.com/steven008/CSE_141L_Lab3_Pipelined_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35907608
git clone --depth 1 --no-tags https://github.com/clemon/fuzzy-computing-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30279986
git clone --depth 1 --no-tags https://github.com/haymh/5-stages-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31647860
git clone --depth 1 --no-tags https://github.com/ajitpunj/181-lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/29797599
git clone --depth 1 --no-tags https://github.com/JKcompute/ECE411_lc3b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41512935
git clone --depth 1 --no-tags https://github.com/scott7950/systemverilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40188952
git clone --depth 1 --no-tags https://github.com/thanhmaikmt/brazil-ip-uefs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40527403
git clone --depth 1 --no-tags https://github.com/tenthousandfailures/dotstar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39323716
git clone --depth 1 --no-tags https://github.com/sa-akhavani/dld-ca2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49489292
git clone --depth 1 --no-tags https://github.com/cgxy1995/Dual-core-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51685156
git clone --depth 1 --no-tags https://github.com/garlapatirahul/APB_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52479357
git clone --depth 1 --no-tags https://github.com/mballance/sve_templates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56523620
git clone --depth 1 --no-tags https://github.com/rishabv90/Image-Cartoonifier-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57897709
git clone --depth 1 --no-tags https://github.com/henriquegrando/CSEE4840_Game_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55732454
git clone --depth 1 --no-tags https://github.com/gsw73/ffs_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44849131
git clone --depth 1 --no-tags https://github.com/katmtz/NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44069505
git clone --depth 1 --no-tags https://github.com/soofatt/SD_Card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42235409
git clone --depth 1 --no-tags https://github.com/dherna2/Cache_NDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58827014
git clone --depth 1 --no-tags https://github.com/kaiserhaz/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49618229
git clone --depth 1 --no-tags https://github.com/scott7950/sv_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46242706
git clone --depth 1 --no-tags https://github.com/marklin23/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43537699
git clone --depth 1 --no-tags https://github.com/pfj1993/MIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42622812
git clone --depth 1 --no-tags https://github.com/crysisfair/asyn_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42772228
git clone --depth 1 --no-tags https://github.com/JEDelanois/411_Timing_Tut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48192242
git clone --depth 1 --no-tags https://github.com/lewis6991/picoMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30872816
git clone --depth 1 --no-tags https://github.com/geckay/ecc-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34426959
git clone --depth 1 --no-tags https://github.com/wrifier/logger-a-verification-component.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34934317
git clone --depth 1 --no-tags https://github.com/johan92/fpga-multiflow-pkt-gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40780151
git clone --depth 1 --no-tags https://github.com/ericmeyers12/FPGA_Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51045387
git clone --depth 1 --no-tags https://github.com/drdmello/UVM-SBT-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50308359
git clone --depth 1 --no-tags https://github.com/xiaoqiangzhao/jay_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57016421
git clone --depth 1 --no-tags https://github.com/AlphaLambdaMuPi/dclab-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42781925
git clone --depth 1 --no-tags https://github.com/ZHOUJiemin/Async-Fifo-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42115213
git clone --depth 1 --no-tags https://github.com/jfzazo/pcap2hwgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41666314
git clone --depth 1 --no-tags https://github.com/ccheng32/ECE385_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47159464
git clone --depth 1 --no-tags https://github.com/Thomas-Kuhn/551_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47133180
git clone --depth 1 --no-tags https://github.com/afisher92/Slide-Potentiometer-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46434982
git clone --depth 1 --no-tags https://github.com/manasks/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37444377
git clone --depth 1 --no-tags https://github.com/kulkrohit/cashew.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35404413
git clone --depth 1 --no-tags https://github.com/fzaim/CollegeProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38276807
git clone --depth 1 --no-tags https://github.com/Cirrith/ECE_551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54899440
git clone --depth 1 --no-tags https://github.com/minkeys/CS141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/30259115
git clone --depth 1 --no-tags https://github.com/MateusDantas/MipsPipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27687562
git clone --depth 1 --no-tags https://github.com/tyly324/bit-serial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31776692
git clone --depth 1 --no-tags https://github.com/ghraelo/D4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31553945
git clone --depth 1 --no-tags https://github.com/a5teri5m/vivado_dpic_axi4lite_mst.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32188021
git clone --depth 1 --no-tags https://github.com/zoner16/USB-Fall-2015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44884590
git clone --depth 1 --no-tags https://github.com/kkudrolli/FPGA-Typewriter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49480261
git clone --depth 1 --no-tags https://github.com/eeshanl/MorseCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33393073
git clone --depth 1 --no-tags https://github.com/morilab/kataru1506.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37539924
git clone --depth 1 --no-tags https://github.com/mantrarush/Altera-DE-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27890954
git clone --depth 1 --no-tags https://github.com/pwlong/apples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33224347
git clone --depth 1 --no-tags https://github.com/jdcronk/ECE5752.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32490580
git clone --depth 1 --no-tags https://github.com/Harleyzheng/Bomberman_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38518392
git clone --depth 1 --no-tags https://github.com/arnabd88/Interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48148188
git clone --depth 1 --no-tags https://github.com/Hylian/341USB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44760450
