DSCH 2.6c
VERSION 10/08/02 17:08:10
BB(100,1,299,124)
SYM  #or2
BB(125,75,160,95)
TITLE 145 85  #|
MODEL 502
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 0
PIN(125,80,0.000,0.000)a
PIN(125,90,0.000,0.000)b
PIN(160,85,0.090,0.070)s
LIG(125,90,138,90)
LIG(137,92,133,95)
LIG(153,85,160,85)
LIG(152,87,149,91)
LIG(153,85,152,87)
LIG(152,83,153,85)
LIG(149,79,152,83)
LIG(144,76,149,79)
LIG(149,91,144,94)
LIG(144,94,133,95)
LIG(133,75,144,76)
LIG(139,88,137,92)
LIG(133,75,137,78)
LIG(137,78,139,82)
LIG(139,82,140,85)
LIG(140,85,139,88)
LIG(125,80,138,80)
VLG   or or2(s,a,b);
FSYM
SYM  #and2
BB(165,15,200,35)
TITLE 188 26  #&
MODEL 402
PROP                                                                                                                                                                                                            
REC(375,0,0,0,)
VIS 0
PIN(200,30,0.000,0.000)b
PIN(200,20,0.000,0.000)a
PIN(165,25,0.090,0.070)s
LIG(200,30,192,30)
LIG(192,15,192,35)
LIG(172,25,165,25)
LIG(173,27,176,31)
LIG(172,25,173,27)
LIG(173,23,172,25)
LIG(176,19,173,23)
LIG(181,16,176,19)
LIG(176,31,181,34)
LIG(181,34,192,35)
LIG(192,15,181,16)
LIG(200,20,192,20)
VLG   and and2(out,a,b);
FSYM
SYM  #dreg11
BB(160,70,190,95)
TITLE 172 78  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(135,60,0,0,r)
VIS 5
PIN(160,75,0.000,0.000)D
PIN(160,85,0.000,0.000)RST
PIN(175,95,0.000,0.000)H
PIN(190,85,0.120,0.140)Q
PIN(190,75,0.120,0.070)nQ
LIG(160,85,165,85)
LIG(160,75,165,75)
LIG(175,95,175,94)
LIG(175,92,175,92)
LIG(185,85,190,85)
LIG(185,75,190,75)
LIG(185,90,165,90)
LIG(185,70,185,90)
LIG(165,70,185,70)
LIG(165,90,165,70)
LIG(174,90,175,88)
LIG(175,88,176,90)
VLG        module dreg(D,RST,H,Q,nQ);
VLG         input D,RST,H;
VLG         output Q,nQ;
VLG        endmodule
FSYM
SYM  #dreg12
BB(225,70,255,95)
TITLE 237 78  #dreg
MODEL 860
PROP                                                                                                                                                                                                            
REC(200,60,0,0,r)
VIS 5
PIN(225,75,0.000,0.000)D
PIN(225,85,0.000,0.000)RST
PIN(240,95,0.000,0.000)H
PIN(255,85,0.120,0.140)Q
PIN(255,75,0.120,0.070)nQ
LIG(225,85,230,85)
LIG(225,75,230,75)
LIG(240,95,240,94)
LIG(240,92,240,92)
LIG(250,85,255,85)
LIG(250,75,255,75)
LIG(250,90,230,90)
LIG(250,70,250,90)
LIG(230,70,250,70)
LIG(230,90,230,70)
LIG(239,90,240,88)
LIG(240,88,241,90)
VLG        module dreg(D,RST,H,Q,nQ);
VLG         input D,RST,H;
VLG         output Q,nQ;
VLG        endmodule
FSYM
SYM  #button1cc
BB(106,116,115,124)
TITLE 110 120  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(107,117,6,6,r)
VIS 1
PIN(115,120,0.000,0.000)Reset
LIG(114,120,115,120)
LIG(106,124,106,116)
LIG(114,124,106,124)
LIG(114,116,114,124)
LIG(106,116,114,116)
LIG(107,123,107,117)
LIG(113,123,107,123)
LIG(113,117,113,123)
LIG(107,117,113,117)
FSYM
SYM  #light2
BB(293,70,299,84)
TITLE 295 84  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(294,71,4,4,r)
VIS 1
PIN(295,85,0.000,0.000)ClockDiv3
LIG(298,76,298,71)
LIG(298,71,297,70)
LIG(294,71,294,76)
LIG(297,81,297,78)
LIG(296,81,299,81)
LIG(296,83,298,81)
LIG(297,83,299,81)
LIG(293,78,299,78)
LIG(295,78,295,85)
LIG(293,76,293,78)
LIG(299,76,293,76)
LIG(299,78,299,76)
LIG(295,70,294,71)
LIG(297,70,295,70)
FSYM
SYM  #clock1cc
BB(100,102,115,108)
TITLE 105 105  #clock
MODEL 69
PROP   10.000 10.000                                                                                                                                                                                                        
REC(102,103,6,4,r)
VIS 1
PIN(115,105,1.500,0.070)Clock
LIG(110,105,115,105)
LIG(105,103,103,103)
LIG(109,103,107,103)
LIG(110,102,110,108)
LIG(100,108,100,102)
LIG(105,107,105,103)
LIG(107,103,107,107)
LIG(107,107,105,107)
LIG(103,107,101,107)
LIG(103,103,103,107)
LIG(110,108,100,108)
LIG(110,102,100,102)
FSYM
CNC(125 120)
CNC(205 85)
CNC(270 85)
LIG(115,120,125,120)
LIG(200,20,270,20)
LIG(270,85,295,85)
LIG(270,20,270,85)
LIG(115,105,175,105)
LIG(175,105,175,95)
LIG(160,75,150,75)
LIG(150,75,150,65)
LIG(150,65,195,65)
LIG(200,30,205,30)
LIG(125,25,165,25)
LIG(125,80,125,25)
LIG(125,120,225,120)
LIG(125,90,125,120)
LIG(205,85,205,105)
LIG(225,85,225,120)
LIG(205,105,240,105)
LIG(240,105,240,95)
LIG(195,65,195,75)
LIG(195,75,190,75)
LIG(190,85,205,85)
LIG(205,30,205,85)
LIG(255,85,270,85)
LIG(260,75,255,75)
LIG(260,65,260,75)
LIG(215,65,260,65)
LIG(215,75,215,65)
LIG(225,75,215,75)
TEXT 183 1  #Clock divider by 3
FFIG C:\Dsch2\Book on CMOS\ClockDiv3.sch
