# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 7\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:13+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: fr_FR\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUUsage.rst:3
msgid "User Guide for AMDGPU Backend"
msgstr ""

#: ../../../AMDGPUUsage.rst:9
msgid "Introduction"
msgstr ""

#: ../../../AMDGPUUsage.rst:11
msgid ""
"The AMDGPU backend provides ISA code generation for AMD GPUs, starting with "
"the R600 family up until the current GCN families. It lives in the ``lib/"
"Target/AMDGPU`` directory."
msgstr ""

#: ../../../AMDGPUUsage.rst:16
msgid "LLVM"
msgstr ""

#: ../../../AMDGPUUsage.rst:21
msgid "Target Triples"
msgstr ""

#: ../../../AMDGPUUsage.rst:23
msgid ""
"Use the ``clang -target <Architecture>-<Vendor>-<OS>-<Environment>`` option "
"to specify the target triple:"
msgstr ""

#: ../../../AMDGPUUsage.rst:26
msgid "AMDGPU Architectures"
msgstr ""

#: ../../../AMDGPUUsage.rst:30
msgid "Architecture"
msgstr ""

#: ../../../AMDGPUUsage.rst:30 ../../../AMDGPUUsage.rst:40
#: ../../../AMDGPUUsage.rst:50 ../../../AMDGPUUsage.rst:65
#: ../../../AMDGPUUsage.rst:245 ../../../AMDGPUUsage.rst:313
#: ../../../AMDGPUUsage.rst:388 ../../../AMDGPUUsage.rst:527
#: ../../../AMDGPUUsage.rst:677 ../../../AMDGPUUsage.rst:713
#: ../../../AMDGPUUsage.rst:903 ../../../AMDGPUUsage.rst:1023
#: ../../../AMDGPUUsage.rst:1067 ../../../AMDGPUUsage.rst:1104
#: ../../../AMDGPUUsage.rst:1145 ../../../AMDGPUUsage.rst:1343
#: ../../../AMDGPUUsage.rst:1611 ../../../AMDGPUUsage.rst:1684
#: ../../../AMDGPUUsage.rst:1914 ../../../AMDGPUUsage.rst:2067
#: ../../../AMDGPUUsage.rst:2081 ../../../AMDGPUUsage.rst:2096
#: ../../../AMDGPUUsage.rst:2137 ../../../AMDGPUUsage.rst:2340
#: ../../../AMDGPUUsage.rst:3845 ../../../AMDGPUUsage.rst:3918
#: ../../../AMDGPUUsage.rst:3937 ../../../AMDGPUUsage.rst:3982
#: ../../../AMDGPUUsage.rst:4022 ../../../AMDGPUUsage.rst:4050
#: ../../../AMDGPUUsage.rst:4482
msgid "Description"
msgstr "Description"

#: ../../../AMDGPUUsage.rst:32 ../../../AMDGPUUsage.rst:89
#: ../../../AMDGPUUsage.rst:90 ../../../AMDGPUUsage.rst:91
#: ../../../AMDGPUUsage.rst:92 ../../../AMDGPUUsage.rst:95
#: ../../../AMDGPUUsage.rst:96 ../../../AMDGPUUsage.rst:97
#: ../../../AMDGPUUsage.rst:100 ../../../AMDGPUUsage.rst:101
#: ../../../AMDGPUUsage.rst:102 ../../../AMDGPUUsage.rst:103
#: ../../../AMDGPUUsage.rst:104 ../../../AMDGPUUsage.rst:107
#: ../../../AMDGPUUsage.rst:108 ../../../AMDGPUUsage.rst:109
#: ../../../AMDGPUUsage.rst:110 ../../../AMDGPUUsage.rst:557
msgid "``r600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:32
msgid "AMD GPUs HD2XXX-HD6XXX for graphics and compute shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:33 ../../../AMDGPUUsage.rst:113
#: ../../../AMDGPUUsage.rst:114 ../../../AMDGPUUsage.rst:120
#: ../../../AMDGPUUsage.rst:130 ../../../AMDGPUUsage.rst:134
#: ../../../AMDGPUUsage.rst:138 ../../../AMDGPUUsage.rst:147
#: ../../../AMDGPUUsage.rst:153 ../../../AMDGPUUsage.rst:159
#: ../../../AMDGPUUsage.rst:162 ../../../AMDGPUUsage.rst:168
#: ../../../AMDGPUUsage.rst:171 ../../../AMDGPUUsage.rst:179
#: ../../../AMDGPUUsage.rst:185 ../../../AMDGPUUsage.rst:188
#: ../../../AMDGPUUsage.rst:190 ../../../AMDGPUUsage.rst:194
#: ../../../AMDGPUUsage.rst:201 ../../../AMDGPUUsage.rst:203
#: ../../../AMDGPUUsage.rst:208
msgid "``amdgcn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:33
msgid "AMD GPUs GCN GFX6 onwards for graphics and compute shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:36
msgid "AMDGPU Vendors"
msgstr ""

#: ../../../AMDGPUUsage.rst:40
msgid "Vendor"
msgstr ""

#: ../../../AMDGPUUsage.rst:42
msgid "``amd``"
msgstr ""

#: ../../../AMDGPUUsage.rst:42
msgid "Can be used for all AMD GPU usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:43 ../../../AMDGPUUsage.rst:57
msgid "``mesa3d``"
msgstr ""

#: ../../../AMDGPUUsage.rst:43
msgid "Can be used if the OS is ``mesa3d``."
msgstr ""

#: ../../../AMDGPUUsage.rst:46
msgid "AMDGPU Operating Systems"
msgstr ""

#: ../../../AMDGPUUsage.rst:50
msgid "OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:52 ../../../AMDGPUUsage.rst:67
msgid "*<empty>*"
msgstr ""

#: ../../../AMDGPUUsage.rst:52
msgid "Defaults to the *unknown* OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:53
msgid "``amdhsa``"
msgstr ""

#: ../../../AMDGPUUsage.rst:53
msgid ""
"Compute kernels executed on HSA [HSA]_ compatible runtimes such as AMD's "
"ROCm [AMD-ROCm]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:55
msgid "``amdpal``"
msgstr ""

#: ../../../AMDGPUUsage.rst:55
msgid "Graphic shaders and compute kernels executed on AMD PAL runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:57
msgid "Graphic shaders and compute kernels executed on Mesa 3D runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:61
msgid "AMDGPU Environments"
msgstr ""

#: ../../../AMDGPUUsage.rst:65
msgid "Environment"
msgstr ""

#: ../../../AMDGPUUsage.rst:67
msgid "Default."
msgstr ""

#: ../../../AMDGPUUsage.rst:73
msgid "Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:75
msgid ""
"Use the ``clang -mcpu <Processor>`` option to specify the AMD GPU processor. "
"The names from both the *Processor* and *Alternative Processor* can be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:78
msgid "AMDGPU Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:82
msgid "Processor"
msgstr ""

#: ../../../AMDGPUUsage.rst:82
msgid "Alternative Processor"
msgstr ""

#: ../../../AMDGPUUsage.rst:82
msgid "Target Triple Architecture"
msgstr ""

#: ../../../AMDGPUUsage.rst:82
msgid "dGPU/ APU"
msgstr ""

#: ../../../AMDGPUUsage.rst:82
msgid "Target Features Supported [Default]"
msgstr ""

#: ../../../AMDGPUUsage.rst:82
msgid "ROCm Support"
msgstr ""

#: ../../../AMDGPUUsage.rst:82
msgid "Example Products"
msgstr ""

#: ../../../AMDGPUUsage.rst:87
msgid "**Radeon HD 2000/3000 Series (R600)** [AMD-RADEON-HD-2000-3000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:89 ../../../AMDGPUUsage.rst:90
#: ../../../AMDGPUUsage.rst:91 ../../../AMDGPUUsage.rst:92
#: ../../../AMDGPUUsage.rst:95 ../../../AMDGPUUsage.rst:96
#: ../../../AMDGPUUsage.rst:97 ../../../AMDGPUUsage.rst:100
#: ../../../AMDGPUUsage.rst:101 ../../../AMDGPUUsage.rst:102
#: ../../../AMDGPUUsage.rst:103 ../../../AMDGPUUsage.rst:104
#: ../../../AMDGPUUsage.rst:107 ../../../AMDGPUUsage.rst:108
#: ../../../AMDGPUUsage.rst:109 ../../../AMDGPUUsage.rst:110
#: ../../../AMDGPUUsage.rst:113 ../../../AMDGPUUsage.rst:114
#: ../../../AMDGPUUsage.rst:130 ../../../AMDGPUUsage.rst:134
#: ../../../AMDGPUUsage.rst:147 ../../../AMDGPUUsage.rst:171
#: ../../../AMDGPUUsage.rst:179 ../../../AMDGPUUsage.rst:185
#: ../../../AMDGPUUsage.rst:188 ../../../AMDGPUUsage.rst:194
#: ../../../AMDGPUUsage.rst:203 ../../../AMDGPUUsage.rst:208
msgid "dGPU"
msgstr ""

#: ../../../AMDGPUUsage.rst:90 ../../../AMDGPUUsage.rst:558
msgid "``r630``"
msgstr ""

#: ../../../AMDGPUUsage.rst:91 ../../../AMDGPUUsage.rst:559
msgid "``rs880``"
msgstr ""

#: ../../../AMDGPUUsage.rst:92 ../../../AMDGPUUsage.rst:560
msgid "``rv670``"
msgstr ""

#: ../../../AMDGPUUsage.rst:93
msgid "**Radeon HD 4000 Series (R700)** [AMD-RADEON-HD-4000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:95 ../../../AMDGPUUsage.rst:561
msgid "``rv710``"
msgstr ""

#: ../../../AMDGPUUsage.rst:96 ../../../AMDGPUUsage.rst:562
msgid "``rv730``"
msgstr ""

#: ../../../AMDGPUUsage.rst:97 ../../../AMDGPUUsage.rst:563
msgid "``rv770``"
msgstr ""

#: ../../../AMDGPUUsage.rst:98
msgid "**Radeon HD 5000 Series (Evergreen)** [AMD-RADEON-HD-5000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:100 ../../../AMDGPUUsage.rst:564
msgid "``cedar``"
msgstr ""

#: ../../../AMDGPUUsage.rst:101 ../../../AMDGPUUsage.rst:565
msgid "``cypress``"
msgstr ""

#: ../../../AMDGPUUsage.rst:102 ../../../AMDGPUUsage.rst:566
msgid "``juniper``"
msgstr ""

#: ../../../AMDGPUUsage.rst:103 ../../../AMDGPUUsage.rst:567
msgid "``redwood``"
msgstr ""

#: ../../../AMDGPUUsage.rst:104 ../../../AMDGPUUsage.rst:568
msgid "``sumo``"
msgstr ""

#: ../../../AMDGPUUsage.rst:105
msgid "**Radeon HD 6000 Series (Northern Islands)** [AMD-RADEON-HD-6000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:107 ../../../AMDGPUUsage.rst:569
msgid "``barts``"
msgstr ""

#: ../../../AMDGPUUsage.rst:108 ../../../AMDGPUUsage.rst:570
msgid "``caicos``"
msgstr ""

#: ../../../AMDGPUUsage.rst:109 ../../../AMDGPUUsage.rst:571
msgid "``cayman``"
msgstr ""

#: ../../../AMDGPUUsage.rst:110 ../../../AMDGPUUsage.rst:572
msgid "``turks``"
msgstr ""

#: ../../../AMDGPUUsage.rst:111
msgid "**GCN GFX6 (Southern Islands (SI))** [AMD-GCN-GFX6]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:113 ../../../AMDGPUUsage.rst:575
msgid "``gfx600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:113
msgid "``tahiti``"
msgstr ""

#: ../../../AMDGPUUsage.rst:114 ../../../AMDGPUUsage.rst:576
msgid "``gfx601``"
msgstr ""

#: ../../../AMDGPUUsage.rst:114
msgid "``hainan``"
msgstr ""

#: ../../../AMDGPUUsage.rst:115
msgid "``oland``"
msgstr ""

#: ../../../AMDGPUUsage.rst:116
msgid "``pitcairn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:117
msgid "``verde``"
msgstr ""

#: ../../../AMDGPUUsage.rst:118
msgid "**GCN GFX7 (Sea Islands (CI))** [AMD-GCN-GFX7]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:120 ../../../AMDGPUUsage.rst:577
msgid "``gfx700``"
msgstr ""

#: ../../../AMDGPUUsage.rst:120
msgid "``kaveri``"
msgstr ""

#: ../../../AMDGPUUsage.rst:120 ../../../AMDGPUUsage.rst:138
#: ../../../AMDGPUUsage.rst:153 ../../../AMDGPUUsage.rst:159
#: ../../../AMDGPUUsage.rst:162 ../../../AMDGPUUsage.rst:168
#: ../../../AMDGPUUsage.rst:190 ../../../AMDGPUUsage.rst:201
msgid "APU"
msgstr ""

#: ../../../AMDGPUUsage.rst:120
msgid "A6-7000"
msgstr ""

#: ../../../AMDGPUUsage.rst:121
msgid "A6 Pro-7050B"
msgstr ""

#: ../../../AMDGPUUsage.rst:122
msgid "A8-7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:123
msgid "A8 Pro-7150B"
msgstr ""

#: ../../../AMDGPUUsage.rst:124
msgid "A10-7300"
msgstr ""

#: ../../../AMDGPUUsage.rst:125
msgid "A10 Pro-7350B"
msgstr ""

#: ../../../AMDGPUUsage.rst:126
msgid "FX-7500"
msgstr ""

#: ../../../AMDGPUUsage.rst:127
msgid "A8-7200P"
msgstr ""

#: ../../../AMDGPUUsage.rst:128
msgid "A10-7400P"
msgstr ""

#: ../../../AMDGPUUsage.rst:129
msgid "FX-7600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:130 ../../../AMDGPUUsage.rst:578
msgid "``gfx701``"
msgstr ""

#: ../../../AMDGPUUsage.rst:130
msgid "``hawaii``"
msgstr ""

#: ../../../AMDGPUUsage.rst:130 ../../../AMDGPUUsage.rst:134
#: ../../../AMDGPUUsage.rst:159 ../../../AMDGPUUsage.rst:171
#: ../../../AMDGPUUsage.rst:179 ../../../AMDGPUUsage.rst:185
#: ../../../AMDGPUUsage.rst:188 ../../../AMDGPUUsage.rst:194
msgid "ROCm"
msgstr ""

#: ../../../AMDGPUUsage.rst:130
msgid "FirePro W8100"
msgstr ""

#: ../../../AMDGPUUsage.rst:131
msgid "FirePro W9100"
msgstr ""

#: ../../../AMDGPUUsage.rst:132
msgid "FirePro S9150"
msgstr ""

#: ../../../AMDGPUUsage.rst:133
msgid "FirePro S9170"
msgstr ""

#: ../../../AMDGPUUsage.rst:134 ../../../AMDGPUUsage.rst:579
msgid "``gfx702``"
msgstr ""

#: ../../../AMDGPUUsage.rst:134
msgid "Radeon R9 290"
msgstr ""

#: ../../../AMDGPUUsage.rst:135
msgid "Radeon R9 290x"
msgstr ""

#: ../../../AMDGPUUsage.rst:136
msgid "Radeon R390"
msgstr ""

#: ../../../AMDGPUUsage.rst:137
msgid "Radeon R390x"
msgstr ""

#: ../../../AMDGPUUsage.rst:138 ../../../AMDGPUUsage.rst:580
msgid "``gfx703``"
msgstr ""

#: ../../../AMDGPUUsage.rst:138
msgid "``kabini``"
msgstr ""

#: ../../../AMDGPUUsage.rst:139
msgid "``mullins``"
msgstr ""

#: ../../../AMDGPUUsage.rst:138
msgid "E1-2100"
msgstr ""

#: ../../../AMDGPUUsage.rst:139
msgid "E1-2200"
msgstr ""

#: ../../../AMDGPUUsage.rst:140
msgid "E1-2500"
msgstr ""

#: ../../../AMDGPUUsage.rst:141
msgid "E2-3000"
msgstr ""

#: ../../../AMDGPUUsage.rst:142
msgid "E2-3800"
msgstr ""

#: ../../../AMDGPUUsage.rst:143
msgid "A4-5000"
msgstr ""

#: ../../../AMDGPUUsage.rst:144
msgid "A4-5100"
msgstr ""

#: ../../../AMDGPUUsage.rst:145
msgid "A6-5200"
msgstr ""

#: ../../../AMDGPUUsage.rst:146
msgid "A4 Pro-3340B"
msgstr ""

#: ../../../AMDGPUUsage.rst:147 ../../../AMDGPUUsage.rst:581
msgid "``gfx704``"
msgstr ""

#: ../../../AMDGPUUsage.rst:147
msgid "``bonaire``"
msgstr ""

#: ../../../AMDGPUUsage.rst:147
msgid "Radeon HD 7790"
msgstr ""

#: ../../../AMDGPUUsage.rst:148
msgid "Radeon HD 8770"
msgstr ""

#: ../../../AMDGPUUsage.rst:149
msgid "R7 260"
msgstr ""

#: ../../../AMDGPUUsage.rst:150
msgid "R7 260X"
msgstr ""

#: ../../../AMDGPUUsage.rst:151
msgid "**GCN GFX8 (Volcanic Islands (VI))** [AMD-GCN-GFX8]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:153 ../../../AMDGPUUsage.rst:583
msgid "``gfx801``"
msgstr ""

#: ../../../AMDGPUUsage.rst:153
msgid "``carrizo``"
msgstr ""

#: ../../../AMDGPUUsage.rst:153 ../../../AMDGPUUsage.rst:159
#: ../../../AMDGPUUsage.rst:162 ../../../AMDGPUUsage.rst:168
#: ../../../AMDGPUUsage.rst:190 ../../../AMDGPUUsage.rst:201
msgid "xnack [on]"
msgstr ""

#: ../../../AMDGPUUsage.rst:153
msgid "A6-8500P"
msgstr ""

#: ../../../AMDGPUUsage.rst:154
msgid "Pro A6-8500B"
msgstr ""

#: ../../../AMDGPUUsage.rst:155
msgid "A8-8600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:156
msgid "Pro A8-8600B"
msgstr ""

#: ../../../AMDGPUUsage.rst:157
msgid "FX-8800P"
msgstr ""

#: ../../../AMDGPUUsage.rst:158
msgid "Pro A12-8800B"
msgstr ""

#: ../../../AMDGPUUsage.rst:159 ../../../AMDGPUUsage.rst:162
#: ../../../AMDGPUUsage.rst:168 ../../../AMDGPUUsage.rst:185
#: ../../../AMDGPUUsage.rst:188
msgid "\\"
msgstr ""

#: ../../../AMDGPUUsage.rst:159
msgid "A10-8700P"
msgstr ""

#: ../../../AMDGPUUsage.rst:160
msgid "Pro A10-8700B"
msgstr ""

#: ../../../AMDGPUUsage.rst:161
msgid "A10-8780P"
msgstr ""

#: ../../../AMDGPUUsage.rst:162
msgid "A10-9600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:163
msgid "A10-9630P"
msgstr ""

#: ../../../AMDGPUUsage.rst:164
msgid "A12-9700P"
msgstr ""

#: ../../../AMDGPUUsage.rst:165
msgid "A12-9730P"
msgstr ""

#: ../../../AMDGPUUsage.rst:166
msgid "FX-9800P"
msgstr ""

#: ../../../AMDGPUUsage.rst:167
msgid "FX-9830P"
msgstr ""

#: ../../../AMDGPUUsage.rst:168
msgid "E2-9010"
msgstr ""

#: ../../../AMDGPUUsage.rst:169
msgid "A6-9210"
msgstr ""

#: ../../../AMDGPUUsage.rst:170
msgid "A9-9410"
msgstr ""

#: ../../../AMDGPUUsage.rst:171 ../../../AMDGPUUsage.rst:584
msgid "``gfx802``"
msgstr ""

#: ../../../AMDGPUUsage.rst:171
msgid "``iceland``"
msgstr ""

#: ../../../AMDGPUUsage.rst:172
msgid "``tonga``"
msgstr ""

#: ../../../AMDGPUUsage.rst:171 ../../../AMDGPUUsage.rst:179
#: ../../../AMDGPUUsage.rst:185 ../../../AMDGPUUsage.rst:188
#: ../../../AMDGPUUsage.rst:194 ../../../AMDGPUUsage.rst:203
#: ../../../AMDGPUUsage.rst:208
msgid "xnack [off]"
msgstr ""

#: ../../../AMDGPUUsage.rst:171
msgid "FirePro S7150"
msgstr ""

#: ../../../AMDGPUUsage.rst:172
msgid "FirePro S7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:173
msgid "FirePro W7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:174
msgid "Radeon R285"
msgstr ""

#: ../../../AMDGPUUsage.rst:175
msgid "Radeon R9 380"
msgstr ""

#: ../../../AMDGPUUsage.rst:176
msgid "Radeon R9 385"
msgstr ""

#: ../../../AMDGPUUsage.rst:177
msgid "Mobile FirePro M7170"
msgstr ""

#: ../../../AMDGPUUsage.rst:179 ../../../AMDGPUUsage.rst:585
msgid "``gfx803``"
msgstr ""

#: ../../../AMDGPUUsage.rst:179
msgid "``fiji``"
msgstr ""

#: ../../../AMDGPUUsage.rst:179
msgid "Radeon R9 Nano"
msgstr ""

#: ../../../AMDGPUUsage.rst:180
msgid "Radeon R9 Fury"
msgstr ""

#: ../../../AMDGPUUsage.rst:181
msgid "Radeon R9 FuryX"
msgstr ""

#: ../../../AMDGPUUsage.rst:182
msgid "Radeon Pro Duo"
msgstr ""

#: ../../../AMDGPUUsage.rst:183
msgid "FirePro S9300x2"
msgstr ""

#: ../../../AMDGPUUsage.rst:184
msgid "Radeon Instinct MI8"
msgstr ""

#: ../../../AMDGPUUsage.rst:185
msgid "``polaris10``"
msgstr ""

#: ../../../AMDGPUUsage.rst:185
msgid "Radeon RX 470"
msgstr ""

#: ../../../AMDGPUUsage.rst:186
msgid "Radeon RX 480"
msgstr ""

#: ../../../AMDGPUUsage.rst:187
msgid "Radeon Instinct MI6"
msgstr ""

#: ../../../AMDGPUUsage.rst:188
msgid "``polaris11``"
msgstr ""

#: ../../../AMDGPUUsage.rst:188
msgid "Radeon RX 460"
msgstr ""

#: ../../../AMDGPUUsage.rst:190 ../../../AMDGPUUsage.rst:586
msgid "``gfx810``"
msgstr ""

#: ../../../AMDGPUUsage.rst:190
msgid "``stoney``"
msgstr ""

#: ../../../AMDGPUUsage.rst:192
msgid "**GCN GFX9** [AMD-GCN-GFX9]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:194 ../../../AMDGPUUsage.rst:587
msgid "``gfx900``"
msgstr ""

#: ../../../AMDGPUUsage.rst:194
msgid "Radeon Vega Frontier Edition"
msgstr ""

#: ../../../AMDGPUUsage.rst:196
msgid "Radeon RX Vega 56"
msgstr ""

#: ../../../AMDGPUUsage.rst:197
msgid "Radeon RX Vega 64"
msgstr ""

#: ../../../AMDGPUUsage.rst:198
msgid "Radeon RX Vega 64 Liquid"
msgstr ""

#: ../../../AMDGPUUsage.rst:200
msgid "Radeon Instinct MI25"
msgstr ""

#: ../../../AMDGPUUsage.rst:201 ../../../AMDGPUUsage.rst:588
msgid "``gfx902``"
msgstr ""

#: ../../../AMDGPUUsage.rst:201
msgid "Ryzen 3 2200G"
msgstr ""

#: ../../../AMDGPUUsage.rst:202
msgid "Ryzen 5 2400G"
msgstr ""

#: ../../../AMDGPUUsage.rst:203 ../../../AMDGPUUsage.rst:589
msgid "``gfx904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:203 ../../../AMDGPUUsage.rst:208
msgid "*TBA*"
msgstr ""

#: ../../../AMDGPUUsage.rst:208 ../../../AMDGPUUsage.rst:590
msgid "``gfx906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:218
msgid "Target Features"
msgstr ""

#: ../../../AMDGPUUsage.rst:220
msgid ""
"Target features control how code is generated to support certain processor "
"specific features. Not all target features are supported by all processors. "
"The runtime must ensure that the features supported by the device used to "
"execute the code match the features enabled when generating the code. A "
"mismatch of features may result in incorrect execution, or a reduction in "
"performance."
msgstr ""

#: ../../../AMDGPUUsage.rst:227
msgid ""
"The target features supported by each processor, and the default value used "
"if not specified explicitly, is listed in :ref:`amdgpu-processor-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:231
msgid ""
"Use the ``clang -m[no-]<TargetFeature>`` option to specify the AMD GPU "
"target features."
msgstr ""

#: ../../../AMDGPUUsage.rst:234 ../../../AMDGPUUsage.rst:892
#: ../../../AMDGPUUsage.rst:983
msgid "For example:"
msgstr ""

#: ../../../AMDGPUUsage.rst:236
msgid "``-mxnack``"
msgstr ""

#: ../../../AMDGPUUsage.rst:237
msgid "Enable the ``xnack`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:261
msgid "``-mno-xnack``"
msgstr ""

#: ../../../AMDGPUUsage.rst:239
msgid "Disable the ``xnack`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:241
msgid "AMDGPU Target Features"
msgstr ""

#: ../../../AMDGPUUsage.rst:245
msgid "Target Feature"
msgstr ""

#: ../../../AMDGPUUsage.rst:247
msgid "-m[no-]xnack"
msgstr ""

#: ../../../AMDGPUUsage.rst:247
msgid ""
"Enable/disable generating code that has memory clauses that are compatible "
"with having XNACK replay enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:251
msgid ""
"This is used for demand paging and page migration. If XNACK replay is "
"enabled in the device, then if a page fault occurs the code may execute "
"incorrectly if the ``xnack`` feature is not enabled. Executing code that has "
"the feature enabled on a device that does not have XNACK replay enabled will "
"execute correctly, but may be less performant than code with the feature "
"disabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:266
msgid "Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:268
msgid "The AMDGPU backend uses the following address space mappings."
msgstr ""

#: ../../../AMDGPUUsage.rst:270
msgid ""
"The memory space names used in the table, aside from the region memory "
"space, is from the OpenCL standard."
msgstr ""

#: ../../../AMDGPUUsage.rst:273
msgid ""
"LLVM Address Space number is used throughout LLVM (for example, in LLVM IR)."
msgstr ""

#: ../../../AMDGPUUsage.rst:275 ../../../AMDGPUUsage.rst:837
msgid "Address Space Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:279
msgid "LLVM Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:279 ../../../AMDGPUUsage.rst:845
msgid "Memory Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:281 ../../../AMDGPUUsage.rst:438
#: ../../../AMDGPUUsage.rst:451 ../../../AMDGPUUsage.rst:456
#: ../../../AMDGPUUsage.rst:457 ../../../AMDGPUUsage.rst:801
#: ../../../AMDGPUUsage.rst:1916 ../../../AMDGPUUsage.rst:2069
#: ../../../AMDGPUUsage.rst:2083 ../../../AMDGPUUsage.rst:2098
#: ../../../AMDGPUUsage.rst:3920 ../../../AMDGPUUsage.rst:3939
#: ../../../AMDGPUUsage.rst:4484 ../../../AMDGPUUsage.rst:4486
#: ../../../AMDGPUUsage.rst:4488 ../../../AMDGPUUsage.rst:4490
#: ../../../AMDGPUUsage.rst:4492 ../../../AMDGPUUsage.rst:4494
#: ../../../AMDGPUUsage.rst:4496 ../../../AMDGPUUsage.rst:4498
#: ../../../AMDGPUUsage.rst:4500 ../../../AMDGPUUsage.rst:4502
#: ../../../AMDGPUUsage.rst:4506 ../../../AMDGPUUsage.rst:4508
#: ../../../AMDGPUUsage.rst:4510 ../../../AMDGPUUsage.rst:4512
#: ../../../AMDGPUUsage.rst:4533 ../../../AMDGPUUsage.rst:4537
#: ../../../AMDGPUUsage.rst:4541 ../../../AMDGPUUsage.rst:4553
#: ../../../AMDGPUUsage.rst:4555 ../../../AMDGPUUsage.rst:4557
#: ../../../AMDGPUUsage.rst:4559 ../../../AMDGPUUsage.rst:4561
#: ../../../AMDGPUUsage.rst:4563 ../../../AMDGPUUsage.rst:4565
#: ../../../AMDGPUUsage.rst:4567
msgid "0"
msgstr ""

#: ../../../AMDGPUUsage.rst:281 ../../../AMDGPUUsage.rst:851
msgid "Generic (Flat)"
msgstr ""

#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:455
#: ../../../AMDGPUUsage.rst:802 ../../../AMDGPUUsage.rst:847
#: ../../../AMDGPUUsage.rst:2070 ../../../AMDGPUUsage.rst:2085
#: ../../../AMDGPUUsage.rst:2100 ../../../AMDGPUUsage.rst:2249
#: ../../../AMDGPUUsage.rst:2271 ../../../AMDGPUUsage.rst:2279
#: ../../../AMDGPUUsage.rst:2290 ../../../AMDGPUUsage.rst:2301
#: ../../../AMDGPUUsage.rst:2304 ../../../AMDGPUUsage.rst:2307
#: ../../../AMDGPUUsage.rst:2310 ../../../AMDGPUUsage.rst:2313
#: ../../../AMDGPUUsage.rst:2344 ../../../AMDGPUUsage.rst:2347
#: ../../../AMDGPUUsage.rst:2350 ../../../AMDGPUUsage.rst:3921
#: ../../../AMDGPUUsage.rst:4053 ../../../AMDGPUUsage.rst:4504
#: ../../../AMDGPUUsage.rst:4522 ../../../AMDGPUUsage.rst:4525
#: ../../../AMDGPUUsage.rst:4549 ../../../AMDGPUUsage.rst:4551
msgid "1"
msgstr ""

#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:849
#: ../../../AMDGPUUsage.rst:1501
msgid "Global"
msgstr ""

#: ../../../AMDGPUUsage.rst:283 ../../../AMDGPUUsage.rst:804
#: ../../../AMDGPUUsage.rst:848 ../../../AMDGPUUsage.rst:2071
#: ../../../AMDGPUUsage.rst:2086 ../../../AMDGPUUsage.rst:2102
#: ../../../AMDGPUUsage.rst:2149 ../../../AMDGPUUsage.rst:2152
#: ../../../AMDGPUUsage.rst:2156 ../../../AMDGPUUsage.rst:2165
#: ../../../AMDGPUUsage.rst:2168 ../../../AMDGPUUsage.rst:4054
msgid "2"
msgstr ""

#: ../../../AMDGPUUsage.rst:283 ../../../AMDGPUUsage.rst:852
msgid "Region (GDS)"
msgstr ""

#: ../../../AMDGPUUsage.rst:284 ../../../AMDGPUUsage.rst:806
#: ../../../AMDGPUUsage.rst:2072 ../../../AMDGPUUsage.rst:2087
#: ../../../AMDGPUUsage.rst:2104 ../../../AMDGPUUsage.rst:4055
#: ../../../AMDGPUUsage.rst:4545
msgid "3"
msgstr ""

#: ../../../AMDGPUUsage.rst:284 ../../../AMDGPUUsage.rst:848
msgid "Local (group/LDS)"
msgstr ""

#: ../../../AMDGPUUsage.rst:285 ../../../AMDGPUUsage.rst:808
#: ../../../AMDGPUUsage.rst:2141 ../../../AMDGPUUsage.rst:4056
msgid "4"
msgstr ""

#: ../../../AMDGPUUsage.rst:285 ../../../AMDGPUUsage.rst:850
#: ../../../AMDGPUUsage.rst:1502
msgid "Constant"
msgstr ""

#: ../../../AMDGPUUsage.rst:286 ../../../AMDGPUUsage.rst:809
#: ../../../AMDGPUUsage.rst:4057
msgid "5"
msgstr ""

#: ../../../AMDGPUUsage.rst:286 ../../../AMDGPUUsage.rst:847
msgid "Private (Scratch)"
msgstr ""

#: ../../../AMDGPUUsage.rst:287 ../../../AMDGPUUsage.rst:810
#: ../../../AMDGPUUsage.rst:1931 ../../../AMDGPUUsage.rst:4059
msgid "6"
msgstr ""

#: ../../../AMDGPUUsage.rst:287
msgid "Constant 32-bit"
msgstr ""

#: ../../../AMDGPUUsage.rst:293
msgid "Memory Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:295
msgid ""
"This section provides LLVM memory synchronization scopes supported by the "
"AMDGPU backend memory model when the target triple OS is ``amdhsa`` (see :"
"ref:`amdgpu-amdhsa-memory-model` and :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:299
msgid ""
"The memory model supported is based on the HSA memory model [HSA]_ which is "
"based in turn on HRF-indirect with scope inclusion [HRF]_. The happens-"
"before relation is transitive over the synchonizes-with relation independent "
"of scope, and synchonizes-with allows the memory scope instances to be "
"inclusive (see table :ref:`amdgpu-amdhsa-llvm-sync-scopes-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:305
msgid ""
"This is different to the OpenCL [OpenCL]_ memory model which does not have "
"scope inclusion and requires the memory scopes to exactly match. However, "
"this is conservatively correct for OpenCL."
msgstr ""

#: ../../../AMDGPUUsage.rst:309
msgid "AMDHSA LLVM Sync Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:313
msgid "LLVM Sync Scope"
msgstr ""

#: ../../../AMDGPUUsage.rst:315 ../../../AMDGPUUsage.rst:607
#: ../../../AMDGPUUsage.rst:613 ../../../AMDGPUUsage.rst:614
#: ../../../AMDGPUUsage.rst:615 ../../../AMDGPUUsage.rst:617
#: ../../../AMDGPUUsage.rst:618 ../../../AMDGPUUsage.rst:619
#: ../../../AMDGPUUsage.rst:801 ../../../AMDGPUUsage.rst:2604
#: ../../../AMDGPUUsage.rst:2618 ../../../AMDGPUUsage.rst:2619
#: ../../../AMDGPUUsage.rst:2628 ../../../AMDGPUUsage.rst:2838
#: ../../../AMDGPUUsage.rst:2840 ../../../AMDGPUUsage.rst:2884
#: ../../../AMDGPUUsage.rst:3134 ../../../AMDGPUUsage.rst:3136
#: ../../../AMDGPUUsage.rst:3180 ../../../AMDGPUUsage.rst:3456
#: ../../../AMDGPUUsage.rst:3458 ../../../AMDGPUUsage.rst:3527
#: ../../../AMDGPUUsage.rst:3791 ../../../AMDGPUUsage.rst:3809
#: ../../../AMDGPUUsage.rst:3810 ../../../AMDGPUUsage.rst:4025
msgid "*none*"
msgstr ""

#: ../../../AMDGPUUsage.rst:315
msgid "The default: ``system``."
msgstr ""

#: ../../../AMDGPUUsage.rst:317 ../../../AMDGPUUsage.rst:330
#: ../../../AMDGPUUsage.rst:343 ../../../AMDGPUUsage.rst:354
msgid ""
"Synchronizes with, and participates in modification and seq_cst total "
"orderings with, other operations (except image operations) for all address "
"spaces (except private, or generic that accesses private) provided the other "
"operation's sync scope is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:323
msgid "``system``."
msgstr ""

#: ../../../AMDGPUUsage.rst:324
msgid "``agent`` and executed by a thread on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:325 ../../../AMDGPUUsage.rst:338
msgid "``workgroup`` and executed by a thread in the same workgroup."
msgstr ""

#: ../../../AMDGPUUsage.rst:327 ../../../AMDGPUUsage.rst:340
#: ../../../AMDGPUUsage.rst:351
msgid "``wavefront`` and executed by a thread in the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:330
msgid "``agent``"
msgstr ""

#: ../../../AMDGPUUsage.rst:336
msgid "``system`` or ``agent`` and executed by a thread on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:343
msgid "``workgroup``"
msgstr ""

#: ../../../AMDGPUUsage.rst:349
msgid ""
"``system``, ``agent`` or ``workgroup`` and executed by a thread in the same "
"workgroup."
msgstr ""

#: ../../../AMDGPUUsage.rst:354
msgid "``wavefront``"
msgstr ""

#: ../../../AMDGPUUsage.rst:360
msgid ""
"``system``, ``agent``, ``workgroup`` or ``wavefront`` and executed by a "
"thread in the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:363
msgid "``singlethread``"
msgstr ""

#: ../../../AMDGPUUsage.rst:363
msgid ""
"Only synchronizes with, and participates in modification and seq_cst total "
"orderings with, other operations (except image operations) running in the "
"same thread for all address spaces (for example, in signal handlers)."
msgstr ""

#: ../../../AMDGPUUsage.rst:370
msgid "AMDGPU Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:372
msgid "The AMDGPU backend implements the following LLVM IR intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:374 ../../../AMDGPUUsage.rst:869
msgid "*This section is WIP.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:380
msgid "AMDGPU Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:382
msgid "The AMDGPU backend supports the following LLVM IR attributes."
msgstr ""

#: ../../../AMDGPUUsage.rst:384
msgid "AMDGPU LLVM IR Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:388
msgid "LLVM Attribute"
msgstr ""

#: ../../../AMDGPUUsage.rst:390
msgid "\"amdgpu-flat-work-group-size\"=\"min,max\""
msgstr ""

#: ../../../AMDGPUUsage.rst:390
msgid ""
"Specify the minimum and maximum flat work group sizes that will be specified "
"when the kernel is dispatched. Generated by the "
"``amdgpu_flat_work_group_size`` CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:393
msgid "\"amdgpu-implicitarg-num-bytes\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:393
msgid ""
"Number of kernel argument bytes to add to the kernel argument block size for "
"the implicit arguments. This varies by OS and language (for OpenCL see :ref:"
"`opencl-kernel-implicit-arguments-appended-for-amdhsa-os-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:397
msgid "\"amdgpu-max-work-group-size\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:397
msgid ""
"Specify the maximum work-group size that will be specifed when the kernel is "
"dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:399
msgid "\"amdgpu-num-sgpr\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:399
msgid ""
"Specifies the number of SGPRs to use. Generated by the ``amdgpu_num_sgpr`` "
"CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:401
msgid "\"amdgpu-num-vgpr\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:401
msgid ""
"Specifies the number of VGPRs to use. Generated by the ``amdgpu_num_vgpr`` "
"CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:403
msgid "\"amdgpu-waves-per-eu\"=\"m,n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:403
msgid ""
"Specify the minimum and maximum number of waves per execution unit. "
"Generated by the ``amdgpu_waves_per_eu`` CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:409
msgid "Code Object"
msgstr ""

#: ../../../AMDGPUUsage.rst:411
msgid ""
"The AMDGPU backend generates a standard ELF [ELF]_ relocatable code object "
"that can be linked by ``lld`` to produce a standard ELF shared code object "
"which can be loaded and executed on an AMDGPU target."
msgstr ""

#: ../../../AMDGPUUsage.rst:416
msgid "Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:418
msgid "The AMDGPU backend uses the following ELF header:"
msgstr ""

#: ../../../AMDGPUUsage.rst:420
msgid "AMDGPU ELF Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:424 ../../../AMDGPUUsage.rst:799
msgid "Field"
msgstr ""

#: ../../../AMDGPUUsage.rst:424 ../../../AMDGPUUsage.rst:448
#: ../../../AMDGPUUsage.rst:527 ../../../AMDGPUUsage.rst:553
#: ../../../AMDGPUUsage.rst:688 ../../../AMDGPUUsage.rst:799
#: ../../../AMDGPUUsage.rst:938 ../../../AMDGPUUsage.rst:2067
#: ../../../AMDGPUUsage.rst:2081 ../../../AMDGPUUsage.rst:2096
msgid "Value"
msgstr ""

#: ../../../AMDGPUUsage.rst:426 ../../../AMDGPUUsage.rst:466
msgid "``e_ident[EI_CLASS]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:426
msgid "``ELFCLASS64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:427 ../../../AMDGPUUsage.rst:469
msgid "``e_ident[EI_DATA]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:427
msgid "``ELFDATA2LSB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:428 ../../../AMDGPUUsage.rst:481
msgid "``e_ident[EI_OSABI]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:428 ../../../AMDGPUUsage.rst:451
msgid "``ELFOSABI_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:429 ../../../AMDGPUUsage.rst:452
msgid "``ELFOSABI_AMDGPU_HSA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:430 ../../../AMDGPUUsage.rst:453
msgid "``ELFOSABI_AMDGPU_PAL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:431 ../../../AMDGPUUsage.rst:454
msgid "``ELFOSABI_AMDGPU_MESA3D``"
msgstr ""

#: ../../../AMDGPUUsage.rst:432 ../../../AMDGPUUsage.rst:494
msgid "``e_ident[EI_ABIVERSION]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:432 ../../../AMDGPUUsage.rst:455
msgid "``ELFABIVERSION_AMDGPU_HSA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:433 ../../../AMDGPUUsage.rst:456
msgid "``ELFABIVERSION_AMDGPU_PAL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:434 ../../../AMDGPUUsage.rst:457
msgid "``ELFABIVERSION_AMDGPU_MESA3D``"
msgstr ""

#: ../../../AMDGPUUsage.rst:435 ../../../AMDGPUUsage.rst:507
msgid "``e_type``"
msgstr ""

#: ../../../AMDGPUUsage.rst:435 ../../../AMDGPUUsage.rst:502
msgid "``ET_REL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:436 ../../../AMDGPUUsage.rst:505
msgid "``ET_DYN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:437 ../../../AMDGPUUsage.rst:514
msgid "``e_machine``"
msgstr ""

#: ../../../AMDGPUUsage.rst:437 ../../../AMDGPUUsage.rst:450
msgid "``EM_AMDGPU``"
msgstr ""

#: ../../../AMDGPUUsage.rst:438 ../../../AMDGPUUsage.rst:518
msgid "``e_entry``"
msgstr ""

#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:592
msgid "``e_flags``"
msgstr ""

#: ../../../AMDGPUUsage.rst:439
msgid "See :ref:`amdgpu-elf-header-e_flags-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:444
msgid "AMDGPU ELF Header Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:448 ../../../AMDGPUUsage.rst:527
#: ../../../AMDGPUUsage.rst:553 ../../../AMDGPUUsage.rst:603
#: ../../../AMDGPUUsage.rst:677 ../../../AMDGPUUsage.rst:688
#: ../../../AMDGPUUsage.rst:713
msgid "Name"
msgstr "Nom"

#: ../../../AMDGPUUsage.rst:450
msgid "224"
msgstr ""

#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:1501
#: ../../../AMDGPUUsage.rst:1502 ../../../AMDGPUUsage.rst:1504
msgid "64"
msgstr ""

#: ../../../AMDGPUUsage.rst:453
msgid "65"
msgstr ""

#: ../../../AMDGPUUsage.rst:454
msgid "66"
msgstr ""

#: ../../../AMDGPUUsage.rst:461
msgid "The ELF class is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:463
msgid "``ELFCLASS32`` for ``r600`` architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:465
msgid ""
"``ELFCLASS64`` for ``amdgcn`` architecture which only supports 64 bit "
"applications."
msgstr ""

#: ../../../AMDGPUUsage.rst:469
msgid "All AMDGPU targets use ``ELFDATA2LSB`` for little-endian byte ordering."
msgstr ""

#: ../../../AMDGPUUsage.rst:472
msgid ""
"One of the following AMD GPU architecture specific OS ABIs (see :ref:`amdgpu-"
"os-table`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:475
msgid "``ELFOSABI_NONE`` for *unknown* OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:477
msgid "``ELFOSABI_AMDGPU_HSA`` for ``amdhsa`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:479
msgid "``ELFOSABI_AMDGPU_PAL`` for ``amdpal`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:481
msgid "``ELFOSABI_AMDGPU_MESA3D`` for ``mesa3D`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:484
msgid ""
"The ABI version of the AMD GPU architecture specific OS ABI to which the "
"code object conforms:"
msgstr ""

#: ../../../AMDGPUUsage.rst:487
msgid ""
"``ELFABIVERSION_AMDGPU_HSA`` is used to specify the version of AMD HSA "
"runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:490
msgid ""
"``ELFABIVERSION_AMDGPU_PAL`` is used to specify the version of AMD PAL "
"runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:493
msgid ""
"``ELFABIVERSION_AMDGPU_MESA3D`` is used to specify the version of AMD MESA "
"3D runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:497
msgid "Can be one of the following values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:501
msgid ""
"The type produced by the AMD GPU backend compiler as it is relocatable code "
"object."
msgstr ""

#: ../../../AMDGPUUsage.rst:505
msgid "The type produced by the linker as it is a shared code object."
msgstr ""

#: ../../../AMDGPUUsage.rst:507
msgid "The AMD HSA runtime loader requires a ``ET_DYN`` code object."
msgstr ""

#: ../../../AMDGPUUsage.rst:510
msgid ""
"The value ``EM_AMDGPU`` is used for the machine for all processors supported "
"by the ``r600`` and ``amdgcn`` architectures (see :ref:`amdgpu-processor-"
"table`). The specific processor is specified in the ``EF_AMDGPU_MACH`` bit "
"field of the ``e_flags`` (see :ref:`amdgpu-elf-header-e_flags-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:517
msgid ""
"The entry point is 0 as the entry points for individual kernels must be "
"selected in order to invoke them through AQL packets."
msgstr ""

#: ../../../AMDGPUUsage.rst:521
msgid "The AMDGPU backend uses the following ELF header flags:"
msgstr ""

#: ../../../AMDGPUUsage.rst:523
msgid "AMDGPU ELF Header ``e_flags``"
msgstr ""

#: ../../../AMDGPUUsage.rst:529
msgid "**AMDGPU Processor Flag**"
msgstr ""

#: ../../../AMDGPUUsage.rst:529
msgid "See :ref:`amdgpu-processor-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:531
msgid "``EF_AMDGPU_MACH``"
msgstr ""

#: ../../../AMDGPUUsage.rst:531
msgid "0x000000ff"
msgstr ""

#: ../../../AMDGPUUsage.rst:531
msgid ""
"AMDGPU processor selection mask for ``EF_AMDGPU_MACH_xxx`` values defined "
"in :ref:`amdgpu-ef-amdgpu-mach-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:536
msgid "``EF_AMDGPU_XNACK``"
msgstr ""

#: ../../../AMDGPUUsage.rst:536
msgid "0x00000100"
msgstr ""

#: ../../../AMDGPUUsage.rst:536
msgid ""
"Indicates if the ``xnack`` target feature is enabled for all code contained "
"in the code object. If the processor does not support the ``xnack`` target "
"feature then must be 0. See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:549
msgid "AMDGPU ``EF_AMDGPU_MACH`` Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:553
msgid "Description (see :ref:`amdgpu-processor-table`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:556
msgid "``EF_AMDGPU_MACH_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:556
msgid "0x000"
msgstr ""

#: ../../../AMDGPUUsage.rst:556
msgid "*not specified*"
msgstr ""

#: ../../../AMDGPUUsage.rst:557
msgid "``EF_AMDGPU_MACH_R600_R600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:557
msgid "0x001"
msgstr ""

#: ../../../AMDGPUUsage.rst:558
msgid "``EF_AMDGPU_MACH_R600_R630``"
msgstr ""

#: ../../../AMDGPUUsage.rst:558
msgid "0x002"
msgstr ""

#: ../../../AMDGPUUsage.rst:559
msgid "``EF_AMDGPU_MACH_R600_RS880``"
msgstr ""

#: ../../../AMDGPUUsage.rst:559
msgid "0x003"
msgstr ""

#: ../../../AMDGPUUsage.rst:560
msgid "``EF_AMDGPU_MACH_R600_RV670``"
msgstr ""

#: ../../../AMDGPUUsage.rst:560
msgid "0x004"
msgstr ""

#: ../../../AMDGPUUsage.rst:561
msgid "``EF_AMDGPU_MACH_R600_RV710``"
msgstr ""

#: ../../../AMDGPUUsage.rst:561
msgid "0x005"
msgstr ""

#: ../../../AMDGPUUsage.rst:562
msgid "``EF_AMDGPU_MACH_R600_RV730``"
msgstr ""

#: ../../../AMDGPUUsage.rst:562
msgid "0x006"
msgstr ""

#: ../../../AMDGPUUsage.rst:563
msgid "``EF_AMDGPU_MACH_R600_RV770``"
msgstr ""

#: ../../../AMDGPUUsage.rst:563
msgid "0x007"
msgstr ""

#: ../../../AMDGPUUsage.rst:564
msgid "``EF_AMDGPU_MACH_R600_CEDAR``"
msgstr ""

#: ../../../AMDGPUUsage.rst:564
msgid "0x008"
msgstr ""

#: ../../../AMDGPUUsage.rst:565
msgid "``EF_AMDGPU_MACH_R600_CYPRESS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:565
msgid "0x009"
msgstr ""

#: ../../../AMDGPUUsage.rst:566
msgid "``EF_AMDGPU_MACH_R600_JUNIPER``"
msgstr ""

#: ../../../AMDGPUUsage.rst:566
msgid "0x00a"
msgstr ""

#: ../../../AMDGPUUsage.rst:567
msgid "``EF_AMDGPU_MACH_R600_REDWOOD``"
msgstr ""

#: ../../../AMDGPUUsage.rst:567
msgid "0x00b"
msgstr ""

#: ../../../AMDGPUUsage.rst:568
msgid "``EF_AMDGPU_MACH_R600_SUMO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:568
msgid "0x00c"
msgstr ""

#: ../../../AMDGPUUsage.rst:569
msgid "``EF_AMDGPU_MACH_R600_BARTS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:569
msgid "0x00d"
msgstr ""

#: ../../../AMDGPUUsage.rst:570
msgid "``EF_AMDGPU_MACH_R600_CAICOS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:570
msgid "0x00e"
msgstr ""

#: ../../../AMDGPUUsage.rst:571
msgid "``EF_AMDGPU_MACH_R600_CAYMAN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:571
msgid "0x00f"
msgstr ""

#: ../../../AMDGPUUsage.rst:572
msgid "``EF_AMDGPU_MACH_R600_TURKS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:572
msgid "0x010"
msgstr ""

#: ../../../AMDGPUUsage.rst:573 ../../../AMDGPUUsage.rst:582
#: ../../../AMDGPUUsage.rst:591 ../../../AMDGPUUsage.rst:690
#: ../../../AMDGPUUsage.rst:692 ../../../AMDGPUUsage.rst:817
msgid "*reserved*"
msgstr ""

#: ../../../AMDGPUUsage.rst:573
msgid "0x011 - 0x01f"
msgstr ""

#: ../../../AMDGPUUsage.rst:573
msgid "Reserved for ``r600`` architecture processors."
msgstr ""

#: ../../../AMDGPUUsage.rst:575
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:575
msgid "0x020"
msgstr ""

#: ../../../AMDGPUUsage.rst:576
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX601``"
msgstr ""

#: ../../../AMDGPUUsage.rst:576
msgid "0x021"
msgstr ""

#: ../../../AMDGPUUsage.rst:577
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX700``"
msgstr ""

#: ../../../AMDGPUUsage.rst:577
msgid "0x022"
msgstr ""

#: ../../../AMDGPUUsage.rst:578
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX701``"
msgstr ""

#: ../../../AMDGPUUsage.rst:578
msgid "0x023"
msgstr ""

#: ../../../AMDGPUUsage.rst:579
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX702``"
msgstr ""

#: ../../../AMDGPUUsage.rst:579
msgid "0x024"
msgstr ""

#: ../../../AMDGPUUsage.rst:580
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX703``"
msgstr ""

#: ../../../AMDGPUUsage.rst:580
msgid "0x025"
msgstr ""

#: ../../../AMDGPUUsage.rst:581
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX704``"
msgstr ""

#: ../../../AMDGPUUsage.rst:581
msgid "0x026"
msgstr ""

#: ../../../AMDGPUUsage.rst:582
msgid "0x027"
msgstr ""

#: ../../../AMDGPUUsage.rst:582 ../../../AMDGPUUsage.rst:591
#: ../../../AMDGPUUsage.rst:3876 ../../../AMDGPUUsage.rst:3877
#: ../../../AMDGPUUsage.rst:3878 ../../../AMDGPUUsage.rst:3881
#: ../../../AMDGPUUsage.rst:3882 ../../../AMDGPUUsage.rst:3883
msgid "Reserved."
msgstr ""

#: ../../../AMDGPUUsage.rst:583
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX801``"
msgstr ""

#: ../../../AMDGPUUsage.rst:583
msgid "0x028"
msgstr ""

#: ../../../AMDGPUUsage.rst:584
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX802``"
msgstr ""

#: ../../../AMDGPUUsage.rst:584
msgid "0x029"
msgstr ""

#: ../../../AMDGPUUsage.rst:585
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX803``"
msgstr ""

#: ../../../AMDGPUUsage.rst:585
msgid "0x02a"
msgstr ""

#: ../../../AMDGPUUsage.rst:586
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX810``"
msgstr ""

#: ../../../AMDGPUUsage.rst:586
msgid "0x02b"
msgstr ""

#: ../../../AMDGPUUsage.rst:587
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX900``"
msgstr ""

#: ../../../AMDGPUUsage.rst:587
msgid "0x02c"
msgstr ""

#: ../../../AMDGPUUsage.rst:588
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX902``"
msgstr ""

#: ../../../AMDGPUUsage.rst:588
msgid "0x02d"
msgstr ""

#: ../../../AMDGPUUsage.rst:589
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:589
msgid "0x02e"
msgstr ""

#: ../../../AMDGPUUsage.rst:590
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:590
msgid "0x02f"
msgstr ""

#: ../../../AMDGPUUsage.rst:591
msgid "0x030"
msgstr ""

#: ../../../AMDGPUUsage.rst:595
msgid "Sections"
msgstr ""

#: ../../../AMDGPUUsage.rst:597
msgid ""
"An AMDGPU target ELF code object has the standard ELF sections which include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:599
msgid "AMDGPU ELF Sections"
msgstr ""

#: ../../../AMDGPUUsage.rst:603 ../../../AMDGPUUsage.rst:677
#: ../../../AMDGPUUsage.rst:713
msgid "Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:603
msgid "Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:605 ../../../AMDGPUUsage.rst:717
msgid "``.bss``"
msgstr ""

#: ../../../AMDGPUUsage.rst:605
msgid "``SHT_NOBITS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:605 ../../../AMDGPUUsage.rst:606
#: ../../../AMDGPUUsage.rst:611
msgid "``SHF_ALLOC`` + ``SHF_WRITE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:606 ../../../AMDGPUUsage.rst:715
msgid "``.data``"
msgstr ""

#: ../../../AMDGPUUsage.rst:606 ../../../AMDGPUUsage.rst:607
#: ../../../AMDGPUUsage.rst:609 ../../../AMDGPUUsage.rst:610
#: ../../../AMDGPUUsage.rst:611 ../../../AMDGPUUsage.rst:616
#: ../../../AMDGPUUsage.rst:620
msgid "``SHT_PROGBITS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:607
msgid "``.debug_``\\ *\\**"
msgstr ""

#: ../../../AMDGPUUsage.rst:608
msgid "``.dynamic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:608
msgid "``SHT_DYNAMIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:608 ../../../AMDGPUUsage.rst:609
#: ../../../AMDGPUUsage.rst:610 ../../../AMDGPUUsage.rst:612
#: ../../../AMDGPUUsage.rst:616
msgid "``SHF_ALLOC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:609
msgid "``.dynstr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:610
msgid "``.dynsym``"
msgstr ""

#: ../../../AMDGPUUsage.rst:611
msgid "``.got``"
msgstr ""

#: ../../../AMDGPUUsage.rst:612
msgid "``.hash``"
msgstr ""

#: ../../../AMDGPUUsage.rst:612
msgid "``SHT_HASH``"
msgstr ""

#: ../../../AMDGPUUsage.rst:613 ../../../AMDGPUUsage.rst:635
msgid "``.note``"
msgstr ""

#: ../../../AMDGPUUsage.rst:613
msgid "``SHT_NOTE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:614
msgid "``.rela``\\ *name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:614 ../../../AMDGPUUsage.rst:615
msgid "``SHT_RELA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:615
msgid "``.rela.dyn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:616 ../../../AMDGPUUsage.rst:716
#: ../../../AMDGPUUsage.rst:718
msgid "``.rodata``"
msgstr ""

#: ../../../AMDGPUUsage.rst:617
msgid "``.shstrtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:617 ../../../AMDGPUUsage.rst:618
msgid "``SHT_STRTAB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:618
msgid "``.strtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:619
msgid "``.symtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:619
msgid "``SHT_SYMTAB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:620 ../../../AMDGPUUsage.rst:651
#: ../../../AMDGPUUsage.rst:719
msgid "``.text``"
msgstr ""

#: ../../../AMDGPUUsage.rst:620
msgid "``SHF_ALLOC`` + ``SHF_EXECINSTR``"
msgstr ""

#: ../../../AMDGPUUsage.rst:623
msgid ""
"These sections have their standard meanings (see [ELF]_) and are only "
"generated if needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:628
msgid "``.debug``\\ *\\**"
msgstr ""

#: ../../../AMDGPUUsage.rst:627
msgid ""
"The standard DWARF sections. See :ref:`amdgpu-dwarf` for information on the "
"DWARF produced by the AMDGPU backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:631
msgid "``.dynamic``, ``.dynstr``, ``.dynsym``, ``.hash``"
msgstr ""

#: ../../../AMDGPUUsage.rst:631
msgid "The standard sections used by a dynamic loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:634
msgid ""
"See :ref:`amdgpu-note-records` for the note records supported by the AMDGPU "
"backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:646
msgid "``.rela``\\ *name*, ``.rela.dyn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:638
msgid ""
"For relocatable code objects, *name* is the name of the section that the "
"relocation records apply. For example, ``.rela.text`` is the section name "
"for relocation records associated with the ``.text`` section."
msgstr ""

#: ../../../AMDGPUUsage.rst:642
msgid ""
"For linked shared code objects, ``.rela.dyn`` contains all the relocation "
"records from each of the relocatable code object's ``.rela``\\ *name* "
"sections."
msgstr ""

#: ../../../AMDGPUUsage.rst:645
msgid ""
"See :ref:`amdgpu-relocation-records` for the relocation records supported by "
"the AMDGPU backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:649
msgid ""
"The executable machine code for the kernels and functions they call. "
"Generated as position independent code. See :ref:`amdgpu-code-conventions` "
"for information on conventions used in the isa generation."
msgstr ""

#: ../../../AMDGPUUsage.rst:656
msgid "Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:658
msgid ""
"As required by ``ELFCLASS32`` and ``ELFCLASS64``, minimal zero byte padding "
"must be generated after the ``name`` field to ensure the ``desc`` field is 4 "
"byte aligned. In addition, minimal zero byte padding must be generated to "
"ensure the ``desc`` field size is a multiple of 4 bytes. The "
"``sh_addralign`` field of the ``.note`` section must be at least 4 to "
"indicate at least 8 byte alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:664
msgid ""
"The AMDGPU backend code object uses the following ELF note records in the ``."
"note`` section. The *Description* column specifies the layout of the note "
"record's ``desc`` field. All fields are consecutive bytes. Note records with "
"variable size strings have a corresponding ``*_size`` field that specifies "
"the number of bytes, including the terminating null character, in the "
"string. The string(s) come immediately after the preceding fields."
msgstr ""

#: ../../../AMDGPUUsage.rst:671
msgid "Additional note records can be present."
msgstr ""

#: ../../../AMDGPUUsage.rst:673
msgid "AMDGPU ELF Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:679
msgid "\"AMD\""
msgstr ""

#: ../../../AMDGPUUsage.rst:679 ../../../AMDGPUUsage.rst:691
#: ../../../AMDGPUUsage.rst:700
msgid "``NT_AMD_AMDGPU_HSA_METADATA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:679
msgid "<metadata null terminated string>"
msgstr ""

#: ../../../AMDGPUUsage.rst:684
msgid "AMDGPU ELF Note Record Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:690
msgid "0-9"
msgstr ""

#: ../../../AMDGPUUsage.rst:691 ../../../AMDGPUUsage.rst:815
#: ../../../AMDGPUUsage.rst:1962
msgid "10"
msgstr ""

#: ../../../AMDGPUUsage.rst:692 ../../../AMDGPUUsage.rst:816
msgid "11"
msgstr ""

#: ../../../AMDGPUUsage.rst:696
msgid ""
"Specifies extensible metadata associated with the code objects executed on "
"HSA [HSA]_ compatible runtimes such as AMD's ROCm [AMD-ROCm]_. It is "
"required when the target triple OS is ``amdhsa`` (see :ref:`amdgpu-target-"
"triples`). See :ref:`amdgpu-amdhsa-code-object-metadata` for the syntax of "
"the code object metadata string."
msgstr ""

#: ../../../AMDGPUUsage.rst:705
msgid "Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:707
msgid "Symbols include the following:"
msgstr ""

#: ../../../AMDGPUUsage.rst:709
msgid "AMDGPU ELF Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:713
msgid "Section"
msgstr ""

#: ../../../AMDGPUUsage.rst:715 ../../../AMDGPUUsage.rst:719
msgid "*link-name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:715 ../../../AMDGPUUsage.rst:718
msgid "``STT_OBJECT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:715 ../../../AMDGPUUsage.rst:739
msgid "Global variable"
msgstr ""

#: ../../../AMDGPUUsage.rst:718
msgid "*link-name*\\ ``.kd``"
msgstr ""

#: ../../../AMDGPUUsage.rst:718 ../../../AMDGPUUsage.rst:745
msgid "Kernel descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:719
msgid "``STT_FUNC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:719 ../../../AMDGPUUsage.rst:748
msgid "Kernel entry point"
msgstr ""

#: ../../../AMDGPUUsage.rst:723
msgid "Global variables both used and defined by the compilation unit."
msgstr ""

#: ../../../AMDGPUUsage.rst:725
msgid ""
"If the symbol is defined in the compilation unit then it is allocated in the "
"appropriate section according to if it has initialized data or is readonly."
msgstr ""

#: ../../../AMDGPUUsage.rst:728
msgid ""
"If the symbol is external then its section is ``STN_UNDEF`` and the loader "
"will resolve relocations using the definition provided by another code "
"object or explicitly defined by the runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:732
msgid ""
"All global symbols, whether defined in the compilation unit or external, are "
"accessed by the machine code indirectly through a GOT table entry. This "
"allows them to be preemptable. The GOT table is only supported when the "
"target triple OS is ``amdhsa`` (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:742
msgid ""
"Every HSA kernel has an associated kernel descriptor. It is the address of "
"the kernel descriptor that is used in the AQL dispatch packet used to invoke "
"the kernel, not the kernel entry point. The layout of the HSA kernel "
"descriptor is defined in :ref:`amdgpu-amdhsa-kernel-descriptor`."
msgstr ""

#: ../../../AMDGPUUsage.rst:748
msgid "Every HSA kernel also has a symbol for its machine code entry point."
msgstr ""

#: ../../../AMDGPUUsage.rst:753
msgid "Relocation Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:755
msgid ""
"AMDGPU backend generates ``Elf64_Rela`` relocation records. Supported "
"relocatable fields are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:761 ../../../AMDGPUUsage.rst:802
#: ../../../AMDGPUUsage.rst:804 ../../../AMDGPUUsage.rst:808
#: ../../../AMDGPUUsage.rst:810 ../../../AMDGPUUsage.rst:812
#: ../../../AMDGPUUsage.rst:813 ../../../AMDGPUUsage.rst:814
#: ../../../AMDGPUUsage.rst:815 ../../../AMDGPUUsage.rst:816
msgid "``word32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:759
msgid ""
"This specifies a 32-bit field occupying 4 bytes with arbitrary byte "
"alignment. These values use the same byte order as other word values in the "
"AMD GPU architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:766 ../../../AMDGPUUsage.rst:806
#: ../../../AMDGPUUsage.rst:809 ../../../AMDGPUUsage.rst:818
msgid "``word64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:764
msgid ""
"This specifies a 64-bit field occupying 8 bytes with arbitrary byte "
"alignment. These values use the same byte order as other word values in the "
"AMD GPU architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:768
msgid "Following notations are used for specifying relocation calculations:"
msgstr ""

#: ../../../AMDGPUUsage.rst:771
msgid "**A**"
msgstr ""

#: ../../../AMDGPUUsage.rst:771
msgid ""
"Represents the addend used to compute the value of the relocatable field."
msgstr ""

#: ../../../AMDGPUUsage.rst:775
msgid "**G**"
msgstr ""

#: ../../../AMDGPUUsage.rst:774
msgid ""
"Represents the offset into the global offset table at which the relocation "
"entry's symbol will reside during execution."
msgstr ""

#: ../../../AMDGPUUsage.rst:778
msgid "**GOT**"
msgstr ""

#: ../../../AMDGPUUsage.rst:778
msgid "Represents the address of the global offset table."
msgstr ""

#: ../../../AMDGPUUsage.rst:782
msgid "**P**"
msgstr ""

#: ../../../AMDGPUUsage.rst:781
msgid ""
"Represents the place (section offset for ``et_rel`` or address for "
"``et_dyn``) of the storage unit being relocated (computed using "
"``r_offset``)."
msgstr ""

#: ../../../AMDGPUUsage.rst:786
msgid "**S**"
msgstr ""

#: ../../../AMDGPUUsage.rst:785
msgid ""
"Represents the value of the symbol whose index resides in the relocation "
"entry. Relocations not using this must specify a symbol index of "
"``STN_UNDEF``."
msgstr ""

#: ../../../AMDGPUUsage.rst:791
msgid "**B**"
msgstr ""

#: ../../../AMDGPUUsage.rst:789
msgid ""
"Represents the base address of a loaded executable or shared object which is "
"the difference between the ELF address and the actual load address. "
"Relocations using this are only valid in executable or shared objects."
msgstr ""

#: ../../../AMDGPUUsage.rst:793
msgid "The following relocation types are supported:"
msgstr ""

#: ../../../AMDGPUUsage.rst:795
msgid "AMDGPU ELF Relocation Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:799
msgid "Relocation Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:799
msgid "Kind"
msgstr ""

#: ../../../AMDGPUUsage.rst:799
msgid "Calculation"
msgstr ""

#: ../../../AMDGPUUsage.rst:801
msgid "``R_AMDGPU_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:802
msgid "``R_AMDGPU_ABS32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:802 ../../../AMDGPUUsage.rst:804
#: ../../../AMDGPUUsage.rst:806 ../../../AMDGPUUsage.rst:810
msgid "Static, Dynamic"
msgstr ""

#: ../../../AMDGPUUsage.rst:802
msgid "(S + A) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:804
msgid "``R_AMDGPU_ABS32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:804
msgid "(S + A) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:806
msgid "``R_AMDGPU_ABS64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:806 ../../../AMDGPUUsage.rst:810
msgid "S + A"
msgstr ""

#: ../../../AMDGPUUsage.rst:808
msgid "``R_AMDGPU_REL32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:808 ../../../AMDGPUUsage.rst:809
#: ../../../AMDGPUUsage.rst:812 ../../../AMDGPUUsage.rst:813
#: ../../../AMDGPUUsage.rst:814 ../../../AMDGPUUsage.rst:815
#: ../../../AMDGPUUsage.rst:816
msgid "Static"
msgstr ""

#: ../../../AMDGPUUsage.rst:808 ../../../AMDGPUUsage.rst:809
msgid "S + A - P"
msgstr ""

#: ../../../AMDGPUUsage.rst:809
msgid "``R_AMDGPU_REL64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:810
msgid "``R_AMDGPU_ABS32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:812
msgid "``R_AMDGPU_GOTPCREL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:812 ../../../AMDGPUUsage.rst:1938
msgid "7"
msgstr ""

#: ../../../AMDGPUUsage.rst:812
msgid "G + GOT + A - P"
msgstr ""

#: ../../../AMDGPUUsage.rst:813
msgid "``R_AMDGPU_GOTPCREL32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:813 ../../../AMDGPUUsage.rst:1946
#: ../../../AMDGPUUsage.rst:4053 ../../../AMDGPUUsage.rst:4054
#: ../../../AMDGPUUsage.rst:4055 ../../../AMDGPUUsage.rst:4056
#: ../../../AMDGPUUsage.rst:4057 ../../../AMDGPUUsage.rst:4059
msgid "8"
msgstr ""

#: ../../../AMDGPUUsage.rst:813
msgid "(G + GOT + A - P) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:814
msgid "``R_AMDGPU_GOTPCREL32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:814 ../../../AMDGPUUsage.rst:1954
msgid "9"
msgstr ""

#: ../../../AMDGPUUsage.rst:814
msgid "(G + GOT + A - P) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:815
msgid "``R_AMDGPU_REL32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:815
msgid "(S + A - P) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:816
msgid "``R_AMDGPU_REL32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:816
msgid "(S + A - P) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:817 ../../../AMDGPUUsage.rst:3923
msgid "12"
msgstr ""

#: ../../../AMDGPUUsage.rst:818
msgid "``R_AMDGPU_RELATIVE64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:818
msgid "Dynamic"
msgstr ""

#: ../../../AMDGPUUsage.rst:818 ../../../AMDGPUUsage.rst:1977
msgid "13"
msgstr ""

#: ../../../AMDGPUUsage.rst:818
msgid "B + A"
msgstr ""

#: ../../../AMDGPUUsage.rst:821
msgid ""
"``R_AMDGPU_ABS32_LO`` and ``R_AMDGPU_ABS32_HI`` are only supported by the "
"``mesa3d`` OS, which does not support ``R_AMDGPU_ABS64``."
msgstr ""

#: ../../../AMDGPUUsage.rst:824
msgid ""
"There is no current OS loader support for 32 bit programs and so "
"``R_AMDGPU_ABS32`` is not used."
msgstr ""

#: ../../../AMDGPUUsage.rst:830
msgid "DWARF"
msgstr ""

#: ../../../AMDGPUUsage.rst:832
msgid ""
"Standard DWARF [DWARF]_ Version 5 sections can be generated. These contain "
"information that maps the code object executable code and data to the source "
"language constructs. It can be used by tools such as debuggers and profilers."
msgstr ""

#: ../../../AMDGPUUsage.rst:839
msgid "The following address space mapping is used:"
msgstr ""

#: ../../../AMDGPUUsage.rst:841
msgid "AMDGPU DWARF Address Space Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:845
msgid "DWARF Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:849 ../../../AMDGPUUsage.rst:850
#: ../../../AMDGPUUsage.rst:851
msgid "*omitted*"
msgstr ""

#: ../../../AMDGPUUsage.rst:852
msgid "*not supported*"
msgstr ""

#: ../../../AMDGPUUsage.rst:855
msgid ""
"See :ref:`amdgpu-address-spaces` for information on the memory space "
"terminology used in the table."
msgstr ""

#: ../../../AMDGPUUsage.rst:858
msgid ""
"An ``address_class`` attribute is generated on pointer type DIEs to specify "
"the DWARF address space of the value of the pointer when it is in the "
"*private* or *local* address space. Otherwise the attribute is omitted."
msgstr ""

#: ../../../AMDGPUUsage.rst:862
msgid ""
"An ``XDEREF`` operation is generated in location list expressions for "
"variables that are allocated in the *private* and *local* address space. "
"Otherwise no ``XDREF`` is omitted."
msgstr ""

#: ../../../AMDGPUUsage.rst:867
msgid "Register Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:886
msgid "Source Text"
msgstr ""

#: ../../../AMDGPUUsage.rst:888
msgid ""
"Source text for online-compiled programs (e.g. those compiled by the OpenCL "
"runtime) may be embedded into the DWARF v5 line table using the ``clang -"
"gembed-source`` option, described in table :ref:`amdgpu-debug-options`."
msgstr ""

#: ../../../AMDGPUUsage.rst:894
msgid "``-gembed-source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:895
msgid "Enable the embedded source DWARF v5 extension."
msgstr ""

#: ../../../AMDGPUUsage.rst:909
msgid "``-gno-embed-source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:897
msgid "Disable the embedded source DWARF v5 extension."
msgstr ""

#: ../../../AMDGPUUsage.rst:899
msgid "AMDGPU Debug Options"
msgstr ""

#: ../../../AMDGPUUsage.rst:903
msgid "Debug Flag"
msgstr ""

#: ../../../AMDGPUUsage.rst:905
msgid "-g[no-]embed-source"
msgstr ""

#: ../../../AMDGPUUsage.rst:905
msgid ""
"Enable/disable embedding source text in DWARF debug sections. Useful for "
"environments where source cannot be written to disk, such as when performing "
"online compilation."
msgstr ""

#: ../../../AMDGPUUsage.rst:911
msgid ""
"This option enables one extended content types in the DWARF v5 Line Number "
"Program Header, which is used to encode embedded source."
msgstr ""

#: ../../../AMDGPUUsage.rst:914
msgid "AMDGPU DWARF Line Number Program Header Extended Content Types"
msgstr ""

#: ../../../AMDGPUUsage.rst:918 ../../../AMDGPUUsage.rst:938
msgid "Content Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:918
msgid "Form"
msgstr ""

#: ../../../AMDGPUUsage.rst:920 ../../../AMDGPUUsage.rst:940
msgid "``DW_LNCT_LLVM_source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:920
msgid "``DW_FORM_line_strp``"
msgstr ""

#: ../../../AMDGPUUsage.rst:923
msgid ""
"The source field will contain the UTF-8 encoded, null-terminated source text "
"with ``'\\n'`` line endings. When the source field is present, consumers can "
"use the embedded source instead of attempting to discover the source on "
"disk. When the source field is absent, consumers can access the file to get "
"the source text."
msgstr ""

#: ../../../AMDGPUUsage.rst:929
msgid ""
"The above content type appears in the ``file_name_entry_format`` field of "
"the line table prologue, and its corresponding value appear in the "
"``file_names`` field. The current encoding of the content type is documented "
"in table :ref:`amdgpu-dwarf-extended-content-types-encoding`"
msgstr ""

#: ../../../AMDGPUUsage.rst:934
msgid "AMDGPU DWARF Line Number Program Header Extended Content Types Encoding"
msgstr ""

#: ../../../AMDGPUUsage.rst:940
msgid "0x2001"
msgstr ""

#: ../../../AMDGPUUsage.rst:946
msgid "Code Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:948
msgid ""
"This section provides code conventions used for each supported target triple "
"OS (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:952
msgid "AMDHSA"
msgstr ""

#: ../../../AMDGPUUsage.rst:954
msgid ""
"This section provides code conventions used when the target triple OS is "
"``amdhsa`` (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:960
msgid "Code Object Target Identification"
msgstr ""

#: ../../../AMDGPUUsage.rst:962
msgid ""
"The AMDHSA OS uses the following syntax to specify the code object target as "
"a single string:"
msgstr ""

#: ../../../AMDGPUUsage.rst:965
msgid ""
"``<Architecture>-<Vendor>-<OS>-<Environment>-<Processor><Target Features>``"
msgstr ""

#: ../../../AMDGPUUsage.rst:967
msgid "Where:"
msgstr ""

#: ../../../AMDGPUUsage.rst:969
msgid ""
"``<Architecture>``, ``<Vendor>``, ``<OS>`` and ``<Environment>`` are the "
"same as the *Target Triple* (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:973
msgid ""
"``<Processor>`` is the same as the *Processor* (see :ref:`amdgpu-"
"processors`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:976
msgid ""
"``<Target Features>`` is a list of the enabled *Target Features* (see :ref:"
"`amdgpu-target-features`), each prefixed by a plus, that apply to "
"*Processor*. The list must be in the same order as listed in the table :ref:"
"`amdgpu-target-feature-table`. Note that *Target Features* must be included "
"in the list if they are enabled even if that is the default for *Processor*."
msgstr ""

#: ../../../AMDGPUUsage.rst:985
msgid "``\"amdgcn-amd-amdhsa--gfx902+xnack\"``"
msgstr ""

#: ../../../AMDGPUUsage.rst:990
msgid "Code Object Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:992
msgid ""
"The code object metadata specifies extensible metadata associated with the "
"code objects executed on HSA [HSA]_ compatible runtimes such as AMD's ROCm "
"[AMD-ROCm]_. It is specified by the ``NT_AMD_AMDGPU_HSA_METADATA`` note "
"record (see :ref:`amdgpu-note-records`) and is required when the target "
"triple OS is ``amdhsa`` (see :ref:`amdgpu-target-triples`). It must contain "
"the minimum information necessary to support the ROCM kernel queries. For "
"example, the segment sizes needed in a dispatch packet. In addition, a high "
"level language runtime may require other information to be included. For "
"example, the AMD OpenCL runtime records kernel argument information."
msgstr ""

#: ../../../AMDGPUUsage.rst:1002
msgid ""
"The metadata is specified as a YAML formatted string (see [YAML]_ and :doc:"
"`YamlIO`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1009
msgid ""
"The metadata is represented as a single YAML document comprised of the "
"mapping defined in table :ref:`amdgpu-amdhsa-code-object-metadata-mapping-"
"table` and referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:1013
msgid ""
"For boolean values, the string values of ``false`` and ``true`` are used for "
"false and true respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:1016
msgid ""
"Additional information can be added to the mappings. To avoid conflicts, any "
"non-AMD key names should be prefixed by \"*vendor-name*.\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:1019
msgid "AMDHSA Code Object Metadata Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:1023 ../../../AMDGPUUsage.rst:1067
#: ../../../AMDGPUUsage.rst:1104 ../../../AMDGPUUsage.rst:1145
#: ../../../AMDGPUUsage.rst:1343
msgid "String Key"
msgstr ""

#: ../../../AMDGPUUsage.rst:1023 ../../../AMDGPUUsage.rst:1067
#: ../../../AMDGPUUsage.rst:1104 ../../../AMDGPUUsage.rst:1145
#: ../../../AMDGPUUsage.rst:1343
msgid "Value Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:1023 ../../../AMDGPUUsage.rst:1067
#: ../../../AMDGPUUsage.rst:1104 ../../../AMDGPUUsage.rst:1145
#: ../../../AMDGPUUsage.rst:1343
msgid "Required?"
msgstr ""

#: ../../../AMDGPUUsage.rst:1025
msgid "\"Version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1025 ../../../AMDGPUUsage.rst:1080
msgid "sequence of 2 integers"
msgstr ""

#: ../../../AMDGPUUsage.rst:1025 ../../../AMDGPUUsage.rst:1055
#: ../../../AMDGPUUsage.rst:1069 ../../../AMDGPUUsage.rst:1070
#: ../../../AMDGPUUsage.rst:1149 ../../../AMDGPUUsage.rst:1150
#: ../../../AMDGPUUsage.rst:1152 ../../../AMDGPUUsage.rst:1234
#: ../../../AMDGPUUsage.rst:1345 ../../../AMDGPUUsage.rst:1350
#: ../../../AMDGPUUsage.rst:1361 ../../../AMDGPUUsage.rst:1371
#: ../../../AMDGPUUsage.rst:1376 ../../../AMDGPUUsage.rst:1378
#: ../../../AMDGPUUsage.rst:1394 ../../../AMDGPUUsage.rst:1398
#: ../../../AMDGPUUsage.rst:4516 ../../../AMDGPUUsage.rst:4519
msgid "Required"
msgstr ""

#: ../../../AMDGPUUsage.rst:1025
msgid "The first integer is the major version. Currently 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:1027
msgid "The second integer is the minor version. Currently 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:1029
msgid "\"Printf\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1029
msgid "sequence of strings"
msgstr ""

#: ../../../AMDGPUUsage.rst:1029
msgid ""
"Each string is encoded information about a printf function call. The encoded "
"information is organized as fields separated by colon (':'):"
msgstr ""

#: ../../../AMDGPUUsage.rst:1034
msgid "``ID:N:S[0]:S[1]:...:S[N-1]:FormatString``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1036
msgid "where:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1040
msgid "``ID``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1039
msgid "A 32 bit integer as a unique id for each printf function call"
msgstr ""

#: ../../../AMDGPUUsage.rst:1045
msgid "``N``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1043
msgid ""
"A 32 bit integer equal to the number of arguments of printf function call "
"minus 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:1050
msgid "``S[i]`` (where i = 0, 1, ... , N-1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1048
msgid ""
"32 bit integers for the size in bytes of the i-th FormatString argument of "
"the printf function call"
msgstr ""

#: ../../../AMDGPUUsage.rst:1053
msgid "FormatString"
msgstr ""

#: ../../../AMDGPUUsage.rst:1053
msgid "The format string passed to the printf function call."
msgstr ""

#: ../../../AMDGPUUsage.rst:1055
msgid "\"Kernels\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1055 ../../../AMDGPUUsage.rst:1088
msgid "sequence of mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:1055
msgid ""
"Sequence of the mappings for each kernel in the code object. See :ref:"
"`amdgpu-amdhsa-code-object-kernel-metadata-mapping-table` for the definition "
"of the mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:1063
msgid "AMDHSA Code Object Kernel Metadata Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:1069 ../../../AMDGPUUsage.rst:1147
msgid "\"Name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1069 ../../../AMDGPUUsage.rst:1070
#: ../../../AMDGPUUsage.rst:1072 ../../../AMDGPUUsage.rst:1122
#: ../../../AMDGPUUsage.rst:1128 ../../../AMDGPUUsage.rst:1147
#: ../../../AMDGPUUsage.rst:1148 ../../../AMDGPUUsage.rst:1152
#: ../../../AMDGPUUsage.rst:1234 ../../../AMDGPUUsage.rst:1263
#: ../../../AMDGPUUsage.rst:1283 ../../../AMDGPUUsage.rst:1296
msgid "string"
msgstr ""

#: ../../../AMDGPUUsage.rst:1069
msgid "Source name of the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:1070
msgid "\"SymbolName\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1070
msgid "Name of the kernel descriptor ELF symbol."
msgstr ""

#: ../../../AMDGPUUsage.rst:1072
msgid "\"Language\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1072
msgid "Source language of the kernel. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1075
msgid "\"OpenCL C\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1076
msgid "\"OpenCL C++\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1077
msgid "\"HCC\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1078
msgid "\"OpenMP\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1080
msgid "\"LanguageVersion\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1080
msgid "The first integer is the major version."
msgstr ""

#: ../../../AMDGPUUsage.rst:1082
msgid "The second integer is the minor version."
msgstr ""

#: ../../../AMDGPUUsage.rst:1084
msgid "\"Attrs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1084 ../../../AMDGPUUsage.rst:1092
msgid "mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:1084
msgid ""
"Mapping of kernel attributes. See :ref:`amdgpu-amdhsa-code-object-kernel-"
"attribute-metadata-mapping-table` for the mapping definition."
msgstr ""

#: ../../../AMDGPUUsage.rst:1088
msgid "\"Args\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1088
msgid ""
"Sequence of mappings of the kernel arguments. See :ref:`amdgpu-amdhsa-code-"
"object-kernel-argument-metadata-mapping-table` for the definition of the "
"mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:1092
msgid "\"CodeProps\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1092
msgid ""
"Mapping of properties related to the kernel code. See :ref:`amdgpu-amdhsa-"
"code-object-kernel-code-properties-metadata-mapping-table` for the mapping "
"definition."
msgstr ""

#: ../../../AMDGPUUsage.rst:1100
msgid "AMDHSA Code Object Kernel Attribute Metadata Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:1106
msgid "\"ReqdWorkGroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1106 ../../../AMDGPUUsage.rst:1115
msgid "sequence of 3 integers"
msgstr ""

#: ../../../AMDGPUUsage.rst:1106
msgid ""
"If not 0, 0, 0 then all values must be >=1 and the dispatch work-group size "
"X, Y, Z must correspond to the specified values. Defaults to 0, 0, 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:1112
msgid "Corresponds to the OpenCL ``reqd_work_group_size`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:1115
msgid "\"WorkGroupSizeHint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1115
msgid ""
"The dispatch work-group size X, Y, Z is likely to be the specified values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1119
msgid "Corresponds to the OpenCL ``work_group_size_hint`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:1122
msgid "\"VecTypeHint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1122
msgid "The name of a scalar or vector type."
msgstr ""

#: ../../../AMDGPUUsage.rst:1125
msgid "Corresponds to the OpenCL ``vec_type_hint`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:1128
msgid "\"RuntimeHandle\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1128
msgid ""
"The external symbol name associated with a kernel. OpenCL runtime allocates "
"a global buffer for the symbol and saves the kernel's address to it, which "
"is used for device side enqueueing. Only available for device side enqueued "
"kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1141
msgid "AMDHSA Code Object Kernel Argument Metadata Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:1147
msgid "Kernel argument name."
msgstr ""

#: ../../../AMDGPUUsage.rst:1148
msgid "\"TypeName\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1148
msgid "Kernel argument type name."
msgstr ""

#: ../../../AMDGPUUsage.rst:1149
msgid "\"Size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1149 ../../../AMDGPUUsage.rst:1150
#: ../../../AMDGPUUsage.rst:1257 ../../../AMDGPUUsage.rst:1345
#: ../../../AMDGPUUsage.rst:1350 ../../../AMDGPUUsage.rst:1361
#: ../../../AMDGPUUsage.rst:1371 ../../../AMDGPUUsage.rst:1376
#: ../../../AMDGPUUsage.rst:1378 ../../../AMDGPUUsage.rst:1394
#: ../../../AMDGPUUsage.rst:1398 ../../../AMDGPUUsage.rst:1406
#: ../../../AMDGPUUsage.rst:1411
msgid "integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:1149
msgid "Kernel argument size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1150
msgid "\"Align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1150
msgid "Kernel argument alignment in bytes. Must be a power of two."
msgstr ""

#: ../../../AMDGPUUsage.rst:1152
msgid "\"ValueKind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1152
msgid ""
"Kernel argument kind that specifies how to set up the corresponding "
"argument. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1159
msgid "\"ByValue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1158
msgid "The argument is copied directly into the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1164
msgid "\"GlobalBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1162
msgid ""
"A global address space pointer to the buffer data is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1169
msgid "\"DynamicSharedPointer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1167
msgid ""
"A group address space pointer to dynamically allocated LDS is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1174
msgid "\"Sampler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1172
msgid "A global address space pointer to a S# is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1179
msgid "\"Image\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1177
msgid "A global address space pointer to a T# is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1184
msgid "\"Pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1182
msgid ""
"A global address space pointer to an OpenCL pipe is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1190
msgid "\"Queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1187
msgid ""
"A global address space pointer to an OpenCL device enqueue queue is passed "
"in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1196
msgid "\"HiddenGlobalOffsetX\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1193
msgid ""
"The OpenCL grid dispatch global offset for the X dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1202
msgid "\"HiddenGlobalOffsetY\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1199
msgid ""
"The OpenCL grid dispatch global offset for the Y dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1208
msgid "\"HiddenGlobalOffsetZ\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1205
msgid ""
"The OpenCL grid dispatch global offset for the Z dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1214
msgid "\"HiddenNone\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1211
msgid ""
"An argument that is not used by the kernel. Space needs to be left for it, "
"but it does not need to be set up."
msgstr ""

#: ../../../AMDGPUUsage.rst:1219
msgid "\"HiddenPrintfBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1217
msgid ""
"A global address space pointer to the runtime printf buffer is passed in "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1226
msgid "\"HiddenDefaultQueue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1222
msgid ""
"A global address space pointer to the OpenCL device enqueue queue that "
"should be used by the kernel by default is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:1232
msgid "\"HiddenCompletionAction\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1229
msgid ""
"A global address space pointer to help link enqueued kernels into the "
"ancestor tree for determining when the parent kernel has finished."
msgstr ""

#: ../../../AMDGPUUsage.rst:1234
msgid "\"ValueType\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1234
msgid ""
"Kernel argument value type. Only present if \"ValueKind\" is \"ByValue\". "
"For vector data types, the value is for the element type. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1240
msgid "\"Struct\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1241
msgid "\"I8\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1242
msgid "\"U8\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1243
msgid "\"I16\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1244
msgid "\"U16\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1245
msgid "\"F16\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1246
msgid "\"I32\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1247
msgid "\"U32\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1248
msgid "\"F32\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1249
msgid "\"I64\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1250
msgid "\"U64\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1251
msgid "\"F64\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1257
msgid "\"PointeeAlign\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1257
msgid ""
"Alignment in bytes of pointee type for pointer type kernel argument. Must be "
"a power of 2. Only present if \"ValueKind\" is \"DynamicSharedPointer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:1263
msgid "\"AddrSpaceQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1263
msgid ""
"Kernel argument address space qualifier. Only present if \"ValueKind\" is "
"\"GlobalBuffer\" or \"DynamicSharedPointer\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1269
msgid "\"Private\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1270
msgid "\"Global\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1271
msgid "\"Constant\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1272
msgid "\"Local\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1273
msgid "\"Generic\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1274
msgid "\"Region\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1283
msgid "\"AccQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1283
msgid ""
"Kernel argument access qualifier. Only present if \"ValueKind\" is \"Image\" "
"or \"Pipe\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1289 ../../../AMDGPUUsage.rst:1309
msgid "\"ReadOnly\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1290 ../../../AMDGPUUsage.rst:1310
msgid "\"WriteOnly\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1291 ../../../AMDGPUUsage.rst:1311
msgid "\"ReadWrite\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1296
msgid "\"ActualAccQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1296
msgid ""
"The actual memory accesses performed by the kernel on the kernel argument. "
"Only present if \"ValueKind\" is \"GlobalBuffer\", \"Image\", or \"Pipe\". "
"This may be more restrictive than indicated by \"AccQual\" to reflect what "
"the kernel actual does. If not present then the runtime must assume what is "
"implied by \"AccQual\" and \"IsConst\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1313
msgid "\"IsConst\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1313 ../../../AMDGPUUsage.rst:1318
#: ../../../AMDGPUUsage.rst:1323 ../../../AMDGPUUsage.rst:1328
msgid "boolean"
msgstr ""

#: ../../../AMDGPUUsage.rst:1313
msgid ""
"Indicates if the kernel argument is const qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:1318
msgid "\"IsRestrict\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1318
msgid ""
"Indicates if the kernel argument is restrict qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:1323
msgid "\"IsVolatile\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1323
msgid ""
"Indicates if the kernel argument is volatile qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:1328
msgid "\"IsPipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1328
msgid ""
"Indicates if the kernel argument is pipe qualified. Only present if "
"\"ValueKind\" is \"Pipe\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:1339
msgid "AMDHSA Code Object Kernel Code Properties Metadata Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:1345
msgid "\"KernargSegmentSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1345
msgid ""
"The size in bytes of the kernarg segment that holds the values of the "
"arguments to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:1350
msgid "\"GroupSegmentFixedSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1350
msgid ""
"The amount of group segment memory required by a work-group in bytes. This "
"does not include any dynamically allocated group segment memory that may be "
"added when the kernel is dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:1361
msgid "\"PrivateSegmentFixedSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1361
msgid ""
"The amount of fixed private address space memory required for a work-item in "
"bytes. If the kernel uses a dynamic call stack then additional space must be "
"added to this value for the call stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:1371
msgid "\"KernargSegmentAlign\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1371
msgid ""
"The maximum byte alignment of arguments in the kernarg segment. Must be a "
"power of 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:1376
msgid "\"WavefrontSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1376
msgid "Wavefront size. Must be a power of 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:1378
msgid "\"NumSGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1378
msgid ""
"Number of scalar registers used by a wavefront for GFX6-GFX9. This includes "
"the special SGPRs for VCC, Flat Scratch (GFX7-GFX9) and XNACK (for GFX8-"
"GFX9). It does not include the 16 SGPR added if a trap handler is enabled. "
"It is not rounded up to the allocation granularity."
msgstr ""

#: ../../../AMDGPUUsage.rst:1394
msgid "\"NumVGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1394
msgid "Number of vector registers used by each work-item for GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:1398
msgid "\"MaxFlatWorkGroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1398
msgid ""
"Maximum flat work-group size supported by the kernel in work-items. Must be "
">=1 and consistent with ReqdWorkGroupSize if not 0, 0, 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:1406
msgid "\"NumSpilledSGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1406
msgid ""
"Number of stores from a scalar register to a register allocator created "
"spill location."
msgstr ""

#: ../../../AMDGPUUsage.rst:1411
msgid "\"NumSpilledVGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1411
msgid ""
"Number of stores from a vector register to a register allocator created "
"spill location."
msgstr ""

#: ../../../AMDGPUUsage.rst:1421
msgid "Kernel Dispatch"
msgstr ""

#: ../../../AMDGPUUsage.rst:1423
msgid ""
"The HSA architected queuing language (AQL) defines a user space memory "
"interface that can be used to control the dispatch of kernels, in an agent "
"independent way. An agent can have zero or more AQL queues created for it "
"using the ROCm runtime, in which AQL packets (all of which are 64 bytes) can "
"be placed. See the *HSA Platform System Architecture Specification* [HSA]_ "
"for the AQL queue mechanics and packet layouts."
msgstr ""

#: ../../../AMDGPUUsage.rst:1430
msgid ""
"The packet processor of a kernel agent is responsible for detecting and "
"dispatching HSA kernels from the AQL queues associated with it. For AMD GPUs "
"the packet processor is implemented by the hardware command processor (CP), "
"asynchronous dispatch controller (ADC) and shader processor input controller "
"(SPI)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1436
msgid ""
"The ROCm runtime can be used to allocate an AQL queue object. It uses the "
"kernel mode driver to initialize and register the AQL queue with CP."
msgstr ""

#: ../../../AMDGPUUsage.rst:1439
msgid ""
"To dispatch a kernel the following actions are performed. This can occur in "
"the CPU host program, or from an HSA kernel executing on a GPU."
msgstr ""

#: ../../../AMDGPUUsage.rst:1442
msgid ""
"A pointer to an AQL queue for the kernel agent on which the kernel is to be "
"executed is obtained."
msgstr ""

#: ../../../AMDGPUUsage.rst:1444
msgid ""
"A pointer to the kernel descriptor (see :ref:`amdgpu-amdhsa-kernel-"
"descriptor`) of the kernel to execute is obtained. It must be for a kernel "
"that is contained in a code object that that was loaded by the ROCm runtime "
"on the kernel agent with which the AQL queue is associated."
msgstr ""

#: ../../../AMDGPUUsage.rst:1449
msgid ""
"Space is allocated for the kernel arguments using the ROCm runtime allocator "
"for a memory region with the kernarg property for the kernel agent that will "
"execute the kernel. It must be at least 16 byte aligned."
msgstr ""

#: ../../../AMDGPUUsage.rst:1452
msgid ""
"Kernel argument values are assigned to the kernel argument memory "
"allocation. The layout is defined in the *HSA Programmer's Language "
"Reference* [HSA]_. For AMDGPU the kernel execution directly accesses the "
"kernel argument memory in the same way constant memory is accessed. (Note "
"that the HSA specification allows an implementation to copy the kernel "
"argument contents to another location that is accessed by the kernel.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1458
msgid ""
"An AQL kernel dispatch packet is created on the AQL queue. The ROCm runtime "
"api uses 64 bit atomic operations to reserve space in the AQL queue for the "
"packet. The packet must be set up, and the final write must use an atomic "
"store release to set the packet kind to ensure the packet contents are "
"visible to the kernel agent. AQL defines a doorbell signal mechanism to "
"notify the kernel agent that the AQL queue has been updated. These rules, "
"and the layout of the AQL queue and kernel dispatch packet is defined in the "
"*HSA System Architecture Specification* [HSA]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:1466
msgid ""
"A kernel dispatch packet includes information about the actual dispatch, "
"such as grid and work-group size, together with information from the code "
"object about the kernel, such as segment sizes. The ROCm runtime queries on "
"the kernel symbol can be used to obtain the code object values which are "
"recorded in the :ref:`amdgpu-amdhsa-code-object-metadata`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1471
msgid ""
"CP executes micro-code and is responsible for detecting and setting up the "
"GPU to execute the wavefronts of a kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:1473
msgid ""
"CP ensures that when the a wavefront starts executing the kernel machine "
"code, the scalar general purpose registers (SGPR) and vector general purpose "
"registers (VGPR) are set up as required by the machine code. The required "
"setup is defined in the :ref:`amdgpu-amdhsa-kernel-descriptor`. The initial "
"register state is defined in :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1479
msgid ""
"The prolog of the kernel machine code (see :ref:`amdgpu-amdhsa-kernel-"
"prolog`) sets up the machine state as necessary before continuing executing "
"the machine code that corresponds to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:1482
msgid ""
"When the kernel dispatch has completed execution, CP signals the completion "
"signal specified in the kernel dispatch packet if not 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:1488
msgid "Memory Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:1490
msgid "The memory space properties are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1492
msgid "AMDHSA Memory Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:1496
msgid "Memory Space Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:1496
msgid "HSA Segment Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:1496
msgid "Hardware Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:1496
msgid "Address Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:1496
msgid "NULL Value"
msgstr ""

#: ../../../AMDGPUUsage.rst:1499
msgid "Private"
msgstr ""

#: ../../../AMDGPUUsage.rst:1499 ../../../AMDGPUUsage.rst:2606
#: ../../../AMDGPUUsage.rst:2621
msgid "private"
msgstr ""

#: ../../../AMDGPUUsage.rst:1499
msgid "scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:1499 ../../../AMDGPUUsage.rst:1500
#: ../../../AMDGPUUsage.rst:1505 ../../../AMDGPUUsage.rst:1905
#: ../../../AMDGPUUsage.rst:2058
msgid "32"
msgstr ""

#: ../../../AMDGPUUsage.rst:1499
msgid "0x00000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:1500
msgid "Local"
msgstr ""

#: ../../../AMDGPUUsage.rst:1500
msgid "group"
msgstr ""

#: ../../../AMDGPUUsage.rst:1500
msgid "LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:1500
msgid "0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:1501 ../../../AMDGPUUsage.rst:2604
#: ../../../AMDGPUUsage.rst:2619 ../../../AMDGPUUsage.rst:2637
#: ../../../AMDGPUUsage.rst:2643 ../../../AMDGPUUsage.rst:2645
#: ../../../AMDGPUUsage.rst:2653 ../../../AMDGPUUsage.rst:2663
#: ../../../AMDGPUUsage.rst:2666 ../../../AMDGPUUsage.rst:2699
#: ../../../AMDGPUUsage.rst:2749 ../../../AMDGPUUsage.rst:2752
#: ../../../AMDGPUUsage.rst:2787 ../../../AMDGPUUsage.rst:2962
#: ../../../AMDGPUUsage.rst:2965 ../../../AMDGPUUsage.rst:3008
#: ../../../AMDGPUUsage.rst:3048 ../../../AMDGPUUsage.rst:3051
#: ../../../AMDGPUUsage.rst:3094 ../../../AMDGPUUsage.rst:3249
#: ../../../AMDGPUUsage.rst:3252 ../../../AMDGPUUsage.rst:3327
#: ../../../AMDGPUUsage.rst:3623 ../../../AMDGPUUsage.rst:3628
#: ../../../AMDGPUUsage.rst:3689 ../../../AMDGPUUsage.rst:3771
#: ../../../AMDGPUUsage.rst:3776 ../../../AMDGPUUsage.rst:3781
#: ../../../AMDGPUUsage.rst:3786
msgid "global"
msgstr ""

#: ../../../AMDGPUUsage.rst:1501 ../../../AMDGPUUsage.rst:1502
#: ../../../AMDGPUUsage.rst:1504
msgid "0x0000000000000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:1502 ../../../AMDGPUUsage.rst:2607
#: ../../../AMDGPUUsage.rst:2622
msgid "constant"
msgstr ""

#: ../../../AMDGPUUsage.rst:1502
msgid "*same as global*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1504
msgid "Generic"
msgstr ""

#: ../../../AMDGPUUsage.rst:1504
msgid "flat"
msgstr ""

#: ../../../AMDGPUUsage.rst:1505
msgid "Region"
msgstr ""

#: ../../../AMDGPUUsage.rst:1505
msgid "N/A"
msgstr ""

#: ../../../AMDGPUUsage.rst:1505
msgid "GDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:1505
msgid "*not implemented for AMDHSA*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1509
msgid ""
"The global and constant memory spaces both use global virtual addresses, "
"which are the same virtual address space used by the CPU. However, some "
"virtual addresses may only be accessible to the CPU, some only accessible by "
"the GPU, and some by both."
msgstr ""

#: ../../../AMDGPUUsage.rst:1514
msgid ""
"Using the constant memory space indicates that the data will not change "
"during the execution of the kernel. This allows scalar read instructions to "
"be used. The vector and scalar L1 caches are invalidated of volatile data "
"before each kernel dispatch execution to allow constant memory to change "
"values between kernel dispatches."
msgstr ""

#: ../../../AMDGPUUsage.rst:1520
msgid ""
"The local memory space uses the hardware Local Data Store (LDS) which is "
"automatically allocated when the hardware creates work-groups of wavefronts, "
"and freed when all the wavefronts of a work-group have terminated. The data "
"store (DS) instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:1525
msgid ""
"The private memory space uses the hardware scratch memory support. If the "
"kernel uses scratch, then the hardware allocates memory that is accessed "
"using wavefront lane dword (4 byte) interleaving. The mapping used from "
"private address to physical address is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1530
msgid ""
"``wavefront-scratch-base + (private-address * wavefront-size * 4) + "
"(wavefront-lane-id * 4)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1534
msgid ""
"There are different ways that the wavefront scratch base address is "
"determined by a wavefront (see :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`). This memory can be accessed in an interleaved manner using buffer "
"instruction with the scratch buffer descriptor and per wavefront scratch "
"offset, by the scratch instructions, or by flat instructions. If each lane "
"of a wavefront accesses the same private address, the interleaving results "
"in adjacent dwords being accessed and hence requires fewer cache lines to be "
"fetched. Multi-dword access is not supported except by flat and scratch "
"instructions in GFX9."
msgstr ""

#: ../../../AMDGPUUsage.rst:1543
msgid ""
"The generic address space uses the hardware flat address support available "
"in GFX7-GFX9. This uses two fixed ranges of virtual addresses (the private "
"and local appertures), that are outside the range of addressible global "
"memory, to map from a flat address to a private or local address."
msgstr ""

#: ../../../AMDGPUUsage.rst:1548
msgid ""
"FLAT instructions can take a flat address and access global, private "
"(scratch) and group (LDS) memory depending in if the address is within one "
"of the apperture ranges. Flat access to scratch requires hardware aperture "
"setup and setup in the kernel prologue (see :ref:`amdgpu-amdhsa-flat-"
"scratch`). Flat access to LDS requires hardware aperture setup and M0 (GFX7-"
"GFX8) register setup (see :ref:`amdgpu-amdhsa-m0`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1555
msgid ""
"To convert between a segment address and a flat address the base address of "
"the appertures address can be used. For GFX7-GFX8 these are available in "
"the :ref:`amdgpu-amdhsa-hsa-aql-queue` the address of which can be obtained "
"with Queue Ptr SGPR (see :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`). For GFX9 the appature base addresses are directly available as "
"inline constant registers ``SRC_SHARED_BASE/LIMIT`` and ``SRC_PRIVATE_BASE/"
"LIMIT``. In 64 bit address mode the apperture sizes are 2^32 bytes and the "
"base is aligned to 2^32 which makes it easier to convert from flat to "
"segment or segment to flat."
msgstr ""

#: ../../../AMDGPUUsage.rst:1565
msgid "Image and Samplers"
msgstr ""

#: ../../../AMDGPUUsage.rst:1567
msgid ""
"Image and sample handles created by the ROCm runtime are 64 bit addresses of "
"a hardware 32 byte V# and 48 byte S# object respectively. In order to "
"support the HSA ``query_sampler`` operations two extra dwords are used to "
"store the HSA BRIG enumeration values for the queries that are not trivially "
"deducible from the S# representation."
msgstr ""

#: ../../../AMDGPUUsage.rst:1574
msgid "HSA Signals"
msgstr ""

#: ../../../AMDGPUUsage.rst:1576
msgid ""
"HSA signal handles created by the ROCm runtime are 64 bit addresses of a "
"structure allocated in memory accessible from both the CPU and GPU. The "
"structure is defined by the ROCm runtime and subject to change between "
"releases (see [AMD-ROCm-github]_)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1584
msgid "HSA AQL Queue"
msgstr ""

#: ../../../AMDGPUUsage.rst:1586
msgid ""
"The HSA AQL queue structure is defined by the ROCm runtime and subject to "
"change between releases (see [AMD-ROCm-github]_). For some processors it "
"contains fields needed to implement certain language features such as the "
"flat address aperture bases. It also contains fields used by CP such as "
"managing the allocation of scratch memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:1595
msgid "Kernel Descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:1597
msgid ""
"A kernel descriptor consists of the information needed by CP to initiate the "
"execution of a kernel, including the entry point address of the machine code "
"that implements the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:1602 ../../../AMDGPUUsage.rst:1607
msgid "Kernel Descriptor for GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:1604
msgid ""
"CP microcode requires the Kernel descriptor to be allocated on 64 byte "
"alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:1611 ../../../AMDGPUUsage.rst:1684
#: ../../../AMDGPUUsage.rst:1914
msgid "Bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:1611 ../../../AMDGPUUsage.rst:1684
#: ../../../AMDGPUUsage.rst:1914
msgid "Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:1611 ../../../AMDGPUUsage.rst:1684
#: ../../../AMDGPUUsage.rst:1914
msgid "Field Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:1613
msgid "31:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:1613 ../../../AMDGPUUsage.rst:1622
#: ../../../AMDGPUUsage.rst:1640 ../../../AMDGPUUsage.rst:1647
msgid "4 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1613
msgid "GROUP_SEGMENT_FIXED_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:1613
msgid ""
"The amount of fixed local address space memory required for a work-group in "
"bytes. This does not include any dynamically allocated local address space "
"memory that may be added when the kernel is dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:1622
msgid "63:32"
msgstr ""

#: ../../../AMDGPUUsage.rst:1622
msgid "PRIVATE_SEGMENT_FIXED_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:1622
msgid ""
"The amount of fixed private address space memory required for a work-item in "
"bytes. If is_dynamic_callstack is 1 then additional space must be added to "
"this value for the call stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:1630
msgid "127:64"
msgstr ""

#: ../../../AMDGPUUsage.rst:1630 ../../../AMDGPUUsage.rst:1631
#: ../../../AMDGPUUsage.rst:1674
msgid "8 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1630 ../../../AMDGPUUsage.rst:1638
#: ../../../AMDGPUUsage.rst:1673 ../../../AMDGPUUsage.rst:1674
#: ../../../AMDGPUUsage.rst:1887 ../../../AMDGPUUsage.rst:1904
#: ../../../AMDGPUUsage.rst:2057
msgid "Reserved, must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:1631
msgid "191:128"
msgstr ""

#: ../../../AMDGPUUsage.rst:1631
msgid "KERNEL_CODE_ENTRY_BYTE_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:1631
msgid ""
"Byte offset (possibly negative) from base address of kernel descriptor to "
"kernel's entry point instruction which must be 256 byte aligned."
msgstr ""

#: ../../../AMDGPUUsage.rst:1638
msgid "383:192"
msgstr ""

#: ../../../AMDGPUUsage.rst:1638
msgid "24 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1640
msgid "415:384"
msgstr ""

#: ../../../AMDGPUUsage.rst:1640
msgid "COMPUTE_PGM_RSRC1"
msgstr ""

#: ../../../AMDGPUUsage.rst:1640
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC1`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc1-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1647
msgid "447:416"
msgstr ""

#: ../../../AMDGPUUsage.rst:1647
msgid "COMPUTE_PGM_RSRC2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1647
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC2`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1654
msgid "448"
msgstr ""

#: ../../../AMDGPUUsage.rst:1654 ../../../AMDGPUUsage.rst:1666
#: ../../../AMDGPUUsage.rst:1667 ../../../AMDGPUUsage.rst:1668
#: ../../../AMDGPUUsage.rst:1669 ../../../AMDGPUUsage.rst:1670
#: ../../../AMDGPUUsage.rst:1671 ../../../AMDGPUUsage.rst:1673
#: ../../../AMDGPUUsage.rst:1826 ../../../AMDGPUUsage.rst:1835
#: ../../../AMDGPUUsage.rst:1846 ../../../AMDGPUUsage.rst:1854
#: ../../../AMDGPUUsage.rst:1869 ../../../AMDGPUUsage.rst:1878
#: ../../../AMDGPUUsage.rst:1886 ../../../AMDGPUUsage.rst:1916
#: ../../../AMDGPUUsage.rst:1931 ../../../AMDGPUUsage.rst:1938
#: ../../../AMDGPUUsage.rst:1946 ../../../AMDGPUUsage.rst:1954
#: ../../../AMDGPUUsage.rst:1962 ../../../AMDGPUUsage.rst:1977
#: ../../../AMDGPUUsage.rst:1993 ../../../AMDGPUUsage.rst:2033
#: ../../../AMDGPUUsage.rst:2043 ../../../AMDGPUUsage.rst:2046
#: ../../../AMDGPUUsage.rst:2048 ../../../AMDGPUUsage.rst:2050
#: ../../../AMDGPUUsage.rst:2052 ../../../AMDGPUUsage.rst:2054
#: ../../../AMDGPUUsage.rst:2057
msgid "1 bit"
msgstr ""

#: ../../../AMDGPUUsage.rst:1654
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _BUFFER"
msgstr ""

#: ../../../AMDGPUUsage.rst:1654
msgid ""
"Enable the setup of the SGPR user data registers (see :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1659
msgid ""
"The total number of SGPR user data registers requested must not exceed 16 "
"and match value in ``compute_pgm_rsrc2.user_sgpr.user_sgpr_count``. Any "
"requests beyond 16 will be ignored."
msgstr ""

#: ../../../AMDGPUUsage.rst:1666
msgid "449"
msgstr ""

#: ../../../AMDGPUUsage.rst:1666
msgid "ENABLE_SGPR_DISPATCH_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:1666 ../../../AMDGPUUsage.rst:1667
#: ../../../AMDGPUUsage.rst:1668 ../../../AMDGPUUsage.rst:1669
#: ../../../AMDGPUUsage.rst:1670 ../../../AMDGPUUsage.rst:1671
msgid "*see above*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1667
msgid "450"
msgstr ""

#: ../../../AMDGPUUsage.rst:1667
msgid "ENABLE_SGPR_QUEUE_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:1668
msgid "451"
msgstr ""

#: ../../../AMDGPUUsage.rst:1668
msgid "ENABLE_SGPR_KERNARG_SEGMENT_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:1669
msgid "452"
msgstr ""

#: ../../../AMDGPUUsage.rst:1669
msgid "ENABLE_SGPR_DISPATCH_ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:1670
msgid "453"
msgstr ""

#: ../../../AMDGPUUsage.rst:1670
msgid "ENABLE_SGPR_FLAT_SCRATCH_INIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:1671
msgid "454"
msgstr ""

#: ../../../AMDGPUUsage.rst:1671
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:1673
msgid "455"
msgstr ""

#: ../../../AMDGPUUsage.rst:1674
msgid "511:456"
msgstr ""

#: ../../../AMDGPUUsage.rst:1675
msgid "512"
msgstr ""

#: ../../../AMDGPUUsage.rst:1675
msgid "**Total size 64 bytes.**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1680
msgid "compute_pgm_rsrc1 for GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:1686
msgid "5:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:1686
msgid "6 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:1686
msgid "GRANULATED_WORKITEM_VGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:1686
msgid ""
"Number of vector register blocks used by each work-item; granularity is "
"device specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1693 ../../../AMDGPUUsage.rst:4484
#: ../../../AMDGPUUsage.rst:4486 ../../../AMDGPUUsage.rst:4488
#: ../../../AMDGPUUsage.rst:4490 ../../../AMDGPUUsage.rst:4492
#: ../../../AMDGPUUsage.rst:4494 ../../../AMDGPUUsage.rst:4496
#: ../../../AMDGPUUsage.rst:4498 ../../../AMDGPUUsage.rst:4500
#: ../../../AMDGPUUsage.rst:4502 ../../../AMDGPUUsage.rst:4504
#: ../../../AMDGPUUsage.rst:4506 ../../../AMDGPUUsage.rst:4508
#: ../../../AMDGPUUsage.rst:4510 ../../../AMDGPUUsage.rst:4512
#: ../../../AMDGPUUsage.rst:4516 ../../../AMDGPUUsage.rst:4519
#: ../../../AMDGPUUsage.rst:4522 ../../../AMDGPUUsage.rst:4533
#: ../../../AMDGPUUsage.rst:4537 ../../../AMDGPUUsage.rst:4541
#: ../../../AMDGPUUsage.rst:4545 ../../../AMDGPUUsage.rst:4549
#: ../../../AMDGPUUsage.rst:4551 ../../../AMDGPUUsage.rst:4555
#: ../../../AMDGPUUsage.rst:4557 ../../../AMDGPUUsage.rst:4559
#: ../../../AMDGPUUsage.rst:4561 ../../../AMDGPUUsage.rst:4563
#: ../../../AMDGPUUsage.rst:4565 ../../../AMDGPUUsage.rst:4567
msgid "GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:1692
msgid "vgprs_used 0..256"
msgstr ""

#: ../../../AMDGPUUsage.rst:1693
msgid "max(0, ceil(vgprs_used / 4) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1695
msgid ""
"Where vgprs_used is defined as the highest VGPR number explicitly referenced "
"plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:1700
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.VGPRS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1703
msgid ""
"The :ref:`amdgpu-assembler` calculates this automatically for the selected "
"processor from values provided to the `.amdhsa_kernel` directive by the `."
"amdhsa_next_free_vgpr` nested directive (see :ref:`amdhsa-kernel-directives-"
"table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1714
msgid "9:6"
msgstr ""

#: ../../../AMDGPUUsage.rst:1714
msgid "4 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:1714
msgid "GRANULATED_WAVEFRONT_SGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:1714
msgid ""
"Number of scalar register blocks used by a wavefront; granularity is device "
"specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1720 ../../../AMDGPUUsage.rst:1886
#: ../../../AMDGPUUsage.rst:2397
msgid "GFX6-GFX8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1720 ../../../AMDGPUUsage.rst:1723
msgid "sgprs_used 0..112"
msgstr ""

#: ../../../AMDGPUUsage.rst:1721
msgid "max(0, ceil(sgprs_used / 8) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1724 ../../../AMDGPUUsage.rst:1902
#: ../../../AMDGPUUsage.rst:2247 ../../../AMDGPUUsage.rst:2401
#: ../../../AMDGPUUsage.rst:2436 ../../../AMDGPUUsage.rst:4553
msgid "GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:1724
msgid "2 * max(0, ceil(sgprs_used / 16) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1726
msgid ""
"Where sgprs_used is defined as the highest SGPR number explicitly referenced "
"plus one, plus a target-specific number of additional special SGPRs for VCC, "
"FLAT_SCRATCH (GFX7+) and XNACK_MASK (GFX8+), and any additional target-"
"specific limitations. It does not include the 16 SGPRs added if a trap "
"handler is enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:1742
msgid ""
"The target-specific limitations and special SGPR layout are defined in the "
"hardware documentation, which can be found in the :ref:`amdgpu-processors` "
"table."
msgstr ""

#: ../../../AMDGPUUsage.rst:1751
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.SGPRS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1754
msgid ""
"The :ref:`amdgpu-assembler` calculates this automatically for the selected "
"processor from values provided to the `.amdhsa_kernel` directive by the `."
"amdhsa_next_free_sgpr` and `.amdhsa_reserve_*` nested directives (see :ref:"
"`amdhsa-kernel-directives-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1766
msgid "11:10"
msgstr ""

#: ../../../AMDGPUUsage.rst:1766 ../../../AMDGPUUsage.rst:1774
#: ../../../AMDGPUUsage.rst:1787 ../../../AMDGPUUsage.rst:1800
#: ../../../AMDGPUUsage.rst:1813 ../../../AMDGPUUsage.rst:1969
msgid "2 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:1766
msgid "PRIORITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:1766 ../../../AMDGPUUsage.rst:1826
#: ../../../AMDGPUUsage.rst:1846 ../../../AMDGPUUsage.rst:1869
#: ../../../AMDGPUUsage.rst:1878 ../../../AMDGPUUsage.rst:1931
#: ../../../AMDGPUUsage.rst:1977 ../../../AMDGPUUsage.rst:1993
#: ../../../AMDGPUUsage.rst:2012
msgid "Must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:1768
msgid "Start executing wavefront at the specified priority."
msgstr ""

#: ../../../AMDGPUUsage.rst:1771
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.PRIORITY``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1774
msgid "13:12"
msgstr ""

#: ../../../AMDGPUUsage.rst:1774
msgid "FLOAT_ROUND_MODE_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:1774
msgid ""
"Wavefront starts execution with specified rounding mode for single (32 bit) "
"floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:1781 ../../../AMDGPUUsage.rst:1794
msgid ""
"Floating point rounding mode values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1785 ../../../AMDGPUUsage.rst:1798
#: ../../../AMDGPUUsage.rst:1811 ../../../AMDGPUUsage.rst:1824
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FLOAT_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1787
msgid "15:14"
msgstr ""

#: ../../../AMDGPUUsage.rst:1787
msgid "FLOAT_ROUND_MODE_16_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:1787
msgid ""
"Wavefront starts execution with specified rounding denorm mode for half/"
"double (16 and 64 bit) floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:1800
msgid "17:16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1800
msgid "FLOAT_DENORM_MODE_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:1800
msgid ""
"Wavefront starts execution with specified denorm mode for single (32 bit)  "
"floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:1807 ../../../AMDGPUUsage.rst:1820
msgid ""
"Floating point denorm mode values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1813
msgid "19:18"
msgstr ""

#: ../../../AMDGPUUsage.rst:1813
msgid "FLOAT_DENORM_MODE_16_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:1813
msgid ""
"Wavefront starts execution with specified denorm mode for half/double (16 "
"and 64 bit) floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:1826
msgid "20"
msgstr ""

#: ../../../AMDGPUUsage.rst:1826
msgid "PRIV"
msgstr ""

#: ../../../AMDGPUUsage.rst:1828
msgid "Start executing wavefront in privilege trap handler mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:1832
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.PRIV``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1835
msgid "21"
msgstr ""

#: ../../../AMDGPUUsage.rst:1835
msgid "ENABLE_DX10_CLAMP"
msgstr ""

#: ../../../AMDGPUUsage.rst:1835
msgid ""
"Wavefront starts execution with DX10 clamp mode enabled. Used by the vector "
"ALU to force DX10 style treatment of NaN's (when set, clamp NaN to zero, "
"otherwise pass NaN through)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1844
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.DX10_CLAMP``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1846
msgid "22"
msgstr ""

#: ../../../AMDGPUUsage.rst:1846
msgid "DEBUG_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:1848
msgid "Start executing wavefront in single step mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:1851
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.DEBUG_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1854
msgid "23"
msgstr ""

#: ../../../AMDGPUUsage.rst:1854
msgid "ENABLE_IEEE_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:1854
msgid ""
"Wavefront starts execution with IEEE mode enabled. Floating point opcodes "
"that support exception flag gathering will quiet and propagate signaling-NaN "
"inputs per IEEE 754-2008. Min_dx10 and max_dx10 become IEEE 754-2008 "
"compliant due to signaling-NaN propagation and quieting."
msgstr ""

#: ../../../AMDGPUUsage.rst:1867
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.IEEE_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1869 ../../../AMDGPUUsage.rst:2033
msgid "24"
msgstr ""

#: ../../../AMDGPUUsage.rst:1869
msgid "BULKY"
msgstr ""

#: ../../../AMDGPUUsage.rst:1871
msgid "Only one work-group allowed to execute on a compute unit."
msgstr ""

#: ../../../AMDGPUUsage.rst:1875
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.BULKY``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1878 ../../../AMDGPUUsage.rst:2043
msgid "25"
msgstr ""

#: ../../../AMDGPUUsage.rst:1878
msgid "CDBG_USER"
msgstr ""

#: ../../../AMDGPUUsage.rst:1880
msgid "Flag that can be used to control debugging code."
msgstr ""

#: ../../../AMDGPUUsage.rst:1883
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.CDBG_USER``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1886 ../../../AMDGPUUsage.rst:2046
msgid "26"
msgstr ""

#: ../../../AMDGPUUsage.rst:1886
msgid "FP16_OVFL"
msgstr ""

#: ../../../AMDGPUUsage.rst:1889
msgid "Wavefront starts execution with specified fp16 overflow mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:1893
msgid "If 0, fp16 overflow generates +/-INF values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1895
msgid ""
"If 1, fp16 overflow that is the result of an +/-INF input value or divide by "
"0 produces a +/-INF, otherwise clamps computed overflow to +/-MAX_FP16 as "
"appropriate."
msgstr ""

#: ../../../AMDGPUUsage.rst:1902
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FP16_OVFL``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1904
msgid "31:27"
msgstr ""

#: ../../../AMDGPUUsage.rst:1904 ../../../AMDGPUUsage.rst:1923
msgid "5 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:1905
msgid "**Total size 4 bytes**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1910
msgid "compute_pgm_rsrc2 for GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:1916
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _WAVEFRONT_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:1916
msgid ""
"Enable the setup of the SGPR wavefront scratch offset system register (see :"
"ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1921
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.SCRATCH_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1923
msgid "5:1"
msgstr ""

#: ../../../AMDGPUUsage.rst:1923
msgid "USER_SGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:1923
msgid ""
"The total number of SGPR user data registers requested. This number must "
"match the number of user data registers enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:1929
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.USER_SGPR``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1931
msgid "ENABLE_TRAP_HANDLER"
msgstr ""

#: ../../../AMDGPUUsage.rst:1933
msgid ""
"This bit represents ``COMPUTE_PGM_RSRC2.TRAP_PRESENT``, which is set by the "
"CP if the runtime has installed a trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:1938
msgid "ENABLE_SGPR_WORKGROUP_ID_X"
msgstr ""

#: ../../../AMDGPUUsage.rst:1938
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the X "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1944
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_X_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1946
msgid "ENABLE_SGPR_WORKGROUP_ID_Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:1946
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the Y "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1952
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_Y_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1954
msgid "ENABLE_SGPR_WORKGROUP_ID_Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:1954
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the Z "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1960
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_Z_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1962
msgid "ENABLE_SGPR_WORKGROUP_INFO"
msgstr ""

#: ../../../AMDGPUUsage.rst:1962
msgid ""
"Enable the setup of the system SGPR register for work-group information "
"(see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1967
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_SIZE_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1969
msgid "12:11"
msgstr ""

#: ../../../AMDGPUUsage.rst:1969
msgid "ENABLE_VGPR_WORKITEM_ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:1969
msgid ""
"Enable the setup of the VGPR system registers used for the work-item ID. :"
"ref:`amdgpu-amdhsa-system-vgpr-work-item-id-enumeration-values-table` "
"defines the values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1975
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TIDIG_CMP_CNT``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1977
msgid "ENABLE_EXCEPTION_ADDRESS_WATCH"
msgstr ""

#: ../../../AMDGPUUsage.rst:1979
msgid ""
"Wavefront starts execution with address watch exceptions enabled which are "
"generated when L1 has witnessed a thread access an *address of interest*."
msgstr ""

#: ../../../AMDGPUUsage.rst:1987
msgid ""
"CP is responsible for filling in the address watch bit in "
"``COMPUTE_PGM_RSRC2.EXCP_EN_MSB`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:1993
msgid "14"
msgstr ""

#: ../../../AMDGPUUsage.rst:1993
msgid "ENABLE_EXCEPTION_MEMORY"
msgstr ""

#: ../../../AMDGPUUsage.rst:1995
msgid ""
"Wavefront starts execution with memory violation exceptions exceptions "
"enabled which are generated when a memory violation has occurred for this "
"wavefront from L1 or LDS (write-to-read-only-memory, mis-aligned atomic, LDS "
"address out of range, illegal address, etc.)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2007
msgid ""
"CP sets the memory violation bit in ``COMPUTE_PGM_RSRC2.EXCP_EN_MSB`` "
"according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:2012
msgid "23:15"
msgstr ""

#: ../../../AMDGPUUsage.rst:2012
msgid "9 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:2012
msgid "GRANULATED_LDS_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:2014
msgid ""
"CP uses the rounded value from the dispatch packet, not this value, as the "
"dispatch may contain dynamically allocated group segment memory. CP writes "
"directly to ``COMPUTE_PGM_RSRC2.LDS_SIZE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2023
msgid ""
"Amount of group segment (LDS) to allocate for each work-group. Granularity "
"is device specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2028
msgid "GFX6:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2029
msgid "roundup(lds-size / (64 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:2031
msgid "GFX7-GFX9:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2031
msgid "roundup(lds-size / (128 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:2033
msgid "ENABLE_EXCEPTION_IEEE_754_FP _INVALID_OPERATION"
msgstr ""

#: ../../../AMDGPUUsage.rst:2033
msgid "Wavefront starts execution with specified exceptions enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:2037
msgid ""
"Used by CP to set up ``COMPUTE_PGM_RSRC2.EXCP_EN`` (set from bits 0..6)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2041
msgid "IEEE 754 FP Invalid Operation"
msgstr ""

#: ../../../AMDGPUUsage.rst:2043
msgid "ENABLE_EXCEPTION_FP_DENORMAL _SOURCE"
msgstr ""

#: ../../../AMDGPUUsage.rst:2043
msgid "FP Denormal one or more input operands is a denormal number"
msgstr ""

#: ../../../AMDGPUUsage.rst:2046
msgid "ENABLE_EXCEPTION_IEEE_754_FP _DIVISION_BY_ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:2046
msgid "IEEE 754 FP Division by Zero"
msgstr ""

#: ../../../AMDGPUUsage.rst:2048
msgid "27"
msgstr ""

#: ../../../AMDGPUUsage.rst:2048
msgid "ENABLE_EXCEPTION_IEEE_754_FP _OVERFLOW"
msgstr ""

#: ../../../AMDGPUUsage.rst:2048
msgid "IEEE 754 FP FP Overflow"
msgstr ""

#: ../../../AMDGPUUsage.rst:2050
msgid "28"
msgstr ""

#: ../../../AMDGPUUsage.rst:2050
msgid "ENABLE_EXCEPTION_IEEE_754_FP _UNDERFLOW"
msgstr ""

#: ../../../AMDGPUUsage.rst:2050
msgid "IEEE 754 FP Underflow"
msgstr ""

#: ../../../AMDGPUUsage.rst:2052
msgid "29"
msgstr ""

#: ../../../AMDGPUUsage.rst:2052
msgid "ENABLE_EXCEPTION_IEEE_754_FP _INEXACT"
msgstr ""

#: ../../../AMDGPUUsage.rst:2052
msgid "IEEE 754 FP Inexact"
msgstr ""

#: ../../../AMDGPUUsage.rst:2054
msgid "30"
msgstr ""

#: ../../../AMDGPUUsage.rst:2054
msgid "ENABLE_EXCEPTION_INT_DIVIDE_BY _ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:2054
msgid "Integer Division by Zero (rcp_iflag_f32 instruction only)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2057
msgid "31"
msgstr ""

#: ../../../AMDGPUUsage.rst:2058
msgid "**Total size 4 bytes.**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2063
msgid "Floating Point Rounding Mode Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2067 ../../../AMDGPUUsage.rst:2081
#: ../../../AMDGPUUsage.rst:2096
msgid "Enumeration Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:2069
msgid "FLOAT_ROUND_MODE_NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:2069
msgid "Round Ties To Even"
msgstr ""

#: ../../../AMDGPUUsage.rst:2070
msgid "FLOAT_ROUND_MODE_PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:2070
msgid "Round Toward +infinity"
msgstr ""

#: ../../../AMDGPUUsage.rst:2071
msgid "FLOAT_ROUND_MODE_MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:2071
msgid "Round Toward -infinity"
msgstr ""

#: ../../../AMDGPUUsage.rst:2072
msgid "FLOAT_ROUND_MODE_ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:2072
msgid "Round Toward 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:2077
msgid "Floating Point Denorm Mode Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2083
msgid "FLOAT_DENORM_MODE_FLUSH_SRC_DST"
msgstr ""

#: ../../../AMDGPUUsage.rst:2083
msgid "Flush Source and Destination Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:2085
msgid "FLOAT_DENORM_MODE_FLUSH_DST"
msgstr ""

#: ../../../AMDGPUUsage.rst:2085
msgid "Flush Output Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:2086
msgid "FLOAT_DENORM_MODE_FLUSH_SRC"
msgstr ""

#: ../../../AMDGPUUsage.rst:2086
msgid "Flush Source Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:2087
msgid "FLOAT_DENORM_MODE_FLUSH_NONE"
msgstr ""

#: ../../../AMDGPUUsage.rst:2087
msgid "No Flush"
msgstr ""

#: ../../../AMDGPUUsage.rst:2092
msgid "System VGPR Work-Item ID Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2098
msgid "SYSTEM_VGPR_WORKITEM_ID_X"
msgstr ""

#: ../../../AMDGPUUsage.rst:2098
msgid "Set work-item X dimension ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:2100
msgid "SYSTEM_VGPR_WORKITEM_ID_X_Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:2100
msgid "Set work-item X and Y dimensions ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:2102
msgid "SYSTEM_VGPR_WORKITEM_ID_X_Y_Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:2102
msgid "Set work-item X, Y and Z dimensions ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:2104
msgid "SYSTEM_VGPR_WORKITEM_ID_UNDEFINED"
msgstr ""

#: ../../../AMDGPUUsage.rst:2104
msgid "Undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:2110
msgid "Initial Kernel Execution State"
msgstr ""

#: ../../../AMDGPUUsage.rst:2112
msgid ""
"This section defines the register state that will be set up by the packet "
"processor prior to the start of execution of every wavefront. This is "
"limited by the constraints of the hardware controllers of CP/ADC/SPI."
msgstr ""

#: ../../../AMDGPUUsage.rst:2116
msgid ""
"The order of the SGPR registers is defined, but the compiler can specify "
"which ones are actually setup in the kernel descriptor using the "
"``enable_sgpr_*`` bit fields (see :ref:`amdgpu-amdhsa-kernel-descriptor`). "
"The register numbers used for enabled registers are dense starting at SGPR0: "
"the first enabled register is SGPR0, the next enabled register is SGPR1 "
"etc.; disabled registers do not have an SGPR number."
msgstr ""

#: ../../../AMDGPUUsage.rst:2123
msgid ""
"The initial SGPRs comprise up to 16 User SRGPs that are set by CP and apply "
"to all wavefronts of the grid. It is possible to specify more than 16 User "
"SGPRs using the ``enable_sgpr_*`` bit fields, in which case only the first "
"16 are actually initialized. These are then immediately followed by the "
"System SGPRs that are set up by ADC/SPI and can have different values for "
"each wavefront of the grid dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:2130
msgid ""
"SGPR register initial state is defined in :ref:`amdgpu-amdhsa-sgpr-register-"
"set-up-order-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2133
msgid "SGPR Register Set Up Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:2137
msgid "SGPR Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:2137 ../../../AMDGPUUsage.rst:2340
msgid "Name (kernel descriptor enable field)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2137
msgid "Number of SGPRs"
msgstr ""

#: ../../../AMDGPUUsage.rst:2141 ../../../AMDGPUUsage.rst:2344
msgid "First"
msgstr ""

#: ../../../AMDGPUUsage.rst:2141
msgid "Private Segment Buffer (enable_sgpr_private _segment_buffer)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2141
msgid ""
"V# that can be used, together with Scratch Wavefront Offset as an offset, to "
"access the private memory space using a segment address."
msgstr ""

#: ../../../AMDGPUUsage.rst:2147
msgid "CP uses the value provided by the runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:2149 ../../../AMDGPUUsage.rst:2152
#: ../../../AMDGPUUsage.rst:2156 ../../../AMDGPUUsage.rst:2165
#: ../../../AMDGPUUsage.rst:2168 ../../../AMDGPUUsage.rst:2249
#: ../../../AMDGPUUsage.rst:2271 ../../../AMDGPUUsage.rst:2279
#: ../../../AMDGPUUsage.rst:2290 ../../../AMDGPUUsage.rst:2301
#: ../../../AMDGPUUsage.rst:2304 ../../../AMDGPUUsage.rst:2307
#: ../../../AMDGPUUsage.rst:2310 ../../../AMDGPUUsage.rst:2313
#: ../../../AMDGPUUsage.rst:2347 ../../../AMDGPUUsage.rst:2350
msgid "then"
msgstr ""

#: ../../../AMDGPUUsage.rst:2149
msgid "Dispatch Ptr (enable_sgpr_dispatch_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2149
msgid ""
"64 bit address of AQL dispatch packet for kernel dispatch actually executing."
msgstr ""

#: ../../../AMDGPUUsage.rst:2152
msgid "Queue Ptr (enable_sgpr_queue_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2152
msgid ""
"64 bit address of amd_queue_t object for AQL queue on which the dispatch "
"packet was queued."
msgstr ""

#: ../../../AMDGPUUsage.rst:2156
msgid "Kernarg Segment Ptr (enable_sgpr_kernarg _segment_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2156
msgid ""
"64 bit address of Kernarg segment. This is directly copied from the "
"kernarg_address in the kernel dispatch packet."
msgstr ""

#: ../../../AMDGPUUsage.rst:2162 ../../../AMDGPUUsage.rst:2260
msgid ""
"Having CP load it once avoids loading it at the beginning of every wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:2165
msgid "Dispatch Id (enable_sgpr_dispatch_id)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2165
msgid "64 bit Dispatch ID of the dispatch packet being executed."
msgstr ""

#: ../../../AMDGPUUsage.rst:2168
msgid "Flat Scratch Init (enable_sgpr_flat_scratch _init)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2168
msgid "This is 2 SGPRs:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2170 ../../../AMDGPUUsage.rst:2414
msgid "GFX6"
msgstr ""

#: ../../../AMDGPUUsage.rst:2171
msgid "Not supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:2228 ../../../AMDGPUUsage.rst:2430
msgid "GFX7-GFX8"
msgstr ""

#: ../../../AMDGPUUsage.rst:2173
msgid ""
"The first SGPR is a 32 bit byte offset from ``SH_HIDDEN_PRIVATE_BASE_VIMID`` "
"to per SPI base of memory for scratch for the queue executing the kernel "
"dispatch. CP obtains this from the runtime. (The Scratch Segment Buffer base "
"address is ``SH_HIDDEN_PRIVATE_BASE_VIMID`` plus this offset.) The value of "
"Scratch Wavefront Offset must be added to this offset by the kernel machine "
"code, right shifted by 8, and moved to the FLAT_SCRATCH_HI SGPR register. "
"FLAT_SCRATCH_HI corresponds to SGPRn-4 on GFX7, and SGPRn-6 on GFX8 (where "
"SGPRn is the highest numbered SGPR allocated to the wavefront). "
"FLAT_SCRATCH_HI is multiplied by 256 (as it is in units of 256 bytes) and "
"added to ``SH_HIDDEN_PRIVATE_BASE_VIMID`` to calculate the per wavefront "
"FLAT SCRATCH BASE in flat memory instructions that access the scratch "
"apperture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2207
msgid ""
"The second SGPR is 32 bit byte size of a single work-item's scratch memory "
"usage. CP obtains this from the runtime, and it is always a multiple of "
"DWORD. CP checks that the value in the kernel dispatch packet Private "
"Segment Byte Size is not larger, and requests the runtime to increase the "
"queue's scratch size if necessary. The kernel code must move it to "
"FLAT_SCRATCH_LO which is SGPRn-3 on GFX7 and SGPRn-5 on GFX8. "
"FLAT_SCRATCH_LO is used as the FLAT SCRATCH SIZE in flat memory "
"instructions. Having CP load it once avoids loading it at the beginning of "
"every wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:2231
msgid ""
"This is the 64 bit base address of the per SPI scratch backing memory "
"managed by SPI for the queue executing the kernel dispatch. CP obtains this "
"from the runtime (and divides it if there are multiple Shader Arrays each "
"with its own SPI). The value of Scratch Wavefront Offset must be added by "
"the kernel machine code and the result moved to the FLAT_SCRATCH SGPR which "
"is SGPRn-6 and SGPRn-5. It is used as the FLAT SCRATCH BASE in flat memory "
"instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:2249
msgid "Private Segment Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:2249
msgid ""
"The 32 bit byte size of a (enable_sgpr_private single work-item's "
"scratch_segment_size) memory allocation. This is the value from the kernel "
"dispatch packet Private Segment Byte Size rounded up by CP to a multiple of "
"DWORD."
msgstr ""

#: ../../../AMDGPUUsage.rst:2264
msgid ""
"This is not used for GFX7-GFX8 since it is the same value as the second SGPR "
"of Flat Scratch Init. However, it may be needed for GFX9 which changes the "
"meaning of the Flat Scratch Init value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2271
msgid "Grid Work-Group Count X (enable_sgpr_grid _workgroup_count_X)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2271
msgid ""
"32 bit count of the number of work-groups in the X dimension for the grid "
"being executed. Computed from the fields in the kernel dispatch packet as "
"((grid_size.x + workgroup_size.x - 1) / workgroup_size.x)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2279
msgid ""
"Grid Work-Group Count Y (enable_sgpr_grid _workgroup_count_Y && less than 16 "
"previous SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2279
msgid ""
"32 bit count of the number of work-groups in the Y dimension for the grid "
"being executed. Computed from the fields in the kernel dispatch packet as "
"((grid_size.y + workgroup_size.y - 1) / workgroupSize.y)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2288 ../../../AMDGPUUsage.rst:2299
msgid "Only initialized if <16 previous SGPRs initialized."
msgstr ""

#: ../../../AMDGPUUsage.rst:2290
msgid ""
"Grid Work-Group Count Z (enable_sgpr_grid _workgroup_count_Z && less than 16 "
"previous SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2290
msgid ""
"32 bit count of the number of work-groups in the Z dimension for the grid "
"being executed. Computed from the fields in the kernel dispatch packet as "
"((grid_size.z + workgroup_size.z - 1) / workgroupSize.z)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2301
msgid "Work-Group Id X (enable_sgpr_workgroup_id _X)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2301
msgid "32 bit work-group id in X dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:2304
msgid "Work-Group Id Y (enable_sgpr_workgroup_id _Y)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2304
msgid "32 bit work-group id in Y dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:2307
msgid "Work-Group Id Z (enable_sgpr_workgroup_id _Z)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2307
msgid "32 bit work-group id in Z dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:2310
msgid "Work-Group Info (enable_sgpr_workgroup _info)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2310
msgid ""
"{first_wavefront, 14'b0000, ordered_append_term[10:0], "
"threadgroup_size_in_wavefronts[5:0]}"
msgstr ""

#: ../../../AMDGPUUsage.rst:2313
msgid ""
"Scratch Wavefront Offset (enable_sgpr_private _segment_wavefront_offset)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2313
msgid ""
"32 bit byte offset from base of scratch base of queue executing the kernel "
"dispatch. Must be used as an offset with Private segment address when using "
"Scratch Segment Buffer. It must be used to set up FLAT SCRATCH for flat "
"addressing (see :ref:`amdgpu-amdhsa-flat-scratch`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2326
msgid ""
"The order of the VGPR registers is defined, but the compiler can specify "
"which ones are actually setup in the kernel descriptor using the "
"``enable_vgpr*`` bit fields (see :ref:`amdgpu-amdhsa-kernel-descriptor`). "
"The register numbers used for enabled registers are dense starting at VGPR0: "
"the first enabled register is VGPR0, the next enabled register is VGPR1 "
"etc.; disabled registers do not have a VGPR number."
msgstr ""

#: ../../../AMDGPUUsage.rst:2333
msgid ""
"VGPR register initial state is defined in :ref:`amdgpu-amdhsa-vgpr-register-"
"set-up-order-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2336
msgid "VGPR Register Set Up Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:2340
msgid "VGPR Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:2340
msgid "Number of VGPRs"
msgstr ""

#: ../../../AMDGPUUsage.rst:2344
msgid "Work-Item Id X (Always initialized)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2344
msgid "32 bit work item id in X dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:2347
msgid "Work-Item Id Y (enable_vgpr_workitem_id > 0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2347
msgid "32 bit work item id in Y dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:2350
msgid "Work-Item Id Z (enable_vgpr_workitem_id > 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2350
msgid "32 bit work item id in Z dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:2355
msgid "The setting of registers is done by GPU CP/ADC/SPI hardware as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2357
msgid ""
"SGPRs before the Work-Group Ids are set by CP using the 16 User Data "
"registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:2359
msgid ""
"Work-group Id registers X, Y, Z are set by ADC which supports any "
"combination including none."
msgstr ""

#: ../../../AMDGPUUsage.rst:2361
msgid ""
"Scratch Wavefront Offset is set by SPI in a per wavefront basis which is why "
"its value cannot included with the flat scratch init value which is per "
"queue."
msgstr ""

#: ../../../AMDGPUUsage.rst:2363
msgid ""
"The VGPRs are set by SPI which only supports specifying either (X), (X, Y) "
"or (X, Y, Z)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2366
msgid ""
"Flat Scratch register pair are adjacent SGRRs so they can be moved as a 64 "
"bit value to the hardware required SGPRn-3 and SGPRn-4 respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:2369
msgid ""
"The global segment can be accessed either using buffer instructions (GFX6 "
"which has V# 64 bit address support), flat instructions (GFX7-GFX9), or "
"global instructions (GFX9)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2373
msgid ""
"If buffer operations are used then the compiler can generate a V# with the "
"following properties:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2376
msgid "base address of 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:2377
msgid "no swizzle"
msgstr ""

#: ../../../AMDGPUUsage.rst:2378
msgid "ATC: 1 if IOMMU present (such as APU)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2379
msgid "ptr64: 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:2380
msgid ""
"MTYPE set to support memory coherence that matches the runtime (such as CC "
"for APU and NC for dGPU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2386
msgid "Kernel Prolog"
msgstr ""

#: ../../../AMDGPUUsage.rst:2391
msgid "M0"
msgstr ""

#: ../../../AMDGPUUsage.rst:2394
msgid ""
"The M0 register must be initialized with a value at least the total LDS size "
"if the kernel may access LDS via DS or flat operations. Total LDS size is "
"available in dispatch packet. For M0, it is also possible to use maximum "
"possible value of LDS for given target (0x7FFF for GFX6 and 0xFFFF for GFX7-"
"GFX8)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2400
msgid ""
"The M0 register is not used for range checking LDS accesses and so does not "
"need to be initialized in the prolog."
msgstr ""

#: ../../../AMDGPUUsage.rst:2406
msgid "Flat Scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:2408
msgid ""
"If the kernel may use flat operations to access scratch memory, the prolog "
"code must set up FLAT_SCRATCH register pair (FLAT_SCRATCH_LO/FLAT_SCRATCH_HI "
"which are in SGPRn-4/SGPRn-3). Initialization uses Flat Scratch Init and "
"Scratch Wavefront Offset SGPR registers (see :ref:`amdgpu-amdhsa-initial-"
"kernel-execution-state`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:2414
msgid "Flat scratch is not supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:2417
msgid ""
"The low word of Flat Scratch Init is 32 bit byte offset from "
"``SH_HIDDEN_PRIVATE_BASE_VIMID`` to the base of scratch backing memory being "
"managed by SPI for the queue executing the kernel dispatch. This is the same "
"value used in the Scratch Segment Buffer V# base address. The prolog must "
"add the value of Scratch Wavefront Offset to get the wavefront's byte "
"scratch backing memory offset from ``SH_HIDDEN_PRIVATE_BASE_VIMID``. Since "
"FLAT_SCRATCH_LO is in units of 256 bytes, the offset must be right shifted "
"by 8 before moving into FLAT_SCRATCH_LO."
msgstr ""

#: ../../../AMDGPUUsage.rst:2425
msgid ""
"The second word of Flat Scratch Init is 32 bit byte size of a single work-"
"items scratch memory usage. This is directly loaded from the kernel dispatch "
"packet Private Segment Byte Size and rounded up to a multiple of DWORD. "
"Having CP load it once avoids loading it at the beginning of every "
"wavefront. The prolog must move it to FLAT_SCRATCH_LO for use as FLAT "
"SCRATCH SIZE."
msgstr ""

#: ../../../AMDGPUUsage.rst:2433
msgid ""
"The Flat Scratch Init is the 64 bit address of the base of scratch backing "
"memory being managed by SPI for the queue executing the kernel dispatch. The "
"prolog must add the value of Scratch Wavefront Offset and moved to the "
"FLAT_SCRATCH pair for use as the flat scratch base in flat memory "
"instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:2441
msgid "Memory Model"
msgstr ""

#: ../../../AMDGPUUsage.rst:2443
msgid ""
"This section describes the mapping of LLVM memory model onto AMDGPU machine "
"code (see :ref:`memmodel`). *The implementation is WIP.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2449
msgid ""
"The AMDGPU backend supports the memory synchronization scopes specified in :"
"ref:`amdgpu-memory-scopes`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2452
msgid ""
"The code sequences used to implement the memory model are defined in table :"
"ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2455
msgid ""
"The sequences specify the order of instructions that a single thread must "
"execute. The ``s_waitcnt`` and ``buffer_wbinvl1_vol`` are defined with "
"respect to other memory instructions executed by the same thread. This "
"allows them to be moved earlier or later which can allow them to be combined "
"with other instances of the same instruction, or hoisted/sunk out of loops "
"to improve performance. Only the instructions related to the memory model "
"are given; additional ``s_waitcnt`` instructions are required to ensure "
"registers are defined before being used. These may be able to be combined "
"with the memory model ``s_waitcnt`` instructions as described above."
msgstr ""

#: ../../../AMDGPUUsage.rst:2465
msgid "The AMDGPU backend supports the following memory models:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2468
msgid "HSA Memory Model [HSA]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:2468
msgid ""
"The HSA memory model uses a single happens-before relation for all address "
"spaces (see :ref:`amdgpu-address-spaces`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2481
msgid "OpenCL Memory Model [OpenCL]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:2471
msgid ""
"The OpenCL memory model which has separate happens-before relations for the "
"global and local address spaces. Only a fence specifying both global and "
"local address space, and seq_cst instructions join the relationships. Since "
"the LLVM ``memfence`` instruction does not allow an address space to be "
"specified the OpenCL fence has to convervatively assume both local and "
"global address space was specified. However, optimizations can often be done "
"to eliminate the additional ``s_waitcnt`` instructions when there are no "
"intervening memory instructions which access the corresponding address "
"space. The code sequences in the table indicate what can be omitted for the "
"OpenCL memory. The target triple environment is used to determine if the "
"source language is OpenCL (see :ref:`amdgpu-opencl`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2483
msgid ""
"``ds/flat_load/store/atomic`` instructions to local memory are termed LDS "
"operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:2486
msgid ""
"``buffer/global/flat_load/store/atomic`` instructions to global memory are "
"termed vector memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:2489
msgid "For GFX6-GFX9:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2491
msgid "Each agent has multiple compute units (CU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2492
msgid "Each CU has multiple SIMDs that execute wavefronts."
msgstr ""

#: ../../../AMDGPUUsage.rst:2493
msgid ""
"The wavefronts for a single work-group are executed in the same CU but may "
"be executed by different SIMDs."
msgstr ""

#: ../../../AMDGPUUsage.rst:2495
msgid ""
"Each CU has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it."
msgstr ""

#: ../../../AMDGPUUsage.rst:2497
msgid ""
"All LDS operations of a CU are performed as wavefront wide operations in a "
"global order and involve no caching. Completion is reported to a wavefront "
"in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:2500
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a CU. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_waitcnt "
"lgkmcnt(0)`` is required to ensure synchronization between LDS operations "
"and vector memory operations between wavefronts of a work-group, but not "
"between operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:2508
msgid ""
"The vector memory operations are performed as wavefront wide operations and "
"completion is reported to a wavefront in execution order. The exception is "
"that for GFX7-GFX9 ``flat_load/store/atomic`` instructions can report out of "
"vector memory order if they access LDS memory, and out of LDS operation "
"order if they access global memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:2513
msgid ""
"The vector memory operations access a single vector L1 cache shared by all "
"SIMDs a CU. Therefore, no special action is required for coherence between "
"the lanes of a single wavefront, or for coherence between wavefronts in the "
"same work-group. A ``buffer_wbinvl1_vol`` is required for coherence between "
"wavefronts executing in different work-groups as they may be executing on "
"different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:2518
msgid ""
"The scalar memory operations access a scalar L1 cache shared by all "
"wavefronts on a group of CUs. The scalar and vector L1 caches are not "
"coherent. However, scalar operations are used in a restricted way so do not "
"impact the memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2522
msgid ""
"The vector and scalar memory operations use an L2 cache shared by all CUs on "
"the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:2524
msgid ""
"The L2 cache has independent channels to service disjoint ranges of virtual "
"addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:2526
msgid ""
"Each CU has a separate request queue per channel. Therefore, the vector and "
"scalar memory operations performed by wavefronts executing in different work-"
"groups (which may be executing on different CUs) of an agent can be "
"reordered relative to each other. A ``s_waitcnt vmcnt(0)`` is required to "
"ensure synchronization between vector memory operations of different CUs. It "
"ensures a previous vector memory operation has completed before executing a "
"subsequent vector memory or LDS operation and so can be used to meet the "
"requirements of acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:2534
msgid ""
"The L2 cache can be kept coherent with other agents on some targets, or "
"ranges of virtual addresses can be set up to bypass it to ensure system "
"coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:2537
msgid ""
"Private address space uses ``buffer_load/store`` using the scratch V# (GFX6-"
"GFX8), or ``scratch_load/store`` (GFX9). Since only a single thread is "
"accessing the memory, atomic memory orderings are not meaningful and all "
"accesses are treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:2542
msgid ""
"Constant address space uses ``buffer/global_load`` instructions (or "
"equivalent scalar memory instructions). Since the constant address space "
"contents do not change during the execution of a kernel dispatch it is not "
"legal to perform stores, and atomic memory orderings are not meaningful and "
"all access are treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:2548
msgid ""
"A memory synchronization scope wider than work-group is not meaningful for "
"the group (LDS) address space and is treated as work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:2551
msgid ""
"The memory model does not support the region address space which is treated "
"as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:2554
msgid ""
"Acquire memory ordering is not meaningful on store atomic instructions and "
"is treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:2557
msgid ""
"Release memory ordering is not meaningful on load atomic instructions and is "
"treated a non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:2560
msgid ""
"Acquire-release memory ordering is not meaningful on load or store atomic "
"instructions and is treated as acquire and release respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:2563
msgid ""
"AMDGPU backend only uses scalar memory operations to access memory that is "
"proven to not change during the execution of the kernel dispatch. This "
"includes constant address space and global address space for program scope "
"const variables. Therefore the kernel machine code does not have to maintain "
"the scalar L1 cache to ensure it is coherent with the vector L1 cache. The "
"scalar and vector L1 caches are invalidated between kernel dispatches by CP "
"since constant address space data may change between kernel dispatch "
"executions. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2572
msgid ""
"The one execption is if scalar writes are used to spill SGPR registers. In "
"this case the AMDGPU backend ensures the memory location used to spill is "
"never accessed by vector memory operations at the same time. If scalar "
"writes are used then a ``s_dcache_wb`` is inserted before the ``s_endpgm`` "
"and before a function return since the locations may be used for vector "
"memory instructions by a future wavefront that uses the same scratch area, "
"or a function call that creates a frame at the same address, respectively. "
"There is no need for a ``s_dcache_inv`` as all scalar writes are write-"
"before-read in the same thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:2581
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC_NV (non-coherenent non-volatile). Since the private "
"address space is only accessed by a single thread, and is always write-"
"before-read, there is never a need to invalidate these entries from the L1 "
"cache. Hence all cache invalidates are done as ``*_vol`` to only invalidate "
"the volatile cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:2588
msgid ""
"On dGPU the kernarg backing memory is accessed as UC (uncached) to avoid "
"needing to invalidate the L2 cache. This also causes it to be treated as non-"
"volatile and so is not invalidated by ``*_vol``. On APU it is accessed as CC "
"(cache coherent) and so the L2 cache will coherent with the CPU and other "
"agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:2594
msgid "AMDHSA Memory Model Code Sequences GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:2598
msgid "LLVM Instr"
msgstr ""

#: ../../../AMDGPUUsage.rst:2598
msgid "LLVM Memory Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:2598
msgid "LLVM Memory Sync Scope"
msgstr ""

#: ../../../AMDGPUUsage.rst:2598
msgid "AMDGPU Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:2598
msgid "AMDGPU Machine Code"
msgstr ""

#: ../../../AMDGPUUsage.rst:2602
msgid "**Non-Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2604 ../../../AMDGPUUsage.rst:2618
msgid "load"
msgstr ""

#: ../../../AMDGPUUsage.rst:2605 ../../../AMDGPUUsage.rst:2620
#: ../../../AMDGPUUsage.rst:2638 ../../../AMDGPUUsage.rst:2644
#: ../../../AMDGPUUsage.rst:2646 ../../../AMDGPUUsage.rst:2654
#: ../../../AMDGPUUsage.rst:2665 ../../../AMDGPUUsage.rst:2683
#: ../../../AMDGPUUsage.rst:2723 ../../../AMDGPUUsage.rst:2751
#: ../../../AMDGPUUsage.rst:2770 ../../../AMDGPUUsage.rst:2811
#: ../../../AMDGPUUsage.rst:2964 ../../../AMDGPUUsage.rst:2987
#: ../../../AMDGPUUsage.rst:3009 ../../../AMDGPUUsage.rst:3050
#: ../../../AMDGPUUsage.rst:3073 ../../../AMDGPUUsage.rst:3095
#: ../../../AMDGPUUsage.rst:3251 ../../../AMDGPUUsage.rst:3290
#: ../../../AMDGPUUsage.rst:3390 ../../../AMDGPUUsage.rst:3625
#: ../../../AMDGPUUsage.rst:3629 ../../../AMDGPUUsage.rst:3690
#: ../../../AMDGPUUsage.rst:3773 ../../../AMDGPUUsage.rst:3777
#: ../../../AMDGPUUsage.rst:3783 ../../../AMDGPUUsage.rst:3787
msgid "generic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2604
msgid "!volatile & !nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:2606 ../../../AMDGPUUsage.rst:2637
#: ../../../AMDGPUUsage.rst:2666
msgid "buffer/global/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:2608
msgid "volatile & !nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:2610 ../../../AMDGPUUsage.rst:2643
#: ../../../AMDGPUUsage.rst:2699
msgid "buffer/global/flat_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:2613 ../../../AMDGPUUsage.rst:2623
msgid "nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:2615
msgid "buffer/global/flat_load glc=1 slc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:2618 ../../../AMDGPUUsage.rst:2628
#: ../../../AMDGPUUsage.rst:2640 ../../../AMDGPUUsage.rst:2650
#: ../../../AMDGPUUsage.rst:2658 ../../../AMDGPUUsage.rst:2664
#: ../../../AMDGPUUsage.rst:2667 ../../../AMDGPUUsage.rst:2750
#: ../../../AMDGPUUsage.rst:2753 ../../../AMDGPUUsage.rst:2963
#: ../../../AMDGPUUsage.rst:2986 ../../../AMDGPUUsage.rst:3049
#: ../../../AMDGPUUsage.rst:3072 ../../../AMDGPUUsage.rst:3250
#: ../../../AMDGPUUsage.rst:3273 ../../../AMDGPUUsage.rst:3624
#: ../../../AMDGPUUsage.rst:3684 ../../../AMDGPUUsage.rst:3772
#: ../../../AMDGPUUsage.rst:3782
msgid "local"
msgstr ""

#: ../../../AMDGPUUsage.rst:2618 ../../../AMDGPUUsage.rst:2640
#: ../../../AMDGPUUsage.rst:2667
msgid "ds_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:2619 ../../../AMDGPUUsage.rst:2628
msgid "store"
msgstr ""

#: ../../../AMDGPUUsage.rst:2619
msgid "!nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:2621 ../../../AMDGPUUsage.rst:2645
#: ../../../AMDGPUUsage.rst:2985
msgid "buffer/global/flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:2625
msgid "buffer/global/flat_stote glc=1 slc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:2628 ../../../AMDGPUUsage.rst:2650
#: ../../../AMDGPUUsage.rst:2986
msgid "ds_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:2629
msgid "**Unordered Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2631 ../../../AMDGPUUsage.rst:2637
#: ../../../AMDGPUUsage.rst:2640 ../../../AMDGPUUsage.rst:2643
#: ../../../AMDGPUUsage.rst:2663 ../../../AMDGPUUsage.rst:2666
#: ../../../AMDGPUUsage.rst:2667 ../../../AMDGPUUsage.rst:2683
#: ../../../AMDGPUUsage.rst:2699 ../../../AMDGPUUsage.rst:2723
#: ../../../AMDGPUUsage.rst:3623 ../../../AMDGPUUsage.rst:3628
#: ../../../AMDGPUUsage.rst:3684 ../../../AMDGPUUsage.rst:3689
msgid "load atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2631 ../../../AMDGPUUsage.rst:2632
#: ../../../AMDGPUUsage.rst:2633 ../../../AMDGPUUsage.rst:3809
msgid "unordered"
msgstr ""

#: ../../../AMDGPUUsage.rst:2631 ../../../AMDGPUUsage.rst:2632
#: ../../../AMDGPUUsage.rst:2633
msgid "*any*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2631 ../../../AMDGPUUsage.rst:2632
msgid "*Same as non-atomic*."
msgstr ""

#: ../../../AMDGPUUsage.rst:2632 ../../../AMDGPUUsage.rst:2645
#: ../../../AMDGPUUsage.rst:2650 ../../../AMDGPUUsage.rst:2962
#: ../../../AMDGPUUsage.rst:2965 ../../../AMDGPUUsage.rst:2986
#: ../../../AMDGPUUsage.rst:2987 ../../../AMDGPUUsage.rst:3008
#: ../../../AMDGPUUsage.rst:3771 ../../../AMDGPUUsage.rst:3776
msgid "store atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2633 ../../../AMDGPUUsage.rst:2653
#: ../../../AMDGPUUsage.rst:2658 ../../../AMDGPUUsage.rst:2749
#: ../../../AMDGPUUsage.rst:2752 ../../../AMDGPUUsage.rst:2753
#: ../../../AMDGPUUsage.rst:2770 ../../../AMDGPUUsage.rst:2787
#: ../../../AMDGPUUsage.rst:2811 ../../../AMDGPUUsage.rst:3048
#: ../../../AMDGPUUsage.rst:3051 ../../../AMDGPUUsage.rst:3072
#: ../../../AMDGPUUsage.rst:3073 ../../../AMDGPUUsage.rst:3094
#: ../../../AMDGPUUsage.rst:3249 ../../../AMDGPUUsage.rst:3252
#: ../../../AMDGPUUsage.rst:3273 ../../../AMDGPUUsage.rst:3290
#: ../../../AMDGPUUsage.rst:3327 ../../../AMDGPUUsage.rst:3390
#: ../../../AMDGPUUsage.rst:3781 ../../../AMDGPUUsage.rst:3786
msgid "atomicrmw"
msgstr ""

#: ../../../AMDGPUUsage.rst:2633
msgid "*Same as monotonic atomic*."
msgstr ""

#: ../../../AMDGPUUsage.rst:2635
msgid "**Monotonic Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2637 ../../../AMDGPUUsage.rst:2640
#: ../../../AMDGPUUsage.rst:2643 ../../../AMDGPUUsage.rst:2645
#: ../../../AMDGPUUsage.rst:2650 ../../../AMDGPUUsage.rst:2653
#: ../../../AMDGPUUsage.rst:2658 ../../../AMDGPUUsage.rst:3810
msgid "monotonic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2637 ../../../AMDGPUUsage.rst:2640
#: ../../../AMDGPUUsage.rst:2645 ../../../AMDGPUUsage.rst:2650
#: ../../../AMDGPUUsage.rst:2653 ../../../AMDGPUUsage.rst:2658
#: ../../../AMDGPUUsage.rst:2663 ../../../AMDGPUUsage.rst:2749
#: ../../../AMDGPUUsage.rst:2838 ../../../AMDGPUUsage.rst:2962
#: ../../../AMDGPUUsage.rst:3048 ../../../AMDGPUUsage.rst:3134
#: ../../../AMDGPUUsage.rst:3249 ../../../AMDGPUUsage.rst:3456
#: ../../../AMDGPUUsage.rst:3623 ../../../AMDGPUUsage.rst:3771
#: ../../../AMDGPUUsage.rst:3781 ../../../AMDGPUUsage.rst:3791
msgid "singlethread"
msgstr ""

#: ../../../AMDGPUUsage.rst:2638 ../../../AMDGPUUsage.rst:2641
#: ../../../AMDGPUUsage.rst:2646 ../../../AMDGPUUsage.rst:2651
#: ../../../AMDGPUUsage.rst:2654 ../../../AMDGPUUsage.rst:2659
#: ../../../AMDGPUUsage.rst:2664 ../../../AMDGPUUsage.rst:2750
#: ../../../AMDGPUUsage.rst:2839 ../../../AMDGPUUsage.rst:2963
#: ../../../AMDGPUUsage.rst:3049 ../../../AMDGPUUsage.rst:3135
#: ../../../AMDGPUUsage.rst:3250 ../../../AMDGPUUsage.rst:3457
#: ../../../AMDGPUUsage.rst:3624 ../../../AMDGPUUsage.rst:3772
#: ../../../AMDGPUUsage.rst:3782 ../../../AMDGPUUsage.rst:3792
msgid "wavefront"
msgstr ""

#: ../../../AMDGPUUsage.rst:2639 ../../../AMDGPUUsage.rst:2642
#: ../../../AMDGPUUsage.rst:2647 ../../../AMDGPUUsage.rst:2652
#: ../../../AMDGPUUsage.rst:2655 ../../../AMDGPUUsage.rst:2660
#: ../../../AMDGPUUsage.rst:2666 ../../../AMDGPUUsage.rst:2667
#: ../../../AMDGPUUsage.rst:2683 ../../../AMDGPUUsage.rst:2752
#: ../../../AMDGPUUsage.rst:2753 ../../../AMDGPUUsage.rst:2770
#: ../../../AMDGPUUsage.rst:2840 ../../../AMDGPUUsage.rst:2965
#: ../../../AMDGPUUsage.rst:2986 ../../../AMDGPUUsage.rst:2987
#: ../../../AMDGPUUsage.rst:3051 ../../../AMDGPUUsage.rst:3072
#: ../../../AMDGPUUsage.rst:3073 ../../../AMDGPUUsage.rst:3136
#: ../../../AMDGPUUsage.rst:3252 ../../../AMDGPUUsage.rst:3273
#: ../../../AMDGPUUsage.rst:3290 ../../../AMDGPUUsage.rst:3458
#: ../../../AMDGPUUsage.rst:3628 ../../../AMDGPUUsage.rst:3684
#: ../../../AMDGPUUsage.rst:3773 ../../../AMDGPUUsage.rst:3783
#: ../../../AMDGPUUsage.rst:3793
msgid "workgroup"
msgstr ""

#: ../../../AMDGPUUsage.rst:2643 ../../../AMDGPUUsage.rst:2648
#: ../../../AMDGPUUsage.rst:2656 ../../../AMDGPUUsage.rst:2699
#: ../../../AMDGPUUsage.rst:2723 ../../../AMDGPUUsage.rst:2787
#: ../../../AMDGPUUsage.rst:2811 ../../../AMDGPUUsage.rst:2884
#: ../../../AMDGPUUsage.rst:3008 ../../../AMDGPUUsage.rst:3094
#: ../../../AMDGPUUsage.rst:3180 ../../../AMDGPUUsage.rst:3327
#: ../../../AMDGPUUsage.rst:3390 ../../../AMDGPUUsage.rst:3527
#: ../../../AMDGPUUsage.rst:3689 ../../../AMDGPUUsage.rst:3776
#: ../../../AMDGPUUsage.rst:3786 ../../../AMDGPUUsage.rst:3794
msgid "agent"
msgstr ""

#: ../../../AMDGPUUsage.rst:2644 ../../../AMDGPUUsage.rst:2649
#: ../../../AMDGPUUsage.rst:2657 ../../../AMDGPUUsage.rst:2700
#: ../../../AMDGPUUsage.rst:2724 ../../../AMDGPUUsage.rst:2788
#: ../../../AMDGPUUsage.rst:2812 ../../../AMDGPUUsage.rst:2885
#: ../../../AMDGPUUsage.rst:3009 ../../../AMDGPUUsage.rst:3095
#: ../../../AMDGPUUsage.rst:3181 ../../../AMDGPUUsage.rst:3328
#: ../../../AMDGPUUsage.rst:3391 ../../../AMDGPUUsage.rst:3528
#: ../../../AMDGPUUsage.rst:3690 ../../../AMDGPUUsage.rst:3777
#: ../../../AMDGPUUsage.rst:3787 ../../../AMDGPUUsage.rst:3795
msgid "system"
msgstr ""

#: ../../../AMDGPUUsage.rst:2653 ../../../AMDGPUUsage.rst:2752
#: ../../../AMDGPUUsage.rst:2787 ../../../AMDGPUUsage.rst:3071
#: ../../../AMDGPUUsage.rst:3272 ../../../AMDGPUUsage.rst:3366
msgid "buffer/global/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2658 ../../../AMDGPUUsage.rst:2753
#: ../../../AMDGPUUsage.rst:3072 ../../../AMDGPUUsage.rst:3273
msgid "ds_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2661
msgid "**Acquire Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2663 ../../../AMDGPUUsage.rst:2666
#: ../../../AMDGPUUsage.rst:2667 ../../../AMDGPUUsage.rst:2683
#: ../../../AMDGPUUsage.rst:2699 ../../../AMDGPUUsage.rst:2723
#: ../../../AMDGPUUsage.rst:2749 ../../../AMDGPUUsage.rst:2752
#: ../../../AMDGPUUsage.rst:2753 ../../../AMDGPUUsage.rst:2770
#: ../../../AMDGPUUsage.rst:2787 ../../../AMDGPUUsage.rst:2811
#: ../../../AMDGPUUsage.rst:2838 ../../../AMDGPUUsage.rst:2840
#: ../../../AMDGPUUsage.rst:2884 ../../../AMDGPUUsage.rst:3811
msgid "acquire"
msgstr ""

#: ../../../AMDGPUUsage.rst:2663
msgid "buffer/global/ds/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:2668 ../../../AMDGPUUsage.rst:2684
#: ../../../AMDGPUUsage.rst:2840 ../../../AMDGPUUsage.rst:2965
#: ../../../AMDGPUUsage.rst:2987 ../../../AMDGPUUsage.rst:3051
#: ../../../AMDGPUUsage.rst:3073 ../../../AMDGPUUsage.rst:3136
#: ../../../AMDGPUUsage.rst:3252 ../../../AMDGPUUsage.rst:3274
#: ../../../AMDGPUUsage.rst:3290 ../../../AMDGPUUsage.rst:3311
#: ../../../AMDGPUUsage.rst:3458 ../../../AMDGPUUsage.rst:3628
msgid "s_waitcnt lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2670 ../../../AMDGPUUsage.rst:2686
#: ../../../AMDGPUUsage.rst:2756 ../../../AMDGPUUsage.rst:2773
#: ../../../AMDGPUUsage.rst:2967 ../../../AMDGPUUsage.rst:2989
#: ../../../AMDGPUUsage.rst:3053 ../../../AMDGPUUsage.rst:3075
#: ../../../AMDGPUUsage.rst:3254 ../../../AMDGPUUsage.rst:3276
#: ../../../AMDGPUUsage.rst:3292 ../../../AMDGPUUsage.rst:3313
msgid "If OpenCL, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2671 ../../../AMDGPUUsage.rst:2687
#: ../../../AMDGPUUsage.rst:2757 ../../../AMDGPUUsage.rst:2774
#: ../../../AMDGPUUsage.rst:2871 ../../../AMDGPUUsage.rst:2950
#: ../../../AMDGPUUsage.rst:3277 ../../../AMDGPUUsage.rst:3314
#: ../../../AMDGPUUsage.rst:3478 ../../../AMDGPUUsage.rst:3607
msgid ""
"Must happen before any following global/generic load/load atomic/store/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:2677 ../../../AMDGPUUsage.rst:2693
#: ../../../AMDGPUUsage.rst:3283 ../../../AMDGPUUsage.rst:3320
msgid ""
"Ensures any following global data read is no older than the load atomic "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:2683
msgid "flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:2701 ../../../AMDGPUUsage.rst:2788
#: ../../../AMDGPUUsage.rst:3367
msgid "s_waitcnt vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2703 ../../../AMDGPUUsage.rst:2729
#: ../../../AMDGPUUsage.rst:2790 ../../../AMDGPUUsage.rst:2817
#: ../../../AMDGPUUsage.rst:3369 ../../../AMDGPUUsage.rst:3435
msgid "Must happen before following buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:2706
msgid "Ensures the load has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:2711 ../../../AMDGPUUsage.rst:2737
#: ../../../AMDGPUUsage.rst:2799 ../../../AMDGPUUsage.rst:2826
#: ../../../AMDGPUUsage.rst:2948 ../../../AMDGPUUsage.rst:3378
#: ../../../AMDGPUUsage.rst:3444 ../../../AMDGPUUsage.rst:3605
msgid "buffer_wbinvl1_vol"
msgstr ""

#: ../../../AMDGPUUsage.rst:2713 ../../../AMDGPUUsage.rst:2739
#: ../../../AMDGPUUsage.rst:2801 ../../../AMDGPUUsage.rst:2828
#: ../../../AMDGPUUsage.rst:3380 ../../../AMDGPUUsage.rst:3446
msgid ""
"Must happen before any following global/generic load/load atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:2718 ../../../AMDGPUUsage.rst:2744
#: ../../../AMDGPUUsage.rst:2806 ../../../AMDGPUUsage.rst:2833
#: ../../../AMDGPUUsage.rst:2955 ../../../AMDGPUUsage.rst:3385
#: ../../../AMDGPUUsage.rst:3451
msgid "Ensures that following loads will not see stale global data."
msgstr ""

#: ../../../AMDGPUUsage.rst:2723
msgid "flat_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:2724 ../../../AMDGPUUsage.rst:2812
#: ../../../AMDGPUUsage.rst:3430
msgid "s_waitcnt vmcnt(0) & lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2727
msgid "If OpenCL omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2732
msgid "Ensures the flat_load has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:2749 ../../../AMDGPUUsage.rst:3048
#: ../../../AMDGPUUsage.rst:3133 ../../../AMDGPUUsage.rst:3249
msgid "buffer/global/ds/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2754 ../../../AMDGPUUsage.rst:2771
msgid "waitcnt lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2763 ../../../AMDGPUUsage.rst:2780
msgid ""
"Ensures any following global data read is no older than the atomicrmw value "
"being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:2770 ../../../AMDGPUUsage.rst:2811
#: ../../../AMDGPUUsage.rst:3093 ../../../AMDGPUUsage.rst:3310
#: ../../../AMDGPUUsage.rst:3429
msgid "flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2793 ../../../AMDGPUUsage.rst:2820
#: ../../../AMDGPUUsage.rst:3372 ../../../AMDGPUUsage.rst:3438
msgid "Ensures the atomicrmw has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:2815 ../../../AMDGPUUsage.rst:3011
#: ../../../AMDGPUUsage.rst:3097 ../../../AMDGPUUsage.rst:3330
#: ../../../AMDGPUUsage.rst:3393 ../../../AMDGPUUsage.rst:3433
msgid "If OpenCL, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2838 ../../../AMDGPUUsage.rst:2840
#: ../../../AMDGPUUsage.rst:2884 ../../../AMDGPUUsage.rst:3134
#: ../../../AMDGPUUsage.rst:3136 ../../../AMDGPUUsage.rst:3180
#: ../../../AMDGPUUsage.rst:3456 ../../../AMDGPUUsage.rst:3458
#: ../../../AMDGPUUsage.rst:3527 ../../../AMDGPUUsage.rst:3791
msgid "fence"
msgstr ""

#: ../../../AMDGPUUsage.rst:2842 ../../../AMDGPUUsage.rst:3138
#: ../../../AMDGPUUsage.rst:3460
msgid "If OpenCL and address space is not generic, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2845 ../../../AMDGPUUsage.rst:3141
#: ../../../AMDGPUUsage.rst:3191
msgid ""
"However, since LLVM currently has no address space on the fence need to "
"conservatively always generate. If fence had an address space then set to "
"address space of OpenCL fence flag, or to generic if both local and global "
"flags are specified."
msgstr ""

#: ../../../AMDGPUUsage.rst:2860
msgid ""
"Must happen after any preceding local/generic load atomic/atomicrmw with an "
"equal or wider sync scope and memory ordering stronger than unordered (this "
"is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2877
msgid ""
"Ensures any following global data read is no older than the value read by "
"the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:2884 ../../../AMDGPUUsage.rst:3008
#: ../../../AMDGPUUsage.rst:3094 ../../../AMDGPUUsage.rst:3180
#: ../../../AMDGPUUsage.rst:3327 ../../../AMDGPUUsage.rst:3390
#: ../../../AMDGPUUsage.rst:3527 ../../../AMDGPUUsage.rst:3689
msgid "s_waitcnt lgkmcnt(0) & vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2887 ../../../AMDGPUUsage.rst:3183
#: ../../../AMDGPUUsage.rst:3530
msgid "If OpenCL and address space is not generic, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2891 ../../../AMDGPUUsage.rst:3463
#: ../../../AMDGPUUsage.rst:3534
msgid ""
"However, since LLVM currently has no address space on the fence need to "
"conservatively always generate (see comment for previous fence)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2899 ../../../AMDGPUUsage.rst:3013
#: ../../../AMDGPUUsage.rst:3099 ../../../AMDGPUUsage.rst:3206
#: ../../../AMDGPUUsage.rst:3332 ../../../AMDGPUUsage.rst:3395
#: ../../../AMDGPUUsage.rst:3542 ../../../AMDGPUUsage.rst:3692
msgid ""
"Could be split into separate s_waitcnt vmcnt(0) and s_waitcnt lgkmcnt(0) to "
"allow them to be independently moved according to the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:2908
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2920
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2932 ../../../AMDGPUUsage.rst:3565
msgid "Must happen before the following buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:2935
msgid ""
"Ensures that the fence-paired atomic has completed before invalidating the "
"cache. Therefore any following locations read must be no older than the "
"value read by the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:2960
msgid "**Release Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2962 ../../../AMDGPUUsage.rst:2965
#: ../../../AMDGPUUsage.rst:2986 ../../../AMDGPUUsage.rst:2987
#: ../../../AMDGPUUsage.rst:3008 ../../../AMDGPUUsage.rst:3048
#: ../../../AMDGPUUsage.rst:3051 ../../../AMDGPUUsage.rst:3072
#: ../../../AMDGPUUsage.rst:3073 ../../../AMDGPUUsage.rst:3094
#: ../../../AMDGPUUsage.rst:3134 ../../../AMDGPUUsage.rst:3136
#: ../../../AMDGPUUsage.rst:3180 ../../../AMDGPUUsage.rst:3816
msgid "release"
msgstr ""

#: ../../../AMDGPUUsage.rst:2962 ../../../AMDGPUUsage.rst:3047
msgid "buffer/global/ds/flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:2968 ../../../AMDGPUUsage.rst:2990
#: ../../../AMDGPUUsage.rst:3054 ../../../AMDGPUUsage.rst:3076
#: ../../../AMDGPUUsage.rst:3255 ../../../AMDGPUUsage.rst:3293
msgid ""
"Must happen after any preceding local/generic load/store/load atomic/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:2974 ../../../AMDGPUUsage.rst:2996
#: ../../../AMDGPUUsage.rst:3036
msgid "Must happen before the following store."
msgstr ""

#: ../../../AMDGPUUsage.rst:2977 ../../../AMDGPUUsage.rst:2999
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:3007
msgid "flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:3022 ../../../AMDGPUUsage.rst:3108
#: ../../../AMDGPUUsage.rst:3215 ../../../AMDGPUUsage.rst:3341
#: ../../../AMDGPUUsage.rst:3404 ../../../AMDGPUUsage.rst:3551
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/store/"
"load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:3029 ../../../AMDGPUUsage.rst:3115
#: ../../../AMDGPUUsage.rst:3222 ../../../AMDGPUUsage.rst:3348
#: ../../../AMDGPUUsage.rst:3411 ../../../AMDGPUUsage.rst:3558
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/"
"store/load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:3039
msgid ""
"Ensures that all memory operations to memory have completed before "
"performing the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:3060 ../../../AMDGPUUsage.rst:3082
#: ../../../AMDGPUUsage.rst:3122 ../../../AMDGPUUsage.rst:3261
#: ../../../AMDGPUUsage.rst:3299 ../../../AMDGPUUsage.rst:3355
#: ../../../AMDGPUUsage.rst:3418
msgid "Must happen before the following atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:3063 ../../../AMDGPUUsage.rst:3085
#: ../../../AMDGPUUsage.rst:3264 ../../../AMDGPUUsage.rst:3302
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:3125
msgid ""
"Ensures that all memory operations to global and local have completed before "
"performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:3156 ../../../AMDGPUUsage.rst:3472
msgid ""
"Must happen after any preceding local/generic load/load atomic/store/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:3162 ../../../AMDGPUUsage.rst:3229
msgid ""
"Must happen before any following store atomic/atomicrmw with an equal or "
"wider sync scope and memory ordering stronger than unordered (this is termed "
"the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3172
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the following fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:3187
msgid "If OpenCL and address space is local, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3239
msgid ""
"Ensures that all memory operations have completed before performing the "
"following fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:3247
msgid "**Acquire-Release Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:3249 ../../../AMDGPUUsage.rst:3252
#: ../../../AMDGPUUsage.rst:3273 ../../../AMDGPUUsage.rst:3290
#: ../../../AMDGPUUsage.rst:3327 ../../../AMDGPUUsage.rst:3390
#: ../../../AMDGPUUsage.rst:3456 ../../../AMDGPUUsage.rst:3458
#: ../../../AMDGPUUsage.rst:3527 ../../../AMDGPUUsage.rst:3822
msgid "acq_rel"
msgstr ""

#: ../../../AMDGPUUsage.rst:3358 ../../../AMDGPUUsage.rst:3421
msgid ""
"Ensures that all memory operations to global have completed before "
"performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:3484
msgid ""
"Ensures that all memory operations to local have completed before performing "
"any following global memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:3491
msgid ""
"Ensures that the preceding local/generic load atomic/atomicrmw with an equal "
"or wider sync scope and memory ordering stronger than unordered (this is "
"termed the acquire-fence-paired-atomic ) has completed before following "
"global memory operations. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:3509
msgid ""
"Ensures that all previous memory operations have completed before a "
"following local/generic store atomic/atomicrmw with an equal or wider sync "
"scope and memory ordering stronger than unordered (this is termed the "
"release-fence-paired-atomic ). This satisfies the requirements of release."
msgstr ""

#: ../../../AMDGPUUsage.rst:3568
msgid ""
"Ensures that the preceding global/local/generic load atomic/atomicrmw with "
"an equal or wider sync scope and memory ordering stronger than unordered "
"(this is termed the acquire-fence-paired-atomic ) has completed before "
"invalidating the cache. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:3586
msgid ""
"Ensures that all previous memory operations have completed before a "
"following global/local/generic store atomic/atomicrmw with an equal or wider "
"sync scope and memory ordering stronger than unordered (this is termed the "
"release-fence-paired-atomic ). This satisfies the requirements of release."
msgstr ""

#: ../../../AMDGPUUsage.rst:3613
msgid ""
"Ensures that following loads will not see stale global data. This satisfies "
"the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:3621
msgid "**Sequential Consistent Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:3623 ../../../AMDGPUUsage.rst:3628
#: ../../../AMDGPUUsage.rst:3684 ../../../AMDGPUUsage.rst:3689
#: ../../../AMDGPUUsage.rst:3771 ../../../AMDGPUUsage.rst:3776
#: ../../../AMDGPUUsage.rst:3781 ../../../AMDGPUUsage.rst:3786
#: ../../../AMDGPUUsage.rst:3791 ../../../AMDGPUUsage.rst:3823
msgid "seq_cst"
msgstr ""

#: ../../../AMDGPUUsage.rst:3623 ../../../AMDGPUUsage.rst:3684
msgid ""
"*Same as corresponding load atomic acquire, except must generated all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3630
msgid ""
"Must happen after preceding global/generic load atomic/store atomic/"
"atomicrmw with memory ordering of seq_cst and with equal or wider sync "
"scope. (Note that seq_cst fences have their own s_waitcnt lgkmcnt(0) and so "
"do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3646
msgid ""
"Ensures any preceding sequential consistent local memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the waitcnt of the release, but "
"there is nothing preventing a store release followed by load acquire from "
"competing out of order.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3677 ../../../AMDGPUUsage.rst:3764
msgid ""
"*Following instructions same as corresponding load atomic acquire, except "
"must generated all instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3701
msgid ""
"waitcnt lgkmcnt(0) must happen after preceding global/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"lgkmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3717
msgid ""
"waitcnt vmcnt(0) must happen after preceding global/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3733
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the waitcnt of the release, but "
"there is nothing preventing a store release followed by load acquire from "
"competing out of order.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3771 ../../../AMDGPUUsage.rst:3776
msgid ""
"*Same as corresponding store atomic release, except must generated all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3781 ../../../AMDGPUUsage.rst:3786
msgid ""
"*Same as corresponding atomicrmw acq_rel, except must generated all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3791
msgid ""
"*Same as corresponding fence acq_rel, except must generated all instructions "
"even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:3798
msgid ""
"The memory order also adds the single thread optimization constrains defined "
"in table :ref:`amdgpu-amdhsa-memory-model-single-thread-optimization-"
"constraints-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3802
msgid "AMDHSA Memory Model Single Thread Optimization Constraints GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:3806
msgid "LLVM Memory"
msgstr ""

#: ../../../AMDGPUUsage.rst:3806
msgid "Optimization Constraints"
msgstr ""

#: ../../../AMDGPUUsage.rst:3807
msgid "Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:3811
msgid ""
"If a load atomic/atomicrmw then no following load/load atomic/store/ store "
"atomic/atomicrmw/fence instruction can be moved before the acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:3814
msgid ""
"If a fence then same as load atomic, plus no preceding associated fence-"
"paired-atomic can be moved after the fence."
msgstr ""

#: ../../../AMDGPUUsage.rst:3816
msgid ""
"If a store atomic/atomicrmw then no preceding load/load atomic/store/ store "
"atomic/atomicrmw/fence instruction can be moved after the release."
msgstr ""

#: ../../../AMDGPUUsage.rst:3819
msgid ""
"If a fence then same as store atomic, plus no following associated fence-"
"paired-atomic can be moved before the fence."
msgstr ""

#: ../../../AMDGPUUsage.rst:3822
msgid "Same constraints as both acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:3823
msgid ""
"If a load atomic then same constraints as acquire, plus no preceding "
"sequentially consistent load atomic/store atomic/atomicrmw/fence instruction "
"can be moved after the seq_cst."
msgstr ""

#: ../../../AMDGPUUsage.rst:3827
msgid ""
"If a store atomic then the same constraints as release, plus no following "
"sequentially consistent load atomic/store atomic/atomicrmw/fence instruction "
"can be moved before the seq_cst."
msgstr ""

#: ../../../AMDGPUUsage.rst:3831
msgid "If an atomicrmw/fence then same constraints as acq_rel."
msgstr ""

#: ../../../AMDGPUUsage.rst:3835 ../../../AMDGPUUsage.rst:4012
msgid "Trap Handler ABI"
msgstr ""

#: ../../../AMDGPUUsage.rst:3837
msgid ""
"For code objects generated by AMDGPU backend for HSA [HSA]_ compatible "
"runtimes (such as ROCm [AMD-ROCm]_), the runtime installs a trap handler "
"that supports the ``s_trap`` instruction with the following usage:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3841
msgid "AMDGPU Trap Handler for AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:3845 ../../../AMDGPUUsage.rst:4022
msgid "Usage"
msgstr ""

#: ../../../AMDGPUUsage.rst:3845 ../../../AMDGPUUsage.rst:4022
msgid "Code Sequence"
msgstr ""

#: ../../../AMDGPUUsage.rst:3845
msgid "Trap Handler Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:3848 ../../../AMDGPUUsage.rst:3876
#: ../../../AMDGPUUsage.rst:3877 ../../../AMDGPUUsage.rst:3878
#: ../../../AMDGPUUsage.rst:3881 ../../../AMDGPUUsage.rst:3882
#: ../../../AMDGPUUsage.rst:3883
msgid "reserved"
msgstr ""

#: ../../../AMDGPUUsage.rst:3848
msgid "``s_trap 0x00``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3848
msgid "Reserved by hardware."
msgstr ""

#: ../../../AMDGPUUsage.rst:3849
msgid "``debugtrap(arg)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3849
msgid "``s_trap 0x01``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3849 ../../../AMDGPUUsage.rst:3855
msgid "``SGPR0-1``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3850 ../../../AMDGPUUsage.rst:3854
msgid "``queue_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3851
msgid "``VGPR0``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3852
msgid "``arg``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3849
msgid "Reserved for HSA ``debugtrap`` intrinsic (not implemented)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3853
msgid "``llvm.trap``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3853
msgid "``s_trap 0x02``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3853
msgid ""
"Causes dispatch to be terminated and its associated queue put into the error "
"state."
msgstr ""

#: ../../../AMDGPUUsage.rst:3857
msgid "``llvm.debugtrap``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3857
msgid "``s_trap 0x03``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3857
msgid ""
"If debugger not installed then behaves as a no-operation. The trap handler "
"is entered and immediately returns to continue execution of the wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:3867
msgid ""
"If the debugger is installed, causes the debug trap to be reported by the "
"debugger and the wavefront is put in the halt state until resumed by the "
"debugger."
msgstr ""

#: ../../../AMDGPUUsage.rst:3876
msgid "``s_trap 0x04``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3877
msgid "``s_trap 0x05``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3878
msgid "``s_trap 0x06``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3879
msgid "debugger breakpoint"
msgstr ""

#: ../../../AMDGPUUsage.rst:3879
msgid "``s_trap 0x07``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3879
msgid "Reserved for debugger breakpoints."
msgstr ""

#: ../../../AMDGPUUsage.rst:3881
msgid "``s_trap 0x08``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3882
msgid "``s_trap 0xfe``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3883
msgid "``s_trap 0xff``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3887
msgid "AMDPAL"
msgstr ""

#: ../../../AMDGPUUsage.rst:3889
msgid ""
"This section provides code conventions used when the target triple OS is "
"``amdpal`` (see :ref:`amdgpu-target-triples`) for passing runtime parameters "
"from the application/runtime to each invocation of a hardware shader. These "
"parameters include both generic, application-controlled parameters called "
"*user data* as well as system-generated parameters that are a product of the "
"draw or dispatch execution."
msgstr ""

#: ../../../AMDGPUUsage.rst:3897
msgid "User Data"
msgstr ""

#: ../../../AMDGPUUsage.rst:3899
msgid ""
"Each hardware stage has a set of 32-bit *user data registers* which can be "
"written from a command buffer and then loaded into SGPRs when waves are "
"launched via a subsequent dispatch or draw operation. This is the way most "
"arguments are passed from the application/runtime to a hardware shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:3905
msgid "Compute User Data"
msgstr ""

#: ../../../AMDGPUUsage.rst:3907
msgid ""
"Compute shader user data mappings are simpler than graphics shaders, and "
"have a fixed mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:3910
msgid ""
"Note that there are always 10 available *user data entries* in registers - "
"entries beyond that limit must be fetched from memory (via the spill table "
"pointer) by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:3914
msgid "PAL Compute Shader User Data Registers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3918 ../../../AMDGPUUsage.rst:3937
msgid "User Register"
msgstr ""

#: ../../../AMDGPUUsage.rst:3920 ../../../AMDGPUUsage.rst:3939
msgid "Global Internal Table (32-bit pointer)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3921 ../../../AMDGPUUsage.rst:3940
msgid "Per-Shader Internal Table (32-bit pointer)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3922
msgid "2 - 11"
msgstr ""

#: ../../../AMDGPUUsage.rst:3922
msgid "Application-Controlled User Data (10 32-bit values)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3923 ../../../AMDGPUUsage.rst:3943
msgid "Spill Table (32-bit pointer)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3924
msgid "13 - 14"
msgstr ""

#: ../../../AMDGPUUsage.rst:3924
msgid "Thread Group Count (64-bit pointer)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3925
msgid "15"
msgstr ""

#: ../../../AMDGPUUsage.rst:3925
msgid "GDS Range"
msgstr ""

#: ../../../AMDGPUUsage.rst:3929
msgid "Graphics User Data"
msgstr ""

#: ../../../AMDGPUUsage.rst:3931
msgid "Graphics pipelines support a much more flexible user data mapping:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3933
msgid "PAL Graphics Shader User Data Registers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3941
msgid "1-15"
msgstr ""

#: ../../../AMDGPUUsage.rst:3941
msgid ""
"Application Controlled User Data (1-15 Contiguous 32-bit Values in Registers)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3944
msgid "Draw Index (First Stage Only)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3945
msgid "Vertex Offset (First Stage Only)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3946
msgid "Instance Offset (First Stage Only)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3949
msgid ""
"The placement of the global internal table remains fixed in the first *user "
"data SGPR register*. Otherwise all parameters are optional, and can be "
"mapped to any desired *user data SGPR register*, with the following "
"regstrictions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3953
msgid ""
"Draw Index, Vertex Offset, and Instance Offset can only be used by the first "
"activehardware stage in a graphics pipeline (i.e. where the API vertex "
"shader runs)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3957
msgid ""
"Application-controlled user data must be mapped into a contiguous range of "
"user data registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:3960
msgid ""
"The application-controlled user data range supports compaction remapping, so "
"only *entries* that are actually consumed by the shader must be assigned to "
"corresponding *registers*. Note that in order to support an efficient "
"runtime implementation, the remapping must pack *registers* in the same "
"order as *entries*, with unused *entries* removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:3969
msgid "Global Internal Table"
msgstr ""

#: ../../../AMDGPUUsage.rst:3971
msgid ""
"The global internal table is a table of *shader resource descriptors* (SRDs) "
"that define how certain engine-wide, runtime-managed resources should be "
"accessed from a shader. The majority of these resources have HW-defined "
"formats, and it is up to the compiler to write/read data as required by the "
"target hardware."
msgstr ""

#: ../../../AMDGPUUsage.rst:3976
msgid "The following table illustrates the required format:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3978
msgid "PAL Global Internal Table"
msgstr ""

#: ../../../AMDGPUUsage.rst:3982
msgid "Offset"
msgstr ""

#: ../../../AMDGPUUsage.rst:3984
msgid "0-3"
msgstr ""

#: ../../../AMDGPUUsage.rst:3984
msgid "Graphics Scratch SRD"
msgstr ""

#: ../../../AMDGPUUsage.rst:3985
msgid "4-7"
msgstr ""

#: ../../../AMDGPUUsage.rst:3985
msgid "Compute Scratch SRD"
msgstr ""

#: ../../../AMDGPUUsage.rst:3986
msgid "8-11"
msgstr ""

#: ../../../AMDGPUUsage.rst:3986
msgid "ES/GS Ring Output SRD"
msgstr ""

#: ../../../AMDGPUUsage.rst:3987
msgid "12-15"
msgstr ""

#: ../../../AMDGPUUsage.rst:3987
msgid "ES/GS Ring Input SRD"
msgstr ""

#: ../../../AMDGPUUsage.rst:3988
msgid "16-19"
msgstr ""

#: ../../../AMDGPUUsage.rst:3988
msgid "GS/VS Ring Output #0"
msgstr ""

#: ../../../AMDGPUUsage.rst:3989
msgid "20-23"
msgstr ""

#: ../../../AMDGPUUsage.rst:3989
msgid "GS/VS Ring Output #1"
msgstr ""

#: ../../../AMDGPUUsage.rst:3990
msgid "24-27"
msgstr ""

#: ../../../AMDGPUUsage.rst:3990
msgid "GS/VS Ring Output #2"
msgstr ""

#: ../../../AMDGPUUsage.rst:3991
msgid "28-31"
msgstr ""

#: ../../../AMDGPUUsage.rst:3991
msgid "GS/VS Ring Output #3"
msgstr ""

#: ../../../AMDGPUUsage.rst:3992
msgid "32-35"
msgstr ""

#: ../../../AMDGPUUsage.rst:3992
msgid "GS/VS Ring Input SRD"
msgstr ""

#: ../../../AMDGPUUsage.rst:3993
msgid "36-39"
msgstr ""

#: ../../../AMDGPUUsage.rst:3993
msgid "Tessellation Factor Buffer SRD"
msgstr ""

#: ../../../AMDGPUUsage.rst:3994
msgid "40-43"
msgstr ""

#: ../../../AMDGPUUsage.rst:3994
msgid "Off-Chip LDS Buffer SRD"
msgstr ""

#: ../../../AMDGPUUsage.rst:3995
msgid "44-47"
msgstr ""

#: ../../../AMDGPUUsage.rst:3995
msgid "Off-Chip Param Cache Buffer SRD"
msgstr ""

#: ../../../AMDGPUUsage.rst:3996
msgid "48-51"
msgstr ""

#: ../../../AMDGPUUsage.rst:3996
msgid "Sample Position Buffer SRD"
msgstr ""

#: ../../../AMDGPUUsage.rst:3997
msgid "52"
msgstr ""

#: ../../../AMDGPUUsage.rst:3997
msgid "vaRange::ShadowDescriptorTable High Bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:4000
msgid ""
"The pointer to the global internal table passed to the shader as user data "
"is a 32-bit pointer. The top 32 bits should be assumed to be the same as the "
"top 32 bits of the pipeline, so the shader may use the program counter's top "
"32 bits."
msgstr ""

#: ../../../AMDGPUUsage.rst:4006
msgid "Unspecified OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:4008
msgid ""
"This section provides code conventions used when the target triple OS is "
"empty (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4014
msgid ""
"For code objects generated by AMDGPU backend for non-amdhsa OS, the runtime "
"does not install a trap handler. The ``llvm.trap`` and ``llvm.debugtrap`` "
"instructions are handled as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4018
msgid "AMDGPU Trap Handler for Non-AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:4024
msgid "llvm.trap"
msgstr ""

#: ../../../AMDGPUUsage.rst:4024
msgid "s_endpgm"
msgstr ""

#: ../../../AMDGPUUsage.rst:4024
msgid "Causes wavefront to be terminated."
msgstr ""

#: ../../../AMDGPUUsage.rst:4025
msgid "llvm.debugtrap"
msgstr ""

#: ../../../AMDGPUUsage.rst:4025
msgid "Compiler warning given that there is no trap handler installed."
msgstr ""

#: ../../../AMDGPUUsage.rst:4030
msgid "Source Languages"
msgstr ""

#: ../../../AMDGPUUsage.rst:4035
msgid "OpenCL"
msgstr ""

#: ../../../AMDGPUUsage.rst:4037
msgid "When the language is OpenCL the following differences occur:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4039
msgid ""
"The OpenCL memory model is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4040
msgid ""
"The AMDGPU backend appends additional arguments to the kernel's explicit "
"arguments for the AMDHSA OS (see :ref:`opencl-kernel-implicit-arguments-"
"appended-for-amdhsa-os-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4043
msgid ""
"Additional metadata is generated (see :ref:`amdgpu-amdhsa-code-object-"
"metadata`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4046
msgid "OpenCL kernel implicit arguments appended for AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:4050
msgid "Position"
msgstr ""

#: ../../../AMDGPUUsage.rst:4050
msgid "Byte Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:4050
msgid "Byte Alignment"
msgstr ""

#: ../../../AMDGPUUsage.rst:4053
msgid "OpenCL Global Offset X"
msgstr ""

#: ../../../AMDGPUUsage.rst:4054
msgid "OpenCL Global Offset Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:4055
msgid "OpenCL Global Offset Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:4056
msgid "OpenCL address of printf buffer"
msgstr ""

#: ../../../AMDGPUUsage.rst:4057
msgid "OpenCL address of virtual queue used by enqueue_kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4059
msgid "OpenCL address of AqlWrap struct used by enqueue_kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4066
msgid "HCC"
msgstr ""

#: ../../../AMDGPUUsage.rst:4068
msgid "When the language is HCC the following differences occur:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4070
msgid "The HSA memory model is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4075
msgid "Assembler"
msgstr ""

#: ../../../AMDGPUUsage.rst:4077
msgid ""
"AMDGPU backend has LLVM-MC based assembler which is currently in "
"development. It supports AMDGCN GFX6-GFX9."
msgstr ""

#: ../../../AMDGPUUsage.rst:4080
msgid "This section describes general syntax for instructions and operands."
msgstr ""

#: ../../../AMDGPUUsage.rst:4083
msgid "Instructions"
msgstr ""

#: ../../../AMDGPUUsage.rst:4093
msgid "An instruction has the following syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4095
msgid "*<opcode> <operand0>, <operand1>,... <modifier0> <modifier1>...*"
msgstr ""

#: ../../../AMDGPUUsage.rst:4097
msgid ""
"Note that operands are normally comma-separated while modifiers are space-"
"separated."
msgstr ""

#: ../../../AMDGPUUsage.rst:4099
msgid ""
"The order of operands and modifiers is fixed. Most modifiers are optional "
"and may be omitted."
msgstr ""

#: ../../../AMDGPUUsage.rst:4101
msgid ""
"See detailed instruction syntax description for :doc:`GFX7<AMDGPUAsmGFX7>`, :"
"doc:`GFX8<AMDGPUAsmGFX8>` and :doc:`GFX9<AMDGPUAsmGFX9>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4104
msgid ""
"Note that features under development are not included in this description."
msgstr ""

#: ../../../AMDGPUUsage.rst:4106
msgid ""
"For more information about instructions, their semantics and supported "
"combinations of operands, refer to one of instruction set architecture "
"manuals [AMD-GCN-GFX6]_, [AMD-GCN-GFX7]_, [AMD-GCN-GFX8]_ and [AMD-GCN-"
"GFX9]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:4111
msgid "Operands"
msgstr ""

#: ../../../AMDGPUUsage.rst:4113
msgid "The following syntax for register operands is supported:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4115
msgid "SGPR registers: s0, ... or s[0], ..."
msgstr ""

#: ../../../AMDGPUUsage.rst:4116
msgid "VGPR registers: v0, ... or v[0], ..."
msgstr ""

#: ../../../AMDGPUUsage.rst:4117
msgid "TTMP registers: ttmp0, ... or ttmp[0], ..."
msgstr ""

#: ../../../AMDGPUUsage.rst:4118
msgid ""
"Special registers: exec (exec_lo, exec_hi), vcc (vcc_lo, vcc_hi), "
"flat_scratch (flat_scratch_lo, flat_scratch_hi)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4119
msgid "Special trap registers: tba (tba_lo, tba_hi), tma (tma_lo, tma_hi)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4120
msgid ""
"Register pairs, quads, etc: s[2:3], v[10:11], ttmp[5:6], s[4:7], v[12:15], "
"ttmp[4:7], s[8:15], ..."
msgstr ""

#: ../../../AMDGPUUsage.rst:4121
msgid "Register lists: [s0, s1], [ttmp0, ttmp1, ttmp2, ttmp3]"
msgstr ""

#: ../../../AMDGPUUsage.rst:4122
msgid "Register index expressions: v[2*2], s[1-1:2-1]"
msgstr ""

#: ../../../AMDGPUUsage.rst:4123
msgid "'off' indicates that an operand is not enabled"
msgstr ""

#: ../../../AMDGPUUsage.rst:4126
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUUsage.rst:4128
msgid ""
"Detailed description of modifiers may be found :doc:"
"`here<AMDGPUOperandSyntax>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4131
msgid "Instruction Examples"
msgstr ""

#: ../../../AMDGPUUsage.rst:4134
msgid "DS"
msgstr ""

#: ../../../AMDGPUUsage.rst:4144
msgid ""
"For full list of supported instructions, refer to \"LDS/GDS instructions\" "
"in ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:4147
msgid "FLAT"
msgstr ""

#: ../../../AMDGPUUsage.rst:4157
msgid ""
"For full list of supported instructions, refer to \"FLAT instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:4160
msgid "MUBUF"
msgstr ""

#: ../../../AMDGPUUsage.rst:4170
msgid ""
"For full list of supported instructions, refer to \"MUBUF Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:4173
msgid "SMRD/SMEM"
msgstr ""

#: ../../../AMDGPUUsage.rst:4183
msgid ""
"For full list of supported instructions, refer to \"Scalar Memory "
"Operations\" in ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:4186
msgid "SOP1"
msgstr "SOP1"

#: ../../../AMDGPUUsage.rst:4198
msgid ""
"For full list of supported instructions, refer to \"SOP1 Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:4201
msgid "SOP2"
msgstr "SOP2"

#: ../../../AMDGPUUsage.rst:4215
msgid ""
"For full list of supported instructions, refer to \"SOP2 Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:4218
msgid "SOPC"
msgstr "SOPC"

#: ../../../AMDGPUUsage.rst:4227
msgid ""
"For full list of supported instructions, refer to \"SOPC Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:4230
msgid "SOPP"
msgstr "SOPP"

#: ../../../AMDGPUUsage.rst:4246
msgid ""
"For full list of supported instructions, refer to \"SOPP Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:4248
msgid ""
"Unless otherwise mentioned, little verification is performed on the operands "
"of SOPP Instructions, so it is up to the programmer to be familiar with the "
"range or acceptable values."
msgstr ""

#: ../../../AMDGPUUsage.rst:4253
msgid "VALU"
msgstr ""

#: ../../../AMDGPUUsage.rst:4255
msgid ""
"For vector ALU instruction opcodes (VOP1, VOP2, VOP3, VOPC, VOP_DPP, "
"VOP_SDWA), the assembler will automatically use optimal encoding based on "
"its operands. To force specific encoding, one can add a suffix to the opcode "
"of the instruction:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4259
msgid "_e32 for 32-bit VOP1/VOP2/VOPC"
msgstr ""

#: ../../../AMDGPUUsage.rst:4260
msgid "_e64 for 64-bit VOP3"
msgstr ""

#: ../../../AMDGPUUsage.rst:4261
msgid "_dpp for VOP_DPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:4262
msgid "_sdwa for VOP_SDWA"
msgstr ""

#: ../../../AMDGPUUsage.rst:4264
msgid "VOP1/VOP2/VOP3/VOPC examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4281
msgid "VOP_DPP examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4294
msgid "VOP_SDWA examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4304
msgid ""
"For full list of supported instructions, refer to \"Vector ALU "
"instructions\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4310
msgid "HSA Code Object Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:4312
msgid ""
"AMDGPU ABI defines auxiliary data in output code object. In assembly source, "
"one can specify them with assembler directives."
msgstr ""

#: ../../../AMDGPUUsage.rst:4316
msgid ".hsa_code_object_version major, minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:4318
msgid ""
"*major* and *minor* are integers that specify the version of the HSA code "
"object that will be generated by the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:4322
msgid ".hsa_code_object_isa [major, minor, stepping, vendor, arch]"
msgstr ""

#: ../../../AMDGPUUsage.rst:4325
msgid ""
"*major*, *minor*, and *stepping* are all integers that describe the "
"instruction set architecture (ISA) version of the assembly program."
msgstr ""

#: ../../../AMDGPUUsage.rst:4328
msgid ""
"*vendor* and *arch* are quoted strings.  *vendor* should always be equal to "
"\"AMD\" and *arch* should always be equal to \"AMDGPU\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4331
msgid ""
"By default, the assembler will derive the ISA version, *vendor*, and *arch* "
"from the value of the -mcpu option that is passed to the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:4335
msgid ".amdgpu_hsa_kernel (name)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4337
msgid ""
"This directives specifies that the symbol with given name is a kernel entry "
"point (label) and the object should contain corresponding symbol of type "
"STT_AMDGPU_HSA_KERNEL."
msgstr ""

#: ../../../AMDGPUUsage.rst:4341
msgid ".amd_kernel_code_t"
msgstr ""

#: ../../../AMDGPUUsage.rst:4343
msgid ""
"This directive marks the beginning of a list of key / value pairs that are "
"used to specify the amd_kernel_code_t object that will be emitted by the "
"assembler. The list must be terminated by the *.end_amd_kernel_code_t* "
"directive.  For any amd_kernel_code_t values that are unspecified a default "
"value will be used.  The default value for all keys is 0, with the following "
"exceptions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4349
msgid "*kernel_code_version_major* defaults to 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4350
msgid "*machine_kind* defaults to 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4351
msgid ""
"*machine_version_major*, *machine_version_minor*, and "
"*machine_version_stepping* are derived from the value of the -mcpu option "
"that is passed to the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:4354
msgid "*kernel_code_entry_byte_offset* defaults to 256."
msgstr ""

#: ../../../AMDGPUUsage.rst:4355
msgid "*wavefront_size* defaults to 6."
msgstr ""

#: ../../../AMDGPUUsage.rst:4356
msgid ""
"*kernarg_segment_alignment*, *group_segment_alignment*, and "
"*private_segment_alignment* default to 4. Note that alignments are specified "
"as a power of two, so a value of **n** means an alignment of 2^ **n**."
msgstr ""

#: ../../../AMDGPUUsage.rst:4360
msgid ""
"The *.amd_kernel_code_t* directive must be placed immediately after the "
"function label and before any instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:4363
msgid ""
"For a full list of amd_kernel_code_t keys, refer to AMDGPU ABI document, "
"comments in lib/Target/AMDGPU/AmdKernelCodeT.h and test/CodeGen/AMDGPU/hsa.s."
msgstr ""

#: ../../../AMDGPUUsage.rst:4366
msgid "Here is an example of a minimal amd_kernel_code_t specification:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4402
msgid "Predefined Symbols (-mattr=+code-object-v3)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4404
msgid ""
"The AMDGPU assembler defines and updates some symbols automatically. These "
"symbols do not affect code generation."
msgstr ""

#: ../../../AMDGPUUsage.rst:4408
msgid ".amdgcn.gfx_generation_number"
msgstr ""

#: ../../../AMDGPUUsage.rst:4410
msgid ""
"Set to the GFX generation number of the target being assembled for. For "
"example, when assembling for a \"GFX9\" target this will be set to the "
"integer value \"9\". The possible GFX generation numbers are presented in :"
"ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4416
msgid ".amdgcn.next_free_vgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:4418
msgid ""
"Set to zero before assembly begins. At each instruction, if the current "
"value of this symbol is less than or equal to the maximum VGPR number "
"explicitly referenced within that instruction then the symbol value is "
"updated to equal that VGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:4423
msgid ""
"May be used to set the `.amdhsa_next_free_vpgr` directive in :ref:`amdhsa-"
"kernel-directives-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4426 ../../../AMDGPUUsage.rst:4439
msgid ""
"May be set at any time, e.g. manually set to zero at the start of each "
"kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4429
msgid ".amdgcn.next_free_sgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:4431
msgid ""
"Set to zero before assembly begins. At each instruction, if the current "
"value of this symbol is less than or equal the maximum SGPR number "
"explicitly referenced within that instruction then the symbol value is "
"updated to equal that SGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:4436
msgid ""
"May be used to set the `.amdhsa_next_free_spgr` directive in :ref:`amdhsa-"
"kernel-directives-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4442
msgid "Code Object Directives (-mattr=+code-object-v3)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4444
msgid ""
"Directives which begin with ``.amdgcn`` are valid for all ``amdgcn`` "
"architecture processors, and are not OS-specific. Directives which begin "
"with ``.amdhsa`` are specific to ``amdgcn`` architecture processors when the "
"``amdhsa`` OS is specified. See :ref:`amdgpu-target-triples` and :ref:"
"`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4451
msgid ".amdgcn_target <target>"
msgstr ""

#: ../../../AMDGPUUsage.rst:4453
msgid ""
"Optional directive which declares the target supported by the containing "
"assembler source file. Valid values are described in :ref:`amdgpu-amdhsa-"
"code-object-target-identification`. Used by the assembler to validate "
"command-line options such as ``-triple``, ``-mcpu``, and those which specify "
"target features."
msgstr ""

#: ../../../AMDGPUUsage.rst:4460
msgid ".amdhsa_kernel <name>"
msgstr ""

#: ../../../AMDGPUUsage.rst:4462
msgid ""
"Creates a correctly aligned AMDHSA kernel descriptor and a symbol, ``<name>."
"kd``, in the current location of the current section. Only valid when the OS "
"is ``amdhsa``. ``<name>`` must be a symbol that labels the first instruction "
"to execute, and does not need to be previously defined."
msgstr ""

#: ../../../AMDGPUUsage.rst:4467
msgid ""
"Marks the beginning of a list of directives used to generate the bytes of a "
"kernel descriptor, as described in :ref:`amdgpu-amdhsa-kernel-descriptor`. "
"Directives which may appear in this list are described in :ref:`amdhsa-"
"kernel-directives-table`. Directives may appear in any order, must be valid "
"for the target being assembled for, and cannot be repeated. Directives "
"support the range of values specified by the field they reference in :ref:"
"`amdgpu-amdhsa-kernel-descriptor`. If a directive is not specified, it is "
"assumed to have its default value, unless it is marked as \"Required\", in "
"which case it is an error to omit the directive. This list of directives is "
"terminated by an ``.end_amdhsa_kernel`` directive."
msgstr ""

#: ../../../AMDGPUUsage.rst:4478
msgid "AMDHSA Kernel Assembler Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:4482
msgid "Directive"
msgstr ""

#: ../../../AMDGPUUsage.rst:4482
msgid "Default"
msgstr ""

#: ../../../AMDGPUUsage.rst:4482
msgid "Supported On"
msgstr ""

#: ../../../AMDGPUUsage.rst:4484
msgid "``.amdhsa_group_segment_fixed_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4484
msgid ""
"Controls GROUP_SEGMENT_FIXED_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4486
msgid "``.amdhsa_private_segment_fixed_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4486
msgid ""
"Controls PRIVATE_SEGMENT_FIXED_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4488
msgid "``.amdhsa_user_sgpr_private_segment_buffer``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4488
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4490
msgid "``.amdhsa_user_sgpr_dispatch_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4490
msgid ""
"Controls ENABLE_SGPR_DISPATCH_PTR in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4492
msgid "``.amdhsa_user_sgpr_queue_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4492
msgid ""
"Controls ENABLE_SGPR_QUEUE_PTR in :ref:`amdgpu-amdhsa-kernel-descriptor-gfx6-"
"gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4494
msgid "``.amdhsa_user_sgpr_kernarg_segment_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4494
msgid ""
"Controls ENABLE_SGPR_KERNARG_SEGMENT_PTR in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4496
msgid "``.amdhsa_user_sgpr_dispatch_id``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4496
msgid ""
"Controls ENABLE_SGPR_DISPATCH_ID in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4498
msgid "``.amdhsa_user_sgpr_flat_scratch_init``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4498
msgid ""
"Controls ENABLE_SGPR_FLAT_SCRATCH_INIT in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4500
msgid "``.amdhsa_user_sgpr_private_segment_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4500
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_SIZE in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4502
msgid "``.amdhsa_system_sgpr_private_segment_wavefront_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4502
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_WAVEFRONT_OFFSET in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4504
msgid "``.amdhsa_system_sgpr_workgroup_id_x``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4504
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_X in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4506
msgid "``.amdhsa_system_sgpr_workgroup_id_y``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4506
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_Y in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4508
msgid "``.amdhsa_system_sgpr_workgroup_id_z``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4508
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_Z in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4510
msgid "``.amdhsa_system_sgpr_workgroup_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4510
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_INFO in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4512
msgid "``.amdhsa_system_vgpr_workitem_id``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4512
msgid ""
"Controls ENABLE_VGPR_WORKITEM_ID in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx9-table`. Possible values are defined in :ref:`amdgpu-amdhsa-system-"
"vgpr-work-item-id-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4516
msgid "``.amdhsa_next_free_vgpr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4516
msgid ""
"Maximum VGPR number explicitly referenced, plus one. Used to calculate "
"GRANULATED_WORKITEM_VGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4519
msgid "``.amdhsa_next_free_sgpr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4519
msgid ""
"Maximum SGPR number explicitly referenced, plus one. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4522
msgid "``.amdhsa_reserve_vcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4522
msgid ""
"Whether the kernel may use the special VCC SGPR. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4525
msgid "``.amdhsa_reserve_flat_scratch``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4525
msgid "GFX7-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:4525
msgid ""
"Whether the kernel may use flat instructions to access scratch memory. Used "
"to calculate GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc1-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4529
msgid "``.amdhsa_reserve_xnack_mask``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4529
msgid "Target Feature Specific (+xnack)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4529
msgid "GFX8-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:4529
msgid ""
"Whether the kernel may trigger XNACK replay. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4533
msgid "``.amdhsa_float_round_mode_32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4533
msgid ""
"Controls FLOAT_ROUND_MODE_32 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx9-table`. Possible values are defined in :ref:`amdgpu-amdhsa-floating-"
"point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4537
msgid "``.amdhsa_float_round_mode_16_64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4537
msgid ""
"Controls FLOAT_ROUND_MODE_16_64 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx9-table`. Possible values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4541
msgid "``.amdhsa_float_denorm_mode_32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4541
msgid ""
"Controls FLOAT_DENORM_MODE_32 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx9-table`. Possible values are defined in :ref:`amdgpu-amdhsa-floating-"
"point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4545
msgid "``.amdhsa_float_denorm_mode_16_64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4545
msgid ""
"Controls FLOAT_DENORM_MODE_16_64 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx9-table`. Possible values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4549
msgid "``.amdhsa_dx10_clamp``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4549
msgid ""
"Controls ENABLE_DX10_CLAMP in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4551
msgid "``.amdhsa_ieee_mode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4551
msgid ""
"Controls ENABLE_IEEE_MODE in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx9-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4553
msgid "``.amdhsa_fp16_overflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4553
msgid ""
"Controls FP16_OVFL in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4555
msgid "``.amdhsa_exception_fp_ieee_invalid_op``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4555
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION in :ref:`amdgpu-"
"amdhsa-compute_pgm_rsrc2-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4557
msgid "``.amdhsa_exception_fp_denorm_src``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4557
msgid ""
"Controls ENABLE_EXCEPTION_FP_DENORMAL_SOURCE in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4559
msgid "``.amdhsa_exception_fp_ieee_div_zero``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4559
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO in :ref:`amdgpu-"
"amdhsa-compute_pgm_rsrc2-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4561
msgid "``.amdhsa_exception_fp_ieee_overflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4561
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4563
msgid "``.amdhsa_exception_fp_ieee_underflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4563
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4565
msgid "``.amdhsa_exception_fp_ieee_inexact``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4565
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_INEXACT in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4567
msgid "``.amdhsa_exception_int_div_zero``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4567
msgid ""
"Controls ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx9-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4572
msgid "Example HSA Source Code (-mattr=+code-object-v3)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4574
msgid ""
"Here is an example of a minimal assembly source file, defining one HSA "
"kernel:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4605
msgid "Additional Documentation"
msgstr ""

#: ../../../AMDGPUUsage.rst:4607
msgid ""
"`AMD R6xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"R600_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4608
msgid ""
"`AMD R7xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/R700-"
"Family_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4609
msgid ""
"`AMD Evergreen shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"AMD_Evergreen-Family_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4610
msgid ""
"`AMD Cayman/Trinity shader ISA <http://developer.amd.com/wordpress/"
"media/2012/10/AMD_HD_6900_Series_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4611
msgid ""
"`AMD Southern Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2012/12/AMD_Southern_Islands_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4612
msgid ""
"`AMD Sea Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2013/07/AMD_Sea_Islands_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../AMDGPUUsage.rst:4613
msgid ""
"`AMD GCN3 Instruction Set Architecture <http://amd-dev.wpengine.netdna-cdn."
"com/wordpress/media/2013/12/AMD_GCN3_Instruction_Set_Architecture_rev1.1."
"pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4614
msgid ""
"`AMD \"Vega\" Instruction Set Architecture <http://developer.amd.com/"
"wordpress/media/2013/12/Vega_Shader_ISA_28July2017.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4615
msgid ""
"`ROCm: Open Platform for Development, Discovery and Education Around GPU "
"Computing <http://gpuopen.com/compute-product/rocm/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4616
msgid "`ROCm github <http://github.com/RadeonOpenCompute>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4617
msgid ""
"`Heterogeneous System Architecture (HSA) Foundation <http://www."
"hsafoundation.com/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4618
msgid ""
"`Executable and Linkable Format (ELF) <http://www.sco.com/developers/gabi/"
">`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4619
msgid "`DWARF Debugging Information Format <http://dwarfstd.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4620
msgid ""
"`YAML Ain't Markup Language (YAML™) Version 1.2 <http://www.yaml.org/"
"spec/1.2/spec.html>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4621
msgid ""
"`The OpenCL Specification Version 2.0 <http://www.khronos.org/registry/cl/"
"specs/opencl-2.0.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4622
msgid ""
"`Heterogeneous-race-free Memory Models <http://benedictgaster.org/wp-content/"
"uploads/2014/01/asplos269-FINAL.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:4623
msgid ""
"`Attributes in Clang <http://clang.llvm.org/docs/AttributeReference.html>`__"
msgstr ""
