{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700871938512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700871938515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 21:25:38 2023 " "Processing started: Fri Nov 24 21:25:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700871938515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871938515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj02 -c proj02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj02 -c proj02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871938515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700871938716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700871938716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider100khz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider100khz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider100kHz-behavior " "Found design unit 1: ClockDivider100kHz-behavior" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945250 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider100kHz " "Found entity 1: ClockDivider100kHz" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945251 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg10bitdec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg10bitdec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg10bitDec-behavior " "Found design unit 1: sevenSeg10bitDec-behavior" {  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945252 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg10bitDec " "Found entity 1: sevenSeg10bitDec" {  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-behavior " "Found design unit 1: saida-behavior" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945253 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmultiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file outputmultiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputMultiplexer-behavior " "Found design unit 1: outputMultiplexer-behavior" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/outputMultiplexer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945254 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputMultiplexer " "Found entity 1: outputMultiplexer" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/outputMultiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodercounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file encodercounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoderCounter-behavior " "Found design unit 1: encoderCounter-behavior" {  } { { "encoderCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945255 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoderCounter " "Found entity 1: encoderCounter" {  } { { "encoderCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-behavior " "Found design unit 1: sistema-behavior" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945256 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegDecoder-behavior " "Found design unit 1: sevenSegDecoder-behavior" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSegDecoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945256 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSegDecoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpmcalculator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rpmcalculator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rpmCalculator-behavior " "Found design unit 1: rpmCalculator-behavior" {  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945257 ""} { "Info" "ISGN_ENTITY_NAME" "1 rpmCalculator " "Found entity 1: rpmCalculator" {  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowEncoder-behavior " "Found design unit 1: rowEncoder-behavior" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945258 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowEncoder " "Found entity 1: rowEncoder" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowandcolencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowandcolencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowAndColEncoder-behavior " "Found design unit 1: rowAndColEncoder-behavior" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowAndColEncoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945259 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowAndColEncoder " "Found entity 1: rowAndColEncoder" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowAndColEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ringcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringCounter-behavior " "Found design unit 1: ringCounter-behavior" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/ringCounter.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringCounter " "Found entity 1: ringCounter" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/ringCounter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bits.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_4bits.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_4Bits-behavior " "Found design unit 1: Register_4Bits-behavior" {  } { { "Register_4Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_4Bits " "Found entity 1: Register_4Bits" {  } { { "Register_4Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_10bits.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_10bits.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_10Bits-behavior " "Found design unit 1: Register_10Bits-behavior" {  } { { "Register_10Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_10Bits " "Found entity 1: Register_10Bits" {  } { { "Register_10Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerselector.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerselector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerSelector-behavior " "Found design unit 1: registerSelector-behavior" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945262 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerSelector " "Found entity 1: registerSelector" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadhacked.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadhacked.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadHACKED-behavior " "Found design unit 1: keypadHACKED-behavior" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadHACKED.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945263 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadHACKED " "Found entity 1: keypadHACKED" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadHACKED.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadEncoder-behavior " "Found design unit 1: keypadEncoder-behavior" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945264 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder " "Found entity 1: keypadEncoder" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945265 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file colencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colEncoder-behavior " "Found design unit 1: colEncoder-behavior" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/colEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945265 ""} { "Info" "ISGN_ENTITY_NAME" "1 colEncoder " "Found entity 1: colEncoder" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/colEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider10hz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider10hz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider10Hz-behavior " "Found design unit 1: ClockDivider10Hz-behavior" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945266 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider10Hz " "Found entity 1: ClockDivider10Hz" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider100hz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider100hz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider100Hz-behavior " "Found design unit 1: ClockDivider100Hz-behavior" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945267 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider100Hz " "Found entity 1: ClockDivider100Hz" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitconcat.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bitconcat.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitConcat-behavior " "Found design unit 1: bitConcat-behavior" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945267 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitConcat " "Found entity 1: bitConcat" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testclock20hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testclock20hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testclock20hz " "Found entity 1: testclock20hz" {  } { { "testclock20hz.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/testclock20hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arquitetura " "Elaborating entity \"arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700871945329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:ent " "Elaborating entity \"entrada\" for hierarchy \"entrada:ent\"" {  } { { "arquitetura.vhdl" "ent" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider100Hz entrada:ent\|ClockDivider100Hz:cd100 " "Elaborating entity \"ClockDivider100Hz\" for hierarchy \"entrada:ent\|ClockDivider100Hz:cd100\"" {  } { { "entrada.vhdl" "cd100" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945330 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oscillator clockDivider100Hz.vhdl(15) " "VHDL Signal Declaration warning at clockDivider100Hz.vhdl(15): used explicit default value for signal \"oscillator\" because signal was never assigned a value" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945331 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "newfrequency clockDivider100Hz.vhdl(16) " "VHDL Signal Declaration warning at clockDivider100Hz.vhdl(16): used explicit default value for signal \"newfrequency\" because signal was never assigned a value" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945331 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "halfPeriod clockDivider100Hz.vhdl(23) " "VHDL Variable Declaration warning at clockDivider100Hz.vhdl(23): used initial value expression for variable \"halfPeriod\" because variable was never assigned a value" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945331 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oscillator clockDivider100Hz.vhdl(23) " "VHDL Process Statement warning at clockDivider100Hz.vhdl(23): signal \"oscillator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945331 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "newfrequency clockDivider100Hz.vhdl(23) " "VHDL Process Statement warning at clockDivider100Hz.vhdl(23): signal \"newfrequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945331 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockDivider100Hz.vhdl(35) " "VHDL Process Statement warning at clockDivider100Hz.vhdl(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945331 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadEncoder entrada:ent\|keypadEncoder:ke " "Elaborating entity \"keypadEncoder\" for hierarchy \"entrada:ent\|keypadEncoder:ke\"" {  } { { "entrada.vhdl" "ke" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringCounter entrada:ent\|keypadEncoder:ke\|ringCounter:RC " "Elaborating entity \"ringCounter\" for hierarchy \"entrada:ent\|keypadEncoder:ke\|ringCounter:RC\"" {  } { { "keypadEncoder.vhdl" "RC" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowEncoder entrada:ent\|keypadEncoder:ke\|rowEncoder:RE " "Elaborating entity \"rowEncoder\" for hierarchy \"entrada:ent\|keypadEncoder:ke\|rowEncoder:RE\"" {  } { { "keypadEncoder.vhdl" "RE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colEncoder entrada:ent\|keypadEncoder:ke\|colEncoder:CE " "Elaborating entity \"colEncoder\" for hierarchy \"entrada:ent\|keypadEncoder:ke\|colEncoder:CE\"" {  } { { "keypadEncoder.vhdl" "CE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowAndColEncoder entrada:ent\|keypadEncoder:ke\|rowAndColEncoder:RaCE " "Elaborating entity \"rowAndColEncoder\" for hierarchy \"entrada:ent\|keypadEncoder:ke\|rowAndColEncoder:RaCE\"" {  } { { "keypadEncoder.vhdl" "RaCE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerSelector entrada:ent\|registerSelector:rs " "Elaborating entity \"registerSelector\" for hierarchy \"entrada:ent\|registerSelector:rs\"" {  } { { "entrada.vhdl" "rs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945334 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registerSelector.vhdl(22) " "VHDL Process Statement warning at registerSelector.vhdl(22): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945335 "|arquitetura|entrada:ent|registerSelector:rs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_4Bits entrada:ent\|Register_4Bits:R1 " "Elaborating entity \"Register_4Bits\" for hierarchy \"entrada:ent\|Register_4Bits:R1\"" {  } { { "entrada.vhdl" "R1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945335 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Register_4Bits.vhdl(19) " "VHDL Process Statement warning at Register_4Bits.vhdl(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_4Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945335 "|entrada|Register_4Bits:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitConcat entrada:ent\|bitConcat:bcA " "Elaborating entity \"bitConcat\" for hierarchy \"entrada:ent\|bitConcat:bcA\"" {  } { { "entrada.vhdl" "bcA" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_10Bits entrada:ent\|Register_10Bits:R4 " "Elaborating entity \"Register_10Bits\" for hierarchy \"entrada:ent\|Register_10Bits:R4\"" {  } { { "entrada.vhdl" "R4" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945336 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Register_10Bits.vhdl(19) " "VHDL Process Statement warning at Register_10Bits.vhdl(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_10Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945337 "|arquitetura|entrada:ent|Register_10Bits:R4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider10Hz entrada:ent\|ClockDivider10Hz:cd10 " "Elaborating entity \"ClockDivider10Hz\" for hierarchy \"entrada:ent\|ClockDivider10Hz:cd10\"" {  } { { "entrada.vhdl" "cd10" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945337 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oscillator clockDivider10Hz.vhdl(15) " "VHDL Signal Declaration warning at clockDivider10Hz.vhdl(15): used explicit default value for signal \"oscillator\" because signal was never assigned a value" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945338 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "newfrequency clockDivider10Hz.vhdl(16) " "VHDL Signal Declaration warning at clockDivider10Hz.vhdl(16): used explicit default value for signal \"newfrequency\" because signal was never assigned a value" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945338 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "halfPeriod clockDivider10Hz.vhdl(23) " "VHDL Variable Declaration warning at clockDivider10Hz.vhdl(23): used initial value expression for variable \"halfPeriod\" because variable was never assigned a value" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945338 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oscillator clockDivider10Hz.vhdl(23) " "VHDL Process Statement warning at clockDivider10Hz.vhdl(23): signal \"oscillator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945338 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "newfrequency clockDivider10Hz.vhdl(23) " "VHDL Process Statement warning at clockDivider10Hz.vhdl(23): signal \"newfrequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945338 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockDivider10Hz.vhdl(35) " "VHDL Process Statement warning at clockDivider10Hz.vhdl(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945338 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoderCounter entrada:ent\|encoderCounter:ec " "Elaborating entity \"encoderCounter\" for hierarchy \"entrada:ent\|encoderCounter:ec\"" {  } { { "entrada.vhdl" "ec" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945338 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetCount encoderCounter.vhdl(25) " "VHDL Process Statement warning at encoderCounter.vhdl(25): signal \"resetCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoderCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945339 "|entrada|encoderCounter:ec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulseCount encoderCounter.vhdl(38) " "VHDL Process Statement warning at encoderCounter.vhdl(38): signal \"pulseCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoderCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945339 "|entrada|encoderCounter:ec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpmCalculator entrada:ent\|rpmCalculator:rpmCalc " "Elaborating entity \"rpmCalculator\" for hierarchy \"entrada:ent\|rpmCalculator:rpmCalc\"" {  } { { "entrada.vhdl" "rpmCalc" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945339 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calcRPM rpmCalculator.vhdl(36) " "VHDL Process Statement warning at rpmCalculator.vhdl(36): signal \"calcRPM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945340 "|entrada|rpmCalculator:rpmCalc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider100kHz entrada:ent\|ClockDivider100kHz:cd100k " "Elaborating entity \"ClockDivider100kHz\" for hierarchy \"entrada:ent\|ClockDivider100kHz:cd100k\"" {  } { { "entrada.vhdl" "cd100k" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945340 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oscillator clockdivider100kHz.vhdl(15) " "VHDL Signal Declaration warning at clockdivider100kHz.vhdl(15): used explicit default value for signal \"oscillator\" because signal was never assigned a value" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945340 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "newfrequency clockdivider100kHz.vhdl(16) " "VHDL Signal Declaration warning at clockdivider100kHz.vhdl(16): used explicit default value for signal \"newfrequency\" because signal was never assigned a value" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945340 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "halfPeriod clockdivider100kHz.vhdl(23) " "VHDL Variable Declaration warning at clockdivider100kHz.vhdl(23): used initial value expression for variable \"halfPeriod\" because variable was never assigned a value" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945340 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oscillator clockdivider100kHz.vhdl(23) " "VHDL Process Statement warning at clockdivider100kHz.vhdl(23): signal \"oscillator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945340 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "newfrequency clockdivider100kHz.vhdl(23) " "VHDL Process Statement warning at clockdivider100kHz.vhdl(23): signal \"newfrequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945340 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockdivider100kHz.vhdl(35) " "VHDL Process Statement warning at clockdivider100kHz.vhdl(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945341 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema sistema:sis " "Elaborating entity \"sistema\" for hierarchy \"sistema:sis\"" {  } { { "arquitetura.vhdl" "sis" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945341 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "KPnum sistema.vhdl(20) " "VHDL Signal Declaration warning at sistema.vhdl(20): used explicit default value for signal \"KPnum\" because signal was never assigned a value" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945342 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "KPden sistema.vhdl(21) " "VHDL Signal Declaration warning at sistema.vhdl(21): used explicit default value for signal \"KPden\" because signal was never assigned a value" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871945342 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "U0 sistema.vhdl(38) " "VHDL Process Statement warning at sistema.vhdl(38): signal \"U0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945343 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "U0 sistema.vhdl(41) " "VHDL Process Statement warning at sistema.vhdl(41): signal \"U0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945343 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction_ref sistema.vhdl(60) " "VHDL Process Statement warning at sistema.vhdl(60): signal \"direction_ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945343 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm sistema.vhdl(61) " "VHDL Process Statement warning at sistema.vhdl(61): signal \"pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945343 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm sistema.vhdl(64) " "VHDL Process Statement warning at sistema.vhdl(64): signal \"pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871945343 "|arquitetura|sistema:sis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida saida:sai " "Elaborating entity \"saida\" for hierarchy \"saida:sai\"" {  } { { "arquitetura.vhdl" "sai" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder saida:sai\|sevenSegDecoder:ssdAQ1 " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"saida:sai\|sevenSegDecoder:ssdAQ1\"" {  } { { "saida.vhdl" "ssdAQ1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg10bitDec saida:sai\|sevenSeg10bitDec:ss10dActual " "Elaborating entity \"sevenSeg10bitDec\" for hierarchy \"saida:sai\|sevenSeg10bitDec:ss10dActual\"" {  } { { "saida.vhdl" "ss10dActual" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945358 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "entrada:ent\|keypadEncoder:ke\|data\[0\] " "Converted tri-state buffer \"entrada:ent\|keypadEncoder:ke\|data\[0\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700871945517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "entrada:ent\|keypadEncoder:ke\|data\[1\] " "Converted tri-state buffer \"entrada:ent\|keypadEncoder:ke\|data\[1\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700871945517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "entrada:ent\|keypadEncoder:ke\|data\[2\] " "Converted tri-state buffer \"entrada:ent\|keypadEncoder:ke\|data\[2\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700871945517 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "entrada:ent\|keypadEncoder:ke\|data\[3\] " "Converted tri-state buffer \"entrada:ent\|keypadEncoder:ke\|data\[3\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700871945517 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1700871945517 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dRef\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dRef\|Div1\"" {  } { { "sevenSeg10bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871945747 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dRef\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dRef\|Div0\"" {  } { { "sevenSeg10bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871945747 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dActual\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dActual\|Div1\"" {  } { { "sevenSeg10bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871945747 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dActual\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dActual\|Div0\"" {  } { { "sevenSeg10bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871945747 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dRef\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dRef\|Mult0\"" {  } { { "sevenSeg10bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871945747 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "entrada:ent\|rpmCalculator:rpmCalc\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"entrada:ent\|rpmCalculator:rpmCalc\|Mult0\"" {  } { { "rpmCalculator.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871945747 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "entrada:ent\|rpmCalculator:rpmCalc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"entrada:ent\|rpmCalculator:rpmCalc\|Div0\"" {  } { { "rpmCalculator.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871945747 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dActual\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dActual\|Mult0\"" {  } { { "sevenSeg10bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871945747 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "entrada:ent\|bitConcat:bcA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"entrada:ent\|bitConcat:bcA\|Mult0\"" {  } { { "bitConcat.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871945747 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sistema:sis\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sistema:sis\|Div0\"" {  } { { "sistema.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871945747 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700871945747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_divide:Div1\"" {  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_divide:Div1 " "Instantiated megafunction \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945775 ""}  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871945775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_57f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_57f " "Found entity 1: alt_u_div_57f" {  } { { "db/alt_u_div_57f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_57f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_divide:Div0\"" {  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_divide:Div0 " "Instantiated megafunction \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945894 ""}  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871945894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871945958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871945958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\"" {  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871945999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0 " "Instantiated megafunction \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871945999 ""}  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871945999 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\|multcore:mult_core saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946025 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\|altshift:external_latency_ffs saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dRef\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Instantiated megafunction \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946047 ""}  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871946047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871946091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871946091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946096 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871946123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871946123 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|altshift:external_latency_ffs entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_divide:Div0\"" {  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_divide:Div0 " "Instantiated megafunction \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946129 ""}  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871946129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871946153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871946153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871946160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871946160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871946178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871946178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "entrada:ent\|bitConcat:bcA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|bitConcat:bcA\|lpm_mult:Mult0\"" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "entrada:ent\|bitConcat:bcA\|lpm_mult:Mult0 " "Instantiated megafunction \"entrada:ent\|bitConcat:bcA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946193 ""}  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871946193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sistema:sis\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sistema:sis\|lpm_divide:Div0\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871946426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sistema:sis\|lpm_divide:Div0 " "Instantiated megafunction \"sistema:sis\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871946426 ""}  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871946426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q0p " "Found entity 1: lpm_divide_q0p" {  } { { "db/lpm_divide_q0p.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_q0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871946455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871946455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/abs_divider_lbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871946466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871946466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871946496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871946496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871946545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871946545 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "32 " "Ignored 32 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1700871946893 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700871946893 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700871946900 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700871946900 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[6\] sistema:sis\|U0\[6\]~_emulated sistema:sis\|U0\[6\]~1 " "Register \"sistema:sis\|U0\[6\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[6\]~_emulated\" and latch \"sistema:sis\|U0\[6\]~1\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871946900 "|arquitetura|sistema:sis|U0[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[5\] sistema:sis\|U0\[5\]~_emulated sistema:sis\|U0\[6\]~1 " "Register \"sistema:sis\|U0\[5\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[5\]~_emulated\" and latch \"sistema:sis\|U0\[6\]~1\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871946900 "|arquitetura|sistema:sis|U0[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[4\] sistema:sis\|U0\[4\]~_emulated sistema:sis\|U0\[4\]~7 " "Register \"sistema:sis\|U0\[4\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[4\]~_emulated\" and latch \"sistema:sis\|U0\[4\]~7\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871946900 "|arquitetura|sistema:sis|U0[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[3\] sistema:sis\|U0\[3\]~_emulated sistema:sis\|U0\[4\]~7 " "Register \"sistema:sis\|U0\[3\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[3\]~_emulated\" and latch \"sistema:sis\|U0\[4\]~7\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871946900 "|arquitetura|sistema:sis|U0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[2\] sistema:sis\|U0\[2\]~_emulated sistema:sis\|U0\[4\]~7 " "Register \"sistema:sis\|U0\[2\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[2\]~_emulated\" and latch \"sistema:sis\|U0\[4\]~7\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871946900 "|arquitetura|sistema:sis|U0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[0\] sistema:sis\|U0\[0\]~_emulated sistema:sis\|U0\[6\]~1 " "Register \"sistema:sis\|U0\[0\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[0\]~_emulated\" and latch \"sistema:sis\|U0\[6\]~1\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871946900 "|arquitetura|sistema:sis|U0[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1700871946900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700871947440 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sistema:sis\|U0\[1\] High " "Register sistema:sis\|U0\[1\] will power up to High" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700871947546 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1700871947546 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700871948025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700871948175 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871948175 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1706 " "Implemented 1706 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700871948257 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700871948257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1644 " "Implemented 1644 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700871948257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700871948257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700871948279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 21:25:48 2023 " "Processing ended: Fri Nov 24 21:25:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700871948279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700871948279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700871948279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871948279 ""}
