{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756465455727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756465455727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 29 16:34:15 2025 " "Processing started: Fri Aug 29 16:34:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756465455727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465455727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off block_ram -c block_ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off block_ram -c block_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465455727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756465456108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756465456108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "E:/digital designs/block_ram/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756465464874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465464874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file block_ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 block_ram_tb " "Found entity 1: block_ram_tb" {  } { { "block_ram_tb.v" "" { Text "E:/digital designs/block_ram/block_ram_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756465464876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465464876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_adder " "Found entity 1: pipelined_adder" {  } { { "pipelined_adder.sv" "" { Text "E:/digital designs/block_ram/pipelined_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756465464877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465464877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file number_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 number_adder " "Found entity 1: number_adder" {  } { { "number_adder.sv" "" { Text "E:/digital designs/block_ram/number_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756465464878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465464878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.sv" "" { Text "E:/digital designs/block_ram/eight_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756465464879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465464879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "E:/digital designs/block_ram/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756465464879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465464879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file block_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 block_ram " "Found entity 1: block_ram" {  } { { "block_ram.v" "" { Text "E:/digital designs/block_ram/block_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756465464880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465464880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_ram " "Found entity 1: adder_ram" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756465464881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465464881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_ram " "Elaborating entity \"adder_ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756465464916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adder_ram.sv(68) " "Verilog HDL assignment warning at adder_ram.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756465464918 "|adder_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_a.data_a 0 adder_ram.sv(9) " "Net \"ram_a.data_a\" at adder_ram.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756465464918 "|adder_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_a.waddr_a 0 adder_ram.sv(9) " "Net \"ram_a.waddr_a\" at adder_ram.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756465464918 "|adder_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_b.data_a 0 adder_ram.sv(10) " "Net \"ram_b.data_a\" at adder_ram.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756465464918 "|adder_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_b.waddr_a 0 adder_ram.sv(10) " "Net \"ram_b.waddr_a\" at adder_ram.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756465464918 "|adder_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_exp.data_a 0 adder_ram.sv(11) " "Net \"ram_exp.data_a\" at adder_ram.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756465464918 "|adder_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_exp.waddr_a 0 adder_ram.sv(11) " "Net \"ram_exp.waddr_a\" at adder_ram.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756465464918 "|adder_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_a.we_a 0 adder_ram.sv(9) " "Net \"ram_a.we_a\" at adder_ram.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756465464918 "|adder_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_b.we_a 0 adder_ram.sv(10) " "Net \"ram_b.we_a\" at adder_ram.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756465464918 "|adder_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_exp.we_a 0 adder_ram.sv(11) " "Net \"ram_exp.we_a\" at adder_ram.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756465464918 "|adder_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_adder number_adder:uut " "Elaborating entity \"number_adder\" for hierarchy \"number_adder:uut\"" {  } { { "adder_ram.sv" "uut" { Text "E:/digital designs/block_ram/adder_ram.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756465464920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder number_adder:uut\|eight_bit_adder:e1 " "Elaborating entity \"eight_bit_adder\" for hierarchy \"number_adder:uut\|eight_bit_adder:e1\"" {  } { { "number_adder.sv" "e1" { Text "E:/digital designs/block_ram/number_adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756465464920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder number_adder:uut\|eight_bit_adder:e1\|adder:a1 " "Elaborating entity \"adder\" for hierarchy \"number_adder:uut\|eight_bit_adder:e1\|adder:a1\"" {  } { { "eight_bit_adder.sv" "a1" { Text "E:/digital designs/block_ram/eight_bit_adder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756465464921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_inst " "Elaborating entity \"timer\" for hierarchy \"timer:timer_inst\"" {  } { { "adder_ram.sv" "timer_inst" { Text "E:/digital designs/block_ram/adder_ram.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756465464934 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram_exp " "RAM logic \"ram_exp\" is uninferred due to inappropriate RAM size" {  } { { "adder_ram.sv" "ram_exp" { Text "E:/digital designs/block_ram/adder_ram.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1756465465161 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram_a " "RAM logic \"ram_a\" is uninferred due to inappropriate RAM size" {  } { { "adder_ram.sv" "ram_a" { Text "E:/digital designs/block_ram/adder_ram.sv" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1756465465161 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram_b " "RAM logic \"ram_b\" is uninferred due to inappropriate RAM size" {  } { { "adder_ram.sv" "ram_b" { Text "E:/digital designs/block_ram/adder_ram.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1756465465161 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1756465465161 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 E:/digital designs/block_ram/db/block_ram.ram2_adder_ram_5406ce0b.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"E:/digital designs/block_ram/db/block_ram.ram2_adder_ram_5406ce0b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1756465465161 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 E:/digital designs/block_ram/db/block_ram.ram0_adder_ram_5406ce0b.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"E:/digital designs/block_ram/db/block_ram.ram0_adder_ram_5406ce0b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1756465465162 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 E:/digital designs/block_ram/db/block_ram.ram1_adder_ram_5406ce0b.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"E:/digital designs/block_ram/db/block_ram.ram1_adder_ram_5406ce0b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1756465465163 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adder_ram.sv" "" { Text "E:/digital designs/block_ram/adder_ram.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1756465465417 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1756465465417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756465465555 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1756465466120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756465466280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756465466280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756465466322 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756465466322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756465466322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756465466322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756465466343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 29 16:34:26 2025 " "Processing ended: Fri Aug 29 16:34:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756465466343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756465466343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756465466343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756465466343 ""}
