// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
input  [15:0] data_20_V_read;
input  [15:0] data_21_V_read;
input  [15:0] data_22_V_read;
input  [15:0] data_23_V_read;
input  [15:0] data_24_V_read;
input  [15:0] data_25_V_read;
input  [15:0] data_26_V_read;
input  [15:0] data_27_V_read;
input  [15:0] data_28_V_read;
input  [15:0] data_29_V_read;
input  [15:0] data_30_V_read;
input  [15:0] data_31_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln129_fu_1408_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] outidx_address0;
reg    outidx_ce0;
wire   [0:0] outidx_q0;
wire   [5:0] w9_V_address0;
reg    w9_V_ce0;
wire   [75:0] w9_V_q0;
reg   [0:0] do_init_reg_380;
reg   [5:0] w_index37_reg_396;
reg   [15:0] data_0_V_read39_rewind_reg_410;
reg   [15:0] data_1_V_read40_rewind_reg_424;
reg   [15:0] data_2_V_read41_rewind_reg_438;
reg   [15:0] data_3_V_read42_rewind_reg_452;
reg   [15:0] data_4_V_read43_rewind_reg_466;
reg   [15:0] data_5_V_read44_rewind_reg_480;
reg   [15:0] data_6_V_read45_rewind_reg_494;
reg   [15:0] data_7_V_read46_rewind_reg_508;
reg   [15:0] data_8_V_read47_rewind_reg_522;
reg   [15:0] data_9_V_read48_rewind_reg_536;
reg   [15:0] data_10_V_read49_rewind_reg_550;
reg   [15:0] data_11_V_read50_rewind_reg_564;
reg   [15:0] data_12_V_read51_rewind_reg_578;
reg   [15:0] data_13_V_read52_rewind_reg_592;
reg   [15:0] data_14_V_read53_rewind_reg_606;
reg   [15:0] data_15_V_read54_rewind_reg_620;
reg   [15:0] data_16_V_read55_rewind_reg_634;
reg   [15:0] data_17_V_read56_rewind_reg_648;
reg   [15:0] data_18_V_read57_rewind_reg_662;
reg   [15:0] data_19_V_read58_rewind_reg_676;
reg   [15:0] data_20_V_read59_rewind_reg_690;
reg   [15:0] data_21_V_read60_rewind_reg_704;
reg   [15:0] data_22_V_read61_rewind_reg_718;
reg   [15:0] data_23_V_read62_rewind_reg_732;
reg   [15:0] data_24_V_read63_rewind_reg_746;
reg   [15:0] data_25_V_read64_rewind_reg_760;
reg   [15:0] data_26_V_read65_rewind_reg_774;
reg   [15:0] data_27_V_read66_rewind_reg_788;
reg   [15:0] data_28_V_read67_rewind_reg_802;
reg   [15:0] data_29_V_read68_rewind_reg_816;
reg   [15:0] data_30_V_read69_rewind_reg_830;
reg   [15:0] data_31_V_read70_rewind_reg_844;
reg   [31:0] in_index_0_i_i38_reg_858;
reg   [15:0] data_0_V_read39_phi_reg_872;
reg   [15:0] data_1_V_read40_phi_reg_884;
reg   [15:0] data_2_V_read41_phi_reg_896;
reg   [15:0] data_3_V_read42_phi_reg_908;
reg   [15:0] data_4_V_read43_phi_reg_920;
reg   [15:0] data_5_V_read44_phi_reg_932;
reg   [15:0] data_6_V_read45_phi_reg_944;
reg   [15:0] data_7_V_read46_phi_reg_956;
reg   [15:0] data_8_V_read47_phi_reg_968;
reg   [15:0] data_9_V_read48_phi_reg_980;
reg   [15:0] data_10_V_read49_phi_reg_992;
reg   [15:0] data_11_V_read50_phi_reg_1004;
reg   [15:0] data_12_V_read51_phi_reg_1016;
reg   [15:0] data_13_V_read52_phi_reg_1028;
reg   [15:0] data_14_V_read53_phi_reg_1040;
reg   [15:0] data_15_V_read54_phi_reg_1052;
reg   [15:0] data_16_V_read55_phi_reg_1064;
reg   [15:0] data_17_V_read56_phi_reg_1076;
reg   [15:0] data_18_V_read57_phi_reg_1088;
reg   [15:0] data_19_V_read58_phi_reg_1100;
reg   [15:0] data_20_V_read59_phi_reg_1112;
reg   [15:0] data_21_V_read60_phi_reg_1124;
reg   [15:0] data_22_V_read61_phi_reg_1136;
reg   [15:0] data_23_V_read62_phi_reg_1148;
reg   [15:0] data_24_V_read63_phi_reg_1160;
reg   [15:0] data_25_V_read64_phi_reg_1172;
reg   [15:0] data_26_V_read65_phi_reg_1184;
reg   [15:0] data_27_V_read66_phi_reg_1196;
reg   [15:0] data_28_V_read67_phi_reg_1208;
reg   [15:0] data_29_V_read68_phi_reg_1220;
reg   [15:0] data_30_V_read69_phi_reg_1232;
reg   [15:0] data_31_V_read70_phi_reg_1244;
reg   [15:0] res_9_V_write_assign36_reg_1256;
reg   [15:0] res_8_V_write_assign34_reg_1270;
reg   [15:0] res_7_V_write_assign32_reg_1284;
reg   [15:0] res_6_V_write_assign30_reg_1298;
reg   [15:0] res_5_V_write_assign28_reg_1312;
reg   [15:0] res_4_V_write_assign26_reg_1326;
reg   [15:0] res_3_V_write_assign24_reg_1340;
reg   [15:0] res_2_V_write_assign22_reg_1354;
reg   [15:0] res_1_V_write_assign20_reg_1368;
reg   [15:0] res_0_V_write_assign18_reg_1382;
reg   [0:0] ap_phi_mux_do_init_phi_fu_384_p6;
wire   [5:0] w_index_fu_1402_p2;
reg   [5:0] w_index_reg_2027;
reg   [0:0] icmp_ln129_reg_2032;
reg   [0:0] icmp_ln129_reg_2032_pp0_iter1_reg;
reg   [0:0] icmp_ln129_reg_2032_pp0_iter2_reg;
reg   [0:0] out_index_reg_2036;
reg   [0:0] out_index_reg_2036_pp0_iter2_reg;
wire  signed [15:0] tmp_13_fu_1418_p34;
reg  signed [15:0] tmp_13_reg_2055;
wire   [15:0] trunc_ln139_1_fu_1488_p1;
reg  signed [15:0] trunc_ln139_1_reg_2061;
reg  signed [15:0] tmp_s_reg_2066;
reg  signed [15:0] tmp_17_reg_2071;
reg  signed [15:0] tmp_18_reg_2076;
reg  signed [11:0] tmp_14_reg_2081;
wire   [31:0] select_ln148_fu_1554_p3;
reg   [31:0] select_ln148_reg_2086;
reg    ap_enable_reg_pp0_iter1;
wire  signed [31:0] mul_ln1118_fu_1827_p2;
reg  signed [31:0] mul_ln1118_reg_2091;
wire  signed [31:0] mul_ln1118_1_fu_1833_p2;
reg  signed [31:0] mul_ln1118_1_reg_2096;
wire  signed [31:0] mul_ln1118_2_fu_1839_p2;
reg  signed [31:0] mul_ln1118_2_reg_2101;
wire  signed [31:0] mul_ln1118_3_fu_1845_p2;
reg  signed [31:0] mul_ln1118_3_reg_2106;
wire  signed [27:0] mul_ln1118_4_fu_1851_p2;
reg  signed [27:0] mul_ln1118_4_reg_2111;
wire   [15:0] acc_1_V_1_fu_1605_p3;
reg    ap_enable_reg_pp0_iter3;
wire   [15:0] acc_1_V_2_fu_1612_p3;
wire   [15:0] acc_3_V_1_fu_1641_p3;
wire   [15:0] acc_3_V_2_fu_1648_p3;
wire   [15:0] acc_5_V_1_fu_1677_p3;
wire   [15:0] acc_5_V_2_fu_1684_p3;
wire   [15:0] acc_7_V_1_fu_1713_p3;
wire   [15:0] acc_7_V_2_fu_1720_p3;
wire   [15:0] acc_9_V_1_fu_1749_p3;
wire   [15:0] acc_9_V_2_fu_1756_p3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_w_index37_phi_fu_400_p6;
reg   [15:0] ap_phi_mux_data_0_V_read39_rewind_phi_fu_414_p6;
reg   [15:0] ap_phi_mux_data_1_V_read40_rewind_phi_fu_428_p6;
reg   [15:0] ap_phi_mux_data_2_V_read41_rewind_phi_fu_442_p6;
reg   [15:0] ap_phi_mux_data_3_V_read42_rewind_phi_fu_456_p6;
reg   [15:0] ap_phi_mux_data_4_V_read43_rewind_phi_fu_470_p6;
reg   [15:0] ap_phi_mux_data_5_V_read44_rewind_phi_fu_484_p6;
reg   [15:0] ap_phi_mux_data_6_V_read45_rewind_phi_fu_498_p6;
reg   [15:0] ap_phi_mux_data_7_V_read46_rewind_phi_fu_512_p6;
reg   [15:0] ap_phi_mux_data_8_V_read47_rewind_phi_fu_526_p6;
reg   [15:0] ap_phi_mux_data_9_V_read48_rewind_phi_fu_540_p6;
reg   [15:0] ap_phi_mux_data_10_V_read49_rewind_phi_fu_554_p6;
reg   [15:0] ap_phi_mux_data_11_V_read50_rewind_phi_fu_568_p6;
reg   [15:0] ap_phi_mux_data_12_V_read51_rewind_phi_fu_582_p6;
reg   [15:0] ap_phi_mux_data_13_V_read52_rewind_phi_fu_596_p6;
reg   [15:0] ap_phi_mux_data_14_V_read53_rewind_phi_fu_610_p6;
reg   [15:0] ap_phi_mux_data_15_V_read54_rewind_phi_fu_624_p6;
reg   [15:0] ap_phi_mux_data_16_V_read55_rewind_phi_fu_638_p6;
reg   [15:0] ap_phi_mux_data_17_V_read56_rewind_phi_fu_652_p6;
reg   [15:0] ap_phi_mux_data_18_V_read57_rewind_phi_fu_666_p6;
reg   [15:0] ap_phi_mux_data_19_V_read58_rewind_phi_fu_680_p6;
reg   [15:0] ap_phi_mux_data_20_V_read59_rewind_phi_fu_694_p6;
reg   [15:0] ap_phi_mux_data_21_V_read60_rewind_phi_fu_708_p6;
reg   [15:0] ap_phi_mux_data_22_V_read61_rewind_phi_fu_722_p6;
reg   [15:0] ap_phi_mux_data_23_V_read62_rewind_phi_fu_736_p6;
reg   [15:0] ap_phi_mux_data_24_V_read63_rewind_phi_fu_750_p6;
reg   [15:0] ap_phi_mux_data_25_V_read64_rewind_phi_fu_764_p6;
reg   [15:0] ap_phi_mux_data_26_V_read65_rewind_phi_fu_778_p6;
reg   [15:0] ap_phi_mux_data_27_V_read66_rewind_phi_fu_792_p6;
reg   [15:0] ap_phi_mux_data_28_V_read67_rewind_phi_fu_806_p6;
reg   [15:0] ap_phi_mux_data_29_V_read68_rewind_phi_fu_820_p6;
reg   [15:0] ap_phi_mux_data_30_V_read69_rewind_phi_fu_834_p6;
reg   [15:0] ap_phi_mux_data_31_V_read70_rewind_phi_fu_848_p6;
reg   [31:0] ap_phi_mux_in_index_0_i_i38_phi_fu_862_p6;
reg   [15:0] ap_phi_mux_data_0_V_read39_phi_phi_fu_876_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_0_V_read39_phi_reg_872;
reg   [15:0] ap_phi_reg_pp0_iter1_data_0_V_read39_phi_reg_872;
reg   [15:0] ap_phi_mux_data_1_V_read40_phi_phi_fu_888_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_1_V_read40_phi_reg_884;
reg   [15:0] ap_phi_reg_pp0_iter1_data_1_V_read40_phi_reg_884;
reg   [15:0] ap_phi_mux_data_2_V_read41_phi_phi_fu_900_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_2_V_read41_phi_reg_896;
reg   [15:0] ap_phi_reg_pp0_iter1_data_2_V_read41_phi_reg_896;
reg   [15:0] ap_phi_mux_data_3_V_read42_phi_phi_fu_912_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_3_V_read42_phi_reg_908;
reg   [15:0] ap_phi_reg_pp0_iter1_data_3_V_read42_phi_reg_908;
reg   [15:0] ap_phi_mux_data_4_V_read43_phi_phi_fu_924_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_4_V_read43_phi_reg_920;
reg   [15:0] ap_phi_reg_pp0_iter1_data_4_V_read43_phi_reg_920;
reg   [15:0] ap_phi_mux_data_5_V_read44_phi_phi_fu_936_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_5_V_read44_phi_reg_932;
reg   [15:0] ap_phi_reg_pp0_iter1_data_5_V_read44_phi_reg_932;
reg   [15:0] ap_phi_mux_data_6_V_read45_phi_phi_fu_948_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_6_V_read45_phi_reg_944;
reg   [15:0] ap_phi_reg_pp0_iter1_data_6_V_read45_phi_reg_944;
reg   [15:0] ap_phi_mux_data_7_V_read46_phi_phi_fu_960_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_7_V_read46_phi_reg_956;
reg   [15:0] ap_phi_reg_pp0_iter1_data_7_V_read46_phi_reg_956;
reg   [15:0] ap_phi_mux_data_8_V_read47_phi_phi_fu_972_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_8_V_read47_phi_reg_968;
reg   [15:0] ap_phi_reg_pp0_iter1_data_8_V_read47_phi_reg_968;
reg   [15:0] ap_phi_mux_data_9_V_read48_phi_phi_fu_984_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_9_V_read48_phi_reg_980;
reg   [15:0] ap_phi_reg_pp0_iter1_data_9_V_read48_phi_reg_980;
reg   [15:0] ap_phi_mux_data_10_V_read49_phi_phi_fu_996_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_10_V_read49_phi_reg_992;
reg   [15:0] ap_phi_reg_pp0_iter1_data_10_V_read49_phi_reg_992;
reg   [15:0] ap_phi_mux_data_11_V_read50_phi_phi_fu_1008_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_11_V_read50_phi_reg_1004;
reg   [15:0] ap_phi_reg_pp0_iter1_data_11_V_read50_phi_reg_1004;
reg   [15:0] ap_phi_mux_data_12_V_read51_phi_phi_fu_1020_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_12_V_read51_phi_reg_1016;
reg   [15:0] ap_phi_reg_pp0_iter1_data_12_V_read51_phi_reg_1016;
reg   [15:0] ap_phi_mux_data_13_V_read52_phi_phi_fu_1032_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_13_V_read52_phi_reg_1028;
reg   [15:0] ap_phi_reg_pp0_iter1_data_13_V_read52_phi_reg_1028;
reg   [15:0] ap_phi_mux_data_14_V_read53_phi_phi_fu_1044_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_14_V_read53_phi_reg_1040;
reg   [15:0] ap_phi_reg_pp0_iter1_data_14_V_read53_phi_reg_1040;
reg   [15:0] ap_phi_mux_data_15_V_read54_phi_phi_fu_1056_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_15_V_read54_phi_reg_1052;
reg   [15:0] ap_phi_reg_pp0_iter1_data_15_V_read54_phi_reg_1052;
reg   [15:0] ap_phi_mux_data_16_V_read55_phi_phi_fu_1068_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_16_V_read55_phi_reg_1064;
reg   [15:0] ap_phi_reg_pp0_iter1_data_16_V_read55_phi_reg_1064;
reg   [15:0] ap_phi_mux_data_17_V_read56_phi_phi_fu_1080_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_17_V_read56_phi_reg_1076;
reg   [15:0] ap_phi_reg_pp0_iter1_data_17_V_read56_phi_reg_1076;
reg   [15:0] ap_phi_mux_data_18_V_read57_phi_phi_fu_1092_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_18_V_read57_phi_reg_1088;
reg   [15:0] ap_phi_reg_pp0_iter1_data_18_V_read57_phi_reg_1088;
reg   [15:0] ap_phi_mux_data_19_V_read58_phi_phi_fu_1104_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_19_V_read58_phi_reg_1100;
reg   [15:0] ap_phi_reg_pp0_iter1_data_19_V_read58_phi_reg_1100;
reg   [15:0] ap_phi_mux_data_20_V_read59_phi_phi_fu_1116_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_20_V_read59_phi_reg_1112;
reg   [15:0] ap_phi_reg_pp0_iter1_data_20_V_read59_phi_reg_1112;
reg   [15:0] ap_phi_mux_data_21_V_read60_phi_phi_fu_1128_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_21_V_read60_phi_reg_1124;
reg   [15:0] ap_phi_reg_pp0_iter1_data_21_V_read60_phi_reg_1124;
reg   [15:0] ap_phi_mux_data_22_V_read61_phi_phi_fu_1140_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_22_V_read61_phi_reg_1136;
reg   [15:0] ap_phi_reg_pp0_iter1_data_22_V_read61_phi_reg_1136;
reg   [15:0] ap_phi_mux_data_23_V_read62_phi_phi_fu_1152_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_23_V_read62_phi_reg_1148;
reg   [15:0] ap_phi_reg_pp0_iter1_data_23_V_read62_phi_reg_1148;
reg   [15:0] ap_phi_mux_data_24_V_read63_phi_phi_fu_1164_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_24_V_read63_phi_reg_1160;
reg   [15:0] ap_phi_reg_pp0_iter1_data_24_V_read63_phi_reg_1160;
reg   [15:0] ap_phi_mux_data_25_V_read64_phi_phi_fu_1176_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_25_V_read64_phi_reg_1172;
reg   [15:0] ap_phi_reg_pp0_iter1_data_25_V_read64_phi_reg_1172;
reg   [15:0] ap_phi_mux_data_26_V_read65_phi_phi_fu_1188_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_26_V_read65_phi_reg_1184;
reg   [15:0] ap_phi_reg_pp0_iter1_data_26_V_read65_phi_reg_1184;
reg   [15:0] ap_phi_mux_data_27_V_read66_phi_phi_fu_1200_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_27_V_read66_phi_reg_1196;
reg   [15:0] ap_phi_reg_pp0_iter1_data_27_V_read66_phi_reg_1196;
reg   [15:0] ap_phi_mux_data_28_V_read67_phi_phi_fu_1212_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_28_V_read67_phi_reg_1208;
reg   [15:0] ap_phi_reg_pp0_iter1_data_28_V_read67_phi_reg_1208;
reg   [15:0] ap_phi_mux_data_29_V_read68_phi_phi_fu_1224_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_29_V_read68_phi_reg_1220;
reg   [15:0] ap_phi_reg_pp0_iter1_data_29_V_read68_phi_reg_1220;
reg   [15:0] ap_phi_mux_data_30_V_read69_phi_phi_fu_1236_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_30_V_read69_phi_reg_1232;
reg   [15:0] ap_phi_reg_pp0_iter1_data_30_V_read69_phi_reg_1232;
reg   [15:0] ap_phi_mux_data_31_V_read70_phi_phi_fu_1248_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_31_V_read70_phi_reg_1244;
reg   [15:0] ap_phi_reg_pp0_iter1_data_31_V_read70_phi_reg_1244;
wire   [63:0] zext_ln133_fu_1396_p1;
wire   [4:0] tmp_13_fu_1418_p33;
wire   [31:0] in_index_fu_1532_p2;
wire   [26:0] tmp_31_fu_1538_p4;
wire   [0:0] icmp_ln148_fu_1548_p2;
wire   [15:0] trunc_ln1_fu_1583_p4;
wire   [15:0] select_ln1265_fu_1592_p3;
wire   [15:0] acc_0_V_fu_1599_p2;
wire   [15:0] trunc_ln708_1_fu_1619_p4;
wire   [15:0] select_ln1265_1_fu_1628_p3;
wire   [15:0] acc_2_V_fu_1635_p2;
wire   [15:0] trunc_ln708_2_fu_1655_p4;
wire   [15:0] select_ln1265_2_fu_1664_p3;
wire   [15:0] acc_4_V_fu_1671_p2;
wire   [15:0] trunc_ln708_3_fu_1691_p4;
wire   [15:0] select_ln1265_3_fu_1700_p3;
wire   [15:0] acc_6_V_fu_1707_p2;
wire   [15:0] trunc_ln708_4_fu_1727_p4;
wire   [15:0] select_ln1265_4_fu_1736_p3;
wire   [15:0] acc_8_V_fu_1743_p2;
wire  signed [15:0] mul_ln1118_fu_1827_p0;
wire  signed [31:0] sext_ln1116_fu_1562_p1;
wire  signed [15:0] mul_ln1118_1_fu_1833_p0;
wire  signed [15:0] mul_ln1118_2_fu_1839_p0;
wire  signed [15:0] mul_ln1118_3_fu_1845_p0;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [15:0] ap_return_7_preg;
reg   [15:0] ap_return_8_preg;
reg   [15:0] ap_return_9_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_401;
reg    ap_condition_41;
reg    ap_condition_354;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 16'd0;
#0 ap_return_8_preg = 16'd0;
#0 ap_return_9_preg = 16'd0;
end

dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_outidx #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V #(
    .DataWidth( 76 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
w9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w9_V_address0),
    .ce0(w9_V_ce0),
    .q0(w9_V_q0)
);

myproject_mux_325_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
myproject_mux_325_16_1_1_U127(
    .din0(ap_phi_mux_data_0_V_read39_phi_phi_fu_876_p4),
    .din1(ap_phi_mux_data_1_V_read40_phi_phi_fu_888_p4),
    .din2(ap_phi_mux_data_2_V_read41_phi_phi_fu_900_p4),
    .din3(ap_phi_mux_data_3_V_read42_phi_phi_fu_912_p4),
    .din4(ap_phi_mux_data_4_V_read43_phi_phi_fu_924_p4),
    .din5(ap_phi_mux_data_5_V_read44_phi_phi_fu_936_p4),
    .din6(ap_phi_mux_data_6_V_read45_phi_phi_fu_948_p4),
    .din7(ap_phi_mux_data_7_V_read46_phi_phi_fu_960_p4),
    .din8(ap_phi_mux_data_8_V_read47_phi_phi_fu_972_p4),
    .din9(ap_phi_mux_data_9_V_read48_phi_phi_fu_984_p4),
    .din10(ap_phi_mux_data_10_V_read49_phi_phi_fu_996_p4),
    .din11(ap_phi_mux_data_11_V_read50_phi_phi_fu_1008_p4),
    .din12(ap_phi_mux_data_12_V_read51_phi_phi_fu_1020_p4),
    .din13(ap_phi_mux_data_13_V_read52_phi_phi_fu_1032_p4),
    .din14(ap_phi_mux_data_14_V_read53_phi_phi_fu_1044_p4),
    .din15(ap_phi_mux_data_15_V_read54_phi_phi_fu_1056_p4),
    .din16(ap_phi_mux_data_16_V_read55_phi_phi_fu_1068_p4),
    .din17(ap_phi_mux_data_17_V_read56_phi_phi_fu_1080_p4),
    .din18(ap_phi_mux_data_18_V_read57_phi_phi_fu_1092_p4),
    .din19(ap_phi_mux_data_19_V_read58_phi_phi_fu_1104_p4),
    .din20(ap_phi_mux_data_20_V_read59_phi_phi_fu_1116_p4),
    .din21(ap_phi_mux_data_21_V_read60_phi_phi_fu_1128_p4),
    .din22(ap_phi_mux_data_22_V_read61_phi_phi_fu_1140_p4),
    .din23(ap_phi_mux_data_23_V_read62_phi_phi_fu_1152_p4),
    .din24(ap_phi_mux_data_24_V_read63_phi_phi_fu_1164_p4),
    .din25(ap_phi_mux_data_25_V_read64_phi_phi_fu_1176_p4),
    .din26(ap_phi_mux_data_26_V_read65_phi_phi_fu_1188_p4),
    .din27(ap_phi_mux_data_27_V_read66_phi_phi_fu_1200_p4),
    .din28(ap_phi_mux_data_28_V_read67_phi_phi_fu_1212_p4),
    .din29(ap_phi_mux_data_29_V_read68_phi_phi_fu_1224_p4),
    .din30(ap_phi_mux_data_30_V_read69_phi_phi_fu_1236_p4),
    .din31(ap_phi_mux_data_31_V_read70_phi_phi_fu_1248_p4),
    .din32(tmp_13_fu_1418_p33),
    .dout(tmp_13_fu_1418_p34)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U128(
    .din0(mul_ln1118_fu_1827_p0),
    .din1(trunc_ln139_1_reg_2061),
    .dout(mul_ln1118_fu_1827_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U129(
    .din0(mul_ln1118_1_fu_1833_p0),
    .din1(tmp_s_reg_2066),
    .dout(mul_ln1118_1_fu_1833_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U130(
    .din0(mul_ln1118_2_fu_1839_p0),
    .din1(tmp_17_reg_2071),
    .dout(mul_ln1118_2_fu_1839_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U131(
    .din0(mul_ln1118_3_fu_1845_p0),
    .din1(tmp_18_reg_2076),
    .dout(mul_ln1118_3_fu_1845_p2)
);

myproject_mul_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_16s_12s_28_1_1_U132(
    .din0(tmp_13_reg_2055),
    .din1(tmp_14_reg_2081),
    .dout(mul_ln1118_4_fu_1851_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_0_preg <= acc_1_V_1_fu_1605_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_1_preg <= acc_1_V_2_fu_1612_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_2_preg <= acc_3_V_1_fu_1641_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_3_preg <= acc_3_V_2_fu_1648_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_4_preg <= acc_5_V_1_fu_1677_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_5_preg <= acc_5_V_2_fu_1684_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_6_preg <= acc_7_V_1_fu_1713_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_7_preg <= acc_7_V_2_fu_1720_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_8_preg <= acc_9_V_1_fu_1749_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_return_9_preg <= acc_9_V_2_fu_1756_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read39_phi_reg_872 <= data_0_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read39_phi_reg_872 <= ap_phi_reg_pp0_iter0_data_0_V_read39_phi_reg_872;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read49_phi_reg_992 <= data_10_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read49_phi_reg_992 <= ap_phi_reg_pp0_iter0_data_10_V_read49_phi_reg_992;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read50_phi_reg_1004 <= data_11_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read50_phi_reg_1004 <= ap_phi_reg_pp0_iter0_data_11_V_read50_phi_reg_1004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read51_phi_reg_1016 <= data_12_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read51_phi_reg_1016 <= ap_phi_reg_pp0_iter0_data_12_V_read51_phi_reg_1016;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read52_phi_reg_1028 <= data_13_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read52_phi_reg_1028 <= ap_phi_reg_pp0_iter0_data_13_V_read52_phi_reg_1028;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read53_phi_reg_1040 <= data_14_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read53_phi_reg_1040 <= ap_phi_reg_pp0_iter0_data_14_V_read53_phi_reg_1040;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read54_phi_reg_1052 <= data_15_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read54_phi_reg_1052 <= ap_phi_reg_pp0_iter0_data_15_V_read54_phi_reg_1052;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_16_V_read55_phi_reg_1064 <= data_16_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_16_V_read55_phi_reg_1064 <= ap_phi_reg_pp0_iter0_data_16_V_read55_phi_reg_1064;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_17_V_read56_phi_reg_1076 <= data_17_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_17_V_read56_phi_reg_1076 <= ap_phi_reg_pp0_iter0_data_17_V_read56_phi_reg_1076;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_18_V_read57_phi_reg_1088 <= data_18_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_18_V_read57_phi_reg_1088 <= ap_phi_reg_pp0_iter0_data_18_V_read57_phi_reg_1088;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_19_V_read58_phi_reg_1100 <= data_19_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_19_V_read58_phi_reg_1100 <= ap_phi_reg_pp0_iter0_data_19_V_read58_phi_reg_1100;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read40_phi_reg_884 <= data_1_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read40_phi_reg_884 <= ap_phi_reg_pp0_iter0_data_1_V_read40_phi_reg_884;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_20_V_read59_phi_reg_1112 <= data_20_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_20_V_read59_phi_reg_1112 <= ap_phi_reg_pp0_iter0_data_20_V_read59_phi_reg_1112;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_21_V_read60_phi_reg_1124 <= data_21_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_21_V_read60_phi_reg_1124 <= ap_phi_reg_pp0_iter0_data_21_V_read60_phi_reg_1124;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_22_V_read61_phi_reg_1136 <= data_22_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_22_V_read61_phi_reg_1136 <= ap_phi_reg_pp0_iter0_data_22_V_read61_phi_reg_1136;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_23_V_read62_phi_reg_1148 <= data_23_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_23_V_read62_phi_reg_1148 <= ap_phi_reg_pp0_iter0_data_23_V_read62_phi_reg_1148;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_24_V_read63_phi_reg_1160 <= data_24_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_24_V_read63_phi_reg_1160 <= ap_phi_reg_pp0_iter0_data_24_V_read63_phi_reg_1160;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_25_V_read64_phi_reg_1172 <= data_25_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_25_V_read64_phi_reg_1172 <= ap_phi_reg_pp0_iter0_data_25_V_read64_phi_reg_1172;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_26_V_read65_phi_reg_1184 <= data_26_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_26_V_read65_phi_reg_1184 <= ap_phi_reg_pp0_iter0_data_26_V_read65_phi_reg_1184;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_27_V_read66_phi_reg_1196 <= data_27_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_27_V_read66_phi_reg_1196 <= ap_phi_reg_pp0_iter0_data_27_V_read66_phi_reg_1196;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_28_V_read67_phi_reg_1208 <= data_28_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_28_V_read67_phi_reg_1208 <= ap_phi_reg_pp0_iter0_data_28_V_read67_phi_reg_1208;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_29_V_read68_phi_reg_1220 <= data_29_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_29_V_read68_phi_reg_1220 <= ap_phi_reg_pp0_iter0_data_29_V_read68_phi_reg_1220;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read41_phi_reg_896 <= data_2_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read41_phi_reg_896 <= ap_phi_reg_pp0_iter0_data_2_V_read41_phi_reg_896;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_30_V_read69_phi_reg_1232 <= data_30_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_30_V_read69_phi_reg_1232 <= ap_phi_reg_pp0_iter0_data_30_V_read69_phi_reg_1232;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_31_V_read70_phi_reg_1244 <= data_31_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_31_V_read70_phi_reg_1244 <= ap_phi_reg_pp0_iter0_data_31_V_read70_phi_reg_1244;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read42_phi_reg_908 <= data_3_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read42_phi_reg_908 <= ap_phi_reg_pp0_iter0_data_3_V_read42_phi_reg_908;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read43_phi_reg_920 <= data_4_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read43_phi_reg_920 <= ap_phi_reg_pp0_iter0_data_4_V_read43_phi_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read44_phi_reg_932 <= data_5_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read44_phi_reg_932 <= ap_phi_reg_pp0_iter0_data_5_V_read44_phi_reg_932;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read45_phi_reg_944 <= data_6_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read45_phi_reg_944 <= ap_phi_reg_pp0_iter0_data_6_V_read45_phi_reg_944;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read46_phi_reg_956 <= data_7_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read46_phi_reg_956 <= ap_phi_reg_pp0_iter0_data_7_V_read46_phi_reg_956;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read47_phi_reg_968 <= data_8_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read47_phi_reg_968 <= ap_phi_reg_pp0_iter0_data_8_V_read47_phi_reg_968;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_41)) begin
        if ((ap_phi_mux_do_init_phi_fu_384_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read48_phi_reg_980 <= data_9_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read48_phi_reg_980 <= ap_phi_reg_pp0_iter0_data_9_V_read48_phi_reg_980;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_0_V_read39_phi_reg_872 <= ap_phi_mux_data_0_V_read39_rewind_phi_fu_414_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_0_V_read39_phi_reg_872 <= ap_phi_reg_pp0_iter1_data_0_V_read39_phi_reg_872;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_10_V_read49_phi_reg_992 <= ap_phi_mux_data_10_V_read49_rewind_phi_fu_554_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_10_V_read49_phi_reg_992 <= ap_phi_reg_pp0_iter1_data_10_V_read49_phi_reg_992;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_11_V_read50_phi_reg_1004 <= ap_phi_mux_data_11_V_read50_rewind_phi_fu_568_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_11_V_read50_phi_reg_1004 <= ap_phi_reg_pp0_iter1_data_11_V_read50_phi_reg_1004;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_12_V_read51_phi_reg_1016 <= ap_phi_mux_data_12_V_read51_rewind_phi_fu_582_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_12_V_read51_phi_reg_1016 <= ap_phi_reg_pp0_iter1_data_12_V_read51_phi_reg_1016;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_13_V_read52_phi_reg_1028 <= ap_phi_mux_data_13_V_read52_rewind_phi_fu_596_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_13_V_read52_phi_reg_1028 <= ap_phi_reg_pp0_iter1_data_13_V_read52_phi_reg_1028;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_14_V_read53_phi_reg_1040 <= ap_phi_mux_data_14_V_read53_rewind_phi_fu_610_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_14_V_read53_phi_reg_1040 <= ap_phi_reg_pp0_iter1_data_14_V_read53_phi_reg_1040;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_15_V_read54_phi_reg_1052 <= ap_phi_mux_data_15_V_read54_rewind_phi_fu_624_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_15_V_read54_phi_reg_1052 <= ap_phi_reg_pp0_iter1_data_15_V_read54_phi_reg_1052;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_16_V_read55_phi_reg_1064 <= ap_phi_mux_data_16_V_read55_rewind_phi_fu_638_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_16_V_read55_phi_reg_1064 <= ap_phi_reg_pp0_iter1_data_16_V_read55_phi_reg_1064;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_17_V_read56_phi_reg_1076 <= ap_phi_mux_data_17_V_read56_rewind_phi_fu_652_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_17_V_read56_phi_reg_1076 <= ap_phi_reg_pp0_iter1_data_17_V_read56_phi_reg_1076;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_18_V_read57_phi_reg_1088 <= ap_phi_mux_data_18_V_read57_rewind_phi_fu_666_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_18_V_read57_phi_reg_1088 <= ap_phi_reg_pp0_iter1_data_18_V_read57_phi_reg_1088;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_19_V_read58_phi_reg_1100 <= ap_phi_mux_data_19_V_read58_rewind_phi_fu_680_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_19_V_read58_phi_reg_1100 <= ap_phi_reg_pp0_iter1_data_19_V_read58_phi_reg_1100;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_1_V_read40_phi_reg_884 <= ap_phi_mux_data_1_V_read40_rewind_phi_fu_428_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_1_V_read40_phi_reg_884 <= ap_phi_reg_pp0_iter1_data_1_V_read40_phi_reg_884;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_20_V_read59_phi_reg_1112 <= ap_phi_mux_data_20_V_read59_rewind_phi_fu_694_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_20_V_read59_phi_reg_1112 <= ap_phi_reg_pp0_iter1_data_20_V_read59_phi_reg_1112;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_21_V_read60_phi_reg_1124 <= ap_phi_mux_data_21_V_read60_rewind_phi_fu_708_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_21_V_read60_phi_reg_1124 <= ap_phi_reg_pp0_iter1_data_21_V_read60_phi_reg_1124;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_22_V_read61_phi_reg_1136 <= ap_phi_mux_data_22_V_read61_rewind_phi_fu_722_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_22_V_read61_phi_reg_1136 <= ap_phi_reg_pp0_iter1_data_22_V_read61_phi_reg_1136;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_23_V_read62_phi_reg_1148 <= ap_phi_mux_data_23_V_read62_rewind_phi_fu_736_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_23_V_read62_phi_reg_1148 <= ap_phi_reg_pp0_iter1_data_23_V_read62_phi_reg_1148;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_24_V_read63_phi_reg_1160 <= ap_phi_mux_data_24_V_read63_rewind_phi_fu_750_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_24_V_read63_phi_reg_1160 <= ap_phi_reg_pp0_iter1_data_24_V_read63_phi_reg_1160;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_25_V_read64_phi_reg_1172 <= ap_phi_mux_data_25_V_read64_rewind_phi_fu_764_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_25_V_read64_phi_reg_1172 <= ap_phi_reg_pp0_iter1_data_25_V_read64_phi_reg_1172;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_26_V_read65_phi_reg_1184 <= ap_phi_mux_data_26_V_read65_rewind_phi_fu_778_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_26_V_read65_phi_reg_1184 <= ap_phi_reg_pp0_iter1_data_26_V_read65_phi_reg_1184;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_27_V_read66_phi_reg_1196 <= ap_phi_mux_data_27_V_read66_rewind_phi_fu_792_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_27_V_read66_phi_reg_1196 <= ap_phi_reg_pp0_iter1_data_27_V_read66_phi_reg_1196;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_28_V_read67_phi_reg_1208 <= ap_phi_mux_data_28_V_read67_rewind_phi_fu_806_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_28_V_read67_phi_reg_1208 <= ap_phi_reg_pp0_iter1_data_28_V_read67_phi_reg_1208;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_29_V_read68_phi_reg_1220 <= ap_phi_mux_data_29_V_read68_rewind_phi_fu_820_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_29_V_read68_phi_reg_1220 <= ap_phi_reg_pp0_iter1_data_29_V_read68_phi_reg_1220;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_2_V_read41_phi_reg_896 <= ap_phi_mux_data_2_V_read41_rewind_phi_fu_442_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_2_V_read41_phi_reg_896 <= ap_phi_reg_pp0_iter1_data_2_V_read41_phi_reg_896;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_30_V_read69_phi_reg_1232 <= ap_phi_mux_data_30_V_read69_rewind_phi_fu_834_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_30_V_read69_phi_reg_1232 <= ap_phi_reg_pp0_iter1_data_30_V_read69_phi_reg_1232;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_31_V_read70_phi_reg_1244 <= ap_phi_mux_data_31_V_read70_rewind_phi_fu_848_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_31_V_read70_phi_reg_1244 <= ap_phi_reg_pp0_iter1_data_31_V_read70_phi_reg_1244;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_3_V_read42_phi_reg_908 <= ap_phi_mux_data_3_V_read42_rewind_phi_fu_456_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_3_V_read42_phi_reg_908 <= ap_phi_reg_pp0_iter1_data_3_V_read42_phi_reg_908;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_4_V_read43_phi_reg_920 <= ap_phi_mux_data_4_V_read43_rewind_phi_fu_470_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_4_V_read43_phi_reg_920 <= ap_phi_reg_pp0_iter1_data_4_V_read43_phi_reg_920;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_5_V_read44_phi_reg_932 <= ap_phi_mux_data_5_V_read44_rewind_phi_fu_484_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_5_V_read44_phi_reg_932 <= ap_phi_reg_pp0_iter1_data_5_V_read44_phi_reg_932;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_6_V_read45_phi_reg_944 <= ap_phi_mux_data_6_V_read45_rewind_phi_fu_498_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_6_V_read45_phi_reg_944 <= ap_phi_reg_pp0_iter1_data_6_V_read45_phi_reg_944;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_7_V_read46_phi_reg_956 <= ap_phi_mux_data_7_V_read46_rewind_phi_fu_512_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_7_V_read46_phi_reg_956 <= ap_phi_reg_pp0_iter1_data_7_V_read46_phi_reg_956;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_8_V_read47_phi_reg_968 <= ap_phi_mux_data_8_V_read47_rewind_phi_fu_526_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_8_V_read47_phi_reg_968 <= ap_phi_reg_pp0_iter1_data_8_V_read47_phi_reg_968;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_354)) begin
        if ((do_init_reg_380 == 1'd0)) begin
            data_9_V_read48_phi_reg_980 <= ap_phi_mux_data_9_V_read48_rewind_phi_fu_540_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_9_V_read48_phi_reg_980 <= ap_phi_reg_pp0_iter1_data_9_V_read48_phi_reg_980;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_380 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_380 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        in_index_0_i_i38_reg_858 <= select_ln148_reg_2086;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index_0_i_i38_reg_858 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_0_V_write_assign18_reg_1382 <= acc_1_V_1_fu_1605_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign18_reg_1382 <= 16'd170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_1_V_write_assign20_reg_1368 <= acc_1_V_2_fu_1612_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign20_reg_1368 <= 16'd676;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_2_V_write_assign22_reg_1354 <= acc_3_V_1_fu_1641_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign22_reg_1354 <= 16'd65245;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_3_V_write_assign24_reg_1340 <= acc_3_V_2_fu_1648_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign24_reg_1340 <= 16'd50;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_4_V_write_assign26_reg_1326 <= acc_5_V_1_fu_1677_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_4_V_write_assign26_reg_1326 <= 16'd65393;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_5_V_write_assign28_reg_1312 <= acc_5_V_2_fu_1684_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_5_V_write_assign28_reg_1312 <= 16'd17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_6_V_write_assign30_reg_1298 <= acc_7_V_1_fu_1713_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_6_V_write_assign30_reg_1298 <= 16'd136;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_7_V_write_assign32_reg_1284 <= acc_7_V_2_fu_1720_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_7_V_write_assign32_reg_1284 <= 16'd55;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_8_V_write_assign34_reg_1270 <= acc_9_V_1_fu_1749_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_8_V_write_assign34_reg_1270 <= 16'd65379;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        res_9_V_write_assign36_reg_1256 <= acc_9_V_2_fu_1756_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_9_V_write_assign36_reg_1256 <= 16'd65523;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index37_reg_396 <= w_index_reg_2027;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index37_reg_396 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_0_V_read39_rewind_reg_410 <= data_0_V_read39_phi_reg_872;
        data_10_V_read49_rewind_reg_550 <= data_10_V_read49_phi_reg_992;
        data_11_V_read50_rewind_reg_564 <= data_11_V_read50_phi_reg_1004;
        data_12_V_read51_rewind_reg_578 <= data_12_V_read51_phi_reg_1016;
        data_13_V_read52_rewind_reg_592 <= data_13_V_read52_phi_reg_1028;
        data_14_V_read53_rewind_reg_606 <= data_14_V_read53_phi_reg_1040;
        data_15_V_read54_rewind_reg_620 <= data_15_V_read54_phi_reg_1052;
        data_16_V_read55_rewind_reg_634 <= data_16_V_read55_phi_reg_1064;
        data_17_V_read56_rewind_reg_648 <= data_17_V_read56_phi_reg_1076;
        data_18_V_read57_rewind_reg_662 <= data_18_V_read57_phi_reg_1088;
        data_19_V_read58_rewind_reg_676 <= data_19_V_read58_phi_reg_1100;
        data_1_V_read40_rewind_reg_424 <= data_1_V_read40_phi_reg_884;
        data_20_V_read59_rewind_reg_690 <= data_20_V_read59_phi_reg_1112;
        data_21_V_read60_rewind_reg_704 <= data_21_V_read60_phi_reg_1124;
        data_22_V_read61_rewind_reg_718 <= data_22_V_read61_phi_reg_1136;
        data_23_V_read62_rewind_reg_732 <= data_23_V_read62_phi_reg_1148;
        data_24_V_read63_rewind_reg_746 <= data_24_V_read63_phi_reg_1160;
        data_25_V_read64_rewind_reg_760 <= data_25_V_read64_phi_reg_1172;
        data_26_V_read65_rewind_reg_774 <= data_26_V_read65_phi_reg_1184;
        data_27_V_read66_rewind_reg_788 <= data_27_V_read66_phi_reg_1196;
        data_28_V_read67_rewind_reg_802 <= data_28_V_read67_phi_reg_1208;
        data_29_V_read68_rewind_reg_816 <= data_29_V_read68_phi_reg_1220;
        data_2_V_read41_rewind_reg_438 <= data_2_V_read41_phi_reg_896;
        data_30_V_read69_rewind_reg_830 <= data_30_V_read69_phi_reg_1232;
        data_31_V_read70_rewind_reg_844 <= data_31_V_read70_phi_reg_1244;
        data_3_V_read42_rewind_reg_452 <= data_3_V_read42_phi_reg_908;
        data_4_V_read43_rewind_reg_466 <= data_4_V_read43_phi_reg_920;
        data_5_V_read44_rewind_reg_480 <= data_5_V_read44_phi_reg_932;
        data_6_V_read45_rewind_reg_494 <= data_6_V_read45_phi_reg_944;
        data_7_V_read46_rewind_reg_508 <= data_7_V_read46_phi_reg_956;
        data_8_V_read47_rewind_reg_522 <= data_8_V_read47_phi_reg_968;
        data_9_V_read48_rewind_reg_536 <= data_9_V_read48_phi_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln129_reg_2032 <= icmp_ln129_fu_1408_p2;
        icmp_ln129_reg_2032_pp0_iter1_reg <= icmp_ln129_reg_2032;
        out_index_reg_2036 <= outidx_q0;
        tmp_13_reg_2055 <= tmp_13_fu_1418_p34;
        tmp_14_reg_2081 <= {{w9_V_q0[75:64]}};
        tmp_17_reg_2071 <= {{w9_V_q0[47:32]}};
        tmp_18_reg_2076 <= {{w9_V_q0[63:48]}};
        tmp_s_reg_2066 <= {{w9_V_q0[31:16]}};
        trunc_ln139_1_reg_2061 <= trunc_ln139_1_fu_1488_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln129_reg_2032_pp0_iter2_reg <= icmp_ln129_reg_2032_pp0_iter1_reg;
        mul_ln1118_1_reg_2096 <= mul_ln1118_1_fu_1833_p2;
        mul_ln1118_2_reg_2101 <= mul_ln1118_2_fu_1839_p2;
        mul_ln1118_3_reg_2106 <= mul_ln1118_3_fu_1845_p2;
        mul_ln1118_4_reg_2111 <= mul_ln1118_4_fu_1851_p2;
        mul_ln1118_reg_2091 <= mul_ln1118_fu_1827_p2;
        out_index_reg_2036_pp0_iter2_reg <= out_index_reg_2036;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln148_reg_2086 <= select_ln148_fu_1554_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_2027 <= w_index_fu_1402_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_0_V_read39_phi_phi_fu_876_p4 = ap_phi_mux_data_0_V_read39_rewind_phi_fu_414_p6;
    end else begin
        ap_phi_mux_data_0_V_read39_phi_phi_fu_876_p4 = ap_phi_reg_pp0_iter1_data_0_V_read39_phi_reg_872;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_0_V_read39_rewind_phi_fu_414_p6 = data_0_V_read39_phi_reg_872;
    end else begin
        ap_phi_mux_data_0_V_read39_rewind_phi_fu_414_p6 = data_0_V_read39_rewind_reg_410;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_10_V_read49_phi_phi_fu_996_p4 = ap_phi_mux_data_10_V_read49_rewind_phi_fu_554_p6;
    end else begin
        ap_phi_mux_data_10_V_read49_phi_phi_fu_996_p4 = ap_phi_reg_pp0_iter1_data_10_V_read49_phi_reg_992;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_10_V_read49_rewind_phi_fu_554_p6 = data_10_V_read49_phi_reg_992;
    end else begin
        ap_phi_mux_data_10_V_read49_rewind_phi_fu_554_p6 = data_10_V_read49_rewind_reg_550;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_11_V_read50_phi_phi_fu_1008_p4 = ap_phi_mux_data_11_V_read50_rewind_phi_fu_568_p6;
    end else begin
        ap_phi_mux_data_11_V_read50_phi_phi_fu_1008_p4 = ap_phi_reg_pp0_iter1_data_11_V_read50_phi_reg_1004;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_11_V_read50_rewind_phi_fu_568_p6 = data_11_V_read50_phi_reg_1004;
    end else begin
        ap_phi_mux_data_11_V_read50_rewind_phi_fu_568_p6 = data_11_V_read50_rewind_reg_564;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_12_V_read51_phi_phi_fu_1020_p4 = ap_phi_mux_data_12_V_read51_rewind_phi_fu_582_p6;
    end else begin
        ap_phi_mux_data_12_V_read51_phi_phi_fu_1020_p4 = ap_phi_reg_pp0_iter1_data_12_V_read51_phi_reg_1016;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_12_V_read51_rewind_phi_fu_582_p6 = data_12_V_read51_phi_reg_1016;
    end else begin
        ap_phi_mux_data_12_V_read51_rewind_phi_fu_582_p6 = data_12_V_read51_rewind_reg_578;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_13_V_read52_phi_phi_fu_1032_p4 = ap_phi_mux_data_13_V_read52_rewind_phi_fu_596_p6;
    end else begin
        ap_phi_mux_data_13_V_read52_phi_phi_fu_1032_p4 = ap_phi_reg_pp0_iter1_data_13_V_read52_phi_reg_1028;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_13_V_read52_rewind_phi_fu_596_p6 = data_13_V_read52_phi_reg_1028;
    end else begin
        ap_phi_mux_data_13_V_read52_rewind_phi_fu_596_p6 = data_13_V_read52_rewind_reg_592;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_14_V_read53_phi_phi_fu_1044_p4 = ap_phi_mux_data_14_V_read53_rewind_phi_fu_610_p6;
    end else begin
        ap_phi_mux_data_14_V_read53_phi_phi_fu_1044_p4 = ap_phi_reg_pp0_iter1_data_14_V_read53_phi_reg_1040;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_14_V_read53_rewind_phi_fu_610_p6 = data_14_V_read53_phi_reg_1040;
    end else begin
        ap_phi_mux_data_14_V_read53_rewind_phi_fu_610_p6 = data_14_V_read53_rewind_reg_606;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_15_V_read54_phi_phi_fu_1056_p4 = ap_phi_mux_data_15_V_read54_rewind_phi_fu_624_p6;
    end else begin
        ap_phi_mux_data_15_V_read54_phi_phi_fu_1056_p4 = ap_phi_reg_pp0_iter1_data_15_V_read54_phi_reg_1052;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_15_V_read54_rewind_phi_fu_624_p6 = data_15_V_read54_phi_reg_1052;
    end else begin
        ap_phi_mux_data_15_V_read54_rewind_phi_fu_624_p6 = data_15_V_read54_rewind_reg_620;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_16_V_read55_phi_phi_fu_1068_p4 = ap_phi_mux_data_16_V_read55_rewind_phi_fu_638_p6;
    end else begin
        ap_phi_mux_data_16_V_read55_phi_phi_fu_1068_p4 = ap_phi_reg_pp0_iter1_data_16_V_read55_phi_reg_1064;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_16_V_read55_rewind_phi_fu_638_p6 = data_16_V_read55_phi_reg_1064;
    end else begin
        ap_phi_mux_data_16_V_read55_rewind_phi_fu_638_p6 = data_16_V_read55_rewind_reg_634;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_17_V_read56_phi_phi_fu_1080_p4 = ap_phi_mux_data_17_V_read56_rewind_phi_fu_652_p6;
    end else begin
        ap_phi_mux_data_17_V_read56_phi_phi_fu_1080_p4 = ap_phi_reg_pp0_iter1_data_17_V_read56_phi_reg_1076;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_17_V_read56_rewind_phi_fu_652_p6 = data_17_V_read56_phi_reg_1076;
    end else begin
        ap_phi_mux_data_17_V_read56_rewind_phi_fu_652_p6 = data_17_V_read56_rewind_reg_648;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_18_V_read57_phi_phi_fu_1092_p4 = ap_phi_mux_data_18_V_read57_rewind_phi_fu_666_p6;
    end else begin
        ap_phi_mux_data_18_V_read57_phi_phi_fu_1092_p4 = ap_phi_reg_pp0_iter1_data_18_V_read57_phi_reg_1088;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_18_V_read57_rewind_phi_fu_666_p6 = data_18_V_read57_phi_reg_1088;
    end else begin
        ap_phi_mux_data_18_V_read57_rewind_phi_fu_666_p6 = data_18_V_read57_rewind_reg_662;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_19_V_read58_phi_phi_fu_1104_p4 = ap_phi_mux_data_19_V_read58_rewind_phi_fu_680_p6;
    end else begin
        ap_phi_mux_data_19_V_read58_phi_phi_fu_1104_p4 = ap_phi_reg_pp0_iter1_data_19_V_read58_phi_reg_1100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_19_V_read58_rewind_phi_fu_680_p6 = data_19_V_read58_phi_reg_1100;
    end else begin
        ap_phi_mux_data_19_V_read58_rewind_phi_fu_680_p6 = data_19_V_read58_rewind_reg_676;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_1_V_read40_phi_phi_fu_888_p4 = ap_phi_mux_data_1_V_read40_rewind_phi_fu_428_p6;
    end else begin
        ap_phi_mux_data_1_V_read40_phi_phi_fu_888_p4 = ap_phi_reg_pp0_iter1_data_1_V_read40_phi_reg_884;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_1_V_read40_rewind_phi_fu_428_p6 = data_1_V_read40_phi_reg_884;
    end else begin
        ap_phi_mux_data_1_V_read40_rewind_phi_fu_428_p6 = data_1_V_read40_rewind_reg_424;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_20_V_read59_phi_phi_fu_1116_p4 = ap_phi_mux_data_20_V_read59_rewind_phi_fu_694_p6;
    end else begin
        ap_phi_mux_data_20_V_read59_phi_phi_fu_1116_p4 = ap_phi_reg_pp0_iter1_data_20_V_read59_phi_reg_1112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_20_V_read59_rewind_phi_fu_694_p6 = data_20_V_read59_phi_reg_1112;
    end else begin
        ap_phi_mux_data_20_V_read59_rewind_phi_fu_694_p6 = data_20_V_read59_rewind_reg_690;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_21_V_read60_phi_phi_fu_1128_p4 = ap_phi_mux_data_21_V_read60_rewind_phi_fu_708_p6;
    end else begin
        ap_phi_mux_data_21_V_read60_phi_phi_fu_1128_p4 = ap_phi_reg_pp0_iter1_data_21_V_read60_phi_reg_1124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_21_V_read60_rewind_phi_fu_708_p6 = data_21_V_read60_phi_reg_1124;
    end else begin
        ap_phi_mux_data_21_V_read60_rewind_phi_fu_708_p6 = data_21_V_read60_rewind_reg_704;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_22_V_read61_phi_phi_fu_1140_p4 = ap_phi_mux_data_22_V_read61_rewind_phi_fu_722_p6;
    end else begin
        ap_phi_mux_data_22_V_read61_phi_phi_fu_1140_p4 = ap_phi_reg_pp0_iter1_data_22_V_read61_phi_reg_1136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_22_V_read61_rewind_phi_fu_722_p6 = data_22_V_read61_phi_reg_1136;
    end else begin
        ap_phi_mux_data_22_V_read61_rewind_phi_fu_722_p6 = data_22_V_read61_rewind_reg_718;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_23_V_read62_phi_phi_fu_1152_p4 = ap_phi_mux_data_23_V_read62_rewind_phi_fu_736_p6;
    end else begin
        ap_phi_mux_data_23_V_read62_phi_phi_fu_1152_p4 = ap_phi_reg_pp0_iter1_data_23_V_read62_phi_reg_1148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_23_V_read62_rewind_phi_fu_736_p6 = data_23_V_read62_phi_reg_1148;
    end else begin
        ap_phi_mux_data_23_V_read62_rewind_phi_fu_736_p6 = data_23_V_read62_rewind_reg_732;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_24_V_read63_phi_phi_fu_1164_p4 = ap_phi_mux_data_24_V_read63_rewind_phi_fu_750_p6;
    end else begin
        ap_phi_mux_data_24_V_read63_phi_phi_fu_1164_p4 = ap_phi_reg_pp0_iter1_data_24_V_read63_phi_reg_1160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_24_V_read63_rewind_phi_fu_750_p6 = data_24_V_read63_phi_reg_1160;
    end else begin
        ap_phi_mux_data_24_V_read63_rewind_phi_fu_750_p6 = data_24_V_read63_rewind_reg_746;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_25_V_read64_phi_phi_fu_1176_p4 = ap_phi_mux_data_25_V_read64_rewind_phi_fu_764_p6;
    end else begin
        ap_phi_mux_data_25_V_read64_phi_phi_fu_1176_p4 = ap_phi_reg_pp0_iter1_data_25_V_read64_phi_reg_1172;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_25_V_read64_rewind_phi_fu_764_p6 = data_25_V_read64_phi_reg_1172;
    end else begin
        ap_phi_mux_data_25_V_read64_rewind_phi_fu_764_p6 = data_25_V_read64_rewind_reg_760;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_26_V_read65_phi_phi_fu_1188_p4 = ap_phi_mux_data_26_V_read65_rewind_phi_fu_778_p6;
    end else begin
        ap_phi_mux_data_26_V_read65_phi_phi_fu_1188_p4 = ap_phi_reg_pp0_iter1_data_26_V_read65_phi_reg_1184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_26_V_read65_rewind_phi_fu_778_p6 = data_26_V_read65_phi_reg_1184;
    end else begin
        ap_phi_mux_data_26_V_read65_rewind_phi_fu_778_p6 = data_26_V_read65_rewind_reg_774;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_27_V_read66_phi_phi_fu_1200_p4 = ap_phi_mux_data_27_V_read66_rewind_phi_fu_792_p6;
    end else begin
        ap_phi_mux_data_27_V_read66_phi_phi_fu_1200_p4 = ap_phi_reg_pp0_iter1_data_27_V_read66_phi_reg_1196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_27_V_read66_rewind_phi_fu_792_p6 = data_27_V_read66_phi_reg_1196;
    end else begin
        ap_phi_mux_data_27_V_read66_rewind_phi_fu_792_p6 = data_27_V_read66_rewind_reg_788;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_28_V_read67_phi_phi_fu_1212_p4 = ap_phi_mux_data_28_V_read67_rewind_phi_fu_806_p6;
    end else begin
        ap_phi_mux_data_28_V_read67_phi_phi_fu_1212_p4 = ap_phi_reg_pp0_iter1_data_28_V_read67_phi_reg_1208;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_28_V_read67_rewind_phi_fu_806_p6 = data_28_V_read67_phi_reg_1208;
    end else begin
        ap_phi_mux_data_28_V_read67_rewind_phi_fu_806_p6 = data_28_V_read67_rewind_reg_802;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_29_V_read68_phi_phi_fu_1224_p4 = ap_phi_mux_data_29_V_read68_rewind_phi_fu_820_p6;
    end else begin
        ap_phi_mux_data_29_V_read68_phi_phi_fu_1224_p4 = ap_phi_reg_pp0_iter1_data_29_V_read68_phi_reg_1220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_29_V_read68_rewind_phi_fu_820_p6 = data_29_V_read68_phi_reg_1220;
    end else begin
        ap_phi_mux_data_29_V_read68_rewind_phi_fu_820_p6 = data_29_V_read68_rewind_reg_816;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_2_V_read41_phi_phi_fu_900_p4 = ap_phi_mux_data_2_V_read41_rewind_phi_fu_442_p6;
    end else begin
        ap_phi_mux_data_2_V_read41_phi_phi_fu_900_p4 = ap_phi_reg_pp0_iter1_data_2_V_read41_phi_reg_896;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_2_V_read41_rewind_phi_fu_442_p6 = data_2_V_read41_phi_reg_896;
    end else begin
        ap_phi_mux_data_2_V_read41_rewind_phi_fu_442_p6 = data_2_V_read41_rewind_reg_438;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_30_V_read69_phi_phi_fu_1236_p4 = ap_phi_mux_data_30_V_read69_rewind_phi_fu_834_p6;
    end else begin
        ap_phi_mux_data_30_V_read69_phi_phi_fu_1236_p4 = ap_phi_reg_pp0_iter1_data_30_V_read69_phi_reg_1232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_30_V_read69_rewind_phi_fu_834_p6 = data_30_V_read69_phi_reg_1232;
    end else begin
        ap_phi_mux_data_30_V_read69_rewind_phi_fu_834_p6 = data_30_V_read69_rewind_reg_830;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_31_V_read70_phi_phi_fu_1248_p4 = ap_phi_mux_data_31_V_read70_rewind_phi_fu_848_p6;
    end else begin
        ap_phi_mux_data_31_V_read70_phi_phi_fu_1248_p4 = ap_phi_reg_pp0_iter1_data_31_V_read70_phi_reg_1244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_31_V_read70_rewind_phi_fu_848_p6 = data_31_V_read70_phi_reg_1244;
    end else begin
        ap_phi_mux_data_31_V_read70_rewind_phi_fu_848_p6 = data_31_V_read70_rewind_reg_844;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_3_V_read42_phi_phi_fu_912_p4 = ap_phi_mux_data_3_V_read42_rewind_phi_fu_456_p6;
    end else begin
        ap_phi_mux_data_3_V_read42_phi_phi_fu_912_p4 = ap_phi_reg_pp0_iter1_data_3_V_read42_phi_reg_908;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_3_V_read42_rewind_phi_fu_456_p6 = data_3_V_read42_phi_reg_908;
    end else begin
        ap_phi_mux_data_3_V_read42_rewind_phi_fu_456_p6 = data_3_V_read42_rewind_reg_452;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_4_V_read43_phi_phi_fu_924_p4 = ap_phi_mux_data_4_V_read43_rewind_phi_fu_470_p6;
    end else begin
        ap_phi_mux_data_4_V_read43_phi_phi_fu_924_p4 = ap_phi_reg_pp0_iter1_data_4_V_read43_phi_reg_920;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_4_V_read43_rewind_phi_fu_470_p6 = data_4_V_read43_phi_reg_920;
    end else begin
        ap_phi_mux_data_4_V_read43_rewind_phi_fu_470_p6 = data_4_V_read43_rewind_reg_466;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_5_V_read44_phi_phi_fu_936_p4 = ap_phi_mux_data_5_V_read44_rewind_phi_fu_484_p6;
    end else begin
        ap_phi_mux_data_5_V_read44_phi_phi_fu_936_p4 = ap_phi_reg_pp0_iter1_data_5_V_read44_phi_reg_932;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_5_V_read44_rewind_phi_fu_484_p6 = data_5_V_read44_phi_reg_932;
    end else begin
        ap_phi_mux_data_5_V_read44_rewind_phi_fu_484_p6 = data_5_V_read44_rewind_reg_480;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_6_V_read45_phi_phi_fu_948_p4 = ap_phi_mux_data_6_V_read45_rewind_phi_fu_498_p6;
    end else begin
        ap_phi_mux_data_6_V_read45_phi_phi_fu_948_p4 = ap_phi_reg_pp0_iter1_data_6_V_read45_phi_reg_944;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_6_V_read45_rewind_phi_fu_498_p6 = data_6_V_read45_phi_reg_944;
    end else begin
        ap_phi_mux_data_6_V_read45_rewind_phi_fu_498_p6 = data_6_V_read45_rewind_reg_494;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_7_V_read46_phi_phi_fu_960_p4 = ap_phi_mux_data_7_V_read46_rewind_phi_fu_512_p6;
    end else begin
        ap_phi_mux_data_7_V_read46_phi_phi_fu_960_p4 = ap_phi_reg_pp0_iter1_data_7_V_read46_phi_reg_956;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_7_V_read46_rewind_phi_fu_512_p6 = data_7_V_read46_phi_reg_956;
    end else begin
        ap_phi_mux_data_7_V_read46_rewind_phi_fu_512_p6 = data_7_V_read46_rewind_reg_508;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_8_V_read47_phi_phi_fu_972_p4 = ap_phi_mux_data_8_V_read47_rewind_phi_fu_526_p6;
    end else begin
        ap_phi_mux_data_8_V_read47_phi_phi_fu_972_p4 = ap_phi_reg_pp0_iter1_data_8_V_read47_phi_reg_968;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_8_V_read47_rewind_phi_fu_526_p6 = data_8_V_read47_phi_reg_968;
    end else begin
        ap_phi_mux_data_8_V_read47_rewind_phi_fu_526_p6 = data_8_V_read47_rewind_reg_522;
    end
end

always @ (*) begin
    if ((do_init_reg_380 == 1'd0)) begin
        ap_phi_mux_data_9_V_read48_phi_phi_fu_984_p4 = ap_phi_mux_data_9_V_read48_rewind_phi_fu_540_p6;
    end else begin
        ap_phi_mux_data_9_V_read48_phi_phi_fu_984_p4 = ap_phi_reg_pp0_iter1_data_9_V_read48_phi_reg_980;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_9_V_read48_rewind_phi_fu_540_p6 = data_9_V_read48_phi_reg_980;
    end else begin
        ap_phi_mux_data_9_V_read48_rewind_phi_fu_540_p6 = data_9_V_read48_rewind_reg_536;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_401)) begin
        if ((icmp_ln129_reg_2032 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_384_p6 = 1'd1;
        end else if ((icmp_ln129_reg_2032 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_384_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_384_p6 = do_init_reg_380;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_384_p6 = do_init_reg_380;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln129_reg_2032_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_in_index_0_i_i38_phi_fu_862_p6 = 32'd0;
        end else if ((icmp_ln129_reg_2032_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_in_index_0_i_i38_phi_fu_862_p6 = select_ln148_reg_2086;
        end else begin
            ap_phi_mux_in_index_0_i_i38_phi_fu_862_p6 = in_index_0_i_i38_reg_858;
        end
    end else begin
        ap_phi_mux_in_index_0_i_i38_phi_fu_862_p6 = in_index_0_i_i38_reg_858;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_401)) begin
        if ((icmp_ln129_reg_2032 == 1'd1)) begin
            ap_phi_mux_w_index37_phi_fu_400_p6 = 6'd0;
        end else if ((icmp_ln129_reg_2032 == 1'd0)) begin
            ap_phi_mux_w_index37_phi_fu_400_p6 = w_index_reg_2027;
        end else begin
            ap_phi_mux_w_index37_phi_fu_400_p6 = w_index37_reg_396;
        end
    end else begin
        ap_phi_mux_w_index37_phi_fu_400_p6 = w_index37_reg_396;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_fu_1408_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_0 = acc_1_V_1_fu_1605_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_1 = acc_1_V_2_fu_1612_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_2 = acc_3_V_1_fu_1641_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_3 = acc_3_V_2_fu_1648_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_4 = acc_5_V_1_fu_1677_p3;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_5 = acc_5_V_2_fu_1684_p3;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_6 = acc_7_V_1_fu_1713_p3;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_7 = acc_7_V_2_fu_1720_p3;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_8 = acc_9_V_1_fu_1749_p3;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_2032_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_return_9 = acc_9_V_2_fu_1756_p3;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w9_V_ce0 = 1'b1;
    end else begin
        w9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1599_p2 = (trunc_ln1_fu_1583_p4 + select_ln1265_fu_1592_p3);

assign acc_1_V_1_fu_1605_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? res_0_V_write_assign18_reg_1382 : acc_0_V_fu_1599_p2);

assign acc_1_V_2_fu_1612_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? acc_0_V_fu_1599_p2 : res_1_V_write_assign20_reg_1368);

assign acc_2_V_fu_1635_p2 = (trunc_ln708_1_fu_1619_p4 + select_ln1265_1_fu_1628_p3);

assign acc_3_V_1_fu_1641_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? res_2_V_write_assign22_reg_1354 : acc_2_V_fu_1635_p2);

assign acc_3_V_2_fu_1648_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? acc_2_V_fu_1635_p2 : res_3_V_write_assign24_reg_1340);

assign acc_4_V_fu_1671_p2 = (trunc_ln708_2_fu_1655_p4 + select_ln1265_2_fu_1664_p3);

assign acc_5_V_1_fu_1677_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? res_4_V_write_assign26_reg_1326 : acc_4_V_fu_1671_p2);

assign acc_5_V_2_fu_1684_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? acc_4_V_fu_1671_p2 : res_5_V_write_assign28_reg_1312);

assign acc_6_V_fu_1707_p2 = (trunc_ln708_3_fu_1691_p4 + select_ln1265_3_fu_1700_p3);

assign acc_7_V_1_fu_1713_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? res_6_V_write_assign30_reg_1298 : acc_6_V_fu_1707_p2);

assign acc_7_V_2_fu_1720_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? acc_6_V_fu_1707_p2 : res_7_V_write_assign32_reg_1284);

assign acc_8_V_fu_1743_p2 = (trunc_ln708_4_fu_1727_p4 + select_ln1265_4_fu_1736_p3);

assign acc_9_V_1_fu_1749_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? res_8_V_write_assign34_reg_1270 : acc_8_V_fu_1743_p2);

assign acc_9_V_2_fu_1756_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? acc_8_V_fu_1743_p2 : res_9_V_write_assign36_reg_1256);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_354 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_401 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_41 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_V_read39_phi_reg_872 = 'bx;

assign ap_phi_reg_pp0_iter0_data_10_V_read49_phi_reg_992 = 'bx;

assign ap_phi_reg_pp0_iter0_data_11_V_read50_phi_reg_1004 = 'bx;

assign ap_phi_reg_pp0_iter0_data_12_V_read51_phi_reg_1016 = 'bx;

assign ap_phi_reg_pp0_iter0_data_13_V_read52_phi_reg_1028 = 'bx;

assign ap_phi_reg_pp0_iter0_data_14_V_read53_phi_reg_1040 = 'bx;

assign ap_phi_reg_pp0_iter0_data_15_V_read54_phi_reg_1052 = 'bx;

assign ap_phi_reg_pp0_iter0_data_16_V_read55_phi_reg_1064 = 'bx;

assign ap_phi_reg_pp0_iter0_data_17_V_read56_phi_reg_1076 = 'bx;

assign ap_phi_reg_pp0_iter0_data_18_V_read57_phi_reg_1088 = 'bx;

assign ap_phi_reg_pp0_iter0_data_19_V_read58_phi_reg_1100 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_V_read40_phi_reg_884 = 'bx;

assign ap_phi_reg_pp0_iter0_data_20_V_read59_phi_reg_1112 = 'bx;

assign ap_phi_reg_pp0_iter0_data_21_V_read60_phi_reg_1124 = 'bx;

assign ap_phi_reg_pp0_iter0_data_22_V_read61_phi_reg_1136 = 'bx;

assign ap_phi_reg_pp0_iter0_data_23_V_read62_phi_reg_1148 = 'bx;

assign ap_phi_reg_pp0_iter0_data_24_V_read63_phi_reg_1160 = 'bx;

assign ap_phi_reg_pp0_iter0_data_25_V_read64_phi_reg_1172 = 'bx;

assign ap_phi_reg_pp0_iter0_data_26_V_read65_phi_reg_1184 = 'bx;

assign ap_phi_reg_pp0_iter0_data_27_V_read66_phi_reg_1196 = 'bx;

assign ap_phi_reg_pp0_iter0_data_28_V_read67_phi_reg_1208 = 'bx;

assign ap_phi_reg_pp0_iter0_data_29_V_read68_phi_reg_1220 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_V_read41_phi_reg_896 = 'bx;

assign ap_phi_reg_pp0_iter0_data_30_V_read69_phi_reg_1232 = 'bx;

assign ap_phi_reg_pp0_iter0_data_31_V_read70_phi_reg_1244 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_V_read42_phi_reg_908 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_V_read43_phi_reg_920 = 'bx;

assign ap_phi_reg_pp0_iter0_data_5_V_read44_phi_reg_932 = 'bx;

assign ap_phi_reg_pp0_iter0_data_6_V_read45_phi_reg_944 = 'bx;

assign ap_phi_reg_pp0_iter0_data_7_V_read46_phi_reg_956 = 'bx;

assign ap_phi_reg_pp0_iter0_data_8_V_read47_phi_reg_968 = 'bx;

assign ap_phi_reg_pp0_iter0_data_9_V_read48_phi_reg_980 = 'bx;

assign icmp_ln129_fu_1408_p2 = ((ap_phi_mux_w_index37_phi_fu_400_p6 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_1548_p2 = (($signed(tmp_31_fu_1538_p4) > $signed(27'd0)) ? 1'b1 : 1'b0);

assign in_index_fu_1532_p2 = (32'd1 + ap_phi_mux_in_index_0_i_i38_phi_fu_862_p6);

assign mul_ln1118_1_fu_1833_p0 = sext_ln1116_fu_1562_p1;

assign mul_ln1118_2_fu_1839_p0 = sext_ln1116_fu_1562_p1;

assign mul_ln1118_3_fu_1845_p0 = sext_ln1116_fu_1562_p1;

assign mul_ln1118_fu_1827_p0 = sext_ln1116_fu_1562_p1;

assign outidx_address0 = zext_ln133_fu_1396_p1;

assign select_ln1265_1_fu_1628_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? res_3_V_write_assign24_reg_1340 : res_2_V_write_assign22_reg_1354);

assign select_ln1265_2_fu_1664_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? res_5_V_write_assign28_reg_1312 : res_4_V_write_assign26_reg_1326);

assign select_ln1265_3_fu_1700_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? res_7_V_write_assign32_reg_1284 : res_6_V_write_assign30_reg_1298);

assign select_ln1265_4_fu_1736_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? res_9_V_write_assign36_reg_1256 : res_8_V_write_assign34_reg_1270);

assign select_ln1265_fu_1592_p3 = ((out_index_reg_2036_pp0_iter2_reg[0:0] === 1'b1) ? res_1_V_write_assign20_reg_1368 : res_0_V_write_assign18_reg_1382);

assign select_ln148_fu_1554_p3 = ((icmp_ln148_fu_1548_p2[0:0] === 1'b1) ? 32'd0 : in_index_fu_1532_p2);

assign sext_ln1116_fu_1562_p1 = tmp_13_reg_2055;

assign tmp_13_fu_1418_p33 = ap_phi_mux_in_index_0_i_i38_phi_fu_862_p6[4:0];

assign tmp_31_fu_1538_p4 = {{in_index_fu_1532_p2[31:5]}};

assign trunc_ln139_1_fu_1488_p1 = w9_V_q0[15:0];

assign trunc_ln1_fu_1583_p4 = {{mul_ln1118_reg_2091[25:10]}};

assign trunc_ln708_1_fu_1619_p4 = {{mul_ln1118_1_reg_2096[25:10]}};

assign trunc_ln708_2_fu_1655_p4 = {{mul_ln1118_2_reg_2101[25:10]}};

assign trunc_ln708_3_fu_1691_p4 = {{mul_ln1118_3_reg_2106[25:10]}};

assign trunc_ln708_4_fu_1727_p4 = {{mul_ln1118_4_reg_2111[25:10]}};

assign w9_V_address0 = zext_ln133_fu_1396_p1;

assign w_index_fu_1402_p2 = (6'd1 + ap_phi_mux_w_index37_phi_fu_400_p6);

assign zext_ln133_fu_1396_p1 = ap_phi_mux_w_index37_phi_fu_400_p6;

endmodule //dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
