<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=10&amp;t=3455" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2007-06-28T01:15:29-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=10&amp;t=3455</id>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2007-06-28T01:15:29-07:00</updated>
<published>2007-06-28T01:15:29-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25572#p25572</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25572#p25572"/>
<title type="html"><![CDATA[PPU Addressing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25572#p25572"><![CDATA[
Yes, but even if the MMC3 doesn't use A13, it still WOULD be possible to do it that way. Maybe that's even what the MMC5 does, but in a more complex way.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Thu Jun 28, 2007 1:15 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[bunnyboy]]></name></author>
<updated>2007-06-27T21:52:58-07:00</updated>
<published>2007-06-27T21:52:58-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25569#p25569</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25569#p25569"/>
<title type="html"><![CDATA[PPU Addressing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25569#p25569"><![CDATA[
There is an old doc still floating around with A13 and /A13 swapped.  <a href="http://nesdev.com/rom.txt" class="postlink">http://nesdev.com/rom.txt</a> has it correct with A13 next to A12, and /A13 with the other control signals.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />I seem to recall this being mentioned several times as the main reason why BT's blurb on MMC3 IRQ counter operation was bogus.<br /></div><br />The A13 scanline counting method is wrong because A13 (and /A13) is not even connected to the MMC3.  The lines go to the cart, but not to the chip.  It was a complete guess without looking at one of the physical carts.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=228">bunnyboy</a> — Wed Jun 27, 2007 9:52 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Great Hierophant]]></name></author>
<updated>2007-06-27T16:26:10-07:00</updated>
<published>2007-06-27T16:26:10-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25559#p25559</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25559#p25559"/>
<title type="html"><![CDATA[Re: PPU Addressing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25559#p25559"><![CDATA[
<div class="quotetitle">kyuusaku wrote:</div><div class="quotecontent"><br />VRAM uses /A13 and CHR-ROM uses A13.<br /></div><br /><br />Which is the exact opposite of behavior I described, thanks kyuusaku.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=58">Great Hierophant</a> — Wed Jun 27, 2007 4:26 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Disch]]></name></author>
<updated>2007-06-27T15:23:01-07:00</updated>
<published>2007-06-27T15:23:01-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25557#p25557</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25557#p25557"/>
<title type="html"><![CDATA[PPU Addressing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25557#p25557"><![CDATA[
I was under the impression A13 didn't go through the cartridge at all.  I seem to recall this being mentioned several times as the main reason why BT's blurb on MMC3 IRQ counter operation was bogus.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=33">Disch</a> — Wed Jun 27, 2007 3:23 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2007-06-27T14:01:33-07:00</updated>
<published>2007-06-27T14:01:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25555#p25555</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25555#p25555"/>
<title type="html"><![CDATA[PPU Addressing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25555#p25555"><![CDATA[
<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />Now, if you only have 13 address bits, the maximum amount of memory you can address is $2000. It takes a 14th bit to go beyond that<br /></div><br />A0-A13 -&gt; 14 adress bits -&gt; $0000-$3ffff are adressable<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Wed Jun 27, 2007 2:01 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2007-06-27T12:51:42-07:00</updated>
<published>2007-06-27T12:51:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25554#p25554</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25554#p25554"/>
<title type="html"><![CDATA[Re: PPU Addressing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25554#p25554"><![CDATA[
VRAM uses /A13 and CHR-ROM uses A13.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Wed Jun 27, 2007 12:51 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Great Hierophant]]></name></author>
<updated>2007-06-27T11:09:15-07:00</updated>
<published>2007-06-27T11:09:15-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25550#p25550</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25550#p25550"/>
<title type="html"><![CDATA[PPU Addressing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=3455&amp;p=25550#p25550"><![CDATA[
I am trying to determine exactly how the PPU maps the CHR ROM/CHR RAM into $0000-$1FFF and the VRAM into $2000-&amp;3F00.  I know that the CHR ROM or CHR RAM, which is a maximum of 8KB without bankswitching, is mapped into $0000-$1FFF, which is an 8KB addressing space.  CHR ROM holds the pattern table, the actual graphics characters that are displayed on the screen.  I also know that the 2KB VRAM inside the NES is mapped to the $2000-$2FFF area, and cartridge mirroring through the VRAM's A10 line controls which of the four $400 portions of that space are unique.  This portion of memory holds the name tables, which are pointers to the pattern tables in the CHR ROM/RAM, and the attribute tables, which provide color for a set of tiles.  I am also aware that the VRAM is mirrored in the $3000-$3F00 area, and after that comes $20 bytes of of palette memory, which is internal to the PPU and is mirrored for the rest of the page.  <br /><br />Now that I have mastered the basics, I need to know how the PPU knows that the CHR ROM and the VRAM should be in the above described places.  The CHR ROM connects to A0-A12.  The VRAM is connected to A0-A9, and sometimes A10 or A11.  This should put the two memories in the same place, but it does not apparently due to the behavior of the A13 line.  Now, if you only have 13 address bits, the maximum amount of memory you can address is $2000.  It takes a 14th bit to go beyond that.  This must mean that when the PPU is reading from the CHR ROM/RAM, A13 must be 0.  The opposite must be true for a read from the VRAM, A13 must be 1.  <br /><br />Now, according to the schematics I have seen, it seems as though the opposite is true.  A13 is inverted and connected to the CS of the CHR ROM/RAM, and A13 (uninverted) is almost always connected to the CS of the VRAM.   Both CS signals are active low.  This would mean that when A13 is logically high (1), then the VRAM chip is disabled and not on the bus.  Also, when A13 is logically low, it is inverted to a high signal and causes the CHR ROM/RAM chip to be disabled.  What am I missing?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=58">Great Hierophant</a> — Wed Jun 27, 2007 11:09 am</p><hr />
]]></content>
</entry>
</feed>