
BluePill_Attendance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053b4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c8  080054c0  080054c0  000154c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005788  08005788  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005788  08005788  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005788  08005788  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005788  08005788  00015788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800578c  0800578c  0001578c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005790  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  20000070  08005800  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c0  08005800  000201c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d65  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031de  00000000  00000000  00031dfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  00034fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cf0  00000000  00000000  00035e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ac8  00000000  00000000  00036b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000150f8  00000000  00000000  00050608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000879ae  00000000  00000000  00065700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ed0ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b80  00000000  00000000  000ed104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080054a8 	.word	0x080054a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080054a8 	.word	0x080054a8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <App_Show_Screen>:
} SystemMode;

SystemMode currentMode = MODE_CHECK_IN;

// --- HÀM HIỂN THỊ (Dùng BSP LCD) ---
void App_Show_Screen(void) {
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    bsp_lcd_clear();
 8000160:	f000 fa82 	bl	8000668 <bsp_lcd_clear>
    bsp_lcd_write(0, 0, "MD: CHAM CONG");
 8000164:	4a0d      	ldr	r2, [pc, #52]	; (800019c <App_Show_Screen+0x40>)
 8000166:	2100      	movs	r1, #0
 8000168:	2000      	movs	r0, #0
 800016a:	f000 fa83 	bl	8000674 <bsp_lcd_write>

    if (currentMode == MODE_CHECK_IN) {
 800016e:	4b0c      	ldr	r3, [pc, #48]	; (80001a0 <App_Show_Screen+0x44>)
 8000170:	781b      	ldrb	r3, [r3, #0]
 8000172:	2b00      	cmp	r3, #0
 8000174:	d105      	bne.n	8000182 <App_Show_Screen+0x26>
        bsp_lcd_write(1, 0, "Moi quet the...");
 8000176:	4a0b      	ldr	r2, [pc, #44]	; (80001a4 <App_Show_Screen+0x48>)
 8000178:	2100      	movs	r1, #0
 800017a:	2001      	movs	r0, #1
 800017c:	f000 fa7a 	bl	8000674 <bsp_lcd_write>
    } else {
        bsp_lcd_write(0, 0, "MD: DANG KY THE");
        bsp_lcd_write(1, 0, "Quet the moi...");
    }
}
 8000180:	e009      	b.n	8000196 <App_Show_Screen+0x3a>
        bsp_lcd_write(0, 0, "MD: DANG KY THE");
 8000182:	4a09      	ldr	r2, [pc, #36]	; (80001a8 <App_Show_Screen+0x4c>)
 8000184:	2100      	movs	r1, #0
 8000186:	2000      	movs	r0, #0
 8000188:	f000 fa74 	bl	8000674 <bsp_lcd_write>
        bsp_lcd_write(1, 0, "Quet the moi...");
 800018c:	4a07      	ldr	r2, [pc, #28]	; (80001ac <App_Show_Screen+0x50>)
 800018e:	2100      	movs	r1, #0
 8000190:	2001      	movs	r0, #1
 8000192:	f000 fa6f 	bl	8000674 <bsp_lcd_write>
}
 8000196:	bf00      	nop
 8000198:	bd80      	pop	{r7, pc}
 800019a:	bf00      	nop
 800019c:	080054c0 	.word	0x080054c0
 80001a0:	2000008c 	.word	0x2000008c
 80001a4:	080054d0 	.word	0x080054d0
 80001a8:	080054e0 	.word	0x080054e0
 80001ac:	080054f0 	.word	0x080054f0

080001b0 <App_Init>:

// --- HÀM KHỞI TẠO (Gọi từng hàm Init của BSP) ---
void App_Init(void) {
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
    // 1. Khởi tạo từng món phần cứng
    bsp_led_init();     // Khởi tạo đèn/còi
 80001b6:	f000 fa72 	bl	800069e <bsp_led_init>
    bsp_button_init();  // Khởi tạo nút nhấn
 80001ba:	f000 f9ff 	bl	80005bc <bsp_button_init>
    bsp_lcd_init();     // Khởi tạo màn hình
 80001be:	f000 fa4d 	bl	800065c <bsp_lcd_init>
    bsp_rfid_init();    // Khởi tạo đầu đọc thẻ
 80001c2:	f000 fab3 	bl	800072c <bsp_rfid_init>

    // 2. Kiểm tra và Khởi tạo WiFi
    bsp_lcd_clear();
 80001c6:	f000 fa4f 	bl	8000668 <bsp_lcd_clear>
    bsp_lcd_write(0, 0, "Check WiFi...");
 80001ca:	4a24      	ldr	r2, [pc, #144]	; (800025c <App_Init+0xac>)
 80001cc:	2100      	movs	r1, #0
 80001ce:	2000      	movs	r0, #0
 80001d0:	f000 fa50 	bl	8000674 <bsp_lcd_write>

    if (bsp_wifi_is_connected()) {
 80001d4:	f000 fac7 	bl	8000766 <bsp_wifi_is_connected>
 80001d8:	4603      	mov	r3, r0
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d007      	beq.n	80001ee <App_Init+0x3e>
        bsp_wifi_init(); // Nếu cắm dây thì mới init
 80001de:	f000 fabc 	bl	800075a <bsp_wifi_init>
        bsp_lcd_write(1, 0, "WiFi OK!");
 80001e2:	4a1f      	ldr	r2, [pc, #124]	; (8000260 <App_Init+0xb0>)
 80001e4:	2100      	movs	r1, #0
 80001e6:	2001      	movs	r0, #1
 80001e8:	f000 fa44 	bl	8000674 <bsp_lcd_write>
 80001ec:	e004      	b.n	80001f8 <App_Init+0x48>
    } else {
        bsp_lcd_write(1, 0, "Mode: Offline");
 80001ee:	4a1d      	ldr	r2, [pc, #116]	; (8000264 <App_Init+0xb4>)
 80001f0:	2100      	movs	r1, #0
 80001f2:	2001      	movs	r0, #1
 80001f4:	f000 fa3e 	bl	8000674 <bsp_lcd_write>
    }
    HAL_Delay(1000);
 80001f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001fc:	f001 fadc 	bl	80017b8 <HAL_Delay>

    // 3. Load dữ liệu từ EEPROM
    bsp_lcd_clear();
 8000200:	f000 fa32 	bl	8000668 <bsp_lcd_clear>
    bsp_lcd_write(0, 0, "Loading Data...");
 8000204:	4a18      	ldr	r2, [pc, #96]	; (8000268 <App_Init+0xb8>)
 8000206:	2100      	movs	r1, #0
 8000208:	2000      	movs	r0, #0
 800020a:	f000 fa33 	bl	8000674 <bsp_lcd_write>
    for(int i = 0; i < MAX_CARDS; i++) {
 800020e:	2300      	movs	r3, #0
 8000210:	607b      	str	r3, [r7, #4]
 8000212:	e010      	b.n	8000236 <App_Init+0x86>
        bsp_eeprom_read(i * 4, danh_sach_the[i], 4);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	b29b      	uxth	r3, r3
 8000218:	009b      	lsls	r3, r3, #2
 800021a:	b298      	uxth	r0, r3
 800021c:	687a      	ldr	r2, [r7, #4]
 800021e:	4613      	mov	r3, r2
 8000220:	009b      	lsls	r3, r3, #2
 8000222:	4413      	add	r3, r2
 8000224:	4a11      	ldr	r2, [pc, #68]	; (800026c <App_Init+0xbc>)
 8000226:	4413      	add	r3, r2
 8000228:	2204      	movs	r2, #4
 800022a:	4619      	mov	r1, r3
 800022c:	f000 fa04 	bl	8000638 <bsp_eeprom_read>
    for(int i = 0; i < MAX_CARDS; i++) {
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	3301      	adds	r3, #1
 8000234:	607b      	str	r3, [r7, #4]
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	2b04      	cmp	r3, #4
 800023a:	ddeb      	ble.n	8000214 <App_Init+0x64>
    }

    bsp_lcd_write(1, 0, "System Ready!");
 800023c:	4a0c      	ldr	r2, [pc, #48]	; (8000270 <App_Init+0xc0>)
 800023e:	2100      	movs	r1, #0
 8000240:	2001      	movs	r0, #1
 8000242:	f000 fa17 	bl	8000674 <bsp_lcd_write>
    HAL_Delay(1000);
 8000246:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800024a:	f001 fab5 	bl	80017b8 <HAL_Delay>
    App_Show_Screen();
 800024e:	f7ff ff85 	bl	800015c <App_Show_Screen>
}
 8000252:	bf00      	nop
 8000254:	3708      	adds	r7, #8
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	08005500 	.word	0x08005500
 8000260:	08005510 	.word	0x08005510
 8000264:	0800551c 	.word	0x0800551c
 8000268:	0800552c 	.word	0x0800552c
 800026c:	2000009c 	.word	0x2000009c
 8000270:	0800553c 	.word	0x0800553c

08000274 <App_Loop>:

// --- VÒNG LẶP CHÍNH (Dùng hàm BSP thay cho HAL) ---
void App_Loop(void) {
 8000274:	b590      	push	{r4, r7, lr}
 8000276:	b095      	sub	sp, #84	; 0x54
 8000278:	af02      	add	r7, sp, #8
    uint8_t currentCardID[5];
    char buff[20];

    // 1. XỬ LÝ NÚT MODE
    if (bsp_button_get_state(BTN_MODE_ID) == BUTTON_PRESSED) {
 800027a:	2000      	movs	r0, #0
 800027c:	f000 f9a4 	bl	80005c8 <bsp_button_get_state>
 8000280:	4603      	mov	r3, r0
 8000282:	2b01      	cmp	r3, #1
 8000284:	d115      	bne.n	80002b2 <App_Loop+0x3e>
        bsp_beep(1); // Kêu bíp 1 cái
 8000286:	2001      	movs	r0, #1
 8000288:	f000 fa45 	bl	8000716 <bsp_beep>
        currentMode = !currentMode;
 800028c:	4bbc      	ldr	r3, [pc, #752]	; (8000580 <App_Loop+0x30c>)
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	2b00      	cmp	r3, #0
 8000292:	bf0c      	ite	eq
 8000294:	2301      	moveq	r3, #1
 8000296:	2300      	movne	r3, #0
 8000298:	b2db      	uxtb	r3, r3
 800029a:	461a      	mov	r2, r3
 800029c:	4bb8      	ldr	r3, [pc, #736]	; (8000580 <App_Loop+0x30c>)
 800029e:	701a      	strb	r2, [r3, #0]
        App_Show_Screen();
 80002a0:	f7ff ff5c 	bl	800015c <App_Show_Screen>
        // Chờ nhả nút
        while(bsp_button_get_state(BTN_MODE_ID) == BUTTON_PRESSED);
 80002a4:	bf00      	nop
 80002a6:	2000      	movs	r0, #0
 80002a8:	f000 f98e 	bl	80005c8 <bsp_button_get_state>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b01      	cmp	r3, #1
 80002b0:	d0f9      	beq.n	80002a6 <App_Loop+0x32>
    }

    // 2. XỬ LÝ NÚT RESET
    if (bsp_button_get_state(BTN_RESET_ID) == BUTTON_PRESSED) {
 80002b2:	2001      	movs	r0, #1
 80002b4:	f000 f988 	bl	80005c8 <bsp_button_get_state>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b01      	cmp	r3, #1
 80002bc:	d13e      	bne.n	800033c <App_Loop+0xc8>
        bsp_lcd_clear();
 80002be:	f000 f9d3 	bl	8000668 <bsp_lcd_clear>
        bsp_lcd_write(0, 0, "DANG XOA ALL...");
 80002c2:	4ab0      	ldr	r2, [pc, #704]	; (8000584 <App_Loop+0x310>)
 80002c4:	2100      	movs	r1, #0
 80002c6:	2000      	movs	r0, #0
 80002c8:	f000 f9d4 	bl	8000674 <bsp_lcd_write>
        bsp_beep(3); // Kêu bíp 3 cái cảnh báo
 80002cc:	2003      	movs	r0, #3
 80002ce:	f000 fa22 	bl	8000716 <bsp_beep>

        uint8_t zero[4] = {0, 0, 0, 0};
 80002d2:	2300      	movs	r3, #0
 80002d4:	607b      	str	r3, [r7, #4]
        for(int i = 0; i < MAX_CARDS; i++) {
 80002d6:	2300      	movs	r3, #0
 80002d8:	647b      	str	r3, [r7, #68]	; 0x44
 80002da:	e01e      	b.n	800031a <App_Loop+0xa6>
            bsp_eeprom_write(i * 4, zero, 4);
 80002dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80002de:	b29b      	uxth	r3, r3
 80002e0:	009b      	lsls	r3, r3, #2
 80002e2:	b29b      	uxth	r3, r3
 80002e4:	1d39      	adds	r1, r7, #4
 80002e6:	2204      	movs	r2, #4
 80002e8:	4618      	mov	r0, r3
 80002ea:	f000 f993 	bl	8000614 <bsp_eeprom_write>
            for(int j = 0; j < 5; j++) danh_sach_the[i][j] = 0;
 80002ee:	2300      	movs	r3, #0
 80002f0:	643b      	str	r3, [r7, #64]	; 0x40
 80002f2:	e00c      	b.n	800030e <App_Loop+0x9a>
 80002f4:	49a4      	ldr	r1, [pc, #656]	; (8000588 <App_Loop+0x314>)
 80002f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80002f8:	4613      	mov	r3, r2
 80002fa:	009b      	lsls	r3, r3, #2
 80002fc:	4413      	add	r3, r2
 80002fe:	18ca      	adds	r2, r1, r3
 8000300:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000302:	4413      	add	r3, r2
 8000304:	2200      	movs	r2, #0
 8000306:	701a      	strb	r2, [r3, #0]
 8000308:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800030a:	3301      	adds	r3, #1
 800030c:	643b      	str	r3, [r7, #64]	; 0x40
 800030e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000310:	2b04      	cmp	r3, #4
 8000312:	ddef      	ble.n	80002f4 <App_Loop+0x80>
        for(int i = 0; i < MAX_CARDS; i++) {
 8000314:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000316:	3301      	adds	r3, #1
 8000318:	647b      	str	r3, [r7, #68]	; 0x44
 800031a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800031c:	2b04      	cmp	r3, #4
 800031e:	dddd      	ble.n	80002dc <App_Loop+0x68>
        }

        bsp_lcd_write(1, 0, "DA XOA XONG!");
 8000320:	4a9a      	ldr	r2, [pc, #616]	; (800058c <App_Loop+0x318>)
 8000322:	2100      	movs	r1, #0
 8000324:	2001      	movs	r0, #1
 8000326:	f000 f9a5 	bl	8000674 <bsp_lcd_write>
        HAL_Delay(1000);
 800032a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800032e:	f001 fa43 	bl	80017b8 <HAL_Delay>
        currentMode = MODE_REGISTER_USER;
 8000332:	4b93      	ldr	r3, [pc, #588]	; (8000580 <App_Loop+0x30c>)
 8000334:	2201      	movs	r2, #1
 8000336:	701a      	strb	r2, [r3, #0]
        App_Show_Screen();
 8000338:	f7ff ff10 	bl	800015c <App_Show_Screen>
    }

    // 3. XỬ LÝ RFID
    if (bsp_rfid_check(currentCardID)) { // Trả về 1 nếu có thẻ
 800033c:	f107 031c 	add.w	r3, r7, #28
 8000340:	4618      	mov	r0, r3
 8000342:	f000 f9f9 	bl	8000738 <bsp_rfid_check>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	f000 8115 	beq.w	8000578 <App_Loop+0x304>
        bsp_beep(1);
 800034e:	2001      	movs	r0, #1
 8000350:	f000 f9e1 	bl	8000716 <bsp_beep>

        if (currentMode == MODE_REGISTER_USER) {
 8000354:	4b8a      	ldr	r3, [pc, #552]	; (8000580 <App_Loop+0x30c>)
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	2b01      	cmp	r3, #1
 800035a:	f040 8090 	bne.w	800047e <App_Loop+0x20a>
            // --- LOGIC ĐĂNG KÝ ---
            int slot = -1;
 800035e:	f04f 33ff 	mov.w	r3, #4294967295
 8000362:	63fb      	str	r3, [r7, #60]	; 0x3c

            // Check trùng
            for(int i = 0; i < MAX_CARDS; i++) {
 8000364:	2300      	movs	r3, #0
 8000366:	63bb      	str	r3, [r7, #56]	; 0x38
 8000368:	e01f      	b.n	80003aa <App_Loop+0x136>
                if(MID_RFID_Compare(currentCardID, danh_sach_the[i])) {
 800036a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800036c:	4613      	mov	r3, r2
 800036e:	009b      	lsls	r3, r3, #2
 8000370:	4413      	add	r3, r2
 8000372:	4a85      	ldr	r2, [pc, #532]	; (8000588 <App_Loop+0x314>)
 8000374:	441a      	add	r2, r3
 8000376:	f107 031c 	add.w	r3, r7, #28
 800037a:	4611      	mov	r1, r2
 800037c:	4618      	mov	r0, r3
 800037e:	f004 fbbb 	bl	8004af8 <MID_RFID_Compare>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d00d      	beq.n	80003a4 <App_Loop+0x130>
                     bsp_lcd_clear();
 8000388:	f000 f96e 	bl	8000668 <bsp_lcd_clear>
                     bsp_lcd_write(0, 0, "THE DA TON TAI!");
 800038c:	4a80      	ldr	r2, [pc, #512]	; (8000590 <App_Loop+0x31c>)
 800038e:	2100      	movs	r1, #0
 8000390:	2000      	movs	r0, #0
 8000392:	f000 f96f 	bl	8000674 <bsp_lcd_write>
                     HAL_Delay(1000);
 8000396:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800039a:	f001 fa0d 	bl	80017b8 <HAL_Delay>
                     App_Show_Screen();
 800039e:	f7ff fedd 	bl	800015c <App_Show_Screen>
 80003a2:	e0e9      	b.n	8000578 <App_Loop+0x304>
            for(int i = 0; i < MAX_CARDS; i++) {
 80003a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80003a6:	3301      	adds	r3, #1
 80003a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80003aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80003ac:	2b04      	cmp	r3, #4
 80003ae:	dddc      	ble.n	800036a <App_Loop+0xf6>
                     return;
                }
            }
            // Tìm chỗ trống
            for(int i = 0; i < MAX_CARDS; i++) {
 80003b0:	2300      	movs	r3, #0
 80003b2:	637b      	str	r3, [r7, #52]	; 0x34
 80003b4:	e00e      	b.n	80003d4 <App_Loop+0x160>
                if(danh_sach_the[i][0] == 0) { slot = i; break; }
 80003b6:	4974      	ldr	r1, [pc, #464]	; (8000588 <App_Loop+0x314>)
 80003b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80003ba:	4613      	mov	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4413      	add	r3, r2
 80003c0:	440b      	add	r3, r1
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d102      	bne.n	80003ce <App_Loop+0x15a>
 80003c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80003cc:	e005      	b.n	80003da <App_Loop+0x166>
            for(int i = 0; i < MAX_CARDS; i++) {
 80003ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003d0:	3301      	adds	r3, #1
 80003d2:	637b      	str	r3, [r7, #52]	; 0x34
 80003d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003d6:	2b04      	cmp	r3, #4
 80003d8:	dded      	ble.n	80003b6 <App_Loop+0x142>
            }

            if(slot != -1) {
 80003da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80003dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80003e0:	d03c      	beq.n	800045c <App_Loop+0x1e8>
                bsp_eeprom_write(slot * 4, currentCardID, 4);
 80003e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80003e4:	b29b      	uxth	r3, r3
 80003e6:	009b      	lsls	r3, r3, #2
 80003e8:	b29b      	uxth	r3, r3
 80003ea:	f107 011c 	add.w	r1, r7, #28
 80003ee:	2204      	movs	r2, #4
 80003f0:	4618      	mov	r0, r3
 80003f2:	f000 f90f 	bl	8000614 <bsp_eeprom_write>
                MID_RFID_Copy(danh_sach_the[slot], currentCardID);
 80003f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80003f8:	4613      	mov	r3, r2
 80003fa:	009b      	lsls	r3, r3, #2
 80003fc:	4413      	add	r3, r2
 80003fe:	4a62      	ldr	r2, [pc, #392]	; (8000588 <App_Loop+0x314>)
 8000400:	4413      	add	r3, r2
 8000402:	f107 021c 	add.w	r2, r7, #28
 8000406:	4611      	mov	r1, r2
 8000408:	4618      	mov	r0, r3
 800040a:	f004 fb95 	bl	8004b38 <MID_RFID_Copy>

                bsp_lcd_clear();
 800040e:	f000 f92b 	bl	8000668 <bsp_lcd_clear>
                bsp_lcd_write(0, 0, "DA LUU OK!");
 8000412:	4a60      	ldr	r2, [pc, #384]	; (8000594 <App_Loop+0x320>)
 8000414:	2100      	movs	r1, #0
 8000416:	2000      	movs	r0, #0
 8000418:	f000 f92c 	bl	8000674 <bsp_lcd_write>

                sprintf(buff, "%02X%02X%02X%02X",
                        currentCardID[0], currentCardID[1], currentCardID[2], currentCardID[3]);
 800041c:	7f3b      	ldrb	r3, [r7, #28]
                sprintf(buff, "%02X%02X%02X%02X",
 800041e:	4619      	mov	r1, r3
                        currentCardID[0], currentCardID[1], currentCardID[2], currentCardID[3]);
 8000420:	7f7b      	ldrb	r3, [r7, #29]
                sprintf(buff, "%02X%02X%02X%02X",
 8000422:	461c      	mov	r4, r3
                        currentCardID[0], currentCardID[1], currentCardID[2], currentCardID[3]);
 8000424:	7fbb      	ldrb	r3, [r7, #30]
 8000426:	7ffa      	ldrb	r2, [r7, #31]
                sprintf(buff, "%02X%02X%02X%02X",
 8000428:	f107 0008 	add.w	r0, r7, #8
 800042c:	9201      	str	r2, [sp, #4]
 800042e:	9300      	str	r3, [sp, #0]
 8000430:	4623      	mov	r3, r4
 8000432:	460a      	mov	r2, r1
 8000434:	4958      	ldr	r1, [pc, #352]	; (8000598 <App_Loop+0x324>)
 8000436:	f004 fbe7 	bl	8004c08 <siprintf>
                bsp_lcd_write(1, 0, buff);
 800043a:	f107 0308 	add.w	r3, r7, #8
 800043e:	461a      	mov	r2, r3
 8000440:	2100      	movs	r1, #0
 8000442:	2001      	movs	r0, #1
 8000444:	f000 f916 	bl	8000674 <bsp_lcd_write>

                HAL_Delay(2000);
 8000448:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800044c:	f001 f9b4 	bl	80017b8 <HAL_Delay>
                currentMode = MODE_CHECK_IN;
 8000450:	4b4b      	ldr	r3, [pc, #300]	; (8000580 <App_Loop+0x30c>)
 8000452:	2200      	movs	r2, #0
 8000454:	701a      	strb	r2, [r3, #0]
                App_Show_Screen();
 8000456:	f7ff fe81 	bl	800015c <App_Show_Screen>
 800045a:	e08d      	b.n	8000578 <App_Loop+0x304>
            } else {
                bsp_lcd_clear();
 800045c:	f000 f904 	bl	8000668 <bsp_lcd_clear>
                bsp_lcd_write(0, 0, "FULL BO NHO!");
 8000460:	4a4e      	ldr	r2, [pc, #312]	; (800059c <App_Loop+0x328>)
 8000462:	2100      	movs	r1, #0
 8000464:	2000      	movs	r0, #0
 8000466:	f000 f905 	bl	8000674 <bsp_lcd_write>
                bsp_beep(3);
 800046a:	2003      	movs	r0, #3
 800046c:	f000 f953 	bl	8000716 <bsp_beep>
                HAL_Delay(2000);
 8000470:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000474:	f001 f9a0 	bl	80017b8 <HAL_Delay>
                App_Show_Screen();
 8000478:	f7ff fe70 	bl	800015c <App_Show_Screen>
 800047c:	e07c      	b.n	8000578 <App_Loop+0x304>
            }

        } else {
            // --- LOGIC CHẤM CÔNG ---
            bsp_lcd_clear();
 800047e:	f000 f8f3 	bl	8000668 <bsp_lcd_clear>
            int hasData = 0;
 8000482:	2300      	movs	r3, #0
 8000484:	633b      	str	r3, [r7, #48]	; 0x30
            for(int i = 0; i < MAX_CARDS; i++) if(danh_sach_the[i][0] != 0) hasData=1;
 8000486:	2300      	movs	r3, #0
 8000488:	62fb      	str	r3, [r7, #44]	; 0x2c
 800048a:	e00d      	b.n	80004a8 <App_Loop+0x234>
 800048c:	493e      	ldr	r1, [pc, #248]	; (8000588 <App_Loop+0x314>)
 800048e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000490:	4613      	mov	r3, r2
 8000492:	009b      	lsls	r3, r3, #2
 8000494:	4413      	add	r3, r2
 8000496:	440b      	add	r3, r1
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d001      	beq.n	80004a2 <App_Loop+0x22e>
 800049e:	2301      	movs	r3, #1
 80004a0:	633b      	str	r3, [r7, #48]	; 0x30
 80004a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004a4:	3301      	adds	r3, #1
 80004a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80004a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004aa:	2b04      	cmp	r3, #4
 80004ac:	ddee      	ble.n	800048c <App_Loop+0x218>

            if(!hasData) {
 80004ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d10d      	bne.n	80004d0 <App_Loop+0x25c>
                bsp_lcd_write(0, 0, "CHUA CO DATA!");
 80004b4:	4a3a      	ldr	r2, [pc, #232]	; (80005a0 <App_Loop+0x32c>)
 80004b6:	2100      	movs	r1, #0
 80004b8:	2000      	movs	r0, #0
 80004ba:	f000 f8db 	bl	8000674 <bsp_lcd_write>
                bsp_lcd_write(1, 0, "Vui long DK");
 80004be:	4a39      	ldr	r2, [pc, #228]	; (80005a4 <App_Loop+0x330>)
 80004c0:	2100      	movs	r1, #0
 80004c2:	2001      	movs	r0, #1
 80004c4:	f000 f8d6 	bl	8000674 <bsp_lcd_write>
                bsp_beep(2);
 80004c8:	2002      	movs	r0, #2
 80004ca:	f000 f924 	bl	8000716 <bsp_beep>
 80004ce:	e04d      	b.n	800056c <App_Loop+0x2f8>
            } else {
                int found = 0;
 80004d0:	2300      	movs	r3, #0
 80004d2:	62bb      	str	r3, [r7, #40]	; 0x28
                for(int i = 0; i < MAX_CARDS; i++) {
 80004d4:	2300      	movs	r3, #0
 80004d6:	627b      	str	r3, [r7, #36]	; 0x24
 80004d8:	e01d      	b.n	8000516 <App_Loop+0x2a2>
                    if(danh_sach_the[i][0] != 0 && MID_RFID_Compare(currentCardID, danh_sach_the[i])) {
 80004da:	492b      	ldr	r1, [pc, #172]	; (8000588 <App_Loop+0x314>)
 80004dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004de:	4613      	mov	r3, r2
 80004e0:	009b      	lsls	r3, r3, #2
 80004e2:	4413      	add	r3, r2
 80004e4:	440b      	add	r3, r1
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d011      	beq.n	8000510 <App_Loop+0x29c>
 80004ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004ee:	4613      	mov	r3, r2
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	4413      	add	r3, r2
 80004f4:	4a24      	ldr	r2, [pc, #144]	; (8000588 <App_Loop+0x314>)
 80004f6:	441a      	add	r2, r3
 80004f8:	f107 031c 	add.w	r3, r7, #28
 80004fc:	4611      	mov	r1, r2
 80004fe:	4618      	mov	r0, r3
 8000500:	f004 fafa 	bl	8004af8 <MID_RFID_Compare>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d002      	beq.n	8000510 <App_Loop+0x29c>
                        found = 1; break;
 800050a:	2301      	movs	r3, #1
 800050c:	62bb      	str	r3, [r7, #40]	; 0x28
 800050e:	e005      	b.n	800051c <App_Loop+0x2a8>
                for(int i = 0; i < MAX_CARDS; i++) {
 8000510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000512:	3301      	adds	r3, #1
 8000514:	627b      	str	r3, [r7, #36]	; 0x24
 8000516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000518:	2b04      	cmp	r3, #4
 800051a:	ddde      	ble.n	80004da <App_Loop+0x266>
                    }
                }
                if(found) {
 800051c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800051e:	2b00      	cmp	r3, #0
 8000520:	d017      	beq.n	8000552 <App_Loop+0x2de>
                    bsp_lcd_write(0, 0, "HOP LE (OK)");
 8000522:	4a21      	ldr	r2, [pc, #132]	; (80005a8 <App_Loop+0x334>)
 8000524:	2100      	movs	r1, #0
 8000526:	2000      	movs	r0, #0
 8000528:	f000 f8a4 	bl	8000674 <bsp_lcd_write>
                    bsp_beep(2);
 800052c:	2002      	movs	r0, #2
 800052e:	f000 f8f2 	bl	8000716 <bsp_beep>
                    bsp_lcd_write(1, 0, "Dang gui...");
 8000532:	4a1e      	ldr	r2, [pc, #120]	; (80005ac <App_Loop+0x338>)
 8000534:	2100      	movs	r1, #0
 8000536:	2001      	movs	r0, #1
 8000538:	f000 f89c 	bl	8000674 <bsp_lcd_write>

                    // Gửi qua WiFi
                    bsp_wifi_send(currentCardID);
 800053c:	f107 031c 	add.w	r3, r7, #28
 8000540:	4618      	mov	r0, r3
 8000542:	f000 f917 	bl	8000774 <bsp_wifi_send>

                    bsp_lcd_write(1, 0, "Gui Xong!");
 8000546:	4a1a      	ldr	r2, [pc, #104]	; (80005b0 <App_Loop+0x33c>)
 8000548:	2100      	movs	r1, #0
 800054a:	2001      	movs	r0, #1
 800054c:	f000 f892 	bl	8000674 <bsp_lcd_write>
 8000550:	e00c      	b.n	800056c <App_Loop+0x2f8>
                } else {
                    bsp_lcd_write(0, 0, "SAI THE!");
 8000552:	4a18      	ldr	r2, [pc, #96]	; (80005b4 <App_Loop+0x340>)
 8000554:	2100      	movs	r1, #0
 8000556:	2000      	movs	r0, #0
 8000558:	f000 f88c 	bl	8000674 <bsp_lcd_write>
                    bsp_lcd_write(1, 0, "Access Denied");
 800055c:	4a16      	ldr	r2, [pc, #88]	; (80005b8 <App_Loop+0x344>)
 800055e:	2100      	movs	r1, #0
 8000560:	2001      	movs	r0, #1
 8000562:	f000 f887 	bl	8000674 <bsp_lcd_write>
                    bsp_beep(1);
 8000566:	2001      	movs	r0, #1
 8000568:	f000 f8d5 	bl	8000716 <bsp_beep>
                }
            }
            HAL_Delay(1500);
 800056c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000570:	f001 f922 	bl	80017b8 <HAL_Delay>
            App_Show_Screen();
 8000574:	f7ff fdf2 	bl	800015c <App_Show_Screen>
        }
    }
}
 8000578:	374c      	adds	r7, #76	; 0x4c
 800057a:	46bd      	mov	sp, r7
 800057c:	bd90      	pop	{r4, r7, pc}
 800057e:	bf00      	nop
 8000580:	2000008c 	.word	0x2000008c
 8000584:	0800554c 	.word	0x0800554c
 8000588:	2000009c 	.word	0x2000009c
 800058c:	0800555c 	.word	0x0800555c
 8000590:	0800556c 	.word	0x0800556c
 8000594:	0800557c 	.word	0x0800557c
 8000598:	08005588 	.word	0x08005588
 800059c:	0800559c 	.word	0x0800559c
 80005a0:	080055ac 	.word	0x080055ac
 80005a4:	080055bc 	.word	0x080055bc
 80005a8:	080055c8 	.word	0x080055c8
 80005ac:	080055d4 	.word	0x080055d4
 80005b0:	080055e0 	.word	0x080055e0
 80005b4:	080055ec 	.word	0x080055ec
 80005b8:	080055f8 	.word	0x080055f8

080005bc <bsp_button_init>:
#include "bsp_button.h"

void bsp_button_init(void) { } // CubeMX init
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
 80005c0:	bf00      	nop
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bc80      	pop	{r7}
 80005c6:	4770      	bx	lr

080005c8 <bsp_button_get_state>:

uint8_t bsp_button_get_state(uint8_t btn_id) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	4603      	mov	r3, r0
 80005d0:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState state = GPIO_PIN_SET;
 80005d2:	2301      	movs	r3, #1
 80005d4:	73fb      	strb	r3, [r7, #15]
    if(btn_id == BTN_MODE_ID) {
 80005d6:	79fb      	ldrb	r3, [r7, #7]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d106      	bne.n	80005ea <bsp_button_get_state+0x22>
        state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0); // PA0
 80005dc:	2101      	movs	r1, #1
 80005de:	480c      	ldr	r0, [pc, #48]	; (8000610 <bsp_button_get_state+0x48>)
 80005e0:	f001 fc52 	bl	8001e88 <HAL_GPIO_ReadPin>
 80005e4:	4603      	mov	r3, r0
 80005e6:	73fb      	strb	r3, [r7, #15]
 80005e8:	e008      	b.n	80005fc <bsp_button_get_state+0x34>
    } else if (btn_id == BTN_RESET_ID) {
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	2b01      	cmp	r3, #1
 80005ee:	d105      	bne.n	80005fc <bsp_button_get_state+0x34>
        state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1); // PA1
 80005f0:	2102      	movs	r1, #2
 80005f2:	4807      	ldr	r0, [pc, #28]	; (8000610 <bsp_button_get_state+0x48>)
 80005f4:	f001 fc48 	bl	8001e88 <HAL_GPIO_ReadPin>
 80005f8:	4603      	mov	r3, r0
 80005fa:	73fb      	strb	r3, [r7, #15]
    }

    if(state == GPIO_PIN_RESET) return BUTTON_PRESSED;
 80005fc:	7bfb      	ldrb	r3, [r7, #15]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d101      	bne.n	8000606 <bsp_button_get_state+0x3e>
 8000602:	2301      	movs	r3, #1
 8000604:	e000      	b.n	8000608 <bsp_button_get_state+0x40>
    return BUTTON_RELEASED;
 8000606:	2300      	movs	r3, #0
}
 8000608:	4618      	mov	r0, r3
 800060a:	3710      	adds	r7, #16
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	40010800 	.word	0x40010800

08000614 <bsp_eeprom_write>:
#include "bsp_eeprom.h"

void bsp_eeprom_write(uint16_t addr, uint8_t* data, uint16_t len) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	6039      	str	r1, [r7, #0]
 800061e:	80fb      	strh	r3, [r7, #6]
 8000620:	4613      	mov	r3, r2
 8000622:	80bb      	strh	r3, [r7, #4]
    EEPROM_Write(addr, data, len);
 8000624:	88ba      	ldrh	r2, [r7, #4]
 8000626:	88fb      	ldrh	r3, [r7, #6]
 8000628:	6839      	ldr	r1, [r7, #0]
 800062a:	4618      	mov	r0, r3
 800062c:	f000 fc3a 	bl	8000ea4 <EEPROM_Write>
}
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}

08000638 <bsp_eeprom_read>:
void bsp_eeprom_read(uint16_t addr, uint8_t* data, uint16_t len) {
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	4603      	mov	r3, r0
 8000640:	6039      	str	r1, [r7, #0]
 8000642:	80fb      	strh	r3, [r7, #6]
 8000644:	4613      	mov	r3, r2
 8000646:	80bb      	strh	r3, [r7, #4]
    EEPROM_Read(addr, data, len);
 8000648:	88ba      	ldrh	r2, [r7, #4]
 800064a:	88fb      	ldrh	r3, [r7, #6]
 800064c:	6839      	ldr	r1, [r7, #0]
 800064e:	4618      	mov	r0, r3
 8000650:	f000 fc3d 	bl	8000ece <EEPROM_Read>
}
 8000654:	bf00      	nop
 8000656:	3708      	adds	r7, #8
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}

0800065c <bsp_lcd_init>:
#include "bsp_lcd.h"

void bsp_lcd_init(void) {
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
    LCD_Init();
 8000660:	f000 fd8a 	bl	8001178 <LCD_Init>
}
 8000664:	bf00      	nop
 8000666:	bd80      	pop	{r7, pc}

08000668 <bsp_lcd_clear>:
void bsp_lcd_clear(void) {
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
    LCD_Clear();
 800066c:	f000 fdd6 	bl	800121c <LCD_Clear>
}
 8000670:	bf00      	nop
 8000672:	bd80      	pop	{r7, pc}

08000674 <bsp_lcd_write>:
void bsp_lcd_write(uint8_t row, uint8_t col, char* str) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	603a      	str	r2, [r7, #0]
 800067e:	71fb      	strb	r3, [r7, #7]
 8000680:	460b      	mov	r3, r1
 8000682:	71bb      	strb	r3, [r7, #6]
    LCD_SetCursor(col, row); // Lưu ý thư viện gốc là (col, row)
 8000684:	79fa      	ldrb	r2, [r7, #7]
 8000686:	79bb      	ldrb	r3, [r7, #6]
 8000688:	4611      	mov	r1, r2
 800068a:	4618      	mov	r0, r3
 800068c:	f000 fdd1 	bl	8001232 <LCD_SetCursor>
    LCD_WriteString(str);
 8000690:	6838      	ldr	r0, [r7, #0]
 8000692:	f000 fdea 	bl	800126a <LCD_WriteString>
}
 8000696:	bf00      	nop
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}

0800069e <bsp_led_init>:
/* File: BSP/bsp_led.c */
#include "bsp_led.h"

void bsp_led_init(void) {
 800069e:	b480      	push	{r7}
 80006a0:	af00      	add	r7, sp, #0
    // CubeMX đã init PC13 rồi
}
 80006a2:	bf00      	nop
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bc80      	pop	{r7}
 80006a8:	4770      	bx	lr
	...

080006ac <bsp_led_on>:

void bsp_led_on(void) {
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_RESET); // LED sáng (Active Low)
 80006b0:	2200      	movs	r2, #0
 80006b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b6:	4802      	ldr	r0, [pc, #8]	; (80006c0 <bsp_led_on+0x14>)
 80006b8:	f001 fbfd 	bl	8001eb6 <HAL_GPIO_WritePin>
}
 80006bc:	bf00      	nop
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	40011000 	.word	0x40011000

080006c4 <bsp_led_off>:

void bsp_led_off(void) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_PORT, LED_PIN, GPIO_PIN_SET);   // LED tắt
 80006c8:	2201      	movs	r2, #1
 80006ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006ce:	4802      	ldr	r0, [pc, #8]	; (80006d8 <bsp_led_off+0x14>)
 80006d0:	f001 fbf1 	bl	8001eb6 <HAL_GPIO_WritePin>
}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40011000 	.word	0x40011000

080006dc <bsp_led_blink>:
void bsp_led_toggle(void) {
    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
}

// Hàm này thay thế cho còi: Nháy đèn n lần
void bsp_led_blink(int times) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
    for(int i=0; i<times; i++) {
 80006e4:	2300      	movs	r3, #0
 80006e6:	60fb      	str	r3, [r7, #12]
 80006e8:	e00c      	b.n	8000704 <bsp_led_blink+0x28>
        bsp_led_on();
 80006ea:	f7ff ffdf 	bl	80006ac <bsp_led_on>
        HAL_Delay(100);  // Sáng 100ms
 80006ee:	2064      	movs	r0, #100	; 0x64
 80006f0:	f001 f862 	bl	80017b8 <HAL_Delay>
        bsp_led_off();
 80006f4:	f7ff ffe6 	bl	80006c4 <bsp_led_off>
        HAL_Delay(100);  // Tắt 100ms
 80006f8:	2064      	movs	r0, #100	; 0x64
 80006fa:	f001 f85d 	bl	80017b8 <HAL_Delay>
    for(int i=0; i<times; i++) {
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	3301      	adds	r3, #1
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	68fa      	ldr	r2, [r7, #12]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	429a      	cmp	r2, r3
 800070a:	dbee      	blt.n	80006ea <bsp_led_blink+0xe>
    }
}
 800070c:	bf00      	nop
 800070e:	bf00      	nop
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <bsp_beep>:
// Hàm giả lập còi (gọi nháy đèn)
void bsp_beep(int times) {
 8000716:	b580      	push	{r7, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
    bsp_led_blink(times);
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f7ff ffdc 	bl	80006dc <bsp_led_blink>
}
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}

0800072c <bsp_rfid_init>:
#include "bsp_rfid.h"
#include "rfid.h"
#include "mid_rfid.h"
void bsp_rfid_init(void) {
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
    MFRC522_Init();
 8000730:	f000 ff86 	bl	8001640 <MFRC522_Init>
}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}

08000738 <bsp_rfid_check>:
uint8_t bsp_rfid_check(uint8_t* cardID) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
    if(MFRC522_Check(cardID) == MI_OK) return 1;
 8000740:	6878      	ldr	r0, [r7, #4]
 8000742:	f000 ffb7 	bl	80016b4 <MFRC522_Check>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d101      	bne.n	8000750 <bsp_rfid_check+0x18>
 800074c:	2301      	movs	r3, #1
 800074e:	e000      	b.n	8000752 <bsp_rfid_check+0x1a>
    return 0;
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}

0800075a <bsp_wifi_init>:
/* File: BSP/bsp_wifi.c */
#include "bsp_wifi.h"
#include "esp8266.h"   // <--- THÊM DÒNG NÀY (Để nó hiểu ESP_Init, ESP_Check_Alive là gì)
#include "mid_rfid.h"

void bsp_wifi_init(void) {
 800075a:	b580      	push	{r7, lr}
 800075c:	af00      	add	r7, sp, #0
    ESP_Init();
 800075e:	f000 fbdf 	bl	8000f20 <ESP_Init>
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}

08000766 <bsp_wifi_is_connected>:

uint8_t bsp_wifi_is_connected(void) {
 8000766:	b580      	push	{r7, lr}
 8000768:	af00      	add	r7, sp, #0
    // Nó báo lỗi ở đây là do ông chưa dán code vào esp8266.c đấy!
    return ESP_Check_Alive();
 800076a:	f000 fc53 	bl	8001014 <ESP_Check_Alive>
 800076e:	4603      	mov	r3, r0
}
 8000770:	4618      	mov	r0, r3
 8000772:	bd80      	pop	{r7, pc}

08000774 <bsp_wifi_send>:

void bsp_wifi_send(uint8_t* cardID) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
    MID_WiFi_Submit_Attendance(cardID);
 800077c:	6878      	ldr	r0, [r7, #4]
 800077e:	f004 f9eb 	bl	8004b58 <MID_WiFi_Submit_Attendance>
}
 8000782:	bf00      	nop
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}

0800078a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800078a:	b580      	push	{r7, lr}
 800078c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800078e:	f000 ffb1 	bl	80016f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000792:	f000 f80d 	bl	80007b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000796:	f000 f8df 	bl	8000958 <MX_GPIO_Init>
  MX_SPI1_Init();
 800079a:	f000 f87d 	bl	8000898 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800079e:	f000 f8b1 	bl	8000904 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80007a2:	f000 f84b 	bl	800083c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  App_Init();
 80007a6:	f7ff fd03 	bl	80001b0 <App_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  App_Loop();}
 80007aa:	f7ff fd63 	bl	8000274 <App_Loop>
 80007ae:	e7fc      	b.n	80007aa <main+0x20>

080007b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b090      	sub	sp, #64	; 0x40
 80007b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007b6:	f107 0318 	add.w	r3, r7, #24
 80007ba:	2228      	movs	r2, #40	; 0x28
 80007bc:	2100      	movs	r1, #0
 80007be:	4618      	mov	r0, r3
 80007c0:	f004 fa1a 	bl	8004bf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	605a      	str	r2, [r3, #4]
 80007cc:	609a      	str	r2, [r3, #8]
 80007ce:	60da      	str	r2, [r3, #12]
 80007d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007d2:	2301      	movs	r3, #1
 80007d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007e0:	2301      	movs	r3, #1
 80007e2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e4:	2302      	movs	r3, #2
 80007e6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007ee:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80007f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f4:	f107 0318 	add.w	r3, r7, #24
 80007f8:	4618      	mov	r0, r3
 80007fa:	f002 fbdb 	bl	8002fb4 <HAL_RCC_OscConfig>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000804:	f000 f938 	bl	8000a78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000808:	230f      	movs	r3, #15
 800080a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800080c:	2302      	movs	r3, #2
 800080e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000810:	2300      	movs	r3, #0
 8000812:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000814:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000818:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081a:	2300      	movs	r3, #0
 800081c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	2102      	movs	r1, #2
 8000822:	4618      	mov	r0, r3
 8000824:	f002 fe46 	bl	80034b4 <HAL_RCC_ClockConfig>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800082e:	f000 f923 	bl	8000a78 <Error_Handler>
  }
}
 8000832:	bf00      	nop
 8000834:	3740      	adds	r7, #64	; 0x40
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000840:	4b12      	ldr	r3, [pc, #72]	; (800088c <MX_I2C1_Init+0x50>)
 8000842:	4a13      	ldr	r2, [pc, #76]	; (8000890 <MX_I2C1_Init+0x54>)
 8000844:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000846:	4b11      	ldr	r3, [pc, #68]	; (800088c <MX_I2C1_Init+0x50>)
 8000848:	4a12      	ldr	r2, [pc, #72]	; (8000894 <MX_I2C1_Init+0x58>)
 800084a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <MX_I2C1_Init+0x50>)
 800084e:	2200      	movs	r2, #0
 8000850:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000852:	4b0e      	ldr	r3, [pc, #56]	; (800088c <MX_I2C1_Init+0x50>)
 8000854:	2200      	movs	r2, #0
 8000856:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <MX_I2C1_Init+0x50>)
 800085a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800085e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000860:	4b0a      	ldr	r3, [pc, #40]	; (800088c <MX_I2C1_Init+0x50>)
 8000862:	2200      	movs	r2, #0
 8000864:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000866:	4b09      	ldr	r3, [pc, #36]	; (800088c <MX_I2C1_Init+0x50>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800086c:	4b07      	ldr	r3, [pc, #28]	; (800088c <MX_I2C1_Init+0x50>)
 800086e:	2200      	movs	r2, #0
 8000870:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000872:	4b06      	ldr	r3, [pc, #24]	; (800088c <MX_I2C1_Init+0x50>)
 8000874:	2200      	movs	r2, #0
 8000876:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000878:	4804      	ldr	r0, [pc, #16]	; (800088c <MX_I2C1_Init+0x50>)
 800087a:	f001 fb35 	bl	8001ee8 <HAL_I2C_Init>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000884:	f000 f8f8 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}
 800088c:	200000b8 	.word	0x200000b8
 8000890:	40005400 	.word	0x40005400
 8000894:	000186a0 	.word	0x000186a0

08000898 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800089c:	4b17      	ldr	r3, [pc, #92]	; (80008fc <MX_SPI1_Init+0x64>)
 800089e:	4a18      	ldr	r2, [pc, #96]	; (8000900 <MX_SPI1_Init+0x68>)
 80008a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008a2:	4b16      	ldr	r3, [pc, #88]	; (80008fc <MX_SPI1_Init+0x64>)
 80008a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008aa:	4b14      	ldr	r3, [pc, #80]	; (80008fc <MX_SPI1_Init+0x64>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008b0:	4b12      	ldr	r3, [pc, #72]	; (80008fc <MX_SPI1_Init+0x64>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008b6:	4b11      	ldr	r3, [pc, #68]	; (80008fc <MX_SPI1_Init+0x64>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008bc:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <MX_SPI1_Init+0x64>)
 80008be:	2200      	movs	r2, #0
 80008c0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <MX_SPI1_Init+0x64>)
 80008c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008c8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80008ca:	4b0c      	ldr	r3, [pc, #48]	; (80008fc <MX_SPI1_Init+0x64>)
 80008cc:	2218      	movs	r2, #24
 80008ce:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008d0:	4b0a      	ldr	r3, [pc, #40]	; (80008fc <MX_SPI1_Init+0x64>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008d6:	4b09      	ldr	r3, [pc, #36]	; (80008fc <MX_SPI1_Init+0x64>)
 80008d8:	2200      	movs	r2, #0
 80008da:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008dc:	4b07      	ldr	r3, [pc, #28]	; (80008fc <MX_SPI1_Init+0x64>)
 80008de:	2200      	movs	r2, #0
 80008e0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008e2:	4b06      	ldr	r3, [pc, #24]	; (80008fc <MX_SPI1_Init+0x64>)
 80008e4:	220a      	movs	r2, #10
 80008e6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008e8:	4804      	ldr	r0, [pc, #16]	; (80008fc <MX_SPI1_Init+0x64>)
 80008ea:	f002 ff71 	bl	80037d0 <HAL_SPI_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008f4:	f000 f8c0 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008f8:	bf00      	nop
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	2000010c 	.word	0x2000010c
 8000900:	40013000 	.word	0x40013000

08000904 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000908:	4b11      	ldr	r3, [pc, #68]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800090a:	4a12      	ldr	r2, [pc, #72]	; (8000954 <MX_USART2_UART_Init+0x50>)
 800090c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800090e:	4b10      	ldr	r3, [pc, #64]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000910:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000914:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000916:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000928:	4b09      	ldr	r3, [pc, #36]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800092a:	220c      	movs	r2, #12
 800092c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092e:	4b08      	ldr	r3, [pc, #32]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800093a:	4805      	ldr	r0, [pc, #20]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800093c:	f003 fa2f 	bl	8003d9e <HAL_UART_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000946:	f000 f897 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	20000164 	.word	0x20000164
 8000954:	40004400 	.word	0x40004400

08000958 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b088      	sub	sp, #32
 800095c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095e:	f107 0310 	add.w	r3, r7, #16
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800096c:	4b3e      	ldr	r3, [pc, #248]	; (8000a68 <MX_GPIO_Init+0x110>)
 800096e:	699b      	ldr	r3, [r3, #24]
 8000970:	4a3d      	ldr	r2, [pc, #244]	; (8000a68 <MX_GPIO_Init+0x110>)
 8000972:	f043 0310 	orr.w	r3, r3, #16
 8000976:	6193      	str	r3, [r2, #24]
 8000978:	4b3b      	ldr	r3, [pc, #236]	; (8000a68 <MX_GPIO_Init+0x110>)
 800097a:	699b      	ldr	r3, [r3, #24]
 800097c:	f003 0310 	and.w	r3, r3, #16
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000984:	4b38      	ldr	r3, [pc, #224]	; (8000a68 <MX_GPIO_Init+0x110>)
 8000986:	699b      	ldr	r3, [r3, #24]
 8000988:	4a37      	ldr	r2, [pc, #220]	; (8000a68 <MX_GPIO_Init+0x110>)
 800098a:	f043 0320 	orr.w	r3, r3, #32
 800098e:	6193      	str	r3, [r2, #24]
 8000990:	4b35      	ldr	r3, [pc, #212]	; (8000a68 <MX_GPIO_Init+0x110>)
 8000992:	699b      	ldr	r3, [r3, #24]
 8000994:	f003 0320 	and.w	r3, r3, #32
 8000998:	60bb      	str	r3, [r7, #8]
 800099a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800099c:	4b32      	ldr	r3, [pc, #200]	; (8000a68 <MX_GPIO_Init+0x110>)
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	4a31      	ldr	r2, [pc, #196]	; (8000a68 <MX_GPIO_Init+0x110>)
 80009a2:	f043 0304 	orr.w	r3, r3, #4
 80009a6:	6193      	str	r3, [r2, #24]
 80009a8:	4b2f      	ldr	r3, [pc, #188]	; (8000a68 <MX_GPIO_Init+0x110>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	f003 0304 	and.w	r3, r3, #4
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b4:	4b2c      	ldr	r3, [pc, #176]	; (8000a68 <MX_GPIO_Init+0x110>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	4a2b      	ldr	r2, [pc, #172]	; (8000a68 <MX_GPIO_Init+0x110>)
 80009ba:	f043 0308 	orr.w	r3, r3, #8
 80009be:	6193      	str	r3, [r2, #24]
 80009c0:	4b29      	ldr	r3, [pc, #164]	; (8000a68 <MX_GPIO_Init+0x110>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	f003 0308 	and.w	r3, r3, #8
 80009c8:	603b      	str	r3, [r7, #0]
 80009ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 80009cc:	2200      	movs	r2, #0
 80009ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009d2:	4826      	ldr	r0, [pc, #152]	; (8000a6c <MX_GPIO_Init+0x114>)
 80009d4:	f001 fa6f 	bl	8001eb6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RFID_CS_GPIO_Port, RFID_CS_Pin, GPIO_PIN_RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	2110      	movs	r1, #16
 80009dc:	4824      	ldr	r0, [pc, #144]	; (8000a70 <MX_GPIO_Init+0x118>)
 80009de:	f001 fa6a 	bl	8001eb6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RFID_RST_Pin|LCD_RS_Pin|LCD_EN_Pin|LCD_D4_Pin
 80009e2:	2200      	movs	r2, #0
 80009e4:	f24f 4103 	movw	r1, #62467	; 0xf403
 80009e8:	4822      	ldr	r0, [pc, #136]	; (8000a74 <MX_GPIO_Init+0x11c>)
 80009ea:	f001 fa64 	bl	8001eb6 <HAL_GPIO_WritePin>
                          |LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_BUILTIN_Pin */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin;
 80009ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f4:	2301      	movs	r3, #1
 80009f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fc:	2302      	movs	r3, #2
 80009fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BUILTIN_GPIO_Port, &GPIO_InitStruct);
 8000a00:	f107 0310 	add.w	r3, r7, #16
 8000a04:	4619      	mov	r1, r3
 8000a06:	4819      	ldr	r0, [pc, #100]	; (8000a6c <MX_GPIO_Init+0x114>)
 8000a08:	f001 f8ba 	bl	8001b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_MODE_Pin BTN_SEND_Pin */
  GPIO_InitStruct.Pin = BTN_MODE_Pin|BTN_SEND_Pin;
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a10:	2300      	movs	r3, #0
 8000a12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a14:	2301      	movs	r3, #1
 8000a16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a18:	f107 0310 	add.w	r3, r7, #16
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4814      	ldr	r0, [pc, #80]	; (8000a70 <MX_GPIO_Init+0x118>)
 8000a20:	f001 f8ae 	bl	8001b80 <HAL_GPIO_Init>

  /*Configure GPIO pin : RFID_CS_Pin */
  GPIO_InitStruct.Pin = RFID_CS_Pin;
 8000a24:	2310      	movs	r3, #16
 8000a26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2302      	movs	r3, #2
 8000a32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RFID_CS_GPIO_Port, &GPIO_InitStruct);
 8000a34:	f107 0310 	add.w	r3, r7, #16
 8000a38:	4619      	mov	r1, r3
 8000a3a:	480d      	ldr	r0, [pc, #52]	; (8000a70 <MX_GPIO_Init+0x118>)
 8000a3c:	f001 f8a0 	bl	8001b80 <HAL_GPIO_Init>

  /*Configure GPIO pins : RFID_RST_Pin LCD_RS_Pin LCD_EN_Pin LCD_D4_Pin
                           LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = RFID_RST_Pin|LCD_RS_Pin|LCD_EN_Pin|LCD_D4_Pin
 8000a40:	f24f 4303 	movw	r3, #62467	; 0xf403
 8000a44:	613b      	str	r3, [r7, #16]
                          |LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a46:	2301      	movs	r3, #1
 8000a48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2302      	movs	r3, #2
 8000a50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a52:	f107 0310 	add.w	r3, r7, #16
 8000a56:	4619      	mov	r1, r3
 8000a58:	4806      	ldr	r0, [pc, #24]	; (8000a74 <MX_GPIO_Init+0x11c>)
 8000a5a:	f001 f891 	bl	8001b80 <HAL_GPIO_Init>

}
 8000a5e:	bf00      	nop
 8000a60:	3720      	adds	r7, #32
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	40011000 	.word	0x40011000
 8000a70:	40010800 	.word	0x40010800
 8000a74:	40010c00 	.word	0x40010c00

08000a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7c:	b672      	cpsid	i
}
 8000a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a80:	e7fe      	b.n	8000a80 <Error_Handler+0x8>
	...

08000a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a8a:	4b15      	ldr	r3, [pc, #84]	; (8000ae0 <HAL_MspInit+0x5c>)
 8000a8c:	699b      	ldr	r3, [r3, #24]
 8000a8e:	4a14      	ldr	r2, [pc, #80]	; (8000ae0 <HAL_MspInit+0x5c>)
 8000a90:	f043 0301 	orr.w	r3, r3, #1
 8000a94:	6193      	str	r3, [r2, #24]
 8000a96:	4b12      	ldr	r3, [pc, #72]	; (8000ae0 <HAL_MspInit+0x5c>)
 8000a98:	699b      	ldr	r3, [r3, #24]
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	60bb      	str	r3, [r7, #8]
 8000aa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa2:	4b0f      	ldr	r3, [pc, #60]	; (8000ae0 <HAL_MspInit+0x5c>)
 8000aa4:	69db      	ldr	r3, [r3, #28]
 8000aa6:	4a0e      	ldr	r2, [pc, #56]	; (8000ae0 <HAL_MspInit+0x5c>)
 8000aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aac:	61d3      	str	r3, [r2, #28]
 8000aae:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <HAL_MspInit+0x5c>)
 8000ab0:	69db      	ldr	r3, [r3, #28]
 8000ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab6:	607b      	str	r3, [r7, #4]
 8000ab8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000aba:	4b0a      	ldr	r3, [pc, #40]	; (8000ae4 <HAL_MspInit+0x60>)
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ace:	60fb      	str	r3, [r7, #12]
 8000ad0:	4a04      	ldr	r2, [pc, #16]	; (8000ae4 <HAL_MspInit+0x60>)
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	3714      	adds	r7, #20
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bc80      	pop	{r7}
 8000ade:	4770      	bx	lr
 8000ae0:	40021000 	.word	0x40021000
 8000ae4:	40010000 	.word	0x40010000

08000ae8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b088      	sub	sp, #32
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af0:	f107 0310 	add.w	r3, r7, #16
 8000af4:	2200      	movs	r2, #0
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	605a      	str	r2, [r3, #4]
 8000afa:	609a      	str	r2, [r3, #8]
 8000afc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a15      	ldr	r2, [pc, #84]	; (8000b58 <HAL_I2C_MspInit+0x70>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d123      	bne.n	8000b50 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b08:	4b14      	ldr	r3, [pc, #80]	; (8000b5c <HAL_I2C_MspInit+0x74>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	4a13      	ldr	r2, [pc, #76]	; (8000b5c <HAL_I2C_MspInit+0x74>)
 8000b0e:	f043 0308 	orr.w	r3, r3, #8
 8000b12:	6193      	str	r3, [r2, #24]
 8000b14:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <HAL_I2C_MspInit+0x74>)
 8000b16:	699b      	ldr	r3, [r3, #24]
 8000b18:	f003 0308 	and.w	r3, r3, #8
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b20:	23c0      	movs	r3, #192	; 0xc0
 8000b22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b24:	2312      	movs	r3, #18
 8000b26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b28:	2303      	movs	r3, #3
 8000b2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b2c:	f107 0310 	add.w	r3, r7, #16
 8000b30:	4619      	mov	r1, r3
 8000b32:	480b      	ldr	r0, [pc, #44]	; (8000b60 <HAL_I2C_MspInit+0x78>)
 8000b34:	f001 f824 	bl	8001b80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b38:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <HAL_I2C_MspInit+0x74>)
 8000b3a:	69db      	ldr	r3, [r3, #28]
 8000b3c:	4a07      	ldr	r2, [pc, #28]	; (8000b5c <HAL_I2C_MspInit+0x74>)
 8000b3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b42:	61d3      	str	r3, [r2, #28]
 8000b44:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <HAL_I2C_MspInit+0x74>)
 8000b46:	69db      	ldr	r3, [r3, #28]
 8000b48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b4c:	60bb      	str	r3, [r7, #8]
 8000b4e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b50:	bf00      	nop
 8000b52:	3720      	adds	r7, #32
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40005400 	.word	0x40005400
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	40010c00 	.word	0x40010c00

08000b64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b088      	sub	sp, #32
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	f107 0310 	add.w	r3, r7, #16
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a1b      	ldr	r2, [pc, #108]	; (8000bec <HAL_SPI_MspInit+0x88>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d12f      	bne.n	8000be4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b84:	4b1a      	ldr	r3, [pc, #104]	; (8000bf0 <HAL_SPI_MspInit+0x8c>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	4a19      	ldr	r2, [pc, #100]	; (8000bf0 <HAL_SPI_MspInit+0x8c>)
 8000b8a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b8e:	6193      	str	r3, [r2, #24]
 8000b90:	4b17      	ldr	r3, [pc, #92]	; (8000bf0 <HAL_SPI_MspInit+0x8c>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	4b14      	ldr	r3, [pc, #80]	; (8000bf0 <HAL_SPI_MspInit+0x8c>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	4a13      	ldr	r2, [pc, #76]	; (8000bf0 <HAL_SPI_MspInit+0x8c>)
 8000ba2:	f043 0304 	orr.w	r3, r3, #4
 8000ba6:	6193      	str	r3, [r2, #24]
 8000ba8:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <HAL_SPI_MspInit+0x8c>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	60bb      	str	r3, [r7, #8]
 8000bb2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000bb4:	23a0      	movs	r3, #160	; 0xa0
 8000bb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc0:	f107 0310 	add.w	r3, r7, #16
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	480b      	ldr	r0, [pc, #44]	; (8000bf4 <HAL_SPI_MspInit+0x90>)
 8000bc8:	f000 ffda 	bl	8001b80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000bcc:	2340      	movs	r3, #64	; 0x40
 8000bce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd8:	f107 0310 	add.w	r3, r7, #16
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4805      	ldr	r0, [pc, #20]	; (8000bf4 <HAL_SPI_MspInit+0x90>)
 8000be0:	f000 ffce 	bl	8001b80 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000be4:	bf00      	nop
 8000be6:	3720      	adds	r7, #32
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	40013000 	.word	0x40013000
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	40010800 	.word	0x40010800

08000bf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b088      	sub	sp, #32
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	f107 0310 	add.w	r3, r7, #16
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a1f      	ldr	r2, [pc, #124]	; (8000c90 <HAL_UART_MspInit+0x98>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d137      	bne.n	8000c88 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c18:	4b1e      	ldr	r3, [pc, #120]	; (8000c94 <HAL_UART_MspInit+0x9c>)
 8000c1a:	69db      	ldr	r3, [r3, #28]
 8000c1c:	4a1d      	ldr	r2, [pc, #116]	; (8000c94 <HAL_UART_MspInit+0x9c>)
 8000c1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c22:	61d3      	str	r3, [r2, #28]
 8000c24:	4b1b      	ldr	r3, [pc, #108]	; (8000c94 <HAL_UART_MspInit+0x9c>)
 8000c26:	69db      	ldr	r3, [r3, #28]
 8000c28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2c:	60fb      	str	r3, [r7, #12]
 8000c2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c30:	4b18      	ldr	r3, [pc, #96]	; (8000c94 <HAL_UART_MspInit+0x9c>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	4a17      	ldr	r2, [pc, #92]	; (8000c94 <HAL_UART_MspInit+0x9c>)
 8000c36:	f043 0304 	orr.w	r3, r3, #4
 8000c3a:	6193      	str	r3, [r2, #24]
 8000c3c:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <HAL_UART_MspInit+0x9c>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	f003 0304 	and.w	r3, r3, #4
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c48:	2304      	movs	r3, #4
 8000c4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c50:	2303      	movs	r3, #3
 8000c52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c54:	f107 0310 	add.w	r3, r7, #16
 8000c58:	4619      	mov	r1, r3
 8000c5a:	480f      	ldr	r0, [pc, #60]	; (8000c98 <HAL_UART_MspInit+0xa0>)
 8000c5c:	f000 ff90 	bl	8001b80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c60:	2308      	movs	r3, #8
 8000c62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6c:	f107 0310 	add.w	r3, r7, #16
 8000c70:	4619      	mov	r1, r3
 8000c72:	4809      	ldr	r0, [pc, #36]	; (8000c98 <HAL_UART_MspInit+0xa0>)
 8000c74:	f000 ff84 	bl	8001b80 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	2026      	movs	r0, #38	; 0x26
 8000c7e:	f000 fe96 	bl	80019ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c82:	2026      	movs	r0, #38	; 0x26
 8000c84:	f000 feaf 	bl	80019e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c88:	bf00      	nop
 8000c8a:	3720      	adds	r7, #32
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40004400 	.word	0x40004400
 8000c94:	40021000 	.word	0x40021000
 8000c98:	40010800 	.word	0x40010800

08000c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ca0:	e7fe      	b.n	8000ca0 <NMI_Handler+0x4>

08000ca2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca6:	e7fe      	b.n	8000ca6 <HardFault_Handler+0x4>

08000ca8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cac:	e7fe      	b.n	8000cac <MemManage_Handler+0x4>

08000cae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <BusFault_Handler+0x4>

08000cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cb8:	e7fe      	b.n	8000cb8 <UsageFault_Handler+0x4>

08000cba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cbe:	bf00      	nop
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bc80      	pop	{r7}
 8000cc4:	4770      	bx	lr

08000cc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cca:	bf00      	nop
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr

08000cd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bc80      	pop	{r7}
 8000cdc:	4770      	bx	lr

08000cde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ce2:	f000 fd4d 	bl	8001780 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
	...

08000cec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cf0:	4802      	ldr	r0, [pc, #8]	; (8000cfc <USART2_IRQHandler+0x10>)
 8000cf2:	f003 f9c7 	bl	8004084 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	20000164 	.word	0x20000164

08000d00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d08:	4a14      	ldr	r2, [pc, #80]	; (8000d5c <_sbrk+0x5c>)
 8000d0a:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <_sbrk+0x60>)
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d14:	4b13      	ldr	r3, [pc, #76]	; (8000d64 <_sbrk+0x64>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d102      	bne.n	8000d22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d1c:	4b11      	ldr	r3, [pc, #68]	; (8000d64 <_sbrk+0x64>)
 8000d1e:	4a12      	ldr	r2, [pc, #72]	; (8000d68 <_sbrk+0x68>)
 8000d20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d22:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <_sbrk+0x64>)
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d207      	bcs.n	8000d40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d30:	f003 ff38 	bl	8004ba4 <__errno>
 8000d34:	4603      	mov	r3, r0
 8000d36:	220c      	movs	r2, #12
 8000d38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3e:	e009      	b.n	8000d54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d40:	4b08      	ldr	r3, [pc, #32]	; (8000d64 <_sbrk+0x64>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d46:	4b07      	ldr	r3, [pc, #28]	; (8000d64 <_sbrk+0x64>)
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	4a05      	ldr	r2, [pc, #20]	; (8000d64 <_sbrk+0x64>)
 8000d50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d52:	68fb      	ldr	r3, [r7, #12]
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3718      	adds	r7, #24
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20005000 	.word	0x20005000
 8000d60:	00000400 	.word	0x00000400
 8000d64:	20000090 	.word	0x20000090
 8000d68:	200001c0 	.word	0x200001c0

08000d6c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bc80      	pop	{r7}
 8000d76:	4770      	bx	lr

08000d78 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d78:	f7ff fff8 	bl	8000d6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d7c:	480b      	ldr	r0, [pc, #44]	; (8000dac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000d7e:	490c      	ldr	r1, [pc, #48]	; (8000db0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000d80:	4a0c      	ldr	r2, [pc, #48]	; (8000db4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000d82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d84:	e002      	b.n	8000d8c <LoopCopyDataInit>

08000d86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d8a:	3304      	adds	r3, #4

08000d8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d90:	d3f9      	bcc.n	8000d86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d92:	4a09      	ldr	r2, [pc, #36]	; (8000db8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000d94:	4c09      	ldr	r4, [pc, #36]	; (8000dbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d98:	e001      	b.n	8000d9e <LoopFillZerobss>

08000d9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d9c:	3204      	adds	r2, #4

08000d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000da0:	d3fb      	bcc.n	8000d9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000da2:	f003 ff05 	bl	8004bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000da6:	f7ff fcf0 	bl	800078a <main>
  bx lr
 8000daa:	4770      	bx	lr
  ldr r0, =_sdata
 8000dac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000db0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000db4:	08005790 	.word	0x08005790
  ldr r2, =_sbss
 8000db8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000dbc:	200001c0 	.word	0x200001c0

08000dc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dc0:	e7fe      	b.n	8000dc0 <ADC1_2_IRQHandler>

08000dc2 <MCU_GPIO_Write>:
/* File: Driver/Component/gpio.c */
#include "main.h"
#include "gpio.h"

// Hàm Ghi
void MCU_GPIO_Write(GPIO_TypeDef* Port, uint16_t Pin, uint8_t State) {
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	b082      	sub	sp, #8
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
 8000dca:	460b      	mov	r3, r1
 8000dcc:	807b      	strh	r3, [r7, #2]
 8000dce:	4613      	mov	r3, r2
 8000dd0:	707b      	strb	r3, [r7, #1]
    if (State == 0) HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);
 8000dd2:	787b      	ldrb	r3, [r7, #1]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d106      	bne.n	8000de6 <MCU_GPIO_Write+0x24>
 8000dd8:	887b      	ldrh	r3, [r7, #2]
 8000dda:	2200      	movs	r2, #0
 8000ddc:	4619      	mov	r1, r3
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f001 f869 	bl	8001eb6 <HAL_GPIO_WritePin>
    else            HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_SET);
}
 8000de4:	e005      	b.n	8000df2 <MCU_GPIO_Write+0x30>
    else            HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_SET);
 8000de6:	887b      	ldrh	r3, [r7, #2]
 8000de8:	2201      	movs	r2, #1
 8000dea:	4619      	mov	r1, r3
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f001 f862 	bl	8001eb6 <HAL_GPIO_WritePin>
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <MCU_I2C_Mem_Write>:
#include "i2c.h"    // (Hoặc mcu_i2c.h tùy tên ông đặt)

// Sau khi include main.h thì mới khai báo biến này được
extern I2C_HandleTypeDef hi2c1;

void MCU_I2C_Mem_Write(uint16_t DevAddress, uint16_t MemAddress, uint8_t *pData, uint16_t Size) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af04      	add	r7, sp, #16
 8000e02:	60ba      	str	r2, [r7, #8]
 8000e04:	461a      	mov	r2, r3
 8000e06:	4603      	mov	r3, r0
 8000e08:	81fb      	strh	r3, [r7, #14]
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	81bb      	strh	r3, [r7, #12]
 8000e0e:	4613      	mov	r3, r2
 8000e10:	80fb      	strh	r3, [r7, #6]
    // Với EEPROM 24C256, địa chỉ bộ nhớ là 16-bit (I2C_MEMADD_SIZE_16BIT)
    HAL_I2C_Mem_Write(&hi2c1, DevAddress, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, Size, 1000);
 8000e12:	89ba      	ldrh	r2, [r7, #12]
 8000e14:	89f9      	ldrh	r1, [r7, #14]
 8000e16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e1a:	9302      	str	r3, [sp, #8]
 8000e1c:	88fb      	ldrh	r3, [r7, #6]
 8000e1e:	9301      	str	r3, [sp, #4]
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	9300      	str	r3, [sp, #0]
 8000e24:	2310      	movs	r3, #16
 8000e26:	4803      	ldr	r0, [pc, #12]	; (8000e34 <MCU_I2C_Mem_Write+0x38>)
 8000e28:	f001 f9a2 	bl	8002170 <HAL_I2C_Mem_Write>
}
 8000e2c:	bf00      	nop
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	200000b8 	.word	0x200000b8

08000e38 <MCU_I2C_Mem_Read>:

void MCU_I2C_Mem_Read(uint16_t DevAddress, uint16_t MemAddress, uint8_t *pData, uint16_t Size) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b088      	sub	sp, #32
 8000e3c:	af04      	add	r7, sp, #16
 8000e3e:	60ba      	str	r2, [r7, #8]
 8000e40:	461a      	mov	r2, r3
 8000e42:	4603      	mov	r3, r0
 8000e44:	81fb      	strh	r3, [r7, #14]
 8000e46:	460b      	mov	r3, r1
 8000e48:	81bb      	strh	r3, [r7, #12]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	80fb      	strh	r3, [r7, #6]
    HAL_I2C_Mem_Read(&hi2c1, DevAddress, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, Size, 1000);
 8000e4e:	89ba      	ldrh	r2, [r7, #12]
 8000e50:	89f9      	ldrh	r1, [r7, #14]
 8000e52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e56:	9302      	str	r3, [sp, #8]
 8000e58:	88fb      	ldrh	r3, [r7, #6]
 8000e5a:	9301      	str	r3, [sp, #4]
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	2310      	movs	r3, #16
 8000e62:	4803      	ldr	r0, [pc, #12]	; (8000e70 <MCU_I2C_Mem_Read+0x38>)
 8000e64:	f001 fa7e 	bl	8002364 <HAL_I2C_Mem_Read>
}
 8000e68:	bf00      	nop
 8000e6a:	3710      	adds	r7, #16
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	200000b8 	.word	0x200000b8

08000e74 <MCU_SPI_Transfer>:
#include "spi.h"

// Lấy biến hspi1 từ main.c sang (do CubeMX tự tạo)
extern SPI_HandleTypeDef hspi1;

uint8_t MCU_SPI_Transfer(uint8_t data) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af02      	add	r7, sp, #8
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	73fb      	strb	r3, [r7, #15]
    // Gửi data đi và nhận rx_data về, chờ tối đa 100ms
    HAL_SPI_TransmitReceive(&hspi1, &data, &rx_data, 1, 100);
 8000e82:	f107 020f 	add.w	r2, r7, #15
 8000e86:	1df9      	adds	r1, r7, #7
 8000e88:	2364      	movs	r3, #100	; 0x64
 8000e8a:	9300      	str	r3, [sp, #0]
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	4804      	ldr	r0, [pc, #16]	; (8000ea0 <MCU_SPI_Transfer+0x2c>)
 8000e90:	f002 fd22 	bl	80038d8 <HAL_SPI_TransmitReceive>
    return rx_data;
 8000e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3710      	adds	r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	2000010c 	.word	0x2000010c

08000ea4 <EEPROM_Write>:
#include "i2c.h" // Nhớ trỏ đúng Component

// Địa chỉ I2C của EEPROM (Đã define trong defines.h là 0xA0)
// Nếu chưa có thì thêm #define EEPROM_ADDR 0xA0 vào defines.h

void EEPROM_Write(uint16_t address, uint8_t *data, uint16_t len) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	6039      	str	r1, [r7, #0]
 8000eae:	80fb      	strh	r3, [r7, #6]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	80bb      	strh	r3, [r7, #4]
    // Ghi từng byte hoặc ghi theo Page (nhưng để an toàn cho newbie, ta ghi từng gói nhỏ)
    // Gọi hàm Wrapper I2C
    MCU_I2C_Mem_Write(EEPROM_ADDR, address, data, len);
 8000eb4:	88bb      	ldrh	r3, [r7, #4]
 8000eb6:	88f9      	ldrh	r1, [r7, #6]
 8000eb8:	683a      	ldr	r2, [r7, #0]
 8000eba:	20a0      	movs	r0, #160	; 0xa0
 8000ebc:	f7ff ff9e 	bl	8000dfc <MCU_I2C_Mem_Write>

    // BẮT BUỘC: EEPROM cần khoảng 5ms để hoàn tất quy trình ghi vật lý
    HAL_Delay(5);
 8000ec0:	2005      	movs	r0, #5
 8000ec2:	f000 fc79 	bl	80017b8 <HAL_Delay>
}
 8000ec6:	bf00      	nop
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <EEPROM_Read>:

void EEPROM_Read(uint16_t address, uint8_t *data, uint16_t len) {
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	6039      	str	r1, [r7, #0]
 8000ed8:	80fb      	strh	r3, [r7, #6]
 8000eda:	4613      	mov	r3, r2
 8000edc:	80bb      	strh	r3, [r7, #4]
    MCU_I2C_Mem_Read(EEPROM_ADDR, address, data, len);
 8000ede:	88bb      	ldrh	r3, [r7, #4]
 8000ee0:	88f9      	ldrh	r1, [r7, #6]
 8000ee2:	683a      	ldr	r2, [r7, #0]
 8000ee4:	20a0      	movs	r0, #160	; 0xa0
 8000ee6:	f7ff ffa7 	bl	8000e38 <MCU_I2C_Mem_Read>
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
	...

08000ef4 <ESP_Send_AT>:
// --- CẤU HÌNH UART ---
// Đảm bảo huart2 đúng với chân cắm trên mạch (PA2/PA3)
extern UART_HandleTypeDef huart2;

// 1. HÀM GỬI LỆNH AT
void ESP_Send_AT(char *cmd) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), 1000);
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f7ff f925 	bl	800014c <strlen>
 8000f02:	4603      	mov	r3, r0
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f0a:	6879      	ldr	r1, [r7, #4]
 8000f0c:	4803      	ldr	r0, [pc, #12]	; (8000f1c <ESP_Send_AT+0x28>)
 8000f0e:	f002 ff96 	bl	8003e3e <HAL_UART_Transmit>
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20000164 	.word	0x20000164

08000f20 <ESP_Init>:

// 2. HÀM KHỞI TẠO WIFI
void ESP_Init(void) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b09a      	sub	sp, #104	; 0x68
 8000f24:	af00      	add	r7, sp, #0
    char cmd_buffer[100];

    // Reset module
    ESP_Send_AT("AT+RST\r\n");
 8000f26:	4810      	ldr	r0, [pc, #64]	; (8000f68 <ESP_Init+0x48>)
 8000f28:	f7ff ffe4 	bl	8000ef4 <ESP_Send_AT>
    HAL_Delay(2000);
 8000f2c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f30:	f000 fc42 	bl	80017b8 <HAL_Delay>

    // Chế độ Station
    ESP_Send_AT("AT+CWMODE=1\r\n");
 8000f34:	480d      	ldr	r0, [pc, #52]	; (8000f6c <ESP_Init+0x4c>)
 8000f36:	f7ff ffdd 	bl	8000ef4 <ESP_Send_AT>
    HAL_Delay(1000);
 8000f3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f3e:	f000 fc3b 	bl	80017b8 <HAL_Delay>

    // Kết nối WiFi
    sprintf(cmd_buffer, "AT+CWJAP=\"%s\",\"%s\"\r\n", WIFI_SSID, WIFI_PASS);
 8000f42:	1d38      	adds	r0, r7, #4
 8000f44:	4b0a      	ldr	r3, [pc, #40]	; (8000f70 <ESP_Init+0x50>)
 8000f46:	4a0b      	ldr	r2, [pc, #44]	; (8000f74 <ESP_Init+0x54>)
 8000f48:	490b      	ldr	r1, [pc, #44]	; (8000f78 <ESP_Init+0x58>)
 8000f4a:	f003 fe5d 	bl	8004c08 <siprintf>
    ESP_Send_AT(cmd_buffer);
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff ffcf 	bl	8000ef4 <ESP_Send_AT>

    // Đợi kết nối (5s)
    HAL_Delay(5000);
 8000f56:	f241 3088 	movw	r0, #5000	; 0x1388
 8000f5a:	f000 fc2d 	bl	80017b8 <HAL_Delay>
}
 8000f5e:	bf00      	nop
 8000f60:	3768      	adds	r7, #104	; 0x68
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	08005608 	.word	0x08005608
 8000f6c:	08005614 	.word	0x08005614
 8000f70:	08005624 	.word	0x08005624
 8000f74:	08005630 	.word	0x08005630
 8000f78:	0800563c 	.word	0x0800563c

08000f7c <ESP_Send_Data_To_Server>:

// 3. HÀM GỬI DỮ LIỆU PUSHINGBOX
void ESP_Send_Data_To_Server(char *uid_str) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b0e6      	sub	sp, #408	; 0x198
 8000f80:	af02      	add	r7, sp, #8
 8000f82:	1d3b      	adds	r3, r7, #4
 8000f84:	6018      	str	r0, [r3, #0]
    char cmd_buffer[128];
    char http_request[256];

    // -- BƯỚC 1: Kết nối TCP --
    sprintf(cmd_buffer, "AT+CIPSTART=\"TCP\",\"%s\",%d\r\n", SERVER_IP, SERVER_PORT);
 8000f86:	f507 7086 	add.w	r0, r7, #268	; 0x10c
 8000f8a:	2350      	movs	r3, #80	; 0x50
 8000f8c:	4a1c      	ldr	r2, [pc, #112]	; (8001000 <ESP_Send_Data_To_Server+0x84>)
 8000f8e:	491d      	ldr	r1, [pc, #116]	; (8001004 <ESP_Send_Data_To_Server+0x88>)
 8000f90:	f003 fe3a 	bl	8004c08 <siprintf>
    ESP_Send_AT(cmd_buffer);
 8000f94:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff ffab 	bl	8000ef4 <ESP_Send_AT>
    HAL_Delay(2000);
 8000f9e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000fa2:	f000 fc09 	bl	80017b8 <HAL_Delay>

    // -- BƯỚC 2: Chuẩn bị nội dung GET --
    sprintf(http_request,
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	f107 000c 	add.w	r0, r7, #12
 8000fac:	4a14      	ldr	r2, [pc, #80]	; (8001000 <ESP_Send_Data_To_Server+0x84>)
 8000fae:	9200      	str	r2, [sp, #0]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a15      	ldr	r2, [pc, #84]	; (8001008 <ESP_Send_Data_To_Server+0x8c>)
 8000fb4:	4915      	ldr	r1, [pc, #84]	; (800100c <ESP_Send_Data_To_Server+0x90>)
 8000fb6:	f003 fe27 	bl	8004c08 <siprintf>
            "Host: %s\r\n"
            "Connection: close\r\n\r\n",
            PUSHINGBOX_DEVID, uid_str, SERVER_IP);

    // -- BƯỚC 3: Báo độ dài --
    int len = strlen(http_request);
 8000fba:	f107 030c 	add.w	r3, r7, #12
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff f8c4 	bl	800014c <strlen>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
    sprintf(cmd_buffer, "AT+CIPSEND=%d\r\n", len);
 8000fca:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8000fce:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 8000fd2:	490f      	ldr	r1, [pc, #60]	; (8001010 <ESP_Send_Data_To_Server+0x94>)
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f003 fe17 	bl	8004c08 <siprintf>
    ESP_Send_AT(cmd_buffer);
 8000fda:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff ff88 	bl	8000ef4 <ESP_Send_AT>
    HAL_Delay(500);
 8000fe4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fe8:	f000 fbe6 	bl	80017b8 <HAL_Delay>

    // -- BƯỚC 4: Bắn gói tin --
    ESP_Send_AT(http_request);
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff ff7f 	bl	8000ef4 <ESP_Send_AT>
}
 8000ff6:	bf00      	nop
 8000ff8:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	08005654 	.word	0x08005654
 8001004:	08005668 	.word	0x08005668
 8001008:	08005684 	.word	0x08005684
 800100c:	08005698 	.word	0x08005698
 8001010:	080056e4 	.word	0x080056e4

08001014 <ESP_Check_Alive>:
extern UART_HandleTypeDef huart2;

uint8_t ESP_Check_Alive(void) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0
    char rx_buffer[20] = {0}; // Tăng buffer lên chút để chứa đủ chữ OK
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	f107 0310 	add.w	r3, r7, #16
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]
    char cmd[] = "AT\r\n";
 800102c:	4a13      	ldr	r2, [pc, #76]	; (800107c <ESP_Check_Alive+0x68>)
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001034:	6018      	str	r0, [r3, #0]
 8001036:	3304      	adds	r3, #4
 8001038:	7019      	strb	r1, [r3, #0]

    // 1. Xóa sạch bộ nhớ đệm UART (để tránh đọc lại rác cũ)
    __HAL_UART_FLUSH_DRREGISTER(&huart2);
 800103a:	4b11      	ldr	r3, [pc, #68]	; (8001080 <ESP_Check_Alive+0x6c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	685b      	ldr	r3, [r3, #4]

    // 2. Gửi lệnh AT
    HAL_UART_Transmit(&huart2, (uint8_t*)cmd, 4, 100);
 8001040:	1d39      	adds	r1, r7, #4
 8001042:	2364      	movs	r3, #100	; 0x64
 8001044:	2204      	movs	r2, #4
 8001046:	480e      	ldr	r0, [pc, #56]	; (8001080 <ESP_Check_Alive+0x6c>)
 8001048:	f002 fef9 	bl	8003e3e <HAL_UART_Transmit>

    // 3. Chờ phản hồi (Đọc tối đa 10 ký tự hoặc chờ 500ms)
    // ESP trả về thường là: "\r\nOK\r\n"
    HAL_UART_Receive(&huart2, (uint8_t*)rx_buffer, 10, 500);
 800104c:	f107 010c 	add.w	r1, r7, #12
 8001050:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001054:	220a      	movs	r2, #10
 8001056:	480a      	ldr	r0, [pc, #40]	; (8001080 <ESP_Check_Alive+0x6c>)
 8001058:	f002 ff7c 	bl	8003f54 <HAL_UART_Receive>

    // 4. KIỂM TRA NỘI DUNG (Quan trọng nhất)
    // Chỉ khi nào trong chuỗi nhận về có chữ "OK" thì mới tính là sống
    if (strstr(rx_buffer, "OK") != NULL) {
 800105c:	f107 030c 	add.w	r3, r7, #12
 8001060:	4908      	ldr	r1, [pc, #32]	; (8001084 <ESP_Check_Alive+0x70>)
 8001062:	4618      	mov	r0, r3
 8001064:	f003 fdf0 	bl	8004c48 <strstr>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <ESP_Check_Alive+0x5e>
        return 1; // Sống thật (Real)
 800106e:	2301      	movs	r3, #1
 8001070:	e000      	b.n	8001074 <ESP_Check_Alive+0x60>
    }

    return 0; // Chết hoặc chỉ là nhiễu (Fake)
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	3720      	adds	r7, #32
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	080056f8 	.word	0x080056f8
 8001080:	20000164 	.word	0x20000164
 8001084:	080056f4 	.word	0x080056f4

08001088 <LCD_Send4Bit>:
#include "gpio.h"    // Đảm bảo ông đã Add Path cho thư mục Driver/Component

// --- CÁC HÀM NỘI BỘ (Private) ---

// Hàm gửi 4 bit dữ liệu ra chân (Đã sửa về dùng MCU_GPIO_Write cho đồng bộ)
static void LCD_Send4Bit(uint8_t Data) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
    // Data là giá trị từ 0-15 (4 bit)
    // Lấy bit 0 đẩy ra D4, bit 1 ra D5...
    MCU_GPIO_Write(LCD_D4_PORT, LCD_D4_PIN, (Data >> 0) & 0x01);
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	b2db      	uxtb	r3, r3
 800109a:	461a      	mov	r2, r3
 800109c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010a0:	4815      	ldr	r0, [pc, #84]	; (80010f8 <LCD_Send4Bit+0x70>)
 80010a2:	f7ff fe8e 	bl	8000dc2 <MCU_GPIO_Write>
    MCU_GPIO_Write(LCD_D5_PORT, LCD_D5_PIN, (Data >> 1) & 0x01);
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	085b      	lsrs	r3, r3, #1
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	461a      	mov	r2, r3
 80010b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010b8:	480f      	ldr	r0, [pc, #60]	; (80010f8 <LCD_Send4Bit+0x70>)
 80010ba:	f7ff fe82 	bl	8000dc2 <MCU_GPIO_Write>
    MCU_GPIO_Write(LCD_D6_PORT, LCD_D6_PIN, (Data >> 2) & 0x01);
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	089b      	lsrs	r3, r3, #2
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	461a      	mov	r2, r3
 80010cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010d0:	4809      	ldr	r0, [pc, #36]	; (80010f8 <LCD_Send4Bit+0x70>)
 80010d2:	f7ff fe76 	bl	8000dc2 <MCU_GPIO_Write>
    MCU_GPIO_Write(LCD_D7_PORT, LCD_D7_PIN, (Data >> 3) & 0x01);
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	08db      	lsrs	r3, r3, #3
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	f003 0301 	and.w	r3, r3, #1
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	461a      	mov	r2, r3
 80010e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010e8:	4803      	ldr	r0, [pc, #12]	; (80010f8 <LCD_Send4Bit+0x70>)
 80010ea:	f7ff fe6a 	bl	8000dc2 <MCU_GPIO_Write>
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40010c00 	.word	0x40010c00

080010fc <LCD_Enable>:

// Hàm tạo xung Enable (Giữ nguyên delay ông đã chỉnh)
static void LCD_Enable(void) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
    MCU_GPIO_Write(LCD_EN_PORT, LCD_EN_PIN, 1); // Lên cao
 8001100:	2201      	movs	r2, #1
 8001102:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001106:	4808      	ldr	r0, [pc, #32]	; (8001128 <LCD_Enable+0x2c>)
 8001108:	f7ff fe5b 	bl	8000dc2 <MCU_GPIO_Write>
    HAL_Delay(2); // Chờ LCD ăn lệnh
 800110c:	2002      	movs	r0, #2
 800110e:	f000 fb53 	bl	80017b8 <HAL_Delay>
    MCU_GPIO_Write(LCD_EN_PORT, LCD_EN_PIN, 0); // Xuống thấp
 8001112:	2200      	movs	r2, #0
 8001114:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001118:	4803      	ldr	r0, [pc, #12]	; (8001128 <LCD_Enable+0x2c>)
 800111a:	f7ff fe52 	bl	8000dc2 <MCU_GPIO_Write>
    HAL_Delay(2); // Chờ xử lý xong
 800111e:	2002      	movs	r0, #2
 8001120:	f000 fb4a 	bl	80017b8 <HAL_Delay>
}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40010c00 	.word	0x40010c00

0800112c <LCD_Send>:

// Hàm gửi đầy đủ 1 byte (chia làm 2 lần gửi 4 bit)
static void LCD_Send(uint8_t val, uint8_t type) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	460a      	mov	r2, r1
 8001136:	71fb      	strb	r3, [r7, #7]
 8001138:	4613      	mov	r3, r2
 800113a:	71bb      	strb	r3, [r7, #6]
    // 0 = Lệnh, 1 = Dữ liệu
    MCU_GPIO_Write(LCD_RS_PORT, LCD_RS_PIN, type);
 800113c:	79bb      	ldrb	r3, [r7, #6]
 800113e:	461a      	mov	r2, r3
 8001140:	2102      	movs	r1, #2
 8001142:	480c      	ldr	r0, [pc, #48]	; (8001174 <LCD_Send+0x48>)
 8001144:	f7ff fe3d 	bl	8000dc2 <MCU_GPIO_Write>

    // Gửi 4 bit cao (High Nibble)
    LCD_Send4Bit(val >> 4);
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	091b      	lsrs	r3, r3, #4
 800114c:	b2db      	uxtb	r3, r3
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff ff9a 	bl	8001088 <LCD_Send4Bit>
    LCD_Enable();
 8001154:	f7ff ffd2 	bl	80010fc <LCD_Enable>

    // Gửi 4 bit thấp (Low Nibble)
    LCD_Send4Bit(val & 0x0F);
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	f003 030f 	and.w	r3, r3, #15
 800115e:	b2db      	uxtb	r3, r3
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff ff91 	bl	8001088 <LCD_Send4Bit>
    LCD_Enable();
 8001166:	f7ff ffc9 	bl	80010fc <LCD_Enable>
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40010c00 	.word	0x40010c00

08001178 <LCD_Init>:

// --- CÁC HÀM PUBLIC ---

void LCD_Init(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
    // 1. Chờ nguồn ổn định sau khi bật điện
    HAL_Delay(50);
 800117c:	2032      	movs	r0, #50	; 0x32
 800117e:	f000 fb1b 	bl	80017b8 <HAL_Delay>

    // 2. Reset mềm về chế độ 4-bit (QUAN TRỌNG: Gửi thủ công)
    MCU_GPIO_Write(LCD_RS_PORT, LCD_RS_PIN, 0); // Chế độ lệnh
 8001182:	2200      	movs	r2, #0
 8001184:	2102      	movs	r1, #2
 8001186:	4824      	ldr	r0, [pc, #144]	; (8001218 <LCD_Init+0xa0>)
 8001188:	f7ff fe1b 	bl	8000dc2 <MCU_GPIO_Write>
    MCU_GPIO_Write(LCD_EN_PORT, LCD_EN_PIN, 0);
 800118c:	2200      	movs	r2, #0
 800118e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001192:	4821      	ldr	r0, [pc, #132]	; (8001218 <LCD_Init+0xa0>)
 8001194:	f7ff fe15 	bl	8000dc2 <MCU_GPIO_Write>

    // Lần 1: Gửi 0x03
    LCD_Send4Bit(0x03); LCD_Enable();
 8001198:	2003      	movs	r0, #3
 800119a:	f7ff ff75 	bl	8001088 <LCD_Send4Bit>
 800119e:	f7ff ffad 	bl	80010fc <LCD_Enable>
    HAL_Delay(5); // Chờ > 4.1ms
 80011a2:	2005      	movs	r0, #5
 80011a4:	f000 fb08 	bl	80017b8 <HAL_Delay>

    // Lần 2: Gửi 0x03
    LCD_Send4Bit(0x03); LCD_Enable();
 80011a8:	2003      	movs	r0, #3
 80011aa:	f7ff ff6d 	bl	8001088 <LCD_Send4Bit>
 80011ae:	f7ff ffa5 	bl	80010fc <LCD_Enable>
    HAL_Delay(1); // Chờ > 100us
 80011b2:	2001      	movs	r0, #1
 80011b4:	f000 fb00 	bl	80017b8 <HAL_Delay>

    // Lần 3: Gửi 0x03
    LCD_Send4Bit(0x03); LCD_Enable();
 80011b8:	2003      	movs	r0, #3
 80011ba:	f7ff ff65 	bl	8001088 <LCD_Send4Bit>
 80011be:	f7ff ff9d 	bl	80010fc <LCD_Enable>
    HAL_Delay(1);
 80011c2:	2001      	movs	r0, #1
 80011c4:	f000 faf8 	bl	80017b8 <HAL_Delay>

    // Lần 4: Gửi 0x02 (Chuyển sang 4-bit mode)
    LCD_Send4Bit(0x02); LCD_Enable();
 80011c8:	2002      	movs	r0, #2
 80011ca:	f7ff ff5d 	bl	8001088 <LCD_Send4Bit>
 80011ce:	f7ff ff95 	bl	80010fc <LCD_Enable>
    HAL_Delay(1);
 80011d2:	2001      	movs	r0, #1
 80011d4:	f000 faf0 	bl	80017b8 <HAL_Delay>

    // --- Từ đây về sau LCD đã hiểu 4-bit, dùng hàm LCD_Send bình thường ---

    // Cấu hình: 4-bit, 2 dòng, font 5x8
    LCD_Send(0x28, 0);
 80011d8:	2100      	movs	r1, #0
 80011da:	2028      	movs	r0, #40	; 0x28
 80011dc:	f7ff ffa6 	bl	800112c <LCD_Send>
    HAL_Delay(1);
 80011e0:	2001      	movs	r0, #1
 80011e2:	f000 fae9 	bl	80017b8 <HAL_Delay>

    // Tắt hiển thị để cấu hình tiếp
    LCD_Send(0x08, 0);
 80011e6:	2100      	movs	r1, #0
 80011e8:	2008      	movs	r0, #8
 80011ea:	f7ff ff9f 	bl	800112c <LCD_Send>
    HAL_Delay(1);
 80011ee:	2001      	movs	r0, #1
 80011f0:	f000 fae2 	bl	80017b8 <HAL_Delay>

    // Xóa màn hình
    LCD_Send(0x01, 0);
 80011f4:	2100      	movs	r1, #0
 80011f6:	2001      	movs	r0, #1
 80011f8:	f7ff ff98 	bl	800112c <LCD_Send>
    HAL_Delay(2); // Lệnh xóa màn hình cần delay lâu
 80011fc:	2002      	movs	r0, #2
 80011fe:	f000 fadb 	bl	80017b8 <HAL_Delay>

    // Chế độ nhập: Tự động tăng con trỏ
    LCD_Send(0x06, 0);
 8001202:	2100      	movs	r1, #0
 8001204:	2006      	movs	r0, #6
 8001206:	f7ff ff91 	bl	800112c <LCD_Send>

    // Bật hiển thị, tắt con trỏ nhấp nháy
    LCD_Send(0x0C, 0);
 800120a:	2100      	movs	r1, #0
 800120c:	200c      	movs	r0, #12
 800120e:	f7ff ff8d 	bl	800112c <LCD_Send>
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40010c00 	.word	0x40010c00

0800121c <LCD_Clear>:

void LCD_Clear(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
    LCD_Send(0x01, 0);
 8001220:	2100      	movs	r1, #0
 8001222:	2001      	movs	r0, #1
 8001224:	f7ff ff82 	bl	800112c <LCD_Send>
    HAL_Delay(2);
 8001228:	2002      	movs	r0, #2
 800122a:	f000 fac5 	bl	80017b8 <HAL_Delay>
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}

08001232 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t col, uint8_t row) {
 8001232:	b580      	push	{r7, lr}
 8001234:	b084      	sub	sp, #16
 8001236:	af00      	add	r7, sp, #0
 8001238:	4603      	mov	r3, r0
 800123a:	460a      	mov	r2, r1
 800123c:	71fb      	strb	r3, [r7, #7]
 800123e:	4613      	mov	r3, r2
 8001240:	71bb      	strb	r3, [r7, #6]
    uint8_t address = (row == 0) ? (0x80 + col) : (0xC0 + col);
 8001242:	79bb      	ldrb	r3, [r7, #6]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d103      	bne.n	8001250 <LCD_SetCursor+0x1e>
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	3b80      	subs	r3, #128	; 0x80
 800124c:	b2db      	uxtb	r3, r3
 800124e:	e002      	b.n	8001256 <LCD_SetCursor+0x24>
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	3b40      	subs	r3, #64	; 0x40
 8001254:	b2db      	uxtb	r3, r3
 8001256:	73fb      	strb	r3, [r7, #15]
    LCD_Send(address, 0);
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff ff65 	bl	800112c <LCD_Send>
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <LCD_WriteString>:

void LCD_WriteString(char *str) {
 800126a:	b580      	push	{r7, lr}
 800126c:	b082      	sub	sp, #8
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001272:	e007      	b.n	8001284 <LCD_WriteString+0x1a>
        LCD_Send(*str++, 1);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	1c5a      	adds	r2, r3, #1
 8001278:	607a      	str	r2, [r7, #4]
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2101      	movs	r1, #1
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff54 	bl	800112c <LCD_Send>
    while (*str) {
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d1f3      	bne.n	8001274 <LCD_WriteString+0xa>
    }
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <Write_Reg>:
#define PICC_REQIDL           0x26
#define PICC_ANTICOLL         0x93
#define MAX_LEN               16
// --- HÀM CẤP THẤP (Low Level) ---

static void Write_Reg(uint8_t addr, uint8_t val) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	460a      	mov	r2, r1
 80012a2:	71fb      	strb	r3, [r7, #7]
 80012a4:	4613      	mov	r3, r2
 80012a6:	71bb      	strb	r3, [r7, #6]
    MCU_GPIO_Write(RFID_CS_PORT, RFID_CS_PIN, 0); // Chọn chip (CS Low)
 80012a8:	2200      	movs	r2, #0
 80012aa:	2110      	movs	r1, #16
 80012ac:	480c      	ldr	r0, [pc, #48]	; (80012e0 <Write_Reg+0x48>)
 80012ae:	f7ff fd88 	bl	8000dc2 <MCU_GPIO_Write>
    MCU_SPI_Transfer((addr << 1) & 0x7E); // Gửi địa chỉ
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff fdd8 	bl	8000e74 <MCU_SPI_Transfer>
    MCU_SPI_Transfer(val);                // Gửi dữ liệu
 80012c4:	79bb      	ldrb	r3, [r7, #6]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff fdd4 	bl	8000e74 <MCU_SPI_Transfer>
    MCU_GPIO_Write(RFID_CS_PORT, RFID_CS_PIN, 1); // Bỏ chọn (CS High)
 80012cc:	2201      	movs	r2, #1
 80012ce:	2110      	movs	r1, #16
 80012d0:	4803      	ldr	r0, [pc, #12]	; (80012e0 <Write_Reg+0x48>)
 80012d2:	f7ff fd76 	bl	8000dc2 <MCU_GPIO_Write>
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40010800 	.word	0x40010800

080012e4 <Read_Reg>:

static uint8_t Read_Reg(uint8_t addr) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
    uint8_t val;
    MCU_GPIO_Write(RFID_CS_PORT, RFID_CS_PIN, 0);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2110      	movs	r1, #16
 80012f2:	480f      	ldr	r0, [pc, #60]	; (8001330 <Read_Reg+0x4c>)
 80012f4:	f7ff fd65 	bl	8000dc2 <MCU_GPIO_Write>
    MCU_SPI_Transfer(((addr << 1) & 0x7E) | 0x80); // Bit đọc
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	b25b      	sxtb	r3, r3
 80012fe:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001302:	b25b      	sxtb	r3, r3
 8001304:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001308:	b25b      	sxtb	r3, r3
 800130a:	b2db      	uxtb	r3, r3
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fdb1 	bl	8000e74 <MCU_SPI_Transfer>
    val = MCU_SPI_Transfer(0x00);
 8001312:	2000      	movs	r0, #0
 8001314:	f7ff fdae 	bl	8000e74 <MCU_SPI_Transfer>
 8001318:	4603      	mov	r3, r0
 800131a:	73fb      	strb	r3, [r7, #15]
    MCU_GPIO_Write(RFID_CS_PORT, RFID_CS_PIN, 1);
 800131c:	2201      	movs	r2, #1
 800131e:	2110      	movs	r1, #16
 8001320:	4803      	ldr	r0, [pc, #12]	; (8001330 <Read_Reg+0x4c>)
 8001322:	f7ff fd4e 	bl	8000dc2 <MCU_GPIO_Write>
    return val;
 8001326:	7bfb      	ldrb	r3, [r7, #15]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40010800 	.word	0x40010800

08001334 <SetBitMask>:

static void SetBitMask(uint8_t reg, uint8_t mask) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	460a      	mov	r2, r1
 800133e:	71fb      	strb	r3, [r7, #7]
 8001340:	4613      	mov	r3, r2
 8001342:	71bb      	strb	r3, [r7, #6]
    Write_Reg(reg, Read_Reg(reg) | mask);
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff ffcc 	bl	80012e4 <Read_Reg>
 800134c:	4603      	mov	r3, r0
 800134e:	461a      	mov	r2, r3
 8001350:	79bb      	ldrb	r3, [r7, #6]
 8001352:	4313      	orrs	r3, r2
 8001354:	b2da      	uxtb	r2, r3
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	4611      	mov	r1, r2
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff ff9c 	bl	8001298 <Write_Reg>
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <ClearBitMask>:

static void ClearBitMask(uint8_t reg, uint8_t mask) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	460a      	mov	r2, r1
 8001372:	71fb      	strb	r3, [r7, #7]
 8001374:	4613      	mov	r3, r2
 8001376:	71bb      	strb	r3, [r7, #6]
    Write_Reg(reg, Read_Reg(reg) & (~mask));
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff ffb2 	bl	80012e4 <Read_Reg>
 8001380:	4603      	mov	r3, r0
 8001382:	b25a      	sxtb	r2, r3
 8001384:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001388:	43db      	mvns	r3, r3
 800138a:	b25b      	sxtb	r3, r3
 800138c:	4013      	ands	r3, r2
 800138e:	b25b      	sxtb	r3, r3
 8001390:	b2da      	uxtb	r2, r3
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	4611      	mov	r1, r2
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ff7e 	bl	8001298 <Write_Reg>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <AntennaOn>:

static void AntennaOn(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
    uint8_t temp = Read_Reg(MFRC522_REG_TX_CONTROL);
 80013aa:	2014      	movs	r0, #20
 80013ac:	f7ff ff9a 	bl	80012e4 <Read_Reg>
 80013b0:	4603      	mov	r3, r0
 80013b2:	71fb      	strb	r3, [r7, #7]
    if (!(temp & 0x03)) SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	f003 0303 	and.w	r3, r3, #3
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d103      	bne.n	80013c6 <AntennaOn+0x22>
 80013be:	2103      	movs	r1, #3
 80013c0:	2014      	movs	r0, #20
 80013c2:	f7ff ffb7 	bl	8001334 <SetBitMask>
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <MFRC522_Reset>:

static void MFRC522_Reset(void) {
 80013ce:	b580      	push	{r7, lr}
 80013d0:	af00      	add	r7, sp, #0
    Write_Reg(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 80013d2:	210f      	movs	r1, #15
 80013d4:	2001      	movs	r0, #1
 80013d6:	f7ff ff5f 	bl	8001298 <Write_Reg>
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}

080013de <MFRC522_ToCard>:

// Hàm giao tiếp chính với thẻ
static uint8_t MFRC522_ToCard(uint8_t command, uint8_t *sendData, uint8_t sendLen, uint8_t *backData, uint16_t *backLen) {
 80013de:	b590      	push	{r4, r7, lr}
 80013e0:	b087      	sub	sp, #28
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	4603      	mov	r3, r0
 80013ea:	73fb      	strb	r3, [r7, #15]
 80013ec:	4613      	mov	r3, r2
 80013ee:	73bb      	strb	r3, [r7, #14]
    uint8_t status = MI_ERR;
 80013f0:	2302      	movs	r3, #2
 80013f2:	75fb      	strb	r3, [r7, #23]
    uint8_t irqEn = 0x00;
 80013f4:	2300      	movs	r3, #0
 80013f6:	75bb      	strb	r3, [r7, #22]
    uint8_t waitIRq = 0x00;
 80013f8:	2300      	movs	r3, #0
 80013fa:	757b      	strb	r3, [r7, #21]
    uint8_t lastBits;
    uint8_t n;
    uint16_t i;

    switch (command) {
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	2b0c      	cmp	r3, #12
 8001400:	d006      	beq.n	8001410 <MFRC522_ToCard+0x32>
 8001402:	2b0e      	cmp	r3, #14
 8001404:	d109      	bne.n	800141a <MFRC522_ToCard+0x3c>
        case PCD_AUTHENT:    irqEn = 0x12; waitIRq = 0x10; break;
 8001406:	2312      	movs	r3, #18
 8001408:	75bb      	strb	r3, [r7, #22]
 800140a:	2310      	movs	r3, #16
 800140c:	757b      	strb	r3, [r7, #21]
 800140e:	e005      	b.n	800141c <MFRC522_ToCard+0x3e>
        case PCD_TRANSCEIVE: irqEn = 0x77; waitIRq = 0x30; break;
 8001410:	2377      	movs	r3, #119	; 0x77
 8001412:	75bb      	strb	r3, [r7, #22]
 8001414:	2330      	movs	r3, #48	; 0x30
 8001416:	757b      	strb	r3, [r7, #21]
 8001418:	e000      	b.n	800141c <MFRC522_ToCard+0x3e>
        default: break;
 800141a:	bf00      	nop
    }

    Write_Reg(MFRC522_REG_COMM_IEN, irqEn | 0x80);
 800141c:	7dbb      	ldrb	r3, [r7, #22]
 800141e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001422:	b2db      	uxtb	r3, r3
 8001424:	4619      	mov	r1, r3
 8001426:	2002      	movs	r0, #2
 8001428:	f7ff ff36 	bl	8001298 <Write_Reg>
    ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 800142c:	2180      	movs	r1, #128	; 0x80
 800142e:	2004      	movs	r0, #4
 8001430:	f7ff ff9a 	bl	8001368 <ClearBitMask>
    SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 8001434:	2180      	movs	r1, #128	; 0x80
 8001436:	200a      	movs	r0, #10
 8001438:	f7ff ff7c 	bl	8001334 <SetBitMask>
    Write_Reg(MFRC522_REG_COMMAND, PCD_IDLE);
 800143c:	2100      	movs	r1, #0
 800143e:	2001      	movs	r0, #1
 8001440:	f7ff ff2a 	bl	8001298 <Write_Reg>

    for (i = 0; i < sendLen; i++) Write_Reg(MFRC522_REG_FIFO_DATA, sendData[i]);
 8001444:	2300      	movs	r3, #0
 8001446:	827b      	strh	r3, [r7, #18]
 8001448:	e00a      	b.n	8001460 <MFRC522_ToCard+0x82>
 800144a:	8a7b      	ldrh	r3, [r7, #18]
 800144c:	68ba      	ldr	r2, [r7, #8]
 800144e:	4413      	add	r3, r2
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	4619      	mov	r1, r3
 8001454:	2009      	movs	r0, #9
 8001456:	f7ff ff1f 	bl	8001298 <Write_Reg>
 800145a:	8a7b      	ldrh	r3, [r7, #18]
 800145c:	3301      	adds	r3, #1
 800145e:	827b      	strh	r3, [r7, #18]
 8001460:	7bbb      	ldrb	r3, [r7, #14]
 8001462:	b29b      	uxth	r3, r3
 8001464:	8a7a      	ldrh	r2, [r7, #18]
 8001466:	429a      	cmp	r2, r3
 8001468:	d3ef      	bcc.n	800144a <MFRC522_ToCard+0x6c>

    Write_Reg(MFRC522_REG_COMMAND, command);
 800146a:	7bfb      	ldrb	r3, [r7, #15]
 800146c:	4619      	mov	r1, r3
 800146e:	2001      	movs	r0, #1
 8001470:	f7ff ff12 	bl	8001298 <Write_Reg>
    if (command == PCD_TRANSCEIVE) SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	2b0c      	cmp	r3, #12
 8001478:	d103      	bne.n	8001482 <MFRC522_ToCard+0xa4>
 800147a:	2180      	movs	r1, #128	; 0x80
 800147c:	200d      	movs	r0, #13
 800147e:	f7ff ff59 	bl	8001334 <SetBitMask>

    i = 2000;
 8001482:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001486:	827b      	strh	r3, [r7, #18]
    do {
        n = Read_Reg(MFRC522_REG_COMM_IRQ);
 8001488:	2004      	movs	r0, #4
 800148a:	f7ff ff2b 	bl	80012e4 <Read_Reg>
 800148e:	4603      	mov	r3, r0
 8001490:	753b      	strb	r3, [r7, #20]
        i--;
 8001492:	8a7b      	ldrh	r3, [r7, #18]
 8001494:	3b01      	subs	r3, #1
 8001496:	827b      	strh	r3, [r7, #18]
    } while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 8001498:	8a7b      	ldrh	r3, [r7, #18]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d00a      	beq.n	80014b4 <MFRC522_ToCard+0xd6>
 800149e:	7d3b      	ldrb	r3, [r7, #20]
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d105      	bne.n	80014b4 <MFRC522_ToCard+0xd6>
 80014a8:	7d3a      	ldrb	r2, [r7, #20]
 80014aa:	7d7b      	ldrb	r3, [r7, #21]
 80014ac:	4013      	ands	r3, r2
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d0e9      	beq.n	8001488 <MFRC522_ToCard+0xaa>

    ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);
 80014b4:	2180      	movs	r1, #128	; 0x80
 80014b6:	200d      	movs	r0, #13
 80014b8:	f7ff ff56 	bl	8001368 <ClearBitMask>

    if (i != 0) {
 80014bc:	8a7b      	ldrh	r3, [r7, #18]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d057      	beq.n	8001572 <MFRC522_ToCard+0x194>
        if (!(Read_Reg(MFRC522_REG_ERROR) & 0x1B)) {
 80014c2:	2006      	movs	r0, #6
 80014c4:	f7ff ff0e 	bl	80012e4 <Read_Reg>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f003 031b 	and.w	r3, r3, #27
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d14d      	bne.n	800156e <MFRC522_ToCard+0x190>
            status = MI_OK;
 80014d2:	2300      	movs	r3, #0
 80014d4:	75fb      	strb	r3, [r7, #23]
            if (n & irqEn & 0x01) status = MI_NOTAGERR;
 80014d6:	7d3a      	ldrb	r2, [r7, #20]
 80014d8:	7dbb      	ldrb	r3, [r7, #22]
 80014da:	4013      	ands	r3, r2
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MFRC522_ToCard+0x10c>
 80014e6:	2301      	movs	r3, #1
 80014e8:	75fb      	strb	r3, [r7, #23]
            if (command == PCD_TRANSCEIVE) {
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	2b0c      	cmp	r3, #12
 80014ee:	d140      	bne.n	8001572 <MFRC522_ToCard+0x194>
                n = Read_Reg(MFRC522_REG_FIFO_LEVEL);
 80014f0:	200a      	movs	r0, #10
 80014f2:	f7ff fef7 	bl	80012e4 <Read_Reg>
 80014f6:	4603      	mov	r3, r0
 80014f8:	753b      	strb	r3, [r7, #20]
                lastBits = Read_Reg(MFRC522_REG_CONTROL) & 0x07;
 80014fa:	200c      	movs	r0, #12
 80014fc:	f7ff fef2 	bl	80012e4 <Read_Reg>
 8001500:	4603      	mov	r3, r0
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	747b      	strb	r3, [r7, #17]
                if (lastBits) *backLen = (n - 1) * 8 + lastBits;
 8001508:	7c7b      	ldrb	r3, [r7, #17]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d00b      	beq.n	8001526 <MFRC522_ToCard+0x148>
 800150e:	7d3b      	ldrb	r3, [r7, #20]
 8001510:	3b01      	subs	r3, #1
 8001512:	b29b      	uxth	r3, r3
 8001514:	00db      	lsls	r3, r3, #3
 8001516:	b29a      	uxth	r2, r3
 8001518:	7c7b      	ldrb	r3, [r7, #17]
 800151a:	b29b      	uxth	r3, r3
 800151c:	4413      	add	r3, r2
 800151e:	b29a      	uxth	r2, r3
 8001520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001522:	801a      	strh	r2, [r3, #0]
 8001524:	e005      	b.n	8001532 <MFRC522_ToCard+0x154>
                else *backLen = n * 8;
 8001526:	7d3b      	ldrb	r3, [r7, #20]
 8001528:	b29b      	uxth	r3, r3
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	b29a      	uxth	r2, r3
 800152e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001530:	801a      	strh	r2, [r3, #0]
                if (n == 0) n = 1;
 8001532:	7d3b      	ldrb	r3, [r7, #20]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d101      	bne.n	800153c <MFRC522_ToCard+0x15e>
 8001538:	2301      	movs	r3, #1
 800153a:	753b      	strb	r3, [r7, #20]
                if (n > 16) n = 16;
 800153c:	7d3b      	ldrb	r3, [r7, #20]
 800153e:	2b10      	cmp	r3, #16
 8001540:	d901      	bls.n	8001546 <MFRC522_ToCard+0x168>
 8001542:	2310      	movs	r3, #16
 8001544:	753b      	strb	r3, [r7, #20]
                for (i = 0; i < n; i++) backData[i] = Read_Reg(MFRC522_REG_FIFO_DATA);
 8001546:	2300      	movs	r3, #0
 8001548:	827b      	strh	r3, [r7, #18]
 800154a:	e00a      	b.n	8001562 <MFRC522_ToCard+0x184>
 800154c:	8a7b      	ldrh	r3, [r7, #18]
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	18d4      	adds	r4, r2, r3
 8001552:	2009      	movs	r0, #9
 8001554:	f7ff fec6 	bl	80012e4 <Read_Reg>
 8001558:	4603      	mov	r3, r0
 800155a:	7023      	strb	r3, [r4, #0]
 800155c:	8a7b      	ldrh	r3, [r7, #18]
 800155e:	3301      	adds	r3, #1
 8001560:	827b      	strh	r3, [r7, #18]
 8001562:	7d3b      	ldrb	r3, [r7, #20]
 8001564:	b29b      	uxth	r3, r3
 8001566:	8a7a      	ldrh	r2, [r7, #18]
 8001568:	429a      	cmp	r2, r3
 800156a:	d3ef      	bcc.n	800154c <MFRC522_ToCard+0x16e>
 800156c:	e001      	b.n	8001572 <MFRC522_ToCard+0x194>
            }
        } else status = MI_ERR;
 800156e:	2302      	movs	r3, #2
 8001570:	75fb      	strb	r3, [r7, #23]
    }
    return status;
 8001572:	7dfb      	ldrb	r3, [r7, #23]
}
 8001574:	4618      	mov	r0, r3
 8001576:	371c      	adds	r7, #28
 8001578:	46bd      	mov	sp, r7
 800157a:	bd90      	pop	{r4, r7, pc}

0800157c <MFRC522_Request>:

static uint8_t MFRC522_Request(uint8_t reqMode, uint8_t *TagType) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af02      	add	r7, sp, #8
 8001582:	4603      	mov	r3, r0
 8001584:	6039      	str	r1, [r7, #0]
 8001586:	71fb      	strb	r3, [r7, #7]
    uint8_t status;
    uint16_t backBits;
    Write_Reg(MFRC522_REG_BIT_FRAMING, 0x07);
 8001588:	2107      	movs	r1, #7
 800158a:	200d      	movs	r0, #13
 800158c:	f7ff fe84 	bl	8001298 <Write_Reg>
    TagType[0] = reqMode;
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	79fa      	ldrb	r2, [r7, #7]
 8001594:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8001596:	f107 030c 	add.w	r3, r7, #12
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	2201      	movs	r2, #1
 80015a0:	6839      	ldr	r1, [r7, #0]
 80015a2:	200c      	movs	r0, #12
 80015a4:	f7ff ff1b 	bl	80013de <MFRC522_ToCard>
 80015a8:	4603      	mov	r3, r0
 80015aa:	73fb      	strb	r3, [r7, #15]
    if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d102      	bne.n	80015b8 <MFRC522_Request+0x3c>
 80015b2:	89bb      	ldrh	r3, [r7, #12]
 80015b4:	2b10      	cmp	r3, #16
 80015b6:	d001      	beq.n	80015bc <MFRC522_Request+0x40>
 80015b8:	2302      	movs	r3, #2
 80015ba:	73fb      	strb	r3, [r7, #15]
    return status;
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <MFRC522_Anticoll>:

static uint8_t MFRC522_Anticoll(uint8_t *serNum) {
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b086      	sub	sp, #24
 80015ca:	af02      	add	r7, sp, #8
 80015cc:	6078      	str	r0, [r7, #4]
    uint8_t status;
    uint8_t i;
    uint8_t serNumCheck = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	737b      	strb	r3, [r7, #13]
    uint16_t unLen;

    Write_Reg(MFRC522_REG_BIT_FRAMING, 0x00);
 80015d2:	2100      	movs	r1, #0
 80015d4:	200d      	movs	r0, #13
 80015d6:	f7ff fe5f 	bl	8001298 <Write_Reg>
    serNum[0] = PICC_ANTICOLL;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2293      	movs	r2, #147	; 0x93
 80015de:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3301      	adds	r3, #1
 80015e4:	2220      	movs	r2, #32
 80015e6:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 80015e8:	f107 030a 	add.w	r3, r7, #10
 80015ec:	9300      	str	r3, [sp, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2202      	movs	r2, #2
 80015f2:	6879      	ldr	r1, [r7, #4]
 80015f4:	200c      	movs	r0, #12
 80015f6:	f7ff fef2 	bl	80013de <MFRC522_ToCard>
 80015fa:	4603      	mov	r3, r0
 80015fc:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK) {
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d117      	bne.n	8001634 <MFRC522_Anticoll+0x6e>
        for (i = 0; i < 4; i++) serNumCheck ^= serNum[i];
 8001604:	2300      	movs	r3, #0
 8001606:	73bb      	strb	r3, [r7, #14]
 8001608:	e009      	b.n	800161e <MFRC522_Anticoll+0x58>
 800160a:	7bbb      	ldrb	r3, [r7, #14]
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	4413      	add	r3, r2
 8001610:	781a      	ldrb	r2, [r3, #0]
 8001612:	7b7b      	ldrb	r3, [r7, #13]
 8001614:	4053      	eors	r3, r2
 8001616:	737b      	strb	r3, [r7, #13]
 8001618:	7bbb      	ldrb	r3, [r7, #14]
 800161a:	3301      	adds	r3, #1
 800161c:	73bb      	strb	r3, [r7, #14]
 800161e:	7bbb      	ldrb	r3, [r7, #14]
 8001620:	2b03      	cmp	r3, #3
 8001622:	d9f2      	bls.n	800160a <MFRC522_Anticoll+0x44>
        if (serNumCheck != serNum[4]) status = MI_ERR;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3304      	adds	r3, #4
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	7b7a      	ldrb	r2, [r7, #13]
 800162c:	429a      	cmp	r2, r3
 800162e:	d001      	beq.n	8001634 <MFRC522_Anticoll+0x6e>
 8001630:	2302      	movs	r3, #2
 8001632:	73fb      	strb	r3, [r7, #15]
    }
    return status;
 8001634:	7bfb      	ldrb	r3, [r7, #15]
}
 8001636:	4618      	mov	r0, r3
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <MFRC522_Init>:

// --- HÀM PUBLIC ---

void MFRC522_Init(void) {
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
    // 1. Reset cứng module
    MCU_GPIO_Write(RFID_RST_PORT, RFID_RST_PIN, 1);
 8001644:	2201      	movs	r2, #1
 8001646:	2101      	movs	r1, #1
 8001648:	4819      	ldr	r0, [pc, #100]	; (80016b0 <MFRC522_Init+0x70>)
 800164a:	f7ff fbba 	bl	8000dc2 <MCU_GPIO_Write>
    HAL_Delay(10);
 800164e:	200a      	movs	r0, #10
 8001650:	f000 f8b2 	bl	80017b8 <HAL_Delay>
    MCU_GPIO_Write(RFID_RST_PORT, RFID_RST_PIN, 0);
 8001654:	2200      	movs	r2, #0
 8001656:	2101      	movs	r1, #1
 8001658:	4815      	ldr	r0, [pc, #84]	; (80016b0 <MFRC522_Init+0x70>)
 800165a:	f7ff fbb2 	bl	8000dc2 <MCU_GPIO_Write>
    HAL_Delay(10);
 800165e:	200a      	movs	r0, #10
 8001660:	f000 f8aa 	bl	80017b8 <HAL_Delay>
    MCU_GPIO_Write(RFID_RST_PORT, RFID_RST_PIN, 1);
 8001664:	2201      	movs	r2, #1
 8001666:	2101      	movs	r1, #1
 8001668:	4811      	ldr	r0, [pc, #68]	; (80016b0 <MFRC522_Init+0x70>)
 800166a:	f7ff fbaa 	bl	8000dc2 <MCU_GPIO_Write>
    HAL_Delay(10);
 800166e:	200a      	movs	r0, #10
 8001670:	f000 f8a2 	bl	80017b8 <HAL_Delay>

    // 2. Khởi tạo chip
    MFRC522_Reset();
 8001674:	f7ff feab 	bl	80013ce <MFRC522_Reset>
    Write_Reg(MFRC522_REG_T_MODE, 0x8D);
 8001678:	218d      	movs	r1, #141	; 0x8d
 800167a:	202a      	movs	r0, #42	; 0x2a
 800167c:	f7ff fe0c 	bl	8001298 <Write_Reg>
    Write_Reg(MFRC522_REG_T_PRESCALER, 0x3E);
 8001680:	213e      	movs	r1, #62	; 0x3e
 8001682:	202b      	movs	r0, #43	; 0x2b
 8001684:	f7ff fe08 	bl	8001298 <Write_Reg>
    Write_Reg(MFRC522_REG_T_RELOAD_L, 30);
 8001688:	211e      	movs	r1, #30
 800168a:	202d      	movs	r0, #45	; 0x2d
 800168c:	f7ff fe04 	bl	8001298 <Write_Reg>
    Write_Reg(MFRC522_REG_T_RELOAD_H, 0);
 8001690:	2100      	movs	r1, #0
 8001692:	202c      	movs	r0, #44	; 0x2c
 8001694:	f7ff fe00 	bl	8001298 <Write_Reg>
    Write_Reg(MFRC522_REG_TX_AUTO, 0x40);
 8001698:	2140      	movs	r1, #64	; 0x40
 800169a:	2015      	movs	r0, #21
 800169c:	f7ff fdfc 	bl	8001298 <Write_Reg>
    Write_Reg(MFRC522_REG_MODE, 0x3D);
 80016a0:	213d      	movs	r1, #61	; 0x3d
 80016a2:	2011      	movs	r0, #17
 80016a4:	f7ff fdf8 	bl	8001298 <Write_Reg>
    AntennaOn();
 80016a8:	f7ff fe7c 	bl	80013a4 <AntennaOn>
}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40010c00 	.word	0x40010c00

080016b4 <MFRC522_Check>:

uint8_t MFRC522_Check(uint8_t *cardID) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b088      	sub	sp, #32
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
    uint8_t status;
    uint8_t str[MAX_LEN]; // MAX_LEN định nghĩa mặc định trong HAL thường là 16

    // 1. Tìm thẻ (Request)
    status = MFRC522_Request(PICC_REQIDL, str);
 80016bc:	f107 030c 	add.w	r3, r7, #12
 80016c0:	4619      	mov	r1, r3
 80016c2:	2026      	movs	r0, #38	; 0x26
 80016c4:	f7ff ff5a 	bl	800157c <MFRC522_Request>
 80016c8:	4603      	mov	r3, r0
 80016ca:	77fb      	strb	r3, [r7, #31]
    if (status != MI_OK) return MI_ERR;
 80016cc:	7ffb      	ldrb	r3, [r7, #31]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MFRC522_Check+0x22>
 80016d2:	2302      	movs	r3, #2
 80016d4:	e00a      	b.n	80016ec <MFRC522_Check+0x38>

    // 2. Chống va chạm và lấy UID (Anticoll)
    status = MFRC522_Anticoll(cardID);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff ff75 	bl	80015c6 <MFRC522_Anticoll>
 80016dc:	4603      	mov	r3, r0
 80016de:	77fb      	strb	r3, [r7, #31]
    if (status == MI_OK) return MI_OK;
 80016e0:	7ffb      	ldrb	r3, [r7, #31]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d101      	bne.n	80016ea <MFRC522_Check+0x36>
 80016e6:	2300      	movs	r3, #0
 80016e8:	e000      	b.n	80016ec <MFRC522_Check+0x38>

    return MI_ERR;
 80016ea:	2302      	movs	r3, #2
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3720      	adds	r7, #32
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016f8:	4b08      	ldr	r3, [pc, #32]	; (800171c <HAL_Init+0x28>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a07      	ldr	r2, [pc, #28]	; (800171c <HAL_Init+0x28>)
 80016fe:	f043 0310 	orr.w	r3, r3, #16
 8001702:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001704:	2003      	movs	r0, #3
 8001706:	f000 f947 	bl	8001998 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800170a:	200f      	movs	r0, #15
 800170c:	f000 f808 	bl	8001720 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001710:	f7ff f9b8 	bl	8000a84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001714:	2300      	movs	r3, #0
}
 8001716:	4618      	mov	r0, r3
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40022000 	.word	0x40022000

08001720 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001728:	4b12      	ldr	r3, [pc, #72]	; (8001774 <HAL_InitTick+0x54>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <HAL_InitTick+0x58>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	4619      	mov	r1, r3
 8001732:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001736:	fbb3 f3f1 	udiv	r3, r3, r1
 800173a:	fbb2 f3f3 	udiv	r3, r2, r3
 800173e:	4618      	mov	r0, r3
 8001740:	f000 f95f 	bl	8001a02 <HAL_SYSTICK_Config>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e00e      	b.n	800176c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b0f      	cmp	r3, #15
 8001752:	d80a      	bhi.n	800176a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001754:	2200      	movs	r2, #0
 8001756:	6879      	ldr	r1, [r7, #4]
 8001758:	f04f 30ff 	mov.w	r0, #4294967295
 800175c:	f000 f927 	bl	80019ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001760:	4a06      	ldr	r2, [pc, #24]	; (800177c <HAL_InitTick+0x5c>)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001766:	2300      	movs	r3, #0
 8001768:	e000      	b.n	800176c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
}
 800176c:	4618      	mov	r0, r3
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000000 	.word	0x20000000
 8001778:	20000008 	.word	0x20000008
 800177c:	20000004 	.word	0x20000004

08001780 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <HAL_IncTick+0x1c>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	461a      	mov	r2, r3
 800178a:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <HAL_IncTick+0x20>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4413      	add	r3, r2
 8001790:	4a03      	ldr	r2, [pc, #12]	; (80017a0 <HAL_IncTick+0x20>)
 8001792:	6013      	str	r3, [r2, #0]
}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr
 800179c:	20000008 	.word	0x20000008
 80017a0:	200001ac 	.word	0x200001ac

080017a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  return uwTick;
 80017a8:	4b02      	ldr	r3, [pc, #8]	; (80017b4 <HAL_GetTick+0x10>)
 80017aa:	681b      	ldr	r3, [r3, #0]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr
 80017b4:	200001ac 	.word	0x200001ac

080017b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017c0:	f7ff fff0 	bl	80017a4 <HAL_GetTick>
 80017c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d0:	d005      	beq.n	80017de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017d2:	4b0a      	ldr	r3, [pc, #40]	; (80017fc <HAL_Delay+0x44>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	461a      	mov	r2, r3
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	4413      	add	r3, r2
 80017dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017de:	bf00      	nop
 80017e0:	f7ff ffe0 	bl	80017a4 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	68fa      	ldr	r2, [r7, #12]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d8f7      	bhi.n	80017e0 <HAL_Delay+0x28>
  {
  }
}
 80017f0:	bf00      	nop
 80017f2:	bf00      	nop
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000008 	.word	0x20000008

08001800 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f003 0307 	and.w	r3, r3, #7
 800180e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001810:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <__NVIC_SetPriorityGrouping+0x44>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800181c:	4013      	ands	r3, r2
 800181e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001828:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800182c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001830:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001832:	4a04      	ldr	r2, [pc, #16]	; (8001844 <__NVIC_SetPriorityGrouping+0x44>)
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	60d3      	str	r3, [r2, #12]
}
 8001838:	bf00      	nop
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	bc80      	pop	{r7}
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800184c:	4b04      	ldr	r3, [pc, #16]	; (8001860 <__NVIC_GetPriorityGrouping+0x18>)
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	0a1b      	lsrs	r3, r3, #8
 8001852:	f003 0307 	and.w	r3, r3, #7
}
 8001856:	4618      	mov	r0, r3
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	e000ed00 	.word	0xe000ed00

08001864 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800186e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001872:	2b00      	cmp	r3, #0
 8001874:	db0b      	blt.n	800188e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	f003 021f 	and.w	r2, r3, #31
 800187c:	4906      	ldr	r1, [pc, #24]	; (8001898 <__NVIC_EnableIRQ+0x34>)
 800187e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001882:	095b      	lsrs	r3, r3, #5
 8001884:	2001      	movs	r0, #1
 8001886:	fa00 f202 	lsl.w	r2, r0, r2
 800188a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800188e:	bf00      	nop
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	bc80      	pop	{r7}
 8001896:	4770      	bx	lr
 8001898:	e000e100 	.word	0xe000e100

0800189c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	6039      	str	r1, [r7, #0]
 80018a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	db0a      	blt.n	80018c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	b2da      	uxtb	r2, r3
 80018b4:	490c      	ldr	r1, [pc, #48]	; (80018e8 <__NVIC_SetPriority+0x4c>)
 80018b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ba:	0112      	lsls	r2, r2, #4
 80018bc:	b2d2      	uxtb	r2, r2
 80018be:	440b      	add	r3, r1
 80018c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018c4:	e00a      	b.n	80018dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	4908      	ldr	r1, [pc, #32]	; (80018ec <__NVIC_SetPriority+0x50>)
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	f003 030f 	and.w	r3, r3, #15
 80018d2:	3b04      	subs	r3, #4
 80018d4:	0112      	lsls	r2, r2, #4
 80018d6:	b2d2      	uxtb	r2, r2
 80018d8:	440b      	add	r3, r1
 80018da:	761a      	strb	r2, [r3, #24]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	e000e100 	.word	0xe000e100
 80018ec:	e000ed00 	.word	0xe000ed00

080018f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b089      	sub	sp, #36	; 0x24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	60b9      	str	r1, [r7, #8]
 80018fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	f1c3 0307 	rsb	r3, r3, #7
 800190a:	2b04      	cmp	r3, #4
 800190c:	bf28      	it	cs
 800190e:	2304      	movcs	r3, #4
 8001910:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	3304      	adds	r3, #4
 8001916:	2b06      	cmp	r3, #6
 8001918:	d902      	bls.n	8001920 <NVIC_EncodePriority+0x30>
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	3b03      	subs	r3, #3
 800191e:	e000      	b.n	8001922 <NVIC_EncodePriority+0x32>
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001924:	f04f 32ff 	mov.w	r2, #4294967295
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43da      	mvns	r2, r3
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	401a      	ands	r2, r3
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001938:	f04f 31ff 	mov.w	r1, #4294967295
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	fa01 f303 	lsl.w	r3, r1, r3
 8001942:	43d9      	mvns	r1, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001948:	4313      	orrs	r3, r2
         );
}
 800194a:	4618      	mov	r0, r3
 800194c:	3724      	adds	r7, #36	; 0x24
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	3b01      	subs	r3, #1
 8001960:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001964:	d301      	bcc.n	800196a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001966:	2301      	movs	r3, #1
 8001968:	e00f      	b.n	800198a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800196a:	4a0a      	ldr	r2, [pc, #40]	; (8001994 <SysTick_Config+0x40>)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3b01      	subs	r3, #1
 8001970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001972:	210f      	movs	r1, #15
 8001974:	f04f 30ff 	mov.w	r0, #4294967295
 8001978:	f7ff ff90 	bl	800189c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800197c:	4b05      	ldr	r3, [pc, #20]	; (8001994 <SysTick_Config+0x40>)
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001982:	4b04      	ldr	r3, [pc, #16]	; (8001994 <SysTick_Config+0x40>)
 8001984:	2207      	movs	r2, #7
 8001986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	e000e010 	.word	0xe000e010

08001998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f7ff ff2d 	bl	8001800 <__NVIC_SetPriorityGrouping>
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b086      	sub	sp, #24
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	4603      	mov	r3, r0
 80019b6:	60b9      	str	r1, [r7, #8]
 80019b8:	607a      	str	r2, [r7, #4]
 80019ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019c0:	f7ff ff42 	bl	8001848 <__NVIC_GetPriorityGrouping>
 80019c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	68b9      	ldr	r1, [r7, #8]
 80019ca:	6978      	ldr	r0, [r7, #20]
 80019cc:	f7ff ff90 	bl	80018f0 <NVIC_EncodePriority>
 80019d0:	4602      	mov	r2, r0
 80019d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019d6:	4611      	mov	r1, r2
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff ff5f 	bl	800189c <__NVIC_SetPriority>
}
 80019de:	bf00      	nop
 80019e0:	3718      	adds	r7, #24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b082      	sub	sp, #8
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	4603      	mov	r3, r0
 80019ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff35 	bl	8001864 <__NVIC_EnableIRQ>
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b082      	sub	sp, #8
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff ffa2 	bl	8001954 <SysTick_Config>
 8001a10:	4603      	mov	r3, r0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b085      	sub	sp, #20
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a22:	2300      	movs	r3, #0
 8001a24:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d008      	beq.n	8001a44 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2204      	movs	r2, #4
 8001a36:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e020      	b.n	8001a86 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 020e 	bic.w	r2, r2, #14
 8001a52:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f022 0201 	bic.w	r2, r2, #1
 8001a62:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a72:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2201      	movs	r2, #1
 8001a78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bc80      	pop	{r7}
 8001a8e:	4770      	bx	lr

08001a90 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d005      	beq.n	8001ab4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2204      	movs	r2, #4
 8001aac:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	73fb      	strb	r3, [r7, #15]
 8001ab2:	e051      	b.n	8001b58 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f022 020e 	bic.w	r2, r2, #14
 8001ac2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f022 0201 	bic.w	r2, r2, #1
 8001ad2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a22      	ldr	r2, [pc, #136]	; (8001b64 <HAL_DMA_Abort_IT+0xd4>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d029      	beq.n	8001b32 <HAL_DMA_Abort_IT+0xa2>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a21      	ldr	r2, [pc, #132]	; (8001b68 <HAL_DMA_Abort_IT+0xd8>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d022      	beq.n	8001b2e <HAL_DMA_Abort_IT+0x9e>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a1f      	ldr	r2, [pc, #124]	; (8001b6c <HAL_DMA_Abort_IT+0xdc>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d01a      	beq.n	8001b28 <HAL_DMA_Abort_IT+0x98>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a1e      	ldr	r2, [pc, #120]	; (8001b70 <HAL_DMA_Abort_IT+0xe0>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d012      	beq.n	8001b22 <HAL_DMA_Abort_IT+0x92>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a1c      	ldr	r2, [pc, #112]	; (8001b74 <HAL_DMA_Abort_IT+0xe4>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d00a      	beq.n	8001b1c <HAL_DMA_Abort_IT+0x8c>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a1b      	ldr	r2, [pc, #108]	; (8001b78 <HAL_DMA_Abort_IT+0xe8>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d102      	bne.n	8001b16 <HAL_DMA_Abort_IT+0x86>
 8001b10:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001b14:	e00e      	b.n	8001b34 <HAL_DMA_Abort_IT+0xa4>
 8001b16:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b1a:	e00b      	b.n	8001b34 <HAL_DMA_Abort_IT+0xa4>
 8001b1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b20:	e008      	b.n	8001b34 <HAL_DMA_Abort_IT+0xa4>
 8001b22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b26:	e005      	b.n	8001b34 <HAL_DMA_Abort_IT+0xa4>
 8001b28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b2c:	e002      	b.n	8001b34 <HAL_DMA_Abort_IT+0xa4>
 8001b2e:	2310      	movs	r3, #16
 8001b30:	e000      	b.n	8001b34 <HAL_DMA_Abort_IT+0xa4>
 8001b32:	2301      	movs	r3, #1
 8001b34:	4a11      	ldr	r2, [pc, #68]	; (8001b7c <HAL_DMA_Abort_IT+0xec>)
 8001b36:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	4798      	blx	r3
    } 
  }
  return status;
 8001b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40020008 	.word	0x40020008
 8001b68:	4002001c 	.word	0x4002001c
 8001b6c:	40020030 	.word	0x40020030
 8001b70:	40020044 	.word	0x40020044
 8001b74:	40020058 	.word	0x40020058
 8001b78:	4002006c 	.word	0x4002006c
 8001b7c:	40020000 	.word	0x40020000

08001b80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b08b      	sub	sp, #44	; 0x2c
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b92:	e169      	b.n	8001e68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b94:	2201      	movs	r2, #1
 8001b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	69fa      	ldr	r2, [r7, #28]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	f040 8158 	bne.w	8001e62 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	4a9a      	ldr	r2, [pc, #616]	; (8001e20 <HAL_GPIO_Init+0x2a0>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d05e      	beq.n	8001c7a <HAL_GPIO_Init+0xfa>
 8001bbc:	4a98      	ldr	r2, [pc, #608]	; (8001e20 <HAL_GPIO_Init+0x2a0>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d875      	bhi.n	8001cae <HAL_GPIO_Init+0x12e>
 8001bc2:	4a98      	ldr	r2, [pc, #608]	; (8001e24 <HAL_GPIO_Init+0x2a4>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d058      	beq.n	8001c7a <HAL_GPIO_Init+0xfa>
 8001bc8:	4a96      	ldr	r2, [pc, #600]	; (8001e24 <HAL_GPIO_Init+0x2a4>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d86f      	bhi.n	8001cae <HAL_GPIO_Init+0x12e>
 8001bce:	4a96      	ldr	r2, [pc, #600]	; (8001e28 <HAL_GPIO_Init+0x2a8>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d052      	beq.n	8001c7a <HAL_GPIO_Init+0xfa>
 8001bd4:	4a94      	ldr	r2, [pc, #592]	; (8001e28 <HAL_GPIO_Init+0x2a8>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d869      	bhi.n	8001cae <HAL_GPIO_Init+0x12e>
 8001bda:	4a94      	ldr	r2, [pc, #592]	; (8001e2c <HAL_GPIO_Init+0x2ac>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d04c      	beq.n	8001c7a <HAL_GPIO_Init+0xfa>
 8001be0:	4a92      	ldr	r2, [pc, #584]	; (8001e2c <HAL_GPIO_Init+0x2ac>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d863      	bhi.n	8001cae <HAL_GPIO_Init+0x12e>
 8001be6:	4a92      	ldr	r2, [pc, #584]	; (8001e30 <HAL_GPIO_Init+0x2b0>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d046      	beq.n	8001c7a <HAL_GPIO_Init+0xfa>
 8001bec:	4a90      	ldr	r2, [pc, #576]	; (8001e30 <HAL_GPIO_Init+0x2b0>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d85d      	bhi.n	8001cae <HAL_GPIO_Init+0x12e>
 8001bf2:	2b12      	cmp	r3, #18
 8001bf4:	d82a      	bhi.n	8001c4c <HAL_GPIO_Init+0xcc>
 8001bf6:	2b12      	cmp	r3, #18
 8001bf8:	d859      	bhi.n	8001cae <HAL_GPIO_Init+0x12e>
 8001bfa:	a201      	add	r2, pc, #4	; (adr r2, 8001c00 <HAL_GPIO_Init+0x80>)
 8001bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c00:	08001c7b 	.word	0x08001c7b
 8001c04:	08001c55 	.word	0x08001c55
 8001c08:	08001c67 	.word	0x08001c67
 8001c0c:	08001ca9 	.word	0x08001ca9
 8001c10:	08001caf 	.word	0x08001caf
 8001c14:	08001caf 	.word	0x08001caf
 8001c18:	08001caf 	.word	0x08001caf
 8001c1c:	08001caf 	.word	0x08001caf
 8001c20:	08001caf 	.word	0x08001caf
 8001c24:	08001caf 	.word	0x08001caf
 8001c28:	08001caf 	.word	0x08001caf
 8001c2c:	08001caf 	.word	0x08001caf
 8001c30:	08001caf 	.word	0x08001caf
 8001c34:	08001caf 	.word	0x08001caf
 8001c38:	08001caf 	.word	0x08001caf
 8001c3c:	08001caf 	.word	0x08001caf
 8001c40:	08001caf 	.word	0x08001caf
 8001c44:	08001c5d 	.word	0x08001c5d
 8001c48:	08001c71 	.word	0x08001c71
 8001c4c:	4a79      	ldr	r2, [pc, #484]	; (8001e34 <HAL_GPIO_Init+0x2b4>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d013      	beq.n	8001c7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c52:	e02c      	b.n	8001cae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	623b      	str	r3, [r7, #32]
          break;
 8001c5a:	e029      	b.n	8001cb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	3304      	adds	r3, #4
 8001c62:	623b      	str	r3, [r7, #32]
          break;
 8001c64:	e024      	b.n	8001cb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	3308      	adds	r3, #8
 8001c6c:	623b      	str	r3, [r7, #32]
          break;
 8001c6e:	e01f      	b.n	8001cb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	330c      	adds	r3, #12
 8001c76:	623b      	str	r3, [r7, #32]
          break;
 8001c78:	e01a      	b.n	8001cb0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d102      	bne.n	8001c88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c82:	2304      	movs	r3, #4
 8001c84:	623b      	str	r3, [r7, #32]
          break;
 8001c86:	e013      	b.n	8001cb0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d105      	bne.n	8001c9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c90:	2308      	movs	r3, #8
 8001c92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	69fa      	ldr	r2, [r7, #28]
 8001c98:	611a      	str	r2, [r3, #16]
          break;
 8001c9a:	e009      	b.n	8001cb0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c9c:	2308      	movs	r3, #8
 8001c9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	69fa      	ldr	r2, [r7, #28]
 8001ca4:	615a      	str	r2, [r3, #20]
          break;
 8001ca6:	e003      	b.n	8001cb0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	623b      	str	r3, [r7, #32]
          break;
 8001cac:	e000      	b.n	8001cb0 <HAL_GPIO_Init+0x130>
          break;
 8001cae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	2bff      	cmp	r3, #255	; 0xff
 8001cb4:	d801      	bhi.n	8001cba <HAL_GPIO_Init+0x13a>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	e001      	b.n	8001cbe <HAL_GPIO_Init+0x13e>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	2bff      	cmp	r3, #255	; 0xff
 8001cc4:	d802      	bhi.n	8001ccc <HAL_GPIO_Init+0x14c>
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	e002      	b.n	8001cd2 <HAL_GPIO_Init+0x152>
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	3b08      	subs	r3, #8
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	210f      	movs	r1, #15
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	401a      	ands	r2, r3
 8001ce4:	6a39      	ldr	r1, [r7, #32]
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cec:	431a      	orrs	r2, r3
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	f000 80b1 	beq.w	8001e62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d00:	4b4d      	ldr	r3, [pc, #308]	; (8001e38 <HAL_GPIO_Init+0x2b8>)
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	4a4c      	ldr	r2, [pc, #304]	; (8001e38 <HAL_GPIO_Init+0x2b8>)
 8001d06:	f043 0301 	orr.w	r3, r3, #1
 8001d0a:	6193      	str	r3, [r2, #24]
 8001d0c:	4b4a      	ldr	r3, [pc, #296]	; (8001e38 <HAL_GPIO_Init+0x2b8>)
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	60bb      	str	r3, [r7, #8]
 8001d16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d18:	4a48      	ldr	r2, [pc, #288]	; (8001e3c <HAL_GPIO_Init+0x2bc>)
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1c:	089b      	lsrs	r3, r3, #2
 8001d1e:	3302      	adds	r3, #2
 8001d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d28:	f003 0303 	and.w	r3, r3, #3
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	220f      	movs	r2, #15
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	43db      	mvns	r3, r3
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a40      	ldr	r2, [pc, #256]	; (8001e40 <HAL_GPIO_Init+0x2c0>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d013      	beq.n	8001d6c <HAL_GPIO_Init+0x1ec>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a3f      	ldr	r2, [pc, #252]	; (8001e44 <HAL_GPIO_Init+0x2c4>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d00d      	beq.n	8001d68 <HAL_GPIO_Init+0x1e8>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a3e      	ldr	r2, [pc, #248]	; (8001e48 <HAL_GPIO_Init+0x2c8>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d007      	beq.n	8001d64 <HAL_GPIO_Init+0x1e4>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4a3d      	ldr	r2, [pc, #244]	; (8001e4c <HAL_GPIO_Init+0x2cc>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d101      	bne.n	8001d60 <HAL_GPIO_Init+0x1e0>
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e006      	b.n	8001d6e <HAL_GPIO_Init+0x1ee>
 8001d60:	2304      	movs	r3, #4
 8001d62:	e004      	b.n	8001d6e <HAL_GPIO_Init+0x1ee>
 8001d64:	2302      	movs	r3, #2
 8001d66:	e002      	b.n	8001d6e <HAL_GPIO_Init+0x1ee>
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e000      	b.n	8001d6e <HAL_GPIO_Init+0x1ee>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d70:	f002 0203 	and.w	r2, r2, #3
 8001d74:	0092      	lsls	r2, r2, #2
 8001d76:	4093      	lsls	r3, r2
 8001d78:	68fa      	ldr	r2, [r7, #12]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d7e:	492f      	ldr	r1, [pc, #188]	; (8001e3c <HAL_GPIO_Init+0x2bc>)
 8001d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d82:	089b      	lsrs	r3, r3, #2
 8001d84:	3302      	adds	r3, #2
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d006      	beq.n	8001da6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d98:	4b2d      	ldr	r3, [pc, #180]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	492c      	ldr	r1, [pc, #176]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	608b      	str	r3, [r1, #8]
 8001da4:	e006      	b.n	8001db4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001da6:	4b2a      	ldr	r3, [pc, #168]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001da8:	689a      	ldr	r2, [r3, #8]
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	43db      	mvns	r3, r3
 8001dae:	4928      	ldr	r1, [pc, #160]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001db0:	4013      	ands	r3, r2
 8001db2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d006      	beq.n	8001dce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001dc0:	4b23      	ldr	r3, [pc, #140]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001dc2:	68da      	ldr	r2, [r3, #12]
 8001dc4:	4922      	ldr	r1, [pc, #136]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	60cb      	str	r3, [r1, #12]
 8001dcc:	e006      	b.n	8001ddc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dce:	4b20      	ldr	r3, [pc, #128]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001dd0:	68da      	ldr	r2, [r3, #12]
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	491e      	ldr	r1, [pc, #120]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001dd8:	4013      	ands	r3, r2
 8001dda:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d006      	beq.n	8001df6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001de8:	4b19      	ldr	r3, [pc, #100]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	4918      	ldr	r1, [pc, #96]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	604b      	str	r3, [r1, #4]
 8001df4:	e006      	b.n	8001e04 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001df6:	4b16      	ldr	r3, [pc, #88]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001df8:	685a      	ldr	r2, [r3, #4]
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	4914      	ldr	r1, [pc, #80]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001e00:	4013      	ands	r3, r2
 8001e02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d021      	beq.n	8001e54 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e10:	4b0f      	ldr	r3, [pc, #60]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	490e      	ldr	r1, [pc, #56]	; (8001e50 <HAL_GPIO_Init+0x2d0>)
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	600b      	str	r3, [r1, #0]
 8001e1c:	e021      	b.n	8001e62 <HAL_GPIO_Init+0x2e2>
 8001e1e:	bf00      	nop
 8001e20:	10320000 	.word	0x10320000
 8001e24:	10310000 	.word	0x10310000
 8001e28:	10220000 	.word	0x10220000
 8001e2c:	10210000 	.word	0x10210000
 8001e30:	10120000 	.word	0x10120000
 8001e34:	10110000 	.word	0x10110000
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	40010000 	.word	0x40010000
 8001e40:	40010800 	.word	0x40010800
 8001e44:	40010c00 	.word	0x40010c00
 8001e48:	40011000 	.word	0x40011000
 8001e4c:	40011400 	.word	0x40011400
 8001e50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e54:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <HAL_GPIO_Init+0x304>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	4909      	ldr	r1, [pc, #36]	; (8001e84 <HAL_GPIO_Init+0x304>)
 8001e5e:	4013      	ands	r3, r2
 8001e60:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e64:	3301      	adds	r3, #1
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f47f ae8e 	bne.w	8001b94 <HAL_GPIO_Init+0x14>
  }
}
 8001e78:	bf00      	nop
 8001e7a:	bf00      	nop
 8001e7c:	372c      	adds	r7, #44	; 0x2c
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr
 8001e84:	40010400 	.word	0x40010400

08001e88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b085      	sub	sp, #20
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	460b      	mov	r3, r1
 8001e92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689a      	ldr	r2, [r3, #8]
 8001e98:	887b      	ldrh	r3, [r7, #2]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d002      	beq.n	8001ea6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	73fb      	strb	r3, [r7, #15]
 8001ea4:	e001      	b.n	8001eaa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3714      	adds	r7, #20
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bc80      	pop	{r7}
 8001eb4:	4770      	bx	lr

08001eb6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	807b      	strh	r3, [r7, #2]
 8001ec2:	4613      	mov	r3, r2
 8001ec4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ec6:	787b      	ldrb	r3, [r7, #1]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d003      	beq.n	8001ed4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ecc:	887a      	ldrh	r2, [r7, #2]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ed2:	e003      	b.n	8001edc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ed4:	887b      	ldrh	r3, [r7, #2]
 8001ed6:	041a      	lsls	r2, r3, #16
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	611a      	str	r2, [r3, #16]
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
	...

08001ee8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e12b      	b.n	8002152 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d106      	bne.n	8001f14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7fe fdea 	bl	8000ae8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2224      	movs	r2, #36	; 0x24
 8001f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f022 0201 	bic.w	r2, r2, #1
 8001f2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f4c:	f001 fbfa 	bl	8003744 <HAL_RCC_GetPCLK1Freq>
 8001f50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	4a81      	ldr	r2, [pc, #516]	; (800215c <HAL_I2C_Init+0x274>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d807      	bhi.n	8001f6c <HAL_I2C_Init+0x84>
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4a80      	ldr	r2, [pc, #512]	; (8002160 <HAL_I2C_Init+0x278>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	bf94      	ite	ls
 8001f64:	2301      	movls	r3, #1
 8001f66:	2300      	movhi	r3, #0
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	e006      	b.n	8001f7a <HAL_I2C_Init+0x92>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	4a7d      	ldr	r2, [pc, #500]	; (8002164 <HAL_I2C_Init+0x27c>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	bf94      	ite	ls
 8001f74:	2301      	movls	r3, #1
 8001f76:	2300      	movhi	r3, #0
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e0e7      	b.n	8002152 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	4a78      	ldr	r2, [pc, #480]	; (8002168 <HAL_I2C_Init+0x280>)
 8001f86:	fba2 2303 	umull	r2, r3, r2, r3
 8001f8a:	0c9b      	lsrs	r3, r3, #18
 8001f8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68ba      	ldr	r2, [r7, #8]
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	4a6a      	ldr	r2, [pc, #424]	; (800215c <HAL_I2C_Init+0x274>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d802      	bhi.n	8001fbc <HAL_I2C_Init+0xd4>
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	e009      	b.n	8001fd0 <HAL_I2C_Init+0xe8>
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001fc2:	fb02 f303 	mul.w	r3, r2, r3
 8001fc6:	4a69      	ldr	r2, [pc, #420]	; (800216c <HAL_I2C_Init+0x284>)
 8001fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fcc:	099b      	lsrs	r3, r3, #6
 8001fce:	3301      	adds	r3, #1
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6812      	ldr	r2, [r2, #0]
 8001fd4:	430b      	orrs	r3, r1
 8001fd6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001fe2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	495c      	ldr	r1, [pc, #368]	; (800215c <HAL_I2C_Init+0x274>)
 8001fec:	428b      	cmp	r3, r1
 8001fee:	d819      	bhi.n	8002024 <HAL_I2C_Init+0x13c>
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	1e59      	subs	r1, r3, #1
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ffe:	1c59      	adds	r1, r3, #1
 8002000:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002004:	400b      	ands	r3, r1
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00a      	beq.n	8002020 <HAL_I2C_Init+0x138>
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	1e59      	subs	r1, r3, #1
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	fbb1 f3f3 	udiv	r3, r1, r3
 8002018:	3301      	adds	r3, #1
 800201a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800201e:	e051      	b.n	80020c4 <HAL_I2C_Init+0x1dc>
 8002020:	2304      	movs	r3, #4
 8002022:	e04f      	b.n	80020c4 <HAL_I2C_Init+0x1dc>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d111      	bne.n	8002050 <HAL_I2C_Init+0x168>
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	1e58      	subs	r0, r3, #1
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6859      	ldr	r1, [r3, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	440b      	add	r3, r1
 800203a:	fbb0 f3f3 	udiv	r3, r0, r3
 800203e:	3301      	adds	r3, #1
 8002040:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002044:	2b00      	cmp	r3, #0
 8002046:	bf0c      	ite	eq
 8002048:	2301      	moveq	r3, #1
 800204a:	2300      	movne	r3, #0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	e012      	b.n	8002076 <HAL_I2C_Init+0x18e>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	1e58      	subs	r0, r3, #1
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6859      	ldr	r1, [r3, #4]
 8002058:	460b      	mov	r3, r1
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	440b      	add	r3, r1
 800205e:	0099      	lsls	r1, r3, #2
 8002060:	440b      	add	r3, r1
 8002062:	fbb0 f3f3 	udiv	r3, r0, r3
 8002066:	3301      	adds	r3, #1
 8002068:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800206c:	2b00      	cmp	r3, #0
 800206e:	bf0c      	ite	eq
 8002070:	2301      	moveq	r3, #1
 8002072:	2300      	movne	r3, #0
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_I2C_Init+0x196>
 800207a:	2301      	movs	r3, #1
 800207c:	e022      	b.n	80020c4 <HAL_I2C_Init+0x1dc>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d10e      	bne.n	80020a4 <HAL_I2C_Init+0x1bc>
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	1e58      	subs	r0, r3, #1
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6859      	ldr	r1, [r3, #4]
 800208e:	460b      	mov	r3, r1
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	440b      	add	r3, r1
 8002094:	fbb0 f3f3 	udiv	r3, r0, r3
 8002098:	3301      	adds	r3, #1
 800209a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800209e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020a2:	e00f      	b.n	80020c4 <HAL_I2C_Init+0x1dc>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	1e58      	subs	r0, r3, #1
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6859      	ldr	r1, [r3, #4]
 80020ac:	460b      	mov	r3, r1
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	440b      	add	r3, r1
 80020b2:	0099      	lsls	r1, r3, #2
 80020b4:	440b      	add	r3, r1
 80020b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80020ba:	3301      	adds	r3, #1
 80020bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020c4:	6879      	ldr	r1, [r7, #4]
 80020c6:	6809      	ldr	r1, [r1, #0]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	69da      	ldr	r2, [r3, #28]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6a1b      	ldr	r3, [r3, #32]
 80020de:	431a      	orrs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80020f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	6911      	ldr	r1, [r2, #16]
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	68d2      	ldr	r2, [r2, #12]
 80020fe:	4311      	orrs	r1, r2
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	6812      	ldr	r2, [r2, #0]
 8002104:	430b      	orrs	r3, r1
 8002106:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	695a      	ldr	r2, [r3, #20]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	431a      	orrs	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	430a      	orrs	r2, r1
 8002122:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f042 0201 	orr.w	r2, r2, #1
 8002132:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2220      	movs	r2, #32
 800213e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	000186a0 	.word	0x000186a0
 8002160:	001e847f 	.word	0x001e847f
 8002164:	003d08ff 	.word	0x003d08ff
 8002168:	431bde83 	.word	0x431bde83
 800216c:	10624dd3 	.word	0x10624dd3

08002170 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b088      	sub	sp, #32
 8002174:	af02      	add	r7, sp, #8
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	4608      	mov	r0, r1
 800217a:	4611      	mov	r1, r2
 800217c:	461a      	mov	r2, r3
 800217e:	4603      	mov	r3, r0
 8002180:	817b      	strh	r3, [r7, #10]
 8002182:	460b      	mov	r3, r1
 8002184:	813b      	strh	r3, [r7, #8]
 8002186:	4613      	mov	r3, r2
 8002188:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800218a:	f7ff fb0b 	bl	80017a4 <HAL_GetTick>
 800218e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b20      	cmp	r3, #32
 800219a:	f040 80d9 	bne.w	8002350 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	9300      	str	r3, [sp, #0]
 80021a2:	2319      	movs	r3, #25
 80021a4:	2201      	movs	r2, #1
 80021a6:	496d      	ldr	r1, [pc, #436]	; (800235c <HAL_I2C_Mem_Write+0x1ec>)
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f000 fccd 	bl	8002b48 <I2C_WaitOnFlagUntilTimeout>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80021b4:	2302      	movs	r3, #2
 80021b6:	e0cc      	b.n	8002352 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d101      	bne.n	80021c6 <HAL_I2C_Mem_Write+0x56>
 80021c2:	2302      	movs	r3, #2
 80021c4:	e0c5      	b.n	8002352 <HAL_I2C_Mem_Write+0x1e2>
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2201      	movs	r2, #1
 80021ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0301 	and.w	r3, r3, #1
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d007      	beq.n	80021ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f042 0201 	orr.w	r2, r2, #1
 80021ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2221      	movs	r2, #33	; 0x21
 8002200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2240      	movs	r2, #64	; 0x40
 8002208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6a3a      	ldr	r2, [r7, #32]
 8002216:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800221c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002222:	b29a      	uxth	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4a4d      	ldr	r2, [pc, #308]	; (8002360 <HAL_I2C_Mem_Write+0x1f0>)
 800222c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800222e:	88f8      	ldrh	r0, [r7, #6]
 8002230:	893a      	ldrh	r2, [r7, #8]
 8002232:	8979      	ldrh	r1, [r7, #10]
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	9301      	str	r3, [sp, #4]
 8002238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	4603      	mov	r3, r0
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f000 fb04 	bl	800284c <I2C_RequestMemoryWrite>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d052      	beq.n	80022f0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e081      	b.n	8002352 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800224e:	697a      	ldr	r2, [r7, #20]
 8002250:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f000 fd92 	bl	8002d7c <I2C_WaitOnTXEFlagUntilTimeout>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00d      	beq.n	800227a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002262:	2b04      	cmp	r3, #4
 8002264:	d107      	bne.n	8002276 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002274:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e06b      	b.n	8002352 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227e:	781a      	ldrb	r2, [r3, #0]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228a:	1c5a      	adds	r2, r3, #1
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002294:	3b01      	subs	r3, #1
 8002296:	b29a      	uxth	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	3b01      	subs	r3, #1
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	695b      	ldr	r3, [r3, #20]
 80022b0:	f003 0304 	and.w	r3, r3, #4
 80022b4:	2b04      	cmp	r3, #4
 80022b6:	d11b      	bne.n	80022f0 <HAL_I2C_Mem_Write+0x180>
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d017      	beq.n	80022f0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c4:	781a      	ldrb	r2, [r3, #0]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d0:	1c5a      	adds	r2, r3, #1
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022da:	3b01      	subs	r3, #1
 80022dc:	b29a      	uxth	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	3b01      	subs	r3, #1
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1aa      	bne.n	800224e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022f8:	697a      	ldr	r2, [r7, #20]
 80022fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f000 fd85 	bl	8002e0c <I2C_WaitOnBTFFlagUntilTimeout>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d00d      	beq.n	8002324 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230c:	2b04      	cmp	r3, #4
 800230e:	d107      	bne.n	8002320 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800231e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e016      	b.n	8002352 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002332:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2200      	movs	r2, #0
 8002348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800234c:	2300      	movs	r3, #0
 800234e:	e000      	b.n	8002352 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002350:	2302      	movs	r3, #2
  }
}
 8002352:	4618      	mov	r0, r3
 8002354:	3718      	adds	r7, #24
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	00100002 	.word	0x00100002
 8002360:	ffff0000 	.word	0xffff0000

08002364 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08c      	sub	sp, #48	; 0x30
 8002368:	af02      	add	r7, sp, #8
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	4608      	mov	r0, r1
 800236e:	4611      	mov	r1, r2
 8002370:	461a      	mov	r2, r3
 8002372:	4603      	mov	r3, r0
 8002374:	817b      	strh	r3, [r7, #10]
 8002376:	460b      	mov	r3, r1
 8002378:	813b      	strh	r3, [r7, #8]
 800237a:	4613      	mov	r3, r2
 800237c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800237e:	2300      	movs	r3, #0
 8002380:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002382:	f7ff fa0f 	bl	80017a4 <HAL_GetTick>
 8002386:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b20      	cmp	r3, #32
 8002392:	f040 8250 	bne.w	8002836 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	2319      	movs	r3, #25
 800239c:	2201      	movs	r2, #1
 800239e:	4982      	ldr	r1, [pc, #520]	; (80025a8 <HAL_I2C_Mem_Read+0x244>)
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f000 fbd1 	bl	8002b48 <I2C_WaitOnFlagUntilTimeout>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80023ac:	2302      	movs	r3, #2
 80023ae:	e243      	b.n	8002838 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d101      	bne.n	80023be <HAL_I2C_Mem_Read+0x5a>
 80023ba:	2302      	movs	r3, #2
 80023bc:	e23c      	b.n	8002838 <HAL_I2C_Mem_Read+0x4d4>
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d007      	beq.n	80023e4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0201 	orr.w	r2, r2, #1
 80023e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2222      	movs	r2, #34	; 0x22
 80023f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2240      	movs	r2, #64	; 0x40
 8002400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2200      	movs	r2, #0
 8002408:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800240e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002414:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800241a:	b29a      	uxth	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4a62      	ldr	r2, [pc, #392]	; (80025ac <HAL_I2C_Mem_Read+0x248>)
 8002424:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002426:	88f8      	ldrh	r0, [r7, #6]
 8002428:	893a      	ldrh	r2, [r7, #8]
 800242a:	8979      	ldrh	r1, [r7, #10]
 800242c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242e:	9301      	str	r3, [sp, #4]
 8002430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	4603      	mov	r3, r0
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f000 fa9e 	bl	8002978 <I2C_RequestMemoryRead>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e1f8      	b.n	8002838 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800244a:	2b00      	cmp	r3, #0
 800244c:	d113      	bne.n	8002476 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800244e:	2300      	movs	r3, #0
 8002450:	61fb      	str	r3, [r7, #28]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	61fb      	str	r3, [r7, #28]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	61fb      	str	r3, [r7, #28]
 8002462:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	e1cc      	b.n	8002810 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800247a:	2b01      	cmp	r3, #1
 800247c:	d11e      	bne.n	80024bc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800248c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800248e:	b672      	cpsid	i
}
 8002490:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002492:	2300      	movs	r3, #0
 8002494:	61bb      	str	r3, [r7, #24]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	695b      	ldr	r3, [r3, #20]
 800249c:	61bb      	str	r3, [r7, #24]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	61bb      	str	r3, [r7, #24]
 80024a6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80024b8:	b662      	cpsie	i
}
 80024ba:	e035      	b.n	8002528 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d11e      	bne.n	8002502 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024d2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024d4:	b672      	cpsid	i
}
 80024d6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	617b      	str	r3, [r7, #20]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80024fe:	b662      	cpsie	i
}
 8002500:	e012      	b.n	8002528 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002510:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002512:	2300      	movs	r3, #0
 8002514:	613b      	str	r3, [r7, #16]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	695b      	ldr	r3, [r3, #20]
 800251c:	613b      	str	r3, [r7, #16]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002528:	e172      	b.n	8002810 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800252e:	2b03      	cmp	r3, #3
 8002530:	f200 811f 	bhi.w	8002772 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002538:	2b01      	cmp	r3, #1
 800253a:	d123      	bne.n	8002584 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800253c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800253e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f000 fcab 	bl	8002e9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e173      	b.n	8002838 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	691a      	ldr	r2, [r3, #16]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255a:	b2d2      	uxtb	r2, r2
 800255c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002562:	1c5a      	adds	r2, r3, #1
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800256c:	3b01      	subs	r3, #1
 800256e:	b29a      	uxth	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002578:	b29b      	uxth	r3, r3
 800257a:	3b01      	subs	r3, #1
 800257c:	b29a      	uxth	r2, r3
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002582:	e145      	b.n	8002810 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002588:	2b02      	cmp	r3, #2
 800258a:	d152      	bne.n	8002632 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800258c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002592:	2200      	movs	r2, #0
 8002594:	4906      	ldr	r1, [pc, #24]	; (80025b0 <HAL_I2C_Mem_Read+0x24c>)
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	f000 fad6 	bl	8002b48 <I2C_WaitOnFlagUntilTimeout>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d008      	beq.n	80025b4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e148      	b.n	8002838 <HAL_I2C_Mem_Read+0x4d4>
 80025a6:	bf00      	nop
 80025a8:	00100002 	.word	0x00100002
 80025ac:	ffff0000 	.word	0xffff0000
 80025b0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80025b4:	b672      	cpsid	i
}
 80025b6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	691a      	ldr	r2, [r3, #16]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d2:	b2d2      	uxtb	r2, r2
 80025d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025da:	1c5a      	adds	r2, r3, #1
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e4:	3b01      	subs	r3, #1
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	3b01      	subs	r3, #1
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80025fa:	b662      	cpsie	i
}
 80025fc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	691a      	ldr	r2, [r3, #16]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002608:	b2d2      	uxtb	r2, r2
 800260a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002610:	1c5a      	adds	r2, r3, #1
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800261a:	3b01      	subs	r3, #1
 800261c:	b29a      	uxth	r2, r3
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002626:	b29b      	uxth	r3, r3
 8002628:	3b01      	subs	r3, #1
 800262a:	b29a      	uxth	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002630:	e0ee      	b.n	8002810 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002638:	2200      	movs	r2, #0
 800263a:	4981      	ldr	r1, [pc, #516]	; (8002840 <HAL_I2C_Mem_Read+0x4dc>)
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f000 fa83 	bl	8002b48 <I2C_WaitOnFlagUntilTimeout>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e0f5      	b.n	8002838 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800265a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800265c:	b672      	cpsid	i
}
 800265e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	691a      	ldr	r2, [r3, #16]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002672:	1c5a      	adds	r2, r3, #1
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800267c:	3b01      	subs	r3, #1
 800267e:	b29a      	uxth	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002688:	b29b      	uxth	r3, r3
 800268a:	3b01      	subs	r3, #1
 800268c:	b29a      	uxth	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002692:	4b6c      	ldr	r3, [pc, #432]	; (8002844 <HAL_I2C_Mem_Read+0x4e0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	08db      	lsrs	r3, r3, #3
 8002698:	4a6b      	ldr	r2, [pc, #428]	; (8002848 <HAL_I2C_Mem_Read+0x4e4>)
 800269a:	fba2 2303 	umull	r2, r3, r2, r3
 800269e:	0a1a      	lsrs	r2, r3, #8
 80026a0:	4613      	mov	r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4413      	add	r3, r2
 80026a6:	00da      	lsls	r2, r3, #3
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	3b01      	subs	r3, #1
 80026b0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80026b2:	6a3b      	ldr	r3, [r7, #32]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d118      	bne.n	80026ea <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2200      	movs	r2, #0
 80026bc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2220      	movs	r2, #32
 80026c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2200      	movs	r2, #0
 80026ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d2:	f043 0220 	orr.w	r2, r3, #32
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80026da:	b662      	cpsie	i
}
 80026dc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e0a6      	b.n	8002838 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	695b      	ldr	r3, [r3, #20]
 80026f0:	f003 0304 	and.w	r3, r3, #4
 80026f4:	2b04      	cmp	r3, #4
 80026f6:	d1d9      	bne.n	80026ac <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002706:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	691a      	ldr	r2, [r3, #16]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002712:	b2d2      	uxtb	r2, r2
 8002714:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271a:	1c5a      	adds	r2, r3, #1
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002724:	3b01      	subs	r3, #1
 8002726:	b29a      	uxth	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002730:	b29b      	uxth	r3, r3
 8002732:	3b01      	subs	r3, #1
 8002734:	b29a      	uxth	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800273a:	b662      	cpsie	i
}
 800273c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	691a      	ldr	r2, [r3, #16]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002748:	b2d2      	uxtb	r2, r2
 800274a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002750:	1c5a      	adds	r2, r3, #1
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800275a:	3b01      	subs	r3, #1
 800275c:	b29a      	uxth	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002766:	b29b      	uxth	r3, r3
 8002768:	3b01      	subs	r3, #1
 800276a:	b29a      	uxth	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002770:	e04e      	b.n	8002810 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002772:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002774:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 fb90 	bl	8002e9c <I2C_WaitOnRXNEFlagUntilTimeout>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e058      	b.n	8002838 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	691a      	ldr	r2, [r3, #16]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002798:	1c5a      	adds	r2, r3, #1
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027a2:	3b01      	subs	r3, #1
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	3b01      	subs	r3, #1
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	695b      	ldr	r3, [r3, #20]
 80027be:	f003 0304 	and.w	r3, r3, #4
 80027c2:	2b04      	cmp	r3, #4
 80027c4:	d124      	bne.n	8002810 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ca:	2b03      	cmp	r3, #3
 80027cc:	d107      	bne.n	80027de <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027dc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e8:	b2d2      	uxtb	r2, r2
 80027ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f0:	1c5a      	adds	r2, r3, #1
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027fa:	3b01      	subs	r3, #1
 80027fc:	b29a      	uxth	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002806:	b29b      	uxth	r3, r3
 8002808:	3b01      	subs	r3, #1
 800280a:	b29a      	uxth	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002814:	2b00      	cmp	r3, #0
 8002816:	f47f ae88 	bne.w	800252a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2220      	movs	r2, #32
 800281e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002832:	2300      	movs	r3, #0
 8002834:	e000      	b.n	8002838 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8002836:	2302      	movs	r3, #2
  }
}
 8002838:	4618      	mov	r0, r3
 800283a:	3728      	adds	r7, #40	; 0x28
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	00010004 	.word	0x00010004
 8002844:	20000000 	.word	0x20000000
 8002848:	14f8b589 	.word	0x14f8b589

0800284c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b088      	sub	sp, #32
 8002850:	af02      	add	r7, sp, #8
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	4608      	mov	r0, r1
 8002856:	4611      	mov	r1, r2
 8002858:	461a      	mov	r2, r3
 800285a:	4603      	mov	r3, r0
 800285c:	817b      	strh	r3, [r7, #10]
 800285e:	460b      	mov	r3, r1
 8002860:	813b      	strh	r3, [r7, #8]
 8002862:	4613      	mov	r3, r2
 8002864:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002874:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	6a3b      	ldr	r3, [r7, #32]
 800287c:	2200      	movs	r2, #0
 800287e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002882:	68f8      	ldr	r0, [r7, #12]
 8002884:	f000 f960 	bl	8002b48 <I2C_WaitOnFlagUntilTimeout>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d00d      	beq.n	80028aa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002898:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800289c:	d103      	bne.n	80028a6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028a4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e05f      	b.n	800296a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80028aa:	897b      	ldrh	r3, [r7, #10]
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	461a      	mov	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80028b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	6a3a      	ldr	r2, [r7, #32]
 80028be:	492d      	ldr	r1, [pc, #180]	; (8002974 <I2C_RequestMemoryWrite+0x128>)
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f000 f9bb 	bl	8002c3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e04c      	b.n	800296a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028d0:	2300      	movs	r3, #0
 80028d2:	617b      	str	r3, [r7, #20]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	699b      	ldr	r3, [r3, #24]
 80028e2:	617b      	str	r3, [r7, #20]
 80028e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028e8:	6a39      	ldr	r1, [r7, #32]
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f000 fa46 	bl	8002d7c <I2C_WaitOnTXEFlagUntilTimeout>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d00d      	beq.n	8002912 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	d107      	bne.n	800290e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800290c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e02b      	b.n	800296a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002912:	88fb      	ldrh	r3, [r7, #6]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d105      	bne.n	8002924 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002918:	893b      	ldrh	r3, [r7, #8]
 800291a:	b2da      	uxtb	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	611a      	str	r2, [r3, #16]
 8002922:	e021      	b.n	8002968 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002924:	893b      	ldrh	r3, [r7, #8]
 8002926:	0a1b      	lsrs	r3, r3, #8
 8002928:	b29b      	uxth	r3, r3
 800292a:	b2da      	uxtb	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002932:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002934:	6a39      	ldr	r1, [r7, #32]
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f000 fa20 	bl	8002d7c <I2C_WaitOnTXEFlagUntilTimeout>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00d      	beq.n	800295e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002946:	2b04      	cmp	r3, #4
 8002948:	d107      	bne.n	800295a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002958:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e005      	b.n	800296a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800295e:	893b      	ldrh	r3, [r7, #8]
 8002960:	b2da      	uxtb	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3718      	adds	r7, #24
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	00010002 	.word	0x00010002

08002978 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b088      	sub	sp, #32
 800297c:	af02      	add	r7, sp, #8
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	4608      	mov	r0, r1
 8002982:	4611      	mov	r1, r2
 8002984:	461a      	mov	r2, r3
 8002986:	4603      	mov	r3, r0
 8002988:	817b      	strh	r3, [r7, #10]
 800298a:	460b      	mov	r3, r1
 800298c:	813b      	strh	r3, [r7, #8]
 800298e:	4613      	mov	r3, r2
 8002990:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029a0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	6a3b      	ldr	r3, [r7, #32]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f000 f8c2 	bl	8002b48 <I2C_WaitOnFlagUntilTimeout>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00d      	beq.n	80029e6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029d8:	d103      	bne.n	80029e2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e0aa      	b.n	8002b3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80029e6:	897b      	ldrh	r3, [r7, #10]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	461a      	mov	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80029f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f8:	6a3a      	ldr	r2, [r7, #32]
 80029fa:	4952      	ldr	r1, [pc, #328]	; (8002b44 <I2C_RequestMemoryRead+0x1cc>)
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f000 f91d 	bl	8002c3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e097      	b.n	8002b3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	617b      	str	r3, [r7, #20]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	617b      	str	r3, [r7, #20]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	699b      	ldr	r3, [r3, #24]
 8002a1e:	617b      	str	r3, [r7, #20]
 8002a20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a24:	6a39      	ldr	r1, [r7, #32]
 8002a26:	68f8      	ldr	r0, [r7, #12]
 8002a28:	f000 f9a8 	bl	8002d7c <I2C_WaitOnTXEFlagUntilTimeout>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00d      	beq.n	8002a4e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	2b04      	cmp	r3, #4
 8002a38:	d107      	bne.n	8002a4a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e076      	b.n	8002b3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a4e:	88fb      	ldrh	r3, [r7, #6]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d105      	bne.n	8002a60 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a54:	893b      	ldrh	r3, [r7, #8]
 8002a56:	b2da      	uxtb	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	611a      	str	r2, [r3, #16]
 8002a5e:	e021      	b.n	8002aa4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002a60:	893b      	ldrh	r3, [r7, #8]
 8002a62:	0a1b      	lsrs	r3, r3, #8
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	b2da      	uxtb	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a70:	6a39      	ldr	r1, [r7, #32]
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 f982 	bl	8002d7c <I2C_WaitOnTXEFlagUntilTimeout>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00d      	beq.n	8002a9a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	2b04      	cmp	r3, #4
 8002a84:	d107      	bne.n	8002a96 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e050      	b.n	8002b3c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002a9a:	893b      	ldrh	r3, [r7, #8]
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aa6:	6a39      	ldr	r1, [r7, #32]
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 f967 	bl	8002d7c <I2C_WaitOnTXEFlagUntilTimeout>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00d      	beq.n	8002ad0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	2b04      	cmp	r3, #4
 8002aba:	d107      	bne.n	8002acc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e035      	b.n	8002b3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ade:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	6a3b      	ldr	r3, [r7, #32]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002aec:	68f8      	ldr	r0, [r7, #12]
 8002aee:	f000 f82b 	bl	8002b48 <I2C_WaitOnFlagUntilTimeout>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00d      	beq.n	8002b14 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b06:	d103      	bne.n	8002b10 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e013      	b.n	8002b3c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002b14:	897b      	ldrh	r3, [r7, #10]
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	f043 0301 	orr.w	r3, r3, #1
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b26:	6a3a      	ldr	r2, [r7, #32]
 8002b28:	4906      	ldr	r1, [pc, #24]	; (8002b44 <I2C_RequestMemoryRead+0x1cc>)
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f000 f886 	bl	8002c3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3718      	adds	r7, #24
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	00010002 	.word	0x00010002

08002b48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	60b9      	str	r1, [r7, #8]
 8002b52:	603b      	str	r3, [r7, #0]
 8002b54:	4613      	mov	r3, r2
 8002b56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b58:	e048      	b.n	8002bec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b60:	d044      	beq.n	8002bec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b62:	f7fe fe1f 	bl	80017a4 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d302      	bcc.n	8002b78 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d139      	bne.n	8002bec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	0c1b      	lsrs	r3, r3, #16
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d10d      	bne.n	8002b9e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	43da      	mvns	r2, r3
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	bf0c      	ite	eq
 8002b94:	2301      	moveq	r3, #1
 8002b96:	2300      	movne	r3, #0
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	e00c      	b.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	43da      	mvns	r2, r3
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	bf0c      	ite	eq
 8002bb0:	2301      	moveq	r3, #1
 8002bb2:	2300      	movne	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d116      	bne.n	8002bec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd8:	f043 0220 	orr.w	r2, r3, #32
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e023      	b.n	8002c34 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	0c1b      	lsrs	r3, r3, #16
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d10d      	bne.n	8002c12 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	43da      	mvns	r2, r3
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	4013      	ands	r3, r2
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	bf0c      	ite	eq
 8002c08:	2301      	moveq	r3, #1
 8002c0a:	2300      	movne	r3, #0
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	461a      	mov	r2, r3
 8002c10:	e00c      	b.n	8002c2c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	43da      	mvns	r2, r3
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	bf0c      	ite	eq
 8002c24:	2301      	moveq	r3, #1
 8002c26:	2300      	movne	r3, #0
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	79fb      	ldrb	r3, [r7, #7]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d093      	beq.n	8002b5a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
 8002c48:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c4a:	e071      	b.n	8002d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c5a:	d123      	bne.n	8002ca4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c6a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c74:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2220      	movs	r2, #32
 8002c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c90:	f043 0204 	orr.w	r2, r3, #4
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e067      	b.n	8002d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002caa:	d041      	beq.n	8002d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cac:	f7fe fd7a 	bl	80017a4 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d302      	bcc.n	8002cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d136      	bne.n	8002d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	0c1b      	lsrs	r3, r3, #16
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d10c      	bne.n	8002ce6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	695b      	ldr	r3, [r3, #20]
 8002cd2:	43da      	mvns	r2, r3
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	bf14      	ite	ne
 8002cde:	2301      	movne	r3, #1
 8002ce0:	2300      	moveq	r3, #0
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	e00b      	b.n	8002cfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	43da      	mvns	r2, r3
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	bf14      	ite	ne
 8002cf8:	2301      	movne	r3, #1
 8002cfa:	2300      	moveq	r3, #0
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d016      	beq.n	8002d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	f043 0220 	orr.w	r2, r3, #32
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e021      	b.n	8002d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	0c1b      	lsrs	r3, r3, #16
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d10c      	bne.n	8002d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	695b      	ldr	r3, [r3, #20]
 8002d40:	43da      	mvns	r2, r3
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	4013      	ands	r3, r2
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bf14      	ite	ne
 8002d4c:	2301      	movne	r3, #1
 8002d4e:	2300      	moveq	r3, #0
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	e00b      	b.n	8002d6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	699b      	ldr	r3, [r3, #24]
 8002d5a:	43da      	mvns	r2, r3
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	bf14      	ite	ne
 8002d66:	2301      	movne	r3, #1
 8002d68:	2300      	moveq	r3, #0
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f47f af6d 	bne.w	8002c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d88:	e034      	b.n	8002df4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f000 f8e3 	bl	8002f56 <I2C_IsAcknowledgeFailed>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e034      	b.n	8002e04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da0:	d028      	beq.n	8002df4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002da2:	f7fe fcff 	bl	80017a4 <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	68ba      	ldr	r2, [r7, #8]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d302      	bcc.n	8002db8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d11d      	bne.n	8002df4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dc2:	2b80      	cmp	r3, #128	; 0x80
 8002dc4:	d016      	beq.n	8002df4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de0:	f043 0220 	orr.w	r2, r3, #32
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e007      	b.n	8002e04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dfe:	2b80      	cmp	r3, #128	; 0x80
 8002e00:	d1c3      	bne.n	8002d8a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3710      	adds	r7, #16
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e18:	e034      	b.n	8002e84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f000 f89b 	bl	8002f56 <I2C_IsAcknowledgeFailed>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e034      	b.n	8002e94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e30:	d028      	beq.n	8002e84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e32:	f7fe fcb7 	bl	80017a4 <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	68ba      	ldr	r2, [r7, #8]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d302      	bcc.n	8002e48 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d11d      	bne.n	8002e84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f003 0304 	and.w	r3, r3, #4
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d016      	beq.n	8002e84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2220      	movs	r2, #32
 8002e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e70:	f043 0220 	orr.w	r2, r3, #32
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e007      	b.n	8002e94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	f003 0304 	and.w	r3, r3, #4
 8002e8e:	2b04      	cmp	r3, #4
 8002e90:	d1c3      	bne.n	8002e1a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e92:	2300      	movs	r3, #0
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3710      	adds	r7, #16
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ea8:	e049      	b.n	8002f3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	f003 0310 	and.w	r3, r3, #16
 8002eb4:	2b10      	cmp	r3, #16
 8002eb6:	d119      	bne.n	8002eec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f06f 0210 	mvn.w	r2, #16
 8002ec0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2220      	movs	r2, #32
 8002ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e030      	b.n	8002f4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eec:	f7fe fc5a 	bl	80017a4 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d302      	bcc.n	8002f02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d11d      	bne.n	8002f3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	695b      	ldr	r3, [r3, #20]
 8002f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f0c:	2b40      	cmp	r3, #64	; 0x40
 8002f0e:	d016      	beq.n	8002f3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2220      	movs	r2, #32
 8002f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2a:	f043 0220 	orr.w	r2, r3, #32
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e007      	b.n	8002f4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f48:	2b40      	cmp	r3, #64	; 0x40
 8002f4a:	d1ae      	bne.n	8002eaa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b083      	sub	sp, #12
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f6c:	d11b      	bne.n	8002fa6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f76:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2220      	movs	r2, #32
 8002f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	f043 0204 	orr.w	r2, r3, #4
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e000      	b.n	8002fa8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc80      	pop	{r7}
 8002fb0:	4770      	bx	lr
	...

08002fb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d101      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e26c      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	f000 8087 	beq.w	80030e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fd4:	4b92      	ldr	r3, [pc, #584]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f003 030c 	and.w	r3, r3, #12
 8002fdc:	2b04      	cmp	r3, #4
 8002fde:	d00c      	beq.n	8002ffa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fe0:	4b8f      	ldr	r3, [pc, #572]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f003 030c 	and.w	r3, r3, #12
 8002fe8:	2b08      	cmp	r3, #8
 8002fea:	d112      	bne.n	8003012 <HAL_RCC_OscConfig+0x5e>
 8002fec:	4b8c      	ldr	r3, [pc, #560]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ff8:	d10b      	bne.n	8003012 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ffa:	4b89      	ldr	r3, [pc, #548]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d06c      	beq.n	80030e0 <HAL_RCC_OscConfig+0x12c>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d168      	bne.n	80030e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e246      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800301a:	d106      	bne.n	800302a <HAL_RCC_OscConfig+0x76>
 800301c:	4b80      	ldr	r3, [pc, #512]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a7f      	ldr	r2, [pc, #508]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003022:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003026:	6013      	str	r3, [r2, #0]
 8003028:	e02e      	b.n	8003088 <HAL_RCC_OscConfig+0xd4>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10c      	bne.n	800304c <HAL_RCC_OscConfig+0x98>
 8003032:	4b7b      	ldr	r3, [pc, #492]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a7a      	ldr	r2, [pc, #488]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003038:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	4b78      	ldr	r3, [pc, #480]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a77      	ldr	r2, [pc, #476]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003044:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003048:	6013      	str	r3, [r2, #0]
 800304a:	e01d      	b.n	8003088 <HAL_RCC_OscConfig+0xd4>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003054:	d10c      	bne.n	8003070 <HAL_RCC_OscConfig+0xbc>
 8003056:	4b72      	ldr	r3, [pc, #456]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a71      	ldr	r2, [pc, #452]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 800305c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003060:	6013      	str	r3, [r2, #0]
 8003062:	4b6f      	ldr	r3, [pc, #444]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a6e      	ldr	r2, [pc, #440]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003068:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	e00b      	b.n	8003088 <HAL_RCC_OscConfig+0xd4>
 8003070:	4b6b      	ldr	r3, [pc, #428]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a6a      	ldr	r2, [pc, #424]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003076:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800307a:	6013      	str	r3, [r2, #0]
 800307c:	4b68      	ldr	r3, [pc, #416]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a67      	ldr	r2, [pc, #412]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003082:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003086:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d013      	beq.n	80030b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003090:	f7fe fb88 	bl	80017a4 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003098:	f7fe fb84 	bl	80017a4 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b64      	cmp	r3, #100	; 0x64
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e1fa      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030aa:	4b5d      	ldr	r3, [pc, #372]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d0f0      	beq.n	8003098 <HAL_RCC_OscConfig+0xe4>
 80030b6:	e014      	b.n	80030e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b8:	f7fe fb74 	bl	80017a4 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030c0:	f7fe fb70 	bl	80017a4 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b64      	cmp	r3, #100	; 0x64
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e1e6      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030d2:	4b53      	ldr	r3, [pc, #332]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f0      	bne.n	80030c0 <HAL_RCC_OscConfig+0x10c>
 80030de:	e000      	b.n	80030e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d063      	beq.n	80031b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030ee:	4b4c      	ldr	r3, [pc, #304]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f003 030c 	and.w	r3, r3, #12
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00b      	beq.n	8003112 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030fa:	4b49      	ldr	r3, [pc, #292]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f003 030c 	and.w	r3, r3, #12
 8003102:	2b08      	cmp	r3, #8
 8003104:	d11c      	bne.n	8003140 <HAL_RCC_OscConfig+0x18c>
 8003106:	4b46      	ldr	r3, [pc, #280]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d116      	bne.n	8003140 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003112:	4b43      	ldr	r3, [pc, #268]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d005      	beq.n	800312a <HAL_RCC_OscConfig+0x176>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d001      	beq.n	800312a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e1ba      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800312a:	4b3d      	ldr	r3, [pc, #244]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	4939      	ldr	r1, [pc, #228]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 800313a:	4313      	orrs	r3, r2
 800313c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800313e:	e03a      	b.n	80031b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d020      	beq.n	800318a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003148:	4b36      	ldr	r3, [pc, #216]	; (8003224 <HAL_RCC_OscConfig+0x270>)
 800314a:	2201      	movs	r2, #1
 800314c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800314e:	f7fe fb29 	bl	80017a4 <HAL_GetTick>
 8003152:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003154:	e008      	b.n	8003168 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003156:	f7fe fb25 	bl	80017a4 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d901      	bls.n	8003168 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e19b      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003168:	4b2d      	ldr	r3, [pc, #180]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	2b00      	cmp	r3, #0
 8003172:	d0f0      	beq.n	8003156 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003174:	4b2a      	ldr	r3, [pc, #168]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	695b      	ldr	r3, [r3, #20]
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	4927      	ldr	r1, [pc, #156]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 8003184:	4313      	orrs	r3, r2
 8003186:	600b      	str	r3, [r1, #0]
 8003188:	e015      	b.n	80031b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800318a:	4b26      	ldr	r3, [pc, #152]	; (8003224 <HAL_RCC_OscConfig+0x270>)
 800318c:	2200      	movs	r2, #0
 800318e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003190:	f7fe fb08 	bl	80017a4 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003198:	f7fe fb04 	bl	80017a4 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e17a      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031aa:	4b1d      	ldr	r3, [pc, #116]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0308 	and.w	r3, r3, #8
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d03a      	beq.n	8003238 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d019      	beq.n	80031fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031ca:	4b17      	ldr	r3, [pc, #92]	; (8003228 <HAL_RCC_OscConfig+0x274>)
 80031cc:	2201      	movs	r2, #1
 80031ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031d0:	f7fe fae8 	bl	80017a4 <HAL_GetTick>
 80031d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031d6:	e008      	b.n	80031ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031d8:	f7fe fae4 	bl	80017a4 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d901      	bls.n	80031ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e15a      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ea:	4b0d      	ldr	r3, [pc, #52]	; (8003220 <HAL_RCC_OscConfig+0x26c>)
 80031ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d0f0      	beq.n	80031d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031f6:	2001      	movs	r0, #1
 80031f8:	f000 facc 	bl	8003794 <RCC_Delay>
 80031fc:	e01c      	b.n	8003238 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031fe:	4b0a      	ldr	r3, [pc, #40]	; (8003228 <HAL_RCC_OscConfig+0x274>)
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003204:	f7fe face 	bl	80017a4 <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800320a:	e00f      	b.n	800322c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800320c:	f7fe faca 	bl	80017a4 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b02      	cmp	r3, #2
 8003218:	d908      	bls.n	800322c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e140      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
 800321e:	bf00      	nop
 8003220:	40021000 	.word	0x40021000
 8003224:	42420000 	.word	0x42420000
 8003228:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800322c:	4b9e      	ldr	r3, [pc, #632]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 800322e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1e9      	bne.n	800320c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 80a6 	beq.w	8003392 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003246:	2300      	movs	r3, #0
 8003248:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800324a:	4b97      	ldr	r3, [pc, #604]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10d      	bne.n	8003272 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003256:	4b94      	ldr	r3, [pc, #592]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	4a93      	ldr	r2, [pc, #588]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 800325c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003260:	61d3      	str	r3, [r2, #28]
 8003262:	4b91      	ldr	r3, [pc, #580]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 8003264:	69db      	ldr	r3, [r3, #28]
 8003266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800326a:	60bb      	str	r3, [r7, #8]
 800326c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800326e:	2301      	movs	r3, #1
 8003270:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003272:	4b8e      	ldr	r3, [pc, #568]	; (80034ac <HAL_RCC_OscConfig+0x4f8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800327a:	2b00      	cmp	r3, #0
 800327c:	d118      	bne.n	80032b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800327e:	4b8b      	ldr	r3, [pc, #556]	; (80034ac <HAL_RCC_OscConfig+0x4f8>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a8a      	ldr	r2, [pc, #552]	; (80034ac <HAL_RCC_OscConfig+0x4f8>)
 8003284:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800328a:	f7fe fa8b 	bl	80017a4 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003292:	f7fe fa87 	bl	80017a4 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b64      	cmp	r3, #100	; 0x64
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e0fd      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a4:	4b81      	ldr	r3, [pc, #516]	; (80034ac <HAL_RCC_OscConfig+0x4f8>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d0f0      	beq.n	8003292 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d106      	bne.n	80032c6 <HAL_RCC_OscConfig+0x312>
 80032b8:	4b7b      	ldr	r3, [pc, #492]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	4a7a      	ldr	r2, [pc, #488]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80032be:	f043 0301 	orr.w	r3, r3, #1
 80032c2:	6213      	str	r3, [r2, #32]
 80032c4:	e02d      	b.n	8003322 <HAL_RCC_OscConfig+0x36e>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d10c      	bne.n	80032e8 <HAL_RCC_OscConfig+0x334>
 80032ce:	4b76      	ldr	r3, [pc, #472]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	4a75      	ldr	r2, [pc, #468]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80032d4:	f023 0301 	bic.w	r3, r3, #1
 80032d8:	6213      	str	r3, [r2, #32]
 80032da:	4b73      	ldr	r3, [pc, #460]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	4a72      	ldr	r2, [pc, #456]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80032e0:	f023 0304 	bic.w	r3, r3, #4
 80032e4:	6213      	str	r3, [r2, #32]
 80032e6:	e01c      	b.n	8003322 <HAL_RCC_OscConfig+0x36e>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	2b05      	cmp	r3, #5
 80032ee:	d10c      	bne.n	800330a <HAL_RCC_OscConfig+0x356>
 80032f0:	4b6d      	ldr	r3, [pc, #436]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	4a6c      	ldr	r2, [pc, #432]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80032f6:	f043 0304 	orr.w	r3, r3, #4
 80032fa:	6213      	str	r3, [r2, #32]
 80032fc:	4b6a      	ldr	r3, [pc, #424]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80032fe:	6a1b      	ldr	r3, [r3, #32]
 8003300:	4a69      	ldr	r2, [pc, #420]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 8003302:	f043 0301 	orr.w	r3, r3, #1
 8003306:	6213      	str	r3, [r2, #32]
 8003308:	e00b      	b.n	8003322 <HAL_RCC_OscConfig+0x36e>
 800330a:	4b67      	ldr	r3, [pc, #412]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	4a66      	ldr	r2, [pc, #408]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 8003310:	f023 0301 	bic.w	r3, r3, #1
 8003314:	6213      	str	r3, [r2, #32]
 8003316:	4b64      	ldr	r3, [pc, #400]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	4a63      	ldr	r2, [pc, #396]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 800331c:	f023 0304 	bic.w	r3, r3, #4
 8003320:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d015      	beq.n	8003356 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800332a:	f7fe fa3b 	bl	80017a4 <HAL_GetTick>
 800332e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003330:	e00a      	b.n	8003348 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003332:	f7fe fa37 	bl	80017a4 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003340:	4293      	cmp	r3, r2
 8003342:	d901      	bls.n	8003348 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003344:	2303      	movs	r3, #3
 8003346:	e0ab      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003348:	4b57      	ldr	r3, [pc, #348]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 800334a:	6a1b      	ldr	r3, [r3, #32]
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	2b00      	cmp	r3, #0
 8003352:	d0ee      	beq.n	8003332 <HAL_RCC_OscConfig+0x37e>
 8003354:	e014      	b.n	8003380 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003356:	f7fe fa25 	bl	80017a4 <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800335c:	e00a      	b.n	8003374 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800335e:	f7fe fa21 	bl	80017a4 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	f241 3288 	movw	r2, #5000	; 0x1388
 800336c:	4293      	cmp	r3, r2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e095      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003374:	4b4c      	ldr	r3, [pc, #304]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	f003 0302 	and.w	r3, r3, #2
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1ee      	bne.n	800335e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003380:	7dfb      	ldrb	r3, [r7, #23]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d105      	bne.n	8003392 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003386:	4b48      	ldr	r3, [pc, #288]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	4a47      	ldr	r2, [pc, #284]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 800338c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003390:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	69db      	ldr	r3, [r3, #28]
 8003396:	2b00      	cmp	r3, #0
 8003398:	f000 8081 	beq.w	800349e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800339c:	4b42      	ldr	r3, [pc, #264]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f003 030c 	and.w	r3, r3, #12
 80033a4:	2b08      	cmp	r3, #8
 80033a6:	d061      	beq.n	800346c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	69db      	ldr	r3, [r3, #28]
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d146      	bne.n	800343e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033b0:	4b3f      	ldr	r3, [pc, #252]	; (80034b0 <HAL_RCC_OscConfig+0x4fc>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b6:	f7fe f9f5 	bl	80017a4 <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033bc:	e008      	b.n	80033d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033be:	f7fe f9f1 	bl	80017a4 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d901      	bls.n	80033d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e067      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033d0:	4b35      	ldr	r3, [pc, #212]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d1f0      	bne.n	80033be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033e4:	d108      	bne.n	80033f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033e6:	4b30      	ldr	r3, [pc, #192]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	492d      	ldr	r1, [pc, #180]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033f8:	4b2b      	ldr	r3, [pc, #172]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a19      	ldr	r1, [r3, #32]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003408:	430b      	orrs	r3, r1
 800340a:	4927      	ldr	r1, [pc, #156]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 800340c:	4313      	orrs	r3, r2
 800340e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003410:	4b27      	ldr	r3, [pc, #156]	; (80034b0 <HAL_RCC_OscConfig+0x4fc>)
 8003412:	2201      	movs	r2, #1
 8003414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003416:	f7fe f9c5 	bl	80017a4 <HAL_GetTick>
 800341a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800341c:	e008      	b.n	8003430 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800341e:	f7fe f9c1 	bl	80017a4 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	2b02      	cmp	r3, #2
 800342a:	d901      	bls.n	8003430 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e037      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003430:	4b1d      	ldr	r3, [pc, #116]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d0f0      	beq.n	800341e <HAL_RCC_OscConfig+0x46a>
 800343c:	e02f      	b.n	800349e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800343e:	4b1c      	ldr	r3, [pc, #112]	; (80034b0 <HAL_RCC_OscConfig+0x4fc>)
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003444:	f7fe f9ae 	bl	80017a4 <HAL_GetTick>
 8003448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800344a:	e008      	b.n	800345e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800344c:	f7fe f9aa 	bl	80017a4 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e020      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800345e:	4b12      	ldr	r3, [pc, #72]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1f0      	bne.n	800344c <HAL_RCC_OscConfig+0x498>
 800346a:	e018      	b.n	800349e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	69db      	ldr	r3, [r3, #28]
 8003470:	2b01      	cmp	r3, #1
 8003472:	d101      	bne.n	8003478 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e013      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003478:	4b0b      	ldr	r3, [pc, #44]	; (80034a8 <HAL_RCC_OscConfig+0x4f4>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	429a      	cmp	r2, r3
 800348a:	d106      	bne.n	800349a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003496:	429a      	cmp	r2, r3
 8003498:	d001      	beq.n	800349e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3718      	adds	r7, #24
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	40021000 	.word	0x40021000
 80034ac:	40007000 	.word	0x40007000
 80034b0:	42420060 	.word	0x42420060

080034b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0d0      	b.n	800366a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034c8:	4b6a      	ldr	r3, [pc, #424]	; (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	683a      	ldr	r2, [r7, #0]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d910      	bls.n	80034f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d6:	4b67      	ldr	r3, [pc, #412]	; (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f023 0207 	bic.w	r2, r3, #7
 80034de:	4965      	ldr	r1, [pc, #404]	; (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034e6:	4b63      	ldr	r3, [pc, #396]	; (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d001      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e0b8      	b.n	800366a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d020      	beq.n	8003546 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0304 	and.w	r3, r3, #4
 800350c:	2b00      	cmp	r3, #0
 800350e:	d005      	beq.n	800351c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003510:	4b59      	ldr	r3, [pc, #356]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	4a58      	ldr	r2, [pc, #352]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003516:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800351a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0308 	and.w	r3, r3, #8
 8003524:	2b00      	cmp	r3, #0
 8003526:	d005      	beq.n	8003534 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003528:	4b53      	ldr	r3, [pc, #332]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	4a52      	ldr	r2, [pc, #328]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 800352e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003532:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003534:	4b50      	ldr	r3, [pc, #320]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	494d      	ldr	r1, [pc, #308]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003542:	4313      	orrs	r3, r2
 8003544:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d040      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b01      	cmp	r3, #1
 8003558:	d107      	bne.n	800356a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800355a:	4b47      	ldr	r3, [pc, #284]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d115      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e07f      	b.n	800366a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b02      	cmp	r3, #2
 8003570:	d107      	bne.n	8003582 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003572:	4b41      	ldr	r3, [pc, #260]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d109      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e073      	b.n	800366a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003582:	4b3d      	ldr	r3, [pc, #244]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e06b      	b.n	800366a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003592:	4b39      	ldr	r3, [pc, #228]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f023 0203 	bic.w	r2, r3, #3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	4936      	ldr	r1, [pc, #216]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035a4:	f7fe f8fe 	bl	80017a4 <HAL_GetTick>
 80035a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035aa:	e00a      	b.n	80035c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ac:	f7fe f8fa 	bl	80017a4 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e053      	b.n	800366a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c2:	4b2d      	ldr	r3, [pc, #180]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f003 020c 	and.w	r2, r3, #12
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d1eb      	bne.n	80035ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035d4:	4b27      	ldr	r3, [pc, #156]	; (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d210      	bcs.n	8003604 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e2:	4b24      	ldr	r3, [pc, #144]	; (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f023 0207 	bic.w	r2, r3, #7
 80035ea:	4922      	ldr	r1, [pc, #136]	; (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f2:	4b20      	ldr	r3, [pc, #128]	; (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0307 	and.w	r3, r3, #7
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d001      	beq.n	8003604 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e032      	b.n	800366a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b00      	cmp	r3, #0
 800360e:	d008      	beq.n	8003622 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003610:	4b19      	ldr	r3, [pc, #100]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	4916      	ldr	r1, [pc, #88]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	4313      	orrs	r3, r2
 8003620:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d009      	beq.n	8003642 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800362e:	4b12      	ldr	r3, [pc, #72]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	00db      	lsls	r3, r3, #3
 800363c:	490e      	ldr	r1, [pc, #56]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 800363e:	4313      	orrs	r3, r2
 8003640:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003642:	f000 f821 	bl	8003688 <HAL_RCC_GetSysClockFreq>
 8003646:	4602      	mov	r2, r0
 8003648:	4b0b      	ldr	r3, [pc, #44]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	091b      	lsrs	r3, r3, #4
 800364e:	f003 030f 	and.w	r3, r3, #15
 8003652:	490a      	ldr	r1, [pc, #40]	; (800367c <HAL_RCC_ClockConfig+0x1c8>)
 8003654:	5ccb      	ldrb	r3, [r1, r3]
 8003656:	fa22 f303 	lsr.w	r3, r2, r3
 800365a:	4a09      	ldr	r2, [pc, #36]	; (8003680 <HAL_RCC_ClockConfig+0x1cc>)
 800365c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800365e:	4b09      	ldr	r3, [pc, #36]	; (8003684 <HAL_RCC_ClockConfig+0x1d0>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4618      	mov	r0, r3
 8003664:	f7fe f85c 	bl	8001720 <HAL_InitTick>

  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40022000 	.word	0x40022000
 8003678:	40021000 	.word	0x40021000
 800367c:	08005728 	.word	0x08005728
 8003680:	20000000 	.word	0x20000000
 8003684:	20000004 	.word	0x20000004

08003688 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003688:	b480      	push	{r7}
 800368a:	b087      	sub	sp, #28
 800368c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800368e:	2300      	movs	r3, #0
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	2300      	movs	r3, #0
 8003694:	60bb      	str	r3, [r7, #8]
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
 800369a:	2300      	movs	r3, #0
 800369c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800369e:	2300      	movs	r3, #0
 80036a0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036a2:	4b1e      	ldr	r3, [pc, #120]	; (800371c <HAL_RCC_GetSysClockFreq+0x94>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f003 030c 	and.w	r3, r3, #12
 80036ae:	2b04      	cmp	r3, #4
 80036b0:	d002      	beq.n	80036b8 <HAL_RCC_GetSysClockFreq+0x30>
 80036b2:	2b08      	cmp	r3, #8
 80036b4:	d003      	beq.n	80036be <HAL_RCC_GetSysClockFreq+0x36>
 80036b6:	e027      	b.n	8003708 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036b8:	4b19      	ldr	r3, [pc, #100]	; (8003720 <HAL_RCC_GetSysClockFreq+0x98>)
 80036ba:	613b      	str	r3, [r7, #16]
      break;
 80036bc:	e027      	b.n	800370e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	0c9b      	lsrs	r3, r3, #18
 80036c2:	f003 030f 	and.w	r3, r3, #15
 80036c6:	4a17      	ldr	r2, [pc, #92]	; (8003724 <HAL_RCC_GetSysClockFreq+0x9c>)
 80036c8:	5cd3      	ldrb	r3, [r2, r3]
 80036ca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d010      	beq.n	80036f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036d6:	4b11      	ldr	r3, [pc, #68]	; (800371c <HAL_RCC_GetSysClockFreq+0x94>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	0c5b      	lsrs	r3, r3, #17
 80036dc:	f003 0301 	and.w	r3, r3, #1
 80036e0:	4a11      	ldr	r2, [pc, #68]	; (8003728 <HAL_RCC_GetSysClockFreq+0xa0>)
 80036e2:	5cd3      	ldrb	r3, [r2, r3]
 80036e4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a0d      	ldr	r2, [pc, #52]	; (8003720 <HAL_RCC_GetSysClockFreq+0x98>)
 80036ea:	fb02 f203 	mul.w	r2, r2, r3
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f4:	617b      	str	r3, [r7, #20]
 80036f6:	e004      	b.n	8003702 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a0c      	ldr	r2, [pc, #48]	; (800372c <HAL_RCC_GetSysClockFreq+0xa4>)
 80036fc:	fb02 f303 	mul.w	r3, r2, r3
 8003700:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	613b      	str	r3, [r7, #16]
      break;
 8003706:	e002      	b.n	800370e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003708:	4b05      	ldr	r3, [pc, #20]	; (8003720 <HAL_RCC_GetSysClockFreq+0x98>)
 800370a:	613b      	str	r3, [r7, #16]
      break;
 800370c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800370e:	693b      	ldr	r3, [r7, #16]
}
 8003710:	4618      	mov	r0, r3
 8003712:	371c      	adds	r7, #28
 8003714:	46bd      	mov	sp, r7
 8003716:	bc80      	pop	{r7}
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	40021000 	.word	0x40021000
 8003720:	007a1200 	.word	0x007a1200
 8003724:	08005740 	.word	0x08005740
 8003728:	08005750 	.word	0x08005750
 800372c:	003d0900 	.word	0x003d0900

08003730 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003730:	b480      	push	{r7}
 8003732:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003734:	4b02      	ldr	r3, [pc, #8]	; (8003740 <HAL_RCC_GetHCLKFreq+0x10>)
 8003736:	681b      	ldr	r3, [r3, #0]
}
 8003738:	4618      	mov	r0, r3
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr
 8003740:	20000000 	.word	0x20000000

08003744 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003748:	f7ff fff2 	bl	8003730 <HAL_RCC_GetHCLKFreq>
 800374c:	4602      	mov	r2, r0
 800374e:	4b05      	ldr	r3, [pc, #20]	; (8003764 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	0a1b      	lsrs	r3, r3, #8
 8003754:	f003 0307 	and.w	r3, r3, #7
 8003758:	4903      	ldr	r1, [pc, #12]	; (8003768 <HAL_RCC_GetPCLK1Freq+0x24>)
 800375a:	5ccb      	ldrb	r3, [r1, r3]
 800375c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003760:	4618      	mov	r0, r3
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40021000 	.word	0x40021000
 8003768:	08005738 	.word	0x08005738

0800376c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003770:	f7ff ffde 	bl	8003730 <HAL_RCC_GetHCLKFreq>
 8003774:	4602      	mov	r2, r0
 8003776:	4b05      	ldr	r3, [pc, #20]	; (800378c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	0adb      	lsrs	r3, r3, #11
 800377c:	f003 0307 	and.w	r3, r3, #7
 8003780:	4903      	ldr	r1, [pc, #12]	; (8003790 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003782:	5ccb      	ldrb	r3, [r1, r3]
 8003784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003788:	4618      	mov	r0, r3
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40021000 	.word	0x40021000
 8003790:	08005738 	.word	0x08005738

08003794 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800379c:	4b0a      	ldr	r3, [pc, #40]	; (80037c8 <RCC_Delay+0x34>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a0a      	ldr	r2, [pc, #40]	; (80037cc <RCC_Delay+0x38>)
 80037a2:	fba2 2303 	umull	r2, r3, r2, r3
 80037a6:	0a5b      	lsrs	r3, r3, #9
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	fb02 f303 	mul.w	r3, r2, r3
 80037ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80037b0:	bf00      	nop
  }
  while (Delay --);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	1e5a      	subs	r2, r3, #1
 80037b6:	60fa      	str	r2, [r7, #12]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1f9      	bne.n	80037b0 <RCC_Delay+0x1c>
}
 80037bc:	bf00      	nop
 80037be:	bf00      	nop
 80037c0:	3714      	adds	r7, #20
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bc80      	pop	{r7}
 80037c6:	4770      	bx	lr
 80037c8:	20000000 	.word	0x20000000
 80037cc:	10624dd3 	.word	0x10624dd3

080037d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e076      	b.n	80038d0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d108      	bne.n	80037fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037f2:	d009      	beq.n	8003808 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	61da      	str	r2, [r3, #28]
 80037fa:	e005      	b.n	8003808 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d106      	bne.n	8003828 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7fd f99e 	bl	8000b64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2202      	movs	r2, #2
 800382c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800383e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003850:	431a      	orrs	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800385a:	431a      	orrs	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	f003 0302 	and.w	r3, r3, #2
 8003864:	431a      	orrs	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	431a      	orrs	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	699b      	ldr	r3, [r3, #24]
 8003874:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003878:	431a      	orrs	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003882:	431a      	orrs	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800388c:	ea42 0103 	orr.w	r1, r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003894:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	430a      	orrs	r2, r1
 800389e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	0c1a      	lsrs	r2, r3, #16
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f002 0204 	and.w	r2, r2, #4
 80038ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	69da      	ldr	r2, [r3, #28]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3708      	adds	r7, #8
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b08a      	sub	sp, #40	; 0x28
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
 80038e4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80038e6:	2301      	movs	r3, #1
 80038e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038ea:	f7fd ff5b 	bl	80017a4 <HAL_GetTick>
 80038ee:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038f6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80038fe:	887b      	ldrh	r3, [r7, #2]
 8003900:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003902:	7ffb      	ldrb	r3, [r7, #31]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d00c      	beq.n	8003922 <HAL_SPI_TransmitReceive+0x4a>
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800390e:	d106      	bne.n	800391e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d102      	bne.n	800391e <HAL_SPI_TransmitReceive+0x46>
 8003918:	7ffb      	ldrb	r3, [r7, #31]
 800391a:	2b04      	cmp	r3, #4
 800391c:	d001      	beq.n	8003922 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800391e:	2302      	movs	r3, #2
 8003920:	e17f      	b.n	8003c22 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d005      	beq.n	8003934 <HAL_SPI_TransmitReceive+0x5c>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d002      	beq.n	8003934 <HAL_SPI_TransmitReceive+0x5c>
 800392e:	887b      	ldrh	r3, [r7, #2]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d101      	bne.n	8003938 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e174      	b.n	8003c22 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800393e:	2b01      	cmp	r3, #1
 8003940:	d101      	bne.n	8003946 <HAL_SPI_TransmitReceive+0x6e>
 8003942:	2302      	movs	r3, #2
 8003944:	e16d      	b.n	8003c22 <HAL_SPI_TransmitReceive+0x34a>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b04      	cmp	r3, #4
 8003958:	d003      	beq.n	8003962 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2205      	movs	r2, #5
 800395e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	887a      	ldrh	r2, [r7, #2]
 8003972:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	887a      	ldrh	r2, [r7, #2]
 8003978:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	887a      	ldrh	r2, [r7, #2]
 8003984:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	887a      	ldrh	r2, [r7, #2]
 800398a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2200      	movs	r2, #0
 8003990:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039a2:	2b40      	cmp	r3, #64	; 0x40
 80039a4:	d007      	beq.n	80039b6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039be:	d17e      	bne.n	8003abe <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d002      	beq.n	80039ce <HAL_SPI_TransmitReceive+0xf6>
 80039c8:	8afb      	ldrh	r3, [r7, #22]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d16c      	bne.n	8003aa8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d2:	881a      	ldrh	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039de:	1c9a      	adds	r2, r3, #2
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	3b01      	subs	r3, #1
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039f2:	e059      	b.n	8003aa8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d11b      	bne.n	8003a3a <HAL_SPI_TransmitReceive+0x162>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d016      	beq.n	8003a3a <HAL_SPI_TransmitReceive+0x162>
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d113      	bne.n	8003a3a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a16:	881a      	ldrh	r2, [r3, #0]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	1c9a      	adds	r2, r3, #2
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	b29a      	uxth	r2, r3
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a36:	2300      	movs	r3, #0
 8003a38:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d119      	bne.n	8003a7c <HAL_SPI_TransmitReceive+0x1a4>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d014      	beq.n	8003a7c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	68da      	ldr	r2, [r3, #12]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5c:	b292      	uxth	r2, r2
 8003a5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a64:	1c9a      	adds	r2, r3, #2
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	3b01      	subs	r3, #1
 8003a72:	b29a      	uxth	r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a7c:	f7fd fe92 	bl	80017a4 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	6a3b      	ldr	r3, [r7, #32]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d80d      	bhi.n	8003aa8 <HAL_SPI_TransmitReceive+0x1d0>
 8003a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a92:	d009      	beq.n	8003aa8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e0bc      	b.n	8003c22 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1a0      	bne.n	80039f4 <HAL_SPI_TransmitReceive+0x11c>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d19b      	bne.n	80039f4 <HAL_SPI_TransmitReceive+0x11c>
 8003abc:	e082      	b.n	8003bc4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d002      	beq.n	8003acc <HAL_SPI_TransmitReceive+0x1f4>
 8003ac6:	8afb      	ldrh	r3, [r7, #22]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d171      	bne.n	8003bb0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	330c      	adds	r3, #12
 8003ad6:	7812      	ldrb	r2, [r2, #0]
 8003ad8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	1c5a      	adds	r2, r3, #1
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	3b01      	subs	r3, #1
 8003aec:	b29a      	uxth	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003af2:	e05d      	b.n	8003bb0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d11c      	bne.n	8003b3c <HAL_SPI_TransmitReceive+0x264>
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d017      	beq.n	8003b3c <HAL_SPI_TransmitReceive+0x264>
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d114      	bne.n	8003b3c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	330c      	adds	r3, #12
 8003b1c:	7812      	ldrb	r2, [r2, #0]
 8003b1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b24:	1c5a      	adds	r2, r3, #1
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	3b01      	subs	r3, #1
 8003b32:	b29a      	uxth	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d119      	bne.n	8003b7e <HAL_SPI_TransmitReceive+0x2a6>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d014      	beq.n	8003b7e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68da      	ldr	r2, [r3, #12]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	3b01      	subs	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b7e:	f7fd fe11 	bl	80017a4 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	6a3b      	ldr	r3, [r7, #32]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d803      	bhi.n	8003b96 <HAL_SPI_TransmitReceive+0x2be>
 8003b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b94:	d102      	bne.n	8003b9c <HAL_SPI_TransmitReceive+0x2c4>
 8003b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d109      	bne.n	8003bb0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e038      	b.n	8003c22 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d19c      	bne.n	8003af4 <HAL_SPI_TransmitReceive+0x21c>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d197      	bne.n	8003af4 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bc4:	6a3a      	ldr	r2, [r7, #32]
 8003bc6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f000 f8b7 	bl	8003d3c <SPI_EndRxTxTransaction>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d008      	beq.n	8003be6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e01d      	b.n	8003c22 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d10a      	bne.n	8003c04 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bee:	2300      	movs	r3, #0
 8003bf0:	613b      	str	r3, [r7, #16]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	613b      	str	r3, [r7, #16]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	613b      	str	r3, [r7, #16]
 8003c02:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e000      	b.n	8003c22 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003c20:	2300      	movs	r3, #0
  }
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3728      	adds	r7, #40	; 0x28
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
	...

08003c2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	603b      	str	r3, [r7, #0]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c3c:	f7fd fdb2 	bl	80017a4 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c44:	1a9b      	subs	r3, r3, r2
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	4413      	add	r3, r2
 8003c4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c4c:	f7fd fdaa 	bl	80017a4 <HAL_GetTick>
 8003c50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c52:	4b39      	ldr	r3, [pc, #228]	; (8003d38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	015b      	lsls	r3, r3, #5
 8003c58:	0d1b      	lsrs	r3, r3, #20
 8003c5a:	69fa      	ldr	r2, [r7, #28]
 8003c5c:	fb02 f303 	mul.w	r3, r2, r3
 8003c60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c62:	e054      	b.n	8003d0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c6a:	d050      	beq.n	8003d0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c6c:	f7fd fd9a 	bl	80017a4 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	69fa      	ldr	r2, [r7, #28]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d902      	bls.n	8003c82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d13d      	bne.n	8003cfe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	685a      	ldr	r2, [r3, #4]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c9a:	d111      	bne.n	8003cc0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ca4:	d004      	beq.n	8003cb0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cae:	d107      	bne.n	8003cc0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cc8:	d10f      	bne.n	8003cea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ce8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e017      	b.n	8003d2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	4013      	ands	r3, r2
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	bf0c      	ite	eq
 8003d1e:	2301      	moveq	r3, #1
 8003d20:	2300      	movne	r3, #0
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	461a      	mov	r2, r3
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d19b      	bne.n	8003c64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3720      	adds	r7, #32
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	20000000 	.word	0x20000000

08003d3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	9300      	str	r3, [sp, #0]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	2102      	movs	r1, #2
 8003d52:	68f8      	ldr	r0, [r7, #12]
 8003d54:	f7ff ff6a 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d007      	beq.n	8003d6e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d62:	f043 0220 	orr.w	r2, r3, #32
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e013      	b.n	8003d96 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	2200      	movs	r2, #0
 8003d76:	2180      	movs	r1, #128	; 0x80
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f7ff ff57 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d007      	beq.n	8003d94 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d88:	f043 0220 	orr.w	r2, r3, #32
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e000      	b.n	8003d96 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b082      	sub	sp, #8
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d101      	bne.n	8003db0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e042      	b.n	8003e36 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d106      	bne.n	8003dca <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f7fc ff17 	bl	8000bf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2224      	movs	r2, #36	; 0x24
 8003dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68da      	ldr	r2, [r3, #12]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003de0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 fdfa 	bl	80049dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691a      	ldr	r2, [r3, #16]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003df6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	695a      	ldr	r2, [r3, #20]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e06:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68da      	ldr	r2, [r3, #12]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e16:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2220      	movs	r2, #32
 8003e22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b08a      	sub	sp, #40	; 0x28
 8003e42:	af02      	add	r7, sp, #8
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	603b      	str	r3, [r7, #0]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b20      	cmp	r3, #32
 8003e5c:	d175      	bne.n	8003f4a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d002      	beq.n	8003e6a <HAL_UART_Transmit+0x2c>
 8003e64:	88fb      	ldrh	r3, [r7, #6]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e06e      	b.n	8003f4c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2221      	movs	r2, #33	; 0x21
 8003e78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e7c:	f7fd fc92 	bl	80017a4 <HAL_GetTick>
 8003e80:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	88fa      	ldrh	r2, [r7, #6]
 8003e86:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	88fa      	ldrh	r2, [r7, #6]
 8003e8c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e96:	d108      	bne.n	8003eaa <HAL_UART_Transmit+0x6c>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d104      	bne.n	8003eaa <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	61bb      	str	r3, [r7, #24]
 8003ea8:	e003      	b.n	8003eb2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003eb2:	e02e      	b.n	8003f12 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	2180      	movs	r1, #128	; 0x80
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f000 fb98 	bl	80045f4 <UART_WaitOnFlagUntilTimeout>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d005      	beq.n	8003ed6 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e03a      	b.n	8003f4c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10b      	bne.n	8003ef4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	881b      	ldrh	r3, [r3, #0]
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003eea:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	3302      	adds	r3, #2
 8003ef0:	61bb      	str	r3, [r7, #24]
 8003ef2:	e007      	b.n	8003f04 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	781a      	ldrb	r2, [r3, #0]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	3301      	adds	r3, #1
 8003f02:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1cb      	bne.n	8003eb4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	9300      	str	r3, [sp, #0]
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2200      	movs	r2, #0
 8003f24:	2140      	movs	r1, #64	; 0x40
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 fb64 	bl	80045f4 <UART_WaitOnFlagUntilTimeout>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d005      	beq.n	8003f3e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2220      	movs	r2, #32
 8003f36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e006      	b.n	8003f4c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2220      	movs	r2, #32
 8003f42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003f46:	2300      	movs	r3, #0
 8003f48:	e000      	b.n	8003f4c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003f4a:	2302      	movs	r3, #2
  }
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3720      	adds	r7, #32
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b08a      	sub	sp, #40	; 0x28
 8003f58:	af02      	add	r7, sp, #8
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	603b      	str	r3, [r7, #0]
 8003f60:	4613      	mov	r3, r2
 8003f62:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b20      	cmp	r3, #32
 8003f72:	f040 8081 	bne.w	8004078 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d002      	beq.n	8003f82 <HAL_UART_Receive+0x2e>
 8003f7c:	88fb      	ldrh	r3, [r7, #6]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e079      	b.n	800407a <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2222      	movs	r2, #34	; 0x22
 8003f90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f9a:	f7fd fc03 	bl	80017a4 <HAL_GetTick>
 8003f9e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	88fa      	ldrh	r2, [r7, #6]
 8003fa4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	88fa      	ldrh	r2, [r7, #6]
 8003faa:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fb4:	d108      	bne.n	8003fc8 <HAL_UART_Receive+0x74>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	691b      	ldr	r3, [r3, #16]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d104      	bne.n	8003fc8 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	61bb      	str	r3, [r7, #24]
 8003fc6:	e003      	b.n	8003fd0 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003fd0:	e047      	b.n	8004062 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	2120      	movs	r1, #32
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	f000 fb09 	bl	80045f4 <UART_WaitOnFlagUntilTimeout>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d005      	beq.n	8003ff4 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2220      	movs	r2, #32
 8003fec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e042      	b.n	800407a <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d10c      	bne.n	8004014 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	b29b      	uxth	r3, r3
 8004002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004006:	b29a      	uxth	r2, r3
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	3302      	adds	r3, #2
 8004010:	61bb      	str	r3, [r7, #24]
 8004012:	e01f      	b.n	8004054 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800401c:	d007      	beq.n	800402e <HAL_UART_Receive+0xda>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10a      	bne.n	800403c <HAL_UART_Receive+0xe8>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d106      	bne.n	800403c <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	b2da      	uxtb	r2, r3
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	701a      	strb	r2, [r3, #0]
 800403a:	e008      	b.n	800404e <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	b2db      	uxtb	r3, r3
 8004044:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004048:	b2da      	uxtb	r2, r3
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	3301      	adds	r3, #1
 8004052:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004058:	b29b      	uxth	r3, r3
 800405a:	3b01      	subs	r3, #1
 800405c:	b29a      	uxth	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004066:	b29b      	uxth	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d1b2      	bne.n	8003fd2 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2220      	movs	r2, #32
 8004070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8004074:	2300      	movs	r3, #0
 8004076:	e000      	b.n	800407a <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004078:	2302      	movs	r3, #2
  }
}
 800407a:	4618      	mov	r0, r3
 800407c:	3720      	adds	r7, #32
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b0ba      	sub	sp, #232	; 0xe8
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80040aa:	2300      	movs	r3, #0
 80040ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80040b0:	2300      	movs	r3, #0
 80040b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040ba:	f003 030f 	and.w	r3, r3, #15
 80040be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80040c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10f      	bne.n	80040ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040ce:	f003 0320 	and.w	r3, r3, #32
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d009      	beq.n	80040ea <HAL_UART_IRQHandler+0x66>
 80040d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040da:	f003 0320 	and.w	r3, r3, #32
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 fbbc 	bl	8004860 <UART_Receive_IT>
      return;
 80040e8:	e25b      	b.n	80045a2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80040ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	f000 80de 	beq.w	80042b0 <HAL_UART_IRQHandler+0x22c>
 80040f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d106      	bne.n	800410e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004104:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004108:	2b00      	cmp	r3, #0
 800410a:	f000 80d1 	beq.w	80042b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800410e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00b      	beq.n	8004132 <HAL_UART_IRQHandler+0xae>
 800411a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800411e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004122:	2b00      	cmp	r3, #0
 8004124:	d005      	beq.n	8004132 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800412a:	f043 0201 	orr.w	r2, r3, #1
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004136:	f003 0304 	and.w	r3, r3, #4
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00b      	beq.n	8004156 <HAL_UART_IRQHandler+0xd2>
 800413e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b00      	cmp	r3, #0
 8004148:	d005      	beq.n	8004156 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800414e:	f043 0202 	orr.w	r2, r3, #2
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00b      	beq.n	800417a <HAL_UART_IRQHandler+0xf6>
 8004162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d005      	beq.n	800417a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004172:	f043 0204 	orr.w	r2, r3, #4
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800417a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800417e:	f003 0308 	and.w	r3, r3, #8
 8004182:	2b00      	cmp	r3, #0
 8004184:	d011      	beq.n	80041aa <HAL_UART_IRQHandler+0x126>
 8004186:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800418a:	f003 0320 	and.w	r3, r3, #32
 800418e:	2b00      	cmp	r3, #0
 8004190:	d105      	bne.n	800419e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	d005      	beq.n	80041aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a2:	f043 0208 	orr.w	r2, r3, #8
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 81f2 	beq.w	8004598 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041b8:	f003 0320 	and.w	r3, r3, #32
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d008      	beq.n	80041d2 <HAL_UART_IRQHandler+0x14e>
 80041c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041c4:	f003 0320 	and.w	r3, r3, #32
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d002      	beq.n	80041d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f000 fb47 	bl	8004860 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041dc:	2b00      	cmp	r3, #0
 80041de:	bf14      	ite	ne
 80041e0:	2301      	movne	r3, #1
 80041e2:	2300      	moveq	r3, #0
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ee:	f003 0308 	and.w	r3, r3, #8
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d103      	bne.n	80041fe <HAL_UART_IRQHandler+0x17a>
 80041f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d04f      	beq.n	800429e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 fa51 	bl	80046a6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800420e:	2b00      	cmp	r3, #0
 8004210:	d041      	beq.n	8004296 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	3314      	adds	r3, #20
 8004218:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004220:	e853 3f00 	ldrex	r3, [r3]
 8004224:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004228:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800422c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004230:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	3314      	adds	r3, #20
 800423a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800423e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004242:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004246:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800424a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800424e:	e841 2300 	strex	r3, r2, [r1]
 8004252:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004256:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1d9      	bne.n	8004212 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004262:	2b00      	cmp	r3, #0
 8004264:	d013      	beq.n	800428e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800426a:	4a7e      	ldr	r2, [pc, #504]	; (8004464 <HAL_UART_IRQHandler+0x3e0>)
 800426c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004272:	4618      	mov	r0, r3
 8004274:	f7fd fc0c 	bl	8001a90 <HAL_DMA_Abort_IT>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d016      	beq.n	80042ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004288:	4610      	mov	r0, r2
 800428a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800428c:	e00e      	b.n	80042ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 f99c 	bl	80045cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004294:	e00a      	b.n	80042ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f998 	bl	80045cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800429c:	e006      	b.n	80042ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f994 	bl	80045cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80042aa:	e175      	b.n	8004598 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042ac:	bf00      	nop
    return;
 80042ae:	e173      	b.n	8004598 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	f040 814f 	bne.w	8004558 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80042ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042be:	f003 0310 	and.w	r3, r3, #16
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f000 8148 	beq.w	8004558 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80042c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042cc:	f003 0310 	and.w	r3, r3, #16
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 8141 	beq.w	8004558 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042d6:	2300      	movs	r3, #0
 80042d8:	60bb      	str	r3, [r7, #8]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	60bb      	str	r3, [r7, #8]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	60bb      	str	r3, [r7, #8]
 80042ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	f000 80b6 	beq.w	8004468 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004308:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 8145 	beq.w	800459c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004316:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800431a:	429a      	cmp	r2, r3
 800431c:	f080 813e 	bcs.w	800459c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004326:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	2b20      	cmp	r3, #32
 8004330:	f000 8088 	beq.w	8004444 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	330c      	adds	r3, #12
 800433a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004342:	e853 3f00 	ldrex	r3, [r3]
 8004346:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800434a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800434e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004352:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	330c      	adds	r3, #12
 800435c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004360:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004364:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004368:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800436c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004370:	e841 2300 	strex	r3, r2, [r1]
 8004374:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004378:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800437c:	2b00      	cmp	r3, #0
 800437e:	d1d9      	bne.n	8004334 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	3314      	adds	r3, #20
 8004386:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004388:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800438a:	e853 3f00 	ldrex	r3, [r3]
 800438e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004390:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004392:	f023 0301 	bic.w	r3, r3, #1
 8004396:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	3314      	adds	r3, #20
 80043a0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80043a4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80043a8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043aa:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80043ac:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80043b0:	e841 2300 	strex	r3, r2, [r1]
 80043b4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80043b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1e1      	bne.n	8004380 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	3314      	adds	r3, #20
 80043c2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043c6:	e853 3f00 	ldrex	r3, [r3]
 80043ca:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80043cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	3314      	adds	r3, #20
 80043dc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80043e0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80043e2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80043e6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80043e8:	e841 2300 	strex	r3, r2, [r1]
 80043ec:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80043ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1e3      	bne.n	80043bc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2220      	movs	r2, #32
 80043f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	330c      	adds	r3, #12
 8004408:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800440c:	e853 3f00 	ldrex	r3, [r3]
 8004410:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004412:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004414:	f023 0310 	bic.w	r3, r3, #16
 8004418:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	330c      	adds	r3, #12
 8004422:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004426:	65ba      	str	r2, [r7, #88]	; 0x58
 8004428:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800442c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800442e:	e841 2300 	strex	r3, r2, [r1]
 8004432:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004434:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1e3      	bne.n	8004402 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443e:	4618      	mov	r0, r3
 8004440:	f7fd faeb 	bl	8001a1a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2202      	movs	r2, #2
 8004448:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004452:	b29b      	uxth	r3, r3
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	b29b      	uxth	r3, r3
 8004458:	4619      	mov	r1, r3
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f8bf 	bl	80045de <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004460:	e09c      	b.n	800459c <HAL_UART_IRQHandler+0x518>
 8004462:	bf00      	nop
 8004464:	0800476b 	.word	0x0800476b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004470:	b29b      	uxth	r3, r3
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800447c:	b29b      	uxth	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	f000 808e 	beq.w	80045a0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004484:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004488:	2b00      	cmp	r3, #0
 800448a:	f000 8089 	beq.w	80045a0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	330c      	adds	r3, #12
 8004494:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004498:	e853 3f00 	ldrex	r3, [r3]
 800449c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800449e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80044a4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	330c      	adds	r3, #12
 80044ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80044b2:	647a      	str	r2, [r7, #68]	; 0x44
 80044b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80044b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044ba:	e841 2300 	strex	r3, r2, [r1]
 80044be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80044c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1e3      	bne.n	800448e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3314      	adds	r3, #20
 80044cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d0:	e853 3f00 	ldrex	r3, [r3]
 80044d4:	623b      	str	r3, [r7, #32]
   return(result);
 80044d6:	6a3b      	ldr	r3, [r7, #32]
 80044d8:	f023 0301 	bic.w	r3, r3, #1
 80044dc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	3314      	adds	r3, #20
 80044e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80044ea:	633a      	str	r2, [r7, #48]	; 0x30
 80044ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80044f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044f2:	e841 2300 	strex	r3, r2, [r1]
 80044f6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80044f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1e3      	bne.n	80044c6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2220      	movs	r2, #32
 8004502:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	330c      	adds	r3, #12
 8004512:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	e853 3f00 	ldrex	r3, [r3]
 800451a:	60fb      	str	r3, [r7, #12]
   return(result);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f023 0310 	bic.w	r3, r3, #16
 8004522:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	330c      	adds	r3, #12
 800452c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004530:	61fa      	str	r2, [r7, #28]
 8004532:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004534:	69b9      	ldr	r1, [r7, #24]
 8004536:	69fa      	ldr	r2, [r7, #28]
 8004538:	e841 2300 	strex	r3, r2, [r1]
 800453c:	617b      	str	r3, [r7, #20]
   return(result);
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1e3      	bne.n	800450c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2202      	movs	r2, #2
 8004548:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800454a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800454e:	4619      	mov	r1, r3
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 f844 	bl	80045de <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004556:	e023      	b.n	80045a0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800455c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004560:	2b00      	cmp	r3, #0
 8004562:	d009      	beq.n	8004578 <HAL_UART_IRQHandler+0x4f4>
 8004564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800456c:	2b00      	cmp	r3, #0
 800456e:	d003      	beq.n	8004578 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 f90e 	bl	8004792 <UART_Transmit_IT>
    return;
 8004576:	e014      	b.n	80045a2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800457c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00e      	beq.n	80045a2 <HAL_UART_IRQHandler+0x51e>
 8004584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800458c:	2b00      	cmp	r3, #0
 800458e:	d008      	beq.n	80045a2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f000 f94d 	bl	8004830 <UART_EndTransmit_IT>
    return;
 8004596:	e004      	b.n	80045a2 <HAL_UART_IRQHandler+0x51e>
    return;
 8004598:	bf00      	nop
 800459a:	e002      	b.n	80045a2 <HAL_UART_IRQHandler+0x51e>
      return;
 800459c:	bf00      	nop
 800459e:	e000      	b.n	80045a2 <HAL_UART_IRQHandler+0x51e>
      return;
 80045a0:	bf00      	nop
  }
}
 80045a2:	37e8      	adds	r7, #232	; 0xe8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bc80      	pop	{r7}
 80045b8:	4770      	bx	lr

080045ba <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80045ba:	b480      	push	{r7}
 80045bc:	b083      	sub	sp, #12
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80045c2:	bf00      	nop
 80045c4:	370c      	adds	r7, #12
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bc80      	pop	{r7}
 80045ca:	4770      	bx	lr

080045cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	bc80      	pop	{r7}
 80045dc:	4770      	bx	lr

080045de <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045de:	b480      	push	{r7}
 80045e0:	b083      	sub	sp, #12
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
 80045e6:	460b      	mov	r3, r1
 80045e8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045ea:	bf00      	nop
 80045ec:	370c      	adds	r7, #12
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bc80      	pop	{r7}
 80045f2:	4770      	bx	lr

080045f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	603b      	str	r3, [r7, #0]
 8004600:	4613      	mov	r3, r2
 8004602:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004604:	e03b      	b.n	800467e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004606:	6a3b      	ldr	r3, [r7, #32]
 8004608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800460c:	d037      	beq.n	800467e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800460e:	f7fd f8c9 	bl	80017a4 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	6a3a      	ldr	r2, [r7, #32]
 800461a:	429a      	cmp	r2, r3
 800461c:	d302      	bcc.n	8004624 <UART_WaitOnFlagUntilTimeout+0x30>
 800461e:	6a3b      	ldr	r3, [r7, #32]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e03a      	b.n	800469e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	f003 0304 	and.w	r3, r3, #4
 8004632:	2b00      	cmp	r3, #0
 8004634:	d023      	beq.n	800467e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	2b80      	cmp	r3, #128	; 0x80
 800463a:	d020      	beq.n	800467e <UART_WaitOnFlagUntilTimeout+0x8a>
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	2b40      	cmp	r3, #64	; 0x40
 8004640:	d01d      	beq.n	800467e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0308 	and.w	r3, r3, #8
 800464c:	2b08      	cmp	r3, #8
 800464e:	d116      	bne.n	800467e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004650:	2300      	movs	r3, #0
 8004652:	617b      	str	r3, [r7, #20]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	617b      	str	r3, [r7, #20]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	617b      	str	r3, [r7, #20]
 8004664:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f000 f81d 	bl	80046a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2208      	movs	r2, #8
 8004670:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e00f      	b.n	800469e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	4013      	ands	r3, r2
 8004688:	68ba      	ldr	r2, [r7, #8]
 800468a:	429a      	cmp	r2, r3
 800468c:	bf0c      	ite	eq
 800468e:	2301      	moveq	r3, #1
 8004690:	2300      	movne	r3, #0
 8004692:	b2db      	uxtb	r3, r3
 8004694:	461a      	mov	r2, r3
 8004696:	79fb      	ldrb	r3, [r7, #7]
 8004698:	429a      	cmp	r2, r3
 800469a:	d0b4      	beq.n	8004606 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3718      	adds	r7, #24
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046a6:	b480      	push	{r7}
 80046a8:	b095      	sub	sp, #84	; 0x54
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	330c      	adds	r3, #12
 80046b4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046b8:	e853 3f00 	ldrex	r3, [r3]
 80046bc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80046be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80046c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	330c      	adds	r3, #12
 80046cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80046ce:	643a      	str	r2, [r7, #64]	; 0x40
 80046d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80046d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80046d6:	e841 2300 	strex	r3, r2, [r1]
 80046da:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80046dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1e5      	bne.n	80046ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	3314      	adds	r3, #20
 80046e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	e853 3f00 	ldrex	r3, [r3]
 80046f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	f023 0301 	bic.w	r3, r3, #1
 80046f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	3314      	adds	r3, #20
 8004700:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004702:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004704:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004706:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004708:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800470a:	e841 2300 	strex	r3, r2, [r1]
 800470e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1e5      	bne.n	80046e2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471a:	2b01      	cmp	r3, #1
 800471c:	d119      	bne.n	8004752 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	330c      	adds	r3, #12
 8004724:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	e853 3f00 	ldrex	r3, [r3]
 800472c:	60bb      	str	r3, [r7, #8]
   return(result);
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	f023 0310 	bic.w	r3, r3, #16
 8004734:	647b      	str	r3, [r7, #68]	; 0x44
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	330c      	adds	r3, #12
 800473c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800473e:	61ba      	str	r2, [r7, #24]
 8004740:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004742:	6979      	ldr	r1, [r7, #20]
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	e841 2300 	strex	r3, r2, [r1]
 800474a:	613b      	str	r3, [r7, #16]
   return(result);
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1e5      	bne.n	800471e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2220      	movs	r2, #32
 8004756:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004760:	bf00      	nop
 8004762:	3754      	adds	r7, #84	; 0x54
 8004764:	46bd      	mov	sp, r7
 8004766:	bc80      	pop	{r7}
 8004768:	4770      	bx	lr

0800476a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800476a:	b580      	push	{r7, lr}
 800476c:	b084      	sub	sp, #16
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004776:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2200      	movs	r2, #0
 800477c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004784:	68f8      	ldr	r0, [r7, #12]
 8004786:	f7ff ff21 	bl	80045cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800478a:	bf00      	nop
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004792:	b480      	push	{r7}
 8004794:	b085      	sub	sp, #20
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b21      	cmp	r3, #33	; 0x21
 80047a4:	d13e      	bne.n	8004824 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047ae:	d114      	bne.n	80047da <UART_Transmit_IT+0x48>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	691b      	ldr	r3, [r3, #16]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d110      	bne.n	80047da <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	881b      	ldrh	r3, [r3, #0]
 80047c2:	461a      	mov	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	1c9a      	adds	r2, r3, #2
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	621a      	str	r2, [r3, #32]
 80047d8:	e008      	b.n	80047ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
 80047de:	1c59      	adds	r1, r3, #1
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	6211      	str	r1, [r2, #32]
 80047e4:	781a      	ldrb	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	3b01      	subs	r3, #1
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	4619      	mov	r1, r3
 80047fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d10f      	bne.n	8004820 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68da      	ldr	r2, [r3, #12]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800480e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68da      	ldr	r2, [r3, #12]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800481e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004820:	2300      	movs	r3, #0
 8004822:	e000      	b.n	8004826 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004824:	2302      	movs	r3, #2
  }
}
 8004826:	4618      	mov	r0, r3
 8004828:	3714      	adds	r7, #20
 800482a:	46bd      	mov	sp, r7
 800482c:	bc80      	pop	{r7}
 800482e:	4770      	bx	lr

08004830 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68da      	ldr	r2, [r3, #12]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004846:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2220      	movs	r2, #32
 800484c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f7ff fea9 	bl	80045a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3708      	adds	r7, #8
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b08c      	sub	sp, #48	; 0x30
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800486e:	b2db      	uxtb	r3, r3
 8004870:	2b22      	cmp	r3, #34	; 0x22
 8004872:	f040 80ae 	bne.w	80049d2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800487e:	d117      	bne.n	80048b0 <UART_Receive_IT+0x50>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d113      	bne.n	80048b0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004888:	2300      	movs	r3, #0
 800488a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004890:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	b29b      	uxth	r3, r3
 800489a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800489e:	b29a      	uxth	r2, r3
 80048a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a8:	1c9a      	adds	r2, r3, #2
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	629a      	str	r2, [r3, #40]	; 0x28
 80048ae:	e026      	b.n	80048fe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80048b6:	2300      	movs	r3, #0
 80048b8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048c2:	d007      	beq.n	80048d4 <UART_Receive_IT+0x74>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d10a      	bne.n	80048e2 <UART_Receive_IT+0x82>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d106      	bne.n	80048e2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	b2da      	uxtb	r2, r3
 80048dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048de:	701a      	strb	r2, [r3, #0]
 80048e0:	e008      	b.n	80048f4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048ee:	b2da      	uxtb	r2, r3
 80048f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f8:	1c5a      	adds	r2, r3, #1
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004902:	b29b      	uxth	r3, r3
 8004904:	3b01      	subs	r3, #1
 8004906:	b29b      	uxth	r3, r3
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	4619      	mov	r1, r3
 800490c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800490e:	2b00      	cmp	r3, #0
 8004910:	d15d      	bne.n	80049ce <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68da      	ldr	r2, [r3, #12]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f022 0220 	bic.w	r2, r2, #32
 8004920:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68da      	ldr	r2, [r3, #12]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004930:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	695a      	ldr	r2, [r3, #20]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 0201 	bic.w	r2, r2, #1
 8004940:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2220      	movs	r2, #32
 8004946:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004954:	2b01      	cmp	r3, #1
 8004956:	d135      	bne.n	80049c4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	330c      	adds	r3, #12
 8004964:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	e853 3f00 	ldrex	r3, [r3]
 800496c:	613b      	str	r3, [r7, #16]
   return(result);
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	f023 0310 	bic.w	r3, r3, #16
 8004974:	627b      	str	r3, [r7, #36]	; 0x24
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	330c      	adds	r3, #12
 800497c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800497e:	623a      	str	r2, [r7, #32]
 8004980:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004982:	69f9      	ldr	r1, [r7, #28]
 8004984:	6a3a      	ldr	r2, [r7, #32]
 8004986:	e841 2300 	strex	r3, r2, [r1]
 800498a:	61bb      	str	r3, [r7, #24]
   return(result);
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d1e5      	bne.n	800495e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0310 	and.w	r3, r3, #16
 800499c:	2b10      	cmp	r3, #16
 800499e:	d10a      	bne.n	80049b6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049a0:	2300      	movs	r3, #0
 80049a2:	60fb      	str	r3, [r7, #12]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	60fb      	str	r3, [r7, #12]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	60fb      	str	r3, [r7, #12]
 80049b4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049ba:	4619      	mov	r1, r3
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f7ff fe0e 	bl	80045de <HAL_UARTEx_RxEventCallback>
 80049c2:	e002      	b.n	80049ca <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7ff fdf8 	bl	80045ba <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80049ca:	2300      	movs	r3, #0
 80049cc:	e002      	b.n	80049d4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80049ce:	2300      	movs	r3, #0
 80049d0:	e000      	b.n	80049d4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80049d2:	2302      	movs	r3, #2
  }
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3730      	adds	r7, #48	; 0x30
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	431a      	orrs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004a16:	f023 030c 	bic.w	r3, r3, #12
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	6812      	ldr	r2, [r2, #0]
 8004a1e:	68b9      	ldr	r1, [r7, #8]
 8004a20:	430b      	orrs	r3, r1
 8004a22:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	699a      	ldr	r2, [r3, #24]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a2c      	ldr	r2, [pc, #176]	; (8004af0 <UART_SetConfig+0x114>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d103      	bne.n	8004a4c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a44:	f7fe fe92 	bl	800376c <HAL_RCC_GetPCLK2Freq>
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	e002      	b.n	8004a52 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a4c:	f7fe fe7a 	bl	8003744 <HAL_RCC_GetPCLK1Freq>
 8004a50:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	4613      	mov	r3, r2
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	4413      	add	r3, r2
 8004a5a:	009a      	lsls	r2, r3, #2
 8004a5c:	441a      	add	r2, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a68:	4a22      	ldr	r2, [pc, #136]	; (8004af4 <UART_SetConfig+0x118>)
 8004a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a6e:	095b      	lsrs	r3, r3, #5
 8004a70:	0119      	lsls	r1, r3, #4
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	4613      	mov	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	009a      	lsls	r2, r3, #2
 8004a7c:	441a      	add	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a88:	4b1a      	ldr	r3, [pc, #104]	; (8004af4 <UART_SetConfig+0x118>)
 8004a8a:	fba3 0302 	umull	r0, r3, r3, r2
 8004a8e:	095b      	lsrs	r3, r3, #5
 8004a90:	2064      	movs	r0, #100	; 0x64
 8004a92:	fb00 f303 	mul.w	r3, r0, r3
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	3332      	adds	r3, #50	; 0x32
 8004a9c:	4a15      	ldr	r2, [pc, #84]	; (8004af4 <UART_SetConfig+0x118>)
 8004a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa2:	095b      	lsrs	r3, r3, #5
 8004aa4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004aa8:	4419      	add	r1, r3
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	4613      	mov	r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4413      	add	r3, r2
 8004ab2:	009a      	lsls	r2, r3, #2
 8004ab4:	441a      	add	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ac0:	4b0c      	ldr	r3, [pc, #48]	; (8004af4 <UART_SetConfig+0x118>)
 8004ac2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ac6:	095b      	lsrs	r3, r3, #5
 8004ac8:	2064      	movs	r0, #100	; 0x64
 8004aca:	fb00 f303 	mul.w	r3, r0, r3
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	3332      	adds	r3, #50	; 0x32
 8004ad4:	4a07      	ldr	r2, [pc, #28]	; (8004af4 <UART_SetConfig+0x118>)
 8004ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	f003 020f 	and.w	r2, r3, #15
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	440a      	add	r2, r1
 8004ae6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004ae8:	bf00      	nop
 8004aea:	3710      	adds	r7, #16
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	40013800 	.word	0x40013800
 8004af4:	51eb851f 	.word	0x51eb851f

08004af8 <MID_RFID_Compare>:
#include <stdio.h>
#include <string.h>
#include "esp8266.h" // Thư viện chứa hàm ESP_Send_Data_To_Server

// Hàm so sánh
uint8_t MID_RFID_Compare(uint8_t *uid1, uint8_t *uid2) {
 8004af8:	b480      	push	{r7}
 8004afa:	b085      	sub	sp, #20
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < 4; i++) {
 8004b02:	2300      	movs	r3, #0
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	e00e      	b.n	8004b26 <MID_RFID_Compare+0x2e>
        if (uid1[i] != uid2[i]) {
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	781a      	ldrb	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6839      	ldr	r1, [r7, #0]
 8004b14:	440b      	add	r3, r1
 8004b16:	781b      	ldrb	r3, [r3, #0]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d001      	beq.n	8004b20 <MID_RFID_Compare+0x28>
            return 0; // Khác nhau
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	e006      	b.n	8004b2e <MID_RFID_Compare+0x36>
    for (int i = 0; i < 4; i++) {
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	3301      	adds	r3, #1
 8004b24:	60fb      	str	r3, [r7, #12]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b03      	cmp	r3, #3
 8004b2a:	dded      	ble.n	8004b08 <MID_RFID_Compare+0x10>
        }
    }
    return 1; // Giống nhau
 8004b2c:	2301      	movs	r3, #1
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3714      	adds	r7, #20
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bc80      	pop	{r7}
 8004b36:	4770      	bx	lr

08004b38 <MID_RFID_Copy>:
    sprintf(strBuffer, "ID:%02X%02X%02X%02X",
            uid[0], uid[1], uid[2], uid[3]);
}

// Hàm Copy thẻ
void MID_RFID_Copy(uint8_t *dest, uint8_t *src) {
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	461a      	mov	r2, r3
    memcpy(dest, src, 4);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	601a      	str	r2, [r3, #0]
}
 8004b4c:	bf00      	nop
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bc80      	pop	{r7}
 8004b54:	4770      	bx	lr
	...

08004b58 <MID_WiFi_Submit_Attendance>:
void MID_RFID_Clear(uint8_t *uid) {
    memset(uid, 0, 4);
}

// Hàm Gửi dữ liệu qua WiFi
void MID_WiFi_Submit_Attendance(uint8_t *uid) {
 8004b58:	b590      	push	{r4, r7, lr}
 8004b5a:	b08b      	sub	sp, #44	; 0x2c
 8004b5c:	af02      	add	r7, sp, #8
 8004b5e:	6078      	str	r0, [r7, #4]
    char strUID_Web[20]; // Buffer chuỗi gửi đi

    // Format chỉ lấy số Hex (Ví dụ: "A1B2C3D4") để gửi Web cho gọn
    sprintf(strUID_Web, "%02X%02X%02X%02X",
            uid[0], uid[1], uid[2], uid[3]);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	781b      	ldrb	r3, [r3, #0]
    sprintf(strUID_Web, "%02X%02X%02X%02X",
 8004b64:	4619      	mov	r1, r3
            uid[0], uid[1], uid[2], uid[3]);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	3301      	adds	r3, #1
 8004b6a:	781b      	ldrb	r3, [r3, #0]
    sprintf(strUID_Web, "%02X%02X%02X%02X",
 8004b6c:	461c      	mov	r4, r3
            uid[0], uid[1], uid[2], uid[3]);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	3302      	adds	r3, #2
 8004b72:	781b      	ldrb	r3, [r3, #0]
    sprintf(strUID_Web, "%02X%02X%02X%02X",
 8004b74:	461a      	mov	r2, r3
            uid[0], uid[1], uid[2], uid[3]);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	3303      	adds	r3, #3
 8004b7a:	781b      	ldrb	r3, [r3, #0]
    sprintf(strUID_Web, "%02X%02X%02X%02X",
 8004b7c:	f107 000c 	add.w	r0, r7, #12
 8004b80:	9301      	str	r3, [sp, #4]
 8004b82:	9200      	str	r2, [sp, #0]
 8004b84:	4623      	mov	r3, r4
 8004b86:	460a      	mov	r2, r1
 8004b88:	4905      	ldr	r1, [pc, #20]	; (8004ba0 <MID_WiFi_Submit_Attendance+0x48>)
 8004b8a:	f000 f83d 	bl	8004c08 <siprintf>

    // Gọi Driver ESP bắn lên PushingBox
    ESP_Send_Data_To_Server(strUID_Web);
 8004b8e:	f107 030c 	add.w	r3, r7, #12
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7fc f9f2 	bl	8000f7c <ESP_Send_Data_To_Server>
}
 8004b98:	bf00      	nop
 8004b9a:	3724      	adds	r7, #36	; 0x24
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd90      	pop	{r4, r7, pc}
 8004ba0:	08005714 	.word	0x08005714

08004ba4 <__errno>:
 8004ba4:	4b01      	ldr	r3, [pc, #4]	; (8004bac <__errno+0x8>)
 8004ba6:	6818      	ldr	r0, [r3, #0]
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	2000000c 	.word	0x2000000c

08004bb0 <__libc_init_array>:
 8004bb0:	b570      	push	{r4, r5, r6, lr}
 8004bb2:	2600      	movs	r6, #0
 8004bb4:	4d0c      	ldr	r5, [pc, #48]	; (8004be8 <__libc_init_array+0x38>)
 8004bb6:	4c0d      	ldr	r4, [pc, #52]	; (8004bec <__libc_init_array+0x3c>)
 8004bb8:	1b64      	subs	r4, r4, r5
 8004bba:	10a4      	asrs	r4, r4, #2
 8004bbc:	42a6      	cmp	r6, r4
 8004bbe:	d109      	bne.n	8004bd4 <__libc_init_array+0x24>
 8004bc0:	f000 fc72 	bl	80054a8 <_init>
 8004bc4:	2600      	movs	r6, #0
 8004bc6:	4d0a      	ldr	r5, [pc, #40]	; (8004bf0 <__libc_init_array+0x40>)
 8004bc8:	4c0a      	ldr	r4, [pc, #40]	; (8004bf4 <__libc_init_array+0x44>)
 8004bca:	1b64      	subs	r4, r4, r5
 8004bcc:	10a4      	asrs	r4, r4, #2
 8004bce:	42a6      	cmp	r6, r4
 8004bd0:	d105      	bne.n	8004bde <__libc_init_array+0x2e>
 8004bd2:	bd70      	pop	{r4, r5, r6, pc}
 8004bd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bd8:	4798      	blx	r3
 8004bda:	3601      	adds	r6, #1
 8004bdc:	e7ee      	b.n	8004bbc <__libc_init_array+0xc>
 8004bde:	f855 3b04 	ldr.w	r3, [r5], #4
 8004be2:	4798      	blx	r3
 8004be4:	3601      	adds	r6, #1
 8004be6:	e7f2      	b.n	8004bce <__libc_init_array+0x1e>
 8004be8:	08005788 	.word	0x08005788
 8004bec:	08005788 	.word	0x08005788
 8004bf0:	08005788 	.word	0x08005788
 8004bf4:	0800578c 	.word	0x0800578c

08004bf8 <memset>:
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	4402      	add	r2, r0
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d100      	bne.n	8004c02 <memset+0xa>
 8004c00:	4770      	bx	lr
 8004c02:	f803 1b01 	strb.w	r1, [r3], #1
 8004c06:	e7f9      	b.n	8004bfc <memset+0x4>

08004c08 <siprintf>:
 8004c08:	b40e      	push	{r1, r2, r3}
 8004c0a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c0e:	b500      	push	{lr}
 8004c10:	b09c      	sub	sp, #112	; 0x70
 8004c12:	ab1d      	add	r3, sp, #116	; 0x74
 8004c14:	9002      	str	r0, [sp, #8]
 8004c16:	9006      	str	r0, [sp, #24]
 8004c18:	9107      	str	r1, [sp, #28]
 8004c1a:	9104      	str	r1, [sp, #16]
 8004c1c:	4808      	ldr	r0, [pc, #32]	; (8004c40 <siprintf+0x38>)
 8004c1e:	4909      	ldr	r1, [pc, #36]	; (8004c44 <siprintf+0x3c>)
 8004c20:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c24:	9105      	str	r1, [sp, #20]
 8004c26:	6800      	ldr	r0, [r0, #0]
 8004c28:	a902      	add	r1, sp, #8
 8004c2a:	9301      	str	r3, [sp, #4]
 8004c2c:	f000 f87e 	bl	8004d2c <_svfiprintf_r>
 8004c30:	2200      	movs	r2, #0
 8004c32:	9b02      	ldr	r3, [sp, #8]
 8004c34:	701a      	strb	r2, [r3, #0]
 8004c36:	b01c      	add	sp, #112	; 0x70
 8004c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c3c:	b003      	add	sp, #12
 8004c3e:	4770      	bx	lr
 8004c40:	2000000c 	.word	0x2000000c
 8004c44:	ffff0208 	.word	0xffff0208

08004c48 <strstr>:
 8004c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c4a:	780c      	ldrb	r4, [r1, #0]
 8004c4c:	b164      	cbz	r4, 8004c68 <strstr+0x20>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	781a      	ldrb	r2, [r3, #0]
 8004c52:	4618      	mov	r0, r3
 8004c54:	1c5e      	adds	r6, r3, #1
 8004c56:	b90a      	cbnz	r2, 8004c5c <strstr+0x14>
 8004c58:	4610      	mov	r0, r2
 8004c5a:	e005      	b.n	8004c68 <strstr+0x20>
 8004c5c:	4294      	cmp	r4, r2
 8004c5e:	d108      	bne.n	8004c72 <strstr+0x2a>
 8004c60:	460d      	mov	r5, r1
 8004c62:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8004c66:	b902      	cbnz	r2, 8004c6a <strstr+0x22>
 8004c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c6a:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8004c6e:	4297      	cmp	r7, r2
 8004c70:	d0f7      	beq.n	8004c62 <strstr+0x1a>
 8004c72:	4633      	mov	r3, r6
 8004c74:	e7ec      	b.n	8004c50 <strstr+0x8>

08004c76 <__ssputs_r>:
 8004c76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c7a:	688e      	ldr	r6, [r1, #8]
 8004c7c:	4682      	mov	sl, r0
 8004c7e:	429e      	cmp	r6, r3
 8004c80:	460c      	mov	r4, r1
 8004c82:	4690      	mov	r8, r2
 8004c84:	461f      	mov	r7, r3
 8004c86:	d838      	bhi.n	8004cfa <__ssputs_r+0x84>
 8004c88:	898a      	ldrh	r2, [r1, #12]
 8004c8a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c8e:	d032      	beq.n	8004cf6 <__ssputs_r+0x80>
 8004c90:	6825      	ldr	r5, [r4, #0]
 8004c92:	6909      	ldr	r1, [r1, #16]
 8004c94:	3301      	adds	r3, #1
 8004c96:	eba5 0901 	sub.w	r9, r5, r1
 8004c9a:	6965      	ldr	r5, [r4, #20]
 8004c9c:	444b      	add	r3, r9
 8004c9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ca2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ca6:	106d      	asrs	r5, r5, #1
 8004ca8:	429d      	cmp	r5, r3
 8004caa:	bf38      	it	cc
 8004cac:	461d      	movcc	r5, r3
 8004cae:	0553      	lsls	r3, r2, #21
 8004cb0:	d531      	bpl.n	8004d16 <__ssputs_r+0xa0>
 8004cb2:	4629      	mov	r1, r5
 8004cb4:	f000 fb52 	bl	800535c <_malloc_r>
 8004cb8:	4606      	mov	r6, r0
 8004cba:	b950      	cbnz	r0, 8004cd2 <__ssputs_r+0x5c>
 8004cbc:	230c      	movs	r3, #12
 8004cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc2:	f8ca 3000 	str.w	r3, [sl]
 8004cc6:	89a3      	ldrh	r3, [r4, #12]
 8004cc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ccc:	81a3      	strh	r3, [r4, #12]
 8004cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cd2:	464a      	mov	r2, r9
 8004cd4:	6921      	ldr	r1, [r4, #16]
 8004cd6:	f000 facd 	bl	8005274 <memcpy>
 8004cda:	89a3      	ldrh	r3, [r4, #12]
 8004cdc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004ce0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ce4:	81a3      	strh	r3, [r4, #12]
 8004ce6:	6126      	str	r6, [r4, #16]
 8004ce8:	444e      	add	r6, r9
 8004cea:	6026      	str	r6, [r4, #0]
 8004cec:	463e      	mov	r6, r7
 8004cee:	6165      	str	r5, [r4, #20]
 8004cf0:	eba5 0509 	sub.w	r5, r5, r9
 8004cf4:	60a5      	str	r5, [r4, #8]
 8004cf6:	42be      	cmp	r6, r7
 8004cf8:	d900      	bls.n	8004cfc <__ssputs_r+0x86>
 8004cfa:	463e      	mov	r6, r7
 8004cfc:	4632      	mov	r2, r6
 8004cfe:	4641      	mov	r1, r8
 8004d00:	6820      	ldr	r0, [r4, #0]
 8004d02:	f000 fac5 	bl	8005290 <memmove>
 8004d06:	68a3      	ldr	r3, [r4, #8]
 8004d08:	6822      	ldr	r2, [r4, #0]
 8004d0a:	1b9b      	subs	r3, r3, r6
 8004d0c:	4432      	add	r2, r6
 8004d0e:	2000      	movs	r0, #0
 8004d10:	60a3      	str	r3, [r4, #8]
 8004d12:	6022      	str	r2, [r4, #0]
 8004d14:	e7db      	b.n	8004cce <__ssputs_r+0x58>
 8004d16:	462a      	mov	r2, r5
 8004d18:	f000 fb7a 	bl	8005410 <_realloc_r>
 8004d1c:	4606      	mov	r6, r0
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d1e1      	bne.n	8004ce6 <__ssputs_r+0x70>
 8004d22:	4650      	mov	r0, sl
 8004d24:	6921      	ldr	r1, [r4, #16]
 8004d26:	f000 facd 	bl	80052c4 <_free_r>
 8004d2a:	e7c7      	b.n	8004cbc <__ssputs_r+0x46>

08004d2c <_svfiprintf_r>:
 8004d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d30:	4698      	mov	r8, r3
 8004d32:	898b      	ldrh	r3, [r1, #12]
 8004d34:	4607      	mov	r7, r0
 8004d36:	061b      	lsls	r3, r3, #24
 8004d38:	460d      	mov	r5, r1
 8004d3a:	4614      	mov	r4, r2
 8004d3c:	b09d      	sub	sp, #116	; 0x74
 8004d3e:	d50e      	bpl.n	8004d5e <_svfiprintf_r+0x32>
 8004d40:	690b      	ldr	r3, [r1, #16]
 8004d42:	b963      	cbnz	r3, 8004d5e <_svfiprintf_r+0x32>
 8004d44:	2140      	movs	r1, #64	; 0x40
 8004d46:	f000 fb09 	bl	800535c <_malloc_r>
 8004d4a:	6028      	str	r0, [r5, #0]
 8004d4c:	6128      	str	r0, [r5, #16]
 8004d4e:	b920      	cbnz	r0, 8004d5a <_svfiprintf_r+0x2e>
 8004d50:	230c      	movs	r3, #12
 8004d52:	603b      	str	r3, [r7, #0]
 8004d54:	f04f 30ff 	mov.w	r0, #4294967295
 8004d58:	e0d1      	b.n	8004efe <_svfiprintf_r+0x1d2>
 8004d5a:	2340      	movs	r3, #64	; 0x40
 8004d5c:	616b      	str	r3, [r5, #20]
 8004d5e:	2300      	movs	r3, #0
 8004d60:	9309      	str	r3, [sp, #36]	; 0x24
 8004d62:	2320      	movs	r3, #32
 8004d64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d68:	2330      	movs	r3, #48	; 0x30
 8004d6a:	f04f 0901 	mov.w	r9, #1
 8004d6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d72:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004f18 <_svfiprintf_r+0x1ec>
 8004d76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d7a:	4623      	mov	r3, r4
 8004d7c:	469a      	mov	sl, r3
 8004d7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d82:	b10a      	cbz	r2, 8004d88 <_svfiprintf_r+0x5c>
 8004d84:	2a25      	cmp	r2, #37	; 0x25
 8004d86:	d1f9      	bne.n	8004d7c <_svfiprintf_r+0x50>
 8004d88:	ebba 0b04 	subs.w	fp, sl, r4
 8004d8c:	d00b      	beq.n	8004da6 <_svfiprintf_r+0x7a>
 8004d8e:	465b      	mov	r3, fp
 8004d90:	4622      	mov	r2, r4
 8004d92:	4629      	mov	r1, r5
 8004d94:	4638      	mov	r0, r7
 8004d96:	f7ff ff6e 	bl	8004c76 <__ssputs_r>
 8004d9a:	3001      	adds	r0, #1
 8004d9c:	f000 80aa 	beq.w	8004ef4 <_svfiprintf_r+0x1c8>
 8004da0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004da2:	445a      	add	r2, fp
 8004da4:	9209      	str	r2, [sp, #36]	; 0x24
 8004da6:	f89a 3000 	ldrb.w	r3, [sl]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	f000 80a2 	beq.w	8004ef4 <_svfiprintf_r+0x1c8>
 8004db0:	2300      	movs	r3, #0
 8004db2:	f04f 32ff 	mov.w	r2, #4294967295
 8004db6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004dba:	f10a 0a01 	add.w	sl, sl, #1
 8004dbe:	9304      	str	r3, [sp, #16]
 8004dc0:	9307      	str	r3, [sp, #28]
 8004dc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004dc6:	931a      	str	r3, [sp, #104]	; 0x68
 8004dc8:	4654      	mov	r4, sl
 8004dca:	2205      	movs	r2, #5
 8004dcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dd0:	4851      	ldr	r0, [pc, #324]	; (8004f18 <_svfiprintf_r+0x1ec>)
 8004dd2:	f000 fa41 	bl	8005258 <memchr>
 8004dd6:	9a04      	ldr	r2, [sp, #16]
 8004dd8:	b9d8      	cbnz	r0, 8004e12 <_svfiprintf_r+0xe6>
 8004dda:	06d0      	lsls	r0, r2, #27
 8004ddc:	bf44      	itt	mi
 8004dde:	2320      	movmi	r3, #32
 8004de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004de4:	0711      	lsls	r1, r2, #28
 8004de6:	bf44      	itt	mi
 8004de8:	232b      	movmi	r3, #43	; 0x2b
 8004dea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004dee:	f89a 3000 	ldrb.w	r3, [sl]
 8004df2:	2b2a      	cmp	r3, #42	; 0x2a
 8004df4:	d015      	beq.n	8004e22 <_svfiprintf_r+0xf6>
 8004df6:	4654      	mov	r4, sl
 8004df8:	2000      	movs	r0, #0
 8004dfa:	f04f 0c0a 	mov.w	ip, #10
 8004dfe:	9a07      	ldr	r2, [sp, #28]
 8004e00:	4621      	mov	r1, r4
 8004e02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e06:	3b30      	subs	r3, #48	; 0x30
 8004e08:	2b09      	cmp	r3, #9
 8004e0a:	d94e      	bls.n	8004eaa <_svfiprintf_r+0x17e>
 8004e0c:	b1b0      	cbz	r0, 8004e3c <_svfiprintf_r+0x110>
 8004e0e:	9207      	str	r2, [sp, #28]
 8004e10:	e014      	b.n	8004e3c <_svfiprintf_r+0x110>
 8004e12:	eba0 0308 	sub.w	r3, r0, r8
 8004e16:	fa09 f303 	lsl.w	r3, r9, r3
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	46a2      	mov	sl, r4
 8004e1e:	9304      	str	r3, [sp, #16]
 8004e20:	e7d2      	b.n	8004dc8 <_svfiprintf_r+0x9c>
 8004e22:	9b03      	ldr	r3, [sp, #12]
 8004e24:	1d19      	adds	r1, r3, #4
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	9103      	str	r1, [sp, #12]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	bfbb      	ittet	lt
 8004e2e:	425b      	neglt	r3, r3
 8004e30:	f042 0202 	orrlt.w	r2, r2, #2
 8004e34:	9307      	strge	r3, [sp, #28]
 8004e36:	9307      	strlt	r3, [sp, #28]
 8004e38:	bfb8      	it	lt
 8004e3a:	9204      	strlt	r2, [sp, #16]
 8004e3c:	7823      	ldrb	r3, [r4, #0]
 8004e3e:	2b2e      	cmp	r3, #46	; 0x2e
 8004e40:	d10c      	bne.n	8004e5c <_svfiprintf_r+0x130>
 8004e42:	7863      	ldrb	r3, [r4, #1]
 8004e44:	2b2a      	cmp	r3, #42	; 0x2a
 8004e46:	d135      	bne.n	8004eb4 <_svfiprintf_r+0x188>
 8004e48:	9b03      	ldr	r3, [sp, #12]
 8004e4a:	3402      	adds	r4, #2
 8004e4c:	1d1a      	adds	r2, r3, #4
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	9203      	str	r2, [sp, #12]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	bfb8      	it	lt
 8004e56:	f04f 33ff 	movlt.w	r3, #4294967295
 8004e5a:	9305      	str	r3, [sp, #20]
 8004e5c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004f28 <_svfiprintf_r+0x1fc>
 8004e60:	2203      	movs	r2, #3
 8004e62:	4650      	mov	r0, sl
 8004e64:	7821      	ldrb	r1, [r4, #0]
 8004e66:	f000 f9f7 	bl	8005258 <memchr>
 8004e6a:	b140      	cbz	r0, 8004e7e <_svfiprintf_r+0x152>
 8004e6c:	2340      	movs	r3, #64	; 0x40
 8004e6e:	eba0 000a 	sub.w	r0, r0, sl
 8004e72:	fa03 f000 	lsl.w	r0, r3, r0
 8004e76:	9b04      	ldr	r3, [sp, #16]
 8004e78:	3401      	adds	r4, #1
 8004e7a:	4303      	orrs	r3, r0
 8004e7c:	9304      	str	r3, [sp, #16]
 8004e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e82:	2206      	movs	r2, #6
 8004e84:	4825      	ldr	r0, [pc, #148]	; (8004f1c <_svfiprintf_r+0x1f0>)
 8004e86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e8a:	f000 f9e5 	bl	8005258 <memchr>
 8004e8e:	2800      	cmp	r0, #0
 8004e90:	d038      	beq.n	8004f04 <_svfiprintf_r+0x1d8>
 8004e92:	4b23      	ldr	r3, [pc, #140]	; (8004f20 <_svfiprintf_r+0x1f4>)
 8004e94:	bb1b      	cbnz	r3, 8004ede <_svfiprintf_r+0x1b2>
 8004e96:	9b03      	ldr	r3, [sp, #12]
 8004e98:	3307      	adds	r3, #7
 8004e9a:	f023 0307 	bic.w	r3, r3, #7
 8004e9e:	3308      	adds	r3, #8
 8004ea0:	9303      	str	r3, [sp, #12]
 8004ea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ea4:	4433      	add	r3, r6
 8004ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ea8:	e767      	b.n	8004d7a <_svfiprintf_r+0x4e>
 8004eaa:	460c      	mov	r4, r1
 8004eac:	2001      	movs	r0, #1
 8004eae:	fb0c 3202 	mla	r2, ip, r2, r3
 8004eb2:	e7a5      	b.n	8004e00 <_svfiprintf_r+0xd4>
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	f04f 0c0a 	mov.w	ip, #10
 8004eba:	4619      	mov	r1, r3
 8004ebc:	3401      	adds	r4, #1
 8004ebe:	9305      	str	r3, [sp, #20]
 8004ec0:	4620      	mov	r0, r4
 8004ec2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ec6:	3a30      	subs	r2, #48	; 0x30
 8004ec8:	2a09      	cmp	r2, #9
 8004eca:	d903      	bls.n	8004ed4 <_svfiprintf_r+0x1a8>
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0c5      	beq.n	8004e5c <_svfiprintf_r+0x130>
 8004ed0:	9105      	str	r1, [sp, #20]
 8004ed2:	e7c3      	b.n	8004e5c <_svfiprintf_r+0x130>
 8004ed4:	4604      	mov	r4, r0
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	fb0c 2101 	mla	r1, ip, r1, r2
 8004edc:	e7f0      	b.n	8004ec0 <_svfiprintf_r+0x194>
 8004ede:	ab03      	add	r3, sp, #12
 8004ee0:	9300      	str	r3, [sp, #0]
 8004ee2:	462a      	mov	r2, r5
 8004ee4:	4638      	mov	r0, r7
 8004ee6:	4b0f      	ldr	r3, [pc, #60]	; (8004f24 <_svfiprintf_r+0x1f8>)
 8004ee8:	a904      	add	r1, sp, #16
 8004eea:	f3af 8000 	nop.w
 8004eee:	1c42      	adds	r2, r0, #1
 8004ef0:	4606      	mov	r6, r0
 8004ef2:	d1d6      	bne.n	8004ea2 <_svfiprintf_r+0x176>
 8004ef4:	89ab      	ldrh	r3, [r5, #12]
 8004ef6:	065b      	lsls	r3, r3, #25
 8004ef8:	f53f af2c 	bmi.w	8004d54 <_svfiprintf_r+0x28>
 8004efc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004efe:	b01d      	add	sp, #116	; 0x74
 8004f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f04:	ab03      	add	r3, sp, #12
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	462a      	mov	r2, r5
 8004f0a:	4638      	mov	r0, r7
 8004f0c:	4b05      	ldr	r3, [pc, #20]	; (8004f24 <_svfiprintf_r+0x1f8>)
 8004f0e:	a904      	add	r1, sp, #16
 8004f10:	f000 f87c 	bl	800500c <_printf_i>
 8004f14:	e7eb      	b.n	8004eee <_svfiprintf_r+0x1c2>
 8004f16:	bf00      	nop
 8004f18:	08005752 	.word	0x08005752
 8004f1c:	0800575c 	.word	0x0800575c
 8004f20:	00000000 	.word	0x00000000
 8004f24:	08004c77 	.word	0x08004c77
 8004f28:	08005758 	.word	0x08005758

08004f2c <_printf_common>:
 8004f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f30:	4616      	mov	r6, r2
 8004f32:	4699      	mov	r9, r3
 8004f34:	688a      	ldr	r2, [r1, #8]
 8004f36:	690b      	ldr	r3, [r1, #16]
 8004f38:	4607      	mov	r7, r0
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	bfb8      	it	lt
 8004f3e:	4613      	movlt	r3, r2
 8004f40:	6033      	str	r3, [r6, #0]
 8004f42:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f46:	460c      	mov	r4, r1
 8004f48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f4c:	b10a      	cbz	r2, 8004f52 <_printf_common+0x26>
 8004f4e:	3301      	adds	r3, #1
 8004f50:	6033      	str	r3, [r6, #0]
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	0699      	lsls	r1, r3, #26
 8004f56:	bf42      	ittt	mi
 8004f58:	6833      	ldrmi	r3, [r6, #0]
 8004f5a:	3302      	addmi	r3, #2
 8004f5c:	6033      	strmi	r3, [r6, #0]
 8004f5e:	6825      	ldr	r5, [r4, #0]
 8004f60:	f015 0506 	ands.w	r5, r5, #6
 8004f64:	d106      	bne.n	8004f74 <_printf_common+0x48>
 8004f66:	f104 0a19 	add.w	sl, r4, #25
 8004f6a:	68e3      	ldr	r3, [r4, #12]
 8004f6c:	6832      	ldr	r2, [r6, #0]
 8004f6e:	1a9b      	subs	r3, r3, r2
 8004f70:	42ab      	cmp	r3, r5
 8004f72:	dc28      	bgt.n	8004fc6 <_printf_common+0x9a>
 8004f74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f78:	1e13      	subs	r3, r2, #0
 8004f7a:	6822      	ldr	r2, [r4, #0]
 8004f7c:	bf18      	it	ne
 8004f7e:	2301      	movne	r3, #1
 8004f80:	0692      	lsls	r2, r2, #26
 8004f82:	d42d      	bmi.n	8004fe0 <_printf_common+0xb4>
 8004f84:	4649      	mov	r1, r9
 8004f86:	4638      	mov	r0, r7
 8004f88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f8c:	47c0      	blx	r8
 8004f8e:	3001      	adds	r0, #1
 8004f90:	d020      	beq.n	8004fd4 <_printf_common+0xa8>
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	68e5      	ldr	r5, [r4, #12]
 8004f96:	f003 0306 	and.w	r3, r3, #6
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	bf18      	it	ne
 8004f9e:	2500      	movne	r5, #0
 8004fa0:	6832      	ldr	r2, [r6, #0]
 8004fa2:	f04f 0600 	mov.w	r6, #0
 8004fa6:	68a3      	ldr	r3, [r4, #8]
 8004fa8:	bf08      	it	eq
 8004faa:	1aad      	subeq	r5, r5, r2
 8004fac:	6922      	ldr	r2, [r4, #16]
 8004fae:	bf08      	it	eq
 8004fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	bfc4      	itt	gt
 8004fb8:	1a9b      	subgt	r3, r3, r2
 8004fba:	18ed      	addgt	r5, r5, r3
 8004fbc:	341a      	adds	r4, #26
 8004fbe:	42b5      	cmp	r5, r6
 8004fc0:	d11a      	bne.n	8004ff8 <_printf_common+0xcc>
 8004fc2:	2000      	movs	r0, #0
 8004fc4:	e008      	b.n	8004fd8 <_printf_common+0xac>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	4652      	mov	r2, sl
 8004fca:	4649      	mov	r1, r9
 8004fcc:	4638      	mov	r0, r7
 8004fce:	47c0      	blx	r8
 8004fd0:	3001      	adds	r0, #1
 8004fd2:	d103      	bne.n	8004fdc <_printf_common+0xb0>
 8004fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fdc:	3501      	adds	r5, #1
 8004fde:	e7c4      	b.n	8004f6a <_printf_common+0x3e>
 8004fe0:	2030      	movs	r0, #48	; 0x30
 8004fe2:	18e1      	adds	r1, r4, r3
 8004fe4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004fe8:	1c5a      	adds	r2, r3, #1
 8004fea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004fee:	4422      	add	r2, r4
 8004ff0:	3302      	adds	r3, #2
 8004ff2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ff6:	e7c5      	b.n	8004f84 <_printf_common+0x58>
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	4622      	mov	r2, r4
 8004ffc:	4649      	mov	r1, r9
 8004ffe:	4638      	mov	r0, r7
 8005000:	47c0      	blx	r8
 8005002:	3001      	adds	r0, #1
 8005004:	d0e6      	beq.n	8004fd4 <_printf_common+0xa8>
 8005006:	3601      	adds	r6, #1
 8005008:	e7d9      	b.n	8004fbe <_printf_common+0x92>
	...

0800500c <_printf_i>:
 800500c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005010:	460c      	mov	r4, r1
 8005012:	7e27      	ldrb	r7, [r4, #24]
 8005014:	4691      	mov	r9, r2
 8005016:	2f78      	cmp	r7, #120	; 0x78
 8005018:	4680      	mov	r8, r0
 800501a:	469a      	mov	sl, r3
 800501c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800501e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005022:	d807      	bhi.n	8005034 <_printf_i+0x28>
 8005024:	2f62      	cmp	r7, #98	; 0x62
 8005026:	d80a      	bhi.n	800503e <_printf_i+0x32>
 8005028:	2f00      	cmp	r7, #0
 800502a:	f000 80d9 	beq.w	80051e0 <_printf_i+0x1d4>
 800502e:	2f58      	cmp	r7, #88	; 0x58
 8005030:	f000 80a4 	beq.w	800517c <_printf_i+0x170>
 8005034:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005038:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800503c:	e03a      	b.n	80050b4 <_printf_i+0xa8>
 800503e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005042:	2b15      	cmp	r3, #21
 8005044:	d8f6      	bhi.n	8005034 <_printf_i+0x28>
 8005046:	a001      	add	r0, pc, #4	; (adr r0, 800504c <_printf_i+0x40>)
 8005048:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800504c:	080050a5 	.word	0x080050a5
 8005050:	080050b9 	.word	0x080050b9
 8005054:	08005035 	.word	0x08005035
 8005058:	08005035 	.word	0x08005035
 800505c:	08005035 	.word	0x08005035
 8005060:	08005035 	.word	0x08005035
 8005064:	080050b9 	.word	0x080050b9
 8005068:	08005035 	.word	0x08005035
 800506c:	08005035 	.word	0x08005035
 8005070:	08005035 	.word	0x08005035
 8005074:	08005035 	.word	0x08005035
 8005078:	080051c7 	.word	0x080051c7
 800507c:	080050e9 	.word	0x080050e9
 8005080:	080051a9 	.word	0x080051a9
 8005084:	08005035 	.word	0x08005035
 8005088:	08005035 	.word	0x08005035
 800508c:	080051e9 	.word	0x080051e9
 8005090:	08005035 	.word	0x08005035
 8005094:	080050e9 	.word	0x080050e9
 8005098:	08005035 	.word	0x08005035
 800509c:	08005035 	.word	0x08005035
 80050a0:	080051b1 	.word	0x080051b1
 80050a4:	680b      	ldr	r3, [r1, #0]
 80050a6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80050aa:	1d1a      	adds	r2, r3, #4
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	600a      	str	r2, [r1, #0]
 80050b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050b4:	2301      	movs	r3, #1
 80050b6:	e0a4      	b.n	8005202 <_printf_i+0x1f6>
 80050b8:	6825      	ldr	r5, [r4, #0]
 80050ba:	6808      	ldr	r0, [r1, #0]
 80050bc:	062e      	lsls	r6, r5, #24
 80050be:	f100 0304 	add.w	r3, r0, #4
 80050c2:	d50a      	bpl.n	80050da <_printf_i+0xce>
 80050c4:	6805      	ldr	r5, [r0, #0]
 80050c6:	600b      	str	r3, [r1, #0]
 80050c8:	2d00      	cmp	r5, #0
 80050ca:	da03      	bge.n	80050d4 <_printf_i+0xc8>
 80050cc:	232d      	movs	r3, #45	; 0x2d
 80050ce:	426d      	negs	r5, r5
 80050d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050d4:	230a      	movs	r3, #10
 80050d6:	485e      	ldr	r0, [pc, #376]	; (8005250 <_printf_i+0x244>)
 80050d8:	e019      	b.n	800510e <_printf_i+0x102>
 80050da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80050de:	6805      	ldr	r5, [r0, #0]
 80050e0:	600b      	str	r3, [r1, #0]
 80050e2:	bf18      	it	ne
 80050e4:	b22d      	sxthne	r5, r5
 80050e6:	e7ef      	b.n	80050c8 <_printf_i+0xbc>
 80050e8:	680b      	ldr	r3, [r1, #0]
 80050ea:	6825      	ldr	r5, [r4, #0]
 80050ec:	1d18      	adds	r0, r3, #4
 80050ee:	6008      	str	r0, [r1, #0]
 80050f0:	0628      	lsls	r0, r5, #24
 80050f2:	d501      	bpl.n	80050f8 <_printf_i+0xec>
 80050f4:	681d      	ldr	r5, [r3, #0]
 80050f6:	e002      	b.n	80050fe <_printf_i+0xf2>
 80050f8:	0669      	lsls	r1, r5, #25
 80050fa:	d5fb      	bpl.n	80050f4 <_printf_i+0xe8>
 80050fc:	881d      	ldrh	r5, [r3, #0]
 80050fe:	2f6f      	cmp	r7, #111	; 0x6f
 8005100:	bf0c      	ite	eq
 8005102:	2308      	moveq	r3, #8
 8005104:	230a      	movne	r3, #10
 8005106:	4852      	ldr	r0, [pc, #328]	; (8005250 <_printf_i+0x244>)
 8005108:	2100      	movs	r1, #0
 800510a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800510e:	6866      	ldr	r6, [r4, #4]
 8005110:	2e00      	cmp	r6, #0
 8005112:	bfa8      	it	ge
 8005114:	6821      	ldrge	r1, [r4, #0]
 8005116:	60a6      	str	r6, [r4, #8]
 8005118:	bfa4      	itt	ge
 800511a:	f021 0104 	bicge.w	r1, r1, #4
 800511e:	6021      	strge	r1, [r4, #0]
 8005120:	b90d      	cbnz	r5, 8005126 <_printf_i+0x11a>
 8005122:	2e00      	cmp	r6, #0
 8005124:	d04d      	beq.n	80051c2 <_printf_i+0x1b6>
 8005126:	4616      	mov	r6, r2
 8005128:	fbb5 f1f3 	udiv	r1, r5, r3
 800512c:	fb03 5711 	mls	r7, r3, r1, r5
 8005130:	5dc7      	ldrb	r7, [r0, r7]
 8005132:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005136:	462f      	mov	r7, r5
 8005138:	42bb      	cmp	r3, r7
 800513a:	460d      	mov	r5, r1
 800513c:	d9f4      	bls.n	8005128 <_printf_i+0x11c>
 800513e:	2b08      	cmp	r3, #8
 8005140:	d10b      	bne.n	800515a <_printf_i+0x14e>
 8005142:	6823      	ldr	r3, [r4, #0]
 8005144:	07df      	lsls	r7, r3, #31
 8005146:	d508      	bpl.n	800515a <_printf_i+0x14e>
 8005148:	6923      	ldr	r3, [r4, #16]
 800514a:	6861      	ldr	r1, [r4, #4]
 800514c:	4299      	cmp	r1, r3
 800514e:	bfde      	ittt	le
 8005150:	2330      	movle	r3, #48	; 0x30
 8005152:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005156:	f106 36ff 	addle.w	r6, r6, #4294967295
 800515a:	1b92      	subs	r2, r2, r6
 800515c:	6122      	str	r2, [r4, #16]
 800515e:	464b      	mov	r3, r9
 8005160:	4621      	mov	r1, r4
 8005162:	4640      	mov	r0, r8
 8005164:	f8cd a000 	str.w	sl, [sp]
 8005168:	aa03      	add	r2, sp, #12
 800516a:	f7ff fedf 	bl	8004f2c <_printf_common>
 800516e:	3001      	adds	r0, #1
 8005170:	d14c      	bne.n	800520c <_printf_i+0x200>
 8005172:	f04f 30ff 	mov.w	r0, #4294967295
 8005176:	b004      	add	sp, #16
 8005178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800517c:	4834      	ldr	r0, [pc, #208]	; (8005250 <_printf_i+0x244>)
 800517e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005182:	680e      	ldr	r6, [r1, #0]
 8005184:	6823      	ldr	r3, [r4, #0]
 8005186:	f856 5b04 	ldr.w	r5, [r6], #4
 800518a:	061f      	lsls	r7, r3, #24
 800518c:	600e      	str	r6, [r1, #0]
 800518e:	d514      	bpl.n	80051ba <_printf_i+0x1ae>
 8005190:	07d9      	lsls	r1, r3, #31
 8005192:	bf44      	itt	mi
 8005194:	f043 0320 	orrmi.w	r3, r3, #32
 8005198:	6023      	strmi	r3, [r4, #0]
 800519a:	b91d      	cbnz	r5, 80051a4 <_printf_i+0x198>
 800519c:	6823      	ldr	r3, [r4, #0]
 800519e:	f023 0320 	bic.w	r3, r3, #32
 80051a2:	6023      	str	r3, [r4, #0]
 80051a4:	2310      	movs	r3, #16
 80051a6:	e7af      	b.n	8005108 <_printf_i+0xfc>
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	f043 0320 	orr.w	r3, r3, #32
 80051ae:	6023      	str	r3, [r4, #0]
 80051b0:	2378      	movs	r3, #120	; 0x78
 80051b2:	4828      	ldr	r0, [pc, #160]	; (8005254 <_printf_i+0x248>)
 80051b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80051b8:	e7e3      	b.n	8005182 <_printf_i+0x176>
 80051ba:	065e      	lsls	r6, r3, #25
 80051bc:	bf48      	it	mi
 80051be:	b2ad      	uxthmi	r5, r5
 80051c0:	e7e6      	b.n	8005190 <_printf_i+0x184>
 80051c2:	4616      	mov	r6, r2
 80051c4:	e7bb      	b.n	800513e <_printf_i+0x132>
 80051c6:	680b      	ldr	r3, [r1, #0]
 80051c8:	6826      	ldr	r6, [r4, #0]
 80051ca:	1d1d      	adds	r5, r3, #4
 80051cc:	6960      	ldr	r0, [r4, #20]
 80051ce:	600d      	str	r5, [r1, #0]
 80051d0:	0635      	lsls	r5, r6, #24
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	d501      	bpl.n	80051da <_printf_i+0x1ce>
 80051d6:	6018      	str	r0, [r3, #0]
 80051d8:	e002      	b.n	80051e0 <_printf_i+0x1d4>
 80051da:	0671      	lsls	r1, r6, #25
 80051dc:	d5fb      	bpl.n	80051d6 <_printf_i+0x1ca>
 80051de:	8018      	strh	r0, [r3, #0]
 80051e0:	2300      	movs	r3, #0
 80051e2:	4616      	mov	r6, r2
 80051e4:	6123      	str	r3, [r4, #16]
 80051e6:	e7ba      	b.n	800515e <_printf_i+0x152>
 80051e8:	680b      	ldr	r3, [r1, #0]
 80051ea:	1d1a      	adds	r2, r3, #4
 80051ec:	600a      	str	r2, [r1, #0]
 80051ee:	681e      	ldr	r6, [r3, #0]
 80051f0:	2100      	movs	r1, #0
 80051f2:	4630      	mov	r0, r6
 80051f4:	6862      	ldr	r2, [r4, #4]
 80051f6:	f000 f82f 	bl	8005258 <memchr>
 80051fa:	b108      	cbz	r0, 8005200 <_printf_i+0x1f4>
 80051fc:	1b80      	subs	r0, r0, r6
 80051fe:	6060      	str	r0, [r4, #4]
 8005200:	6863      	ldr	r3, [r4, #4]
 8005202:	6123      	str	r3, [r4, #16]
 8005204:	2300      	movs	r3, #0
 8005206:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800520a:	e7a8      	b.n	800515e <_printf_i+0x152>
 800520c:	4632      	mov	r2, r6
 800520e:	4649      	mov	r1, r9
 8005210:	4640      	mov	r0, r8
 8005212:	6923      	ldr	r3, [r4, #16]
 8005214:	47d0      	blx	sl
 8005216:	3001      	adds	r0, #1
 8005218:	d0ab      	beq.n	8005172 <_printf_i+0x166>
 800521a:	6823      	ldr	r3, [r4, #0]
 800521c:	079b      	lsls	r3, r3, #30
 800521e:	d413      	bmi.n	8005248 <_printf_i+0x23c>
 8005220:	68e0      	ldr	r0, [r4, #12]
 8005222:	9b03      	ldr	r3, [sp, #12]
 8005224:	4298      	cmp	r0, r3
 8005226:	bfb8      	it	lt
 8005228:	4618      	movlt	r0, r3
 800522a:	e7a4      	b.n	8005176 <_printf_i+0x16a>
 800522c:	2301      	movs	r3, #1
 800522e:	4632      	mov	r2, r6
 8005230:	4649      	mov	r1, r9
 8005232:	4640      	mov	r0, r8
 8005234:	47d0      	blx	sl
 8005236:	3001      	adds	r0, #1
 8005238:	d09b      	beq.n	8005172 <_printf_i+0x166>
 800523a:	3501      	adds	r5, #1
 800523c:	68e3      	ldr	r3, [r4, #12]
 800523e:	9903      	ldr	r1, [sp, #12]
 8005240:	1a5b      	subs	r3, r3, r1
 8005242:	42ab      	cmp	r3, r5
 8005244:	dcf2      	bgt.n	800522c <_printf_i+0x220>
 8005246:	e7eb      	b.n	8005220 <_printf_i+0x214>
 8005248:	2500      	movs	r5, #0
 800524a:	f104 0619 	add.w	r6, r4, #25
 800524e:	e7f5      	b.n	800523c <_printf_i+0x230>
 8005250:	08005763 	.word	0x08005763
 8005254:	08005774 	.word	0x08005774

08005258 <memchr>:
 8005258:	4603      	mov	r3, r0
 800525a:	b510      	push	{r4, lr}
 800525c:	b2c9      	uxtb	r1, r1
 800525e:	4402      	add	r2, r0
 8005260:	4293      	cmp	r3, r2
 8005262:	4618      	mov	r0, r3
 8005264:	d101      	bne.n	800526a <memchr+0x12>
 8005266:	2000      	movs	r0, #0
 8005268:	e003      	b.n	8005272 <memchr+0x1a>
 800526a:	7804      	ldrb	r4, [r0, #0]
 800526c:	3301      	adds	r3, #1
 800526e:	428c      	cmp	r4, r1
 8005270:	d1f6      	bne.n	8005260 <memchr+0x8>
 8005272:	bd10      	pop	{r4, pc}

08005274 <memcpy>:
 8005274:	440a      	add	r2, r1
 8005276:	4291      	cmp	r1, r2
 8005278:	f100 33ff 	add.w	r3, r0, #4294967295
 800527c:	d100      	bne.n	8005280 <memcpy+0xc>
 800527e:	4770      	bx	lr
 8005280:	b510      	push	{r4, lr}
 8005282:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005286:	4291      	cmp	r1, r2
 8005288:	f803 4f01 	strb.w	r4, [r3, #1]!
 800528c:	d1f9      	bne.n	8005282 <memcpy+0xe>
 800528e:	bd10      	pop	{r4, pc}

08005290 <memmove>:
 8005290:	4288      	cmp	r0, r1
 8005292:	b510      	push	{r4, lr}
 8005294:	eb01 0402 	add.w	r4, r1, r2
 8005298:	d902      	bls.n	80052a0 <memmove+0x10>
 800529a:	4284      	cmp	r4, r0
 800529c:	4623      	mov	r3, r4
 800529e:	d807      	bhi.n	80052b0 <memmove+0x20>
 80052a0:	1e43      	subs	r3, r0, #1
 80052a2:	42a1      	cmp	r1, r4
 80052a4:	d008      	beq.n	80052b8 <memmove+0x28>
 80052a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052ae:	e7f8      	b.n	80052a2 <memmove+0x12>
 80052b0:	4601      	mov	r1, r0
 80052b2:	4402      	add	r2, r0
 80052b4:	428a      	cmp	r2, r1
 80052b6:	d100      	bne.n	80052ba <memmove+0x2a>
 80052b8:	bd10      	pop	{r4, pc}
 80052ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80052c2:	e7f7      	b.n	80052b4 <memmove+0x24>

080052c4 <_free_r>:
 80052c4:	b538      	push	{r3, r4, r5, lr}
 80052c6:	4605      	mov	r5, r0
 80052c8:	2900      	cmp	r1, #0
 80052ca:	d043      	beq.n	8005354 <_free_r+0x90>
 80052cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052d0:	1f0c      	subs	r4, r1, #4
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	bfb8      	it	lt
 80052d6:	18e4      	addlt	r4, r4, r3
 80052d8:	f000 f8d0 	bl	800547c <__malloc_lock>
 80052dc:	4a1e      	ldr	r2, [pc, #120]	; (8005358 <_free_r+0x94>)
 80052de:	6813      	ldr	r3, [r2, #0]
 80052e0:	4610      	mov	r0, r2
 80052e2:	b933      	cbnz	r3, 80052f2 <_free_r+0x2e>
 80052e4:	6063      	str	r3, [r4, #4]
 80052e6:	6014      	str	r4, [r2, #0]
 80052e8:	4628      	mov	r0, r5
 80052ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052ee:	f000 b8cb 	b.w	8005488 <__malloc_unlock>
 80052f2:	42a3      	cmp	r3, r4
 80052f4:	d90a      	bls.n	800530c <_free_r+0x48>
 80052f6:	6821      	ldr	r1, [r4, #0]
 80052f8:	1862      	adds	r2, r4, r1
 80052fa:	4293      	cmp	r3, r2
 80052fc:	bf01      	itttt	eq
 80052fe:	681a      	ldreq	r2, [r3, #0]
 8005300:	685b      	ldreq	r3, [r3, #4]
 8005302:	1852      	addeq	r2, r2, r1
 8005304:	6022      	streq	r2, [r4, #0]
 8005306:	6063      	str	r3, [r4, #4]
 8005308:	6004      	str	r4, [r0, #0]
 800530a:	e7ed      	b.n	80052e8 <_free_r+0x24>
 800530c:	461a      	mov	r2, r3
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	b10b      	cbz	r3, 8005316 <_free_r+0x52>
 8005312:	42a3      	cmp	r3, r4
 8005314:	d9fa      	bls.n	800530c <_free_r+0x48>
 8005316:	6811      	ldr	r1, [r2, #0]
 8005318:	1850      	adds	r0, r2, r1
 800531a:	42a0      	cmp	r0, r4
 800531c:	d10b      	bne.n	8005336 <_free_r+0x72>
 800531e:	6820      	ldr	r0, [r4, #0]
 8005320:	4401      	add	r1, r0
 8005322:	1850      	adds	r0, r2, r1
 8005324:	4283      	cmp	r3, r0
 8005326:	6011      	str	r1, [r2, #0]
 8005328:	d1de      	bne.n	80052e8 <_free_r+0x24>
 800532a:	6818      	ldr	r0, [r3, #0]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	4401      	add	r1, r0
 8005330:	6011      	str	r1, [r2, #0]
 8005332:	6053      	str	r3, [r2, #4]
 8005334:	e7d8      	b.n	80052e8 <_free_r+0x24>
 8005336:	d902      	bls.n	800533e <_free_r+0x7a>
 8005338:	230c      	movs	r3, #12
 800533a:	602b      	str	r3, [r5, #0]
 800533c:	e7d4      	b.n	80052e8 <_free_r+0x24>
 800533e:	6820      	ldr	r0, [r4, #0]
 8005340:	1821      	adds	r1, r4, r0
 8005342:	428b      	cmp	r3, r1
 8005344:	bf01      	itttt	eq
 8005346:	6819      	ldreq	r1, [r3, #0]
 8005348:	685b      	ldreq	r3, [r3, #4]
 800534a:	1809      	addeq	r1, r1, r0
 800534c:	6021      	streq	r1, [r4, #0]
 800534e:	6063      	str	r3, [r4, #4]
 8005350:	6054      	str	r4, [r2, #4]
 8005352:	e7c9      	b.n	80052e8 <_free_r+0x24>
 8005354:	bd38      	pop	{r3, r4, r5, pc}
 8005356:	bf00      	nop
 8005358:	20000094 	.word	0x20000094

0800535c <_malloc_r>:
 800535c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800535e:	1ccd      	adds	r5, r1, #3
 8005360:	f025 0503 	bic.w	r5, r5, #3
 8005364:	3508      	adds	r5, #8
 8005366:	2d0c      	cmp	r5, #12
 8005368:	bf38      	it	cc
 800536a:	250c      	movcc	r5, #12
 800536c:	2d00      	cmp	r5, #0
 800536e:	4606      	mov	r6, r0
 8005370:	db01      	blt.n	8005376 <_malloc_r+0x1a>
 8005372:	42a9      	cmp	r1, r5
 8005374:	d903      	bls.n	800537e <_malloc_r+0x22>
 8005376:	230c      	movs	r3, #12
 8005378:	6033      	str	r3, [r6, #0]
 800537a:	2000      	movs	r0, #0
 800537c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800537e:	f000 f87d 	bl	800547c <__malloc_lock>
 8005382:	4921      	ldr	r1, [pc, #132]	; (8005408 <_malloc_r+0xac>)
 8005384:	680a      	ldr	r2, [r1, #0]
 8005386:	4614      	mov	r4, r2
 8005388:	b99c      	cbnz	r4, 80053b2 <_malloc_r+0x56>
 800538a:	4f20      	ldr	r7, [pc, #128]	; (800540c <_malloc_r+0xb0>)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	b923      	cbnz	r3, 800539a <_malloc_r+0x3e>
 8005390:	4621      	mov	r1, r4
 8005392:	4630      	mov	r0, r6
 8005394:	f000 f862 	bl	800545c <_sbrk_r>
 8005398:	6038      	str	r0, [r7, #0]
 800539a:	4629      	mov	r1, r5
 800539c:	4630      	mov	r0, r6
 800539e:	f000 f85d 	bl	800545c <_sbrk_r>
 80053a2:	1c43      	adds	r3, r0, #1
 80053a4:	d123      	bne.n	80053ee <_malloc_r+0x92>
 80053a6:	230c      	movs	r3, #12
 80053a8:	4630      	mov	r0, r6
 80053aa:	6033      	str	r3, [r6, #0]
 80053ac:	f000 f86c 	bl	8005488 <__malloc_unlock>
 80053b0:	e7e3      	b.n	800537a <_malloc_r+0x1e>
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	1b5b      	subs	r3, r3, r5
 80053b6:	d417      	bmi.n	80053e8 <_malloc_r+0x8c>
 80053b8:	2b0b      	cmp	r3, #11
 80053ba:	d903      	bls.n	80053c4 <_malloc_r+0x68>
 80053bc:	6023      	str	r3, [r4, #0]
 80053be:	441c      	add	r4, r3
 80053c0:	6025      	str	r5, [r4, #0]
 80053c2:	e004      	b.n	80053ce <_malloc_r+0x72>
 80053c4:	6863      	ldr	r3, [r4, #4]
 80053c6:	42a2      	cmp	r2, r4
 80053c8:	bf0c      	ite	eq
 80053ca:	600b      	streq	r3, [r1, #0]
 80053cc:	6053      	strne	r3, [r2, #4]
 80053ce:	4630      	mov	r0, r6
 80053d0:	f000 f85a 	bl	8005488 <__malloc_unlock>
 80053d4:	f104 000b 	add.w	r0, r4, #11
 80053d8:	1d23      	adds	r3, r4, #4
 80053da:	f020 0007 	bic.w	r0, r0, #7
 80053de:	1ac2      	subs	r2, r0, r3
 80053e0:	d0cc      	beq.n	800537c <_malloc_r+0x20>
 80053e2:	1a1b      	subs	r3, r3, r0
 80053e4:	50a3      	str	r3, [r4, r2]
 80053e6:	e7c9      	b.n	800537c <_malloc_r+0x20>
 80053e8:	4622      	mov	r2, r4
 80053ea:	6864      	ldr	r4, [r4, #4]
 80053ec:	e7cc      	b.n	8005388 <_malloc_r+0x2c>
 80053ee:	1cc4      	adds	r4, r0, #3
 80053f0:	f024 0403 	bic.w	r4, r4, #3
 80053f4:	42a0      	cmp	r0, r4
 80053f6:	d0e3      	beq.n	80053c0 <_malloc_r+0x64>
 80053f8:	1a21      	subs	r1, r4, r0
 80053fa:	4630      	mov	r0, r6
 80053fc:	f000 f82e 	bl	800545c <_sbrk_r>
 8005400:	3001      	adds	r0, #1
 8005402:	d1dd      	bne.n	80053c0 <_malloc_r+0x64>
 8005404:	e7cf      	b.n	80053a6 <_malloc_r+0x4a>
 8005406:	bf00      	nop
 8005408:	20000094 	.word	0x20000094
 800540c:	20000098 	.word	0x20000098

08005410 <_realloc_r>:
 8005410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005412:	4607      	mov	r7, r0
 8005414:	4614      	mov	r4, r2
 8005416:	460e      	mov	r6, r1
 8005418:	b921      	cbnz	r1, 8005424 <_realloc_r+0x14>
 800541a:	4611      	mov	r1, r2
 800541c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005420:	f7ff bf9c 	b.w	800535c <_malloc_r>
 8005424:	b922      	cbnz	r2, 8005430 <_realloc_r+0x20>
 8005426:	f7ff ff4d 	bl	80052c4 <_free_r>
 800542a:	4625      	mov	r5, r4
 800542c:	4628      	mov	r0, r5
 800542e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005430:	f000 f830 	bl	8005494 <_malloc_usable_size_r>
 8005434:	42a0      	cmp	r0, r4
 8005436:	d20f      	bcs.n	8005458 <_realloc_r+0x48>
 8005438:	4621      	mov	r1, r4
 800543a:	4638      	mov	r0, r7
 800543c:	f7ff ff8e 	bl	800535c <_malloc_r>
 8005440:	4605      	mov	r5, r0
 8005442:	2800      	cmp	r0, #0
 8005444:	d0f2      	beq.n	800542c <_realloc_r+0x1c>
 8005446:	4631      	mov	r1, r6
 8005448:	4622      	mov	r2, r4
 800544a:	f7ff ff13 	bl	8005274 <memcpy>
 800544e:	4631      	mov	r1, r6
 8005450:	4638      	mov	r0, r7
 8005452:	f7ff ff37 	bl	80052c4 <_free_r>
 8005456:	e7e9      	b.n	800542c <_realloc_r+0x1c>
 8005458:	4635      	mov	r5, r6
 800545a:	e7e7      	b.n	800542c <_realloc_r+0x1c>

0800545c <_sbrk_r>:
 800545c:	b538      	push	{r3, r4, r5, lr}
 800545e:	2300      	movs	r3, #0
 8005460:	4d05      	ldr	r5, [pc, #20]	; (8005478 <_sbrk_r+0x1c>)
 8005462:	4604      	mov	r4, r0
 8005464:	4608      	mov	r0, r1
 8005466:	602b      	str	r3, [r5, #0]
 8005468:	f7fb fc4a 	bl	8000d00 <_sbrk>
 800546c:	1c43      	adds	r3, r0, #1
 800546e:	d102      	bne.n	8005476 <_sbrk_r+0x1a>
 8005470:	682b      	ldr	r3, [r5, #0]
 8005472:	b103      	cbz	r3, 8005476 <_sbrk_r+0x1a>
 8005474:	6023      	str	r3, [r4, #0]
 8005476:	bd38      	pop	{r3, r4, r5, pc}
 8005478:	200001b0 	.word	0x200001b0

0800547c <__malloc_lock>:
 800547c:	4801      	ldr	r0, [pc, #4]	; (8005484 <__malloc_lock+0x8>)
 800547e:	f000 b811 	b.w	80054a4 <__retarget_lock_acquire_recursive>
 8005482:	bf00      	nop
 8005484:	200001b8 	.word	0x200001b8

08005488 <__malloc_unlock>:
 8005488:	4801      	ldr	r0, [pc, #4]	; (8005490 <__malloc_unlock+0x8>)
 800548a:	f000 b80c 	b.w	80054a6 <__retarget_lock_release_recursive>
 800548e:	bf00      	nop
 8005490:	200001b8 	.word	0x200001b8

08005494 <_malloc_usable_size_r>:
 8005494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005498:	1f18      	subs	r0, r3, #4
 800549a:	2b00      	cmp	r3, #0
 800549c:	bfbc      	itt	lt
 800549e:	580b      	ldrlt	r3, [r1, r0]
 80054a0:	18c0      	addlt	r0, r0, r3
 80054a2:	4770      	bx	lr

080054a4 <__retarget_lock_acquire_recursive>:
 80054a4:	4770      	bx	lr

080054a6 <__retarget_lock_release_recursive>:
 80054a6:	4770      	bx	lr

080054a8 <_init>:
 80054a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054aa:	bf00      	nop
 80054ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ae:	bc08      	pop	{r3}
 80054b0:	469e      	mov	lr, r3
 80054b2:	4770      	bx	lr

080054b4 <_fini>:
 80054b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054b6:	bf00      	nop
 80054b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ba:	bc08      	pop	{r3}
 80054bc:	469e      	mov	lr, r3
 80054be:	4770      	bx	lr
