{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522002686968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522002686969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 00:01:26 2018 " "Processing started: Mon Mar 26 00:01:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522002686969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522002686969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_control -c uart_control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_control -c uart_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522002686969 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_control_7_1200mv_85c_slow.vo D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/ simulation " "Generated file uart_control_7_1200mv_85c_slow.vo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522002688183 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_control_7_1200mv_0c_slow.vo D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/ simulation " "Generated file uart_control_7_1200mv_0c_slow.vo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522002688383 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_control_min_1200mv_0c_fast.vo D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/ simulation " "Generated file uart_control_min_1200mv_0c_fast.vo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522002688570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_control.vo D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/ simulation " "Generated file uart_control.vo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522002688760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_control_7_1200mv_85c_v_slow.sdo D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/ simulation " "Generated file uart_control_7_1200mv_85c_v_slow.sdo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522002688987 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_control_7_1200mv_0c_v_slow.sdo D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/ simulation " "Generated file uart_control_7_1200mv_0c_v_slow.sdo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522002689225 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_control_min_1200mv_0c_v_fast.sdo D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/ simulation " "Generated file uart_control_min_1200mv_0c_v_fast.sdo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522002689481 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_control_v.sdo D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/ simulation " "Generated file uart_control_v.sdo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522002690000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522002690095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 26 00:01:30 2018 " "Processing ended: Mon Mar 26 00:01:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522002690095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522002690095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522002690095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522002690095 ""}
