// Seed: 3884258478
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_8 = 0;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd40,
    parameter id_13 = 32'd78,
    parameter id_20 = 32'd59,
    parameter id_5  = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire _id_13;
  inout wire _id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout reg id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire _id_5;
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[id_5*id_5-id_12] = id_8;
  tri1 id_19;
  parameter id_20 = -1;
  logic [1 'b0 : 1] id_21;
  logic id_22 = -1;
  wire id_23;
  for (id_24 = id_3; id_5 & id_2; id_8 = id_7) begin : LABEL_0
    logic id_25 = 1;
  end
  module_0 modCall_1 (
      id_23,
      id_16,
      id_7,
      id_4,
      id_24,
      id_24,
      id_6,
      id_7
  );
  assign id_19 = 1 ? -1 : -1;
  parameter id_26 = id_20;
  wire id_27;
  logic [id_13 : 1  |  -1  |  id_20] id_28;
  integer id_29;
endmodule
