Version 4
SHEET 1 880 680
WIRE 80 112 48 112
WIRE 208 128 176 128
WIRE 320 128 288 128
WIRE 80 144 48 144
FLAG 48 112 A
IOPIN 48 112 In
FLAG 48 144 B
IOPIN 48 144 In
FLAG 320 128 ANDx
IOPIN 320 128 Out
SYMBOL NAND 128 128 R0
SYMATTR InstName X1
SYMBOL INVERT 240 128 R0
SYMATTR InstName X2
FLAG 32 -80 a
FLAG 32 -48 b
FLAG 64 -64 nand_out
FLAG 192 -64 out
FLAG 160 -64 nand_out
SYMBOL port 32 -80 R0
SYMATTR InstName Port1
SYMATTR SpiceModel input
SYMBOL port 32 -48 R0
SYMATTR InstName Port2
SYMATTR SpiceModel input
SYMBOL port 192 -64 R0
SYMATTR InstName Port3
SYMATTR SpiceModel output 