
*** Running vivado
    with args -log design_1_custom_ssd_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_custom_ssd_ip_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_custom_ssd_ip_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2753.539 ; gain = 0.023 ; free physical = 9287 ; free virtual = 13888
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ip_repo/custom_ssd_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/overlord/ece520/vivado-library/ip/Pmods'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_custom_ssd_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7663
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2753.648 ; gain = 0.000 ; free physical = 4837 ; free virtual = 9440
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_custom_ssd_ip_0_0' [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ip/design_1_custom_ssd_ip_0_0/synth/design_1_custom_ssd_ip_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'custom_ssd_ip_v1_0' declared at '/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ipshared/3ba4/hdl/custom_ssd_ip_v1_0.vhd:5' bound to instance 'U0' of component 'custom_ssd_ip_v1_0' [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ip/design_1_custom_ssd_ip_0_0/synth/design_1_custom_ssd_ip_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'custom_ssd_ip_v1_0' [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ipshared/3ba4/hdl/custom_ssd_ip_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'custom_ssd_ip_v1_0_S00_AXI' declared at '/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ipshared/3ba4/hdl/custom_ssd_ip_v1_0_S00_AXI.vhd:5' bound to instance 'custom_ssd_ip_v1_0_S00_AXI_inst' of component 'custom_ssd_ip_v1_0_S00_AXI' [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ipshared/3ba4/hdl/custom_ssd_ip_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'custom_ssd_ip_v1_0_S00_AXI' [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ipshared/3ba4/hdl/custom_ssd_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-226] default block is never used [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ipshared/3ba4/hdl/custom_ssd_ip_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ipshared/3ba4/hdl/custom_ssd_ip_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ipshared/3ba4/hdl/custom_ssd_ip_v1_0_S00_AXI.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'custom_ssd_ip_v1_0_S00_AXI' (1#1) [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ipshared/3ba4/hdl/custom_ssd_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'custom_ssd_ip_v1_0' (2#1) [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ipshared/3ba4/hdl/custom_ssd_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_custom_ssd_ip_0_0' (3#1) [/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.gen/sources_1/bd/design_1/ip/design_1_custom_ssd_ip_0_0/synth/design_1_custom_ssd_ip_0_0.vhd:83]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module custom_ssd_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module custom_ssd_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module custom_ssd_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module custom_ssd_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module custom_ssd_ip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module custom_ssd_ip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2753.648 ; gain = 0.000 ; free physical = 6182 ; free virtual = 10785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2753.648 ; gain = 0.000 ; free physical = 7175 ; free virtual = 11778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2753.648 ; gain = 0.000 ; free physical = 7190 ; free virtual = 11793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.648 ; gain = 0.000 ; free physical = 7188 ; free virtual = 11791
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.555 ; gain = 0.000 ; free physical = 7035 ; free virtual = 11639
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2785.555 ; gain = 0.000 ; free physical = 7033 ; free virtual = 11637
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 7183 ; free virtual = 11792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 7183 ; free virtual = 11792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 7186 ; free virtual = 11795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 7139 ; free virtual = 11753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_custom_ssd_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_custom_ssd_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_custom_ssd_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_custom_ssd_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_custom_ssd_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_custom_ssd_ip_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 7103 ; free virtual = 11733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 6796 ; free virtual = 11431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 6800 ; free virtual = 11435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 6807 ; free virtual = 11443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 6844 ; free virtual = 11482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 6844 ; free virtual = 11482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 6843 ; free virtual = 11480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 6842 ; free virtual = 11479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 6842 ; free virtual = 11480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 6848 ; free virtual = 11485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   167|
|7     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2785.555 ; gain = 31.906 ; free physical = 6842 ; free virtual = 11479
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2785.555 ; gain = 0.000 ; free physical = 6938 ; free virtual = 11575
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2785.562 ; gain = 31.906 ; free physical = 6938 ; free virtual = 11575
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.562 ; gain = 0.000 ; free physical = 6921 ; free virtual = 11559
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.562 ; gain = 0.000 ; free physical = 7218 ; free virtual = 11856
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c165caed
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 2785.562 ; gain = 32.023 ; free physical = 7574 ; free virtual = 12212
INFO: [Common 17-1381] The checkpoint '/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.runs/design_1_custom_ssd_ip_0_0_synth_1/design_1_custom_ssd_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_custom_ssd_ip_0_0, cache-ID = 96823d1583aa97f4
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/overlord/ece520/assignments/sp22-e520-lab-finalproject-KLVA1217/hardware/ssd_proj/ssd_proj.runs/design_1_custom_ssd_ip_0_0_synth_1/design_1_custom_ssd_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_custom_ssd_ip_0_0_utilization_synth.rpt -pb design_1_custom_ssd_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  7 10:06:24 2022...
