irq_set_chip_and_handler	,	F_26
handler	,	V_24
irq_set_handler	,	F_33
irq_gc_eoi	,	F_15
irq_gc_mask_disable_reg_and_ack	,	F_14
msk	,	V_29
irq_reg_readl	,	F_24
__iomem	,	T_2
irq_suspend	,	V_45
ack	,	V_16
irq_gc_ack_clr_bit	,	F_13
irq_gc_mask_clr_bit	,	F_10
irq_set_chip_data	,	F_27
irq_gc_lock	,	F_6
num_ct	,	V_23
u32	,	T_1
enable	,	V_15
lock	,	V_27
irq_chip_regs	,	V_1
no_irq_chip	,	V_44
irq_pm_shutdown	,	V_47
clr	,	V_32
wake_enabled	,	V_19
handle_irq	,	V_43
raw_spin_lock_init	,	F_19
list	,	V_37
irq_setup_alt_chip	,	F_29
irq_gc_mask_disable_reg	,	F_4
irq_data_to_desc	,	F_30
wake_active	,	V_21
irq_remove_generic_chip	,	F_31
irq_gc_set_wake	,	F_16
name	,	V_22
cur_regs	,	F_1
GFP_KERNEL	,	V_26
raw_spin_lock	,	F_21
mask_cache	,	V_14
list_for_each_entry	,	F_36
irq_data	,	V_2
irq_gc_resume	,	F_38
irq_gc_shutdown	,	F_39
irq_alloc_generic_chip	,	F_17
chip_types	,	V_28
irq_gc_noop	,	F_3
flags	,	V_31
irq_gc_syscore_ops	,	V_48
irq_gc_flags	,	V_30
irq_cnt	,	V_42
irq_chip_type	,	V_5
list_add_tail	,	F_22
IRQ_GC_INIT_MASK_CACHE	,	V_39
gc_lock	,	V_36
raw_spin_unlock	,	F_23
list_del	,	F_32
irq_data_get_irq_chip_data	,	F_5
kzalloc	,	F_18
IRQ_GC_INIT_NESTED_LOCK	,	V_40
irq_base	,	V_11
irq_gc_suspend	,	F_35
irq_chip_generic	,	V_7
reg_base	,	V_12
gc	,	V_8
irq_set_chip	,	F_34
gc_list	,	V_38
mask	,	V_9
on	,	V_18
irq_resume	,	V_46
irq_gc_mask_set_bit	,	F_9
chip	,	V_4
irq_gc_unmask_enable_reg	,	F_11
set	,	V_33
d	,	V_3
irq_gc_ack_set_bit	,	F_12
sz	,	V_25
irq_setup_generic_chip	,	F_20
irq	,	V_10
i	,	V_35
regs	,	V_6
irq_get_irq_data	,	F_37
EINVAL	,	V_20
irq_reg_writel	,	F_7
ct	,	V_34
container_of	,	F_2
irq_gc_unlock	,	F_8
irq_set_lockdep_class	,	F_25
disable	,	V_13
irq_gc_init_ops	,	F_40
irq_nested_lock_class	,	V_41
__init	,	T_4
irq_flow_handler_t	,	T_3
eoi	,	V_17
irq_modify_status	,	F_28
register_syscore_ops	,	F_41
