

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Sat Jan 11 22:20:34 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    15                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    16                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    17   000000                     
    18                           ; Generated 25/07/2024 GMT
    19                           ; 
    20                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4520 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52   000FE0                     bsr             equ	4064
    53   000FE9                     fsr0            equ	4073
    54   000FEA                     fsr0h           equ	4074
    55   000FE9                     fsr0l           equ	4073
    56   000FE1                     fsr1            equ	4065
    57   000FE2                     fsr1h           equ	4066
    58   000FE1                     fsr1l           equ	4065
    59   000FD9                     fsr2            equ	4057
    60   000FDA                     fsr2h           equ	4058
    61   000FD9                     fsr2l           equ	4057
    62   000FEF                     indf0           equ	4079
    63   000FE7                     indf1           equ	4071
    64   000FDF                     indf2           equ	4063
    65   000FF2                     intcon          equ	4082
    66   000000                     nvmcon          equ	0
    67   000FF9                     pcl             equ	4089
    68   000FFA                     pclath          equ	4090
    69   000FFB                     pclatu          equ	4091
    70   000FEB                     plusw0          equ	4075
    71   000FE3                     plusw1          equ	4067
    72   000FDB                     plusw2          equ	4059
    73   000FED                     postdec0        equ	4077
    74   000FE5                     postdec1        equ	4069
    75   000FDD                     postdec2        equ	4061
    76   000FEE                     postinc0        equ	4078
    77   000FE6                     postinc1        equ	4070
    78   000FDE                     postinc2        equ	4062
    79   000FEC                     preinc0         equ	4076
    80   000FE4                     preinc1         equ	4068
    81   000FDC                     preinc2         equ	4060
    82   000FF3                     prod            equ	4083
    83   000FF4                     prodh           equ	4084
    84   000FF3                     prodl           equ	4083
    85   000FD8                     status          equ	4056
    86   000FF5                     tablat          equ	4085
    87   000FF6                     tblptr          equ	4086
    88   000FF7                     tblptrh         equ	4087
    89   000FF6                     tblptrl         equ	4086
    90   000FF8                     tblptru         equ	4088
    91   000FFD                     tosl            equ	4093
    92   000FE8                     wreg            equ	4072
    93   000F80                     PORTA           equ	3968	;# 
    94   000F81                     PORTB           equ	3969	;# 
    95   000F82                     PORTC           equ	3970	;# 
    96   000F83                     PORTD           equ	3971	;# 
    97   000F84                     PORTE           equ	3972	;# 
    98   000F89                     LATA            equ	3977	;# 
    99   000F8A                     LATB            equ	3978	;# 
   100   000F8B                     LATC            equ	3979	;# 
   101   000F8C                     LATD            equ	3980	;# 
   102   000F8D                     LATE            equ	3981	;# 
   103   000F92                     TRISA           equ	3986	;# 
   104   000F92                     DDRA            equ	3986	;# 
   105   000F93                     TRISB           equ	3987	;# 
   106   000F93                     DDRB            equ	3987	;# 
   107   000F94                     TRISC           equ	3988	;# 
   108   000F94                     DDRC            equ	3988	;# 
   109   000F95                     TRISD           equ	3989	;# 
   110   000F95                     DDRD            equ	3989	;# 
   111   000F96                     TRISE           equ	3990	;# 
   112   000F96                     DDRE            equ	3990	;# 
   113   000F9B                     OSCTUNE         equ	3995	;# 
   114   000F9D                     PIE1            equ	3997	;# 
   115   000F9E                     PIR1            equ	3998	;# 
   116   000F9F                     IPR1            equ	3999	;# 
   117   000FA0                     PIE2            equ	4000	;# 
   118   000FA1                     PIR2            equ	4001	;# 
   119   000FA2                     IPR2            equ	4002	;# 
   120   000FA6                     EECON1          equ	4006	;# 
   121   000FA7                     EECON2          equ	4007	;# 
   122   000FA8                     EEDATA          equ	4008	;# 
   123   000FA9                     EEADR           equ	4009	;# 
   124   000FAB                     RCSTA           equ	4011	;# 
   125   000FAB                     RCSTA1          equ	4011	;# 
   126   000FAC                     TXSTA           equ	4012	;# 
   127   000FAC                     TXSTA1          equ	4012	;# 
   128   000FAD                     TXREG           equ	4013	;# 
   129   000FAD                     TXREG1          equ	4013	;# 
   130   000FAE                     RCREG           equ	4014	;# 
   131   000FAE                     RCREG1          equ	4014	;# 
   132   000FAF                     SPBRG           equ	4015	;# 
   133   000FAF                     SPBRG1          equ	4015	;# 
   134   000FB0                     SPBRGH          equ	4016	;# 
   135   000FB1                     T3CON           equ	4017	;# 
   136   000FB2                     TMR3            equ	4018	;# 
   137   000FB2                     TMR3L           equ	4018	;# 
   138   000FB3                     TMR3H           equ	4019	;# 
   139   000FB4                     CMCON           equ	4020	;# 
   140   000FB5                     CVRCON          equ	4021	;# 
   141   000FB6                     ECCP1AS         equ	4022	;# 
   142   000FB6                     ECCPAS          equ	4022	;# 
   143   000FB7                     PWM1CON         equ	4023	;# 
   144   000FB7                     ECCP1DEL        equ	4023	;# 
   145   000FB8                     BAUDCON         equ	4024	;# 
   146   000FB8                     BAUDCTL         equ	4024	;# 
   147   000FBA                     CCP2CON         equ	4026	;# 
   148   000FBB                     CCPR2           equ	4027	;# 
   149   000FBB                     CCPR2L          equ	4027	;# 
   150   000FBC                     CCPR2H          equ	4028	;# 
   151   000FBD                     CCP1CON         equ	4029	;# 
   152   000FBE                     CCPR1           equ	4030	;# 
   153   000FBE                     CCPR1L          equ	4030	;# 
   154   000FBF                     CCPR1H          equ	4031	;# 
   155   000FC0                     ADCON2          equ	4032	;# 
   156   000FC1                     ADCON1          equ	4033	;# 
   157   000FC2                     ADCON0          equ	4034	;# 
   158   000FC3                     ADRES           equ	4035	;# 
   159   000FC3                     ADRESL          equ	4035	;# 
   160   000FC4                     ADRESH          equ	4036	;# 
   161   000FC5                     SSPCON2         equ	4037	;# 
   162   000FC6                     SSPCON1         equ	4038	;# 
   163   000FC7                     SSPSTAT         equ	4039	;# 
   164   000FC8                     SSPADD          equ	4040	;# 
   165   000FC9                     SSPBUF          equ	4041	;# 
   166   000FCA                     T2CON           equ	4042	;# 
   167   000FCB                     PR2             equ	4043	;# 
   168   000FCB                     MEMCON          equ	4043	;# 
   169   000FCC                     TMR2            equ	4044	;# 
   170   000FCD                     T1CON           equ	4045	;# 
   171   000FCE                     TMR1            equ	4046	;# 
   172   000FCE                     TMR1L           equ	4046	;# 
   173   000FCF                     TMR1H           equ	4047	;# 
   174   000FD0                     RCON            equ	4048	;# 
   175   000FD1                     WDTCON          equ	4049	;# 
   176   000FD2                     HLVDCON         equ	4050	;# 
   177   000FD2                     LVDCON          equ	4050	;# 
   178   000FD3                     OSCCON          equ	4051	;# 
   179   000FD5                     T0CON           equ	4053	;# 
   180   000FD6                     TMR0            equ	4054	;# 
   181   000FD6                     TMR0L           equ	4054	;# 
   182   000FD7                     TMR0H           equ	4055	;# 
   183   000FD8                     STATUS          equ	4056	;# 
   184   000FD9                     FSR2            equ	4057	;# 
   185   000FD9                     FSR2L           equ	4057	;# 
   186   000FDA                     FSR2H           equ	4058	;# 
   187   000FDB                     PLUSW2          equ	4059	;# 
   188   000FDC                     PREINC2         equ	4060	;# 
   189   000FDD                     POSTDEC2        equ	4061	;# 
   190   000FDE                     POSTINC2        equ	4062	;# 
   191   000FDF                     INDF2           equ	4063	;# 
   192   000FE0                     BSR             equ	4064	;# 
   193   000FE1                     FSR1            equ	4065	;# 
   194   000FE1                     FSR1L           equ	4065	;# 
   195   000FE2                     FSR1H           equ	4066	;# 
   196   000FE3                     PLUSW1          equ	4067	;# 
   197   000FE4                     PREINC1         equ	4068	;# 
   198   000FE5                     POSTDEC1        equ	4069	;# 
   199   000FE6                     POSTINC1        equ	4070	;# 
   200   000FE7                     INDF1           equ	4071	;# 
   201   000FE8                     WREG            equ	4072	;# 
   202   000FE9                     FSR0            equ	4073	;# 
   203   000FE9                     FSR0L           equ	4073	;# 
   204   000FEA                     FSR0H           equ	4074	;# 
   205   000FEB                     PLUSW0          equ	4075	;# 
   206   000FEC                     PREINC0         equ	4076	;# 
   207   000FED                     POSTDEC0        equ	4077	;# 
   208   000FEE                     POSTINC0        equ	4078	;# 
   209   000FEF                     INDF0           equ	4079	;# 
   210   000FF0                     INTCON3         equ	4080	;# 
   211   000FF1                     INTCON2         equ	4081	;# 
   212   000FF2                     INTCON          equ	4082	;# 
   213   000FF3                     PROD            equ	4083	;# 
   214   000FF3                     PRODL           equ	4083	;# 
   215   000FF4                     PRODH           equ	4084	;# 
   216   000FF5                     TABLAT          equ	4085	;# 
   217   000FF6                     TBLPTR          equ	4086	;# 
   218   000FF6                     TBLPTRL         equ	4086	;# 
   219   000FF7                     TBLPTRH         equ	4087	;# 
   220   000FF8                     TBLPTRU         equ	4088	;# 
   221   000FF9                     PCLAT           equ	4089	;# 
   222   000FF9                     PC              equ	4089	;# 
   223   000FF9                     PCL             equ	4089	;# 
   224   000FFA                     PCLATH          equ	4090	;# 
   225   000FFB                     PCLATU          equ	4091	;# 
   226   000FFC                     STKPTR          equ	4092	;# 
   227   000FFD                     TOS             equ	4093	;# 
   228   000FFD                     TOSL            equ	4093	;# 
   229   000FFE                     TOSH            equ	4094	;# 
   230   000FFF                     TOSU            equ	4095	;# 
   231   000F8C                     _LATD           set	3980
   232   000F89                     _LATA           set	3977
   233   000F95                     _TRISDbits      set	3989
   234   000F93                     _TRISBbits      set	3987
   235   000FD3                     _OSCCONbits     set	4051
   236   000FF2                     _INTCONbits     set	4082
   237                           
   238                           ; #config settings
   239                           
   240                           	psect	cinit
   241   000668                     __pcinit:
   242                           	callstack 0
   243   000668                     start_initialization:
   244                           	callstack 0
   245   000668                     __initialization:
   246                           	callstack 0
   247                           
   248                           ; Clear objects allocated to COMRAM (2 bytes)
   249   000668  6A02               	clrf	(__pbssCOMRAM+1)& (0+255),c
   250   00066A  6A01               	clrf	__pbssCOMRAM& (0+255),c
   251   00066C                     end_of_initialization:
   252                           	callstack 0
   253   00066C                     __end_of__initialization:
   254                           	callstack 0
   255   00066C  9004               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   256   00066E  9204               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   257   000670  0100               	movlb	0
   258   000672  EF21  F003         	goto	_main	;jump to C main() function
   259                           
   260                           	psect	bssCOMRAM
   261   000001                     __pbssCOMRAM:
   262                           	callstack 0
   263   000001                     _count:
   264                           	callstack 0
   265   000001                     	ds	2
   266                           
   267                           	psect	cstackCOMRAM
   268   000003                     __pcstackCOMRAM:
   269                           	callstack 0
   270   000003                     ??_ISR:
   271                           
   272                           ; 1 bytes @ 0x0
   273   000003                     	ds	1
   274   000004                     
   275                           ; 1 bytes @ 0x1
   276 ;;
   277 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   278 ;;
   279 ;; *************** function _main *****************
   280 ;; Defined at:
   281 ;;		line 17 in file "basic.c"
   282 ;; Parameters:    Size  Location     Type
   283 ;;		None
   284 ;; Auto vars:     Size  Location     Type
   285 ;;		None
   286 ;; Return value:  Size  Location     Type
   287 ;;                  1    wreg      void 
   288 ;; Registers used:
   289 ;;		wreg, status,2
   290 ;; Tracked objects:
   291 ;;		On entry : 0/0
   292 ;;		On exit  : 0/0
   293 ;;		Unchanged: 0/0
   294 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   295 ;;      Params:         0       0       0       0       0       0       0
   296 ;;      Locals:         0       0       0       0       0       0       0
   297 ;;      Temps:          0       0       0       0       0       0       0
   298 ;;      Totals:         0       0       0       0       0       0       0
   299 ;;Total ram usage:        0 bytes
   300 ;; Hardware stack levels required when called: 1
   301 ;; This function calls:
   302 ;;		Nothing
   303 ;; This function is called by:
   304 ;;		Startup code after reset
   305 ;; This function uses a non-reentrant model
   306 ;;
   307                           
   308                           	psect	text0
   309   000642                     __ptext0:
   310                           	callstack 0
   311   000642                     _main:
   312                           	callstack 30
   313   000642                     
   314                           ;basic.c: 21:     while (1){}
   315   000642  50D3               	movf	211,w,c	;volatile
   316   000644  0B8F               	andlw	-113
   317   000646  0910               	iorlw	16
   318   000648  6ED3               	movwf	211,c	;volatile
   319   00064A                     
   320                           ;basic.c: 23: 
   321   00064A  8093               	bsf	147,0,c	;volatile
   322   00064C                     
   323                           ;basic.c: 24: 
   324   00064C  9095               	bcf	149,0,c	;volatile
   325   00064E                     
   326                           ;basic.c: 25: void __attribute__((picinterrupt(("")))) ISR(void)
   327   00064E  6A89               	clrf	137,c	;volatile
   328   000650                     
   329                           ;basic.c: 28:     {
   330   000650  8EF2               	bsf	242,7,c	;volatile
   331   000652                     
   332                           ;basic.c: 29:         _delay((unsigned long)((1000)*(125000/4000.0)));
   333   000652  8CF2               	bsf	242,6,c	;volatile
   334   000654                     
   335                           ;basic.c: 30: 
   336   000654  88F2               	bsf	242,4,c	;volatile
   337   000656                     
   338                           ;basic.c: 31: 
   339   000656  92F2               	bcf	242,1,c	;volatile
   340                           
   341                           ;basic.c: 33:             LATD=1;
   342   000658  0E00               	movlw	0
   343   00065A  6E02               	movwf	(_count+1)^0,c
   344   00065C  0E00               	movlw	0
   345   00065E  6E01               	movwf	_count^0,c
   346   000660                     l21:
   347   000660  EF30  F003         	goto	l21
   348   000664  EF07  F000         	goto	start
   349   000668                     __end_of_main:
   350                           	callstack 0
   351                           
   352 ;; *************** function _ISR *****************
   353 ;; Defined at:
   354 ;;		line 38 in file "basic.c"
   355 ;; Parameters:    Size  Location     Type
   356 ;;		None
   357 ;; Auto vars:     Size  Location     Type
   358 ;;		None
   359 ;; Return value:  Size  Location     Type
   360 ;;                  1    wreg      void 
   361 ;; Registers used:
   362 ;;		wreg, status,2
   363 ;; Tracked objects:
   364 ;;		On entry : 0/0
   365 ;;		On exit  : 0/0
   366 ;;		Unchanged: 0/0
   367 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   368 ;;      Params:         0       0       0       0       0       0       0
   369 ;;      Locals:         0       0       0       0       0       0       0
   370 ;;      Temps:          1       0       0       0       0       0       0
   371 ;;      Totals:         1       0       0       0       0       0       0
   372 ;;Total ram usage:        1 bytes
   373 ;; Hardware stack levels used: 1
   374 ;; This function calls:
   375 ;;		Nothing
   376 ;; This function is called by:
   377 ;;		Interrupt level 2
   378 ;; This function uses a non-reentrant model
   379 ;;
   380                           
   381                           	psect	intcode
   382   000008                     __pintcode:
   383                           	callstack 0
   384   000008                     _ISR:
   385                           	callstack 30
   386                           
   387                           ;incstack = 0
   388   000008  8204               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   389   00000A  ED01  F003         	call	int_func,f	;refresh shadow registers
   390                           
   391                           	psect	intcode_body
   392   000602                     __pintcode_body:
   393                           	callstack 30
   394   000602                     int_func:
   395                           	callstack 30
   396   000602  0006               	pop		; remove dummy address from shadow register refresh
   397   000604  A2F2               	btfss	242,1,c	;volatile
   398   000606  EF07  F003         	goto	i2u1_41
   399   00060A  EF09  F003         	goto	i2u1_40
   400   00060E                     i2u1_41:
   401   00060E  EF1F  F003         	goto	i2l32
   402   000612                     i2u1_40:
   403   000612  0E29               	movlw	41
   404   000614  6E03               	movwf	??_ISR^0,c
   405   000616  0E94               	movlw	148
   406   000618                     i2u3_47:
   407   000618  2EE8               	decfsz	wreg,f,c
   408   00061A  D7FE               	bra	i2u3_47
   409   00061C  2E03               	decfsz	??_ISR^0,f,c
   410   00061E  D7FC               	bra	i2u3_47
   411   000620  D000               	nop2	
   412   000622  508C               	movf	140,w,c	;volatile
   413   000624  A4D8               	btfss	status,2,c
   414   000626  EF17  F003         	goto	i2u2_41
   415   00062A  EF19  F003         	goto	i2u2_40
   416   00062E                     i2u2_41:
   417   00062E  EF1D  F003         	goto	i2l30
   418   000632                     i2u2_40:
   419   000632  0E01               	movlw	1
   420   000634  6E8C               	movwf	140,c	;volatile
   421   000636  EF1E  F003         	goto	i2l31
   422   00063A                     i2l30:
   423   00063A  6A8C               	clrf	140,c	;volatile
   424   00063C                     i2l31:
   425   00063C  92F2               	bcf	242,1,c	;volatile
   426   00063E                     i2l32:
   427   00063E  9204               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   428   000640  0011               	retfie		f
   429   000642                     __end_of_ISR:
   430                           	callstack 0
   431                           
   432                           	psect	smallconst
   433   000600                     __psmallconst:
   434                           	callstack 0
   435   000600  00                 	db	0
   436   000601  00                 	db	0	; dummy byte at the end
   437   000000                     __activetblptr  equ	0
   438                           
   439                           	psect	rparam
   440   000001                     ___rparam_used  equ	1
   441   000000                     ___param_bank   equ	0
   442   000000                     __Lparam        equ	__Lrparam
   443   000000                     __Hparam        equ	__Hrparam
   444                           
   445                           	psect	temp
   446   000004                     btemp:
   447                           	callstack 0
   448   000004                     	ds	1
   449   000004                     int$flags       set	btemp
   450   000005                     wtemp8          set	btemp+1
   451   000005                     ttemp5          set	btemp+1
   452   000008                     ttemp6          set	btemp+4
   453   00000C                     ttemp7          set	btemp+8
   454                           
   455                           	psect	idloc
   456                           
   457                           ;Config register IDLOC0 @ 0x200000
   458                           ;	unspecified, using default values
   459   200000                     	org	2097152
   460   200000  FF                 	db	255
   461                           
   462                           ;Config register IDLOC1 @ 0x200001
   463                           ;	unspecified, using default values
   464   200001                     	org	2097153
   465   200001  FF                 	db	255
   466                           
   467                           ;Config register IDLOC2 @ 0x200002
   468                           ;	unspecified, using default values
   469   200002                     	org	2097154
   470   200002  FF                 	db	255
   471                           
   472                           ;Config register IDLOC3 @ 0x200003
   473                           ;	unspecified, using default values
   474   200003                     	org	2097155
   475   200003  FF                 	db	255
   476                           
   477                           ;Config register IDLOC4 @ 0x200004
   478                           ;	unspecified, using default values
   479   200004                     	org	2097156
   480   200004  FF                 	db	255
   481                           
   482                           ;Config register IDLOC5 @ 0x200005
   483                           ;	unspecified, using default values
   484   200005                     	org	2097157
   485   200005  FF                 	db	255
   486                           
   487                           ;Config register IDLOC6 @ 0x200006
   488                           ;	unspecified, using default values
   489   200006                     	org	2097158
   490   200006  FF                 	db	255
   491                           
   492                           ;Config register IDLOC7 @ 0x200007
   493                           ;	unspecified, using default values
   494   200007                     	org	2097159
   495   200007  FF                 	db	255
   496                           
   497                           	psect	config
   498                           
   499                           ; Padding undefined space
   500   300000                     	org	3145728
   501   300000  FF                 	db	255
   502                           
   503                           ;Config register CONFIG1H @ 0x300001
   504                           ;	Oscillator Selection bits
   505                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   506                           ;	Fail-Safe Clock Monitor Enable bit
   507                           ;	FCMEN = 0x0, unprogrammed default
   508                           ;	Internal/External Oscillator Switchover bit
   509                           ;	IESO = 0x0, unprogrammed default
   510   300001                     	org	3145729
   511   300001  08                 	db	8
   512                           
   513                           ;Config register CONFIG2L @ 0x300002
   514                           ;	Power-up Timer Enable bit
   515                           ;	PWRT = OFF, PWRT disabled
   516                           ;	Brown-out Reset Enable bits
   517                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   518                           ;	Brown Out Reset Voltage bits
   519                           ;	BORV = 0x3, unprogrammed default
   520   300002                     	org	3145730
   521   300002  1B                 	db	27
   522                           
   523                           ;Config register CONFIG2H @ 0x300003
   524                           ;	Watchdog Timer Enable bit
   525                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   526                           ;	Watchdog Timer Postscale Select bits
   527                           ;	WDTPS = 0xF, unprogrammed default
   528   300003                     	org	3145731
   529   300003  1E                 	db	30
   530                           
   531                           ; Padding undefined space
   532   300004                     	org	3145732
   533   300004  FF                 	db	255
   534                           
   535                           ;Config register CONFIG3H @ 0x300005
   536                           ;	CCP2 MUX bit
   537                           ;	CCP2MX = 0x1, unprogrammed default
   538                           ;	PORTB A/D Enable bit
   539                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   540                           ;	Low-Power Timer1 Oscillator Enable bit
   541                           ;	LPT1OSC = 0x0, unprogrammed default
   542                           ;	MCLR Pin Enable bit
   543                           ;	MCLRE = 0x1, unprogrammed default
   544   300005                     	org	3145733
   545   300005  81                 	db	129
   546                           
   547                           ;Config register CONFIG4L @ 0x300006
   548                           ;	Stack Full/Underflow Reset Enable bit
   549                           ;	STVREN = 0x1, unprogrammed default
   550                           ;	Single-Supply ICSP Enable bit
   551                           ;	LVP = OFF, Single-Supply ICSP disabled
   552                           ;	Extended Instruction Set Enable bit
   553                           ;	XINST = 0x0, unprogrammed default
   554                           ;	Background Debugger Enable bit
   555                           ;	DEBUG = 0x1, unprogrammed default
   556   300006                     	org	3145734
   557   300006  81                 	db	129
   558                           
   559                           ; Padding undefined space
   560   300007                     	org	3145735
   561   300007  FF                 	db	255
   562                           
   563                           ;Config register CONFIG5L @ 0x300008
   564                           ;	unspecified, using default values
   565                           ;	Code Protection bit
   566                           ;	CP0 = 0x1, unprogrammed default
   567                           ;	Code Protection bit
   568                           ;	CP1 = 0x1, unprogrammed default
   569                           ;	Code Protection bit
   570                           ;	CP2 = 0x1, unprogrammed default
   571                           ;	Code Protection bit
   572                           ;	CP3 = 0x1, unprogrammed default
   573   300008                     	org	3145736
   574   300008  0F                 	db	15
   575                           
   576                           ;Config register CONFIG5H @ 0x300009
   577                           ;	Boot Block Code Protection bit
   578                           ;	CPB = 0x1, unprogrammed default
   579                           ;	Data EEPROM Code Protection bit
   580                           ;	CPD = OFF, Data EEPROM not code-protected
   581   300009                     	org	3145737
   582   300009  C0                 	db	192
   583                           
   584                           ;Config register CONFIG6L @ 0x30000A
   585                           ;	unspecified, using default values
   586                           ;	Write Protection bit
   587                           ;	WRT0 = 0x1, unprogrammed default
   588                           ;	Write Protection bit
   589                           ;	WRT1 = 0x1, unprogrammed default
   590                           ;	Write Protection bit
   591                           ;	WRT2 = 0x1, unprogrammed default
   592                           ;	Write Protection bit
   593                           ;	WRT3 = 0x1, unprogrammed default
   594   30000A                     	org	3145738
   595   30000A  0F                 	db	15
   596                           
   597                           ;Config register CONFIG6H @ 0x30000B
   598                           ;	unspecified, using default values
   599                           ;	Configuration Register Write Protection bit
   600                           ;	WRTC = 0x1, unprogrammed default
   601                           ;	Boot Block Write Protection bit
   602                           ;	WRTB = 0x1, unprogrammed default
   603                           ;	Data EEPROM Write Protection bit
   604                           ;	WRTD = 0x1, unprogrammed default
   605   30000B                     	org	3145739
   606   30000B  E0                 	db	224
   607                           
   608                           ;Config register CONFIG7L @ 0x30000C
   609                           ;	unspecified, using default values
   610                           ;	Table Read Protection bit
   611                           ;	EBTR0 = 0x1, unprogrammed default
   612                           ;	Table Read Protection bit
   613                           ;	EBTR1 = 0x1, unprogrammed default
   614                           ;	Table Read Protection bit
   615                           ;	EBTR2 = 0x1, unprogrammed default
   616                           ;	Table Read Protection bit
   617                           ;	EBTR3 = 0x1, unprogrammed default
   618   30000C                     	org	3145740
   619   30000C  0F                 	db	15
   620                           
   621                           ;Config register CONFIG7H @ 0x30000D
   622                           ;	unspecified, using default values
   623                           ;	Boot Block Table Read Protection bit
   624                           ;	EBTRB = 0x1, unprogrammed default
   625   30000D                     	org	3145741
   626   30000D  40                 	db	64
   627                           tosu	equ	0xFFF
   628                           tosh	equ	0xFFE
   629                           tosl	equ	0xFFD
   630                           stkptr	equ	0xFFC
   631                           pclatu	equ	0xFFB
   632                           pclath	equ	0xFFA
   633                           pcl	equ	0xFF9
   634                           tblptru	equ	0xFF8
   635                           tblptrh	equ	0xFF7
   636                           tblptrl	equ	0xFF6
   637                           tablat	equ	0xFF5
   638                           prodh	equ	0xFF4
   639                           prodl	equ	0xFF3
   640                           indf0	equ	0xFEF
   641                           postinc0	equ	0xFEE
   642                           postdec0	equ	0xFED
   643                           preinc0	equ	0xFEC
   644                           plusw0	equ	0xFEB
   645                           fsr0h	equ	0xFEA
   646                           fsr0l	equ	0xFE9
   647                           wreg	equ	0xFE8
   648                           indf1	equ	0xFE7
   649                           postinc1	equ	0xFE6
   650                           postdec1	equ	0xFE5
   651                           preinc1	equ	0xFE4
   652                           plusw1	equ	0xFE3
   653                           fsr1h	equ	0xFE2
   654                           fsr1l	equ	0xFE1
   655                           bsr	equ	0xFE0
   656                           indf2	equ	0xFDF
   657                           postinc2	equ	0xFDE
   658                           postdec2	equ	0xFDD
   659                           preinc2	equ	0xFDC
   660                           plusw2	equ	0xFDB
   661                           fsr2h	equ	0xFDA
   662                           fsr2l	equ	0xFD9
   663                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      1       3
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           244      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _ISR                                                  1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _ISR (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            1523      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK5           244      0       0      0.0%
BANK5              244      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          126      0       0      0.0%
COMRAM             126      1       3      2.4%
BITBIGSFR_1         54      0       0      0.0%
BITBIGSFRh          18      0       0      0.0%
BITBIGSFR_5h        10      0       0      0.0%
BITBIGSFRl           9      0       0      0.0%
BITBIGSFR_2          6      0       0      0.0%
BITBIGSFR_4          3      0       0      0.0%
BITBIGSFR_3          3      0       0      0.0%
BITBIGSFR_5l         2      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Sat Jan 11 22:20:34 2025

                     l21 0660                       l22 0660                      l710 064A  
                    l720 0654                      l712 064C                      l722 0656  
                    l714 064E                      l716 0650                      l708 0642  
                    l718 0652                      _ISR 0008                      wreg 0FE8  
                   ?_ISR 0003                     _LATA 0F89                     _LATD 0F8C  
                   i2l30 063A                     i2l31 063C                     i2l32 063E  
                   _main 0642                     btemp 0004                     start 000E  
           ___param_bank 0000                    ??_ISR 0003                    ?_main 0003  
                  i2l730 0632                    i2l724 0604                    i2l726 0612  
                  i2l728 0622                    _count 0001                    ttemp5 0005  
                  ttemp6 0008                    ttemp7 000C                    status 0FD8  
                  wtemp8 0005          __initialization 0668             __end_of_main 0668  
                 ??_main 0004            __activetblptr 0000                   i2u1_40 0612  
                 i2u1_41 060E                   i2u2_40 0632                   i2u2_41 062E  
                 i2u3_47 0618                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 066C            ___rparam_used 0001  
         __pcstackCOMRAM 0003                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0600                  __pcinit 0668                  __ramtop 0600  
                __ptext0 0642           __pintcode_body 0602     end_of_initialization 066C  
                int_func 0602                _TRISBbits 0F93                _TRISDbits 0F95  
    start_initialization 0668              __end_of_ISR 0642              __pbssCOMRAM 0001  
              __pintcode 0008              __smallconst 0600                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000                 int$flags 0004  
             _INTCONbits 0FF2                 intlevel2 0000               _OSCCONbits 0FD3  
