<module name="R5FSS0_CORE0_ECC_AGGR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPU0_REV" acronym="CPU0_REV" offset="0x0" width="32" description="Revision register.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x66A0E200" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="CPU0_VECTOR" acronym="CPU0_VECTOR" offset="0x8" width="32" description="ECC vector register.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address." range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS." range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status." range="" rwaccess="RW"/>
  </register>
  <register id="CPU0_STAT" acronym="CPU0_STAT" offset="0xC" width="32" description="Misc status register.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x24" description="Indicates the number of RAMS serviced by the ECC aggregator." range="" rwaccess="R"/>
  </register>
  <register id="CPU0_SEC_EOI_REG" acronym="CPU0_SEC_EOI_REG" offset="0x3C" width="32" description="SEC EOI register. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI value." range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_SEC_STATUS_REG0" acronym="CPU0_SEC_STATUS_REG0" offset="0x40" width="32" description="SEC interrupt status register 0.">
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_WRITE_EDC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt pending status for cpu0_axi2vbusm_periph_mst_write_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_READ_EDC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt pending status for cpu0_axi2vbusm_mem_mst_read_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_WRITE_EDC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt pending status for cpu0_axi2vbusm_mem_mst_write_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_VBUSM2AXI_EDC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt pending status for cpu0_vbusm2axi_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_KS_VIM_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt pending status for cpu0_ks_vim_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B1TCM0_BANK1_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt pending status for b1tcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B1TCM0_BANK0_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt pending status for b1tcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B0TCM0_BANK1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt pending status for b0tcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B0TCM0_BANK0_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt pending status for b0tcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ATCM0_BANK1_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt pending status for atcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ATCM0_BANK0_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt pending status for atcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM7_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram7_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM6_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram6_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM5_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram5_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM4_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM3_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM2_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM1_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM0_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDIRTY_RAM_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt pending status for cpu0_ddirty_ram_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM3_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt pending status for cpu0_dtag_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM2_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt pending status for cpu0_dtag_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM1_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt pending status for cpu0_dtag_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM0_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt pending status for cpu0_dtag_ram0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK3_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt pending status for cpu0_idata_bank3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK2_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt pending status for cpu0_idata_bank2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK1_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt pending status for cpu0_idata_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK0_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt pending status for cpu0_idata_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM3_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt pending status for cpu0_itag_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM2_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt pending status for cpu0_itag_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt pending status for cpu0_itag_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt pending status for cpu0_itag_ram0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_SEC_STATUS_REG1" acronym="CPU0_SEC_STATUS_REG1" offset="0x44" width="32" description="SEC interrupt status register 1.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPU0_EDC_CTRL_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt pending status for cpu0_edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SCRP_EDC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt pending status for scrp_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AHB2VBUSP_EDC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt pending status for cpu0_ahb2vbusp_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_READ_EDC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt pending status for cpu0_axi2vbusm_periph_mst_read_edc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_SEC_ENABLE_SET_REG0" acronym="CPU0_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="SEC Interrupt enable set register 0.">
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_WRITE_EDC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt enable set register for cpu0_axi2vbusm_periph_mst_write_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_READ_EDC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt enable set register for cpu0_axi2vbusm_mem_mst_read_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_WRITE_EDC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt enable set register for cpu0_axi2vbusm_mem_mst_write_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_VBUSM2AXI_EDC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt enable set register for cpu0_vbusm2axi_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_KS_VIM_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt enable set register for cpu0_ks_vim_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B1TCM0_BANK1_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt enable set register for b1tcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B1TCM0_BANK0_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt enable set register for b1tcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B0TCM0_BANK1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt enable set register for b0tcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B0TCM0_BANK0_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt enable set register for b0tcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ATCM0_BANK1_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt enable set register for atcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ATCM0_BANK0_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt enable set register for atcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM7_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram7_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM6_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram6_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM5_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram5_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM4_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM3_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM2_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM1_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM0_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDIRTY_RAM_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt enable set register for cpu0_ddirty_ram_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM3_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt enable set register for cpu0_dtag_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM2_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt enable set register for cpu0_dtag_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM1_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable set register for cpu0_dtag_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM0_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable set register for cpu0_dtag_ram0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK3_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable set register for cpu0_idata_bank3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK2_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable set register for cpu0_idata_bank2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK1_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable set register for cpu0_idata_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK0_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable set register for cpu0_idata_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM3_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable set register for cpu0_itag_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM2_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable set register for cpu0_itag_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set register for cpu0_itag_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set register for cpu0_itag_ram0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_SEC_ENABLE_SET_REG1" acronym="CPU0_SEC_ENABLE_SET_REG1" offset="0x84" width="32" description="SEC interrupt enable set register 1.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPU0_EDC_CTRL_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable set register for cpu0_edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SCRP_EDC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable set register for scrp_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AHB2VBUSP_EDC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set register for cpu0_ahb2vbusp_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_READ_EDC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set register for cpu0_axi2vbusm_periph_mst_read_edc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_SEC_ENABLE_CLR_REG0" acronym="CPU0_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="SEC interrupt enable clear register 0.">
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_WRITE_EDC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt enable clear register for cpu0_axi2vbusm_periph_mst_write_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_READ_EDC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt enable clear register for cpu0_axi2vbusm_mem_mst_read_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_WRITE_EDC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt enable clear register for cpu0_axi2vbusm_mem_mst_write_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_VBUSM2AXI_EDC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt enable clear register for cpu0_vbusm2axi_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_KS_VIM_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt enable clear register for cpu0_ks_vim_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="B1TCM0_BANK1_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt enable clear register for b1tcm0_bank1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="B1TCM0_BANK0_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt enable clear register for b1tcm0_bank0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="B0TCM0_BANK1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt enable clear register for b0tcm0_bank1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="B0TCM0_BANK0_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt enable clear register for b0tcm0_bank0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="ATCM0_BANK1_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt enable clear register for atcm0_bank1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="ATCM0_BANK0_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt enable clear register for atcm0_bank0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM7_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram7_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM6_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram6_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM5_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram5_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM4_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram4_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM3_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM2_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM1_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM0_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDIRTY_RAM_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt enable clear register for cpu0_ddirty_ram_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DTAG_RAM3_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt enable clear register for cpu0_dtag_ram3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DTAG_RAM2_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt enable clear register for cpu0_dtag_ram2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DTAG_RAM1_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable clear register for cpu0_dtag_ram1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DTAG_RAM0_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable clear register for cpu0_dtag_ram0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_IDATA_BANK3_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable clear register for cpu0_idata_bank3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_IDATA_BANK2_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable clear register for cpu0_idata_bank2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_IDATA_BANK1_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable clear register for cpu0_idata_bank1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_IDATA_BANK0_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable clear register for cpu0_idata_bank0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_ITAG_RAM3_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear register for cpu0_itag_ram3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_ITAG_RAM2_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear register for cpu0_itag_ram2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_ITAG_RAM1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear register for cpu0_itag_ram1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_ITAG_RAM0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear register for cpu0_itag_ram0_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPU0_SEC_ENABLE_CLR_REG1" acronym="CPU0_SEC_ENABLE_CLR_REG1" offset="0xC4" width="32" description="SEC interrupt enable clear register 1.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPU0_EDC_CTRL_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear register for cpu0_edc_ctrl_pend" range="" rwaccess="RW1C"/>
    <bitfield id="SCRP_EDC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear register for scrp_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_AHB2VBUSP_EDC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear register for cpu0_ahb2vbusp_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_READ_EDC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear register for cpu0_axi2vbusm_periph_mst_read_edc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPU0_DED_EOI_REG" acronym="CPU0_DED_EOI_REG" offset="0x13C" width="32" description="DED EOI register. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved." range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI value." range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_DED_STATUS_REG0" acronym="CPU0_DED_STATUS_REG0" offset="0x140" width="32" description="DED interrupt status register 0.">
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_WRITE_EDC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt pending status for cpu0_axi2vbusm_periph_mst_write_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_READ_EDC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt pending status for cpu0_axi2vbusm_mem_mst_read_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_WRITE_EDC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt pending status for cpu0_axi2vbusm_mem_mst_write_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_VBUSM2AXI_EDC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt pending status for cpu0_vbusm2axi_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_KS_VIM_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt pending status for cpu0_ks_vim_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B1TCM0_BANK1_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt pending status for b1tcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B1TCM0_BANK0_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt pending status for b1tcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B0TCM0_BANK1_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt pending status for b0tcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B0TCM0_BANK0_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt pending status for b0tcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ATCM0_BANK1_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt pending status for atcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ATCM0_BANK0_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt pending status for atcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM7_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram7_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM6_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram6_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM5_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram5_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM4_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM3_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM2_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM1_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM0_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt pending status for cpu0_ddata_ram0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDIRTY_RAM_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt pending status for cpu0_ddirty_ram_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM3_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt pending status for cpu0_dtag_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM2_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt pending status for cpu0_dtag_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM1_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt pending status for cpu0_dtag_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM0_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt pending status for cpu0_dtag_ram0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK3_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt pending status for cpu0_idata_bank3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK2_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt pending status for cpu0_idata_bank2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK1_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt pending status for cpu0_idata_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK0_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt pending status for cpu0_idata_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM3_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt pending status for cpu0_itag_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM2_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt pending status for cpu0_itag_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt pending status for cpu0_itag_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt pending status for cpu0_itag_ram0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_DED_STATUS_REG1" acronym="CPU0_DED_STATUS_REG1" offset="0x144" width="32" description="DED interrupt status register 1.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPU0_EDC_CTRL_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt pending status for cpu0_edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SCRP_EDC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt pending status for scrp_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AHB2VBUSP_EDC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt pending status for cpu0_ahb2vbusp_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_READ_EDC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt pending status for cpu0_axi2vbusm_periph_mst_read_edc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_DED_ENABLE_SET_REG0" acronym="CPU0_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="DED interrupt enable set register 0.">
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_WRITE_EDC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt enable set register for cpu0_axi2vbusm_periph_mst_write_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_READ_EDC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt enable set register for cpu0_axi2vbusm_mem_mst_read_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_WRITE_EDC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt enable set register for cpu0_axi2vbusm_mem_mst_write_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_VBUSM2AXI_EDC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt enable set register for cpu0_vbusm2axi_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_KS_VIM_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt enable set register for cpu0_ks_vim_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B1TCM0_BANK1_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt enable set register for b1tcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B1TCM0_BANK0_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt enable set register for b1tcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B0TCM0_BANK1_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt enable set register for b0tcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="B0TCM0_BANK0_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt enable set register for b0tcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ATCM0_BANK1_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt enable set register for atcm0_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ATCM0_BANK0_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt enable set register for atcm0_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM7_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram7_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM6_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram6_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM5_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram5_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM4_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM3_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM2_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM1_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDATA_RAM0_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt enable set register for cpu0_ddata_ram0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DDIRTY_RAM_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt enable set register for cpu0_ddirty_ram_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM3_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt enable set register for cpu0_dtag_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM2_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt enable set register for cpu0_dtag_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM1_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable set register for cpu0_dtag_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_DTAG_RAM0_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable set register for cpu0_dtag_ram0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK3_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable set register for cpu0_idata_bank3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK2_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable set register for cpu0_idata_bank2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK1_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable set register for cpu0_idata_bank1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_IDATA_BANK0_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable set register for cpu0_idata_bank0_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM3_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable set register for cpu0_itag_ram3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM2_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable set register for cpu0_itag_ram2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set register for cpu0_itag_ram1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_ITAG_RAM0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set register for cpu0_itag_ram0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_DED_ENABLE_SET_REG1" acronym="CPU0_DED_ENABLE_SET_REG1" offset="0x184" width="32" description="DED interrupt enable set register 1.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPU0_EDC_CTRL_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable set register for cpu0_edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="SCRP_EDC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable set register for scrp_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AHB2VBUSP_EDC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set register for cpu0_ahb2vbusp_edc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_READ_EDC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set register for cpu0_axi2vbusm_periph_mst_read_edc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_DED_ENABLE_CLR_REG0" acronym="CPU0_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="DED interrupt enable clear register 0.">
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_WRITE_EDC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt enable clear register for cpu0_axi2vbusm_periph_mst_write_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_READ_EDC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt enable clear register for cpu0_axi2vbusm_mem_mst_read_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_AXI2VBUSM_MEM_MST_WRITE_EDC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt enable clear register for cpu0_axi2vbusm_mem_mst_write_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_VBUSM2AXI_EDC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt enable clear register for cpu0_vbusm2axi_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_KS_VIM_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt enable clear register for cpu0_ks_vim_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="B1TCM0_BANK1_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt enable clear register for b1tcm0_bank1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="B1TCM0_BANK0_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt enable clear register for b1tcm0_bank0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="B0TCM0_BANK1_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt enable clear register for b0tcm0_bank1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="B0TCM0_BANK0_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt enable clear register for b0tcm0_bank0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="ATCM0_BANK1_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt enable clear register for atcm0_bank1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="ATCM0_BANK0_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt enable clear register for atcm0_bank0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM7_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram7_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM6_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram6_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM5_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram5_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM4_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram4_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM3_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM2_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM1_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDATA_RAM0_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt enable clear register for cpu0_ddata_ram0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DDIRTY_RAM_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt enable clear register for cpu0_ddirty_ram_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DTAG_RAM3_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt enable clear register for cpu0_dtag_ram3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DTAG_RAM2_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt enable clear register for cpu0_dtag_ram2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DTAG_RAM1_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt enable clear register for cpu0_dtag_ram1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_DTAG_RAM0_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt enable clear register for cpu0_dtag_ram0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_IDATA_BANK3_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt enable clear register for cpu0_idata_bank3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_IDATA_BANK2_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt enable clear register for cpu0_idata_bank2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_IDATA_BANK1_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable clear register for cpu0_idata_bank1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_IDATA_BANK0_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable clear register for cpu0_idata_bank0_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_ITAG_RAM3_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear register for cpu0_itag_ram3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_ITAG_RAM2_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear register for cpu0_itag_ram2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_ITAG_RAM1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear register for cpu0_itag_ram1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_ITAG_RAM0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear register for cpu0_itag_ram0_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPU0_DED_ENABLE_CLR_REG1" acronym="CPU0_DED_ENABLE_CLR_REG1" offset="0x1C4" width="32" description="DED interrupt enable clear register 1.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPU0_EDC_CTRL_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear register for cpu0_edc_ctrl_pend" range="" rwaccess="RW1C"/>
    <bitfield id="SCRP_EDC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear register for scrp_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_AHB2VBUSP_EDC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear register for cpu0_ahb2vbusp_edc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="CPU0_AXI2VBUSM_PERIPH_MST_READ_EDC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear register for cpu0_axi2vbusm_periph_mst_read_edc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPU0_AGGR_ENABLE_SET" acronym="CPU0_AGGR_ENABLE_SET" offset="0x200" width="32" description="AGGR interrupt enable set register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPU0_AGGR_ENABLE_CLR" acronym="CPU0_AGGR_ENABLE_CLR" offset="0x204" width="32" description="AGGR interrupt enable clear register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPU0_AGGR_STATUS_SET" acronym="CPU0_AGGR_STATUS_SET" offset="0x208" width="32" description="AGGR interrupt status set register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="" rwaccess="RW"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="" rwaccess="RW"/>
  </register>
  <register id="CPU0_AGGR_STATUS_CLR" acronym="CPU0_AGGR_STATUS_CLR" offset="0x20C" width="32" description="AGGR interrupt status clear register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="" rwaccess="RW"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="" rwaccess="RW"/>
  </register>
</module>
