sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/alu_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/alu_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toyProcessor_overall.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toyProcessor_overall.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mem_bootstrap_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mem_bootstrap_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ROM_array.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ROM_array.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/RAM_array.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/RAM_array.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/enoutput8_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/enoutput8_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/encode8.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/encode8.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/bus8_mux.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/bus8_mux.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toy_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toy_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/controller_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/controller_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/Datapath_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/Datapath_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/counter_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/counter_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ha8_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ha8_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ha_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ha_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/reg_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/reg_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/bin_to_7seghex_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/bin_to_7seghex_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toZERO_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toZERO_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mux.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mux.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/fa_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/fa_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mux8sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mux8sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/clk_signal_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/clk_signal_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/BypassClk.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/BypassClk.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/alu_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/alu_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toyProcessor_overall.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toyProcessor_overall.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mem_bootstrap_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mem_bootstrap_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ROM_array.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ROM_array.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/RAM_array.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/RAM_array.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/bus8_mux.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/bus8_mux.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toy_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toy_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/Datapath_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/Datapath_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/counter_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/counter_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ha8_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/ha8_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/alu4bit_board_sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/alu4bit_board_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mux8sch.vf,-w,C:/Users/rac71636/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/mux8sch.sch
