/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     tsb1 block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/pm1234_map.xml
 *     block_uri "file:../docs/rda/pm1001_reg.xml"
 *     block_part_number "PM1001"
 *     block_mnemonic "TSB1"
 * 
 *****************************************************************************/
#ifndef _TSB1_REGS_H
#define _TSB1_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_TSB1_REG_CONFIG0 0x00020000
#define PMC_TSB1_REG_CONFIG1 0x00020004

/*-----------------------------.
 | Register 0x00020000 CONFIG0 |
 +-----------------------------+
 | bit  31:0 R/W  REGFLD1      |
 +----------------------------*/
#define TSB1_REG_CONFIG0_BIT_REGFLD1_MSK 0xffffffff
#define TSB1_REG_CONFIG0_BIT_REGFLD1_OFF 0

/*-----------------------------.
 | Register 0x00020004 CONFIG1 |
 +-----------------------------+
 | bit  15:0  R/W  REGFLD2     |
 | bit  31:16 R/W  REGFLD3     |
 +----------------------------*/
#define TSB1_REG_CONFIG1_BIT_REGFLD2_MSK 0x0000ffff
#define TSB1_REG_CONFIG1_BIT_REGFLD2_OFF 0
#define TSB1_REG_CONFIG1_BIT_REGFLD3_MSK 0xffff0000
#define TSB1_REG_CONFIG1_BIT_REGFLD3_OFF 16

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _TSB1_REGS_H */
