Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Mon May 29 17:28:38 2017
| Host         : meije running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.582        0.000                      0                  322        0.165        0.000                      0                  322        3.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk         {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.582        0.000                      0                  322        0.165        0.000                      0                  322        3.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 3.552ns (51.666%)  route 3.323ns (48.334%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.678     5.346    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X33Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.573     6.375    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.499 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.499    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.049    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.795     7.958    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.553 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.553    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.868 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/O[3]
                         net (fo=1, routed)           0.809     9.677    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[16]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.307     9.984 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.984    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.534    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.437    11.199    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.313    11.512 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.709    12.221    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_7
    SLICE_X38Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.579    12.971    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X38Y1          FDRE (Setup_fdre_C_R)       -0.524    12.803    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 3.552ns (51.666%)  route 3.323ns (48.334%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.678     5.346    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X33Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.573     6.375    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.499 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.499    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.049    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.795     7.958    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.553 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.553    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.868 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/O[3]
                         net (fo=1, routed)           0.809     9.677    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[16]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.307     9.984 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.984    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.534    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.437    11.199    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.313    11.512 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.709    12.221    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_7
    SLICE_X38Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.579    12.971    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X38Y1          FDRE (Setup_fdre_C_R)       -0.524    12.803    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 3.552ns (51.666%)  route 3.323ns (48.334%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.678     5.346    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X33Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.573     6.375    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.499 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.499    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.049    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.795     7.958    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.553 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.553    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.868 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/O[3]
                         net (fo=1, routed)           0.809     9.677    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[16]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.307     9.984 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.984    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.534    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.437    11.199    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.313    11.512 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.709    12.221    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_7
    SLICE_X38Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.579    12.971    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X38Y1          FDRE (Setup_fdre_C_R)       -0.524    12.803    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 3.552ns (51.666%)  route 3.323ns (48.334%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.678     5.346    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X33Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.573     6.375    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.499 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.499    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.049    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.795     7.958    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.553 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.553    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.868 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/O[3]
                         net (fo=1, routed)           0.809     9.677    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[16]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.307     9.984 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.984    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.534    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.437    11.199    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.313    11.512 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.709    12.221    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_7
    SLICE_X38Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.579    12.971    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X38Y1          FDRE (Setup_fdre_C_R)       -0.524    12.803    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 3.552ns (51.938%)  route 3.287ns (48.062%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.678     5.346    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X33Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.573     6.375    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.499 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.499    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.049    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.795     7.958    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.553 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.553    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.868 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/O[3]
                         net (fo=1, routed)           0.809     9.677    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[16]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.307     9.984 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.984    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.534    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.437    11.199    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.313    11.512 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.673    12.185    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_7
    SLICE_X38Y6          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.578    12.970    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y6          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X38Y6          FDRE (Setup_fdre_C_R)       -0.524    12.802    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 3.552ns (51.938%)  route 3.287ns (48.062%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.678     5.346    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X33Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.573     6.375    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.499 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.499    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.049    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.795     7.958    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.553 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.553    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.868 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/O[3]
                         net (fo=1, routed)           0.809     9.677    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[16]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.307     9.984 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.984    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.534    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.437    11.199    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.313    11.512 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.673    12.185    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_7
    SLICE_X38Y6          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.578    12.970    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y6          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X38Y6          FDRE (Setup_fdre_C_R)       -0.524    12.802    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 3.552ns (51.938%)  route 3.287ns (48.062%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.678     5.346    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X33Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.573     6.375    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.499 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.499    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.049    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.795     7.958    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.553 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.553    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.868 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/O[3]
                         net (fo=1, routed)           0.809     9.677    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[16]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.307     9.984 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.984    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.534    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.437    11.199    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.313    11.512 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.673    12.185    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_7
    SLICE_X38Y6          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.578    12.970    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y6          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[26]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X38Y6          FDRE (Setup_fdre_C_R)       -0.524    12.802    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 3.552ns (51.938%)  route 3.287ns (48.062%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.678     5.346    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X33Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.573     6.375    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.499 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.499    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.049    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.795     7.958    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.553 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.553    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.868 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/O[3]
                         net (fo=1, routed)           0.809     9.677    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[16]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.307     9.984 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.984    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.534    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.437    11.199    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.313    11.512 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.673    12.185    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_7
    SLICE_X38Y6          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.578    12.970    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y6          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[27]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X38Y6          FDRE (Setup_fdre_C_R)       -0.524    12.802    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 3.552ns (52.466%)  route 3.218ns (47.534%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.678     5.346    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X33Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.573     6.375    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.499 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.499    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.049    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.795     7.958    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.553 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.553    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.868 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/O[3]
                         net (fo=1, routed)           0.809     9.677    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[16]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.307     9.984 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.984    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.534    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.437    11.199    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.313    11.512 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.604    12.116    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_7
    SLICE_X38Y0          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.579    12.971    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y0          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[0]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X38Y0          FDRE (Setup_fdre_C_R)       -0.524    12.803    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 3.552ns (52.466%)  route 3.218ns (47.534%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.678     5.346    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X33Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/Q
                         net (fo=5, routed)           0.573     6.375    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.499 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16/O
                         net (fo=1, routed)           0.000     6.499    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_16_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.049 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.049    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_7_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6/CO[3]
                         net (fo=2, routed)           0.795     7.958    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_6_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.553 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.553    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry_i_5_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.868 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_7/O[3]
                         net (fo=1, routed)           0.809     9.677    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt1[16]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.307     9.984 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.984    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_i_3_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.534    top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__0_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.762 r  top_i/dht11_sa_top/U0/u0/u0/dp/final_cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.437    11.199    top_i/dht11_sa_top/U0/u0/u0/CU/CO[0]
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.313    11.512 r  top_i/dht11_sa_top/U0/u0/u0/CU/count[0]_i_1/O
                         net (fo=32, routed)          0.604    12.116    top_i/dht11_sa_top/U0/u0/u0/dp/FSM_sequential_CURR_STATE_reg[4]_7
    SLICE_X38Y0          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.579    12.971    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X38Y0          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[1]/C
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X38Y0          FDRE (Setup_fdre_C_R)       -0.524    12.803    top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  0.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.505    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X37Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[13]/Q
                         net (fo=2, routed)           0.128     1.774    top_i/dht11_sa_top/U0/u0/u0/dp/Q[13]
    SLICE_X40Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     2.023    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[14]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.066     1.609    top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.595     1.507    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y0          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[10]/Q
                         net (fo=2, routed)           0.098     1.746    top_i/dht11_sa_top/U0/u0/u0/dp/Q[10]
    SLICE_X41Y0          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     2.023    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y0          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[11]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.057     1.577    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.505    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X37Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[13]/Q
                         net (fo=2, routed)           0.111     1.757    top_i/dht11_sa_top/U0/u0/u0/dp/Q[13]
    SLICE_X39Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     2.021    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X39Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[14]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.066     1.587    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.357%)  route 0.114ns (44.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.505    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[6]/Q
                         net (fo=2, routed)           0.114     1.759    top_i/dht11_sa_top/U0/u0/u0/dp/Q[6]
    SLICE_X39Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     2.021    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X39Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[7]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.066     1.587    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.997%)  route 0.125ns (47.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.593     1.505    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X36Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.771    top_i/dht11_sa_top/U0/u0/u0/dp/Q[2]
    SLICE_X37Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     2.021    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X37Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[3]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.070     1.591    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.595     1.507    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X41Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[19]/Q
                         net (fo=2, routed)           0.109     1.757    top_i/dht11_sa_top/U0/u0/u0/dp/Q[19]
    SLICE_X42Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     2.023    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X42Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[20]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.052     1.575    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.374%)  route 0.128ns (47.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.595     1.507    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[15]/Q
                         net (fo=2, routed)           0.128     1.776    top_i/dht11_sa_top/U0/u0/u0/dp/Q[15]
    SLICE_X40Y0          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     2.023    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y0          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[16]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X40Y0          FDRE (Hold_fdre_C_D)         0.070     1.593    top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.585%)  route 0.127ns (47.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.595     1.507    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y0          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[16]/Q
                         net (fo=2, routed)           0.127     1.775    top_i/dht11_sa_top/U0/u0/u0/dp/Q[16]
    SLICE_X40Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     2.023    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X40Y1          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[17]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.066     1.589    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.506    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X43Y4          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[29]/Q
                         net (fo=2, routed)           0.150     1.797    top_i/dht11_sa_top/U0/u0/u0/dp/Q[29]
    SLICE_X42Y4          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.863     2.022    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X42Y4          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[30]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y4          FDRE (Hold_fdre_C_D)         0.083     1.602    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.506    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X42Y3          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  top_i/dht11_sa_top/U0/u0/u0/dp/Q_reg[28]/Q
                         net (fo=2, routed)           0.122     1.792    top_i/dht11_sa_top/U0/u0/u0/dp/Q[28]
    SLICE_X43Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.864     2.023    top_i/dht11_sa_top/U0/u0/u0/dp/clk
    SLICE_X43Y2          FDRE                                         r  top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[29]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X43Y2          FDRE (Hold_fdre_C_D)         0.072     1.595    top_i/dht11_sa_top/U0/u0/u0/dp/do_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y8     top_i/dht11_sa_top/U0/u0/deb/r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y8     top_i/dht11_sa_top/U0/u0/deb/sync_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y8     top_i/dht11_sa_top/U0/u0/deb/sync_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y1     top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y1     top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y7     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y0     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y7     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y7     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y1     top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y1     top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y1     top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y2     top_i/dht11_sa_top/U0/u0/u0/dp/threshold_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y7     top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y7     top_i/dht11_sa_top/U0/u0/u0/CU/FSM_sequential_CURR_STATE_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y1     top_i/dht11_sa_top/U0/u0/u0/dp/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8     top_i/dht11_sa_top/U0/u0/deb/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     top_i/dht11_sa_top/U0/u0/deb/sync_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     top_i/dht11_sa_top/U0/u0/deb/sync_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y0     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y0     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y1     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y1     top_i/dht11_sa_top/U0/u0/u0/dp/count_reg[5]/C



