architecture:
  version: 0.3
  local:
  - name: system.chip.l2cache
    class: cache
    attributes:
      associativity: 8
      block_size: 64
      cache_type: l2cache
      clockrate: 1000
      datawidth: 32
      hit_latency: 0
      mshrs: 20
      n_banks: 1
      n_rd_ports: 0
      n_rdwr_ports: 1
      n_wr_ports: 0
      number_hardware_threads: 1
      replacement_policy: lrurp
      resp_latency: 0
      response_latency: 20
      size: 262144
      tag_size: 64
      technology: 45nm
      vdd: 1.0
      write_buffers: 8
    primitive_components:
    - name: tag_SRAM
      class: SRAM
      attributes:
        technology: 45nm
        width: 64
        depth: 4096.0
        n_rd_ports: 0
        n_wr_ports: 0
        n_rdwr_ports: 1
        n_banks: 1
        latency: tag_latency
      area_share: 1
    - name: data_SRAM
      class: SRAM
      attributes:
        technology: 45nm
        width: 64
        depth: 4096.0
        n_rd_ports: 0
        n_wr_ports: 0
        n_rdwr_ports: 1
        n_banks: 1
        latency: data_latency
      area_share: 1
    actions:
    - name: read_access
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: data_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
    - name: read_miss
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: data_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
    - name: write_access
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: write
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: tag_SRAM
        action: data_SRAM
        arguments: null
        action_share: 1
    - name: write_miss
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: write
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: tag_SRAM
        action: data_SRAM
        arguments: null
        action_share: 1
    - name: idle
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: idle
        arguments: null
        action_share: 1
      - name: data_SRAM
        action: idle
        arguments: null
        action_share: 1
  - name: system.chip.icache
    class: cache
    attributes:
      associativity: 2
      block_size: 64
      cache_type: icache
      clockrate: 1000
      datawidth: 32
      hit_latency: 0
      mshrs: 4
      n_banks: 1
      n_rd_ports: 0
      n_rdwr_ports: 1
      n_wr_ports: 0
      number_hardware_threads: 1
      replacement_policy: lrurp
      resp_latency: 0
      response_latency: 2
      size: 16384
      tag_size: 64
      technology: 45nm
      vdd: 1.0
      write_buffers: 8
    primitive_components:
    - name: tag_SRAM
      class: SRAM
      attributes:
        technology: 45nm
        width: 64
        depth: 256.0
        n_rd_ports: 0
        n_wr_ports: 0
        n_rdwr_ports: 1
        n_banks: 1
        latency: tag_latency
      area_share: 1
    - name: data_SRAM
      class: SRAM
      attributes:
        technology: 45nm
        width: 64
        depth: 256.0
        n_rd_ports: 0
        n_wr_ports: 0
        n_rdwr_ports: 1
        n_banks: 1
        latency: data_latency
      area_share: 1
    actions:
    - name: read_access
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: data_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
    - name: read_miss
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: data_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
    - name: write_access
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: write
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: tag_SRAM
        action: data_SRAM
        arguments: null
        action_share: 1
    - name: write_miss
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: write
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: tag_SRAM
        action: data_SRAM
        arguments: null
        action_share: 1
    - name: idle
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: idle
        arguments: null
        action_share: 1
      - name: data_SRAM
        action: idle
        arguments: null
        action_share: 1
  - name: system.chip.dcache
    class: cache
    attributes:
      associativity: 2
      block_size: 64
      cache_type: dcache
      clockrate: 1000
      datawidth: 32
      hit_latency: 0
      mshrs: 4
      n_banks: 1
      n_rd_ports: 0
      n_rdwr_ports: 1
      n_wr_ports: 0
      number_hardware_threads: 1
      replacement_policy: lrurp
      resp_latency: 0
      response_latency: 2
      size: 65536
      tag_size: 64
      technology: 45nm
      vdd: 1.0
      write_buffers: 8
    primitive_components:
    - name: tag_SRAM
      class: SRAM
      attributes:
        technology: 45nm
        width: 64
        depth: 1024.0
        n_rd_ports: 0
        n_wr_ports: 0
        n_rdwr_ports: 1
        n_banks: 1
        latency: tag_latency
      area_share: 1
    - name: data_SRAM
      class: SRAM
      attributes:
        technology: 45nm
        width: 64
        depth: 1024.0
        n_rd_ports: 0
        n_wr_ports: 0
        n_rdwr_ports: 1
        n_banks: 1
        latency: data_latency
      area_share: 1
    actions:
    - name: read_access
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: data_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
    - name: read_miss
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: data_SRAM
        action: read
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
    - name: write_access
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: write
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: tag_SRAM
        action: data_SRAM
        arguments: null
        action_share: 1
    - name: write_miss
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: write
        arguments:
          address_delta: 1
          data_delta: 1
        action_share: 1
      - name: tag_SRAM
        action: data_SRAM
        arguments: null
        action_share: 1
    - name: idle
      arguments: null
      primitive_actions:
      - name: tag_SRAM
        action: idle
        arguments: null
        action_share: 1
      - name: data_SRAM
        action: idle
        arguments: null
        action_share: 1
  - name: system.chip.exec
    class: exec
    attributes:
      alu_units: 4
      block_size: 64
      clockrate: 1000
      commit_width: 2
      datawidth: 32
      fpu_units: 2
      instruction_buffer_size: 7
      issue_width: 2
      mul_units: 2
      number_hardware_threads: 1
      prediction_width: 1
      store_buffer_size: 2
      technology: 45nm
      vdd: 1.0
    primitive_components:
    - name: alu_unit[0..3].intadder
      class: intadder
      attributes:
        technology: 45nm
        datawidth: 32
        num_pipeline_stages: 1
        latency: 5ns
      area_share: 1
    - name: mul_unit[0..1].intmultiplier
      class: intmultiplier
      attributes:
        technology: 45nm
        datawidth: 32
        num_pipeline_stages: 1
        latency: 5ns
      area_share: 1
    - name: fpu_unit[0..1]
      class: fpu_unit
      attributes:
        technology: 45nm
        clockrate: 1000
        datawidth: 32
        exponent: 8
        mantissa: 24
      area_share: 1
    actions:
    - name: int_instruction
      arguments: null
      primitive_actions:
      - name: alu_unit.intadder
        action: add
        arguments: null
        action_share: 1
    - name: mul_instruction
      arguments: null
      primitive_actions:
      - name: mul_unit.intmultiplier
        action: mult_random
        arguments: null
        action_share: 1
    - name: fp_instruction
      arguments: null
      primitive_actions:
      - name: fpu_unit
        action: fp_instruction
        arguments: null
        action_share: 1
  - name: system.chip.membus
    class: coherentxbar
    actions:
    - name: transfer_random
      arguments: null
    - name: transfer_repeated
      arguments: null
    - name: idle
      arguments: null
  - name: system.chip.l2bus
    class: coherentxbar
    actions:
    - name: transfer_random
      arguments: null
    - name: transfer_repeated
      arguments: null
    - name: idle
      arguments: null
  - name: system.chip.decode
    class: decode
    actions:
    - name: filler
      arguments: null
  - name: system.chip.fetch
    class: fetch
    actions:
    - name: filler
      arguments: null
  - name: system.chip.itb
    class: tlb
    actions:
    - name: read_access
      arguments: null
    - name: write_access
      arguments: null
  - name: system.chip.dtb
    class: tlb
    actions:
    - name: read_access
      arguments: null
    - name: write_access
      arguments: null
  - name: system.mem_ctrl
    class: memory_controller
    actions:
    - name: read_access
      arguments: null
    - name: write_access
      arguments: null
