

================================================================
== Vitis HLS Report for 'EphemeralSecretAgreement_A_1'
================================================================
* Date:           Tue May 20 14:34:40 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+---------------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) |   Iteration   |  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+---------------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_248_1    |        ?|        ?|              ?|          -|          -|      124|        no|
        | + VITIS_LOOP_250_2   |        ?|        ?|  9923 ~ 910267|          -|          -|        ?|        no|
        |  ++ VITIS_LOOP_35_1  |     9898|   910242|    4949 ~ 7461|          -|          -|  2 ~ 122|        no|
        +----------------------+---------+---------+---------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 165
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 97 44 
44 --> 45 72 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 44 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 48 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 43 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [src/sidh.c:230]   --->   Operation 166 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%index = alloca i32 1" [src/sidh.c:230]   --->   Operation 167 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%npts = alloca i32 1" [src/sidh.c:230]   --->   Operation 168 'alloca' 'npts' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [src/sidh.c:230]   --->   Operation 169 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%PublicKeyB_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %PublicKeyB"   --->   Operation 170 'read' 'PublicKeyB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%t_i = alloca i32 1"   --->   Operation 171 'alloca' 't_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%R_X = alloca i32 1"   --->   Operation 172 'alloca' 'R_X' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%R_Z = alloca i32 1"   --->   Operation 173 'alloca' 'R_Z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%coeff = alloca i32 1"   --->   Operation 174 'alloca' 'coeff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%PKB = alloca i32 1"   --->   Operation 175 'alloca' 'PKB' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%t0 = alloca i32 1" [src/ec_isogeny.c:214->src/sidh.c:276]   --->   Operation 176 'alloca' 't0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%t1 = alloca i32 1" [src/ec_isogeny.c:214->src/sidh.c:276]   --->   Operation 177 'alloca' 't1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%t0_1 = alloca i32 1" [src/ec_isogeny.c:13->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 178 'alloca' 't0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%t1_2 = alloca i32 1" [src/ec_isogeny.c:13->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 179 'alloca' 't1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%t0_2 = alloca i32 1" [src/ec_isogeny.c:192->src/sidh.c:238]   --->   Operation 180 'alloca' 't0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%t1_3 = alloca i32 1" [src/ec_isogeny.c:192->src/sidh.c:238]   --->   Operation 181 'alloca' 't1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%pts_X = alloca i32 1" [src/sidh.c:227]   --->   Operation 182 'alloca' 'pts_X' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%pts_Z = alloca i32 1" [src/sidh.c:227]   --->   Operation 183 'alloca' 'pts_Z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%jinv = alloca i32 1" [src/sidh.c:228]   --->   Operation 184 'alloca' 'jinv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%A24plus = alloca i32 1" [src/sidh.c:229]   --->   Operation 185 'alloca' 'A24plus' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%C24 = alloca i32 1" [src/sidh.c:229]   --->   Operation 186 'alloca' 'C24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%C24_1 = alloca i32 1" [src/sidh.c:229]   --->   Operation 187 'alloca' 'C24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%A_1 = alloca i32 1" [src/sidh.c:229]   --->   Operation 188 'alloca' 'A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%pts_index = alloca i32 1" [src/sidh.c:230]   --->   Operation 189 'alloca' 'pts_index' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_1 : Operation 190 [2/2] (0.00ns)   --->   "%call_ln0 = call void @EphemeralSecretAgreement_A.1_Pipeline_1, i64 %A24plus"   --->   Operation 190 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 191 [2/2] (0.00ns)   --->   "%call_ln0 = call void @EphemeralSecretAgreement_A.1_Pipeline_2, i64 %C24, i64 %C24_1"   --->   Operation 191 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 192 [2/2] (0.00ns)   --->   "%call_ln0 = call void @EphemeralSecretAgreement_A.1_Pipeline_3, i64 %A_1"   --->   Operation 192 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 193 [2/2] (2.55ns)   --->   "%call_ln233 = call void @fp2_decode.1, i8 %gmem2, i32 %PublicKeyB_read, i64 %PKB, i64 %Montgomery_R2_1, i64 %p503p1_1" [src/sidh.c:233]   --->   Operation 193 'call' 'call_ln233' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln230 = store i32 0, i32 %ii" [src/sidh.c:230]   --->   Operation 194 'store' 'store_ln230' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 195 [1/1] (1.70ns)   --->   "%store_ln230 = store i32 0, i32 %npts" [src/sidh.c:230]   --->   Operation 195 'store' 'store_ln230' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 196 [1/1] (1.58ns)   --->   "%store_ln230 = store i7 0, i7 %index" [src/sidh.c:230]   --->   Operation 196 'store' 'store_ln230' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 197 [1/1] (1.58ns)   --->   "%store_ln230 = store i7 1, i7 %row" [src/sidh.c:230]   --->   Operation 197 'store' 'store_ln230' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 198 [1/2] (4.95ns)   --->   "%call_ln0 = call void @EphemeralSecretAgreement_A.1_Pipeline_1, i64 %A24plus"   --->   Operation 198 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 199 [1/2] (4.95ns)   --->   "%call_ln0 = call void @EphemeralSecretAgreement_A.1_Pipeline_2, i64 %C24, i64 %C24_1"   --->   Operation 199 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 200 [1/2] (4.95ns)   --->   "%call_ln0 = call void @EphemeralSecretAgreement_A.1_Pipeline_3, i64 %A_1"   --->   Operation 200 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 201 [1/2] (0.00ns)   --->   "%call_ln233 = call void @fp2_decode.1, i8 %gmem2, i32 %PublicKeyB_read, i64 %PKB, i64 %Montgomery_R2_1, i64 %p503p1_1" [src/sidh.c:233]   --->   Operation 201 'call' 'call_ln233' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 202 [1/1] (2.55ns)   --->   "%add_ln234 = add i32 %PublicKeyB_read, i32 126" [src/sidh.c:234]   --->   Operation 202 'add' 'add_ln234' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [2/2] (2.55ns)   --->   "%call_ln234 = call void @fp2_decode.2, i8 %gmem2, i32 %add_ln234, i64 %PKB, i9 128, i64 %Montgomery_R2_1, i64 %p503p1_1" [src/sidh.c:234]   --->   Operation 203 'call' 'call_ln234' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 204 [2/2] (0.00ns)   --->   "%call_ln239 = call void @fpadd503.76.77, i64 %C24, i64 %C24_1, i64 %Montgomery_one_1, i64 %p503x2_1" [src/sidh.c:239]   --->   Operation 204 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln234 = call void @fp2_decode.2, i8 %gmem2, i32 %add_ln234, i64 %PKB, i9 128, i64 %Montgomery_R2_1, i64 %p503p1_1" [src/sidh.c:234]   --->   Operation 205 'call' 'call_ln234' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 206 [1/2] (0.00ns)   --->   "%call_ln239 = call void @fpadd503.76.77, i64 %C24, i64 %C24_1, i64 %Montgomery_one_1, i64 %p503x2_1" [src/sidh.c:239]   --->   Operation 206 'call' 'call_ln239' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.10>
ST_5 : Operation 207 [1/1] (2.55ns)   --->   "%add_ln235 = add i32 %PublicKeyB_read, i32 252" [src/sidh.c:235]   --->   Operation 207 'add' 'add_ln235' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [2/2] (2.55ns)   --->   "%call_ln235 = call void @fp2_decode.2, i8 %gmem2, i32 %add_ln235, i64 %PKB, i9 256, i64 %Montgomery_R2_1, i64 %p503p1_1" [src/sidh.c:235]   --->   Operation 208 'call' 'call_ln235' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln235 = call void @fp2_decode.2, i8 %gmem2, i32 %add_ln235, i64 %PKB, i9 256, i64 %Montgomery_R2_1, i64 %p503p1_1" [src/sidh.c:235]   --->   Operation 209 'call' 'call_ln235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 210 [2/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.9, i64 %PKB, i64 %t1_3, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:195->src/sidh.c:238]   --->   Operation 210 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.9, i64 %PKB, i64 %t1_3, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:195->src/sidh.c:238]   --->   Operation 211 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 212 [2/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.10, i64 %PKB, i64 %t1_3, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:195->src/sidh.c:238]   --->   Operation 212 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.10, i64 %PKB, i64 %t1_3, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:195->src/sidh.c:238]   --->   Operation 213 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln196 = call void @fp2mul503_mont.4, i64 %PKB, i64 %t0_2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:196->src/sidh.c:238]   --->   Operation 214 'call' 'call_ln196' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln196 = call void @fp2mul503_mont.4, i64 %PKB, i64 %t0_2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:196->src/sidh.c:238]   --->   Operation 215 'call' 'call_ln196' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 216 [2/2] (0.00ns)   --->   "%call_ln197 = call void @fp2mul503_mont.5, i64 %PKB, i64 %t1_3, i64 %A_1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:197->src/sidh.c:238]   --->   Operation 216 'call' 'call_ln197' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 217 [1/2] (0.00ns)   --->   "%call_ln197 = call void @fp2mul503_mont.5, i64 %PKB, i64 %t1_3, i64 %A_1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:197->src/sidh.c:238]   --->   Operation 217 'call' 'call_ln197' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 218 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149.1, i64 %t0_2, i1 0, i64 %A_1, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:198->src/sidh.c:238]   --->   Operation 218 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149.1, i64 %t0_2, i1 0, i64 %A_1, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:198->src/sidh.c:238]   --->   Operation 219 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 220 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149.1, i64 %t0_2, i1 1, i64 %A_1, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:198->src/sidh.c:238]   --->   Operation 220 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149.1, i64 %t0_2, i1 1, i64 %A_1, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:198->src/sidh.c:238]   --->   Operation 221 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln199 = call void @fp2mul503_mont.78.1, i64 %t0_2, i64 %PKB, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:199->src/sidh.c:238]   --->   Operation 222 'call' 'call_ln199' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 223 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.144.2, i64 %A_1, i1 0, i64 %one_1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:200->src/sidh.c:238]   --->   Operation 223 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln199 = call void @fp2mul503_mont.78.1, i64 %t0_2, i64 %PKB, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:199->src/sidh.c:238]   --->   Operation 224 'call' 'call_ln199' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.144.2, i64 %A_1, i1 0, i64 %one_1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:200->src/sidh.c:238]   --->   Operation 225 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 226 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.144.2, i64 %A_1, i1 1, i64 %one_1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:200->src/sidh.c:238]   --->   Operation 226 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 227 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0_2, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:201->src/sidh.c:238]   --->   Operation 227 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 228 [2/2] (5.07ns)   --->   "%call_ln111 = call void @fpadd503.11, i64 %t1_3, i1 0, i64 %PKB, i9 256, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:202->src/sidh.c:238]   --->   Operation 228 'call' 'call_ln111' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.144.2, i64 %A_1, i1 1, i64 %one_1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:200->src/sidh.c:238]   --->   Operation 229 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0_2, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:201->src/sidh.c:238]   --->   Operation 230 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 231 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.11, i64 %t1_3, i1 0, i64 %PKB, i9 256, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:202->src/sidh.c:238]   --->   Operation 231 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 232 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0_2, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:201->src/sidh.c:238]   --->   Operation 232 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 233 [2/2] (5.07ns)   --->   "%call_ln112 = call void @fpadd503.11, i64 %t1_3, i1 1, i64 %PKB, i9 320, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:202->src/sidh.c:238]   --->   Operation 233 'call' 'call_ln112' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 234 [2/2] (0.00ns)   --->   "%call_ln204 = call void @fp2sqr503_mont.136.2, i64 %A_1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:204->src/sidh.c:238]   --->   Operation 234 'call' 'call_ln204' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0_2, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:201->src/sidh.c:238]   --->   Operation 235 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 236 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.11, i64 %t1_3, i1 1, i64 %PKB, i9 320, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:202->src/sidh.c:238]   --->   Operation 236 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln204 = call void @fp2sqr503_mont.136.2, i64 %A_1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:204->src/sidh.c:238]   --->   Operation 237 'call' 'call_ln204' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 238 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0_2, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:203->src/sidh.c:238]   --->   Operation 238 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0_2, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:203->src/sidh.c:238]   --->   Operation 239 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 240 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0_2, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:203->src/sidh.c:238]   --->   Operation 240 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 241 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0_2, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:203->src/sidh.c:238]   --->   Operation 241 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 242 [2/2] (0.00ns)   --->   "%call_ln205 = call void @fp2inv503_mont, i64 %t0_2, i64 %p503p1_1, i64 %p503x2_1" [src/ec_isogeny.c:205->src/sidh.c:238]   --->   Operation 242 'call' 'call_ln205' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 243 [1/2] (0.00ns)   --->   "%call_ln205 = call void @fp2inv503_mont, i64 %t0_2, i64 %p503p1_1, i64 %p503x2_1" [src/ec_isogeny.c:205->src/sidh.c:238]   --->   Operation 243 'call' 'call_ln205' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 244 [2/2] (0.00ns)   --->   "%call_ln206 = call void @fp2mul503_mont.133.2, i64 %A_1, i64 %t0_2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:206->src/sidh.c:238]   --->   Operation 244 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln206 = call void @fp2mul503_mont.133.2, i64 %A_1, i64 %t0_2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:206->src/sidh.c:238]   --->   Operation 245 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 246 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.144.2, i64 %A_1, i1 0, i64 %t1_3, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:207->src/sidh.c:238]   --->   Operation 246 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 247 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.144.2, i64 %A_1, i1 0, i64 %t1_3, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:207->src/sidh.c:238]   --->   Operation 247 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 248 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.144.2, i64 %A_1, i1 1, i64 %t1_3, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:207->src/sidh.c:238]   --->   Operation 248 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.144.2, i64 %A_1, i1 1, i64 %t1_3, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:207->src/sidh.c:238]   --->   Operation 249 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 250 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.78.79, i64 %A_1, i1 0, i64 %C24, i1 0, i64 %C24_1, i1 0, i64 %A24plus, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/sidh.c:240]   --->   Operation 250 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.78.79, i64 %A_1, i1 0, i64 %C24, i1 0, i64 %C24_1, i1 0, i64 %A24plus, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/sidh.c:240]   --->   Operation 251 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 252 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.78.79, i64 %A_1, i1 1, i64 %C24, i1 1, i64 %C24_1, i1 1, i64 %A24plus, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/sidh.c:240]   --->   Operation 252 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 253 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.78.79, i64 %A_1, i1 1, i64 %C24, i1 1, i64 %C24_1, i1 1, i64 %A24plus, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/sidh.c:240]   --->   Operation 253 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 254 [2/2] (0.00ns)   --->   "%call_ln241 = call void @fpadd503.58.59, i64 %C24, i64 %C24_1, i64 %p503x2_1" [src/sidh.c:241]   --->   Operation 254 'call' 'call_ln241' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_41 : Operation 255 [2/2] (0.00ns)   --->   "%call_ln244 = call void @LADDER3PT.1, i64 %PKB, i8 %ephemeralsk, i64 %R_X, i64 %R_Z, i64 %A_1, i64 %Montgomery_one_1, i64 %p503x2_1, i64 %p503_1, i64 %p503p1_1" [src/sidh.c:244]   --->   Operation 255 'call' 'call_ln244' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 1.91>
ST_42 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_73, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 257 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 257 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 258 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 258 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 259 [1/2] (0.00ns)   --->   "%call_ln241 = call void @fpadd503.58.59, i64 %C24, i64 %C24_1, i64 %p503x2_1" [src/sidh.c:241]   --->   Operation 259 'call' 'call_ln241' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_42 : Operation 260 [1/2] (1.91ns)   --->   "%call_ln244 = call void @LADDER3PT.1, i64 %PKB, i8 %ephemeralsk, i64 %R_X, i64 %R_Z, i64 %A_1, i64 %Montgomery_one_1, i64 %p503x2_1, i64 %p503_1, i64 %p503p1_1" [src/sidh.c:244]   --->   Operation 260 'call' 'call_ln244' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Generic Core
ST_42 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln248 = br void %VITIS_LOOP_250_2" [src/sidh.c:248]   --->   Operation 261 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.45>
ST_43 : Operation 262 [1/1] (0.00ns)   --->   "%row_2 = load i7 %row" [src/sidh.c:248]   --->   Operation 262 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 263 [1/1] (1.87ns)   --->   "%icmp_ln248 = icmp_eq  i7 %row_2, i7 125" [src/sidh.c:248]   --->   Operation 263 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %VITIS_LOOP_250_2.split, void %for.end91" [src/sidh.c:248]   --->   Operation 264 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 265 [1/1] (0.00ns)   --->   "%index_load = load i7 %index" [src/sidh.c:248]   --->   Operation 265 'load' 'index_load' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_43 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i7 %index_load" [src/sidh.c:248]   --->   Operation 266 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_43 : Operation 267 [1/1] (0.00ns)   --->   "%speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 124, i64 124, i64 124" [src/sidh.c:230]   --->   Operation 267 'speclooptripcount' 'speclooptripcount_ln230' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/sidh.c:248]   --->   Operation 268 'specloopname' 'specloopname_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_43 : Operation 269 [1/1] (1.87ns)   --->   "%sub = sub i7 125, i7 %row_2" [src/sidh.c:248]   --->   Operation 269 'sub' 'sub' <Predicate = (!icmp_ln248)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i7 %sub" [src/sidh.c:250]   --->   Operation 270 'zext' 'zext_ln250' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_43 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln250 = br void %while.cond" [src/sidh.c:250]   --->   Operation 271 'br' 'br_ln250' <Predicate = (!icmp_ln248)> <Delay = 1.58>
ST_43 : Operation 272 [2/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.1, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:47->src/sidh.c:272]   --->   Operation 272 'call' 'call_ln118' <Predicate = (icmp_ln248)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 4.23>
ST_44 : Operation 273 [1/1] (0.00ns)   --->   "%index_1 = phi i8 %zext_ln248, void %VITIS_LOOP_250_2.split, i8 %index_4, void %xDBLe.exit.loopexit"   --->   Operation 273 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 274 [1/1] (1.91ns)   --->   "%icmp_ln250 = icmp_ult  i8 %index_1, i8 %zext_ln250" [src/sidh.c:250]   --->   Operation 274 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %VITIS_LOOP_261_3, void %while.body" [src/sidh.c:250]   --->   Operation 275 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 276 [1/1] (0.00ns)   --->   "%npts_load = load i32 %npts" [src/sidh.c:250]   --->   Operation 276 'load' 'npts_load' <Predicate = (icmp_ln250)> <Delay = 0.00>
ST_44 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i32 %npts_load" [src/sidh.c:250]   --->   Operation 277 'trunc' 'trunc_ln250' <Predicate = (icmp_ln250)> <Delay = 0.00>
ST_44 : Operation 278 [2/2] (0.00ns)   --->   "%call_ln250 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1, i3 %trunc_ln250, i64 %pts_X, i64 %R_X" [src/sidh.c:250]   --->   Operation 278 'call' 'call_ln250' <Predicate = (icmp_ln250)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_44 : Operation 279 [2/2] (0.00ns)   --->   "%call_ln250 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1233, i3 %trunc_ln250, i64 %pts_Z, i64 %R_Z" [src/sidh.c:250]   --->   Operation 279 'call' 'call_ln250' <Predicate = (icmp_ln250)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_44 : Operation 280 [1/1] (0.00ns)   --->   "%pts_index_addr = getelementptr i8 %pts_index, i32 0, i32 %npts_load" [src/sidh.c:254]   --->   Operation 280 'getelementptr' 'pts_index_addr' <Predicate = (icmp_ln250)> <Delay = 0.00>
ST_44 : Operation 281 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln254 = store i8 %index_1, i3 %pts_index_addr" [src/sidh.c:254]   --->   Operation 281 'store' 'store_ln254' <Predicate = (icmp_ln250)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_44 : Operation 282 [2/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.1, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:47->src/sidh.c:259]   --->   Operation 282 'call' 'call_ln118' <Predicate = (!icmp_ln250)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_44 : Operation 283 [1/1] (1.87ns)   --->   "%row_3 = add i7 %row_2, i7 1" [src/sidh.c:248]   --->   Operation 283 'add' 'row_3' <Predicate = (!icmp_ln250)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 284 [1/1] (1.58ns)   --->   "%store_ln230 = store i7 %row_3, i7 %row" [src/sidh.c:230]   --->   Operation 284 'store' 'store_ln230' <Predicate = (!icmp_ln250)> <Delay = 1.58>

State 45 <SV = 44> <Delay = 4.91>
ST_45 : Operation 285 [1/2] (4.91ns)   --->   "%call_ln250 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1, i3 %trunc_ln250, i64 %pts_X, i64 %R_X" [src/sidh.c:250]   --->   Operation 285 'call' 'call_ln250' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_45 : Operation 286 [1/2] (4.91ns)   --->   "%call_ln250 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1233, i3 %trunc_ln250, i64 %pts_Z, i64 %R_Z" [src/sidh.c:250]   --->   Operation 286 'call' 'call_ln250' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 287 [1/1] (0.00ns)   --->   "%ii_load = load i32 %ii" [src/sidh.c:255]   --->   Operation 287 'load' 'ii_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 288 [2/2] (0.00ns)   --->   "%call_ln250 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1232, i64 %R_X, i3 %trunc_ln250, i64 %pts_X" [src/sidh.c:250]   --->   Operation 288 'call' 'call_ln250' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_46 : Operation 289 [2/2] (0.00ns)   --->   "%call_ln250 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1234, i64 %R_Z, i3 %trunc_ln250, i64 %pts_Z" [src/sidh.c:250]   --->   Operation 289 'call' 'call_ln250' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_46 : Operation 290 [1/1] (0.00ns)   --->   "%strat_Alice_1_addr = getelementptr i6 %strat_Alice_1, i32 0, i32 %ii_load" [src/sidh.c:255]   --->   Operation 290 'getelementptr' 'strat_Alice_1_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 291 [2/2] (2.32ns)   --->   "%m = load i7 %strat_Alice_1_addr" [src/sidh.c:255]   --->   Operation 291 'load' 'm' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 124> <ROM>

State 47 <SV = 46> <Delay = 4.91>
ST_47 : Operation 292 [1/1] (0.00ns)   --->   "%specloopname_ln250 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/sidh.c:250]   --->   Operation 292 'specloopname' 'specloopname_ln250' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 293 [1/2] (4.91ns)   --->   "%call_ln250 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1232, i64 %R_X, i3 %trunc_ln250, i64 %pts_X" [src/sidh.c:250]   --->   Operation 293 'call' 'call_ln250' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_47 : Operation 294 [1/2] (4.91ns)   --->   "%call_ln250 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1234, i64 %R_Z, i3 %trunc_ln250, i64 %pts_Z" [src/sidh.c:250]   --->   Operation 294 'call' 'call_ln250' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_47 : Operation 295 [1/1] (2.55ns)   --->   "%npts_1 = add i32 %npts_load, i32 1" [src/sidh.c:254]   --->   Operation 295 'add' 'npts_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 296 [1/1] (2.55ns)   --->   "%ii_1 = add i32 %ii_load, i32 1" [src/sidh.c:255]   --->   Operation 296 'add' 'ii_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 297 [1/2] ( I:2.32ns O:2.32ns )   --->   "%m = load i7 %strat_Alice_1_addr" [src/sidh.c:255]   --->   Operation 297 'load' 'm' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 124> <ROM>
ST_47 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i6 %m" [src/sidh.c:230]   --->   Operation 298 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %m, i1 0" [src/ec_isogeny.c:35->src/sidh.c:256]   --->   Operation 299 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 300 [1/1] (1.58ns)   --->   "%br_ln35 = br void %for.inc.i" [src/ec_isogeny.c:35->src/sidh.c:256]   --->   Operation 300 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>

State 48 <SV = 47> <Delay = 3.57>
ST_48 : Operation 301 [1/1] (0.00ns)   --->   "%i = phi i7 0, void %while.body, i7 %i_291, void %for.inc.i.split"   --->   Operation 301 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 302 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 122, i64 0"   --->   Operation 302 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 303 [1/1] (1.87ns)   --->   "%icmp_ln35 = icmp_eq  i7 %i, i7 %tmp_s" [src/ec_isogeny.c:35->src/sidh.c:256]   --->   Operation 303 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 304 [1/1] (1.87ns)   --->   "%i_291 = add i7 %i, i7 1" [src/ec_isogeny.c:35->src/sidh.c:256]   --->   Operation 304 'add' 'i_291' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc.i.split, void %xDBLe.exit.loopexit" [src/ec_isogeny.c:35->src/sidh.c:256]   --->   Operation 305 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 306 [2/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.3, i64 %R_X, i64 %R_Z, i64 %t0_1, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:15->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 306 'call' 'call_ln118' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_48 : Operation 307 [1/1] (1.91ns)   --->   "%index_4 = add i8 %zext_ln230, i8 %index_1" [src/sidh.c:257]   --->   Operation 307 'add' 'index_4' <Predicate = (icmp_ln35)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 308 [1/1] (1.58ns)   --->   "%store_ln230 = store i32 %ii_1, i32 %ii" [src/sidh.c:230]   --->   Operation 308 'store' 'store_ln230' <Predicate = (icmp_ln35)> <Delay = 1.58>
ST_48 : Operation 309 [1/1] (1.70ns)   --->   "%store_ln230 = store i32 %npts_1, i32 %npts" [src/sidh.c:230]   --->   Operation 309 'store' 'store_ln230' <Predicate = (icmp_ln35)> <Delay = 1.70>
ST_48 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln250 = br void %while.cond" [src/sidh.c:250]   --->   Operation 310 'br' 'br_ln250' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 311 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.3, i64 %R_X, i64 %R_Z, i64 %t0_1, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:15->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 311 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 312 [2/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.4, i64 %R_X, i64 %R_Z, i64 %t0_1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:15->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 312 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 313 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.4, i64 %R_X, i64 %R_Z, i64 %t0_1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:15->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 313 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 314 [2/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.5, i64 %R_X, i64 %R_Z, i64 %t1_2, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:16->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 314 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_52 : Operation 315 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fp2sqr503_mont.136.2, i64 %t0_1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:17->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 315 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 316 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.5, i64 %R_X, i64 %R_Z, i64 %t1_2, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:16->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 316 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_53 : Operation 317 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fp2sqr503_mont.136.2, i64 %t0_1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:17->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 317 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 318 [2/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.6, i64 %R_X, i64 %R_Z, i64 %t1_2, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:16->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 318 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 319 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.6, i64 %R_X, i64 %R_Z, i64 %t1_2, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:16->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 319 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 320 [2/2] (0.00ns)   --->   "%call_ln18 = call void @fp2sqr503_mont.136.2, i64 %t1_2, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:18->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 320 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_56 : Operation 321 [2/2] (0.00ns)   --->   "%call_ln19 = call void @fp2mul503_mont.88.91.1, i64 %C24, i64 %C24_1, i64 %t0_1, i64 %R_Z, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:19->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 321 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 322 [1/2] (0.00ns)   --->   "%call_ln18 = call void @fp2sqr503_mont.136.2, i64 %t1_2, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:18->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 322 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_57 : Operation 323 [1/2] (0.00ns)   --->   "%call_ln19 = call void @fp2mul503_mont.88.91.1, i64 %C24, i64 %C24_1, i64 %t0_1, i64 %R_Z, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:19->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 323 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 324 [2/2] (0.00ns)   --->   "%call_ln20 = call void @fp2mul503_mont.2, i64 %t1_2, i64 %R_Z, i64 %R_X, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:20->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 324 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 325 [1/2] (0.00ns)   --->   "%call_ln20 = call void @fp2mul503_mont.2, i64 %t1_2, i64 %R_Z, i64 %R_X, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:20->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 325 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 3.25>
ST_60 : Operation 326 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.144.2, i64 %t1_2, i1 0, i64 %t0_1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:21->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 326 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 327 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.144.2, i64 %t1_2, i1 0, i64 %t0_1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:21->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 327 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 62 <SV = 61> <Delay = 3.25>
ST_62 : Operation 328 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.144.2, i64 %t1_2, i1 1, i64 %t0_1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:21->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 328 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 329 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.144.2, i64 %t1_2, i1 1, i64 %t0_1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:21->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 329 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 330 [2/2] (0.00ns)   --->   "%call_ln22 = call void @fp2mul503_mont.133, i64 %A24plus, i64 %t1_2, i64 %t0_1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:22->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 330 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 65 <SV = 64> <Delay = 0.00>
ST_65 : Operation 331 [1/2] (0.00ns)   --->   "%call_ln22 = call void @fp2mul503_mont.133, i64 %A24plus, i64 %t1_2, i64 %t0_1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:22->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 331 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 332 [2/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.7, i64 %R_Z, i64 %t0_1, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:23->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 332 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 333 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.7, i64 %R_Z, i64 %t0_1, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:23->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 333 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 68 <SV = 67> <Delay = 0.00>
ST_68 : Operation 334 [2/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.8, i64 %R_Z, i64 %t0_1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:23->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 334 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 69 <SV = 68> <Delay = 0.00>
ST_69 : Operation 335 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.8, i64 %R_Z, i64 %t0_1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:23->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 335 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 70 <SV = 69> <Delay = 0.00>
ST_70 : Operation 336 [2/2] (0.00ns)   --->   "%call_ln24 = call void @fp2mul503_mont.3, i64 %R_Z, i64 %t1_2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:24->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 336 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 71 <SV = 70> <Delay = 0.00>
ST_71 : Operation 337 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/ec_isogeny.c:35->src/sidh.c:256]   --->   Operation 337 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 338 [1/2] (0.00ns)   --->   "%call_ln24 = call void @fp2mul503_mont.3, i64 %R_Z, i64 %t1_2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:24->src/ec_isogeny.c:37->src/sidh.c:256]   --->   Operation 338 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_71 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc.i" [src/ec_isogeny.c:35->src/sidh.c:256]   --->   Operation 339 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 72 <SV = 44> <Delay = 0.00>
ST_72 : Operation 340 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.1, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:47->src/sidh.c:259]   --->   Operation 340 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 73 <SV = 45> <Delay = 0.00>
ST_73 : Operation 341 [2/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.2, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:47->src/sidh.c:259]   --->   Operation 341 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 74 <SV = 46> <Delay = 0.00>
ST_74 : Operation 342 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.2, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:47->src/sidh.c:259]   --->   Operation 342 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 75 <SV = 47> <Delay = 0.00>
ST_75 : Operation 343 [2/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.1, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:48->src/sidh.c:259]   --->   Operation 343 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 76 <SV = 48> <Delay = 0.00>
ST_76 : Operation 344 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.1, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:48->src/sidh.c:259]   --->   Operation 344 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 77 <SV = 49> <Delay = 0.00>
ST_77 : Operation 345 [2/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.2, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:48->src/sidh.c:259]   --->   Operation 345 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 78 <SV = 50> <Delay = 0.00>
ST_78 : Operation 346 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.2, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:48->src/sidh.c:259]   --->   Operation 346 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 79 <SV = 51> <Delay = 0.00>
ST_79 : Operation 347 [2/2] (0.00ns)   --->   "%call_ln49 = call void @fp2sqr503_mont.1, i64 %R_Z, i64 %coeff, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:49->src/sidh.c:259]   --->   Operation 347 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_79 : Operation 348 [2/2] (0.00ns)   --->   "%call_ln53 = call void @fp2sqr503_mont.3, i64 %R_X, i64 %A24plus, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:53->src/sidh.c:259]   --->   Operation 348 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 80 <SV = 52> <Delay = 0.00>
ST_80 : Operation 349 [1/2] (0.00ns)   --->   "%call_ln49 = call void @fp2sqr503_mont.1, i64 %R_Z, i64 %coeff, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:49->src/sidh.c:259]   --->   Operation 349 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_80 : Operation 350 [1/2] (0.00ns)   --->   "%call_ln53 = call void @fp2sqr503_mont.3, i64 %R_X, i64 %A24plus, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:53->src/sidh.c:259]   --->   Operation 350 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 81 <SV = 53> <Delay = 3.25>
ST_81 : Operation 351 [2/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.3, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:50->src/sidh.c:259]   --->   Operation 351 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_81 : Operation 352 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %A24plus, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:54->src/sidh.c:259]   --->   Operation 352 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 82 <SV = 54> <Delay = 0.00>
ST_82 : Operation 353 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.3, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:50->src/sidh.c:259]   --->   Operation 353 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_82 : Operation 354 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %A24plus, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:54->src/sidh.c:259]   --->   Operation 354 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 83 <SV = 55> <Delay = 3.25>
ST_83 : Operation 355 [2/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.4, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:50->src/sidh.c:259]   --->   Operation 355 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_83 : Operation 356 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %A24plus, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:54->src/sidh.c:259]   --->   Operation 356 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 84 <SV = 56> <Delay = 0.00>
ST_84 : Operation 357 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.4, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:50->src/sidh.c:259]   --->   Operation 357 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_84 : Operation 358 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %A24plus, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:54->src/sidh.c:259]   --->   Operation 358 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 85 <SV = 57> <Delay = 0.00>
ST_85 : Operation 359 [2/2] (0.00ns)   --->   "%call_ln51 = call void @fp2sqr503_mont.80.83.1, i64 %coeff, i64 %C24, i64 %C24_1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:51->src/sidh.c:259]   --->   Operation 359 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_85 : Operation 360 [2/2] (0.00ns)   --->   "%call_ln55 = call void @fp2sqr503_mont.136.2, i64 %A24plus, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:55->src/sidh.c:259]   --->   Operation 360 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 86 <SV = 58> <Delay = 0.00>
ST_86 : Operation 361 [1/2] (0.00ns)   --->   "%call_ln51 = call void @fp2sqr503_mont.80.83.1, i64 %coeff, i64 %C24, i64 %C24_1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:51->src/sidh.c:259]   --->   Operation 361 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_86 : Operation 362 [1/2] (0.00ns)   --->   "%call_ln55 = call void @fp2sqr503_mont.136.2, i64 %A24plus, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:55->src/sidh.c:259]   --->   Operation 362 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 87 <SV = 59> <Delay = 0.00>
ST_87 : Operation 363 [2/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.3, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:52->src/sidh.c:259]   --->   Operation 363 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 88 <SV = 60> <Delay = 0.00>
ST_88 : Operation 364 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.3, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:52->src/sidh.c:259]   --->   Operation 364 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 89 <SV = 61> <Delay = 0.00>
ST_89 : Operation 365 [2/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.4, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:52->src/sidh.c:259]   --->   Operation 365 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 90 <SV = 62> <Delay = 0.00>
ST_90 : Operation 366 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.4, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:52->src/sidh.c:259]   --->   Operation 366 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 91 <SV = 63> <Delay = 4.87>
ST_91 : Operation 367 [1/1] (0.00ns)   --->   "%npts_load_1 = load i32 %npts" [src/sidh.c:266]   --->   Operation 367 'load' 'npts_load_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 368 [2/2] (0.00ns)   --->   "%call_ln266 = call void @EphemeralSecretAgreement_A.1_Outline_VITIS_LOOP_261_3, i32 %npts_load_1, i64 %pts_X, i64 %pts_Z, i64 %coeff, i64 %p503x2_1, i64 %p503_1, i64 %p503p1_1" [src/sidh.c:266]   --->   Operation 368 'call' 'call_ln266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_91 : Operation 369 [1/1] (2.55ns)   --->   "%npts_2 = add i32 %npts_load_1, i32 4294967295" [src/sidh.c:266]   --->   Operation 369 'add' 'npts_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i32 %npts_2" [src/fpx.c:15->src/fpx.c:90->src/sidh.c:266]   --->   Operation 370 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 371 [1/1] (0.00ns)   --->   "%pts_index_addr_1 = getelementptr i8 %pts_index, i32 0, i32 %npts_2" [src/sidh.c:268]   --->   Operation 371 'getelementptr' 'pts_index_addr_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 372 [2/2] (2.32ns)   --->   "%index_3 = load i3 %pts_index_addr_1" [src/sidh.c:268]   --->   Operation 372 'load' 'index_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_91 : Operation 373 [1/1] (1.70ns)   --->   "%store_ln230 = store i32 %npts_2, i32 %npts" [src/sidh.c:230]   --->   Operation 373 'store' 'store_ln230' <Predicate = true> <Delay = 1.70>

State 92 <SV = 64> <Delay = 3.91>
ST_92 : Operation 374 [1/2] (2.55ns)   --->   "%call_ln266 = call void @EphemeralSecretAgreement_A.1_Outline_VITIS_LOOP_261_3, i32 %npts_load_1, i64 %pts_X, i64 %pts_Z, i64 %coeff, i64 %p503x2_1, i64 %p503_1, i64 %p503p1_1" [src/sidh.c:266]   --->   Operation 374 'call' 'call_ln266' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core
ST_92 : Operation 375 [1/2] ( I:2.32ns O:2.32ns )   --->   "%index_3 = load i3 %pts_index_addr_1" [src/sidh.c:268]   --->   Operation 375 'load' 'index_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_92 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %index_3" [src/sidh.c:248]   --->   Operation 376 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 377 [1/1] (1.58ns)   --->   "%store_ln230 = store i7 %trunc_ln248, i7 %index" [src/sidh.c:230]   --->   Operation 377 'store' 'store_ln230' <Predicate = true> <Delay = 1.58>

State 93 <SV = 65> <Delay = 3.25>
ST_93 : Operation 378 [2/2] (3.25ns)   --->   "%call_ln15 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1235, i3 %trunc_ln15, i64 %pts_X, i64 %R_X" [src/fpx.c:15->src/fpx.c:90->src/sidh.c:266]   --->   Operation 378 'call' 'call_ln15' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_93 : Operation 379 [2/2] (3.25ns)   --->   "%call_ln15 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1237, i3 %trunc_ln15, i64 %pts_Z, i64 %R_Z" [src/fpx.c:15->src/fpx.c:90->src/sidh.c:266]   --->   Operation 379 'call' 'call_ln15' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 94 <SV = 66> <Delay = 4.91>
ST_94 : Operation 380 [1/2] (4.91ns)   --->   "%call_ln15 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1235, i3 %trunc_ln15, i64 %pts_X, i64 %R_X" [src/fpx.c:15->src/fpx.c:90->src/sidh.c:266]   --->   Operation 380 'call' 'call_ln15' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_94 : Operation 381 [1/2] (4.91ns)   --->   "%call_ln15 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1237, i3 %trunc_ln15, i64 %pts_Z, i64 %R_Z" [src/fpx.c:15->src/fpx.c:90->src/sidh.c:266]   --->   Operation 381 'call' 'call_ln15' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 95 <SV = 67> <Delay = 3.25>
ST_95 : Operation 382 [2/2] (3.25ns)   --->   "%call_ln15 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1236, i3 %trunc_ln15, i64 %pts_X, i64 %R_X" [src/fpx.c:15->src/fpx.c:90->src/sidh.c:266]   --->   Operation 382 'call' 'call_ln15' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_95 : Operation 383 [2/2] (3.25ns)   --->   "%call_ln15 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1238, i3 %trunc_ln15, i64 %pts_Z, i64 %R_Z" [src/fpx.c:15->src/fpx.c:90->src/sidh.c:266]   --->   Operation 383 'call' 'call_ln15' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 96 <SV = 68> <Delay = 4.91>
ST_96 : Operation 384 [1/2] (4.91ns)   --->   "%call_ln15 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1236, i3 %trunc_ln15, i64 %pts_X, i64 %R_X" [src/fpx.c:15->src/fpx.c:90->src/sidh.c:266]   --->   Operation 384 'call' 'call_ln15' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_96 : Operation 385 [1/2] (4.91ns)   --->   "%call_ln15 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1238, i3 %trunc_ln15, i64 %pts_Z, i64 %R_Z" [src/fpx.c:15->src/fpx.c:90->src/sidh.c:266]   --->   Operation 385 'call' 'call_ln15' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_96 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln248 = br void %VITIS_LOOP_250_2" [src/sidh.c:248]   --->   Operation 386 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>

State 97 <SV = 43> <Delay = 0.00>
ST_97 : Operation 387 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.1, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:47->src/sidh.c:272]   --->   Operation 387 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 98 <SV = 44> <Delay = 0.00>
ST_98 : Operation 388 [2/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.2, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:47->src/sidh.c:272]   --->   Operation 388 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 99 <SV = 45> <Delay = 0.00>
ST_99 : Operation 389 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.2, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:47->src/sidh.c:272]   --->   Operation 389 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 100 <SV = 46> <Delay = 0.00>
ST_100 : Operation 390 [2/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.1, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:48->src/sidh.c:272]   --->   Operation 390 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 101 <SV = 47> <Delay = 0.00>
ST_101 : Operation 391 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.1, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:48->src/sidh.c:272]   --->   Operation 391 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 102 <SV = 48> <Delay = 0.00>
ST_102 : Operation 392 [2/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.2, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:48->src/sidh.c:272]   --->   Operation 392 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 103 <SV = 49> <Delay = 0.00>
ST_103 : Operation 393 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.2, i64 %R_X, i64 %R_Z, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:48->src/sidh.c:272]   --->   Operation 393 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 104 <SV = 50> <Delay = 0.00>
ST_104 : Operation 394 [2/2] (0.00ns)   --->   "%call_ln49 = call void @fp2sqr503_mont.1, i64 %R_Z, i64 %coeff, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:49->src/sidh.c:272]   --->   Operation 394 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_104 : Operation 395 [2/2] (0.00ns)   --->   "%call_ln53 = call void @fp2sqr503_mont.3, i64 %R_X, i64 %A24plus, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:53->src/sidh.c:272]   --->   Operation 395 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 105 <SV = 51> <Delay = 0.00>
ST_105 : Operation 396 [1/2] (0.00ns)   --->   "%call_ln49 = call void @fp2sqr503_mont.1, i64 %R_Z, i64 %coeff, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:49->src/sidh.c:272]   --->   Operation 396 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_105 : Operation 397 [1/2] (0.00ns)   --->   "%call_ln53 = call void @fp2sqr503_mont.3, i64 %R_X, i64 %A24plus, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:53->src/sidh.c:272]   --->   Operation 397 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 106 <SV = 52> <Delay = 3.25>
ST_106 : Operation 398 [2/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.3, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:50->src/sidh.c:272]   --->   Operation 398 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_106 : Operation 399 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %A24plus, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:54->src/sidh.c:272]   --->   Operation 399 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 107 <SV = 53> <Delay = 0.00>
ST_107 : Operation 400 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.3, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:50->src/sidh.c:272]   --->   Operation 400 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_107 : Operation 401 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %A24plus, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:54->src/sidh.c:272]   --->   Operation 401 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 108 <SV = 54> <Delay = 3.25>
ST_108 : Operation 402 [2/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.4, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:50->src/sidh.c:272]   --->   Operation 402 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_108 : Operation 403 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %A24plus, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:54->src/sidh.c:272]   --->   Operation 403 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 109 <SV = 55> <Delay = 0.00>
ST_109 : Operation 404 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.4, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:50->src/sidh.c:272]   --->   Operation 404 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_109 : Operation 405 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %A24plus, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:54->src/sidh.c:272]   --->   Operation 405 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 110 <SV = 56> <Delay = 0.00>
ST_110 : Operation 406 [2/2] (0.00ns)   --->   "%call_ln51 = call void @fp2sqr503_mont.80.83.1, i64 %coeff, i64 %C24, i64 %C24_1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:51->src/sidh.c:272]   --->   Operation 406 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_110 : Operation 407 [2/2] (0.00ns)   --->   "%call_ln55 = call void @fp2sqr503_mont.136.2, i64 %A24plus, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:55->src/sidh.c:272]   --->   Operation 407 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 111 <SV = 57> <Delay = 0.00>
ST_111 : Operation 408 [1/2] (0.00ns)   --->   "%call_ln51 = call void @fp2sqr503_mont.80.83.1, i64 %coeff, i64 %C24, i64 %C24_1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:51->src/sidh.c:272]   --->   Operation 408 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_111 : Operation 409 [1/2] (0.00ns)   --->   "%call_ln55 = call void @fp2sqr503_mont.136.2, i64 %A24plus, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:55->src/sidh.c:272]   --->   Operation 409 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 112 <SV = 58> <Delay = 0.00>
ST_112 : Operation 410 [2/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.3, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:52->src/sidh.c:272]   --->   Operation 410 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_112 : Operation 411 [2/2] (0.00ns)   --->   "%call_ln273 = call void @fp2div2_503, i64 %C24, i64 %C24_1, i64 %p503_1" [src/sidh.c:273]   --->   Operation 411 'call' 'call_ln273' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 113 <SV = 59> <Delay = 0.00>
ST_113 : Operation 412 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.3, i64 %coeff, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:52->src/sidh.c:272]   --->   Operation 412 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_113 : Operation 413 [1/2] (0.00ns)   --->   "%call_ln273 = call void @fp2div2_503, i64 %C24, i64 %C24_1, i64 %p503_1" [src/sidh.c:273]   --->   Operation 413 'call' 'call_ln273' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 114 <SV = 60> <Delay = 2.32>
ST_114 : Operation 414 [2/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.4, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:52->src/sidh.c:272]   --->   Operation 414 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_114 : Operation 415 [2/2] (2.32ns)   --->   "%call_ln118 = call void @fpsub503.84.85, i64 %A24plus, i1 0, i64 %C24, i1 0, i64 %C24_1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/sidh.c:274]   --->   Operation 415 'call' 'call_ln118' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Generic Core

State 115 <SV = 61> <Delay = 0.00>
ST_115 : Operation 416 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.4, i64 %coeff, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:52->src/sidh.c:272]   --->   Operation 416 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_115 : Operation 417 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.84.85, i64 %A24plus, i1 0, i64 %C24, i1 0, i64 %C24_1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/sidh.c:274]   --->   Operation 417 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 116 <SV = 62> <Delay = 2.32>
ST_116 : Operation 418 [2/2] (2.32ns)   --->   "%call_ln119 = call void @fpsub503.84.85, i64 %A24plus, i1 1, i64 %C24, i1 1, i64 %C24_1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/sidh.c:274]   --->   Operation 418 'call' 'call_ln119' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Generic Core

State 117 <SV = 63> <Delay = 0.00>
ST_117 : Operation 419 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.84.85, i64 %A24plus, i1 1, i64 %C24, i1 1, i64 %C24_1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/sidh.c:274]   --->   Operation 419 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 118 <SV = 64> <Delay = 0.00>
ST_118 : Operation 420 [2/2] (0.00ns)   --->   "%call_ln275 = call void @fp2div2_503, i64 %C24, i64 %C24_1, i64 %p503_1" [src/sidh.c:275]   --->   Operation 420 'call' 'call_ln275' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_118 : Operation 421 [2/2] (0.00ns)   --->   "%call_ln216 = call void @fp2sqr503_mont.136, i64 %A24plus, i64 %jinv, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:216->src/sidh.c:276]   --->   Operation 421 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 119 <SV = 65> <Delay = 0.00>
ST_119 : Operation 422 [1/2] (0.00ns)   --->   "%call_ln275 = call void @fp2div2_503, i64 %C24, i64 %C24_1, i64 %p503_1" [src/sidh.c:275]   --->   Operation 422 'call' 'call_ln275' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_119 : Operation 423 [1/2] (0.00ns)   --->   "%call_ln216 = call void @fp2sqr503_mont.136, i64 %A24plus, i64 %jinv, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:216->src/sidh.c:276]   --->   Operation 423 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 120 <SV = 66> <Delay = 0.00>
ST_120 : Operation 424 [2/2] (0.00ns)   --->   "%call_ln217 = call void @fp2sqr503_mont.86.87, i64 %C24, i64 %C24_1, i64 %t1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:217->src/sidh.c:276]   --->   Operation 424 'call' 'call_ln217' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 121 <SV = 67> <Delay = 0.00>
ST_121 : Operation 425 [1/2] (0.00ns)   --->   "%call_ln217 = call void @fp2sqr503_mont.86.87, i64 %C24, i64 %C24_1, i64 %t1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:217->src/sidh.c:276]   --->   Operation 425 'call' 'call_ln217' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 122 <SV = 68> <Delay = 3.25>
ST_122 : Operation 426 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149.3, i64 %t1, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:218->src/sidh.c:276]   --->   Operation 426 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 123 <SV = 69> <Delay = 0.00>
ST_123 : Operation 427 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149.3, i64 %t1, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:218->src/sidh.c:276]   --->   Operation 427 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 124 <SV = 70> <Delay = 3.25>
ST_124 : Operation 428 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149.3, i64 %t1, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:218->src/sidh.c:276]   --->   Operation 428 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 125 <SV = 71> <Delay = 0.00>
ST_125 : Operation 429 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149.3, i64 %t1, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:218->src/sidh.c:276]   --->   Operation 429 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 126 <SV = 72> <Delay = 3.25>
ST_126 : Operation 430 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.144.276, i64 %jinv, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:219->src/sidh.c:276]   --->   Operation 430 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 127 <SV = 73> <Delay = 0.00>
ST_127 : Operation 431 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.144.276, i64 %jinv, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:219->src/sidh.c:276]   --->   Operation 431 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 128 <SV = 74> <Delay = 3.25>
ST_128 : Operation 432 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.144.276, i64 %jinv, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:219->src/sidh.c:276]   --->   Operation 432 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 129 <SV = 75> <Delay = 0.00>
ST_129 : Operation 433 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.144.276, i64 %jinv, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:219->src/sidh.c:276]   --->   Operation 433 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 130 <SV = 76> <Delay = 3.25>
ST_130 : Operation 434 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.144.2, i64 %t0, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:220->src/sidh.c:276]   --->   Operation 434 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 131 <SV = 77> <Delay = 0.00>
ST_131 : Operation 435 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.144.2, i64 %t0, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:220->src/sidh.c:276]   --->   Operation 435 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 132 <SV = 78> <Delay = 3.25>
ST_132 : Operation 436 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.144.2, i64 %t0, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:220->src/sidh.c:276]   --->   Operation 436 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 133 <SV = 79> <Delay = 0.00>
ST_133 : Operation 437 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.144.2, i64 %t0, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:220->src/sidh.c:276]   --->   Operation 437 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 134 <SV = 80> <Delay = 3.25>
ST_134 : Operation 438 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.145, i64 %t0, i1 0, i64 %t1, i1 0, i64 %jinv, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:221->src/sidh.c:276]   --->   Operation 438 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 135 <SV = 81> <Delay = 0.00>
ST_135 : Operation 439 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.145, i64 %t0, i1 0, i64 %t1, i1 0, i64 %jinv, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:221->src/sidh.c:276]   --->   Operation 439 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 136 <SV = 82> <Delay = 3.25>
ST_136 : Operation 440 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.145, i64 %t0, i1 1, i64 %t1, i1 1, i64 %jinv, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:221->src/sidh.c:276]   --->   Operation 440 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 137 <SV = 83> <Delay = 0.00>
ST_137 : Operation 441 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.145, i64 %t0, i1 1, i64 %t1, i1 1, i64 %jinv, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:221->src/sidh.c:276]   --->   Operation 441 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 138 <SV = 84> <Delay = 3.25>
ST_138 : Operation 442 [2/2] (0.00ns)   --->   "%call_ln222 = call void @fp2sqr503_mont.136.2, i64 %t1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:222->src/sidh.c:276]   --->   Operation 442 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_138 : Operation 443 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:224->src/sidh.c:276]   --->   Operation 443 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 139 <SV = 85> <Delay = 0.00>
ST_139 : Operation 444 [1/2] (0.00ns)   --->   "%call_ln222 = call void @fp2sqr503_mont.136.2, i64 %t1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:222->src/sidh.c:276]   --->   Operation 444 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_139 : Operation 445 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:224->src/sidh.c:276]   --->   Operation 445 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 140 <SV = 86> <Delay = 3.25>
ST_140 : Operation 446 [2/2] (0.00ns)   --->   "%call_ln223 = call void @fp2mul503_mont.133.2, i64 %jinv, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:223->src/sidh.c:276]   --->   Operation 446 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_140 : Operation 447 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:224->src/sidh.c:276]   --->   Operation 447 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 141 <SV = 87> <Delay = 0.00>
ST_141 : Operation 448 [1/2] (0.00ns)   --->   "%call_ln223 = call void @fp2mul503_mont.133.2, i64 %jinv, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:223->src/sidh.c:276]   --->   Operation 448 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_141 : Operation 449 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:224->src/sidh.c:276]   --->   Operation 449 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 142 <SV = 88> <Delay = 3.25>
ST_142 : Operation 450 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:225->src/sidh.c:276]   --->   Operation 450 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_142 : Operation 451 [2/2] (0.00ns)   --->   "%call_ln230 = call void @fp2inv503_mont, i64 %jinv, i64 %p503p1_1, i64 %p503x2_1" [src/ec_isogeny.c:230->src/sidh.c:276]   --->   Operation 451 'call' 'call_ln230' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 143 <SV = 89> <Delay = 0.00>
ST_143 : Operation 452 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:225->src/sidh.c:276]   --->   Operation 452 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_143 : Operation 453 [1/2] (0.00ns)   --->   "%call_ln230 = call void @fp2inv503_mont, i64 %jinv, i64 %p503p1_1, i64 %p503x2_1" [src/ec_isogeny.c:230->src/sidh.c:276]   --->   Operation 453 'call' 'call_ln230' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 144 <SV = 90> <Delay = 3.25>
ST_144 : Operation 454 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:225->src/sidh.c:276]   --->   Operation 454 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 145 <SV = 91> <Delay = 0.00>
ST_145 : Operation 455 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:225->src/sidh.c:276]   --->   Operation 455 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 146 <SV = 92> <Delay = 0.00>
ST_146 : Operation 456 [2/2] (0.00ns)   --->   "%call_ln226 = call void @fp2sqr503_mont.136, i64 %t0, i64 %t1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:226->src/sidh.c:276]   --->   Operation 456 'call' 'call_ln226' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 147 <SV = 93> <Delay = 0.00>
ST_147 : Operation 457 [1/2] (0.00ns)   --->   "%call_ln226 = call void @fp2sqr503_mont.136, i64 %t0, i64 %t1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:226->src/sidh.c:276]   --->   Operation 457 'call' 'call_ln226' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 148 <SV = 94> <Delay = 0.00>
ST_148 : Operation 458 [2/2] (0.00ns)   --->   "%call_ln227 = call void @fp2mul503_mont.133.2, i64 %t0, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:227->src/sidh.c:276]   --->   Operation 458 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 149 <SV = 95> <Delay = 0.00>
ST_149 : Operation 459 [1/2] (0.00ns)   --->   "%call_ln227 = call void @fp2mul503_mont.133.2, i64 %t0, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:227->src/sidh.c:276]   --->   Operation 459 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 150 <SV = 96> <Delay = 3.25>
ST_150 : Operation 460 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:228->src/sidh.c:276]   --->   Operation 460 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 151 <SV = 97> <Delay = 0.00>
ST_151 : Operation 461 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:228->src/sidh.c:276]   --->   Operation 461 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 152 <SV = 98> <Delay = 3.25>
ST_152 : Operation 462 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:228->src/sidh.c:276]   --->   Operation 462 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 153 <SV = 99> <Delay = 0.00>
ST_153 : Operation 463 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:228->src/sidh.c:276]   --->   Operation 463 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 154 <SV = 100> <Delay = 3.25>
ST_154 : Operation 464 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:229->src/sidh.c:276]   --->   Operation 464 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 155 <SV = 101> <Delay = 0.00>
ST_155 : Operation 465 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149.2, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:229->src/sidh.c:276]   --->   Operation 465 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 156 <SV = 102> <Delay = 3.25>
ST_156 : Operation 466 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:229->src/sidh.c:276]   --->   Operation 466 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 157 <SV = 103> <Delay = 0.00>
ST_157 : Operation 467 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149.2, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:229->src/sidh.c:276]   --->   Operation 467 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 158 <SV = 104> <Delay = 0.00>
ST_158 : Operation 468 [2/2] (0.00ns)   --->   "%call_ln231 = call void @fp2mul503_mont.133.2, i64 %jinv, i64 %t0, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:231->src/sidh.c:276]   --->   Operation 468 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 159 <SV = 105> <Delay = 0.00>
ST_159 : Operation 469 [1/2] (0.00ns)   --->   "%call_ln231 = call void @fp2mul503_mont.133.2, i64 %jinv, i64 %t0, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:231->src/sidh.c:276]   --->   Operation 469 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 160 <SV = 106> <Delay = 0.00>
ST_160 : Operation 470 [2/2] (0.00ns)   --->   "%call_ln340 = call void @from_mont.1, i64 %jinv, i64 %t_i, i64 %one, i64 %p503p1_1, i64 %p503_1" [src/fpx.c:340->src/sidh.c:39->src/sidh.c:277]   --->   Operation 470 'call' 'call_ln340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 161 <SV = 107> <Delay = 0.00>
ST_161 : Operation 471 [1/2] (0.00ns)   --->   "%call_ln340 = call void @from_mont.1, i64 %jinv, i64 %t_i, i64 %one, i64 %p503p1_1, i64 %p503_1" [src/fpx.c:340->src/sidh.c:39->src/sidh.c:277]   --->   Operation 471 'call' 'call_ln340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 162 <SV = 108> <Delay = 0.00>
ST_162 : Operation 472 [2/2] (0.00ns)   --->   "%call_ln341 = call void @from_mont.3, i64 %jinv, i64 %t_i, i64 %one, i64 %p503p1_1, i64 %p503_1" [src/fpx.c:341->src/sidh.c:39->src/sidh.c:277]   --->   Operation 472 'call' 'call_ln341' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 163 <SV = 109> <Delay = 0.00>
ST_163 : Operation 473 [1/2] (0.00ns)   --->   "%call_ln341 = call void @from_mont.3, i64 %jinv, i64 %t_i, i64 %one, i64 %p503p1_1, i64 %p503_1" [src/fpx.c:341->src/sidh.c:39->src/sidh.c:277]   --->   Operation 473 'call' 'call_ln341' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 164 <SV = 110> <Delay = 0.00>
ST_164 : Operation 474 [2/2] (0.00ns)   --->   "%call_ln0 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_40_1, i64 %t_i, i8 %SharedSecretA"   --->   Operation 474 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 165 <SV = 111> <Delay = 0.00>
ST_165 : Operation 475 [1/2] (0.00ns)   --->   "%call_ln0 = call void @EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_40_1, i64 %t_i, i8 %SharedSecretA"   --->   Operation 475 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_165 : Operation 476 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 476 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.552ns
The critical path consists of the following:
	wire read operation ('PublicKeyB_read') on port 'PublicKeyB' [18]  (0.000 ns)
	'call' operation 0 bit ('call_ln233', src/sidh.c:233) to 'fp2_decode.1' [43]  (2.552 ns)

 <State 2>: 4.956ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'EphemeralSecretAgreement_A.1_Pipeline_1' [40]  (4.956 ns)

 <State 3>: 5.104ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln234', src/sidh.c:234) [44]  (2.552 ns)
	'call' operation 0 bit ('call_ln234', src/sidh.c:234) to 'fp2_decode.2' [45]  (2.552 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 5.104ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln235', src/sidh.c:235) [46]  (2.552 ns)
	'call' operation 0 bit ('call_ln235', src/sidh.c:235) to 'fp2_decode.2' [47]  (2.552 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:198->src/sidh.c:238) to 'fpadd503.149.1' [52]  (3.254 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:198->src/sidh.c:238) to 'fpadd503.149.1' [53]  (3.254 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:200->src/sidh.c:238) to 'fpsub503.144.2' [55]  (3.254 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 5.077ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:202->src/sidh.c:238) to 'fpadd503.11' [59]  (5.077 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 5.077ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:202->src/sidh.c:238) to 'fpadd503.11' [60]  (5.077 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:203->src/sidh.c:238) to 'fpadd503.149.2' [61]  (3.254 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:203->src/sidh.c:238) to 'fpadd503.149.2' [62]  (3.254 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:207->src/sidh.c:238) to 'fpsub503.144.2' [66]  (3.254 ns)

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:207->src/sidh.c:238) to 'fpsub503.144.2' [67]  (3.254 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/sidh.c:240) to 'fpadd503.78.79' [69]  (3.254 ns)

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/sidh.c:240) to 'fpadd503.78.79' [70]  (3.254 ns)

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 1.915ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln244', src/sidh.c:244) to 'LADDER3PT.1' [72]  (1.915 ns)

 <State 43>: 3.458ns
The critical path consists of the following:
	'load' operation 7 bit ('row', src/sidh.c:248) on local variable 'row', src/sidh.c:230 [79]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln248', src/sidh.c:248) [80]  (1.870 ns)
	blocking operation 1.588 ns on control path)

 <State 44>: 4.237ns
The critical path consists of the following:
	'phi' operation 8 bit ('index') with incoming values : ('zext_ln248', src/sidh.c:248) ('index', src/sidh.c:257) [91]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln250', src/sidh.c:250) [92]  (1.915 ns)
	'store' operation 0 bit ('store_ln254', src/sidh.c:254) of variable 'index' on array 'pts_index', src/sidh.c:230 [105]  (2.322 ns)

 <State 45>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln250', src/sidh.c:250) to 'EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1' [99]  (4.911 ns)

 <State 46>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('ii_load', src/sidh.c:255) on local variable 'ii', src/sidh.c:230 [96]  (0.000 ns)
	'getelementptr' operation 7 bit ('strat_Alice_1_addr', src/sidh.c:255) [107]  (0.000 ns)
	'load' operation 6 bit ('m', src/sidh.c:255) on array 'strat_Alice_1' [108]  (2.322 ns)

 <State 47>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln250', src/sidh.c:250) to 'EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1232' [100]  (4.911 ns)

 <State 48>: 3.577ns
The critical path consists of the following:
	'add' operation 8 bit ('index', src/sidh.c:257) [136]  (1.915 ns)
	blocking operation 1.6623 ns on control path)

 <State 49>: 0.000ns
The critical path consists of the following:

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 0.000ns
The critical path consists of the following:

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 0.000ns
The critical path consists of the following:

 <State 56>: 0.000ns
The critical path consists of the following:

 <State 57>: 0.000ns
The critical path consists of the following:

 <State 58>: 0.000ns
The critical path consists of the following:

 <State 59>: 0.000ns
The critical path consists of the following:

 <State 60>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:21->src/ec_isogeny.c:37->src/sidh.c:256) to 'fpsub503.144.2' [128]  (3.254 ns)

 <State 61>: 0.000ns
The critical path consists of the following:

 <State 62>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:21->src/ec_isogeny.c:37->src/sidh.c:256) to 'fpsub503.144.2' [129]  (3.254 ns)

 <State 63>: 0.000ns
The critical path consists of the following:

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 0.000ns
The critical path consists of the following:

 <State 68>: 0.000ns
The critical path consists of the following:

 <State 69>: 0.000ns
The critical path consists of the following:

 <State 70>: 0.000ns
The critical path consists of the following:

 <State 71>: 0.000ns
The critical path consists of the following:

 <State 72>: 0.000ns
The critical path consists of the following:

 <State 73>: 0.000ns
The critical path consists of the following:

 <State 74>: 0.000ns
The critical path consists of the following:

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.000ns
The critical path consists of the following:

 <State 79>: 0.000ns
The critical path consists of the following:

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:54->src/sidh.c:259) to 'fpadd503.149.2' [153]  (3.254 ns)

 <State 82>: 0.000ns
The critical path consists of the following:

 <State 83>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:54->src/sidh.c:259) to 'fpadd503.149.2' [154]  (3.254 ns)

 <State 84>: 0.000ns
The critical path consists of the following:

 <State 85>: 0.000ns
The critical path consists of the following:

 <State 86>: 0.000ns
The critical path consists of the following:

 <State 87>: 0.000ns
The critical path consists of the following:

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 0.000ns
The critical path consists of the following:

 <State 90>: 0.000ns
The critical path consists of the following:

 <State 91>: 4.874ns
The critical path consists of the following:
	'load' operation 32 bit ('npts_load_1', src/sidh.c:266) on local variable 'npts', src/sidh.c:230 [141]  (0.000 ns)
	'add' operation 32 bit ('npts', src/sidh.c:266) [157]  (2.552 ns)
	'getelementptr' operation 3 bit ('pts_index_addr_1', src/sidh.c:268) [163]  (0.000 ns)
	'load' operation 8 bit ('index', src/sidh.c:268) on array 'pts_index', src/sidh.c:230 [164]  (2.322 ns)

 <State 92>: 3.910ns
The critical path consists of the following:
	'load' operation 8 bit ('index', src/sidh.c:268) on array 'pts_index', src/sidh.c:230 [164]  (2.322 ns)
	'store' operation 0 bit ('store_ln230', src/sidh.c:230) of variable 'trunc_ln248', src/sidh.c:248 on local variable 'index', src/sidh.c:230 [168]  (1.588 ns)

 <State 93>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln15', src/fpx.c:15->src/fpx.c:90->src/sidh.c:266) to 'EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1235' [159]  (3.254 ns)

 <State 94>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln15', src/fpx.c:15->src/fpx.c:90->src/sidh.c:266) to 'EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1235' [159]  (4.911 ns)

 <State 95>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln15', src/fpx.c:15->src/fpx.c:90->src/sidh.c:266) to 'EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1236' [160]  (3.254 ns)

 <State 96>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln15', src/fpx.c:15->src/fpx.c:90->src/sidh.c:266) to 'EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_14_1236' [160]  (4.911 ns)

 <State 97>: 0.000ns
The critical path consists of the following:

 <State 98>: 0.000ns
The critical path consists of the following:

 <State 99>: 0.000ns
The critical path consists of the following:

 <State 100>: 0.000ns
The critical path consists of the following:

 <State 101>: 0.000ns
The critical path consists of the following:

 <State 102>: 0.000ns
The critical path consists of the following:

 <State 103>: 0.000ns
The critical path consists of the following:

 <State 104>: 0.000ns
The critical path consists of the following:

 <State 105>: 0.000ns
The critical path consists of the following:

 <State 106>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:54->src/sidh.c:272) to 'fpadd503.149.2' [183]  (3.254 ns)

 <State 107>: 0.000ns
The critical path consists of the following:

 <State 108>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:54->src/sidh.c:272) to 'fpadd503.149.2' [184]  (3.254 ns)

 <State 109>: 0.000ns
The critical path consists of the following:

 <State 110>: 0.000ns
The critical path consists of the following:

 <State 111>: 0.000ns
The critical path consists of the following:

 <State 112>: 0.000ns
The critical path consists of the following:

 <State 113>: 0.000ns
The critical path consists of the following:

 <State 114>: 2.322ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/sidh.c:274) to 'fpsub503.84.85' [187]  (2.322 ns)

 <State 115>: 0.000ns
The critical path consists of the following:

 <State 116>: 2.322ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/sidh.c:274) to 'fpsub503.84.85' [188]  (2.322 ns)

 <State 117>: 0.000ns
The critical path consists of the following:

 <State 118>: 0.000ns
The critical path consists of the following:

 <State 119>: 0.000ns
The critical path consists of the following:

 <State 120>: 0.000ns
The critical path consists of the following:

 <State 121>: 0.000ns
The critical path consists of the following:

 <State 122>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:218->src/sidh.c:276) to 'fpadd503.149.3' [192]  (3.254 ns)

 <State 123>: 0.000ns
The critical path consists of the following:

 <State 124>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:218->src/sidh.c:276) to 'fpadd503.149.3' [193]  (3.254 ns)

 <State 125>: 0.000ns
The critical path consists of the following:

 <State 126>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:219->src/sidh.c:276) to 'fpsub503.144.276' [194]  (3.254 ns)

 <State 127>: 0.000ns
The critical path consists of the following:

 <State 128>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:219->src/sidh.c:276) to 'fpsub503.144.276' [195]  (3.254 ns)

 <State 129>: 0.000ns
The critical path consists of the following:

 <State 130>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:220->src/sidh.c:276) to 'fpsub503.144.2' [196]  (3.254 ns)

 <State 131>: 0.000ns
The critical path consists of the following:

 <State 132>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:220->src/sidh.c:276) to 'fpsub503.144.2' [197]  (3.254 ns)

 <State 133>: 0.000ns
The critical path consists of the following:

 <State 134>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:221->src/sidh.c:276) to 'fpsub503.145' [198]  (3.254 ns)

 <State 135>: 0.000ns
The critical path consists of the following:

 <State 136>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:221->src/sidh.c:276) to 'fpsub503.145' [199]  (3.254 ns)

 <State 137>: 0.000ns
The critical path consists of the following:

 <State 138>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:224->src/sidh.c:276) to 'fpadd503.149.2' [202]  (3.254 ns)

 <State 139>: 0.000ns
The critical path consists of the following:

 <State 140>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:224->src/sidh.c:276) to 'fpadd503.149.2' [203]  (3.254 ns)

 <State 141>: 0.000ns
The critical path consists of the following:

 <State 142>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:225->src/sidh.c:276) to 'fpadd503.149.2' [204]  (3.254 ns)

 <State 143>: 0.000ns
The critical path consists of the following:

 <State 144>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:225->src/sidh.c:276) to 'fpadd503.149.2' [205]  (3.254 ns)

 <State 145>: 0.000ns
The critical path consists of the following:

 <State 146>: 0.000ns
The critical path consists of the following:

 <State 147>: 0.000ns
The critical path consists of the following:

 <State 148>: 0.000ns
The critical path consists of the following:

 <State 149>: 0.000ns
The critical path consists of the following:

 <State 150>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:228->src/sidh.c:276) to 'fpadd503.149.2' [208]  (3.254 ns)

 <State 151>: 0.000ns
The critical path consists of the following:

 <State 152>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:228->src/sidh.c:276) to 'fpadd503.149.2' [209]  (3.254 ns)

 <State 153>: 0.000ns
The critical path consists of the following:

 <State 154>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:229->src/sidh.c:276) to 'fpadd503.149.2' [210]  (3.254 ns)

 <State 155>: 0.000ns
The critical path consists of the following:

 <State 156>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:229->src/sidh.c:276) to 'fpadd503.149.2' [211]  (3.254 ns)

 <State 157>: 0.000ns
The critical path consists of the following:

 <State 158>: 0.000ns
The critical path consists of the following:

 <State 159>: 0.000ns
The critical path consists of the following:

 <State 160>: 0.000ns
The critical path consists of the following:

 <State 161>: 0.000ns
The critical path consists of the following:

 <State 162>: 0.000ns
The critical path consists of the following:

 <State 163>: 0.000ns
The critical path consists of the following:

 <State 164>: 0.000ns
The critical path consists of the following:

 <State 165>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
