// Seed: 1777453930
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    output supply0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    input wor id_8,
    output wire id_9,
    output tri0 id_10
);
  assign id_0 = id_8;
  always_comb
    wait ((-1))
      while (id_3)
        if (1) begin : LABEL_0
          disable id_12;
        end
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    output supply0 id_2,
    id_7,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5
);
  tri1 id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_0,
      id_2,
      id_5,
      id_5,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_10 = 0;
  timeprecision 1ps;
  assign id_1 = id_7;
  wire  id_9;
  logic id_10 = id_7;
  initial id_1 <= id_8 - (id_3);
  nand primCall (id_0, id_3, id_4, id_7, id_8, id_5);
  wire id_11;
endmodule
