Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Sun Dec 30 22:56:15 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[1]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[14]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[1]/CK (SDFFR_X1)                         0.00       0.00 r
  y_reg_in/Q_reg[1]/Q (SDFFR_X1)                          0.10       0.10 r
  y_reg_in/Q[1] (reg_N24_1)                               0.00       0.10 r
  recoding_block_1/y_tri[0] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.10 r
  recoding_block_1/U8/ZN (XNOR2_X1)                       0.07       0.17 r
  recoding_block_1/MUX_X/sel (mux2_n_bit25_3)             0.00       0.17 r
  recoding_block_1/MUX_X/U4/Z (BUF_X2)                    0.06       0.23 r
  recoding_block_1/MUX_X/U22/Z (MUX2_X1)                  0.08       0.31 f
  recoding_block_1/MUX_X/o[16] (mux2_n_bit25_3)           0.00       0.31 f
  recoding_block_1/MUX_0/i1[16] (mux2_n_bit25_2)          0.00       0.31 f
  recoding_block_1/MUX_0/U25/Z (MUX2_X1)                  0.07       0.38 f
  recoding_block_1/MUX_0/o[16] (mux2_n_bit25_2)           0.00       0.38 f
  recoding_block_1/x_absY[16] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.38 f
  bitwiseInverterX_1/dataIn[16] (bitwiseInv_n_bit25_1)
                                                          0.00       0.38 f
  bitwiseInverterX_1/U19/ZN (XNOR2_X1)                    0.06       0.43 f
  bitwiseInverterX_1/dataOut[16] (bitwiseInv_n_bit25_1)
                                                          0.00       0.43 f
  lv4_c18_FA_0/i1 (fullAdder_229)                         0.00       0.43 f
  lv4_c18_FA_0/HA_0/i1 (halfAdder_459)                    0.00       0.43 f
  lv4_c18_FA_0/HA_0/U3/Z (XOR2_X1)                        0.07       0.51 f
  lv4_c18_FA_0/HA_0/s (halfAdder_459)                     0.00       0.51 f
  lv4_c18_FA_0/HA_1/i1 (halfAdder_458)                    0.00       0.51 f
  lv4_c18_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       0.55 f
  lv4_c18_FA_0/HA_1/co (halfAdder_458)                    0.00       0.55 f
  lv4_c18_FA_0/U1/ZN (OR2_X1)                             0.06       0.60 f
  lv4_c18_FA_0/co (fullAdder_229)                         0.00       0.60 f
  lv3_c19_FA_0/i0 (fullAdder_186)                         0.00       0.60 f
  lv3_c19_FA_0/HA_0/i0 (halfAdder_373)                    0.00       0.60 f
  lv3_c19_FA_0/HA_0/U3/ZN (XNOR2_X1)                      0.06       0.67 f
  lv3_c19_FA_0/HA_0/s (halfAdder_373)                     0.00       0.67 f
  lv3_c19_FA_0/HA_1/i1 (halfAdder_372)                    0.00       0.67 f
  lv3_c19_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       0.70 f
  lv3_c19_FA_0/HA_1/co (halfAdder_372)                    0.00       0.70 f
  lv3_c19_FA_0/U1/ZN (OR2_X1)                             0.06       0.76 f
  lv3_c19_FA_0/co (fullAdder_186)                         0.00       0.76 f
  lv2_c20_FA_0/i0 (fullAdder_116)                         0.00       0.76 f
  lv2_c20_FA_0/HA_0/i0 (halfAdder_233)                    0.00       0.76 f
  lv2_c20_FA_0/HA_0/U3/ZN (XNOR2_X1)                      0.06       0.82 f
  lv2_c20_FA_0/HA_0/s (halfAdder_233)                     0.00       0.82 f
  lv2_c20_FA_0/HA_1/i1 (halfAdder_232)                    0.00       0.82 f
  lv2_c20_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       0.86 f
  lv2_c20_FA_0/HA_1/co (halfAdder_232)                    0.00       0.86 f
  lv2_c20_FA_0/U1/ZN (OR2_X2)                             0.05       0.92 f
  lv2_c20_FA_0/co (fullAdder_116)                         0.00       0.92 f
  lv1_c21_FA_0/i0 (fullAdder_61)                          0.00       0.92 f
  lv1_c21_FA_0/HA_0/i0 (halfAdder_123)                    0.00       0.92 f
  lv1_c21_FA_0/HA_0/U2/Z (XOR2_X1)                        0.08       1.00 f
  lv1_c21_FA_0/HA_0/s (halfAdder_123)                     0.00       1.00 f
  lv1_c21_FA_0/HA_1/i1 (halfAdder_122)                    0.00       1.00 f
  lv1_c21_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.03 f
  lv1_c21_FA_0/HA_1/co (halfAdder_122)                    0.00       1.03 f
  lv1_c21_FA_0/U1/ZN (OR2_X1)                             0.06       1.09 f
  lv1_c21_FA_0/co (fullAdder_61)                          0.00       1.09 f
  lv0_c22_FA_0/i0 (fullAdder_22)                          0.00       1.09 f
  lv0_c22_FA_0/HA_0/i0 (halfAdder_45)                     0.00       1.09 f
  lv0_c22_FA_0/HA_0/U2/Z (XOR2_X1)                        0.08       1.17 f
  lv0_c22_FA_0/HA_0/s (halfAdder_45)                      0.00       1.17 f
  lv0_c22_FA_0/HA_1/i1 (halfAdder_44)                     0.00       1.17 f
  lv0_c22_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.21 f
  lv0_c22_FA_0/HA_1/co (halfAdder_44)                     0.00       1.21 f
  lv0_c22_FA_0/U1/ZN (OR2_X2)                             0.06       1.27 f
  lv0_c22_FA_0/co (fullAdder_22)                          0.00       1.27 f
  add_4053/A[20] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.27 f
  add_4053/U400/ZN (NOR2_X1)                              0.04       1.31 r
  add_4053/U618/ZN (OAI21_X1)                             0.04       1.35 f
  add_4053/U414/ZN (AOI21_X1)                             0.05       1.40 r
  add_4053/U559/ZN (OAI21_X1)                             0.04       1.44 f
  add_4053/U651/ZN (AOI21_X1)                             0.08       1.52 r
  add_4053/U704/ZN (OAI21_X1)                             0.04       1.56 f
  add_4053/U685/ZN (XNOR2_X1)                             0.06       1.62 f
  add_4053/SUM[33] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.62 f
  p_reg_out/D[14] (reg_N24_0)                             0.00       1.62 f
  p_reg_out/U42/ZN (NAND2_X1)                             0.03       1.65 r
  p_reg_out/U43/ZN (NAND2_X1)                             0.02       1.67 f
  p_reg_out/Q_reg[14]/D (DFFR_X1)                         0.01       1.68 f
  data arrival time                                                  1.68

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[14]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


1
