

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Mon Aug  7 09:54:09 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution14
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1201|     1201| 48.040 us | 48.040 us |  1201|  1201|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop            |     1200|     1200|       600|          -|          -|     2|    no    |
        | + Col_Loop           |      598|      598|       299|          -|          -|     2|    no    |
        |  ++ Filter1_Loop     |      297|      297|        99|          -|          -|     3|    no    |
        |   +++ W_Row_Loop     |       96|       96|        32|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |     +++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 11 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %input_1), !map !7"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %input_0), !map !15"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %conv_out_1), !map !20"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %conv_out_0), !map !27"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 18 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.61ns)   --->   "%icmp_ln8 = icmp eq i2 %r_0, -2" [conv.cpp:8]   --->   Operation 19 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [conv.cpp:8]   --->   Operation 21 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %8, label %Row_Loop_begin" [conv.cpp:8]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv.cpp:9]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv.cpp:9]   --->   Operation 24 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i2 %r_0 to i1" [conv.cpp:26]   --->   Operation 25 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 26 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 27 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 28 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp eq i2 %c_0, -2" [conv.cpp:11]   --->   Operation 29 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [conv.cpp:11]   --->   Operation 31 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv.cpp:11]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [conv.cpp:12]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [conv.cpp:12]   --->   Operation 34 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %c_0 to i4" [conv.cpp:34]   --->   Operation 35 'zext' 'zext_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %c_0, i2 0)" [conv.cpp:34]   --->   Operation 36 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.36ns)   --->   "%sub_ln34 = sub i4 %tmp_8, %zext_ln34" [conv.cpp:34]   --->   Operation 37 'sub' 'sub_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.18ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 38 'br' <Predicate = (!icmp_ln11)> <Delay = 1.18>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [conv.cpp:40]   --->   Operation 39 'specregionend' 'empty_14' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 40 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 41 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 42 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [conv.cpp:14]   --->   Operation 44 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [conv.cpp:14]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv.cpp:15]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [conv.cpp:15]   --->   Operation 47 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %f_0 to i7" [conv.cpp:34]   --->   Operation 48 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i2 %f_0 to i4" [conv.cpp:34]   --->   Operation 49 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.36ns)   --->   "%add_ln34 = add i4 %sub_ln34, %zext_ln34_2" [conv.cpp:34]   --->   Operation 50 'add' 'add_ln34' <Predicate = (!icmp_ln14)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i4 %add_ln34 to i64" [conv.cpp:34]   --->   Operation 51 'sext' 'sext_ln34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [6 x float]* %conv_out_0, i64 0, i64 %sext_ln34" [conv.cpp:34]   --->   Operation 52 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [6 x float]* %conv_out_1, i64 0, i64 %sext_ln34" [conv.cpp:34]   --->   Operation 53 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.18ns)   --->   "br label %4" [conv.cpp:18]   --->   Operation 54 'br' <Predicate = (!icmp_ln14)> <Delay = 1.18>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv.cpp:39]   --->   Operation 55 'specregionend' 'empty_13' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 56 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 17.2>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 57 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv.cpp:26]   --->   Operation 58 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.61ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv.cpp:18]   --->   Operation 59 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 60 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.00ns)   --->   "%wr = add i2 %wr_0, 1" [conv.cpp:18]   --->   Operation 61 'add' 'wr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %7, label %W_Row_Loop_begin" [conv.cpp:18]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv.cpp:19]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv.cpp:19]   --->   Operation 64 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %wr_0 to i5" [conv.cpp:26]   --->   Operation 65 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv.cpp:26]   --->   Operation 66 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_9 to i5" [conv.cpp:26]   --->   Operation 67 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.36ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv.cpp:26]   --->   Operation 68 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv.cpp:26]   --->   Operation 69 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i2 %wr_0 to i1" [conv.cpp:26]   --->   Operation 70 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %r_0, %wr_0" [conv.cpp:26]   --->   Operation 71 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.61ns)   --->   "%xor_ln26 = xor i1 %trunc_ln26, %trunc_ln26_1" [conv.cpp:26]   --->   Operation 72 'xor' 'xor_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln26, i32 1)" [conv.cpp:26]   --->   Operation 73 'bitselect' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.18ns)   --->   "br label %5" [conv.cpp:21]   --->   Operation 74 'br' <Predicate = (!icmp_ln18)> <Delay = 1.18>
ST_5 : Operation 75 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %f_0, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 75 'icmp' 'icmp_ln7' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %f_0, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 76 'icmp' 'icmp_ln7_1' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 77 'select' 'select_ln7_i' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_11 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 78 'or' 'empty_11' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_11, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 79 'select' 'merge_i' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 80 'fadd' 'w_sum' <Predicate = (icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.36>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_2, %W_Col_Loop_end ]" [conv.cpp:26]   --->   Operation 81 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 82 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.61ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv.cpp:21]   --->   Operation 83 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.00ns)   --->   "%wc = add i2 %wc_0, 1" [conv.cpp:21]   --->   Operation 85 'add' 'wc' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv.cpp:21]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [conv.cpp:22]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6) nounwind" [conv.cpp:22]   --->   Operation 88 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i2 %wc_0 to i6" [conv.cpp:26]   --->   Operation 89 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.36ns)   --->   "%add_ln26_2 = add i6 %sext_ln26, %zext_ln26_2" [conv.cpp:26]   --->   Operation 90 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_2, i1 false)" [conv.cpp:26]   --->   Operation 91 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i7 %tmp_13 to i64" [conv.cpp:26]   --->   Operation 92 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %wc_0, %c_0" [conv.cpp:26]   --->   Operation 93 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i1.i2.i1(i1 %xor_ln26, i2 %add_ln26_1, i1 false)" [conv.cpp:26]   --->   Operation 94 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %tmp_s to i5" [conv.cpp:24]   --->   Operation 95 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.18ns)   --->   "br label %6" [conv.cpp:24]   --->   Operation 96 'br' <Predicate = (!icmp_ln21)> <Delay = 1.18>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_6) nounwind" [conv.cpp:29]   --->   Operation 97 'specregionend' 'empty_10' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br label %4" [conv.cpp:18]   --->   Operation 98 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.39>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_3, %_ifconv ]"   --->   Operation 99 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%ch_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %ch, %_ifconv ]"   --->   Operation 100 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.61ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0, -2" [conv.cpp:24]   --->   Operation 101 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 102 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.00ns)   --->   "%ch = add i2 %ch_0, 1" [conv.cpp:24]   --->   Operation 103 'add' 'ch' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %_ifconv" [conv.cpp:24]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i2 %ch_0 to i64" [conv.cpp:26]   --->   Operation 105 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %ch_0 to i5" [conv.cpp:26]   --->   Operation 106 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.38ns)   --->   "%add_ln26_3 = add i64 %zext_ln26_3, %sext_ln26_1" [conv.cpp:26]   --->   Operation 107 'add' 'add_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i64 %add_ln26_3 to i7" [conv.cpp:26]   --->   Operation 108 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i64 %add_ln26_3 to i5" [conv.cpp:26]   --->   Operation 109 'trunc' 'trunc_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln26_3, i2 0)" [conv.cpp:26]   --->   Operation 110 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i7 %p_shl2_cast, %trunc_ln26_2" [conv.cpp:26]   --->   Operation 111 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (2.34ns) (root node of TernaryAdder)   --->   "%add_ln26_4 = add i7 %zext_ln34_1, %sub_ln26_1" [conv.cpp:26]   --->   Operation 112 'add' 'add_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 2.34> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %add_ln26_4 to i64" [conv.cpp:26]   --->   Operation 113 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [54 x float]* @conv_weights, i64 0, i64 %zext_ln26_5" [conv.cpp:26]   --->   Operation 114 'getelementptr' 'conv_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.36ns)   --->   "%add_ln26_5 = add i5 %zext_ln26_4, %zext_ln24" [conv.cpp:26]   --->   Operation 115 'add' 'add_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i5 %add_ln26_5 to i64" [conv.cpp:26]   --->   Operation 116 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [16 x float]* %input_0, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 117 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln24 & !tmp_10)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [16 x float]* %input_1, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 118 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln24 & tmp_10)> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (2.66ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv.cpp:26]   --->   Operation 119 'load' 'conv_weights_load' <Predicate = (!icmp_ln24)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_7 : Operation 120 [2/2] (1.42ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv.cpp:26]   --->   Operation 120 'load' 'input_0_load' <Predicate = (!icmp_ln24 & !tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 121 [2/2] (1.42ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv.cpp:26]   --->   Operation 121 'load' 'input_1_load' <Predicate = (!icmp_ln24 & tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_7) nounwind" [conv.cpp:28]   --->   Operation 122 'specregionend' 'empty_9' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "br label %5" [conv.cpp:21]   --->   Operation 123 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 12.7>
ST_8 : Operation 124 [1/2] (2.66ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv.cpp:26]   --->   Operation 124 'load' 'conv_weights_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_8 : Operation 125 [1/2] (1.42ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv.cpp:26]   --->   Operation 125 'load' 'input_0_load' <Predicate = (!tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 126 [1/2] (1.42ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv.cpp:26]   --->   Operation 126 'load' 'input_1_load' <Predicate = (tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 127 [1/1] (0.61ns)   --->   "%select_ln26 = select i1 %tmp_10, float %input_1_load, float %input_0_load" [conv.cpp:26]   --->   Operation 127 'select' 'select_ln26' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [2/2] (10.1ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %select_ln26" [conv.cpp:26]   --->   Operation 128 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 26.1>
ST_9 : Operation 129 [1/2] (10.1ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %select_ln26" [conv.cpp:26]   --->   Operation 129 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv.cpp:26]   --->   Operation 130 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 15.9>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind" [conv.cpp:25]   --->   Operation 131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv.cpp:26]   --->   Operation 132 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "br label %6" [conv.cpp:24]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 33.7>
ST_11 : Operation 134 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 134 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 135 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 136 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 137 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 138 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 139 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 140 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (15.7ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 141 'fcmp' 'tmp_5' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_5" [conv.cpp:33]   --->   Operation 142 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 143 'select' 'w_sum_4' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %trunc_ln26, label %branch1, label %branch0" [conv.cpp:34]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (1.42ns)   --->   "store float %w_sum_4, float* %conv_out_0_addr, align 4" [conv.cpp:34]   --->   Operation 145 'store' <Predicate = (!trunc_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 146 'br' <Predicate = (!trunc_ln26)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (1.42ns)   --->   "store float %w_sum_4, float* %conv_out_1_addr, align 4" [conv.cpp:34]   --->   Operation 147 'store' <Predicate = (trunc_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 148 'br' <Predicate = (trunc_ln26)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv.cpp:38]   --->   Operation 149 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000]
br_ln8            (br               ) [ 011111111111]
r_0               (phi              ) [ 001011111111]
icmp_ln8          (icmp             ) [ 001111111111]
empty             (speclooptripcount) [ 000000000000]
r                 (add              ) [ 011111111111]
br_ln8            (br               ) [ 000000000000]
specloopname_ln9  (specloopname     ) [ 000000000000]
tmp_2             (specregionbegin  ) [ 000111111111]
trunc_ln26        (trunc            ) [ 000111111111]
br_ln11           (br               ) [ 001111111111]
ret_ln41          (ret              ) [ 000000000000]
c_0               (phi              ) [ 000101111110]
icmp_ln11         (icmp             ) [ 001111111111]
empty_4           (speclooptripcount) [ 000000000000]
c                 (add              ) [ 001111111111]
br_ln11           (br               ) [ 000000000000]
specloopname_ln12 (specloopname     ) [ 000000000000]
tmp_3             (specregionbegin  ) [ 000011111111]
zext_ln34         (zext             ) [ 000000000000]
tmp_8             (bitconcatenate   ) [ 000000000000]
sub_ln34          (sub              ) [ 000011111111]
br_ln14           (br               ) [ 001111111111]
empty_14          (specregionend    ) [ 000000000000]
br_ln8            (br               ) [ 011111111111]
f_0               (phi              ) [ 000011111110]
icmp_ln14         (icmp             ) [ 001111111111]
empty_5           (speclooptripcount) [ 000000000000]
f                 (add              ) [ 001111111111]
br_ln14           (br               ) [ 000000000000]
specloopname_ln15 (specloopname     ) [ 000000000000]
tmp_4             (specregionbegin  ) [ 000001111111]
zext_ln34_1       (zext             ) [ 000001111110]
zext_ln34_2       (zext             ) [ 000000000000]
add_ln34          (add              ) [ 000000000000]
sext_ln34         (sext             ) [ 000000000000]
conv_out_0_addr   (getelementptr    ) [ 000001111111]
conv_out_1_addr   (getelementptr    ) [ 000001111111]
br_ln18           (br               ) [ 001111111111]
empty_13          (specregionend    ) [ 000000000000]
br_ln11           (br               ) [ 001111111111]
wr_0              (phi              ) [ 000001000000]
w_sum_0           (phi              ) [ 000001111111]
icmp_ln18         (icmp             ) [ 001111111111]
empty_6           (speclooptripcount) [ 000000000000]
wr                (add              ) [ 001111111111]
br_ln18           (br               ) [ 000000000000]
specloopname_ln19 (specloopname     ) [ 000000000000]
tmp_6             (specregionbegin  ) [ 000000111110]
zext_ln26         (zext             ) [ 000000000000]
tmp_9             (bitconcatenate   ) [ 000000000000]
zext_ln26_1       (zext             ) [ 000000000000]
sub_ln26          (sub              ) [ 000000000000]
sext_ln26         (sext             ) [ 000000111110]
trunc_ln26_1      (trunc            ) [ 000000000000]
add_ln26          (add              ) [ 000000000000]
xor_ln26          (xor              ) [ 000000111110]
tmp_10            (bitselect        ) [ 000000111110]
br_ln21           (br               ) [ 001111111111]
icmp_ln7          (icmp             ) [ 000000000000]
icmp_ln7_1        (icmp             ) [ 000000000000]
select_ln7_i      (select           ) [ 000000000000]
empty_11          (or               ) [ 000000000000]
merge_i           (select           ) [ 000000000001]
w_sum_1           (phi              ) [ 001111111111]
wc_0              (phi              ) [ 000000100000]
icmp_ln21         (icmp             ) [ 001111111111]
empty_7           (speclooptripcount) [ 000000000000]
wc                (add              ) [ 001111111111]
br_ln21           (br               ) [ 000000000000]
specloopname_ln22 (specloopname     ) [ 000000000000]
tmp_7             (specregionbegin  ) [ 000000011110]
zext_ln26_2       (zext             ) [ 000000000000]
add_ln26_2        (add              ) [ 000000000000]
tmp_13            (bitconcatenate   ) [ 000000000000]
sext_ln26_1       (sext             ) [ 000000011110]
add_ln26_1        (add              ) [ 000000000000]
tmp_s             (bitconcatenate   ) [ 000000000000]
zext_ln24         (zext             ) [ 000000011110]
br_ln24           (br               ) [ 001111111111]
empty_10          (specregionend    ) [ 000000000000]
br_ln18           (br               ) [ 001111111111]
w_sum_2           (phi              ) [ 001111111111]
ch_0              (phi              ) [ 000000010000]
icmp_ln24         (icmp             ) [ 001111111111]
empty_8           (speclooptripcount) [ 000000000000]
ch                (add              ) [ 001111111111]
br_ln24           (br               ) [ 000000000000]
zext_ln26_3       (zext             ) [ 000000000000]
zext_ln26_4       (zext             ) [ 000000000000]
add_ln26_3        (add              ) [ 000000000000]
trunc_ln26_2      (trunc            ) [ 000000000000]
trunc_ln26_3      (trunc            ) [ 000000000000]
p_shl2_cast       (bitconcatenate   ) [ 000000000000]
sub_ln26_1        (sub              ) [ 000000000000]
add_ln26_4        (add              ) [ 000000000000]
zext_ln26_5       (zext             ) [ 000000000000]
conv_weights_addr (getelementptr    ) [ 000000001000]
add_ln26_5        (add              ) [ 000000000000]
zext_ln26_6       (zext             ) [ 000000000000]
input_0_addr      (getelementptr    ) [ 000000001000]
input_1_addr      (getelementptr    ) [ 000000001000]
empty_9           (specregionend    ) [ 000000000000]
br_ln21           (br               ) [ 001111111111]
conv_weights_load (load             ) [ 000000000100]
input_0_load      (load             ) [ 000000000000]
input_1_load      (load             ) [ 000000000000]
select_ln26       (select           ) [ 000000000100]
tmp_1             (fmul             ) [ 000000000010]
specloopname_ln25 (specloopname     ) [ 000000000000]
w_sum_3           (fadd             ) [ 001111111111]
br_ln24           (br               ) [ 001111111111]
w_sum             (fadd             ) [ 000000000000]
bitcast_ln33      (bitcast          ) [ 000000000000]
tmp               (partselect       ) [ 000000000000]
trunc_ln33        (trunc            ) [ 000000000000]
icmp_ln33         (icmp             ) [ 000000000000]
icmp_ln33_1       (icmp             ) [ 000000000000]
or_ln33           (or               ) [ 000000000000]
tmp_5             (fcmp             ) [ 000000000000]
and_ln33          (and              ) [ 000000000000]
w_sum_4           (select           ) [ 000000000000]
br_ln34           (br               ) [ 000000000000]
store_ln34        (store            ) [ 000000000000]
br_ln34           (br               ) [ 000000000000]
store_ln34        (store            ) [ 000000000000]
br_ln34           (br               ) [ 000000000000]
empty_12          (specregionend    ) [ 000000000000]
br_ln14           (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_out_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="conv_out_0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="conv_out_1_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_addr/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv_weights_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_0_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_load/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln34_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="2"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln34_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="2"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/11 "/>
</bind>
</comp>

<comp id="145" class="1005" name="r_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="1"/>
<pin id="147" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="r_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="2" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="c_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="c_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="f_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="1"/>
<pin id="171" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="f_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="2" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="181" class="1005" name="wr_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="1"/>
<pin id="183" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="wr_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="2" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="w_sum_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="w_sum_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="204" class="1005" name="w_sum_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="w_sum_1_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="216" class="1005" name="wc_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="1"/>
<pin id="218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="wc_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="227" class="1005" name="w_sum_2_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="w_sum_2_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/7 "/>
</bind>
</comp>

<comp id="239" class="1005" name="ch_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="ch_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="2" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/5 w_sum_3/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln8_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="2" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="r_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln26_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln11_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="0" index="1" bw="2" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="c_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln34_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_8_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sub_ln34_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln14_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="f_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln34_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln34_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln34_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="1"/>
<pin id="336" dir="0" index="1" bw="2" slack="0"/>
<pin id="337" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln34_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln18_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="wr_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln26_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_9_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln26_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sub_ln26_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln26_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln26_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln26_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="3"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="xor_ln26_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="3"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_10_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln7_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="1"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln7_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="1"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln7_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="empty_11_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_11/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="merge_i_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln21_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="wc_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln26_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln26_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="1"/>
<pin id="459" dir="0" index="1" bw="2" slack="0"/>
<pin id="460" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_13_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="0" index="1" bw="6" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sext_ln26_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln26_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="3"/>
<pin id="477" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_s_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="1"/>
<pin id="483" dir="0" index="2" bw="2" slack="0"/>
<pin id="484" dir="0" index="3" bw="1" slack="0"/>
<pin id="485" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln24_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln24_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="0" index="1" bw="2" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="ch_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln26_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln26_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln26_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="0" index="1" bw="7" slack="1"/>
<pin id="516" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln26_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln26_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_3/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_shl2_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="5" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sub_ln26_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="0" index="1" bw="7" slack="0"/>
<pin id="537" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln26_4_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="3"/>
<pin id="542" dir="0" index="1" bw="7" slack="0"/>
<pin id="543" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln26_5_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln26_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="1"/>
<pin id="553" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln26_6_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln26_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="3"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="0" index="2" bw="32" slack="0"/>
<pin id="565" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="bitcast_ln33_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="6" slack="0"/>
<pin id="577" dir="0" index="3" bw="6" slack="0"/>
<pin id="578" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="trunc_ln33_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/11 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln33_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln33_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="23" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/11 "/>
</bind>
</comp>

<comp id="599" class="1004" name="or_ln33_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/11 "/>
</bind>
</comp>

<comp id="605" class="1004" name="and_ln33_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="w_sum_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="32" slack="0"/>
<pin id="615" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_4/11 "/>
</bind>
</comp>

<comp id="624" class="1005" name="r_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="629" class="1005" name="trunc_ln26_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="3"/>
<pin id="631" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="637" class="1005" name="c_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="642" class="1005" name="sub_ln34_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="1"/>
<pin id="644" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="650" class="1005" name="f_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="0"/>
<pin id="652" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="655" class="1005" name="zext_ln34_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="3"/>
<pin id="657" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln34_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="conv_out_0_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="2"/>
<pin id="662" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="conv_out_0_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="conv_out_1_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="2"/>
<pin id="667" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="conv_out_1_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="wr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="678" class="1005" name="sext_ln26_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="1"/>
<pin id="680" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="683" class="1005" name="xor_ln26_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln26 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_10_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="2"/>
<pin id="690" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="693" class="1005" name="merge_i_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="701" class="1005" name="wc_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="0"/>
<pin id="703" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="706" class="1005" name="sext_ln26_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="1"/>
<pin id="708" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="zext_ln24_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="1"/>
<pin id="713" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="719" class="1005" name="ch_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="0"/>
<pin id="721" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="724" class="1005" name="conv_weights_addr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="1"/>
<pin id="726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="input_0_addr_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="1"/>
<pin id="731" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="734" class="1005" name="input_1_addr_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="1"/>
<pin id="736" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="739" class="1005" name="conv_weights_load_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_load "/>
</bind>
</comp>

<comp id="744" class="1005" name="select_ln26_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_1_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="w_sum_3_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="96" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="103" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="110" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="214"><net_src comp="192" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="237"><net_src comp="204" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="196" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="227" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="256" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="117" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="149" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="149" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="149" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="161" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="161" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="161" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="161" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="296" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="173" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="173" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="173" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="173" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="349"><net_src comp="185" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="185" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="185" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="34" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="185" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="16" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="357" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="185" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="145" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="185" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="383" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="387" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="169" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="16" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="169" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="24" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="412" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="406" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="418" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="58" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="440"><net_src comp="432" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="445"><net_src comp="220" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="38" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="220" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="24" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="220" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="64" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="220" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="157" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="66" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="474" pin="2"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="64" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="492"><net_src comp="480" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="243" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="18" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="243" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="24" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="243" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="243" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="505" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="513" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="16" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="518" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="554"><net_src comp="509" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="566"><net_src comp="129" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="123" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="568"><net_src comp="561" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="572"><net_src comp="250" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="72" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="76" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="586"><net_src comp="569" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="573" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="583" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="80" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="587" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="262" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="250" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="46" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="619"><net_src comp="611" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="620"><net_src comp="611" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="627"><net_src comp="274" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="632"><net_src comp="280" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="640"><net_src comp="290" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="645"><net_src comp="308" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="653"><net_src comp="320" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="658"><net_src comp="326" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="663"><net_src comp="82" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="668"><net_src comp="89" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="676"><net_src comp="351" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="681"><net_src comp="379" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="686"><net_src comp="393" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="691"><net_src comp="398" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="696"><net_src comp="432" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="704"><net_src comp="447" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="709"><net_src comp="470" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="714"><net_src comp="489" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="722"><net_src comp="499" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="727"><net_src comp="96" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="732"><net_src comp="103" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="737"><net_src comp="110" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="742"><net_src comp="117" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="747"><net_src comp="561" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="752"><net_src comp="256" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="757"><net_src comp="250" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="231" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0 | {11 }
	Port: conv_out_1 | {11 }
 - Input state : 
	Port: conv_1 : input_0 | {7 8 }
	Port: conv_1 : input_1 | {7 8 }
	Port: conv_1 : conv_weights | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		trunc_ln26 : 1
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln34 : 1
		tmp_8 : 1
		sub_ln34 : 2
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln34_1 : 1
		zext_ln34_2 : 1
		add_ln34 : 2
		sext_ln34 : 3
		conv_out_0_addr : 4
		conv_out_1_addr : 4
	State 5
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln26 : 1
		tmp_9 : 1
		zext_ln26_1 : 2
		sub_ln26 : 3
		sext_ln26 : 4
		trunc_ln26_1 : 1
		add_ln26 : 1
		xor_ln26 : 2
		tmp_10 : 2
		select_ln7_i : 1
		empty_11 : 1
		merge_i : 1
		w_sum : 2
	State 6
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln26_2 : 1
		add_ln26_2 : 2
		tmp_13 : 3
		sext_ln26_1 : 4
		add_ln26_1 : 1
		tmp_s : 2
		zext_ln24 : 3
	State 7
		icmp_ln24 : 1
		ch : 1
		br_ln24 : 2
		zext_ln26_3 : 1
		zext_ln26_4 : 1
		add_ln26_3 : 2
		trunc_ln26_2 : 3
		trunc_ln26_3 : 3
		p_shl2_cast : 4
		sub_ln26_1 : 5
		add_ln26_4 : 6
		zext_ln26_5 : 7
		conv_weights_addr : 8
		add_ln26_5 : 2
		zext_ln26_6 : 3
		input_0_addr : 4
		input_1_addr : 4
		conv_weights_load : 9
		input_0_load : 5
		input_1_load : 5
	State 8
		select_ln26 : 1
		tmp_1 : 2
	State 9
		w_sum_3 : 1
	State 10
	State 11
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_5 : 1
		and_ln33 : 4
		w_sum_4 : 4
		store_ln34 : 5
		store_ln34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_250     |    2    |   177   |   198   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_256     |    3    |   128   |   138   |
|----------|---------------------|---------|---------|---------|
|          |       r_fu_274      |    0    |    0    |    10   |
|          |       c_fu_290      |    0    |    0    |    10   |
|          |       f_fu_320      |    0    |    0    |    10   |
|          |   add_ln34_fu_334   |    0    |    0    |    13   |
|          |      wr_fu_351      |    0    |    0    |    10   |
|          |   add_ln26_fu_387   |    0    |    0    |    10   |
|    add   |      wc_fu_447      |    0    |    0    |    10   |
|          |  add_ln26_2_fu_457  |    0    |    0    |    15   |
|          |  add_ln26_1_fu_474  |    0    |    0    |    10   |
|          |      ch_fu_499      |    0    |    0    |    10   |
|          |  add_ln26_3_fu_513  |    0    |    0    |    15   |
|          |  add_ln26_4_fu_540  |    0    |    0    |    8    |
|          |  add_ln26_5_fu_550  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          | select_ln7_i_fu_418 |    0    |    0    |    32   |
|  select  |    merge_i_fu_432   |    0    |    0    |    32   |
|          |  select_ln26_fu_561 |    0    |    0    |    32   |
|          |    w_sum_4_fu_611   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_268   |    0    |    0    |    8    |
|          |   icmp_ln11_fu_284  |    0    |    0    |    8    |
|          |   icmp_ln14_fu_314  |    0    |    0    |    8    |
|          |   icmp_ln18_fu_345  |    0    |    0    |    8    |
|   icmp   |   icmp_ln7_fu_406   |    0    |    0    |    8    |
|          |  icmp_ln7_1_fu_412  |    0    |    0    |    8    |
|          |   icmp_ln21_fu_441  |    0    |    0    |    8    |
|          |   icmp_ln24_fu_493  |    0    |    0    |    8    |
|          |   icmp_ln33_fu_587  |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_593 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_5_fu_262    |    0    |    0    |    66   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln34_fu_308   |    0    |    0    |    13   |
|    sub   |   sub_ln26_fu_373   |    0    |    0    |    13   |
|          |  sub_ln26_1_fu_534  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    or    |   empty_11_fu_426   |    0    |    0    |    2    |
|          |    or_ln33_fu_599   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln26_fu_393   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln33_fu_605   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln26_fu_280  |    0    |    0    |    0    |
|          | trunc_ln26_1_fu_383 |    0    |    0    |    0    |
|   trunc  | trunc_ln26_2_fu_518 |    0    |    0    |    0    |
|          | trunc_ln26_3_fu_522 |    0    |    0    |    0    |
|          |  trunc_ln33_fu_583  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln34_fu_296  |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_326 |    0    |    0    |    0    |
|          |  zext_ln34_2_fu_330 |    0    |    0    |    0    |
|          |   zext_ln26_fu_357  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_369 |    0    |    0    |    0    |
|   zext   |  zext_ln26_2_fu_453 |    0    |    0    |    0    |
|          |   zext_ln24_fu_489  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_505 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_509 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_545 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_555 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_8_fu_300    |    0    |    0    |    0    |
|          |     tmp_9_fu_361    |    0    |    0    |    0    |
|bitconcatenate|    tmp_13_fu_462    |    0    |    0    |    0    |
|          |     tmp_s_fu_480    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_526 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln34_fu_339  |    0    |    0    |    0    |
|   sext   |   sext_ln26_fu_379  |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_470 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|    tmp_10_fu_398    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_573     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   305   |   809   |
|----------|---------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|conv_weights|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       c_0_reg_157       |    2   |
|        c_reg_637        |    2   |
|       ch_0_reg_239      |    2   |
|        ch_reg_719       |    2   |
| conv_out_0_addr_reg_660 |    3   |
| conv_out_1_addr_reg_665 |    3   |
|conv_weights_addr_reg_724|    6   |
|conv_weights_load_reg_739|   32   |
|       f_0_reg_169       |    2   |
|        f_reg_650        |    2   |
|   input_0_addr_reg_729  |    4   |
|   input_1_addr_reg_734  |    4   |
|     merge_i_reg_693     |   32   |
|       r_0_reg_145       |    2   |
|        r_reg_624        |    2   |
|   select_ln26_reg_744   |   32   |
|   sext_ln26_1_reg_706   |   64   |
|    sext_ln26_reg_678    |    6   |
|     sub_ln34_reg_642    |    4   |
|      tmp_10_reg_688     |    1   |
|      tmp_1_reg_749      |   32   |
|    trunc_ln26_reg_629   |    1   |
|     w_sum_0_reg_192     |   32   |
|     w_sum_1_reg_204     |   32   |
|     w_sum_2_reg_227     |   32   |
|     w_sum_3_reg_754     |   32   |
|       wc_0_reg_216      |    2   |
|        wc_reg_701       |    2   |
|       wr_0_reg_181      |    2   |
|        wr_reg_673       |    2   |
|     xor_ln26_reg_683    |    1   |
|    zext_ln24_reg_711    |    5   |
|   zext_ln34_1_reg_655   |    7   |
+-------------------------+--------+
|          Total          |   389  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_129 |  p0  |   2  |   4  |    8   ||    9    |
|    r_0_reg_145    |  p0  |   2  |   2  |    4   ||    9    |
|    c_0_reg_157    |  p0  |   2  |   2  |    4   ||    9    |
|    f_0_reg_169    |  p0  |   2  |   2  |    4   ||    9    |
|  w_sum_0_reg_192  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_250    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_250    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_256    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_256    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   424  ||  13.126 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |   809  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   111  |
|  Register |    -   |    -   |    -   |   389  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   13   |   694  |   920  |
+-----------+--------+--------+--------+--------+--------+
