# ALU_Nbits
This Quartus project file embodies a robust N-bit ALU, performing 32 operations on a Cyclone V FPGA, showcasing digital design and FPGA hardware synergy.


This Quartus Project File is meticulously crafted for a state-of-the-art N-bit Arithmetic Logic Unit (ALU) designed for execution on a Cyclone V Field-Programmable Gate Array (FPGA). This ALU excels at performing 32 distinct operations, illustrating the synergy between FPGA hardware and advanced digital design principles. The project file includes the RTL netlist for a 16-bit ALU, showcasing the depth of this innovation in digital system design. It stands as a testament to the endless possibilities for innovation and computation in the realm of digital systems.
