# Verilog
Verilog Implementations

CDC: 
Clock Domain Cross Handshake Module with SystemVerilog Verification
- Currently implementing randomization of parameters

Old Projects

BasicCPU: 
Gate Level CPU Implemented in 2021

Braille Translator:
Implemented in 2021

