verilog xil_defaultlib --include "../../../../UART_proj.srcs/sources_1/bd/Uart_xadc/ipshared/4fba" \
"../../../bd/Uart_xadc/sim/Uart_xadc.v" \
"../../../bd/Uart_xadc/ip/Uart_xadc_lmb_bram_0/sim/Uart_xadc_lmb_bram_0.v" \
"../../../bd/Uart_xadc/ip/Uart_xadc_clk_wiz_1_0/Uart_xadc_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/Uart_xadc/ip/Uart_xadc_clk_wiz_1_0/Uart_xadc_clk_wiz_1_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
