Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot Phase_Detector_testbench_behav work.Phase_Detector_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package work.proj_def
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(diff_term=true,ibuf_low_...]
Compiling architecture behavioral of entity work.Phase_Detector [phase_detector_default]
Compiling architecture behavioral of entity work.phase_detector_testbench
Built simulation snapshot Phase_Detector_testbench_behav
