/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  reg [2:0] _02_;
  reg [11:0] _03_;
  reg [11:0] _04_;
  reg [10:0] _05_;
  wire [10:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [7:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire [7:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_72z;
  wire celloutsig_0_77z;
  wire [3:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_48z = celloutsig_0_0z[3] ? celloutsig_0_43z[6] : celloutsig_0_6z;
  assign celloutsig_1_13z = celloutsig_1_8z[1] ? celloutsig_1_16z : celloutsig_1_9z[0];
  assign celloutsig_0_15z = celloutsig_0_8z[1] ? celloutsig_0_2z : celloutsig_0_7z;
  assign celloutsig_0_4z = ~(celloutsig_0_1z[19] & in_data[32]);
  assign celloutsig_1_1z = ~(in_data[149] & in_data[105]);
  assign celloutsig_0_12z = ~(celloutsig_0_6z | celloutsig_0_2z);
  assign celloutsig_0_56z = ~celloutsig_0_46z;
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_4z) & celloutsig_0_0z[4]);
  assign celloutsig_1_16z = ~((celloutsig_1_2z | in_data[154]) & celloutsig_1_2z);
  assign celloutsig_1_11z = ~((celloutsig_1_16z | celloutsig_1_10z) & celloutsig_1_10z);
  assign celloutsig_0_9z = ~((celloutsig_0_4z | celloutsig_0_1z[2]) & celloutsig_0_2z);
  assign celloutsig_1_19z = ~((celloutsig_1_13z | celloutsig_1_5z) & celloutsig_1_8z[5]);
  assign celloutsig_0_22z = ~((celloutsig_0_15z | celloutsig_0_9z) & (celloutsig_0_16z | celloutsig_0_20z));
  assign celloutsig_0_3z = celloutsig_0_1z[5] | celloutsig_0_0z[8];
  assign celloutsig_0_14z = celloutsig_0_7z | celloutsig_0_5z;
  assign celloutsig_0_41z = celloutsig_0_35z + { celloutsig_0_24z[5:4], celloutsig_0_14z };
  reg [10:0] _22_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _22_ <= 11'h000;
    else _22_ <= { celloutsig_0_18z[7:3], celloutsig_0_10z, celloutsig_0_16z };
  assign { _00_, _01_[9:0] } = _22_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_24z[3:2], celloutsig_0_20z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 12'h000;
    else _03_ <= { celloutsig_0_30z[4:3], celloutsig_0_41z, celloutsig_0_24z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 12'h000;
    else _04_ <= in_data[161:150];
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 11'h000;
    else _05_ <= { celloutsig_0_0z[7:1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_55z = { celloutsig_0_30z[9:4], celloutsig_0_34z } & _05_[7:1];
  assign celloutsig_1_8z = { in_data[121:117], celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z } & { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_23z = { in_data[87:85], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_21z } & { celloutsig_0_4z, _05_ };
  assign celloutsig_0_26z = celloutsig_0_0z[7:5] & { celloutsig_0_13z[1], celloutsig_0_17z, celloutsig_0_19z };
  assign celloutsig_0_43z = { celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_28z } / { 1'h1, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_26z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z } / { 1'h1, in_data[16:13] };
  assign celloutsig_0_1z = { in_data[59:50], celloutsig_0_0z } / { 1'h1, in_data[84:65] };
  assign celloutsig_0_13z = { celloutsig_0_0z[6:2], celloutsig_0_4z } / { 1'h1, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_30z = { celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[13:1], celloutsig_0_29z, celloutsig_0_22z };
  assign celloutsig_0_27z = { celloutsig_0_0z[6:4], celloutsig_0_5z, celloutsig_0_6z } == { celloutsig_0_23z[3], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_5z };
  assign celloutsig_0_66z = _01_[8:1] === { celloutsig_0_64z, celloutsig_0_43z };
  assign celloutsig_0_77z = { _00_, _01_[9:0], celloutsig_0_21z, celloutsig_0_48z, celloutsig_0_6z } === { celloutsig_0_8z[6:5], celloutsig_0_37z, celloutsig_0_12z, celloutsig_0_30z };
  assign celloutsig_1_5z = { in_data[171:170], celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_2z } === { in_data[99:96], celloutsig_1_1z, celloutsig_1_16z };
  assign celloutsig_1_10z = { celloutsig_1_9z[2:1], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z } === in_data[158:150];
  assign celloutsig_0_28z = { celloutsig_0_18z[13:10], celloutsig_0_15z, celloutsig_0_20z } === { celloutsig_0_8z[6:3], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_37z = { _05_[3:2], celloutsig_0_6z } >= { celloutsig_0_18z[2:1], celloutsig_0_17z };
  assign celloutsig_0_16z = celloutsig_0_1z[5:2] >= { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_0z[6:2], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_5z } >= in_data[65:58];
  assign celloutsig_0_34z = { celloutsig_0_30z[5:2], celloutsig_0_33z, celloutsig_0_28z } <= { celloutsig_0_31z[5:1], celloutsig_0_3z };
  assign celloutsig_0_62z = { celloutsig_0_55z[5:4], celloutsig_0_34z, celloutsig_0_24z } <= { celloutsig_0_31z[5:0], celloutsig_0_26z, celloutsig_0_9z };
  assign celloutsig_1_6z = { _04_[10:9], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_2z } <= in_data[114:109];
  assign celloutsig_1_15z = { celloutsig_1_8z[7:4], celloutsig_1_5z, celloutsig_1_16z } <= { _04_[6:2], celloutsig_1_11z };
  assign celloutsig_0_6z = celloutsig_0_1z[19:13] && in_data[8:2];
  assign celloutsig_0_69z = _03_[11:4] % { 1'h1, celloutsig_0_55z[5:2], celloutsig_0_66z, celloutsig_0_29z, celloutsig_0_15z };
  assign celloutsig_0_78z = { celloutsig_0_72z[11:9], celloutsig_0_33z } % { 1'h1, celloutsig_0_23z[9:7] };
  assign celloutsig_0_21z = { in_data[91:86], celloutsig_0_7z } % { 1'h1, _05_[6:2], celloutsig_0_16z };
  assign celloutsig_0_64z = { celloutsig_0_43z[2:0], celloutsig_0_13z } !== { celloutsig_0_42z, celloutsig_0_56z };
  assign celloutsig_0_33z = ^ { celloutsig_0_21z[3:2], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_46z = ^ { celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_37z, celloutsig_0_42z, celloutsig_0_35z, celloutsig_0_30z };
  assign celloutsig_1_0z = ^ in_data[177:173];
  assign celloutsig_1_18z = ^ { celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_17z = ^ { celloutsig_0_13z[4:3], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_29z = ^ { celloutsig_0_21z[5:1], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_0_24z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z } >> celloutsig_0_21z;
  assign celloutsig_0_72z = { celloutsig_0_43z, celloutsig_0_12z, celloutsig_0_69z, celloutsig_0_37z, celloutsig_0_6z } << { celloutsig_0_69z[4:0], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_27z, _02_, celloutsig_0_62z };
  assign celloutsig_1_7z = { celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_0z } << _04_[10:6];
  assign celloutsig_1_9z = celloutsig_1_8z[8:5] << _04_[6:3];
  assign celloutsig_0_18z = { _05_[10:3], celloutsig_0_6z, celloutsig_0_13z } << { celloutsig_0_1z[14:3], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[26:16] >> in_data[91:81];
  assign celloutsig_0_35z = celloutsig_0_21z[4:2] >> celloutsig_0_23z[3:1];
  assign celloutsig_0_31z = { celloutsig_0_7z, celloutsig_0_8z } >>> _05_[7:0];
  assign celloutsig_0_42z = { celloutsig_0_8z[2], celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_10z } - _05_[10:3];
  assign celloutsig_0_8z = { in_data[17:12], celloutsig_0_3z } ^ celloutsig_0_1z[6:0];
  assign celloutsig_0_7z = ~((celloutsig_0_6z & celloutsig_0_4z) | celloutsig_0_1z[19]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_0_20z = ~((celloutsig_0_7z & celloutsig_0_18z[13]) | celloutsig_0_0z[0]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[4] & in_data[34]) | in_data[35]);
  assign _01_[10] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
