{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476322278000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476322278009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 18:31:17 2016 " "Processing started: Wed Oct 12 18:31:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476322278009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476322278009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476322278009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1476322278513 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"endmodule\" RegisterFile.sv(6) " "Verilog HDL syntax error at RegisterFile.sv(6) near text \";\";  expecting \"endmodule\"" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1476322278580 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RegisterFile RegisterFile.sv(2) " "Ignored design unit \"RegisterFile\" at RegisterFile.sv(2) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278580 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DFF1 RegisterFile.sv(25) " "Ignored design unit \"DFF1\" at RegisterFile.sv(25) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 25 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278580 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DFF4 RegisterFile.sv(36) " "Ignored design unit \"DFF4\" at RegisterFile.sv(36) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 36 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278580 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DFF16 RegisterFile.sv(47) " "Ignored design unit \"DFF16\" at RegisterFile.sv(47) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 47 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278580 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DFF64 RegisterFile.sv(58) " "Ignored design unit \"DFF64\" at RegisterFile.sv(58) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 58 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278581 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder_2to4 RegisterFile.sv(69) " "Ignored design unit \"decoder_2to4\" at RegisterFile.sv(69) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 69 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278581 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder_3to8 RegisterFile.sv(86) " "Ignored design unit \"decoder_3to8\" at RegisterFile.sv(86) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278581 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder_5to32 RegisterFile.sv(108) " "Ignored design unit \"decoder_5to32\" at RegisterFile.sv(108) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 108 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278581 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux_4to1 RegisterFile.sv(121) " "Ignored design unit \"mux_4to1\" at RegisterFile.sv(121) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 121 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278581 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux_16to1 RegisterFile.sv(149) " "Ignored design unit \"mux_16to1\" at RegisterFile.sv(149) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 149 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278581 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux_32to1 RegisterFile.sv(165) " "Ignored design unit \"mux_32to1\" at RegisterFile.sv(165) due to previous errors" {  } { { "RegisterFile.sv" "" { Text "D:/EE 469/Lab 1/RegisterFile.sv" 165 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1476322278582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 0 0 " "Found 0 design units, including 0 entities, in source file registerfile.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476322278582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE 469/Lab 1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/EE 469/Lab 1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476322278608 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476322278718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 12 18:31:18 2016 " "Processing ended: Wed Oct 12 18:31:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476322278718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476322278718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476322278718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476322278718 ""}
