Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 22:03:35 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          1.65
  Critical Path Slack:           0.12
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INTERNAL'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          1.38
  Critical Path Slack:           0.48
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:        -26.83
  No. of Hold Violations:      176.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.91
  Critical Path Slack:           0.98
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                318
  Buf/Inv Cell Count:              60
  Buf Cell Count:                   0
  Inv Cell Count:                  60
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       214
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180405.105535
  Noncombinational Area:
                        120833.592340
  Buf/Inv Area:             77.768064
  Total Buffer Area:             0.00
  Total Inverter Area:          77.77
  Macro/Black Box Area: 209907.328125
  Net Area:               1084.729266
  -----------------------------------
  Cell Area:            511146.026000
  Design Area:          512230.755266


  Design Rules
  -----------------------------------
  Total Number of Nets:           430
  Nets With Violations:            89
  Max Trans Violations:            25
  Max Cap Violations:              64
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  0.22
  Mapping Optimization:                0.81
  -----------------------------------------
  Overall Compile Time:                6.61
  Overall Compile Wall Clock Time:     7.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.16  TNS: 26.83  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
