---
title: Directory-based cache coherence protocol for Shakti C-Class processor
summary: Implemented `Tilelink` protocol for cache coherence in Bluespec HDL.
tags:
- Demo
date: "2016-04-27T00:00:00Z"

# Optional external URL for project (replaces project detail page).
# external_link: http://example.org

image:
  caption: Photo by Toa Heftiba on Unsplash
  focal_point: Smart
---
