$date
  Mon Nov 20 22:26:04 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clock $end
$var reg 1 " data_read $end
$var reg 1 # data_write $end
$var reg 16 $ data_addr[15:0] $end
$var reg 8 % data_in[7:0] $end
$var reg 32 & data_out[31:0] $end
$scope module mem $end
$var reg 1 ' clock $end
$var reg 1 ( data_read $end
$var reg 1 ) data_write $end
$var reg 16 * data_addr[15:0] $end
$var reg 8 + data_in[7:0] $end
$var reg 32 , data_out[31:0] $end
$comment mem is not handled $end
$upscope $end
$enddefinitions $end
#0
1!
U"
U#
bUUUUUUUUUUUUUUUU $
b00000000 %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
1'
U(
U)
bUUUUUUUUUUUUUUUU *
b00000000 +
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ,
#5000000
0!
0"
1#
b0000000000000000 $
0'
0(
1)
b0000000000000000 *
#10000000
1!
1'
#15000000
0!
b0000000000000001 $
0'
b0000000000000001 *
#20000000
1!
1'
#25000000
0!
b0000000000000010 $
0'
b0000000000000010 *
#30000000
1!
1'
#35000000
0!
b0000000000000011 $
0'
b0000000000000011 *
#40000000
1!
1'
#45000000
0!
b0000000000000100 $
0'
b0000000000000100 *
#50000000
1!
1'
#55000000
0!
1"
0#
b0000000000000000 $
b00000000000000000000000000000000 &
0'
1(
0)
b0000000000000000 *
b00000000000000000000000000000000 ,
#60000000
1!
1'
#65000000
0!
0"
1#
b11111111 %
0'
0(
1)
b11111111 +
#70000000
1!
1'
#75000000
0!
1"
0#
b11111111000000000000000000000000 &
0'
1(
0)
b11111111000000000000000000000000 ,
#80000000
#100000000
