#ifndef __MDSSREG_1_0_0_H__
#define __MDSSREG_1_0_0_H__
/*
===========================================================================
*/
/**
  @file mdssreg_1.0.0.h
  @brief Auto-generated HWIO interface include file.
  This file contains HWIO register definitions for the following modules:
    MMSS_MDSS_HW
    MMSS_MDP
    MMSS_MDP_CTL_0
    MMSS_MDP_CTL_1
    MMSS_MDP_CTL_2
    MMSS_MDP_CTL_3
    MMSS_MDP_CTL_4
    MMSS_MDP_VP_0_VIG_0
    MMSS_MDP_VP_0_VIG_0_SSPP
    MMSS_MDP_VP_0_VIG_1
    MMSS_MDP_VP_0_VIG_1_SSPP
    MMSS_MDP_VP_0_VIG_2
    MMSS_MDP_VP_0_VIG_2_SSPP
    MMSS_MDP_VP_0_RGB_0
    MMSS_MDP_VP_0_RGB_0_SSPP
    MMSS_MDP_VP_0_RGB_1
    MMSS_MDP_VP_0_RGB_1_SSPP
    MMSS_MDP_VP_0_RGB_2
    MMSS_MDP_VP_0_RGB_2_SSPP
    MMSS_MDP_VP_0_DMA_0_SSPP
    MMSS_MDP_VP_0_DMA_1_SSPP
    MMSS_MDP_VP_0_LAYER_0
    MMSS_MDP_VP_0_LAYER_1
    MMSS_MDP_VP_0_LAYER_2
    MMSS_MDP_VP_0_LAYER_3
    MMSS_MDP_VP_0_LAYER_4
    MMSS_MDP_VP_0_DSPP_0
    MMSS_MDP_VP_0_DSPP_1
    MMSS_MDP_VP_0_DSPP_2
    MMSS_MDP_WB_0
    MMSS_MDP_WB_1
    MMSS_MDP_WB_2
    MMSS_MDP_WB_3
    MMSS_MDP_WB_4
    MMSS_MDP_INTF_0
    MMSS_MDP_INTF_1
    MMSS_MDP_INTF_2
    MMSS_MDP_INTF_3
    MMSS_MDP_PP_0
    MMSS_MDP_PP_1
    MMSS_MDP_PP_2
    MMSS_HDMI
    MMSS_DSI_0
    MMSS_DSI_0_PHY_PLL
    MMSS_DSI_0_PHY_REG
    MMSS_DSI_1
    MMSS_DSI_1_PHY_PLL
    MMSS_DSI_1_PHY_REG
    MMSS_EDP
    MMSS_EDP_PHY
    MMSS_EDP_PHY_PLL
    MMSS_VBIF_VBIF_MDP
    MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK
    MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK
    MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK
    MMSS_VBIF_MM_MMU_GLOBAL0
    MMSS_VBIF_MM_MMU_GLOBAL1
    MMSS_VBIF_MM_MMU_IMPL_DEF
    MMSS_VBIF_MM_MMU_PERF_MON
    MMSS_VBIF_MM_MMU_SSD
  'Include' filters applied: 
  'Exclude' filters applied: RESERVED DUMMY 
*/
/*
  ===========================================================================
  Copyright (c) 2013 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary
  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.
  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.
  ===========================================================================
  ===========================================================================
*/
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDSS_HW
 *--------------------------------------------------------------------------*/
#define MMSS_MDSS_HW_REG_BASE_OFFS                       0x00100000
#define HWIO_MMSS_MDSS_HW_HW_VERSION_OFFS                (MMSS_MDSS_HW_REG_BASE_OFFS + 0x00000000)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_REG_BASE_OFFS                                                               0x00100100
#define HWIO_MMSS_MDP_HW_VERSION_OFFS                                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_0_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_1_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_2_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_3_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_4_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_5_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_6_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_7_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_RD_CLIENT_8_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_0_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_1_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_TRAFFIC_SHAPER_WR_CLIENT_2_OFFS                                        (MMSS_MDP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_0_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_1_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_2_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_3_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_4_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_5_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_6_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_7_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_8_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_9_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_SMP_ALLOC_W_10_OFFS                                                    (MMSS_MDP_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_0_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_1_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_2_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_3_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_4_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_5_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_6_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_7_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_8_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_9_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_MDP_SMP_ALLOC_R_10_OFFS                                                    (MMSS_MDP_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_0_OFFS                                              (MMSS_MDP_REG_BASE_OFFS + 0x000001e0)
#define HWIO_MMSS_MDP_QOS_REMAPPER_CLASS_1_OFFS                                              (MMSS_MDP_REG_BASE_OFFS + 0x000001e4)
#define HWIO_MMSS_MDP_SW_RESET_CTRL_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x000001e8)
#define HWIO_MMSS_MDP_UPPER_NEWROI_PRIOR_TO_START_OFFS                                       (MMSS_MDP_REG_BASE_OFFS + 0x000001ec)
#define HWIO_MMSS_MDP_VIG_IGC_COLOR0_RAM_LUTN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VIG_IGC_COLOR1_RAM_LUTN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VIG_IGC_COLOR2_RAM_LUTN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_MDP_RGB_IGC_COLOR0_RAM_LUTN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_RGB_IGC_COLOR1_RAM_LUTN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_RGB_IGC_COLOR2_RAM_LUTN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_DMA_IGC_COLOR0_RAM_LUTN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_DMA_IGC_COLOR1_RAM_LUTN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_DMA_IGC_COLOR2_RAM_LUTN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_MDP_VIG_IGC_COLOR0_ROM0_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VIG_IGC_COLOR1_ROM0_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VIG_IGC_COLOR2_ROM0_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_RGB_IGC_COLOR0_ROM0_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_RGB_IGC_COLOR1_ROM0_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_RGB_IGC_COLOR2_ROM0_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_MDP_DMA_IGC_COLOR0_ROM0_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_DMA_IGC_COLOR1_ROM0_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_MDP_DMA_IGC_COLOR2_ROM0_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_MDP_VIG_IGC_COLOR0_ROM1_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VIG_IGC_COLOR1_ROM1_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_VIG_IGC_COLOR2_ROM1_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_RGB_IGC_COLOR0_ROM1_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_RGB_IGC_COLOR1_ROM1_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_RGB_IGC_COLOR2_ROM1_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_DMA_IGC_COLOR0_ROM1_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_DMA_IGC_COLOR1_ROM1_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_DMA_IGC_COLOR2_ROM1_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_C_ROMN_OFFS                                            (MMSS_MDP_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VIG_PA_V_ADJUST_SV_ROMN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_UP_DEBUGBUS_CTRL_OFFS                                                  (MMSS_MDP_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_UP_DEBUGBUS_STATUS_OFFS                                                (MMSS_MDP_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_UP_MISR_SEL_OFFS                                                       (MMSS_MDP_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_UP_MISR_CTRL_OFFS                                                      (MMSS_MDP_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_MDP_UP_MISR_SIGN_MDP_OFFS                                                  (MMSS_MDP_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_MDP_CLK_CTRL0_OFFS                                                         (MMSS_MDP_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_MDP_CLK_STATUS0_OFFS                                                       (MMSS_MDP_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_CLK_CTRL1_OFFS                                                         (MMSS_MDP_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_CLK_STATUS1_OFFS                                                       (MMSS_MDP_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_CLK_CTRL2_OFFS                                                         (MMSS_MDP_REG_BASE_OFFS + 0x000002bc)
#define HWIO_MMSS_MDP_CLK_STATUS2_OFFS                                                       (MMSS_MDP_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_EN_OFFS                                                  (MMSS_MDP_REG_BASE_OFFS + 0x000002f4)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_UPPER_PIPE_CTRL_OFFS                                     (MMSS_MDP_REG_BASE_OFFS + 0x000002f8)
#define HWIO_MMSS_MDP_DEBUGBUS_VBIF_ATB_OFFS                                                 (MMSS_MDP_REG_BASE_OFFS + 0x000002fc)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_RAM_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_RAM_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_RAM_LUTN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000308)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM0_LUTN_OFFS                                         (MMSS_MDP_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM0_LUTN_OFFS                                         (MMSS_MDP_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM0_LUTN_OFFS                                         (MMSS_MDP_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR0_ROM1_LUTN_OFFS                                         (MMSS_MDP_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR1_ROM1_LUTN_OFFS                                         (MMSS_MDP_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_DSPP_IGC_COLOR2_ROM1_LUTN_OFFS                                         (MMSS_MDP_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_MDP_VSYNC_SEL_OFFS                                                     (MMSS_MDP_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_C_ROMN_OFFS                                           (MMSS_MDP_REG_BASE_OFFS + 0x00000340)
#define HWIO_MMSS_MDP_DSPP_PA_V_ADJUST_SV_ROMN_OFFS                                          (MMSS_MDP_REG_BASE_OFFS + 0x00000344)
#define HWIO_MMSS_MDP_LP_DEBUGBUS_CTRL_OFFS                                                  (MMSS_MDP_REG_BASE_OFFS + 0x00000348)
#define HWIO_MMSS_MDP_LP_DEBUGBUS_STATUS_OFFS                                                (MMSS_MDP_REG_BASE_OFFS + 0x0000034c)
#define HWIO_MMSS_MDP_LP_MISR_SEL_OFFS                                                       (MMSS_MDP_REG_BASE_OFFS + 0x00000350)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_OFFS                                                      (MMSS_MDP_REG_BASE_OFFS + 0x00000354)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_HDMI_OFFS                                                 (MMSS_MDP_REG_BASE_OFFS + 0x00000358)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_EDP_OFFS                                                  (MMSS_MDP_REG_BASE_OFFS + 0x0000035c)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_DSI0_OFFS                                                 (MMSS_MDP_REG_BASE_OFFS + 0x00000360)
#define HWIO_MMSS_MDP_LP_MISR_CTRL_DSI1_OFFS                                                 (MMSS_MDP_REG_BASE_OFFS + 0x00000364)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_MDP_OFFS                                                  (MMSS_MDP_REG_BASE_OFFS + 0x00000368)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_EDP_OFFS                                                  (MMSS_MDP_REG_BASE_OFFS + 0x0000036c)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_HDMI_OFFS                                                 (MMSS_MDP_REG_BASE_OFFS + 0x00000370)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_DSI0_OFFS                                                 (MMSS_MDP_REG_BASE_OFFS + 0x00000374)
#define HWIO_MMSS_MDP_LP_MISR_SIGN_DSI1_OFFS                                                 (MMSS_MDP_REG_BASE_OFFS + 0x00000378)
#define HWIO_MMSS_MDP_CLK_CTRL3_OFFS                                                         (MMSS_MDP_REG_BASE_OFFS + 0x000003a8)
#define HWIO_MMSS_MDP_CLK_STATUS3_OFFS                                                       (MMSS_MDP_REG_BASE_OFFS + 0x000003ac)
#define HWIO_MMSS_MDP_CLK_CTRL4_OFFS                                                         (MMSS_MDP_REG_BASE_OFFS + 0x000003b0)
#define HWIO_MMSS_MDP_CLK_STATUS4_OFFS                                                       (MMSS_MDP_REG_BASE_OFFS + 0x000003b4)
#define HWIO_MMSS_MDP_CLK_CTRL5_OFFS                                                         (MMSS_MDP_REG_BASE_OFFS + 0x000003b8)
#define HWIO_MMSS_MDP_CLK_STATUS5_OFFS                                                       (MMSS_MDP_REG_BASE_OFFS + 0x000003bc)
#define HWIO_MMSS_MDP_SPLIT_DISPLAY_LOWER_PIPE_CTRL_OFFS                                     (MMSS_MDP_REG_BASE_OFFS + 0x000003f0)
#define HWIO_MMSS_MDP_LOWER_NEWROI_PRIOR_TO_START_OFFS                                       (MMSS_MDP_REG_BASE_OFFS + 0x000003f8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_CTL_0
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_CTL_0_REG_BASE_OFFS                          0x00100600
#define HWIO_MMSS_MDP_CTL_0_LAYER_0_OFFS                      (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CTL_0_LAYER_1_OFFS                      (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CTL_0_LAYER_2_OFFS                      (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CTL_0_LAYER_3_OFFS                      (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_0_LAYER_4_OFFS                      (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CTL_0_TOP_OFFS                          (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CTL_0_FLUSH_OFFS                        (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CTL_0_CTL_START_OFFS                    (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_0_PACK_3D_OFFS                      (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CTL_0_SW_RESET_OFFS                     (MMSS_MDP_CTL_0_REG_BASE_OFFS + 0x00000030)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_CTL_1
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_CTL_1_REG_BASE_OFFS                          0x00100700
#define HWIO_MMSS_MDP_CTL_1_LAYER_0_OFFS                      (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CTL_1_LAYER_1_OFFS                      (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CTL_1_LAYER_2_OFFS                      (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CTL_1_LAYER_3_OFFS                      (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_1_LAYER_4_OFFS                      (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CTL_1_TOP_OFFS                          (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CTL_1_FLUSH_OFFS                        (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CTL_1_CTL_START_OFFS                    (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_1_PACK_3D_OFFS                      (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CTL_1_SW_RESET_OFFS                     (MMSS_MDP_CTL_1_REG_BASE_OFFS + 0x00000030)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_CTL_2
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_CTL_2_REG_BASE_OFFS                          0x00100800
#define HWIO_MMSS_MDP_CTL_2_LAYER_0_OFFS                      (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CTL_2_LAYER_1_OFFS                      (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CTL_2_LAYER_2_OFFS                      (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CTL_2_LAYER_3_OFFS                      (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_2_LAYER_4_OFFS                      (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CTL_2_TOP_OFFS                          (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CTL_2_FLUSH_OFFS                        (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CTL_2_CTL_START_OFFS                    (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_2_PACK_3D_OFFS                      (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CTL_2_SW_RESET_OFFS                     (MMSS_MDP_CTL_2_REG_BASE_OFFS + 0x00000030)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_CTL_3
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_CTL_3_REG_BASE_OFFS                          0x00100900
#define HWIO_MMSS_MDP_CTL_3_LAYER_0_OFFS                      (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CTL_3_LAYER_1_OFFS                      (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CTL_3_LAYER_2_OFFS                      (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CTL_3_LAYER_3_OFFS                      (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_3_LAYER_4_OFFS                      (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CTL_3_TOP_OFFS                          (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CTL_3_FLUSH_OFFS                        (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CTL_3_CTL_START_OFFS                    (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_3_PACK_3D_OFFS                      (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CTL_3_SW_RESET_OFFS                     (MMSS_MDP_CTL_3_REG_BASE_OFFS + 0x00000030)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_CTL_4
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_CTL_4_REG_BASE_OFFS                          0x00100a00
#define HWIO_MMSS_MDP_CTL_4_LAYER_0_OFFS                      (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_CTL_4_LAYER_1_OFFS                      (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_CTL_4_LAYER_2_OFFS                      (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_CTL_4_LAYER_3_OFFS                      (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_CTL_4_LAYER_4_OFFS                      (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_CTL_4_TOP_OFFS                          (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_CTL_4_FLUSH_OFFS                        (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_CTL_4_CTL_START_OFFS                    (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_CTL_4_PACK_3D_OFFS                      (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_CTL_4_SW_RESET_OFFS                     (MMSS_MDP_CTL_4_REG_BASE_OFFS + 0x00000030)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS                                               0x00101200
#define HWIO_MMSS_MDP_VP_0_VIG_0_OP_MODE_OFFS                                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_CONFIG_OFFS                                     (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_VIG_0_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_MATRIX_COEFF_0_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_MATRIX_COEFF_1_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_MATRIX_COEFF_2_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_MATRIX_COEFF_3_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_MATRIX_COEFF_4_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_0_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_1_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_2_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_0_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_1_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_2_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_0_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_1_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_2_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_0_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_1_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002bc)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_0_COMP_2_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_COLLECT_CTL_OFFS                                  (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002c4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_RESET_SEQ_START_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002c8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_FRAME_CNT_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002cc)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_SEL_OFFS                                          (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002d0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_V_DATAN_OFFS                                      (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002e0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_LUTN_OFFS                                         (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x000002f0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_HIST_LUT_SWAP_OFFS                                     (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SPA_HUE_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SPA_SAT_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SPA_VAL_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SPA_CONT_ADJUST_OFFS                                   (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_0_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_1_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_2_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_3_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_MATRIX_COEFF_4_OFFS                              (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000338)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000033c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000340)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000344)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000348)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000034c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000350)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000354)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_0_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000358)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_1_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x0000035c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_CSC_1_COMP_2_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_0_REG_BASE_OFFS + 0x00000360)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_0_SSPP
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS                                             0x00101200
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_STILE_FRAME_SIZE_OFFS                                (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_LINE_SKIP_STEP_COMP0_3_OFFS                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_LINE_SKIP_STEP_COMP1_2_OFFS                          (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_PIXEL_SKIP_STEP_COMP0_3_OFFS                         (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_PIXEL_SKIP_STEP_COMP1_2_OFFS                         (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_VIG_0_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_VIG_0_SSPP_REG_BASE_OFFS + 0x000000e8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_1
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS                                               0x00101600
#define HWIO_MMSS_MDP_VP_0_VIG_1_OP_MODE_OFFS                                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_CONFIG_OFFS                                     (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_VIG_1_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_MATRIX_COEFF_0_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_MATRIX_COEFF_1_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_MATRIX_COEFF_2_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_MATRIX_COEFF_3_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_MATRIX_COEFF_4_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_0_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_1_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_2_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_0_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_1_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_2_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_0_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_1_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_2_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_0_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_1_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002bc)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_0_COMP_2_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_COLLECT_CTL_OFFS                                  (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002c4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_RESET_SEQ_START_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002c8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_FRAME_CNT_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002cc)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_SEL_OFFS                                          (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002d0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_V_DATAN_OFFS                                      (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002e0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_LUTN_OFFS                                         (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x000002f0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_HIST_LUT_SWAP_OFFS                                     (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SPA_HUE_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SPA_SAT_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SPA_VAL_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SPA_CONT_ADJUST_OFFS                                   (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_0_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_1_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_2_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_3_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_MATRIX_COEFF_4_OFFS                              (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_0_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_1_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000338)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_2_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000033c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_0_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000340)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_1_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000344)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_2_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000348)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_0_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000034c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_1_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000350)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_2_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000354)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_0_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000358)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_1_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x0000035c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_CSC_1_COMP_2_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_1_REG_BASE_OFFS + 0x00000360)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_1_SSPP
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS                                             0x00101600
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_STILE_FRAME_SIZE_OFFS                                (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_LINE_SKIP_STEP_COMP0_3_OFFS                          (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_LINE_SKIP_STEP_COMP1_2_OFFS                          (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_PIXEL_SKIP_STEP_COMP0_3_OFFS                         (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_PIXEL_SKIP_STEP_COMP1_2_OFFS                         (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_VIG_1_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_VIG_1_SSPP_REG_BASE_OFFS + 0x000000e8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_2
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS                                               0x00101a00
#define HWIO_MMSS_MDP_VP_0_VIG_2_OP_MODE_OFFS                                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_CONFIG_OFFS                                     (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP0_3_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP0_3_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP1_2_PHASE_STEP_X_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_COMP1_2_PHASE_STEP_Y_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_SHARP_SMOOTH_STRENGTH_OFFS                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_SHARP_THRESHOLD_EDGE_OFFS                       (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_SHARP_THRESHOLD_SMOOTH_OFFS                     (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_SHARP_THRESHOLD_NOISE_OFFS                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_NORMAL_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_SMOOTH_FILTER_COEFF_N_OFFS                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_VP_0_VIG_2_QSEED2_EDGE_FILTER_COEFF_START_OFFS                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_MATRIX_COEFF_0_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_MATRIX_COEFF_1_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_MATRIX_COEFF_2_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_MATRIX_COEFF_3_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_MATRIX_COEFF_4_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_0_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_1_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_2_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_0_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002a0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_1_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_2_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_0_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_1_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_2_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_0_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_1_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002bc)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_0_COMP_2_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_COLLECT_CTL_OFFS                                  (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002c4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_RESET_SEQ_START_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002c8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_FRAME_CNT_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002cc)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_SEL_OFFS                                          (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002d0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_V_DATAN_OFFS                                      (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002e0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_LUTN_OFFS                                         (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x000002f0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_HIST_LUT_SWAP_OFFS                                     (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SPA_HUE_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SPA_SAT_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SPA_VAL_ADJUST_OFFS                                    (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SPA_CONT_ADJUST_OFFS                                   (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_0_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_1_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_2_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_3_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_MATRIX_COEFF_4_OFFS                              (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_0_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_1_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000338)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_2_PRE_CLAMP_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000033c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_0_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000340)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_1_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000344)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_2_POST_CLAMP_OFFS                           (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000348)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_0_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000034c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_1_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000350)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_2_PRE_BIAS_OFFS                             (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000354)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_0_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000358)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_1_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x0000035c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_CSC_1_COMP_2_POST_BIAS_OFFS                            (MMSS_MDP_VP_0_VIG_2_REG_BASE_OFFS + 0x00000360)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_VIG_2_SSPP
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS                                             0x00101a00
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_STILE_FRAME_SIZE_OFFS                                (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_LINE_SKIP_STEP_COMP0_3_OFFS                          (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_LINE_SKIP_STEP_COMP1_2_OFFS                          (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_PIXEL_SKIP_STEP_COMP0_3_OFFS                         (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_PIXEL_SKIP_STEP_COMP1_2_OFFS                         (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_VIG_2_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_VIG_2_SSPP_REG_BASE_OFFS + 0x000000e8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_RGB_0
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS                                          0x00101e00
#define HWIO_MMSS_MDP_VP_0_RGB_0_SCALE_CONFIG_OFFS                                 (MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SCALE_PHASE_STEP_X_OFFS                           (MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SCALE_PHASE_STEP_Y_OFFS                           (MMSS_MDP_VP_0_RGB_0_REG_BASE_OFFS + 0x00000214)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_RGB_0_SSPP
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS                                             0x00101e00
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_STILE_FRAME_SIZE_OFFS                                (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_LINE_SKIP_STEP_COMP0_3_OFFS                          (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_LINE_SKIP_STEP_COMP1_2_OFFS                          (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_PIXEL_SKIP_STEP_COMP0_3_OFFS                         (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_PIXEL_SKIP_STEP_COMP1_2_OFFS                         (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_RGB_0_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_RGB_0_SSPP_REG_BASE_OFFS + 0x000000e8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_RGB_1
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS                                          0x00102200
#define HWIO_MMSS_MDP_VP_0_RGB_1_SCALE_CONFIG_OFFS                                 (MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SCALE_PHASE_STEP_X_OFFS                           (MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SCALE_PHASE_STEP_Y_OFFS                           (MMSS_MDP_VP_0_RGB_1_REG_BASE_OFFS + 0x00000214)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_RGB_1_SSPP
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS                                             0x00102200
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_STILE_FRAME_SIZE_OFFS                                (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_LINE_SKIP_STEP_COMP0_3_OFFS                          (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_LINE_SKIP_STEP_COMP1_2_OFFS                          (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_PIXEL_SKIP_STEP_COMP0_3_OFFS                         (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_PIXEL_SKIP_STEP_COMP1_2_OFFS                         (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_RGB_1_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_RGB_1_SSPP_REG_BASE_OFFS + 0x000000e8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_RGB_2
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS                                          0x00102600
#define HWIO_MMSS_MDP_VP_0_RGB_2_SCALE_CONFIG_OFFS                                 (MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SCALE_PHASE_STEP_X_OFFS                           (MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SCALE_PHASE_STEP_Y_OFFS                           (MMSS_MDP_VP_0_RGB_2_REG_BASE_OFFS + 0x00000214)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_RGB_2_SSPP
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS                                             0x00102600
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_STILE_FRAME_SIZE_OFFS                                (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_LINE_SKIP_STEP_COMP0_3_OFFS                          (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_LINE_SKIP_STEP_COMP1_2_OFFS                          (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_PIXEL_SKIP_STEP_COMP0_3_OFFS                         (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_PIXEL_SKIP_STEP_COMP1_2_OFFS                         (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_RGB_2_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_RGB_2_SSPP_REG_BASE_OFFS + 0x000000e8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DMA_0_SSPP
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS                                             0x00102a00
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_STILE_FRAME_SIZE_OFFS                                (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_LINE_SKIP_STEP_COMP0_3_OFFS                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_LINE_SKIP_STEP_COMP1_2_OFFS                          (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_PIXEL_SKIP_STEP_COMP0_3_OFFS                         (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_PIXEL_SKIP_STEP_COMP1_2_OFFS                         (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_DMA_0_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_DMA_0_SSPP_REG_BASE_OFFS + 0x000000e8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DMA_1_SSPP
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS                                             0x00102e00
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_SIZE_OFFS                                        (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_IMG_SIZE_OFFS                                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_XY_OFFS                                          (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_YSTRIDE0_OFFS                                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_YSTRIDE1_OFFS                                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_STILE_FRAME_SIZE_OFFS                                (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_FORMAT_OFFS                                      (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_UNPACK_PATTERN_OFFS                              (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_OP_MODE_OFFS                                     (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SRC_CONSTANT_COLOR_OFFS                              (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_VC1_RANGE_OFFS                                       (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_LINE_SKIP_STEP_COMP0_3_OFFS                          (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_LINE_SKIP_STEP_COMP1_2_OFFS                          (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_PIXEL_SKIP_STEP_COMP0_3_OFFS                         (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_PIXEL_SKIP_STEP_COMP1_2_OFFS                         (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_FETCH_SMP_WR_PLANE1_OFFS                             (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_FETCH_SMP_WR_PLANE2_OFFS                             (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SMP_UNPACK_RD_PLANE1_OFFS                            (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_DMA_1_SSPP_SMP_UNPACK_RD_PLANE2_OFFS                            (MMSS_MDP_VP_0_DMA_1_SSPP_REG_BASE_OFFS + 0x000000e8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_LAYER_0
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS                                                    0x00103200
#define HWIO_MMSS_MDP_VP_0_LAYER_0_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_ARLUT_RED_STARTX_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_ARLUT_RED_SLOPE_N_OFFS                                   (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_ARLUT_RED_OFFSET_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_ARLUT_GREEN_STARTX_N_OFFS                                (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_ARLUT_GREEN_SLOPE_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_ARLUT_GREEN_OFFSET_N_OFFS                                (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_ARLUT_BLUE_STARTX_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_ARLUT_BLUE_SLOPE_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_GC_ARLUT_BLUE_OFFSET_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_0_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_0_REG_BASE_OFFS + 0x00000228)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_LAYER_1
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS                                                    0x00103600
#define HWIO_MMSS_MDP_VP_0_LAYER_1_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_ARLUT_RED_STARTX_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_ARLUT_RED_SLOPE_N_OFFS                                   (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_ARLUT_RED_OFFSET_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_ARLUT_GREEN_STARTX_N_OFFS                                (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_ARLUT_GREEN_SLOPE_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_ARLUT_GREEN_OFFSET_N_OFFS                                (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_ARLUT_BLUE_STARTX_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_ARLUT_BLUE_SLOPE_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_GC_ARLUT_BLUE_OFFSET_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_1_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_1_REG_BASE_OFFS + 0x00000228)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_LAYER_2
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS                                                    0x00103a00
#define HWIO_MMSS_MDP_VP_0_LAYER_2_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_ARLUT_RED_STARTX_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_ARLUT_RED_SLOPE_N_OFFS                                   (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_ARLUT_RED_OFFSET_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_ARLUT_GREEN_STARTX_N_OFFS                                (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_ARLUT_GREEN_SLOPE_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_ARLUT_GREEN_OFFSET_N_OFFS                                (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_ARLUT_BLUE_STARTX_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_ARLUT_BLUE_SLOPE_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_GC_ARLUT_BLUE_OFFSET_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_2_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_2_REG_BASE_OFFS + 0x00000228)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_LAYER_3
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS                                                    0x00103e00
#define HWIO_MMSS_MDP_VP_0_LAYER_3_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_ARLUT_RED_STARTX_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_ARLUT_RED_SLOPE_N_OFFS                                   (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_ARLUT_RED_OFFSET_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_ARLUT_GREEN_STARTX_N_OFFS                                (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_ARLUT_GREEN_SLOPE_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_ARLUT_GREEN_OFFSET_N_OFFS                                (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_ARLUT_BLUE_STARTX_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_ARLUT_BLUE_SLOPE_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_GC_ARLUT_BLUE_OFFSET_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_3_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_3_REG_BASE_OFFS + 0x00000228)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_LAYER_4
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS                                                    0x00104200
#define HWIO_MMSS_MDP_VP_0_LAYER_4_OP_MODE_OFFS                                                (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BORDER_COLOR_0_OFFS                                         (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BORDER_COLOR_1_OFFS                                         (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND0_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND1_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND2_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_OP_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_FG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_BG_ALPHA_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_FG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_LOW0_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_LOW1_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_HIGH0_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_BLEND3_BG_TRANSP_HIGH1_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_STRIDE_OFFS                                          (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_IMG_SIZE_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_SIZE_OFFS                                            (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_XY_OFFS                                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_FORMAT_OFFS                                          (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_START_XY_OFFS                                        (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_PARAM_OFFS                                     (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_LOW0_OFFS                               (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_LOW1_OFFS                               (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_HIGH0_OFFS                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_BLEND_TRANSP_HIGH1_OFFS                              (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_ARLUT_RED_STARTX_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_ARLUT_RED_SLOPE_N_OFFS                                   (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_ARLUT_RED_OFFSET_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_ARLUT_GREEN_STARTX_N_OFFS                                (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_ARLUT_GREEN_SLOPE_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_ARLUT_GREEN_OFFSET_N_OFFS                                (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_ARLUT_BLUE_STARTX_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_ARLUT_BLUE_SLOPE_N_OFFS                                  (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_GC_ARLUT_BLUE_OFFSET_N_OFFS                                 (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_FETCH_CONFIG_OFFS                                    (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_FETCH_SMP_WR_PLANE0_OFFS                             (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_SMP_UNPACK_RD_PLANE0_OFFS                            (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_REQPRIORITY_FIFO_WATERMARK_0_OFFS                    (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_REQPRIORITY_FIFO_WATERMARK_1_OFFS                    (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_MDP_VP_0_LAYER_4_CURSOR_REQPRIORITY_FIFO_WATERMARK_2_OFFS                    (MMSS_MDP_VP_0_LAYER_4_REG_BASE_OFFS + 0x00000228)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_0
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS                                      0x00104600
#define HWIO_MMSS_MDP_VP_0_DSPP_0_OP_MODE_OFFS                                  (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_CONSTANT_COEFF_OFFS(c)             (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000030 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_CONSTANT_COEFF_MAXc                         2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_R_COEFF_OFFS(c)                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000040 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_R_COEFF_MAXc                                2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_G_COEFF_OFFS(c)                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000050 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_G_COEFF_MAXc                                2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_B_COEFF_OFFS(c)                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000060 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_B_COEFF_MAXc                                2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_RR_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000070 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_RR_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_RG_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000080 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_RG_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_RB_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000090 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_RB_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_GG_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000000a0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_GG_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_BG_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000000b0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_BG_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_BB_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000000c0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_BB_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_RGB_COEFF_0_OFFS(c)                (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000000d0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_RGB_COEFF_0_MAXc                            2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_RGB_COEFF_1_OFFS(c)                (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000000e0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PCC_PLANEc_RGB_COEFF_1_MAXc                            2
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_BITDEPTH_OFFS                          (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_MATRIX_ROW0_OFFS                       (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_MATRIX_ROW1_OFFS                       (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_MATRIX_ROW2_OFFS                       (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_DITHER_MATRIX_ROW3_OFFS                       (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_COLLECT_CTL_OFFS                         (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_RESET_SEQ_START_OFFS                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_FRAME_CNT_OFFS                           (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_SEL_OFFS                                 (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_V_DATAN_OFFS                             (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_LUTN_OFFS                                (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_HIST_LUT_SWAP_OFFS                            (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_HUE_ADJUST_OFFS                            (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_SAT_ADJUST_OFFS                            (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_VAL_ADJUST_OFFS                            (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_PA_CONT_ADJUST_OFFS                           (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GC_ARLUT_RED_STARTX_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GC_ARLUT_RED_SLOPE_N_OFFS                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GC_ARLUT_RED_OFFSET_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GC_ARLUT_GREEN_STARTX_N_OFFS                  (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GC_ARLUT_GREEN_SLOPE_N_OFFS                   (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002c4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GC_ARLUT_GREEN_OFFSET_N_OFFS                  (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002c8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GC_ARLUT_BLUE_STARTX_N_OFFS                   (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002d0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GC_ARLUT_BLUE_SLOPE_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002d4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GC_ARLUT_BLUE_OFFSET_N_OFFS                   (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002d8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_RED_TABLE_0_N_OFFS                      (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002dc)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_RED_TABLE_1_N_OFFS                      (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002e0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_RED_TABLE_2_N_OFFS                      (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002e4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_RED_TABLE_3_N_OFFS                      (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002e8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_RED_TABLE_4_N_OFFS                      (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002ec)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_RED_TABLE_5_N_OFFS                      (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002f0)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_RED_TABLE_6_N_OFFS                      (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002f4)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_RED_TABLE_7_N_OFFS                      (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002f8)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_GREEN_TABLE_0_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x000002fc)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_GREEN_TABLE_1_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_GREEN_TABLE_2_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_GREEN_TABLE_3_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000308)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_GREEN_TABLE_4_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000030c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_GREEN_TABLE_5_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_GREEN_TABLE_6_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_GREEN_TABLE_7_N_OFFS                    (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_BLUE_TABLE_0_N_OFFS                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_BLUE_TABLE_1_N_OFFS                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_BLUE_TABLE_2_N_OFFS                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_BLUE_TABLE_3_N_OFFS                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_BLUE_TABLE_4_N_OFFS                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_BLUE_TABLE_5_N_OFFS                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_BLUE_TABLE_6_N_OFFS                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_MDP_VP_0_DSPP_0_GAMUT_BLUE_TABLE_7_N_OFFS                     (MMSS_MDP_VP_0_DSPP_0_REG_BASE_OFFS + 0x00000338)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_1
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS                                      0x00104a00
#define HWIO_MMSS_MDP_VP_0_DSPP_1_OP_MODE_OFFS                                  (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_CONSTANT_COEFF_OFFS(c)             (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000030 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_CONSTANT_COEFF_MAXc                         2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_R_COEFF_OFFS(c)                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000040 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_R_COEFF_MAXc                                2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_G_COEFF_OFFS(c)                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000050 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_G_COEFF_MAXc                                2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_B_COEFF_OFFS(c)                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000060 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_B_COEFF_MAXc                                2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_RR_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000070 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_RR_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_RG_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000080 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_RG_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_RB_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000090 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_RB_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_GG_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000000a0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_GG_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_BG_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000000b0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_BG_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_BB_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000000c0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_BB_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_RGB_COEFF_0_OFFS(c)                (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000000d0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_RGB_COEFF_0_MAXc                            2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_RGB_COEFF_1_OFFS(c)                (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000000e0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PCC_PLANEc_RGB_COEFF_1_MAXc                            2
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DITHER_BITDEPTH_OFFS                          (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DITHER_MATRIX_ROW0_OFFS                       (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DITHER_MATRIX_ROW1_OFFS                       (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DITHER_MATRIX_ROW2_OFFS                       (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_DITHER_MATRIX_ROW3_OFFS                       (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_COLLECT_CTL_OFFS                         (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_RESET_SEQ_START_OFFS                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_FRAME_CNT_OFFS                           (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_SEL_OFFS                                 (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_V_DATAN_OFFS                             (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_LUTN_OFFS                                (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_HIST_LUT_SWAP_OFFS                            (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_HUE_ADJUST_OFFS                            (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_SAT_ADJUST_OFFS                            (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_VAL_ADJUST_OFFS                            (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_PA_CONT_ADJUST_OFFS                           (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GC_ARLUT_RED_STARTX_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GC_ARLUT_RED_SLOPE_N_OFFS                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GC_ARLUT_RED_OFFSET_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GC_ARLUT_GREEN_STARTX_N_OFFS                  (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GC_ARLUT_GREEN_SLOPE_N_OFFS                   (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002c4)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GC_ARLUT_GREEN_OFFSET_N_OFFS                  (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002c8)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GC_ARLUT_BLUE_STARTX_N_OFFS                   (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002d0)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GC_ARLUT_BLUE_SLOPE_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002d4)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GC_ARLUT_BLUE_OFFSET_N_OFFS                   (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002d8)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_RED_TABLE_0_N_OFFS                      (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002dc)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_RED_TABLE_1_N_OFFS                      (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002e0)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_RED_TABLE_2_N_OFFS                      (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002e4)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_RED_TABLE_3_N_OFFS                      (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002e8)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_RED_TABLE_4_N_OFFS                      (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002ec)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_RED_TABLE_5_N_OFFS                      (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002f0)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_RED_TABLE_6_N_OFFS                      (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002f4)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_RED_TABLE_7_N_OFFS                      (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002f8)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_GREEN_TABLE_0_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x000002fc)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_GREEN_TABLE_1_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_GREEN_TABLE_2_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_GREEN_TABLE_3_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000308)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_GREEN_TABLE_4_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000030c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_GREEN_TABLE_5_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_GREEN_TABLE_6_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_GREEN_TABLE_7_N_OFFS                    (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_BLUE_TABLE_0_N_OFFS                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_BLUE_TABLE_1_N_OFFS                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_BLUE_TABLE_2_N_OFFS                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_BLUE_TABLE_3_N_OFFS                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_BLUE_TABLE_4_N_OFFS                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_BLUE_TABLE_5_N_OFFS                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_BLUE_TABLE_6_N_OFFS                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_MDP_VP_0_DSPP_1_GAMUT_BLUE_TABLE_7_N_OFFS                     (MMSS_MDP_VP_0_DSPP_1_REG_BASE_OFFS + 0x00000338)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_VP_0_DSPP_2
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS                                      0x00104e00
#define HWIO_MMSS_MDP_VP_0_DSPP_2_OP_MODE_OFFS                                  (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_CONSTANT_COEFF_OFFS(c)             (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000030 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_CONSTANT_COEFF_MAXc                         2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_R_COEFF_OFFS(c)                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000040 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_R_COEFF_MAXc                                2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_G_COEFF_OFFS(c)                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000050 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_G_COEFF_MAXc                                2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_B_COEFF_OFFS(c)                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000060 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_B_COEFF_MAXc                                2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_RR_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000070 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_RR_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_RG_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000080 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_RG_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_RB_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000090 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_RB_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_GG_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000000a0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_GG_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_BG_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000000b0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_BG_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_BB_COEFF_OFFS(c)                   (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000000c0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_BB_COEFF_MAXc                               2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_RGB_COEFF_0_OFFS(c)                (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000000d0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_RGB_COEFF_0_MAXc                            2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_RGB_COEFF_1_OFFS(c)                (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000000e0 + 0x4 * (c))
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PCC_PLANEc_RGB_COEFF_1_MAXc                            2
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DITHER_BITDEPTH_OFFS                          (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DITHER_MATRIX_ROW0_OFFS                       (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DITHER_MATRIX_ROW1_OFFS                       (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DITHER_MATRIX_ROW2_OFFS                       (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_DITHER_MATRIX_ROW3_OFFS                       (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_COLLECT_CTL_OFFS                         (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_RESET_SEQ_START_OFFS                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_FRAME_CNT_OFFS                           (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_SEL_OFFS                                 (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_V_DATAN_OFFS                             (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_LUTN_OFFS                                (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_HIST_LUT_SWAP_OFFS                            (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_HUE_ADJUST_OFFS                            (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_SAT_ADJUST_OFFS                            (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_VAL_ADJUST_OFFS                            (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_PA_CONT_ADJUST_OFFS                           (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GC_ARLUT_RED_STARTX_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GC_ARLUT_RED_SLOPE_N_OFFS                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GC_ARLUT_RED_OFFSET_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GC_ARLUT_GREEN_STARTX_N_OFFS                  (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GC_ARLUT_GREEN_SLOPE_N_OFFS                   (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002c4)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GC_ARLUT_GREEN_OFFSET_N_OFFS                  (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002c8)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GC_ARLUT_BLUE_STARTX_N_OFFS                   (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002d0)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GC_ARLUT_BLUE_SLOPE_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002d4)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GC_ARLUT_BLUE_OFFSET_N_OFFS                   (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002d8)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_RED_TABLE_0_N_OFFS                      (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002dc)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_RED_TABLE_1_N_OFFS                      (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002e0)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_RED_TABLE_2_N_OFFS                      (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002e4)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_RED_TABLE_3_N_OFFS                      (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002e8)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_RED_TABLE_4_N_OFFS                      (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002ec)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_RED_TABLE_5_N_OFFS                      (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002f0)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_RED_TABLE_6_N_OFFS                      (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002f4)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_RED_TABLE_7_N_OFFS                      (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002f8)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_GREEN_TABLE_0_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x000002fc)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_GREEN_TABLE_1_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_GREEN_TABLE_2_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_GREEN_TABLE_3_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000308)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_GREEN_TABLE_4_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000030c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_GREEN_TABLE_5_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_GREEN_TABLE_6_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_GREEN_TABLE_7_N_OFFS                    (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_BLUE_TABLE_0_N_OFFS                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_BLUE_TABLE_1_N_OFFS                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_BLUE_TABLE_2_N_OFFS                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_BLUE_TABLE_3_N_OFFS                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_BLUE_TABLE_4_N_OFFS                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_BLUE_TABLE_5_N_OFFS                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_BLUE_TABLE_6_N_OFFS                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_MDP_VP_0_DSPP_2_GAMUT_BLUE_TABLE_7_N_OFFS                     (MMSS_MDP_VP_0_DSPP_2_REG_BASE_OFFS + 0x00000338)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_WB_0
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_WB_0_REG_BASE_OFFS                                                 0x00111100
#define HWIO_MMSS_MDP_WB_0_DST_FORMAT_OFFS                                          (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_WB_0_DST_OP_MODE_OFFS                                         (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_WB_0_DST_PACK_PATTERN_OFFS                                    (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_WB_0_DST_YSTRIDE0_OFFS                                        (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_WB_0_DST_YSTRIDE1_OFFS                                        (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_WB_0_DST_DITHER_BITDEPTH_OFFS                                 (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_WB_0_DITHER_MATRIX_ROW0_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_WB_0_DITHER_MATRIX_ROW1_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_WB_0_DITHER_MATRIX_ROW2_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_WB_0_DITHER_MATRIX_ROW3_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_WB_0_DST_WRITE_CONFIG_OFFS                                    (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_WB_0_ROTATION_DNSCALER_OFFS                                   (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_WB_0_DST_ALPHA_X_VALUE_OFFS                                   (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_WB_0_CSC_MATRIX_COEFF_0_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_WB_0_CSC_MATRIX_COEFF_1_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_WB_0_CSC_MATRIX_COEFF_2_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_WB_0_CSC_MATRIX_COEFF_3_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_WB_0_CSC_MATRIX_COEFF_4_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP0_PRECLAMP_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP1_PRECLAMP_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP2_PRECLAMP_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP0_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP1_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP2_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP0_PREBIAS_OFFS                                   (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP1_PREBIAS_OFFS                                   (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP2_PREBIAS_OFFS                                   (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP0_POSTBIAS_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP1_POSTBIAS_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_WB_0_CSC_COMP2_POSTBIAS_OFFS                                  (MMSS_MDP_WB_0_REG_BASE_OFFS + 0x000002a0)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_WB_1
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_WB_1_REG_BASE_OFFS                                                 0x00113100
#define HWIO_MMSS_MDP_WB_1_DST_FORMAT_OFFS                                          (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_WB_1_DST_OP_MODE_OFFS                                         (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_WB_1_DST_PACK_PATTERN_OFFS                                    (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_WB_1_DST_YSTRIDE0_OFFS                                        (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_WB_1_DST_YSTRIDE1_OFFS                                        (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_WB_1_DST_DITHER_BITDEPTH_OFFS                                 (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_WB_1_DITHER_MATRIX_ROW0_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_WB_1_DITHER_MATRIX_ROW1_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_WB_1_DITHER_MATRIX_ROW2_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_WB_1_DITHER_MATRIX_ROW3_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_WB_1_DST_WRITE_CONFIG_OFFS                                    (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_WB_1_ROTATION_DNSCALER_OFFS                                   (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_WB_1_DST_ALPHA_X_VALUE_OFFS                                   (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_WB_1_CSC_MATRIX_COEFF_0_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_WB_1_CSC_MATRIX_COEFF_1_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_WB_1_CSC_MATRIX_COEFF_2_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_WB_1_CSC_MATRIX_COEFF_3_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_WB_1_CSC_MATRIX_COEFF_4_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP0_PRECLAMP_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP1_PRECLAMP_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP2_PRECLAMP_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP0_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP1_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP2_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP0_PREBIAS_OFFS                                   (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP1_PREBIAS_OFFS                                   (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP2_PREBIAS_OFFS                                   (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP0_POSTBIAS_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP1_POSTBIAS_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_WB_1_CSC_COMP2_POSTBIAS_OFFS                                  (MMSS_MDP_WB_1_REG_BASE_OFFS + 0x000002a0)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_WB_2
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_WB_2_REG_BASE_OFFS                                                 0x00115100
#define HWIO_MMSS_MDP_WB_2_DST_FORMAT_OFFS                                          (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_WB_2_DST_OP_MODE_OFFS                                         (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_WB_2_DST_PACK_PATTERN_OFFS                                    (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE0_OFFS                                        (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_WB_2_DST_YSTRIDE1_OFFS                                        (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_WB_2_DST_DITHER_BITDEPTH_OFFS                                 (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW0_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW1_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW2_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_WB_2_DITHER_MATRIX_ROW3_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_WB_2_DST_WRITE_CONFIG_OFFS                                    (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_WB_2_ROTATION_DNSCALER_OFFS                                   (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_WB_2_DST_ALPHA_X_VALUE_OFFS                                   (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_0_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_1_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_2_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_3_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_WB_2_CSC_MATRIX_COEFF_4_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PRECLAMP_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PRECLAMP_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PRECLAMP_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_PREBIAS_OFFS                                   (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_PREBIAS_OFFS                                   (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_PREBIAS_OFFS                                   (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP0_POSTBIAS_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP1_POSTBIAS_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_WB_2_CSC_COMP2_POSTBIAS_OFFS                                  (MMSS_MDP_WB_2_REG_BASE_OFFS + 0x000002a0)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_WB_3
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_WB_3_REG_BASE_OFFS                                                 0x00117100
#define HWIO_MMSS_MDP_WB_3_DST_FORMAT_OFFS                                          (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_WB_3_DST_OP_MODE_OFFS                                         (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_WB_3_DST_PACK_PATTERN_OFFS                                    (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_WB_3_DST_YSTRIDE0_OFFS                                        (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_WB_3_DST_YSTRIDE1_OFFS                                        (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_WB_3_DST_DITHER_BITDEPTH_OFFS                                 (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_WB_3_DITHER_MATRIX_ROW0_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_WB_3_DITHER_MATRIX_ROW1_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_WB_3_DITHER_MATRIX_ROW2_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_WB_3_DITHER_MATRIX_ROW3_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_WB_3_DST_WRITE_CONFIG_OFFS                                    (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_WB_3_ROTATION_DNSCALER_OFFS                                   (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_WB_3_DST_ALPHA_X_VALUE_OFFS                                   (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_WB_3_CSC_MATRIX_COEFF_0_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_WB_3_CSC_MATRIX_COEFF_1_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_WB_3_CSC_MATRIX_COEFF_2_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_WB_3_CSC_MATRIX_COEFF_3_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_WB_3_CSC_MATRIX_COEFF_4_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP0_PRECLAMP_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP1_PRECLAMP_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP2_PRECLAMP_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP0_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP1_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP2_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP0_PREBIAS_OFFS                                   (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP1_PREBIAS_OFFS                                   (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP2_PREBIAS_OFFS                                   (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP0_POSTBIAS_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP1_POSTBIAS_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_WB_3_CSC_COMP2_POSTBIAS_OFFS                                  (MMSS_MDP_WB_3_REG_BASE_OFFS + 0x000002a0)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_WB_4
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_WB_4_REG_BASE_OFFS                                                 0x00119100
#define HWIO_MMSS_MDP_WB_4_DST_FORMAT_OFFS                                          (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_WB_4_DST_OP_MODE_OFFS                                         (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_WB_4_DST_PACK_PATTERN_OFFS                                    (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_WB_4_DST_YSTRIDE0_OFFS                                        (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_WB_4_DST_YSTRIDE1_OFFS                                        (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_WB_4_DST_DITHER_BITDEPTH_OFFS                                 (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_WB_4_DITHER_MATRIX_ROW0_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_WB_4_DITHER_MATRIX_ROW1_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_WB_4_DITHER_MATRIX_ROW2_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_WB_4_DITHER_MATRIX_ROW3_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_WB_4_DST_WRITE_CONFIG_OFFS                                    (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_WB_4_ROTATION_DNSCALER_OFFS                                   (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_WB_4_DST_ALPHA_X_VALUE_OFFS                                   (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_MDP_WB_4_CSC_MATRIX_COEFF_0_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_MDP_WB_4_CSC_MATRIX_COEFF_1_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_MDP_WB_4_CSC_MATRIX_COEFF_2_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_MDP_WB_4_CSC_MATRIX_COEFF_3_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_MDP_WB_4_CSC_MATRIX_COEFF_4_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP0_PRECLAMP_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP1_PRECLAMP_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000278)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP2_PRECLAMP_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP0_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000280)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP1_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP2_POSTCLAMP_OFFS                                 (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP0_PREBIAS_OFFS                                   (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP1_PREBIAS_OFFS                                   (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP2_PREBIAS_OFFS                                   (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP0_POSTBIAS_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP1_POSTBIAS_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x0000029c)
#define HWIO_MMSS_MDP_WB_4_CSC_COMP2_POSTBIAS_OFFS                                  (MMSS_MDP_WB_4_REG_BASE_OFFS + 0x000002a0)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_INTF_0
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_INTF_0_REG_BASE_OFFS                                                      0x00121100
#define HWIO_MMSS_MDP_INTF_0_TIMING_ENGINE_EN_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_INTF_0_INTF_CONFIG_OFFS                                              (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_CTL_OFFS                                                (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F0_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PERIOD_F1_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_INTF_0_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F0_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_START_F1_OFFS                                       (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F0_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_V_END_F1_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F0_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_START_F1_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F0_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_V_END_F1_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_INTF_0_DISPLAY_HCTL_OFFS                                             (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_INTF_0_ACTIVE_HCTL_OFFS                                              (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_INTF_0_BORDER_COLOR_OFFS                                             (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_INTF_0_UNDERFLOW_COLOR_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_INTF_0_HSYNC_SKEW_OFFS                                               (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_INTF_0_POLARITY_CTL_OFFS                                             (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_INTF_0_TEST_CTL_OFFS                                                 (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR0_OFFS                                                (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_INTF_0_TP_COLOR1_OFFS                                                (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_INTF_0_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_INTF_0_PANEL_FORMAT_OFFS                                             (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_INTF_0_FRAME_LINE_COUNT_EN_OFFS                                      (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_INTF_0_FRAME_COUNT_OFFS                                              (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_INTF_0_LINE_COUNT_OFFS                                               (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_CONFIG_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_STRNG_COEFF_OFFS                                    (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_INTF_0_DEFLICKER_WEAK_COEFF_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_INTF_0_TPG_ENABLE_OFFS                                               (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_INTF_0_TPG_MAIN_CONTROL_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_INTF_0_TPG_VIDEO_CONFIG_OFFS                                         (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_INTF_0_TPG_COMPONENT_LIMITS_OFFS                                     (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_INTF_0_TPG_RECTANGLE_OFFS                                            (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_INTF_0_TPG_INITIAL_VALUE_OFFS                                        (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_INTF_0_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_INTF_0_TPG_RGB_MAPPING_OFFS                                          (MMSS_MDP_INTF_0_REG_BASE_OFFS + 0x0000011c)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_INTF_1
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_INTF_1_REG_BASE_OFFS                                                      0x00121300
#define HWIO_MMSS_MDP_INTF_1_TIMING_ENGINE_EN_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_INTF_1_INTF_CONFIG_OFFS                                              (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_INTF_1_HSYNC_CTL_OFFS                                                (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTF_1_VSYNC_PERIOD_F0_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_1_VSYNC_PERIOD_F1_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_INTF_1_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_INTF_1_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_INTF_1_DISPLAY_V_START_F0_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_INTF_1_DISPLAY_V_START_F1_OFFS                                       (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_INTF_1_DISPLAY_V_END_F0_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_INTF_1_DISPLAY_V_END_F1_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_INTF_1_ACTIVE_V_START_F0_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_INTF_1_ACTIVE_V_START_F1_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_INTF_1_ACTIVE_V_END_F0_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_INTF_1_ACTIVE_V_END_F1_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_INTF_1_DISPLAY_HCTL_OFFS                                             (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_INTF_1_ACTIVE_HCTL_OFFS                                              (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_INTF_1_BORDER_COLOR_OFFS                                             (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_INTF_1_UNDERFLOW_COLOR_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_INTF_1_HSYNC_SKEW_OFFS                                               (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_INTF_1_POLARITY_CTL_OFFS                                             (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_INTF_1_TEST_CTL_OFFS                                                 (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_INTF_1_TP_COLOR0_OFFS                                                (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_INTF_1_TP_COLOR1_OFFS                                                (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_INTF_1_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_INTF_1_PANEL_FORMAT_OFFS                                             (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_INTF_1_FRAME_LINE_COUNT_EN_OFFS                                      (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_INTF_1_FRAME_COUNT_OFFS                                              (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_INTF_1_LINE_COUNT_OFFS                                               (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_INTF_1_DEFLICKER_CONFIG_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_INTF_1_DEFLICKER_STRNG_COEFF_OFFS                                    (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_INTF_1_DEFLICKER_WEAK_COEFF_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_INTF_1_TPG_ENABLE_OFFS                                               (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_INTF_1_TPG_MAIN_CONTROL_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_INTF_1_TPG_VIDEO_CONFIG_OFFS                                         (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_INTF_1_TPG_COMPONENT_LIMITS_OFFS                                     (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_INTF_1_TPG_RECTANGLE_OFFS                                            (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_INTF_1_TPG_INITIAL_VALUE_OFFS                                        (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_INTF_1_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_INTF_1_TPG_RGB_MAPPING_OFFS                                          (MMSS_MDP_INTF_1_REG_BASE_OFFS + 0x0000011c)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_INTF_2
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_INTF_2_REG_BASE_OFFS                                                      0x00121500
#define HWIO_MMSS_MDP_INTF_2_TIMING_ENGINE_EN_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_INTF_2_INTF_CONFIG_OFFS                                              (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_INTF_2_HSYNC_CTL_OFFS                                                (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTF_2_VSYNC_PERIOD_F0_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_2_VSYNC_PERIOD_F1_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_INTF_2_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_INTF_2_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_INTF_2_DISPLAY_V_START_F0_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_INTF_2_DISPLAY_V_START_F1_OFFS                                       (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_INTF_2_DISPLAY_V_END_F0_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_INTF_2_DISPLAY_V_END_F1_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_INTF_2_ACTIVE_V_START_F0_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_INTF_2_ACTIVE_V_START_F1_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_INTF_2_ACTIVE_V_END_F0_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_INTF_2_ACTIVE_V_END_F1_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_INTF_2_DISPLAY_HCTL_OFFS                                             (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_INTF_2_ACTIVE_HCTL_OFFS                                              (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_INTF_2_BORDER_COLOR_OFFS                                             (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_INTF_2_UNDERFLOW_COLOR_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_INTF_2_HSYNC_SKEW_OFFS                                               (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_INTF_2_POLARITY_CTL_OFFS                                             (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_INTF_2_TEST_CTL_OFFS                                                 (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_INTF_2_TP_COLOR0_OFFS                                                (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_INTF_2_TP_COLOR1_OFFS                                                (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_INTF_2_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_INTF_2_PANEL_FORMAT_OFFS                                             (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_INTF_2_FRAME_LINE_COUNT_EN_OFFS                                      (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_INTF_2_FRAME_COUNT_OFFS                                              (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_INTF_2_LINE_COUNT_OFFS                                               (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_INTF_2_DEFLICKER_CONFIG_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_INTF_2_DEFLICKER_STRNG_COEFF_OFFS                                    (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_INTF_2_DEFLICKER_WEAK_COEFF_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_INTF_2_TPG_ENABLE_OFFS                                               (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_INTF_2_TPG_MAIN_CONTROL_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_INTF_2_TPG_VIDEO_CONFIG_OFFS                                         (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_INTF_2_TPG_COMPONENT_LIMITS_OFFS                                     (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_INTF_2_TPG_RECTANGLE_OFFS                                            (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_INTF_2_TPG_INITIAL_VALUE_OFFS                                        (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_INTF_2_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_INTF_2_TPG_RGB_MAPPING_OFFS                                          (MMSS_MDP_INTF_2_REG_BASE_OFFS + 0x0000011c)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_INTF_3
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_INTF_3_REG_BASE_OFFS                                                      0x00121700
#define HWIO_MMSS_MDP_INTF_3_TIMING_ENGINE_EN_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_INTF_3_INTF_CONFIG_OFFS                                              (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_INTF_3_HSYNC_CTL_OFFS                                                (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_INTF_3_VSYNC_PERIOD_F0_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_INTF_3_VSYNC_PERIOD_F1_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_MDP_INTF_3_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_MDP_INTF_3_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_INTF_3_DISPLAY_V_START_F0_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_INTF_3_DISPLAY_V_START_F1_OFFS                                       (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_INTF_3_DISPLAY_V_END_F0_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_INTF_3_DISPLAY_V_END_F1_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_MDP_INTF_3_ACTIVE_V_START_F0_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_INTF_3_ACTIVE_V_START_F1_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_MDP_INTF_3_ACTIVE_V_END_F0_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_MDP_INTF_3_ACTIVE_V_END_F1_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_MDP_INTF_3_DISPLAY_HCTL_OFFS                                             (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_MDP_INTF_3_ACTIVE_HCTL_OFFS                                              (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_MDP_INTF_3_BORDER_COLOR_OFFS                                             (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_MDP_INTF_3_UNDERFLOW_COLOR_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_MDP_INTF_3_HSYNC_SKEW_OFFS                                               (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_MDP_INTF_3_POLARITY_CTL_OFFS                                             (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_MDP_INTF_3_TEST_CTL_OFFS                                                 (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_MDP_INTF_3_TP_COLOR0_OFFS                                                (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_MDP_INTF_3_TP_COLOR1_OFFS                                                (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_MDP_INTF_3_DSI_CMD_MODE_TRIGGER_EN_OFFS                                  (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_MDP_INTF_3_PANEL_FORMAT_OFFS                                             (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_MDP_INTF_3_FRAME_LINE_COUNT_EN_OFFS                                      (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_MDP_INTF_3_FRAME_COUNT_OFFS                                              (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_MDP_INTF_3_LINE_COUNT_OFFS                                               (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_MDP_INTF_3_DEFLICKER_CONFIG_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_MDP_INTF_3_DEFLICKER_STRNG_COEFF_OFFS                                    (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_MDP_INTF_3_DEFLICKER_WEAK_COEFF_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_MDP_INTF_3_TPG_ENABLE_OFFS                                               (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_MDP_INTF_3_TPG_MAIN_CONTROL_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_MDP_INTF_3_TPG_VIDEO_CONFIG_OFFS                                         (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_MDP_INTF_3_TPG_COMPONENT_LIMITS_OFFS                                     (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_MDP_INTF_3_TPG_RECTANGLE_OFFS                                            (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_MDP_INTF_3_TPG_INITIAL_VALUE_OFFS                                        (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_MDP_INTF_3_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_MDP_INTF_3_TPG_RGB_MAPPING_OFFS                                          (MMSS_MDP_INTF_3_REG_BASE_OFFS + 0x0000011c)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_PP_0
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_PP_0_REG_BASE_OFFS                                         0x00121b00
#define HWIO_MMSS_MDP_PP_0_TEAR_CHECK_EN_OFFS                               (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_VSYNC_OFFS                           (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_PP_0_SYNC_CONFIG_HEIGHT_OFFS                          (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_PP_0_SYNC_WRCOUNT_OFFS                                (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_PP_0_SYNC_THRESH_OFFS                                 (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_PP_0_START_POS_OFFS                                   (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_PP_0_RD_PTR_IRQ_OFFS                                  (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_PP_0_WR_PTR_IRQ_OFFS                                  (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_PP_0_PP_LINE_COUNT_OFFS                               (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_PP_0_AUTOREFRESH_CONFIG_OFFS                          (MMSS_MDP_PP_0_REG_BASE_OFFS + 0x00000030)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_PP_1
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_PP_1_REG_BASE_OFFS                                         0x00121c00
#define HWIO_MMSS_MDP_PP_1_TEAR_CHECK_EN_OFFS                               (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_PP_1_SYNC_CONFIG_VSYNC_OFFS                           (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_PP_1_SYNC_CONFIG_HEIGHT_OFFS                          (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_PP_1_SYNC_WRCOUNT_OFFS                                (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_PP_1_SYNC_THRESH_OFFS                                 (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_PP_1_START_POS_OFFS                                   (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_PP_1_RD_PTR_IRQ_OFFS                                  (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_PP_1_WR_PTR_IRQ_OFFS                                  (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_PP_1_PP_LINE_COUNT_OFFS                               (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_PP_1_AUTOREFRESH_CONFIG_OFFS                          (MMSS_MDP_PP_1_REG_BASE_OFFS + 0x00000030)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_MDP_PP_2
 *--------------------------------------------------------------------------*/
#define MMSS_MDP_PP_2_REG_BASE_OFFS                                         0x00121d00
#define HWIO_MMSS_MDP_PP_2_TEAR_CHECK_EN_OFFS                               (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_MDP_PP_2_SYNC_CONFIG_VSYNC_OFFS                           (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_MDP_PP_2_SYNC_CONFIG_HEIGHT_OFFS                          (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_MDP_PP_2_SYNC_WRCOUNT_OFFS                                (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_MDP_PP_2_SYNC_THRESH_OFFS                                 (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_MDP_PP_2_START_POS_OFFS                                   (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_MDP_PP_2_RD_PTR_IRQ_OFFS                                  (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_MDP_PP_2_WR_PTR_IRQ_OFFS                                  (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_MDP_PP_2_PP_LINE_COUNT_OFFS                               (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_MDP_PP_2_AUTOREFRESH_CONFIG_OFFS                          (MMSS_MDP_PP_2_REG_BASE_OFFS + 0x00000030)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_HDMI
 *--------------------------------------------------------------------------*/
#define MMSS_HDMI_REG_BASE_OFFS                                                      0x00122100
#define HWIO_MMSS_HDMI_CTRL_OFFS                                                     (MMSS_HDMI_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_HDMI_TEST_PATTERN_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_HDMI_RANDOM_PATTERN_OFFS                                           (MMSS_HDMI_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_HDMI_PKT_BLK_CTRL_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_HDMI_STATUS_OFFS                                                   (MMSS_HDMI_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL_OFFS                                           (MMSS_HDMI_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_HDMI_ACR_PKT_CTRL_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_HDMI_VBI_PKT_CTRL_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_HDMI_GEN_PKT_CTRL_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_HDMI_ACP_OFFS                                                      (MMSS_HDMI_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_HDMI_GC_OFFS                                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_HDMI_AUDIO_PKT_CTRL2_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_HDMI_ISRC1_0_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_HDMI_ISRC1_1_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_HDMI_ISRC1_2_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_HDMI_ISRC1_3_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_HDMI_ISRC1_4_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_HDMI_ISRC2_0_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_HDMI_ISRC2_1_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_HDMI_ISRC2_2_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_HDMI_ISRC2_3_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_HDMI_GENERIC0_HDR_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_HDMI_GENERIC0_0_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_HDMI_GENERIC0_1_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_HDMI_GENERIC0_2_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_HDMI_GENERIC0_3_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_HDMI_GENERIC0_4_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_HDMI_GENERIC0_5_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_HDMI_GENERIC0_6_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_HDMI_GENERIC1_HDR_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_HDMI_GENERIC1_0_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_HDMI_GENERIC1_1_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_HDMI_GENERIC1_2_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_HDMI_GENERIC1_3_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_HDMI_GENERIC1_4_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_HDMI_GENERIC1_5_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_HDMI_GENERIC1_6_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_HDMI_ACR_32_0_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_HDMI_ACR_32_1_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_HDMI_ACR_44_0_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_HDMI_ACR_44_1_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_HDMI_ACR_48_0_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_HDMI_ACR_48_1_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_HDMI_ACR_STATUS_0_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_HDMI_ACR_STATUS_1_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_HDMI_CS_60958_0_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_HDMI_CS_60958_1_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_HDMI_RAMP_CTRL0_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_HDMI_RAMP_CTRL1_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_HDMI_RAMP_CTRL2_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_HDMI_RAMP_CTRL3_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_HDMI_CS_60958_2_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_HDMI_HDCP_CTRL_OFFS                                                (MMSS_HDMI_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_HDMI_HDCP_DEBUG_CTRL_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_HDMI_HDCP_LINK0_STATUS_OFFS                                        (MMSS_HDMI_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_0_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_HDMI_HDCP_DDC_CTRL_1_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_HDMI_HDCP_DDC_STATUS_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL0_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_HDMI_HDCP_RESET_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA0_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA1_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_0_OFFS                                     (MMSS_HDMI_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA2_1_OFFS                                     (MMSS_HDMI_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA3_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA4_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA5_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA6_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA7_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA8_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA9_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA10_OFFS                                      (MMSS_HDMI_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA11_OFFS                                      (MMSS_HDMI_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_HDMI_HDCP_RCVPORT_DATA12_OFFS                                      (MMSS_HDMI_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_HDMI_HDCP_DEBUG_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_HDMI_TMDS_CTRL_CHAR_OFFS                                           (MMSS_HDMI_REG_BASE_OFFS + 0x0000019c)
#define HWIO_MMSS_HDMI_TMDS_CTRL_SEL_OFFS                                            (MMSS_HDMI_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR01_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x000001a8)
#define HWIO_MMSS_HDMI_TMDS_SYNCCHAR23_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x000001ac)
#define HWIO_MMSS_HDMI_TMDS_DEBUG_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_HDMI_TMDS_CTL_BITS_OFFS                                            (MMSS_HDMI_REG_BASE_OFFS + 0x000001b8)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CTRL_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x000001bc)
#define HWIO_MMSS_HDMI_TMDS_DCBAL_CHAR_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_HDMI_TMDS_CTL01_GEN_OFFS                                           (MMSS_HDMI_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_HDMI_TMDS_CTL23_GEN_OFFS                                           (MMSS_HDMI_REG_BASE_OFFS + 0x000001cc)
#define HWIO_MMSS_HDMI_AUDIO_CFG_OFFS                                                (MMSS_HDMI_REG_BASE_OFFS + 0x000001d0)
#define HWIO_MMSS_HDMI_DEBUG_OFFS                                                    (MMSS_HDMI_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_HDMI_USEC_REFTIMER_OFFS                                            (MMSS_HDMI_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_HDMI_DDC_CTRL_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_HDMI_DDC_ARBITRATION_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_HDMI_DDC_SW_STATUS_OFFS                                            (MMSS_HDMI_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_HDMI_DDC_HW_STATUS_OFFS                                            (MMSS_HDMI_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_HDMI_DDC_SPEED_OFFS                                                (MMSS_HDMI_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_HDMI_DDC_SETUP_OFFS                                                (MMSS_HDMI_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_HDMI_DDC_TRANS0_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_HDMI_DDC_TRANS1_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_HDMI_DDC_TRANS2_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_HDMI_DDC_TRANS3_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_HDMI_DDC_DATA_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_HDMI_HDCP_SHA_CTRL_OFFS                                            (MMSS_HDMI_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_HDMI_HDCP_SHA_STATUS_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_HDMI_HDCP_SHA_DATA_OFFS                                            (MMSS_HDMI_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_0_OFFS                                        (MMSS_HDMI_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_HDMI_HDCP_SHA_DBG_M0_1_OFFS                                        (MMSS_HDMI_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_HDMI_HPD_CTRL_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_HDMI_HDCP_ENTROPY_CTRL1_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x0000025c)
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AN_OFFS                                         (MMSS_HDMI_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AN_OFFS                                         (MMSS_HDMI_REG_BASE_OFFS + 0x00000264)
#define HWIO_MMSS_HDMI_CRC_CTRL_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x00000268)
#define HWIO_MMSS_HDMI_VID_CRC_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x0000026c)
#define HWIO_MMSS_HDMI_AUD_CRC_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_HDMI_VBI_CRC_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x00000274)
#define HWIO_MMSS_HDMI_DDC_REF_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x0000027c)
#define HWIO_MMSS_HDMI_HDCP_SW_UPPER_AKSV_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000284)
#define HWIO_MMSS_HDMI_HDCP_SW_LOWER_AKSV_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000288)
#define HWIO_MMSS_HDMI_CEC_CTRL_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x0000028c)
#define HWIO_MMSS_HDMI_CEC_WR_DATA_OFFS                                              (MMSS_HDMI_REG_BASE_OFFS + 0x00000290)
#define HWIO_MMSS_HDMI_CEC_RETRANSMIT_OFFS                                           (MMSS_HDMI_REG_BASE_OFFS + 0x00000294)
#define HWIO_MMSS_HDMI_CEC_STATUS_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x00000298)
#define HWIO_MMSS_HDMI_CEC_TIME_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x000002a4)
#define HWIO_MMSS_HDMI_CEC_REFTIMER_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x000002a8)
#define HWIO_MMSS_HDMI_CEC_RD_DATA_OFFS                                              (MMSS_HDMI_REG_BASE_OFFS + 0x000002ac)
#define HWIO_MMSS_HDMI_CEC_RD_FILTER_OFFS                                            (MMSS_HDMI_REG_BASE_OFFS + 0x000002b0)
#define HWIO_MMSS_HDMI_ACTIVE_H_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x000002b4)
#define HWIO_MMSS_HDMI_ACTIVE_V_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x000002b8)
#define HWIO_MMSS_HDMI_ACTIVE_V_F2_OFFS                                              (MMSS_HDMI_REG_BASE_OFFS + 0x000002bc)
#define HWIO_MMSS_HDMI_TOTAL_OFFS                                                    (MMSS_HDMI_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_HDMI_V_TOTAL_F2_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000002c4)
#define HWIO_MMSS_HDMI_FRAME_CTRL_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000002c8)
#define HWIO_MMSS_HDMI_DEBUG_BUS_CTRL_OFFS                                           (MMSS_HDMI_REG_BASE_OFFS + 0x000002d0)
#define HWIO_MMSS_HDMI_PHY_CTRL_OFFS                                                 (MMSS_HDMI_REG_BASE_OFFS + 0x000002d4)
#define HWIO_MMSS_HDMI_CEC_WR_RANGE_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x000002dc)
#define HWIO_MMSS_HDMI_CEC_RD_RANGE_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x000002e0)
#define HWIO_MMSS_HDMI_VERSION_OFFS                                                  (MMSS_HDMI_REG_BASE_OFFS + 0x000002e4)
#define HWIO_MMSS_HDMI_PHY_BIST_0_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000002e8)
#define HWIO_MMSS_HDMI_PHY_BIST_1_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000002ec)
#define HWIO_MMSS_HDMI_PHY_BIST_2_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x000002f0)
#define HWIO_MMSS_HDMI_BIST_ENABLE_OFFS                                              (MMSS_HDMI_REG_BASE_OFFS + 0x000002f4)
#define HWIO_MMSS_HDMI_TIMING_ENGINE_EN_OFFS                                         (MMSS_HDMI_REG_BASE_OFFS + 0x000002f8)
#define HWIO_MMSS_HDMI_HSYNC_CTL_OFFS                                                (MMSS_HDMI_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F0_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_HDMI_VSYNC_PERIOD_F1_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x00000308)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F0_OFFS                                     (MMSS_HDMI_REG_BASE_OFFS + 0x0000030c)
#define HWIO_MMSS_HDMI_VSYNC_PULSE_WIDTH_F1_OFFS                                     (MMSS_HDMI_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F0_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_HDMI_DISPLAY_V_START_F1_OFFS                                       (MMSS_HDMI_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F0_OFFS                                         (MMSS_HDMI_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_HDMI_DISPLAY_V_END_F1_OFFS                                         (MMSS_HDMI_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F0_OFFS                                        (MMSS_HDMI_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_HDMI_ACTIVE_V_START_F1_OFFS                                        (MMSS_HDMI_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F0_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_HDMI_ACTIVE_V_END_F1_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_HDMI_DISPLAY_HCTL_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_HDMI_ACTIVE_HCTL_OFFS                                              (MMSS_HDMI_REG_BASE_OFFS + 0x00000338)
#define HWIO_MMSS_HDMI_HSYNC_SKEW_OFFS                                               (MMSS_HDMI_REG_BASE_OFFS + 0x0000033c)
#define HWIO_MMSS_HDMI_POLARITY_CTL_OFFS                                             (MMSS_HDMI_REG_BASE_OFFS + 0x00000340)
#define HWIO_MMSS_HDMI_TPG_MAIN_CONTROL_OFFS                                         (MMSS_HDMI_REG_BASE_OFFS + 0x00000344)
#define HWIO_MMSS_HDMI_TPG_VIDEO_CONFIG_OFFS                                         (MMSS_HDMI_REG_BASE_OFFS + 0x00000348)
#define HWIO_MMSS_HDMI_TPG_COMPONENT_LIMITS_OFFS                                     (MMSS_HDMI_REG_BASE_OFFS + 0x0000034c)
#define HWIO_MMSS_HDMI_TPG_RECTANGLE_OFFS                                            (MMSS_HDMI_REG_BASE_OFFS + 0x00000350)
#define HWIO_MMSS_HDMI_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                           (MMSS_HDMI_REG_BASE_OFFS + 0x00000358)
#define HWIO_MMSS_HDMI_TPG_RGB_MAPPING_OFFS                                          (MMSS_HDMI_REG_BASE_OFFS + 0x0000035c)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_0
 *--------------------------------------------------------------------------*/
#define MMSS_DSI_0_REG_BASE_OFFS                                                               0x00122800
#define HWIO_MMSS_DSI_0_HW_VERSION_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_CTRL_OFFS                                                              (MMSS_DSI_0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_STATUS_OFFS                                                            (MMSS_DSI_0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_FIFO_STATUS_OFFS                                                       (MMSS_DSI_0_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_CTRL_OFFS                                                   (MMSS_DSI_0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_SYNC_DATATYPE_OFFS                                          (MMSS_DSI_0_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_PIXEL_DATATYPE_OFFS                                         (MMSS_DSI_0_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_BLANKING_DATATYPE_OFFS                                      (MMSS_DSI_0_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_DATA_CTRL_OFFS                                              (MMSS_DSI_0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_H_OFFS                                               (MMSS_DSI_0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_ACTIVE_V_OFFS                                               (MMSS_DSI_0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_TOTAL_OFFS                                                  (MMSS_DSI_0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_HSYNC_OFFS                                                  (MMSS_DSI_0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_OFFS                                                  (MMSS_DSI_0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_0_VIDEO_MODE_VSYNC_VPOS_OFFS                                             (MMSS_DSI_0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_DMA_CTRL_OFFS                                             (MMSS_DSI_0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL_OFFS                                             (MMSS_DSI_0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_DCS_CMD_CTRL_OFFS                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_0_DMA_CMD_OFFSET_OFFS                                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_0_DMA_CMD_LENGTH_OFFS                                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_0_DMA_FIFO_CTRL_OFFS                                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_0_DMA_NULL_PACKET_DATA_OFFS                                              (MMSS_DSI_0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_CTRL_OFFS                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM0_TOTAL_OFFS                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_CTRL_OFFS                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM1_TOTAL_OFFS                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_0_ACK_ERR_STATUS_OFFS                                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_0_RDBK_DATA0_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_0_RDBK_DATA1_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_0_RDBK_DATA2_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_0_RDBK_DATA3_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE0_OFFS                                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_DSI_0_RDBK_DATATYPE1_OFFS                                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_DSI_0_TRIG_CTRL_OFFS                                                         (MMSS_DSI_0_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_DSI_0_EXT_MUX_OFFS                                                           (MMSS_DSI_0_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_DSI_0_EXT_TE_PULSE_DETECT_CTRL_OFFS                                          (MMSS_DSI_0_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_DSI_0_CMD_MODE_DMA_SW_TRIGGER_OFFS                                           (MMSS_DSI_0_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_DSI_0_CMD_MODE_MDP_SW_TRIGGER_OFFS                                           (MMSS_DSI_0_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_DSI_0_CMD_MODE_BTA_SW_TRIGGER_OFFS                                           (MMSS_DSI_0_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_DSI_0_RESET_SW_TRIGGER_OFFS                                                  (MMSS_DSI_0_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_DSI_0_MISR_CMD_CTRL_OFFS                                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_CTRL_OFFS                                                   (MMSS_DSI_0_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_DSI_0_LANE_STATUS_OFFS                                                       (MMSS_DSI_0_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_DSI_0_LANE_CTRL_OFFS                                                         (MMSS_DSI_0_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_DSI_0_LANE_SWAP_CTRL_OFFS                                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_DSI_0_DLN0_PHY_ERR_OFFS                                                      (MMSS_DSI_0_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_DSI_0_LP_TIMER_CTRL_OFFS                                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_DSI_0_HS_TIMER_CTRL_OFFS                                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_DSI_0_TIMEOUT_STATUS_OFFS                                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_DSI_0_CLKOUT_TIMING_CTRL_OFFS                                                (MMSS_DSI_0_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_DSI_0_EOT_PACKET_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_DSI_0_EOT_PACKET_CTRL_OFFS                                                   (MMSS_DSI_0_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_DSI_0_GENERIC_ESC_TX_TRIGGER_OFFS                                            (MMSS_DSI_0_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_DSI_0_CAM_BIST_CTRL_OFFS                                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_SIZE_OFFS                                               (MMSS_DSI_0_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_DSI_0_CAM_BIST_BLOCK_SIZE_OFFS                                               (MMSS_DSI_0_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_DSI_0_CAM_BIST_FRAME_CONFIG_OFFS                                             (MMSS_DSI_0_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_DSI_0_CAM_BIST_LSFR_CTRL_OFFS                                                (MMSS_DSI_0_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_DSI_0_CAM_BIST_START_OFFS                                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_DSI_0_CAM_BIST_STATUS_OFFS                                                   (MMSS_DSI_0_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_DSI_0_IOBIST_CTRL_OFFS                                                       (MMSS_DSI_0_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_DSI_0_SOFT_RESET_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_DSI_0_CLK_CTRL_OFFS                                                          (MMSS_DSI_0_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_DSI_0_CLK_STATUS_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_CTRL_OFFS                                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_DSI_0_DEBUG_BUS_OFFS                                                         (MMSS_DSI_0_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_DSI_0_PHY_SW_RESET_OFFS                                                      (MMSS_DSI_0_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_DSI_0_AXI2AHB_CTRL_OFFS                                                      (MMSS_DSI_0_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP0_32BIT_OFFS                                               (MMSS_DSI_0_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP1_32BIT_OFFS                                               (MMSS_DSI_0_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_DSI_0_MISR_CMD_DMA_32BIT_OFFS                                                (MMSS_DSI_0_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_DSI_0_MISR_VIDEO_32BIT_OFFS                                                  (MMSS_DSI_0_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_DSI_0_LANE_MISR_CTRL_OFFS                                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_DSI_0_LANE0_MISR_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_DSI_0_LANE1_MISR_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_DSI_0_LANE2_MISR_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_DSI_0_LANE3_MISR_OFFS                                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CTRL_OFFS                                             (MMSS_DSI_0_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_POLY_OFFS                                       (MMSS_DSI_0_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_OFFS                             (MMSS_DSI_0_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_OFFS                             (MMSS_DSI_0_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_DMA_POLY_OFFS                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_VIDEO_ENABLE_OFFS                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_OFFS                              (MMSS_DSI_0_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_OFFS                              (MMSS_DSI_0_REG_BASE_OFFS + 0x00000188)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_OFFS                             (MMSS_DSI_0_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_IDLE_CTRL_OFFS                                        (MMSS_DSI_0_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_DSI_0_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_OFFS                              (MMSS_DSI_0_REG_BASE_OFFS + 0x00000198)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL_OFFS                                                  (MMSS_DSI_0_REG_BASE_OFFS + 0x0000019c)
#define HWIO_MMSS_DSI_0_TPG_MAIN_CONTROL2_OFFS                                                 (MMSS_DSI_0_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_DSI_0_TPG_VIDEO_CONFIG_OFFS                                                  (MMSS_DSI_0_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_DSI_0_TPG_COMPONENT_LIMITS_OFFS                                              (MMSS_DSI_0_REG_BASE_OFFS + 0x000001a8)
#define HWIO_MMSS_DSI_0_TPG_RECTANGLE_OFFS                                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x000001ac)
#define HWIO_MMSS_DSI_0_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_DSI_0_TPG_RGB_MAPPING_OFFS                                                   (MMSS_DSI_0_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_CTRL2_OFFS                                            (MMSS_DSI_0_REG_BASE_OFFS + 0x000001b8)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_CTRL_OFFS                                     (MMSS_DSI_0_REG_BASE_OFFS + 0x000001bc)
#define HWIO_MMSS_DSI_0_COMMAND_MODE_MDP_STREAM2_TOTAL_OFFS                                    (MMSS_DSI_0_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_8BIT_OFFS                                                (MMSS_DSI_0_REG_BASE_OFFS + 0x000001c4)
#define HWIO_MMSS_DSI_0_MISR_CMD_MDP2_32BIT_OFFS                                               (MMSS_DSI_0_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_DSI_0_VBIF_CTRL_OFFS                                                         (MMSS_DSI_0_REG_BASE_OFFS + 0x000001cc)
#define HWIO_MMSS_DSI_0_VERSION_OFFS                                                           (MMSS_DSI_0_REG_BASE_OFFS + 0x000001f4)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_0_PHY_PLL
 *--------------------------------------------------------------------------*/
#define MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS                                                  0x00122a00
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_REFCLK_CFG_OFFS                                (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_POSTDIV1_CFG_OFFS                              (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CHGPUMP_CFG_OFFS                               (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_VCOLPF_CFG_OFFS                                (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_VREG_CFG_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_PWRGEN_CFG_OFFS                                (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_DMUX_CFG_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_AMUX_CFG_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_GLB_CFG_OFFS                                   (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_POSTDIV2_CFG_OFFS                              (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_POSTDIV3_CFG_OFFS                              (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_LPFR_CFG_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_LPFC1_CFG_OFFS                                 (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_LPFC2_CFG_OFFS                                 (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_SDM_CFG0_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_SDM_CFG1_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_SDM_CFG2_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_SDM_CFG3_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_SDM_CFG4_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_SSC_CFG0_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_SSC_CFG1_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_SSC_CFG2_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_SSC_CFG3_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_LKDET_CFG0_OFFS                                (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_LKDET_CFG1_OFFS                                (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_LKDET_CFG2_OFFS                                (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_TEST_CFG_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG0_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG1_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG2_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG3_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG4_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG5_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG6_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG7_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG8_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG9_OFFS                                  (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG10_OFFS                                 (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CAL_CFG11_OFFS                                 (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_EFUSE_CFG_OFFS                                 (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_DEBUG_BUS_SEL_OFFS                             (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CTRL_42_OFFS                                   (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CTRL_43_OFFS                                   (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CTRL_44_OFFS                                   (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CTRL_45_OFFS                                   (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CTRL_46_OFFS                                   (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CTRL_47_OFFS                                   (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CTRL_48_OFFS                                   (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_STATUS_OFFS                                    (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_DEBUG_BUS0_OFFS                                (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_DEBUG_BUS1_OFFS                                (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_DEBUG_BUS2_OFFS                                (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_DEBUG_BUS3_OFFS                                (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_DSI_0_PHY_PLL_UNIPHY_PLL_CTRL_54_OFFS                                   (MMSS_DSI_0_PHY_PLL_REG_BASE_OFFS + 0x000000d4)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_0_PHY_REG
 *--------------------------------------------------------------------------*/
#define MMSS_DSI_0_PHY_REG_REG_BASE_OFFS                                                          0x00122d80
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REGULATOR_CTRL_0_OFFS                                      (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REGULATOR_CTRL_1_OFFS                                      (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REGULATOR_CTRL_2_OFFS                                      (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REGULATOR_CTRL_3_OFFS                                      (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REGULATOR_CTRL_4_OFFS                                      (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REGULATOR_TEST_OFFS                                        (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REGULATOR_CAL_PWR_CFG_OFFS                                 (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REGULATOR_RSVD_0_OFFS                                      (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REGULATOR_CAL_TPA_OFFS                                     (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REG_CAL_DBG_SEL_OFFS                                       (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REG_DBG_STAT0_OFFS                                         (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_0_PHY_REG_DSIPHY_REG_DBG_STAT1_OFFS                                         (MMSS_DSI_0_PHY_REG_REG_BASE_OFFS + 0x0000002c)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_1
 *--------------------------------------------------------------------------*/
#define MMSS_DSI_1_REG_BASE_OFFS                                                               0x00122e00
#define HWIO_MMSS_DSI_1_HW_VERSION_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_CTRL_OFFS                                                              (MMSS_DSI_1_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_STATUS_OFFS                                                            (MMSS_DSI_1_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_FIFO_STATUS_OFFS                                                       (MMSS_DSI_1_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_CTRL_OFFS                                                   (MMSS_DSI_1_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_SYNC_DATATYPE_OFFS                                          (MMSS_DSI_1_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_PIXEL_DATATYPE_OFFS                                         (MMSS_DSI_1_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_BLANKING_DATATYPE_OFFS                                      (MMSS_DSI_1_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_DATA_CTRL_OFFS                                              (MMSS_DSI_1_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_ACTIVE_H_OFFS                                               (MMSS_DSI_1_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_ACTIVE_V_OFFS                                               (MMSS_DSI_1_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_TOTAL_OFFS                                                  (MMSS_DSI_1_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_HSYNC_OFFS                                                  (MMSS_DSI_1_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_VSYNC_OFFS                                                  (MMSS_DSI_1_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_1_VIDEO_MODE_VSYNC_VPOS_OFFS                                             (MMSS_DSI_1_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_DMA_CTRL_OFFS                                             (MMSS_DSI_1_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_CTRL_OFFS                                             (MMSS_DSI_1_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_DCS_CMD_CTRL_OFFS                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_1_DMA_CMD_OFFSET_OFFS                                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_1_DMA_CMD_LENGTH_OFFS                                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_1_DMA_FIFO_CTRL_OFFS                                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_1_DMA_NULL_PACKET_DATA_OFFS                                              (MMSS_DSI_1_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM0_CTRL_OFFS                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM0_TOTAL_OFFS                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM1_CTRL_OFFS                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM1_TOTAL_OFFS                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_1_ACK_ERR_STATUS_OFFS                                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_1_RDBK_DATA0_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_1_RDBK_DATA1_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_1_RDBK_DATA2_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_1_RDBK_DATA3_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_1_RDBK_DATATYPE0_OFFS                                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_DSI_1_RDBK_DATATYPE1_OFFS                                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_DSI_1_TRIG_CTRL_OFFS                                                         (MMSS_DSI_1_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_DSI_1_EXT_MUX_OFFS                                                           (MMSS_DSI_1_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_DSI_1_EXT_TE_PULSE_DETECT_CTRL_OFFS                                          (MMSS_DSI_1_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_DSI_1_CMD_MODE_DMA_SW_TRIGGER_OFFS                                           (MMSS_DSI_1_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_DSI_1_CMD_MODE_MDP_SW_TRIGGER_OFFS                                           (MMSS_DSI_1_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_DSI_1_CMD_MODE_BTA_SW_TRIGGER_OFFS                                           (MMSS_DSI_1_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_DSI_1_RESET_SW_TRIGGER_OFFS                                                  (MMSS_DSI_1_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_DSI_1_MISR_CMD_CTRL_OFFS                                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_DSI_1_MISR_VIDEO_CTRL_OFFS                                                   (MMSS_DSI_1_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_DSI_1_LANE_STATUS_OFFS                                                       (MMSS_DSI_1_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_DSI_1_LANE_CTRL_OFFS                                                         (MMSS_DSI_1_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_DSI_1_LANE_SWAP_CTRL_OFFS                                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_DSI_1_DLN0_PHY_ERR_OFFS                                                      (MMSS_DSI_1_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_DSI_1_LP_TIMER_CTRL_OFFS                                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_DSI_1_HS_TIMER_CTRL_OFFS                                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_DSI_1_TIMEOUT_STATUS_OFFS                                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_DSI_1_CLKOUT_TIMING_CTRL_OFFS                                                (MMSS_DSI_1_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_DSI_1_EOT_PACKET_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_DSI_1_EOT_PACKET_CTRL_OFFS                                                   (MMSS_DSI_1_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_DSI_1_GENERIC_ESC_TX_TRIGGER_OFFS                                            (MMSS_DSI_1_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_DSI_1_CAM_BIST_CTRL_OFFS                                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_DSI_1_CAM_BIST_FRAME_SIZE_OFFS                                               (MMSS_DSI_1_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_DSI_1_CAM_BIST_BLOCK_SIZE_OFFS                                               (MMSS_DSI_1_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_DSI_1_CAM_BIST_FRAME_CONFIG_OFFS                                             (MMSS_DSI_1_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_DSI_1_CAM_BIST_LSFR_CTRL_OFFS                                                (MMSS_DSI_1_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_DSI_1_CAM_BIST_START_OFFS                                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_DSI_1_CAM_BIST_STATUS_OFFS                                                   (MMSS_DSI_1_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_DSI_1_IOBIST_CTRL_OFFS                                                       (MMSS_DSI_1_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_DSI_1_SOFT_RESET_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_DSI_1_CLK_CTRL_OFFS                                                          (MMSS_DSI_1_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_DSI_1_CLK_STATUS_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_DSI_1_DEBUG_BUS_CTRL_OFFS                                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_DSI_1_DEBUG_BUS_OFFS                                                         (MMSS_DSI_1_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_DSI_1_PHY_SW_RESET_OFFS                                                      (MMSS_DSI_1_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_DSI_1_AXI2AHB_CTRL_OFFS                                                      (MMSS_DSI_1_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_DSI_1_MISR_CMD_MDP0_32BIT_OFFS                                               (MMSS_DSI_1_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_DSI_1_MISR_CMD_MDP1_32BIT_OFFS                                               (MMSS_DSI_1_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_DSI_1_MISR_CMD_DMA_32BIT_OFFS                                                (MMSS_DSI_1_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_DSI_1_MISR_VIDEO_32BIT_OFFS                                                  (MMSS_DSI_1_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_DSI_1_LANE_MISR_CTRL_OFFS                                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_DSI_1_LANE0_MISR_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_DSI_1_LANE1_MISR_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_DSI_1_LANE2_MISR_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_DSI_1_LANE3_MISR_OFFS                                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CTRL_OFFS                                             (MMSS_DSI_1_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_VIDEO_POLY_OFFS                                       (MMSS_DSI_1_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_MDP_STREAM0_POLY_OFFS                             (MMSS_DSI_1_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_MDP_STREAM1_POLY_OFFS                             (MMSS_DSI_1_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_DMA_POLY_OFFS                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_VIDEO_ENABLE_OFFS                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_STREAM0_TRIGGER_OFFS                              (MMSS_DSI_1_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_STREAM1_TRIGGER_OFFS                              (MMSS_DSI_1_REG_BASE_OFFS + 0x00000188)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_MDP_STREAM2_POLY_OFFS                             (MMSS_DSI_1_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_IDLE_CTRL_OFFS                                        (MMSS_DSI_1_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_DSI_1_TEST_PATTERN_GEN_CMD_STREAM2_TRIGGER_OFFS                              (MMSS_DSI_1_REG_BASE_OFFS + 0x00000198)
#define HWIO_MMSS_DSI_1_TPG_MAIN_CONTROL_OFFS                                                  (MMSS_DSI_1_REG_BASE_OFFS + 0x0000019c)
#define HWIO_MMSS_DSI_1_TPG_MAIN_CONTROL2_OFFS                                                 (MMSS_DSI_1_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_DSI_1_TPG_VIDEO_CONFIG_OFFS                                                  (MMSS_DSI_1_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_DSI_1_TPG_COMPONENT_LIMITS_OFFS                                              (MMSS_DSI_1_REG_BASE_OFFS + 0x000001a8)
#define HWIO_MMSS_DSI_1_TPG_RECTANGLE_OFFS                                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x000001ac)
#define HWIO_MMSS_DSI_1_TPG_BLACK_WHITE_PATTERN_FRAMES_OFFS                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_DSI_1_TPG_RGB_MAPPING_OFFS                                                   (MMSS_DSI_1_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_CTRL2_OFFS                                            (MMSS_DSI_1_REG_BASE_OFFS + 0x000001b8)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM2_CTRL_OFFS                                     (MMSS_DSI_1_REG_BASE_OFFS + 0x000001bc)
#define HWIO_MMSS_DSI_1_COMMAND_MODE_MDP_STREAM2_TOTAL_OFFS                                    (MMSS_DSI_1_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_DSI_1_MISR_CMD_MDP2_8BIT_OFFS                                                (MMSS_DSI_1_REG_BASE_OFFS + 0x000001c4)
#define HWIO_MMSS_DSI_1_MISR_CMD_MDP2_32BIT_OFFS                                               (MMSS_DSI_1_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_DSI_1_VBIF_CTRL_OFFS                                                         (MMSS_DSI_1_REG_BASE_OFFS + 0x000001cc)
#define HWIO_MMSS_DSI_1_VERSION_OFFS                                                           (MMSS_DSI_1_REG_BASE_OFFS + 0x000001f4)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_1_PHY_PLL
 *--------------------------------------------------------------------------*/
#define MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS                                                  0x00123000
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_REFCLK_CFG_OFFS                                (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_POSTDIV1_CFG_OFFS                              (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CHGPUMP_CFG_OFFS                               (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_VCOLPF_CFG_OFFS                                (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_VREG_CFG_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_PWRGEN_CFG_OFFS                                (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_DMUX_CFG_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_AMUX_CFG_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_GLB_CFG_OFFS                                   (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_POSTDIV2_CFG_OFFS                              (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_POSTDIV3_CFG_OFFS                              (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_LPFR_CFG_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_LPFC1_CFG_OFFS                                 (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_LPFC2_CFG_OFFS                                 (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_SDM_CFG0_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_SDM_CFG1_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_SDM_CFG2_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_SDM_CFG3_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_SDM_CFG4_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_SSC_CFG0_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_SSC_CFG1_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_SSC_CFG2_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_SSC_CFG3_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_LKDET_CFG0_OFFS                                (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_LKDET_CFG1_OFFS                                (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_LKDET_CFG2_OFFS                                (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_TEST_CFG_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG0_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG1_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG2_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG3_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG4_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG5_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG6_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG7_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG8_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG9_OFFS                                  (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG10_OFFS                                 (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CAL_CFG11_OFFS                                 (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_EFUSE_CFG_OFFS                                 (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_DEBUG_BUS_SEL_OFFS                             (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CTRL_42_OFFS                                   (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CTRL_43_OFFS                                   (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CTRL_44_OFFS                                   (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CTRL_45_OFFS                                   (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CTRL_46_OFFS                                   (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CTRL_47_OFFS                                   (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CTRL_48_OFFS                                   (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_STATUS_OFFS                                    (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_DEBUG_BUS0_OFFS                                (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_DEBUG_BUS1_OFFS                                (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_DEBUG_BUS2_OFFS                                (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_DEBUG_BUS3_OFFS                                (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_DSI_1_PHY_PLL_UNIPHY_PLL_CTRL_54_OFFS                                   (MMSS_DSI_1_PHY_PLL_REG_BASE_OFFS + 0x000000d4)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_DSI_1_PHY_REG
 *--------------------------------------------------------------------------*/
#define MMSS_DSI_1_PHY_REG_REG_BASE_OFFS                                                          0x00123380
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REGULATOR_CTRL_0_OFFS                                      (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REGULATOR_CTRL_1_OFFS                                      (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REGULATOR_CTRL_2_OFFS                                      (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REGULATOR_CTRL_3_OFFS                                      (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REGULATOR_CTRL_4_OFFS                                      (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REGULATOR_TEST_OFFS                                        (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REGULATOR_CAL_PWR_CFG_OFFS                                 (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REGULATOR_RSVD_0_OFFS                                      (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REGULATOR_CAL_TPA_OFFS                                     (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REG_CAL_DBG_SEL_OFFS                                       (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REG_DBG_STAT0_OFFS                                         (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_DSI_1_PHY_REG_DSIPHY_REG_DBG_STAT1_OFFS                                         (MMSS_DSI_1_PHY_REG_REG_BASE_OFFS + 0x0000002c)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_EDP
 *--------------------------------------------------------------------------*/
#define MMSS_EDP_REG_BASE_OFFS                                                                         0x00123400
#define HWIO_MMSS_EDP_HW_VERSION_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_EDP_MAINLINK_CTRL_OFFS                                                               (MMSS_EDP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_EDP_STATE_CTRL_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_EDP_CONFIGURATION_CTRL_OFFS                                                          (MMSS_EDP_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_EDP_SOFTWARE_MVID_OFFS                                                               (MMSS_EDP_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_EDP_SOFTWARE_NVID_OFFS                                                               (MMSS_EDP_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_EDP_TOTAL_HOR_VER_OFFS                                                               (MMSS_EDP_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_EDP_START_HOR_VER_FROM_SYNC_OFFS                                                     (MMSS_EDP_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_EDP_HSYNC_VSYNC_WIDTH_POLARITY_OFFS                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_EDP_ACTIVE_HOR_VER_OFFS                                                              (MMSS_EDP_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_EDP_MISC1_MISC0_OFFS                                                                 (MMSS_EDP_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_EDP_VSC_DB0_PB4_OFFS                                                                 (MMSS_EDP_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_EDP_VALID_BOUNDARY_OFFS                                                              (MMSS_EDP_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_EDP_LOGICAL2PHYSICAL_LANE_MAPPING_OFFS                                               (MMSS_EDP_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_EDP_TEST_80BIT_CUSTOM_PATTERN_REG0_OFFS                                              (MMSS_EDP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_EDP_TEST_80BIT_CUSTOM_PATTERN_REG1_OFFS                                              (MMSS_EDP_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_EDP_TEST_80BIT_CUSTOM_PATTERN_REG2_OFFS                                              (MMSS_EDP_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_EDP_DEBUG_REG0_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_EDP_DEBUG_REG1_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_EDP_DEBUG_REG2_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_EDP_DEBUG_REG3_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_EDP_DEBUG_REG4_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_EDP_DEBUG_REG5_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_EDP_DEBUG_REG6_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_EDP_DEBUG_REG7_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_EDP_DEBUG_REG8_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_EDP_DEBUG_BUS_CTRL_OFFS                                                              (MMSS_EDP_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_EDP_PHY_CTRL_OFFS                                                                    (MMSS_EDP_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_EDP_VSC_HB0_PB0_HB1_PB1_OFFS                                                         (MMSS_EDP_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_EDP_VSC_HB2_PB2_HB3_PB3_OFFS                                                         (MMSS_EDP_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_EDP_RGB_MAPPING_OFFS                                                                 (MMSS_EDP_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_EDP_MAINLINK_READY_OFFS                                                              (MMSS_EDP_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_EDP_MAINLINK_LEVELS_OFFS                                                             (MMSS_EDP_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_EDP_MAINLINK_LEVELS_2_OFFS                                                           (MMSS_EDP_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_EDP_BIST_ENABLE_OFFS                                                                 (MMSS_EDP_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_EDP_TIMING_ENGINE_EN_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_EDP_HSYNC_CTL_OFFS                                                                   (MMSS_EDP_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_EDP_VSYNC_PERIOD_F0_OFFS                                                             (MMSS_EDP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_EDP_VSYNC_PERIOD_F1_OFFS                                                             (MMSS_EDP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_EDP_VSYNC_PULSE_WIDTH_F0_OFFS                                                        (MMSS_EDP_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_EDP_VSYNC_PULSE_WIDTH_F1_OFFS                                                        (MMSS_EDP_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_EDP_DISPLAY_V_START_F0_OFFS                                                          (MMSS_EDP_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_EDP_DISPLAY_V_START_F1_OFFS                                                          (MMSS_EDP_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_EDP_DISPLAY_V_END_F0_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_EDP_DISPLAY_V_END_F1_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_EDP_ACTIVE_V_START_F0_OFFS                                                           (MMSS_EDP_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_EDP_ACTIVE_V_START_F1_OFFS                                                           (MMSS_EDP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_EDP_ACTIVE_V_END_F0_OFFS                                                             (MMSS_EDP_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_EDP_ACTIVE_V_END_F1_OFFS                                                             (MMSS_EDP_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_EDP_DISPLAY_HCTL_OFFS                                                                (MMSS_EDP_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_EDP_ACTIVE_HCTL_OFFS                                                                 (MMSS_EDP_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_EDP_HSYNC_SKEW_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_EDP_POLARITY_CTL_OFFS                                                                (MMSS_EDP_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_EDP_TPG_MAIN_CONTROL_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_EDP_TPG_VIDEO_CONFIG_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_EDP_TPG_COMPONENT_LIMITS_OFFS                                                        (MMSS_EDP_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_EDP_TPG_RECTANGLE_OFFS                                                               (MMSS_EDP_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_EDP_TPG_COLOR_CHANGING_FRAMES_OFFS                                                   (MMSS_EDP_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_EDP_TPG_RGB_MAPPING_OFFS                                                             (MMSS_EDP_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_EDP_VALID_BOUNDARY_2_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_EDP_TU_OFFS                                                                          (MMSS_EDP_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_EDP_MISR_CTRL_OFFS                                                                   (MMSS_EDP_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_EDP_MISR_VALUE_LANE0_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_EDP_MISR_VALUE_LANE1_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_EDP_MISR_VALUE_LANE2_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_EDP_MISR_VALUE_LANE3_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_EDP_MISR_FILLER_OFFS                                                                 (MMSS_EDP_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_EDP_MISR_WRONG_FILLERS_1_OFFS                                                        (MMSS_EDP_REG_BASE_OFFS + 0x0000017c)
#define HWIO_MMSS_EDP_MISR_WRONG_FILLERS_2_OFFS                                                        (MMSS_EDP_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_EDP_AUX_CTRL_OFFS                                                                    (MMSS_EDP_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_EDP_HPD_CTRL_OFFS                                                                    (MMSS_EDP_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_EDP_AUX_DATA_OFFS                                                                    (MMSS_EDP_REG_BASE_OFFS + 0x00000314)
#define HWIO_MMSS_EDP_AUX_TRANS_CTRL_OFFS                                                              (MMSS_EDP_REG_BASE_OFFS + 0x00000318)
#define HWIO_MMSS_EDP_TIMEOUT_COUNT_OFFS                                                               (MMSS_EDP_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MMSS_EDP_AUX_LIMITS_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000320)
#define HWIO_MMSS_EDP_AUX_STATUS_OFFS                                                                  (MMSS_EDP_REG_BASE_OFFS + 0x00000324)
#define HWIO_MMSS_EDP_AUX_MISR_CTRL_OFFS                                                               (MMSS_EDP_REG_BASE_OFFS + 0x00000328)
#define HWIO_MMSS_EDP_AUX_MISR_TX_VALUE_OFFS                                                           (MMSS_EDP_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MMSS_EDP_AUX_MISR_RX_VALUE_OFFS                                                           (MMSS_EDP_REG_BASE_OFFS + 0x00000330)
#define HWIO_MMSS_EDP_AUX_TESTR_CONFIG_OFFS                                                            (MMSS_EDP_REG_BASE_OFFS + 0x00000334)
#define HWIO_MMSS_EDP_AUX_TESTER_DATA_0_OFFS                                                           (MMSS_EDP_REG_BASE_OFFS + 0x00000338)
#define HWIO_MMSS_EDP_AUX_TESTER_DATA_1_OFFS                                                           (MMSS_EDP_REG_BASE_OFFS + 0x0000033c)
#define HWIO_MMSS_EDP_AUX_TESTER_DATA_2_OFFS                                                           (MMSS_EDP_REG_BASE_OFFS + 0x00000340)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_EDP_PHY
 *--------------------------------------------------------------------------*/
#define MMSS_EDP_PHY_REG_BASE_OFFS                                                                 0x00123800
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_DESER_CFG0_OFFS(n)                                            (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000000 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_DESER_CFG0_MAXn                                                        3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PD_CTL_OFFS(n)                                                (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000004 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PD_CTL_MAXn                                                            3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_BIST_CFG0_OFFS(n)                                             (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000008 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_BIST_CFG0_MAXn                                                         3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_BIST_CFG1_OFFS(n)                                             (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000000c + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_BIST_CFG1_MAXn                                                         3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_BIST_CFG2_OFFS(n)                                             (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000010 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_BIST_CFG2_MAXn                                                         3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_SEED_LSB_OFFS(n)                                         (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000014 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_SEED_LSB_MAXn                                                     3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_SEED_MSB_OFFS(n)                                         (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000018 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_SEED_MSB_MAXn                                                     3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_POLY_LSB_OFFS(n)                                         (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000001c + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_POLY_LSB_MAXn                                                     3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_POLY_MSB_OFFS(n)                                         (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000020 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_POLY_MSB_MAXn                                                     3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_TX_PROG_PAT_20B7_0_OFFS(n)                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000024 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_TX_PROG_PAT_20B7_0_MAXn                                                3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_TX_PROG_PAT_20B15_8_OFFS(n)                                   (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000028 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_TX_PROG_PAT_20B15_8_MAXn                                               3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_TX_PROG_PAT_20B19_16_OFFS(n)                                  (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000002c + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_TX_PROG_PAT_20B19_16_MAXn                                              3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_MISC0_OFFS(n)                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000030 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_MISC0_MAXn                                                             3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_BIST_STATUS_OFFS(n)                                           (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000034 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_BIST_STATUS_MAXn                                                       3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_STATUS0_OFFS(n)                                          (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000038 + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_STATUS0_MAXn                                                      3
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_STATUS1_OFFS(n)                                          (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000003c + 0x40 * (n))
#define HWIO_MMSS_EDP_PHY_EDPPHY_LNn_PRBS_STATUS1_MAXn                                                      3
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_CM_CFG0_OFFS                                                  (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_CM_CFG1_OFFS                                                  (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_VM_IMPCAL_CFG0_OFFS                                           (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_VM_IMPCAL_CFG1_OFFS                                           (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_VM_CFG0_OFFS                                                  (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_VM_CFG1_OFFS                                                  (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000114)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC9_OFFS                                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC10_OFFS                                                   (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AMUX_CTL_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_DMUX_CTL_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_CFG_OFFS                                                      (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_PD_CTL_OFFS                                                   (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_DEBUG_BUS_SEL_OFFS                                            (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_DCC_CFG0_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000134)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_DCC_CFG1_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC0_OFFS                                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC1_OFFS                                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000140)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC2_OFFS                                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000144)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC3_OFFS                                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000148)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC4_OFFS                                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_CFG0_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000150)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_CFG1_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000154)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_CFG2_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000158)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_CFG3_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_CFG4_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_CFG5_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_BIST_CFG_OFFS                                             (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_BIST_PRBS_SEED_OFFS                                       (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_BIST_PRBS_POLY_OFFS                                       (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_TX_PROG_PAT_16B_LSB_OFFS                                  (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000017c)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_TX_PROG_PAT_16B_MSB_OFFS                                  (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC5_OFFS                                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC6_OFFS                                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000188)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC7_OFFS                                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000018c)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_MISC8_OFFS                                                    (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_PHY_STATUS_OFFS                                               (MMSS_EDP_PHY_REG_BASE_OFFS + 0x00000198)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_BIST_STATUS_OFFS                                          (MMSS_EDP_PHY_REG_BASE_OFFS + 0x0000019c)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_PRBS_STATUS0_OFFS                                         (MMSS_EDP_PHY_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_AUX_PRBS_STATUS1_OFFS                                         (MMSS_EDP_PHY_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_DEBUG_BUS0_OFFS                                               (MMSS_EDP_PHY_REG_BASE_OFFS + 0x000001a8)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_DEBUG_BUS1_OFFS                                               (MMSS_EDP_PHY_REG_BASE_OFFS + 0x000001ac)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_DEBUG_BUS2_OFFS                                               (MMSS_EDP_PHY_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_EDP_PHY_EDPPHY_GLB_DEBUG_BUS3_OFFS                                               (MMSS_EDP_PHY_REG_BASE_OFFS + 0x000001b4)
#define HWIO_MMSS_EDP_PHY_EDPPHY_REVISION_ID0_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x000001b8)
#define HWIO_MMSS_EDP_PHY_EDPPHY_REVISION_ID1_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x000001bc)
#define HWIO_MMSS_EDP_PHY_EDPPHY_REVISION_ID2_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_EDP_PHY_EDPPHY_REVISION_ID3_OFFS                                                 (MMSS_EDP_PHY_REG_BASE_OFFS + 0x000001c4)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_EDP_PHY_PLL
 *--------------------------------------------------------------------------*/
#define MMSS_EDP_PHY_PLL_REG_BASE_OFFS                                                     0x00123a00
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_REFCLK_CFG_OFFS                                   (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_POSTDIV1_CFG_OFFS                                 (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CHGPUMP_CFG_OFFS                                  (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_VCOLPF_CFG_OFFS                                   (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_VREG_CFG_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_PWRGEN_CFG_OFFS                                   (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_DMUX_CFG_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_AMUX_CFG_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_GLB_CFG_OFFS                                      (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_POSTDIV2_CFG_OFFS                                 (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_POSTDIV3_CFG_OFFS                                 (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_LPFR_CFG_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_LPFC1_CFG_OFFS                                    (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_LPFC2_CFG_OFFS                                    (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_SDM_CFG0_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_SDM_CFG1_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_SDM_CFG2_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_SDM_CFG3_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_SDM_CFG4_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_SSC_CFG0_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_SSC_CFG1_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_SSC_CFG2_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_SSC_CFG3_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_LKDET_CFG0_OFFS                                   (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_LKDET_CFG1_OFFS                                   (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_LKDET_CFG2_OFFS                                   (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_TEST_CFG_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG0_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG1_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG2_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG3_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000078)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG4_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG5_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG6_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG7_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG8_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG9_OFFS                                     (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG10_OFFS                                    (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CAL_CFG11_OFFS                                    (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_EFUSE_CFG_OFFS                                    (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_DEBUG_BUS_SEL_OFFS                                (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CTRL_42_OFFS                                      (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CTRL_43_OFFS                                      (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CTRL_44_OFFS                                      (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CTRL_45_OFFS                                      (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CTRL_46_OFFS                                      (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CTRL_47_OFFS                                      (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CTRL_48_OFFS                                      (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_STATUS_OFFS                                       (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_DEBUG_BUS0_OFFS                                   (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_DEBUG_BUS1_OFFS                                   (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_DEBUG_BUS2_OFFS                                   (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_DEBUG_BUS3_OFFS                                   (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_EDP_PHY_PLL_UNIPHY_PLL_CTRL_54_OFFS                                      (MMSS_EDP_PHY_PLL_REG_BASE_OFFS + 0x000000d4)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_VBIF_MDP
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS                                            0x00124000
#define HWIO_MMSS_VBIF_VBIF_VERSION_OFFS                                            (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_VBIF_VBIF_CLKON_OFFS                                              (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_VBIF_VBIF_ISO_SYNC_OFFS                                           (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_VBIF_VBIF_ARB_CTL_OFFS                                            (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF0_OFFS                                      (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_VBIF_VBIF_DDR_ARB_CONF1_OFFS                                      (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF0_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_VBIF_VBIF_FIXED_ARB_CONF1_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000104)
#define HWIO_MMSS_VBIF_VBIF_ROUND_ROBIN_QOS_ARB_OFFS                                (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000124)
#define HWIO_MMSS_VBIF_VBIF_WD_TIMEOUT_OFFS                                         (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_VBIF_VBIF_PND_ERR_OFFS                                            (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_VBIF_VBIF_SRC_ERR_OFFS                                            (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_VBIF_VBIF_ERR_MASK_OFFS                                           (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000198)
#define HWIO_MMSS_VBIF_VBIF_ERR_CLR_OFFS                                            (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x0000019c)
#define HWIO_MMSS_VBIF_VBIF_AXI_TEST_CTL_OFFS                                       (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_EN_OFFS                                        (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001c0)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_CLR_OFFS                                       (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001c4)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT_SEL_OFFS                                       (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001c8)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT0_L_OFFS                                        (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001cc)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT0_H_OFFS                                        (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001d0)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT1_L_OFFS                                        (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001d4)
#define HWIO_MMSS_VBIF_VBIF_PERF_CNT1_H_OFFS                                        (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001d8)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT0_L_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001dc)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT0_H_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001e0)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT1_L_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001e4)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT1_H_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001e8)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT2_L_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001ec)
#define HWIO_MMSS_VBIF_VBIF_PERF_PWR_CNT2_H_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x000001f0)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL0_OFFS                                     (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000200)
#define HWIO_MMSS_VBIF_VBIF_XIN_HALT_CTRL1_OFFS                                     (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000204)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL0_OFFS                                     (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000208)
#define HWIO_MMSS_VBIF_VBIF_AXI_HALT_CTRL1_OFFS                                     (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL0_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS1_CTRL1_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL0_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS2_CTRL1_OFFS                                    (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_VBIF_VBIF_TEST_BUS_AHB_CTRL_OFFS                                  (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF0_OFFS                                          (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF1_OFFS                                          (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF2_OFFS                                          (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_VBIF_VBIF_ATB_CONF3_OFFS                                          (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_VBIF_VBIF_ATB_TEST_VALUE_OFFS                                     (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_VBIF_VBIF_STM_CONF_OFFS                                           (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_VBIF_VBIF_WR_BUF_FOR_AP_OFFS                                      (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000270)
#define HWIO_MMSS_VBIF_VBIF_ATB_EN_OFFS                                             (MMSS_VBIF_VBIF_MDP_REG_BASE_OFFS + 0x00000c30)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS                 0x00130000
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_SCTLR_OFFS                              (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_ACTLR_OFFS                              (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_RESUME_OFFS                             (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TTBR0_0_OFFS                            (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TTBR0_1_OFFS                            (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TTBR1_0_OFFS                            (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TTBR1_1_OFFS                            (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TTBCR_OFFS                              (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_CONTEXTIDR_OFFS                         (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_MAIR0_PRRR_OFFS                         (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_MAIR1_NMRR_OFFS                         (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PAR_0_OFFS                              (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PAR_1_OFFS                              (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_FSR_OFFS                                (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_FSRRESTORE_OFFS                         (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_FAR_0_OFFS                              (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_FAR_1_OFFS                              (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_FSYNR0_OFFS                             (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_FSYNR1_OFFS                             (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TLBIVA_OFFS                             (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000600)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TLBIVAA_OFFS                            (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000608)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TLBIASID_OFFS                           (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000610)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TLBIVMID_OFFS                           (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000614)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TLBIALL_OFFS                            (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000618)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TLBIVAL_OFFS                            (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000620)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TLBIVAAL_OFFS                           (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000628)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TLBSYNC_OFFS                            (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x000007f0)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_TLBSTATUS_OFFS                          (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x000007f4)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_ATS1PR_OFFS                             (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000800)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_ATS1PW_OFFS                             (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000808)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_ATS1UR_OFFS                             (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000810)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_ATS1UW_OFFS                             (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000818)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_ATSR_OFFS                               (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x000008f0)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMXEVCNTRn_OFFS(n)                      (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000e00 + 0x4 * (n))
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMXEVCNTRn_MAXn                                  7
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMXEVTYPERn_OFFS(n)                     (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000e80 + 0x4 * (n))
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMXEVTYPERn_MAXn                                 7
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMCFGR_OFFS                             (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f00)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMCR_OFFS                               (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f04)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMCEID0_OFFS                            (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f20)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMCEID1_OFFS                            (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f24)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMCNTENSET_OFFS                         (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f40)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMCNTENCLR_OFFS                         (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f44)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMINTENSET_OFFS                         (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f48)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMINTENCLR_OFFS                         (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f4c)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMOVSCLR_OFFS                           (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f50)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMOVSSET_OFFS                           (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f58)
#define HWIO_MMSS_VBIF_CB0_SMMU_CBN_PMAUTHSTATUS_OFFS                       (MMSS_VBIF_CB0_CB0_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000fb8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS                 0x00131000
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_SCTLR_OFFS                              (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_ACTLR_OFFS                              (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_RESUME_OFFS                             (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TTBR0_0_OFFS                            (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TTBR0_1_OFFS                            (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TTBR1_0_OFFS                            (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TTBR1_1_OFFS                            (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TTBCR_OFFS                              (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_CONTEXTIDR_OFFS                         (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_MAIR0_PRRR_OFFS                         (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_MAIR1_NMRR_OFFS                         (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PAR_0_OFFS                              (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PAR_1_OFFS                              (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_FSR_OFFS                                (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_FSRRESTORE_OFFS                         (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_FAR_0_OFFS                              (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_FAR_1_OFFS                              (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_FSYNR0_OFFS                             (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_FSYNR1_OFFS                             (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TLBIVA_OFFS                             (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000600)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TLBIVAA_OFFS                            (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000608)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TLBIASID_OFFS                           (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000610)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TLBIVMID_OFFS                           (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000614)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TLBIALL_OFFS                            (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000618)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TLBIVAL_OFFS                            (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000620)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TLBIVAAL_OFFS                           (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000628)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TLBSYNC_OFFS                            (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x000007f0)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_TLBSTATUS_OFFS                          (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x000007f4)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_ATS1PR_OFFS                             (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000800)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_ATS1PW_OFFS                             (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000808)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_ATS1UR_OFFS                             (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000810)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_ATS1UW_OFFS                             (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000818)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_ATSR_OFFS                               (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x000008f0)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMXEVCNTRn_OFFS(n)                      (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000e00 + 0x4 * (n))
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMXEVCNTRn_MAXn                                  7
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMXEVTYPERn_OFFS(n)                     (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000e80 + 0x4 * (n))
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMXEVTYPERn_MAXn                                 7
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMCFGR_OFFS                             (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f00)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMCR_OFFS                               (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f04)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMCEID0_OFFS                            (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f20)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMCEID1_OFFS                            (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f24)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMCNTENSET_OFFS                         (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f40)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMCNTENCLR_OFFS                         (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f44)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMINTENSET_OFFS                         (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f48)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMINTENCLR_OFFS                         (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f4c)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMOVSCLR_OFFS                           (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f50)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMOVSSET_OFFS                           (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f58)
#define HWIO_MMSS_VBIF_CB1_SMMU_CBN_PMAUTHSTATUS_OFFS                       (MMSS_VBIF_CB1_CB1_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000fb8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS                 0x00132000
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_SCTLR_OFFS                              (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_ACTLR_OFFS                              (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_RESUME_OFFS                             (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TTBR0_0_OFFS                            (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TTBR0_1_OFFS                            (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TTBR1_0_OFFS                            (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TTBR1_1_OFFS                            (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TTBCR_OFFS                              (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_CONTEXTIDR_OFFS                         (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_MAIR0_PRRR_OFFS                         (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_MAIR1_NMRR_OFFS                         (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PAR_0_OFFS                              (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PAR_1_OFFS                              (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_FSR_OFFS                                (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_FSRRESTORE_OFFS                         (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_FAR_0_OFFS                              (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_FAR_1_OFFS                              (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_FSYNR0_OFFS                             (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_FSYNR1_OFFS                             (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TLBIVA_OFFS                             (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000600)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TLBIVAA_OFFS                            (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000608)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TLBIASID_OFFS                           (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000610)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TLBIVMID_OFFS                           (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000614)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TLBIALL_OFFS                            (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000618)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TLBIVAL_OFFS                            (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000620)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TLBIVAAL_OFFS                           (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000628)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TLBSYNC_OFFS                            (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x000007f0)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_TLBSTATUS_OFFS                          (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x000007f4)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_ATS1PR_OFFS                             (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000800)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_ATS1PW_OFFS                             (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000808)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_ATS1UR_OFFS                             (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000810)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_ATS1UW_OFFS                             (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000818)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_ATSR_OFFS                               (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x000008f0)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMXEVCNTRn_OFFS(n)                      (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000e00 + 0x4 * (n))
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMXEVCNTRn_MAXn                                  7
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMXEVTYPERn_OFFS(n)                     (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000e80 + 0x4 * (n))
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMXEVTYPERn_MAXn                                 7
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMCFGR_OFFS                             (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f00)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMCR_OFFS                               (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f04)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMCEID0_OFFS                            (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f20)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMCEID1_OFFS                            (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f24)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMCNTENSET_OFFS                         (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f40)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMCNTENCLR_OFFS                         (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f44)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMINTENSET_OFFS                         (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f48)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMINTENCLR_OFFS                         (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f4c)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMOVSCLR_OFFS                           (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f50)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMOVSSET_OFFS                           (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000f58)
#define HWIO_MMSS_VBIF_CB2_SMMU_CBN_PMAUTHSTATUS_OFFS                       (MMSS_VBIF_CB2_CB2_MM_MMU_CONTEXT_BANK_REG_BASE_OFFS + 0x00000fb8)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_MM_MMU_GLOBAL0
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS                           0x00128000
#define HWIO_MMSS_VBIF_SMMU_CR0_OFFS                                     (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_VBIF_SMMU_SCR1_OFFS                                    (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_VBIF_SMMU_CR2_OFFS                                     (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_VBIF_SMMU_ACR_OFFS                                     (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_VBIF_SMMU_IDR0_OFFS                                    (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_VBIF_SMMU_IDR1_OFFS                                    (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_VBIF_SMMU_IDR2_OFFS                                    (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_VBIF_SMMU_IDR3_OFFS                                    (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_VBIF_SMMU_IDR4_OFFS                                    (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_VBIF_SMMU_IDR5_OFFS                                    (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_VBIF_SMMU_IDR6_OFFS                                    (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_VBIF_SMMU_IDR7_OFFS                                    (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_VBIF_SMMU_GFAR_0_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_VBIF_SMMU_GFAR_1_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_VBIF_SMMU_GFSR_OFFS                                    (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_VBIF_SMMU_GFSRRESTORE_OFFS                             (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_VBIF_SMMU_GFSYNR0_OFFS                                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_VBIF_SMMU_GFSYNR1_OFFS                                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000054)
#define HWIO_MMSS_VBIF_SMMU_GFSYNR2_OFFS                                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000058)
#define HWIO_MMSS_VBIF_SMMU_TLBIALL_OFFS                                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000060)
#define HWIO_MMSS_VBIF_SMMU_TLBIVMID_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000064)
#define HWIO_MMSS_VBIF_SMMU_TLBIALLNSNH_OFFS                             (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000068)
#define HWIO_MMSS_VBIF_SMMU_TLBIALLH_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MMSS_VBIF_SMMU_TLBGSYNC_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000070)
#define HWIO_MMSS_VBIF_SMMU_TLBGSTATUS_OFFS                              (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000074)
#define HWIO_MMSS_VBIF_SMMU_TRANSBUF_READSW_OFFS                         (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000080)
#define HWIO_MMSS_VBIF_SMMU_TRANSBUF_READSWSTATUS_OFFS                   (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000084)
#define HWIO_MMSS_VBIF_SMMU_TRANSBUF_TR0_OFFS                            (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000088)
#define HWIO_MMSS_VBIF_SMMU_TRANSBUF_TR1_OFFS                            (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MMSS_VBIF_SMMU_TRANSBUF_TR2_OFFS                            (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000090)
#define HWIO_MMSS_VBIF_SMMU_TRANSBUF_DR0_OFFS                            (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000094)
#define HWIO_MMSS_VBIF_SMMU_TRANSBUF_DR1_OFFS                            (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000098)
#define HWIO_MMSS_VBIF_SMMU_TRANSBUF_DR2_OFFS                            (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MMSS_VBIF_SMMU_GATS1UR_OFFS                                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_VBIF_SMMU_GATS1UW_OFFS                                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000108)
#define HWIO_MMSS_VBIF_SMMU_GATS1PR_OFFS                                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000110)
#define HWIO_MMSS_VBIF_SMMU_GATS1PW_OFFS                                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000118)
#define HWIO_MMSS_VBIF_SMMU_GATS12UR_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000120)
#define HWIO_MMSS_VBIF_SMMU_GATS12UW_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000128)
#define HWIO_MMSS_VBIF_SMMU_GATS12PR_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000130)
#define HWIO_MMSS_VBIF_SMMU_GATS12PW_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000138)
#define HWIO_MMSS_VBIF_SMMU_GPAR_0_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_VBIF_SMMU_GPAR_1_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_VBIF_SMMU_GATSR_OFFS                                   (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000188)
#define HWIO_MMSS_VBIF_SMMU_NSCR0_OFFS                                   (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000400)
#define HWIO_MMSS_VBIF_SMMU_NSCR2_OFFS                                   (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000408)
#define HWIO_MMSS_VBIF_SMMU_NSACR_OFFS                                   (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000410)
#define HWIO_MMSS_VBIF_SMMU_NSIDR0_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000420)
#define HWIO_MMSS_VBIF_SMMU_NSIDR1_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000424)
#define HWIO_MMSS_VBIF_SMMU_NSIDR2_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000428)
#define HWIO_MMSS_VBIF_SMMU_NSIDR3_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000042c)
#define HWIO_MMSS_VBIF_SMMU_NSIDR4_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000430)
#define HWIO_MMSS_VBIF_SMMU_NSIDR5_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000434)
#define HWIO_MMSS_VBIF_SMMU_NSIDR6_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000438)
#define HWIO_MMSS_VBIF_SMMU_NSIDR7_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000043c)
#define HWIO_MMSS_VBIF_SMMU_NSGFAR_0_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000440)
#define HWIO_MMSS_VBIF_SMMU_NSGFAR_1_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000444)
#define HWIO_MMSS_VBIF_SMMU_NSGFSR_OFFS                                  (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000448)
#define HWIO_MMSS_VBIF_SMMU_NSGFSRRESTORE_OFFS                           (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000044c)
#define HWIO_MMSS_VBIF_SMMU_NSGFSYNR0_OFFS                               (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000450)
#define HWIO_MMSS_VBIF_SMMU_NSGFSYNR1_OFFS                               (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000454)
#define HWIO_MMSS_VBIF_SMMU_NSGFSYNR2_OFFS                               (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000458)
#define HWIO_MMSS_VBIF_SMMU_NSTLBIALL_OFFS                               (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000460)
#define HWIO_MMSS_VBIF_SMMU_NSTLBIVMID_OFFS                              (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000464)
#define HWIO_MMSS_VBIF_SMMU_NSTLBIALLNSNH_OFFS                           (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000468)
#define HWIO_MMSS_VBIF_SMMU_NSTLBIALLH_OFFS                              (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000046c)
#define HWIO_MMSS_VBIF_SMMU_NSTLBGSYNC_OFFS                              (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000470)
#define HWIO_MMSS_VBIF_SMMU_NSTLBGSTATUS_OFFS                            (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000474)
#define HWIO_MMSS_VBIF_SMMU_NSTRANSBUF_READSW_OFFS                       (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000480)
#define HWIO_MMSS_VBIF_SMMU_NSTRANSBUF_READSWSTATUS_OFFS                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000484)
#define HWIO_MMSS_VBIF_SMMU_NSTRANSBUF_TR0_OFFS                          (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000488)
#define HWIO_MMSS_VBIF_SMMU_NSTRANSBUF_TR1_OFFS                          (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000048c)
#define HWIO_MMSS_VBIF_SMMU_NSTRANSBUF_TR2_OFFS                          (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000490)
#define HWIO_MMSS_VBIF_SMMU_NSTRANSBUF_DR0_OFFS                          (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000494)
#define HWIO_MMSS_VBIF_SMMU_NSTRANSBUF_DR1_OFFS                          (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000498)
#define HWIO_MMSS_VBIF_SMMU_NSTRANSBUF_DR2_OFFS                          (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x0000049c)
#define HWIO_MMSS_VBIF_SMMU_NSGATS1UR_OFFS                               (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000500)
#define HWIO_MMSS_VBIF_SMMU_NSGATS1UW_OFFS                               (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000508)
#define HWIO_MMSS_VBIF_SMMU_NSGATS1PR_OFFS                               (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000510)
#define HWIO_MMSS_VBIF_SMMU_NSGATS1PW_OFFS                               (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000518)
#define HWIO_MMSS_VBIF_SMMU_NSGATS12UR_OFFS                              (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000520)
#define HWIO_MMSS_VBIF_SMMU_NSGATS12UW_OFFS                              (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000528)
#define HWIO_MMSS_VBIF_SMMU_NSGATS12PR_OFFS                              (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000530)
#define HWIO_MMSS_VBIF_SMMU_NSGATS12PW_OFFS                              (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000538)
#define HWIO_MMSS_VBIF_SMMU_NSGPAR_0_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000580)
#define HWIO_MMSS_VBIF_SMMU_NSGPAR_1_OFFS                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000584)
#define HWIO_MMSS_VBIF_SMMU_NSGATSR_OFFS                                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000588)
#define HWIO_MMSS_VBIF_SMMU_SMRn_OFFS(n)                                 (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000800 + 0x4 * (n))
#define HWIO_MMSS_VBIF_SMMU_SMRn_MAXn_100                                           127
#define HWIO_MMSS_VBIF_SMMU_S2CRn_OFFS(n)                                (MMSS_VBIF_MM_MMU_GLOBAL0_REG_BASE_OFFS + 0x00000c00 + 0x4 * (n))
#define HWIO_MMSS_VBIF_SMMU_S2CRn_MAXn_100                                          127
/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_MM_MMU_GLOBAL1
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_MM_MMU_GLOBAL1_REG_BASE_OFFS                 0x00129000
#define HWIO_MMSS_VBIF_SMMU_CBARn_OFFS(n)                      (MMSS_VBIF_MM_MMU_GLOBAL1_REG_BASE_OFFS + 0x00000000 + 0x4 * (n))
#define HWIO_MMSS_VBIF_SMMU_CBARn_MAXn_100                                127
#define HWIO_MMSS_VBIF_SMMU_CBFRSYNRAn_OFFS(n)                 (MMSS_VBIF_MM_MMU_GLOBAL1_REG_BASE_OFFS + 0x00000400 + 0x4 * (n))
#define HWIO_MMSS_VBIF_SMMU_CBFRSYNRAn_MAXn_100                           127
/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_MM_MMU_IMPL_DEF
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS                                                              0x0012a000
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_MICRO_MMU_CTRL_OFFS                                                      (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000000)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_CR_OFFS                                                                  (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000004)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_0_OFFS                                                            (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000008)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_1_OFFS                                                            (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_2_OFFS                                                            (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000010)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_3_OFFS                                                            (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000014)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_4_OFFS                                                            (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000018)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_5_OFFS                                                            (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_6_OFFS                                                            (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000020)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_7_OFFS                                                            (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000024)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_8_OFFS                                                            (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000028)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_9_OFFS                                                            (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_10_OFFS                                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000030)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_11_OFFS                                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000034)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_SS2TBN_12_OFFS                                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000038)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_PREDICTION_OVERRIDE0_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_PREDICTION_OVERRIDE1_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000040)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_PREDICTION_DIRECTION0_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000044)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_PREDICTION_DIRECTION1_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000048)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_PREDICTION_DISABLE0_OFFS                                                 (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_PREDICTION_DISABLE1_OFFS                                                 (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000050)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_0_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_1_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_2_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_3_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_4_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000bc)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_5_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_6_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_7_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_8_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_9_OFFS                                                (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_10_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_11_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_12_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_13_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_14_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_15_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_16_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_17_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_18_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_19_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_20_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000000fc)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_TLB_LOWER_POINTERS_21_OFFS                                               (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000100)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_0_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000015c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_1_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000160)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_2_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000164)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_3_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000168)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_4_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000016c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_5_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000170)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_6_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000174)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_7_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000178)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_8_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000017c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_9_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000180)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_10_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000184)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_11_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000188)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_12_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000018c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_13_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000190)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_14_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000194)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_15_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000198)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_16_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000019c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_17_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000001a0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_18_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000001a4)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_19_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000001a8)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_20_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000001ac)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_LOWER_POINTERS_21_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000001b0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_0_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_1_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000210)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_2_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000214)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_3_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000218)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_4_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_5_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000220)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_6_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000224)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_7_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000228)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_8_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_9_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000230)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_10_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000234)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_11_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000238)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_12_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_13_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000240)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_14_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000244)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_15_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000248)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_16_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_17_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000250)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_18_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000254)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_19_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000258)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_20_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000025c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_LOWER_POINTERS_21_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000260)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_0_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002bc)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_1_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002c0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_2_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002c4)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_3_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002c8)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_4_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002cc)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_5_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002d0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_6_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002d4)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_7_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002d8)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_8_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002dc)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_9_OFFS                                           (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002e0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_10_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002e4)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_11_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002e8)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_12_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002ec)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_13_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002f0)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_14_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002f4)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_15_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002f8)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_16_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x000002fc)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_17_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000300)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_18_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000304)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_19_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000308)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_20_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000030c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_LOWER_POINTERS_21_OFFS                                          (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000310)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH0_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000514)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH1_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000518)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH2_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000051c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH3_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000520)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH4_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000524)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH5_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000528)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH6_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000052c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH7_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000530)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH8_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000534)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH9_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000538)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L1_BFB_WIDTH10_OFFS                                                    (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000053c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH0_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000540)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH1_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000544)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH2_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000548)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH3_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000054c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH4_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000550)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH5_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000554)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH6_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000558)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH7_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000055c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH8_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000560)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH9_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000564)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L2_BFB_WIDTH10_OFFS                                                    (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000568)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH0_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000056c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH1_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000570)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH2_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000574)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH3_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000578)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH4_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000057c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH5_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000580)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH6_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000584)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH7_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000588)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH8_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x0000058c)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH9_OFFS                                                     (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000590)
#define HWIO_MMSS_VBIF_SMMU_IMPLDEF_S1L3_BFB_WIDTH10_OFFS                                                    (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000594)
#define HWIO_MMSS_VBIF_SMMU_AS2CRn_OFFS(n)                                                                   (MMSS_VBIF_MM_MMU_IMPL_DEF_REG_BASE_OFFS + 0x00000c00 + 0x4 * (n))
#define HWIO_MMSS_VBIF_SMMU_AS2CRn_MAXn_100                                                                             127
/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_MM_MMU_PERF_MON
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS                0x0012b000
#define HWIO_MMSS_VBIF_PMXEVCNTRn_OFFS(n)                      (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000000 + 0x4 * (n))
#define HWIO_MMSS_VBIF_PMXEVCNTRn_MAXn                                  7
#define HWIO_MMSS_VBIF_PMXEVTYPERn_OFFS(n)                     (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000400 + 0x4 * (n))
#define HWIO_MMSS_VBIF_PMXEVTYPERn_MAXn                                 7
#define HWIO_MMSS_VBIF_PMCGCR0_OFFS                            (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000800)
#define HWIO_MMSS_VBIF_PMCGSMR0_OFFS                           (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000a00)
#define HWIO_MMSS_VBIF_PMCNTENSET0_OFFS                        (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000c00)
#define HWIO_MMSS_VBIF_PMCNTENCLR0_OFFS                        (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000c20)
#define HWIO_MMSS_VBIF_PMINTENSET0_OFFS                        (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000c40)
#define HWIO_MMSS_VBIF_PMINTENCLR0_OFFS                        (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000c60)
#define HWIO_MMSS_VBIF_PMOVSCLR0_OFFS                          (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000c80)
#define HWIO_MMSS_VBIF_PMOVSSET0_OFFS                          (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000cc0)
#define HWIO_MMSS_VBIF_PMCGFILTER0_OFFS                        (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000d80)
#define HWIO_MMSS_VBIF_PMCFGR_OFFS                             (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000e00)
#define HWIO_MMSS_VBIF_PMCR_OFFS                               (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000e04)
#define HWIO_MMSS_VBIF_PMCEID0_OFFS                            (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000e20)
#define HWIO_MMSS_VBIF_PMCEID1_OFFS                            (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000e24)
#define HWIO_MMSS_VBIF_PMAUTHSTATUS_OFFS                       (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000fb8)
#define HWIO_MMSS_VBIF_PMDEVTYPE_OFFS                          (MMSS_VBIF_MM_MMU_PERF_MON_REG_BASE_OFFS + 0x00000fcc)
/*----------------------------------------------------------------------------
 * MODULE: MMSS_VBIF_MM_MMU_SSD
 *--------------------------------------------------------------------------*/
#define MMSS_VBIF_MM_MMU_SSD_REG_BASE_OFFS                0x0012c000
#define HWIO_MMSS_VBIF_SMMU_SSDRn_OFFS(n)                 (MMSS_VBIF_MM_MMU_SSD_REG_BASE_OFFS + 0x00000000 + 0x4 * (n))
#define HWIO_MMSS_VBIF_SMMU_SSDRn_MAXn_100                          1023
#endif /* __MDSSREG_1_0_0_H__ */
