$comment
	File created using the following command:
		vcd file lab5_2.msim.vcd -direction
$end
$date
	Wed Oct 09 11:58:33 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab5_2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 7 " da [6:0] $end
$var reg 7 # db [6:0] $end
$var wire 1 $ q [13] $end
$var wire 1 % q [12] $end
$var wire 1 & q [11] $end
$var wire 1 ' q [10] $end
$var wire 1 ( q [9] $end
$var wire 1 ) q [8] $end
$var wire 1 * q [7] $end
$var wire 1 + q [6] $end
$var wire 1 , q [5] $end
$var wire 1 - q [4] $end
$var wire 1 . q [3] $end
$var wire 1 / q [2] $end
$var wire 1 0 q [1] $end
$var wire 1 1 q [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 q[0]~output_o $end
$var wire 1 9 q[1]~output_o $end
$var wire 1 : q[2]~output_o $end
$var wire 1 ; q[3]~output_o $end
$var wire 1 < q[4]~output_o $end
$var wire 1 = q[5]~output_o $end
$var wire 1 > q[6]~output_o $end
$var wire 1 ? q[7]~output_o $end
$var wire 1 @ q[8]~output_o $end
$var wire 1 A q[9]~output_o $end
$var wire 1 B q[10]~output_o $end
$var wire 1 C q[11]~output_o $end
$var wire 1 D q[12]~output_o $end
$var wire 1 E q[13]~output_o $end
$var wire 1 F clk~input_o $end
$var wire 1 G clk~inputclkctrl_outclk $end
$var wire 1 H da[6]~input_o $end
$var wire 1 I ta[6]~feeder_combout $end
$var wire 1 J db[0]~input_o $end
$var wire 1 K tb[0]~feeder_combout $end
$var wire 1 L db[1]~input_o $end
$var wire 1 M db[2]~input_o $end
$var wire 1 N tb[2]~feeder_combout $end
$var wire 1 O db[3]~input_o $end
$var wire 1 P db[4]~input_o $end
$var wire 1 Q tb[4]~feeder_combout $end
$var wire 1 R db[5]~input_o $end
$var wire 1 S tb[5]~feeder_combout $end
$var wire 1 T db[6]~input_o $end
$var wire 1 U tb[6]~feeder_combout $end
$var wire 1 V da[0]~input_o $end
$var wire 1 W ta[0]~feeder_combout $end
$var wire 1 X da[1]~input_o $end
$var wire 1 Y ta[1]~feeder_combout $end
$var wire 1 Z da[2]~input_o $end
$var wire 1 [ ta[2]~feeder_combout $end
$var wire 1 \ da[3]~input_o $end
$var wire 1 ] ta[3]~feeder_combout $end
$var wire 1 ^ da[4]~input_o $end
$var wire 1 _ ta[4]~feeder_combout $end
$var wire 1 ` da[5]~input_o $end
$var wire 1 a ta[5]~feeder_combout $end
$var wire 1 b rom_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 c rom_rtl_0|auto_generated|ram_block1a14~portadataout $end
$var wire 1 d rom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout $end
$var wire 1 e rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout $end
$var wire 1 f rom_rtl_0|auto_generated|ram_block1a15~portadataout $end
$var wire 1 g rom_rtl_0|auto_generated|ram_block1a1~portadataout $end
$var wire 1 h rom_rtl_0|auto_generated|mux2|result_node[1]~1_combout $end
$var wire 1 i rom_rtl_0|auto_generated|ram_block1a2~portadataout $end
$var wire 1 j rom_rtl_0|auto_generated|ram_block1a16~portadataout $end
$var wire 1 k rom_rtl_0|auto_generated|mux2|result_node[2]~2_combout $end
$var wire 1 l rom_rtl_0|auto_generated|ram_block1a3~portadataout $end
$var wire 1 m rom_rtl_0|auto_generated|ram_block1a17~portadataout $end
$var wire 1 n rom_rtl_0|auto_generated|mux2|result_node[3]~3_combout $end
$var wire 1 o rom_rtl_0|auto_generated|ram_block1a18~portadataout $end
$var wire 1 p rom_rtl_0|auto_generated|ram_block1a4~portadataout $end
$var wire 1 q rom_rtl_0|auto_generated|mux2|result_node[4]~4_combout $end
$var wire 1 r rom_rtl_0|auto_generated|ram_block1a5~portadataout $end
$var wire 1 s rom_rtl_0|auto_generated|ram_block1a19~portadataout $end
$var wire 1 t rom_rtl_0|auto_generated|mux2|result_node[5]~5_combout $end
$var wire 1 u rom_rtl_0|auto_generated|ram_block1a20~portadataout $end
$var wire 1 v rom_rtl_0|auto_generated|ram_block1a6~portadataout $end
$var wire 1 w rom_rtl_0|auto_generated|mux2|result_node[6]~6_combout $end
$var wire 1 x rom_rtl_0|auto_generated|ram_block1a7~portadataout $end
$var wire 1 y rom_rtl_0|auto_generated|ram_block1a21~portadataout $end
$var wire 1 z rom_rtl_0|auto_generated|mux2|result_node[7]~7_combout $end
$var wire 1 { rom_rtl_0|auto_generated|ram_block1a22~portadataout $end
$var wire 1 | rom_rtl_0|auto_generated|ram_block1a8~portadataout $end
$var wire 1 } rom_rtl_0|auto_generated|mux2|result_node[8]~8_combout $end
$var wire 1 ~ rom_rtl_0|auto_generated|ram_block1a9~portadataout $end
$var wire 1 !! rom_rtl_0|auto_generated|ram_block1a23~portadataout $end
$var wire 1 "! rom_rtl_0|auto_generated|mux2|result_node[9]~9_combout $end
$var wire 1 #! rom_rtl_0|auto_generated|ram_block1a24~portadataout $end
$var wire 1 $! rom_rtl_0|auto_generated|ram_block1a10~portadataout $end
$var wire 1 %! rom_rtl_0|auto_generated|mux2|result_node[10]~10_combout $end
$var wire 1 &! rom_rtl_0|auto_generated|ram_block1a11~portadataout $end
$var wire 1 '! rom_rtl_0|auto_generated|ram_block1a25~portadataout $end
$var wire 1 (! rom_rtl_0|auto_generated|mux2|result_node[11]~11_combout $end
$var wire 1 )! rom_rtl_0|auto_generated|ram_block1a26~portadataout $end
$var wire 1 *! rom_rtl_0|auto_generated|ram_block1a12~portadataout $end
$var wire 1 +! rom_rtl_0|auto_generated|mux2|result_node[12]~12_combout $end
$var wire 1 ,! rom_rtl_0|auto_generated|ram_block1a13~portadataout $end
$var wire 1 -! rom_rtl_0|auto_generated|ram_block1a27~portadataout $end
$var wire 1 .! rom_rtl_0|auto_generated|mux2|result_node[13]~13_combout $end
$var wire 1 /! rom_rtl_0|auto_generated|address_reg_a [0] $end
$var wire 1 0! ta [6] $end
$var wire 1 1! ta [5] $end
$var wire 1 2! ta [4] $end
$var wire 1 3! ta [3] $end
$var wire 1 4! ta [2] $end
$var wire 1 5! ta [1] $end
$var wire 1 6! ta [0] $end
$var wire 1 7! tb [6] $end
$var wire 1 8! tb [5] $end
$var wire 1 9! tb [4] $end
$var wire 1 :! tb [3] $end
$var wire 1 ;! tb [2] $end
$var wire 1 <! tb [1] $end
$var wire 1 =! tb [0] $end
$var wire 1 >! rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 ?! rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 @! rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 A! rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 B! rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$var wire 1 C! rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 D! rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0] $end
$var wire 1 E! rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 F! rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 G! rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 H! rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0] $end
$var wire 1 I! rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 J! rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0] $end
$var wire 1 K! rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 L! rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0] $end
$var wire 1 M! rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 N! rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0] $end
$var wire 1 O! rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 P! rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0] $end
$var wire 1 Q! rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 R! rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0] $end
$var wire 1 S! rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 T! rom_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0] $end
$var wire 1 U! rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 V! rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0] $end
$var wire 1 W! rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 X! rom_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0] $end
$var wire 1 Y! rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
02
13
x4
15
16
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
06!
05!
04!
03!
02!
01!
00!
0=!
0<!
0;!
0:!
09!
08!
07!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
$end
#10000
1!
1F
1G
#20000
0!
0F
0G
#30000
1!
1F
1G
#40000
b1000 "
b1100 "
b1101 "
b1000 #
b1010 #
0!
1L
1O
1V
1Z
1\
0F
0G
1W
1[
1]
#50000
1!
1F
1G
13!
14!
16!
1:!
1<!
#60000
b10 #
b0 #
0!
0L
0O
0F
0G
#70000
1!
1F
1G
0:!
0<!
#70001
1M!
1A!
1g
1x
1h
1z
1?
19
10
1*
#80000
0!
0F
0G
#90000
1!
1F
1G
#90001
0M!
0A!
0g
0x
0h
0z
0?
09
00
0*
#100000
b100 #
b101 #
0!
1J
1M
0F
0G
1K
1N
#110000
1!
1F
1G
1;!
1=!
#120000
b1 #
b0 #
0!
0J
0M
0F
0G
0K
0N
#130000
1!
1F
1G
0;!
0=!
#130001
1K!
1?!
1b
1v
1e
1w
1>
18
11
1+
#140000
0!
0F
0G
#150000
1!
1F
1G
#150001
0K!
0?!
0b
0v
0e
0w
0>
08
01
0+
#160000
0!
0F
0G
#170000
1!
1F
1G
#180000
0!
0F
0G
#190000
1!
1F
1G
#200000
0!
0F
0G
#210000
1!
1F
1G
#220000
b101 "
b1 "
b1 #
0!
1J
0Z
0\
0F
0G
1K
0[
0]
#230000
1!
1F
1G
03!
04!
1=!
#240000
0!
0F
0G
#250000
1!
1F
1G
#250001
1?!
1b
1e
18
11
#260000
b11 #
b10 #
0!
0J
1L
0F
0G
0K
#270000
1!
1F
1G
1<!
0=!
#280000
0!
0F
0G
#290000
1!
1F
1G
#290001
1A!
0?!
0b
1g
0e
1h
19
08
01
10
#300000
b11 #
0!
1J
0F
0G
1K
#310000
1!
1F
1G
1=!
#320000
0!
0F
0G
#330000
1!
1F
1G
#330001
1?!
1b
1e
18
11
#340000
b111 #
b101 #
b100 #
0!
0J
0L
1M
0F
0G
0K
1N
#350000
1!
1F
1G
1;!
0<!
0=!
#360000
0!
0F
0G
#370000
1!
1F
1G
#370001
1C!
0A!
0?!
0b
0g
1i
0e
0h
1k
1:
09
08
01
00
1/
#380000
b101 #
0!
1J
0F
0G
1K
#390000
1!
1F
1G
1=!
#400000
0!
0F
0G
#410000
1!
1F
1G
#410001
1?!
1b
1e
18
11
#420000
b111 #
b110 #
0!
0J
1L
0F
0G
0K
#430000
1!
1F
1G
1<!
0=!
#440000
0!
0F
0G
#450000
1!
1F
1G
#450001
1A!
0?!
0b
1g
0e
1h
19
08
01
10
#460000
b111 #
0!
1J
0F
0G
1K
#470000
1!
1F
1G
1=!
#480000
0!
0F
0G
#490000
1!
1F
1G
#490001
1?!
1b
1e
18
11
#500000
b1111 #
b1011 #
b1001 #
b1000 #
0!
0J
0L
0M
1O
0F
0G
0K
0N
#510000
1!
1F
1G
1:!
0;!
0<!
0=!
#520000
0!
0F
0G
#530000
1!
1F
1G
#530001
1E!
0C!
0A!
0?!
0b
0g
0i
1l
0e
0h
0k
1n
1;
0:
09
08
01
00
0/
1.
#540000
b1001 #
0!
1J
0F
0G
1K
#550000
1!
1F
1G
1=!
#560000
0!
0F
0G
#570000
1!
1F
1G
#570001
1?!
1b
1e
18
11
#580000
b1011 #
b1010 #
0!
0J
1L
0F
0G
0K
#590000
1!
1F
1G
1<!
0=!
#600000
0!
0F
0G
#610000
1!
1F
1G
#610001
1A!
0?!
0b
1g
0e
1h
19
08
01
10
#620000
b0 "
b10 #
b0 #
0!
0L
0O
0V
0F
0G
0W
#630000
1!
1F
1G
06!
0:!
0<!
#640000
0!
0F
0G
#650000
1!
1F
1G
#650001
0E!
0A!
0g
0l
0h
0n
0;
09
00
0.
#660000
0!
0F
0G
#670000
1!
1F
1G
#680000
0!
0F
0G
#690000
1!
1F
1G
#700000
0!
0F
0G
#710000
1!
1F
1G
#720000
0!
0F
0G
#730000
1!
1F
1G
#740000
0!
0F
0G
#750000
1!
1F
1G
#760000
0!
0F
0G
#770000
1!
1F
1G
#780000
0!
0F
0G
#790000
1!
1F
1G
#800000
0!
0F
0G
#810000
1!
1F
1G
#820000
0!
0F
0G
#830000
1!
1F
1G
#840000
0!
0F
0G
#850000
1!
1F
1G
#860000
0!
0F
0G
#870000
1!
1F
1G
#880000
0!
0F
0G
#890000
1!
1F
1G
#900000
0!
0F
0G
#910000
1!
1F
1G
#920000
0!
0F
0G
#930000
1!
1F
1G
#940000
0!
0F
0G
#950000
1!
1F
1G
#960000
0!
0F
0G
#970000
1!
1F
1G
#980000
0!
0F
0G
#990000
1!
1F
1G
#1000000
