unsigned int jz4780_nemc_num_banks(struct device *dev)\r\n{\r\nconst __be32 *prop;\r\nunsigned int bank, count = 0;\r\nunsigned long referenced = 0;\r\nint i = 0;\r\nwhile ((prop = of_get_address(dev->of_node, i++, NULL, NULL))) {\r\nbank = of_read_number(prop, 1);\r\nif (!(referenced & BIT(bank))) {\r\nreferenced |= BIT(bank);\r\ncount++;\r\n}\r\n}\r\nreturn count;\r\n}\r\nvoid jz4780_nemc_set_type(struct device *dev, unsigned int bank,\r\nenum jz4780_nemc_bank_type type)\r\n{\r\nstruct jz4780_nemc *nemc = dev_get_drvdata(dev->parent);\r\nuint32_t nfcsr;\r\nnfcsr = readl(nemc->base + NEMC_NFCSR);\r\nswitch (type) {\r\ncase JZ4780_NEMC_BANK_SRAM:\r\nnfcsr &= ~(NEMC_NFCSR_TNFEn(bank) | NEMC_NFCSR_NFEn(bank));\r\nbreak;\r\ncase JZ4780_NEMC_BANK_NAND:\r\nnfcsr &= ~NEMC_NFCSR_TNFEn(bank);\r\nnfcsr |= NEMC_NFCSR_NFEn(bank);\r\nbreak;\r\n}\r\nwritel(nfcsr, nemc->base + NEMC_NFCSR);\r\n}\r\nvoid jz4780_nemc_assert(struct device *dev, unsigned int bank, bool assert)\r\n{\r\nstruct jz4780_nemc *nemc = dev_get_drvdata(dev->parent);\r\nuint32_t nfcsr;\r\nnfcsr = readl(nemc->base + NEMC_NFCSR);\r\nif (assert)\r\nnfcsr |= NEMC_NFCSR_NFCEn(bank);\r\nelse\r\nnfcsr &= ~NEMC_NFCSR_NFCEn(bank);\r\nwritel(nfcsr, nemc->base + NEMC_NFCSR);\r\n}\r\nstatic uint32_t jz4780_nemc_clk_period(struct jz4780_nemc *nemc)\r\n{\r\nunsigned long rate;\r\nrate = clk_get_rate(nemc->clk);\r\nif (!rate)\r\nreturn 0;\r\nreturn div64_ul(1000000000000ull, rate);\r\n}\r\nstatic uint32_t jz4780_nemc_ns_to_cycles(struct jz4780_nemc *nemc, uint32_t ns)\r\n{\r\nreturn ((ns * 1000) + nemc->clk_period - 1) / nemc->clk_period;\r\n}\r\nstatic bool jz4780_nemc_configure_bank(struct jz4780_nemc *nemc,\r\nunsigned int bank,\r\nstruct device_node *node)\r\n{\r\nuint32_t smcr, val, cycles;\r\nstatic const uint32_t convert_tBP_tAW[] = {\r\n0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10,\r\n11, 11,\r\n12, 12, 12,\r\n13, 13, 13, 13, 13,\r\n14, 14, 14, 14, 14,\r\n15, 15, 15, 15, 15, 15\r\n};\r\nsmcr = readl(nemc->base + NEMC_SMCRn(bank));\r\nsmcr &= ~NEMC_SMCR_SMT;\r\nif (!of_property_read_u32(node, "ingenic,nemc-bus-width", &val)) {\r\nsmcr &= ~NEMC_SMCR_BW_MASK;\r\nswitch (val) {\r\ncase 8:\r\nsmcr |= NEMC_SMCR_BW_8;\r\nbreak;\r\ndefault:\r\ndev_err(nemc->dev, "unsupported bus width: %u\n", val);\r\nreturn false;\r\n}\r\n}\r\nif (of_property_read_u32(node, "ingenic,nemc-tAS", &val) == 0) {\r\nsmcr &= ~NEMC_SMCR_TAS_MASK;\r\ncycles = jz4780_nemc_ns_to_cycles(nemc, val);\r\nif (cycles > 15) {\r\ndev_err(nemc->dev, "tAS %u is too high (%u cycles)\n",\r\nval, cycles);\r\nreturn false;\r\n}\r\nsmcr |= cycles << NEMC_SMCR_TAS_SHIFT;\r\n}\r\nif (of_property_read_u32(node, "ingenic,nemc-tAH", &val) == 0) {\r\nsmcr &= ~NEMC_SMCR_TAH_MASK;\r\ncycles = jz4780_nemc_ns_to_cycles(nemc, val);\r\nif (cycles > 15) {\r\ndev_err(nemc->dev, "tAH %u is too high (%u cycles)\n",\r\nval, cycles);\r\nreturn false;\r\n}\r\nsmcr |= cycles << NEMC_SMCR_TAH_SHIFT;\r\n}\r\nif (of_property_read_u32(node, "ingenic,nemc-tBP", &val) == 0) {\r\nsmcr &= ~NEMC_SMCR_TBP_MASK;\r\ncycles = jz4780_nemc_ns_to_cycles(nemc, val);\r\nif (cycles > 31) {\r\ndev_err(nemc->dev, "tBP %u is too high (%u cycles)\n",\r\nval, cycles);\r\nreturn false;\r\n}\r\nsmcr |= convert_tBP_tAW[cycles] << NEMC_SMCR_TBP_SHIFT;\r\n}\r\nif (of_property_read_u32(node, "ingenic,nemc-tAW", &val) == 0) {\r\nsmcr &= ~NEMC_SMCR_TAW_MASK;\r\ncycles = jz4780_nemc_ns_to_cycles(nemc, val);\r\nif (cycles > 31) {\r\ndev_err(nemc->dev, "tAW %u is too high (%u cycles)\n",\r\nval, cycles);\r\nreturn false;\r\n}\r\nsmcr |= convert_tBP_tAW[cycles] << NEMC_SMCR_TAW_SHIFT;\r\n}\r\nif (of_property_read_u32(node, "ingenic,nemc-tSTRV", &val) == 0) {\r\nsmcr &= ~NEMC_SMCR_TSTRV_MASK;\r\ncycles = jz4780_nemc_ns_to_cycles(nemc, val);\r\nif (cycles > 63) {\r\ndev_err(nemc->dev, "tSTRV %u is too high (%u cycles)\n",\r\nval, cycles);\r\nreturn false;\r\n}\r\nsmcr |= cycles << NEMC_SMCR_TSTRV_SHIFT;\r\n}\r\nwritel(smcr, nemc->base + NEMC_SMCRn(bank));\r\nreturn true;\r\n}\r\nstatic int jz4780_nemc_probe(struct platform_device *pdev)\r\n{\r\nstruct device *dev = &pdev->dev;\r\nstruct jz4780_nemc *nemc;\r\nstruct resource *res;\r\nstruct device_node *child;\r\nconst __be32 *prop;\r\nunsigned int bank;\r\nunsigned long referenced;\r\nint i, ret;\r\nnemc = devm_kzalloc(dev, sizeof(*nemc), GFP_KERNEL);\r\nif (!nemc)\r\nreturn -ENOMEM;\r\nspin_lock_init(&nemc->lock);\r\nnemc->dev = dev;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nnemc->base = devm_ioremap_resource(dev, res);\r\nif (IS_ERR(nemc->base)) {\r\ndev_err(dev, "failed to get I/O memory\n");\r\nreturn PTR_ERR(nemc->base);\r\n}\r\nwritel(0, nemc->base + NEMC_NFCSR);\r\nnemc->clk = devm_clk_get(dev, NULL);\r\nif (IS_ERR(nemc->clk)) {\r\ndev_err(dev, "failed to get clock\n");\r\nreturn PTR_ERR(nemc->clk);\r\n}\r\nret = clk_prepare_enable(nemc->clk);\r\nif (ret) {\r\ndev_err(dev, "failed to enable clock: %d\n", ret);\r\nreturn ret;\r\n}\r\nnemc->clk_period = jz4780_nemc_clk_period(nemc);\r\nif (!nemc->clk_period) {\r\ndev_err(dev, "failed to calculate clock period\n");\r\nclk_disable_unprepare(nemc->clk);\r\nreturn -EINVAL;\r\n}\r\nfor_each_child_of_node(nemc->dev->of_node, child) {\r\nreferenced = 0;\r\ni = 0;\r\nwhile ((prop = of_get_address(child, i++, NULL, NULL))) {\r\nbank = of_read_number(prop, 1);\r\nif (bank < 1 || bank >= JZ4780_NEMC_NUM_BANKS) {\r\ndev_err(nemc->dev,\r\n"%s requests invalid bank %u\n",\r\nchild->full_name, bank);\r\nreferenced = 0;\r\nbreak;\r\n}\r\nreferenced |= BIT(bank);\r\n}\r\nif (!referenced) {\r\ndev_err(nemc->dev, "%s has no addresses\n",\r\nchild->full_name);\r\ncontinue;\r\n} else if (nemc->banks_present & referenced) {\r\ndev_err(nemc->dev, "%s conflicts with another node\n",\r\nchild->full_name);\r\ncontinue;\r\n}\r\nfor_each_set_bit(bank, &referenced, JZ4780_NEMC_NUM_BANKS) {\r\nif (!jz4780_nemc_configure_bank(nemc, bank, child)) {\r\nreferenced = 0;\r\nbreak;\r\n}\r\n}\r\nif (referenced) {\r\nif (of_platform_device_create(child, NULL, nemc->dev))\r\nnemc->banks_present |= referenced;\r\n}\r\n}\r\nplatform_set_drvdata(pdev, nemc);\r\ndev_info(dev, "JZ4780 NEMC initialised\n");\r\nreturn 0;\r\n}\r\nstatic int jz4780_nemc_remove(struct platform_device *pdev)\r\n{\r\nstruct jz4780_nemc *nemc = platform_get_drvdata(pdev);\r\nclk_disable_unprepare(nemc->clk);\r\nreturn 0;\r\n}\r\nstatic int __init jz4780_nemc_init(void)\r\n{\r\nreturn platform_driver_register(&jz4780_nemc_driver);\r\n}
