	component Core is
		port (
			audio_and_video_config_external_interface_SDAT : inout std_logic := 'X'; -- SDAT
			audio_and_video_config_external_interface_SCLK : out   std_logic;        -- SCLK
			audio_external_interface_ADCDAT                : in    std_logic := 'X'; -- ADCDAT
			audio_external_interface_ADCLRCK               : in    std_logic := 'X'; -- ADCLRCK
			audio_external_interface_BCLK                  : in    std_logic := 'X'; -- BCLK
			audio_external_interface_DACDAT                : out   std_logic;        -- DACDAT
			audio_external_interface_DACLRCK               : in    std_logic := 'X'; -- DACLRCK
			clk_clk                                        : in    std_logic := 'X'; -- clk
			clock_bridge_out_clk_clk                       : out   std_logic;        -- clk
			nios2_cpu_debug_reset_request_reset            : out   std_logic;        -- reset
			reset_reset_n                                  : in    std_logic := 'X'  -- reset_n
		);
	end component Core;

