
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000035c  00800100  00002d66  00002dfa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002d66  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000011e  0080045c  0080045c  00003156  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00003158  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00003824  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002c0  00000000  00000000  000038b0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000053de  00000000  00000000  00003b70  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001631  00000000  00000000  00008f4e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001e3c  00000000  00000000  0000a57f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c1c  00000000  00000000  0000c3bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001361  00000000  00000000  0000cfd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003102  00000000  00000000  0000e339  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 dc 14 	jmp	0x29b8	; 0x29b8 <__vector_12>
      34:	0c 94 09 15 	jmp	0x2a12	; 0x2a12 <__vector_13>
      38:	0c 94 36 15 	jmp	0x2a6c	; 0x2a6c <__vector_14>
      3c:	0c 94 ea 15 	jmp	0x2bd4	; 0x2bd4 <__vector_15>
      40:	0c 94 c8 14 	jmp	0x2990	; 0x2990 <__vector_16>
      44:	0c 94 d2 14 	jmp	0x29a4	; 0x29a4 <__vector_17>
      48:	0c 94 5b 02 	jmp	0x4b6	; 0x4b6 <__vector_18>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      68:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      6c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      70:	0c 94 63 15 	jmp	0x2ac6	; 0x2ac6 <__vector_28>
      74:	0c 94 90 15 	jmp	0x2b20	; 0x2b20 <__vector_29>
      78:	0c 94 bd 15 	jmp	0x2b7a	; 0x2b7a <__vector_30>
      7c:	0c 94 f4 15 	jmp	0x2be8	; 0x2be8 <__vector_31>
      80:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      84:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      88:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      8c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      90:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	14 e0       	ldi	r17, 0x04	; 4
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e6 e6       	ldi	r30, 0x66	; 102
      a8:	fd e2       	ldi	r31, 0x2D	; 45
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0
      b0:	ac 35       	cpi	r26, 0x5C	; 92
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
      b6:	15 e0       	ldi	r17, 0x05	; 5
      b8:	ac e5       	ldi	r26, 0x5C	; 92
      ba:	b4 e0       	ldi	r27, 0x04	; 4
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	aa 37       	cpi	r26, 0x7A	; 122
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 69 00 	call	0xd2	; 0xd2 <main>
      ca:	0c 94 b1 16 	jmp	0x2d62	; 0x2d62 <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d2:	0e 94 54 14 	call	0x28a8	; 0x28a8 <main_init>
	
	while(1){	
		wdt_reset();
      d6:	a8 95       	wdr
		EventHandleEvent();
      d8:	0e 94 cd 12 	call	0x259a	; 0x259a <EventHandleEvent>
      dc:	fc cf       	rjmp	.-8      	; 0xd6 <main+0x4>

000000de <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
      de:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
      e0:	92 95       	swap	r25
      e2:	9f 70       	andi	r25, 0x0F	; 15
      e4:	90 fd       	sbrc	r25, 0
      e6:	0b c0       	rjmp	.+22     	; 0xfe <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
      e8:	e8 2f       	mov	r30, r24
      ea:	f0 e0       	ldi	r31, 0x00	; 0
      ec:	ee 0f       	add	r30, r30
      ee:	ff 1f       	adc	r31, r31
      f0:	ee 0f       	add	r30, r30
      f2:	ff 1f       	adc	r31, r31
      f4:	e3 51       	subi	r30, 0x13	; 19
      f6:	fb 4f       	sbci	r31, 0xFB	; 251
      f8:	91 e0       	ldi	r25, 0x01	; 1
      fa:	90 83       	st	Z, r25
      fc:	09 c0       	rjmp	.+18     	; 0x110 <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
      fe:	e8 2f       	mov	r30, r24
     100:	f0 e0       	ldi	r31, 0x00	; 0
     102:	ee 0f       	add	r30, r30
     104:	ff 1f       	adc	r31, r31
     106:	ee 0f       	add	r30, r30
     108:	ff 1f       	adc	r31, r31
     10a:	e3 51       	subi	r30, 0x13	; 19
     10c:	fb 4f       	sbci	r31, 0xFB	; 251
     10e:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     110:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     112:	92 95       	swap	r25
     114:	96 95       	lsr	r25
     116:	97 70       	andi	r25, 0x07	; 7
     118:	90 fd       	sbrc	r25, 0
     11a:	0b c0       	rjmp	.+22     	; 0x132 <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     11c:	e8 2f       	mov	r30, r24
     11e:	f0 e0       	ldi	r31, 0x00	; 0
     120:	ee 0f       	add	r30, r30
     122:	ff 1f       	adc	r31, r31
     124:	ee 0f       	add	r30, r30
     126:	ff 1f       	adc	r31, r31
     128:	e3 51       	subi	r30, 0x13	; 19
     12a:	fb 4f       	sbci	r31, 0xFB	; 251
     12c:	91 e0       	ldi	r25, 0x01	; 1
     12e:	91 83       	std	Z+1, r25	; 0x01
     130:	09 c0       	rjmp	.+18     	; 0x144 <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     132:	e8 2f       	mov	r30, r24
     134:	f0 e0       	ldi	r31, 0x00	; 0
     136:	ee 0f       	add	r30, r30
     138:	ff 1f       	adc	r31, r31
     13a:	ee 0f       	add	r30, r30
     13c:	ff 1f       	adc	r31, r31
     13e:	e3 51       	subi	r30, 0x13	; 19
     140:	fb 4f       	sbci	r31, 0xFB	; 251
     142:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     144:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     146:	92 95       	swap	r25
     148:	96 95       	lsr	r25
     14a:	96 95       	lsr	r25
     14c:	93 70       	andi	r25, 0x03	; 3
     14e:	90 fd       	sbrc	r25, 0
     150:	0b c0       	rjmp	.+22     	; 0x168 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     152:	e8 2f       	mov	r30, r24
     154:	f0 e0       	ldi	r31, 0x00	; 0
     156:	ee 0f       	add	r30, r30
     158:	ff 1f       	adc	r31, r31
     15a:	ee 0f       	add	r30, r30
     15c:	ff 1f       	adc	r31, r31
     15e:	e3 51       	subi	r30, 0x13	; 19
     160:	fb 4f       	sbci	r31, 0xFB	; 251
     162:	91 e0       	ldi	r25, 0x01	; 1
     164:	92 83       	std	Z+2, r25	; 0x02
     166:	09 c0       	rjmp	.+18     	; 0x17a <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     168:	e8 2f       	mov	r30, r24
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	ee 0f       	add	r30, r30
     16e:	ff 1f       	adc	r31, r31
     170:	ee 0f       	add	r30, r30
     172:	ff 1f       	adc	r31, r31
     174:	e3 51       	subi	r30, 0x13	; 19
     176:	fb 4f       	sbci	r31, 0xFB	; 251
     178:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     17a:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     17c:	96 95       	lsr	r25
     17e:	96 95       	lsr	r25
     180:	96 95       	lsr	r25
     182:	90 fd       	sbrc	r25, 0
     184:	0b c0       	rjmp	.+22     	; 0x19c <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     186:	e8 2f       	mov	r30, r24
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	ee 0f       	add	r30, r30
     18c:	ff 1f       	adc	r31, r31
     18e:	ee 0f       	add	r30, r30
     190:	ff 1f       	adc	r31, r31
     192:	e3 51       	subi	r30, 0x13	; 19
     194:	fb 4f       	sbci	r31, 0xFB	; 251
     196:	81 e0       	ldi	r24, 0x01	; 1
     198:	83 83       	std	Z+3, r24	; 0x03
     19a:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     19c:	e8 2f       	mov	r30, r24
     19e:	f0 e0       	ldi	r31, 0x00	; 0
     1a0:	ee 0f       	add	r30, r30
     1a2:	ff 1f       	adc	r31, r31
     1a4:	ee 0f       	add	r30, r30
     1a6:	ff 1f       	adc	r31, r31
     1a8:	e3 51       	subi	r30, 0x13	; 19
     1aa:	fb 4f       	sbci	r31, 0xFB	; 251
     1ac:	13 82       	std	Z+3, r1	; 0x03
     1ae:	08 95       	ret

000001b0 <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     1b0:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1b2:	76 9a       	sbi	0x0e, 6	; 14
}
     1b4:	08 95       	ret

000001b6 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     1b6:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1b8:	77 9a       	sbi	0x0e, 7	; 14
}
     1ba:	08 95       	ret

000001bc <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     1bc:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1be:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     1c0:	08 95       	ret

000001c2 <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     1c2:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     1c4:	6e 9a       	sbi	0x0d, 6	; 13
}
     1c6:	08 95       	ret

000001c8 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     1c8:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     1ca:	6f 9a       	sbi	0x0d, 7	; 13
}
     1cc:	08 95       	ret

000001ce <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     1ce:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     1d0:	24 9a       	sbi	0x04, 4	; 4

}
     1d2:	08 95       	ret

000001d4 <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     1d4:	80 91 0e 05 	lds	r24, 0x050E
     1d8:	88 23       	and	r24, r24
     1da:	21 f0       	breq	.+8      	; 0x1e4 <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     1dc:	10 92 0e 05 	sts	0x050E, r1
		display_down();
     1e0:	0e 94 7d 11 	call	0x22fa	; 0x22fa <display_down>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     1e4:	80 91 0f 05 	lds	r24, 0x050F
     1e8:	88 23       	and	r24, r24
     1ea:	21 f0       	breq	.+8      	; 0x1f4 <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     1ec:	10 92 0f 05 	sts	0x050F, r1
		display_up();		
     1f0:	0e 94 6f 11 	call	0x22de	; 0x22de <display_up>
	}
	
	/* LEDS on BUTTONS */
	if(button_state[BUTTON_ID_TV]){
     1f4:	80 91 f7 04 	lds	r24, 0x04F7
     1f8:	88 23       	and	r24, r24
     1fa:	21 f0       	breq	.+8      	; 0x204 <buttons_react+0x30>
		led_set(LED_ID_TC);
     1fc:	85 e0       	ldi	r24, 0x05	; 5
     1fe:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
     202:	03 c0       	rjmp	.+6      	; 0x20a <buttons_react+0x36>
	}else{
		led_clear(LED_ID_TC);
     204:	85 e0       	ldi	r24, 0x05	; 5
     206:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
	}
	if(button_state[BUTTON_ID_TC]){
     20a:	80 91 f3 04 	lds	r24, 0x04F3
     20e:	88 23       	and	r24, r24
     210:	21 f0       	breq	.+8      	; 0x21a <buttons_react+0x46>
		led_set(LED_ID_TV);
     212:	86 e0       	ldi	r24, 0x06	; 6
     214:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
     218:	03 c0       	rjmp	.+6      	; 0x220 <buttons_react+0x4c>
	}else{
		led_clear(LED_ID_TV);
     21a:	86 e0       	ldi	r24, 0x06	; 6
     21c:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
	}
	
	if(button_state[BUTTON_ID_RECUP]){
     220:	80 91 f0 04 	lds	r24, 0x04F0
     224:	88 23       	and	r24, r24
     226:	21 f0       	breq	.+8      	; 0x230 <buttons_react+0x5c>
		led_set(LED_ID_RECUP);
     228:	87 e0       	ldi	r24, 0x07	; 7
     22a:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
     22e:	03 c0       	rjmp	.+6      	; 0x236 <buttons_react+0x62>
	}else{
		led_clear(LED_ID_RECUP);
     230:	87 e0       	ldi	r24, 0x07	; 7
     232:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
	}
	
	if(button_state[BUTTON_ID_AD]){
     236:	80 91 f8 04 	lds	r24, 0x04F8
     23a:	88 23       	and	r24, r24
     23c:	21 f0       	breq	.+8      	; 0x246 <buttons_react+0x72>
		led_set(LED_ID_KOBI);
     23e:	88 e0       	ldi	r24, 0x08	; 8
     240:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
     244:	03 c0       	rjmp	.+6      	; 0x24c <buttons_react+0x78>
	}else{
		led_clear(LED_ID_KOBI);
     246:	88 e0       	ldi	r24, 0x08	; 8
     248:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
	}
	
	if(button_state[BUTTON_ID_KOBI]){
     24c:	80 91 f4 04 	lds	r24, 0x04F4
     250:	88 23       	and	r24, r24
     252:	21 f0       	breq	.+8      	; 0x25c <buttons_react+0x88>
		led_set(LED_ID_AD);
     254:	89 e0       	ldi	r24, 0x09	; 9
     256:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
     25a:	03 c0       	rjmp	.+6      	; 0x262 <buttons_react+0x8e>
	}else{
		led_clear(LED_ID_AD);
     25c:	89 e0       	ldi	r24, 0x09	; 9
     25e:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
	}
		
		
	
	
	button_key1=0;
     262:	10 92 5d 04 	sts	0x045D, r1
	if(button_state[BUTTON_ID_TMS]){
     266:	80 91 ef 04 	lds	r24, 0x04EF
     26a:	88 23       	and	r24, r24
     26c:	19 f0       	breq	.+6      	; 0x274 <buttons_react+0xa0>
		button_key1|=1;
     26e:	81 e0       	ldi	r24, 0x01	; 1
     270:	80 93 5d 04 	sts	0x045D, r24
	}
	if(button_state[BUTTON_ID_TV]){
     274:	80 91 f7 04 	lds	r24, 0x04F7
     278:	88 23       	and	r24, r24
     27a:	29 f0       	breq	.+10     	; 0x286 <buttons_react+0xb2>
		button_key1|=1<<1;
     27c:	80 91 5d 04 	lds	r24, 0x045D
     280:	82 60       	ori	r24, 0x02	; 2
     282:	80 93 5d 04 	sts	0x045D, r24
	}
	if(button_state[BUTTON_ID_TC]){
     286:	80 91 f3 04 	lds	r24, 0x04F3
     28a:	88 23       	and	r24, r24
     28c:	29 f0       	breq	.+10     	; 0x298 <buttons_react+0xc4>
		button_key1|=1<<2;
     28e:	80 91 5d 04 	lds	r24, 0x045D
     292:	84 60       	ori	r24, 0x04	; 4
     294:	80 93 5d 04 	sts	0x045D, r24
	}
	if(button_state[BUTTON_ID_RECUP]){
     298:	80 91 f0 04 	lds	r24, 0x04F0
     29c:	88 23       	and	r24, r24
     29e:	29 f0       	breq	.+10     	; 0x2aa <buttons_react+0xd6>
		button_key1|=1<<3;
     2a0:	80 91 5d 04 	lds	r24, 0x045D
     2a4:	88 60       	ori	r24, 0x08	; 8
     2a6:	80 93 5d 04 	sts	0x045D, r24
	}
	if(button_state[BUTTON_ID_KOBI]){
     2aa:	80 91 f4 04 	lds	r24, 0x04F4
     2ae:	88 23       	and	r24, r24
     2b0:	29 f0       	breq	.+10     	; 0x2bc <buttons_react+0xe8>
		button_key1|=1<<4;
     2b2:	80 91 5d 04 	lds	r24, 0x045D
     2b6:	80 61       	ori	r24, 0x10	; 16
     2b8:	80 93 5d 04 	sts	0x045D, r24
	}
	if(button_state[BUTTON_ID_AD]){
     2bc:	80 91 f8 04 	lds	r24, 0x04F8
     2c0:	88 23       	and	r24, r24
     2c2:	29 f0       	breq	.+10     	; 0x2ce <buttons_react+0xfa>
		button_key1|=1<<5;
     2c4:	80 91 5d 04 	lds	r24, 0x045D
     2c8:	80 62       	ori	r24, 0x20	; 32
     2ca:	80 93 5d 04 	sts	0x045D, r24
	}
	
	button_key2=0;
     2ce:	10 92 5c 04 	sts	0x045C, r1
	
	if(button_state[BUTTON_ID_PLUS]){
     2d2:	80 91 f1 04 	lds	r24, 0x04F1
     2d6:	88 23       	and	r24, r24
     2d8:	19 f0       	breq	.+6      	; 0x2e0 <buttons_react+0x10c>
		button_key2|=1<<1;
     2da:	82 e0       	ldi	r24, 0x02	; 2
     2dc:	80 93 5c 04 	sts	0x045C, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     2e0:	80 91 f2 04 	lds	r24, 0x04F2
     2e4:	88 23       	and	r24, r24
     2e6:	29 f0       	breq	.+10     	; 0x2f2 <buttons_react+0x11e>
		button_key2|=1;
     2e8:	80 91 5c 04 	lds	r24, 0x045C
     2ec:	81 60       	ori	r24, 0x01	; 1
     2ee:	80 93 5c 04 	sts	0x045C, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     2f2:	80 91 ee 04 	lds	r24, 0x04EE
     2f6:	88 23       	and	r24, r24
     2f8:	29 f0       	breq	.+10     	; 0x304 <buttons_react+0x130>
		button_key2|=1<<2;
     2fa:	80 91 5c 04 	lds	r24, 0x045C
     2fe:	84 60       	ori	r24, 0x04	; 4
     300:	80 93 5c 04 	sts	0x045C, r24
	}
		
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     304:	80 91 ed 04 	lds	r24, 0x04ED
     308:	88 23       	and	r24, r24
     30a:	29 f0       	breq	.+10     	; 0x316 <buttons_react+0x142>
		button_key2|=1<<3;
     30c:	80 91 5c 04 	lds	r24, 0x045C
     310:	88 60       	ori	r24, 0x08	; 8
     312:	80 93 5c 04 	sts	0x045C, r24
	}
	

	if(button_state[BUTTON_ID_UP]){
     316:	80 91 f5 04 	lds	r24, 0x04F5
     31a:	88 23       	and	r24, r24
     31c:	29 f0       	breq	.+10     	; 0x328 <buttons_react+0x154>
		button_key2|=1<<4;
     31e:	80 91 5c 04 	lds	r24, 0x045C
     322:	80 61       	ori	r24, 0x10	; 16
     324:	80 93 5c 04 	sts	0x045C, r24
	}
	
	if(button_state[BUTTON_ID_DOWN]){
     328:	80 91 f6 04 	lds	r24, 0x04F6
     32c:	88 23       	and	r24, r24
     32e:	29 f0       	breq	.+10     	; 0x33a <buttons_react+0x166>
		button_key2|=1<<5;
     330:	80 91 5c 04 	lds	r24, 0x045C
     334:	80 62       	ori	r24, 0x20	; 32
     336:	80 93 5c 04 	sts	0x045C, r24
     33a:	08 95       	ret

0000033c <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     33c:	85 b7       	in	r24, 0x35	; 53
     33e:	8f 7e       	andi	r24, 0xEF	; 239
     340:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     342:	8d b1       	in	r24, 0x0d	; 13
     344:	8f 6b       	ori	r24, 0xBF	; 191
     346:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     348:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     34a:	8d b1       	in	r24, 0x0d	; 13
     34c:	8f 67       	ori	r24, 0x7F	; 127
     34e:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     350:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     352:	84 b1       	in	r24, 0x04	; 4
     354:	8f 6e       	ori	r24, 0xEF	; 239
     356:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     358:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     35a:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     35c:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     35e:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     360:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     362:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     364:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     366:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     368:	43 9a       	sbi	0x08, 3	; 8
     36a:	e4 e1       	ldi	r30, 0x14	; 20
     36c:	f5 e0       	ldi	r31, 0x05	; 5
#include "../includes/Led.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     36e:	cf 01       	movw	r24, r30
     370:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     372:	21 e0       	ldi	r18, 0x01	; 1
     374:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     376:	e8 17       	cp	r30, r24
     378:	f9 07       	cpc	r31, r25
     37a:	e1 f7       	brne	.-8      	; 0x374 <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     37c:	08 95       	ret

0000037e <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     37e:	cf 92       	push	r12
     380:	df 92       	push	r13
     382:	ef 92       	push	r14
     384:	ff 92       	push	r15
     386:	0f 93       	push	r16
     388:	1f 93       	push	r17
     38a:	cf 93       	push	r28
     38c:	df 93       	push	r29
		
		
	col1_input_high();
     38e:	c8 ed       	ldi	r28, 0xD8	; 216
     390:	d0 e0       	ldi	r29, 0x00	; 0
     392:	fe 01       	movw	r30, r28
     394:	09 95       	icall
	col2_input_high();
     396:	0b ed       	ldi	r16, 0xDB	; 219
     398:	10 e0       	ldi	r17, 0x00	; 0
     39a:	f8 01       	movw	r30, r16
     39c:	09 95       	icall
	col3_input_high();
     39e:	0f 2e       	mov	r0, r31
     3a0:	fe ed       	ldi	r31, 0xDE	; 222
     3a2:	ef 2e       	mov	r14, r31
     3a4:	f0 e0       	ldi	r31, 0x00	; 0
     3a6:	ff 2e       	mov	r15, r31
     3a8:	f0 2d       	mov	r31, r0
     3aa:	f7 01       	movw	r30, r14
     3ac:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     3ae:	f8 01       	movw	r30, r16
     3b0:	09 95       	icall
	col3_input_high();
     3b2:	f7 01       	movw	r30, r14
     3b4:	09 95       	icall
	col1_low();
     3b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <col1_low>
	
		
	button_read_col(0);
     3ba:	0f 2e       	mov	r0, r31
     3bc:	ff e6       	ldi	r31, 0x6F	; 111
     3be:	cf 2e       	mov	r12, r31
     3c0:	f0 e0       	ldi	r31, 0x00	; 0
     3c2:	df 2e       	mov	r13, r31
     3c4:	f0 2d       	mov	r31, r0
     3c6:	80 e0       	ldi	r24, 0x00	; 0
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	f6 01       	movw	r30, r12
     3cc:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     3ce:	fe 01       	movw	r30, r28
     3d0:	09 95       	icall
	col3_input_high();
     3d2:	f7 01       	movw	r30, r14
     3d4:	09 95       	icall
	col2_low();
     3d6:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <col2_low>
	
	button_read_col(1);
     3da:	81 e0       	ldi	r24, 0x01	; 1
     3dc:	90 e0       	ldi	r25, 0x00	; 0
     3de:	f6 01       	movw	r30, r12
     3e0:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     3e2:	fe 01       	movw	r30, r28
     3e4:	09 95       	icall
	col2_input_high();
     3e6:	f8 01       	movw	r30, r16
     3e8:	09 95       	icall
	col3_low();	
     3ea:	0e 94 e7 00 	call	0x1ce	; 0x1ce <col3_low>
	
	button_read_col(2);
     3ee:	82 e0       	ldi	r24, 0x02	; 2
     3f0:	90 e0       	ldi	r25, 0x00	; 0
     3f2:	f6 01       	movw	r30, r12
     3f4:	09 95       	icall
	
			
	col1_input_high();
     3f6:	fe 01       	movw	r30, r28
     3f8:	09 95       	icall
	col2_input_high();
     3fa:	f8 01       	movw	r30, r16
     3fc:	09 95       	icall
	col3_input_high();
     3fe:	f7 01       	movw	r30, r14
     400:	09 95       	icall
     402:	ea ef       	ldi	r30, 0xFA	; 250
     404:	f4 e0       	ldi	r31, 0x04	; 4
     406:	ad ee       	ldi	r26, 0xED	; 237
     408:	b4 e0       	ldi	r27, 0x04	; 4
     40a:	04 e1       	ldi	r16, 0x14	; 20
     40c:	15 e0       	ldi	r17, 0x05	; 5
     40e:	86 e0       	ldi	r24, 0x06	; 6
     410:	95 e0       	ldi	r25, 0x05	; 5
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     412:	af 01       	movw	r20, r30
     414:	44 5f       	subi	r20, 0xF4	; 244
     416:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     418:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     41a:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     41c:	60 81       	ld	r22, Z
     41e:	66 23       	and	r22, r22
     420:	59 f4       	brne	.+22     	; 0x438 <button_multiplex_cycle+0xba>
     422:	6c 91       	ld	r22, X
     424:	61 30       	cpi	r22, 0x01	; 1
     426:	41 f4       	brne	.+16     	; 0x438 <button_multiplex_cycle+0xba>
     428:	e8 01       	movw	r28, r16
     42a:	68 81       	ld	r22, Y
     42c:	61 30       	cpi	r22, 0x01	; 1
     42e:	81 f4       	brne	.+32     	; 0x450 <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     430:	ec 01       	movw	r28, r24
     432:	78 83       	st	Y, r23
			button_released[i]=0;
     434:	e8 01       	movw	r28, r16
     436:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     438:	e9 01       	movw	r28, r18
     43a:	28 81       	ld	r18, Y
     43c:	21 30       	cpi	r18, 0x01	; 1
     43e:	41 f4       	brne	.+16     	; 0x450 <button_multiplex_cycle+0xd2>
     440:	2c 91       	ld	r18, X
     442:	22 23       	and	r18, r18
     444:	29 f4       	brne	.+10     	; 0x450 <button_multiplex_cycle+0xd2>
     446:	e8 01       	movw	r28, r16
     448:	28 81       	ld	r18, Y
     44a:	22 23       	and	r18, r18
     44c:	09 f4       	brne	.+2      	; 0x450 <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     44e:	78 83       	st	Y, r23
     450:	31 96       	adiw	r30, 0x01	; 1
     452:	11 96       	adiw	r26, 0x01	; 1
     454:	0f 5f       	subi	r16, 0xFF	; 255
     456:	1f 4f       	sbci	r17, 0xFF	; 255
     458:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     45a:	e4 17       	cp	r30, r20
     45c:	f5 07       	cpc	r31, r21
     45e:	e9 f6       	brne	.-70     	; 0x41a <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     460:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     464:	aa ef       	ldi	r26, 0xFA	; 250
     466:	b4 e0       	ldi	r27, 0x04	; 4
     468:	ed ee       	ldi	r30, 0xED	; 237
     46a:	f4 e0       	ldi	r31, 0x04	; 4
     46c:	8c e0       	ldi	r24, 0x0C	; 12
     46e:	01 90       	ld	r0, Z+
     470:	0d 92       	st	X+, r0
     472:	81 50       	subi	r24, 0x01	; 1
     474:	e1 f7       	brne	.-8      	; 0x46e <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     476:	df 91       	pop	r29
     478:	cf 91       	pop	r28
     47a:	1f 91       	pop	r17
     47c:	0f 91       	pop	r16
     47e:	ff 90       	pop	r15
     480:	ef 90       	pop	r14
     482:	df 90       	pop	r13
     484:	cf 90       	pop	r12
     486:	08 95       	ret

00000488 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     488:	2d ee       	ldi	r18, 0xED	; 237
     48a:	34 e0       	ldi	r19, 0x04	; 4
     48c:	28 0f       	add	r18, r24
     48e:	31 1d       	adc	r19, r1
}
     490:	f9 01       	movw	r30, r18
     492:	80 81       	ld	r24, Z
     494:	08 95       	ret

00000496 <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     496:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     498:	10 98       	cbi	0x02, 0	; 2
}
     49a:	08 95       	ret

0000049c <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     49c:	10 9a       	sbi	0x02, 0	; 2
}
     49e:	08 95       	ret

000004a0 <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     4a0:	10 98       	cbi	0x02, 0	; 2
}
     4a2:	08 95       	ret

000004a4 <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     4a4:	0e 94 4e 02 	call	0x49c	; 0x49c <buzzer_on>
	buzz_cycles=3;
     4a8:	83 e0       	ldi	r24, 0x03	; 3
     4aa:	80 93 5e 04 	sts	0x045E, r24
	buzzer_count=4;	
     4ae:	84 e0       	ldi	r24, 0x04	; 4
     4b0:	80 93 5f 04 	sts	0x045F, r24
}
     4b4:	08 95       	ret

000004b6 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     4b6:	1f 92       	push	r1
     4b8:	0f 92       	push	r0
     4ba:	0f b6       	in	r0, 0x3f	; 63
     4bc:	0f 92       	push	r0
     4be:	11 24       	eor	r1, r1
     4c0:	2f 93       	push	r18
     4c2:	3f 93       	push	r19
     4c4:	4f 93       	push	r20
     4c6:	5f 93       	push	r21
     4c8:	6f 93       	push	r22
     4ca:	7f 93       	push	r23
     4cc:	8f 93       	push	r24
     4ce:	9f 93       	push	r25
     4d0:	af 93       	push	r26
     4d2:	bf 93       	push	r27
     4d4:	cf 93       	push	r28
     4d6:	ef 93       	push	r30
     4d8:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     4da:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     4de:	c0 ff       	sbrs	r28, 0
     4e0:	08 c0       	rjmp	.+16     	; 0x4f2 <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     4e2:	87 e0       	ldi	r24, 0x07	; 7
     4e4:	0e 94 b3 11 	call	0x2366	; 0x2366 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     4e8:	ee ee       	ldi	r30, 0xEE	; 238
     4ea:	f0 e0       	ldi	r31, 0x00	; 0
     4ec:	80 81       	ld	r24, Z
     4ee:	8e 7f       	andi	r24, 0xFE	; 254
     4f0:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     4f2:	c6 ff       	sbrs	r28, 6
     4f4:	08 c0       	rjmp	.+16     	; 0x506 <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     4f6:	88 e0       	ldi	r24, 0x08	; 8
     4f8:	0e 94 b3 11 	call	0x2366	; 0x2366 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     4fc:	ee ee       	ldi	r30, 0xEE	; 238
     4fe:	f0 e0       	ldi	r31, 0x00	; 0
     500:	80 81       	ld	r24, Z
     502:	8f 7b       	andi	r24, 0xBF	; 191
     504:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     506:	c5 ff       	sbrs	r28, 5
     508:	08 c0       	rjmp	.+16     	; 0x51a <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     50a:	89 e0       	ldi	r24, 0x09	; 9
     50c:	0e 94 b3 11 	call	0x2366	; 0x2366 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     510:	eb ed       	ldi	r30, 0xDB	; 219
     512:	f0 e0       	ldi	r31, 0x00	; 0
     514:	80 81       	ld	r24, Z
     516:	8f 77       	andi	r24, 0x7F	; 127
     518:	80 83       	st	Z, r24
	}
	return;
}
     51a:	ff 91       	pop	r31
     51c:	ef 91       	pop	r30
     51e:	cf 91       	pop	r28
     520:	bf 91       	pop	r27
     522:	af 91       	pop	r26
     524:	9f 91       	pop	r25
     526:	8f 91       	pop	r24
     528:	7f 91       	pop	r23
     52a:	6f 91       	pop	r22
     52c:	5f 91       	pop	r21
     52e:	4f 91       	pop	r20
     530:	3f 91       	pop	r19
     532:	2f 91       	pop	r18
     534:	0f 90       	pop	r0
     536:	0f be       	out	0x3f, r0	; 63
     538:	0f 90       	pop	r0
     53a:	1f 90       	pop	r1
     53c:	18 95       	reti

0000053e <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     53e:	85 e0       	ldi	r24, 0x05	; 5
     540:	0e 94 56 06 	call	0xcac	; 0xcac <can_init>
	CANSTMOB=0;
     544:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     548:	eb ed       	ldi	r30, 0xDB	; 219
     54a:	f0 e0       	ldi	r31, 0x00	; 0
     54c:	80 81       	ld	r24, Z
     54e:	88 6b       	ori	r24, 0xB8	; 184
     550:	80 83       	st	Z, r24
	CANIE1=0x7F;
     552:	8f e7       	ldi	r24, 0x7F	; 127
     554:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     558:	8f ef       	ldi	r24, 0xFF	; 255
     55a:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     55e:	10 92 2a 05 	sts	0x052A, r1
	can_queue_tail=0;
     562:	10 92 2c 05 	sts	0x052C, r1
	can_Status=CAN_Ready;
     566:	10 92 2b 05 	sts	0x052B, r1
	can_rx=0;
     56a:	10 92 2e 05 	sts	0x052E, r1
     56e:	10 92 2d 05 	sts	0x052D, r1
}
     572:	08 95       	ret

00000574 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     574:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     576:	70 87       	std	Z+8, r23	; 0x08
     578:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     57a:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     57c:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     57e:	53 83       	std	Z+3, r21	; 0x03
     580:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     582:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     584:	8f ef       	ldi	r24, 0xFF	; 255
     586:	97 e0       	ldi	r25, 0x07	; 7
     588:	a0 e0       	ldi	r26, 0x00	; 0
     58a:	b0 e0       	ldi	r27, 0x00	; 0
     58c:	82 87       	std	Z+10, r24	; 0x0a
     58e:	93 87       	std	Z+11, r25	; 0x0b
     590:	a4 87       	std	Z+12, r26	; 0x0c
     592:	b5 87       	std	Z+13, r27	; 0x0d
}
     594:	08 95       	ret

00000596 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     596:	90 93 2e 05 	sts	0x052E, r25
     59a:	80 93 2d 05 	sts	0x052D, r24
	can_rx->cmd=CMD_RX_DATA;
     59e:	25 e0       	ldi	r18, 0x05	; 5
     5a0:	fc 01       	movw	r30, r24
     5a2:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     5a4:	80 91 2d 05 	lds	r24, 0x052D
     5a8:	90 91 2e 05 	lds	r25, 0x052E
     5ac:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <can_cmd>
}
     5b0:	08 95       	ret

000005b2 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     5b2:	0e 94 45 0c 	call	0x188a	; 0x188a <can_get_status>
	CANGIE|=(1<<ENIT);
     5b6:	eb ed       	ldi	r30, 0xDB	; 219
     5b8:	f0 e0       	ldi	r31, 0x00	; 0
     5ba:	80 81       	ld	r24, Z
     5bc:	80 68       	ori	r24, 0x80	; 128
     5be:	80 83       	st	Z, r24
}
     5c0:	08 95       	ret

000005c2 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     5c2:	90 91 2a 05 	lds	r25, 0x052A
     5c6:	80 91 2c 05 	lds	r24, 0x052C
     5ca:	98 17       	cp	r25, r24
     5cc:	41 f1       	breq	.+80     	; 0x61e <CANSendData+0x5c>
		if(can_rx!=0){
     5ce:	e0 91 2d 05 	lds	r30, 0x052D
     5d2:	f0 91 2e 05 	lds	r31, 0x052E
     5d6:	30 97       	sbiw	r30, 0x00	; 0
     5d8:	41 f0       	breq	.+16     	; 0x5ea <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     5da:	8c e0       	ldi	r24, 0x0C	; 12
     5dc:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     5de:	80 91 2d 05 	lds	r24, 0x052D
     5e2:	90 91 2e 05 	lds	r25, 0x052E
     5e6:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     5ea:	e0 91 2c 05 	lds	r30, 0x052C
     5ee:	f0 e0       	ldi	r31, 0x00	; 0
     5f0:	ee 0f       	add	r30, r30
     5f2:	ff 1f       	adc	r31, r31
     5f4:	e0 5e       	subi	r30, 0xE0	; 224
     5f6:	fa 4f       	sbci	r31, 0xFA	; 250
     5f8:	a0 81       	ld	r26, Z
     5fa:	b1 81       	ldd	r27, Z+1	; 0x01
     5fc:	82 e0       	ldi	r24, 0x02	; 2
     5fe:	11 96       	adiw	r26, 0x01	; 1
     600:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     602:	80 81       	ld	r24, Z
     604:	91 81       	ldd	r25, Z+1	; 0x01
     606:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <can_cmd>
     60a:	88 23       	and	r24, r24
     60c:	21 f0       	breq	.+8      	; 0x616 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     60e:	81 e0       	ldi	r24, 0x01	; 1
     610:	0e 94 a0 11 	call	0x2340	; 0x2340 <AddError>
     614:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	80 93 2b 05 	sts	0x052B, r24
     61c:	08 95       	ret
		}		
	}else if(can_rx!=0){
     61e:	e0 91 2d 05 	lds	r30, 0x052D
     622:	f0 91 2e 05 	lds	r31, 0x052E
     626:	30 97       	sbiw	r30, 0x00	; 0
     628:	41 f0       	breq	.+16     	; 0x63a <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     62a:	85 e0       	ldi	r24, 0x05	; 5
     62c:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     62e:	80 91 2d 05 	lds	r24, 0x052D
     632:	90 91 2e 05 	lds	r25, 0x052E
     636:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <can_cmd>
     63a:	08 95       	ret

0000063c <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     63c:	cf 93       	push	r28
     63e:	df 93       	push	r29
     640:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     642:	e0 91 2a 05 	lds	r30, 0x052A
     646:	f0 e0       	ldi	r31, 0x00	; 0
     648:	cf 01       	movw	r24, r30
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	65 e0       	ldi	r22, 0x05	; 5
     64e:	70 e0       	ldi	r23, 0x00	; 0
     650:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
     654:	20 91 2c 05 	lds	r18, 0x052C
     658:	30 e0       	ldi	r19, 0x00	; 0
     65a:	82 17       	cp	r24, r18
     65c:	93 07       	cpc	r25, r19
     65e:	49 f0       	breq	.+18     	; 0x672 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     660:	ee 0f       	add	r30, r30
     662:	ff 1f       	adc	r31, r31
     664:	e0 5e       	subi	r30, 0xE0	; 224
     666:	fa 4f       	sbci	r31, 0xFA	; 250
     668:	d1 83       	std	Z+1, r29	; 0x01
     66a:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     66c:	80 93 2a 05 	sts	0x052A, r24
     670:	03 c0       	rjmp	.+6      	; 0x678 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     672:	84 e0       	ldi	r24, 0x04	; 4
     674:	0e 94 a0 11 	call	0x2340	; 0x2340 <AddError>
	}
	if(can_Status==CAN_Ready){
     678:	80 91 2b 05 	lds	r24, 0x052B
     67c:	88 23       	and	r24, r24
     67e:	11 f4       	brne	.+4      	; 0x684 <CANAddSendData+0x48>
		CANSendData();
     680:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <CANSendData>
	}
}
     684:	df 91       	pop	r29
     686:	cf 91       	pop	r28
     688:	08 95       	ret

0000068a <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     68a:	e0 91 2c 05 	lds	r30, 0x052C
     68e:	f0 e0       	ldi	r31, 0x00	; 0
     690:	ee 0f       	add	r30, r30
     692:	ff 1f       	adc	r31, r31
     694:	e0 5e       	subi	r30, 0xE0	; 224
     696:	fa 4f       	sbci	r31, 0xFA	; 250
}
     698:	80 81       	ld	r24, Z
     69a:	91 81       	ldd	r25, Z+1	; 0x01
     69c:	08 95       	ret

0000069e <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     69e:	e0 91 2c 05 	lds	r30, 0x052C
     6a2:	f0 e0       	ldi	r31, 0x00	; 0
     6a4:	ee 0f       	add	r30, r30
     6a6:	ff 1f       	adc	r31, r31
     6a8:	e0 5e       	subi	r30, 0xE0	; 224
     6aa:	fa 4f       	sbci	r31, 0xFA	; 250
     6ac:	a0 81       	ld	r26, Z
     6ae:	b1 81       	ldd	r27, Z+1	; 0x01
     6b0:	8c e0       	ldi	r24, 0x0C	; 12
     6b2:	11 96       	adiw	r26, 0x01	; 1
     6b4:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     6b6:	80 81       	ld	r24, Z
     6b8:	91 81       	ldd	r25, Z+1	; 0x01
     6ba:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <can_cmd>
	can_Status=CAN_Ready;
     6be:	10 92 2b 05 	sts	0x052B, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     6c2:	80 91 2c 05 	lds	r24, 0x052C
     6c6:	90 e0       	ldi	r25, 0x00	; 0
     6c8:	01 96       	adiw	r24, 0x01	; 1
     6ca:	65 e0       	ldi	r22, 0x05	; 5
     6cc:	70 e0       	ldi	r23, 0x00	; 0
     6ce:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
     6d2:	80 93 2c 05 	sts	0x052C, r24
	CANSendData();
     6d6:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <CANSendData>
}
     6da:	08 95       	ret

000006dc <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     6dc:	80 91 2b 05 	lds	r24, 0x052B
     6e0:	81 30       	cpi	r24, 0x01	; 1
     6e2:	f9 f4       	brne	.+62     	; 0x722 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     6e4:	e0 91 2c 05 	lds	r30, 0x052C
     6e8:	f0 e0       	ldi	r31, 0x00	; 0
     6ea:	ee 0f       	add	r30, r30
     6ec:	ff 1f       	adc	r31, r31
     6ee:	e0 5e       	subi	r30, 0xE0	; 224
     6f0:	fa 4f       	sbci	r31, 0xFA	; 250
     6f2:	a0 81       	ld	r26, Z
     6f4:	b1 81       	ldd	r27, Z+1	; 0x01
     6f6:	8c e0       	ldi	r24, 0x0C	; 12
     6f8:	11 96       	adiw	r26, 0x01	; 1
     6fa:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     6fc:	80 81       	ld	r24, Z
     6fe:	91 81       	ldd	r25, Z+1	; 0x01
     700:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <can_cmd>
		AddError(ERROR_CAN_SEND);
     704:	82 e0       	ldi	r24, 0x02	; 2
     706:	0e 94 a0 11 	call	0x2340	; 0x2340 <AddError>
		can_Status=CAN_Ready;
     70a:	10 92 2b 05 	sts	0x052B, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     70e:	80 91 2c 05 	lds	r24, 0x052C
     712:	90 e0       	ldi	r25, 0x00	; 0
     714:	01 96       	adiw	r24, 0x01	; 1
     716:	65 e0       	ldi	r22, 0x05	; 5
     718:	70 e0       	ldi	r23, 0x00	; 0
     71a:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
     71e:	80 93 2c 05 	sts	0x052C, r24
     722:	08 95       	ret

00000724 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     724:	cf 93       	push	r28
     726:	df 93       	push	r29
     728:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     72a:	8c e0       	ldi	r24, 0x0C	; 12
     72c:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     72e:	ce 01       	movw	r24, r28
     730:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     734:	ce 01       	movw	r24, r28
     736:	0e 94 45 0c 	call	0x188a	; 0x188a <can_get_status>
     73a:	81 30       	cpi	r24, 0x01	; 1
     73c:	d9 f3       	breq	.-10     	; 0x734 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     73e:	85 e0       	ldi	r24, 0x05	; 5
     740:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     742:	ce 01       	movw	r24, r28
     744:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <can_cmd>
}
     748:	df 91       	pop	r29
     74a:	cf 91       	pop	r28
     74c:	08 95       	ret

0000074e <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     74e:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     750:	ad ee       	ldi	r26, 0xED	; 237
     752:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     754:	8e ee       	ldi	r24, 0xEE	; 238
     756:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     758:	32 2f       	mov	r19, r18
     75a:	32 95       	swap	r19
     75c:	30 7f       	andi	r19, 0xF0	; 240
     75e:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     760:	fc 01       	movw	r30, r24
     762:	11 92       	st	Z+, r1
     764:	e8 3f       	cpi	r30, 0xF8	; 248
     766:	f1 05       	cpc	r31, r1
     768:	e1 f7       	brne	.-8      	; 0x762 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     76a:	2f 5f       	subi	r18, 0xFF	; 255
     76c:	2f 30       	cpi	r18, 0x0F	; 15
     76e:	a1 f7       	brne	.-24     	; 0x758 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     770:	08 95       	ret

00000772 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     772:	ed ee       	ldi	r30, 0xED	; 237
     774:	f0 e0       	ldi	r31, 0x00	; 0
     776:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     778:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     77a:	80 91 ef 00 	lds	r24, 0x00EF
     77e:	80 7c       	andi	r24, 0xC0	; 192
     780:	69 f0       	breq	.+26     	; 0x79c <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     782:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     784:	ad ee       	ldi	r26, 0xED	; 237
     786:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     788:	ef ee       	ldi	r30, 0xEF	; 239
     78a:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     78c:	98 2f       	mov	r25, r24
     78e:	92 95       	swap	r25
     790:	90 7f       	andi	r25, 0xF0	; 240
     792:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     794:	90 81       	ld	r25, Z
     796:	90 7c       	andi	r25, 0xC0	; 192
     798:	29 f4       	brne	.+10     	; 0x7a4 <can_get_mob_free+0x32>
     79a:	01 c0       	rjmp	.+2      	; 0x79e <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     79c:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     79e:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     7a2:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     7a4:	8f 5f       	subi	r24, 0xFF	; 255
     7a6:	8f 30       	cpi	r24, 0x0F	; 15
     7a8:	89 f7       	brne	.-30     	; 0x78c <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     7aa:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     7ae:	8f ef       	ldi	r24, 0xFF	; 255
}
     7b0:	08 95       	ret

000007b2 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     7b2:	80 91 ef 00 	lds	r24, 0x00EF
     7b6:	80 7c       	andi	r24, 0xC0	; 192
     7b8:	69 f0       	breq	.+26     	; 0x7d4 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     7ba:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     7be:	89 2f       	mov	r24, r25
     7c0:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     7c2:	80 32       	cpi	r24, 0x20	; 32
     7c4:	41 f0       	breq	.+16     	; 0x7d6 <can_get_mob_status+0x24>
     7c6:	80 34       	cpi	r24, 0x40	; 64
     7c8:	31 f0       	breq	.+12     	; 0x7d6 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     7ca:	80 3a       	cpi	r24, 0xA0	; 160
     7cc:	21 f0       	breq	.+8      	; 0x7d6 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     7ce:	89 2f       	mov	r24, r25
     7d0:	8f 71       	andi	r24, 0x1F	; 31
     7d2:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     7d4:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     7d6:	08 95       	ret

000007d8 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     7d8:	cf 93       	push	r28
     7da:	df 93       	push	r29
     7dc:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     7de:	80 91 ef 00 	lds	r24, 0x00EF
     7e2:	90 e0       	ldi	r25, 0x00	; 0
     7e4:	8f 70       	andi	r24, 0x0F	; 15
     7e6:	90 70       	andi	r25, 0x00	; 0
     7e8:	18 16       	cp	r1, r24
     7ea:	19 06       	cpc	r1, r25
     7ec:	a4 f4       	brge	.+40     	; 0x816 <can_get_data+0x3e>
     7ee:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     7f0:	ea ef       	ldi	r30, 0xFA	; 250
     7f2:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     7f4:	cf ee       	ldi	r28, 0xEF	; 239
     7f6:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     7f8:	80 81       	ld	r24, Z
     7fa:	da 01       	movw	r26, r20
     7fc:	a6 0f       	add	r26, r22
     7fe:	b1 1d       	adc	r27, r1
     800:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     802:	6f 5f       	subi	r22, 0xFF	; 255
     804:	88 81       	ld	r24, Y
     806:	26 2f       	mov	r18, r22
     808:	30 e0       	ldi	r19, 0x00	; 0
     80a:	90 e0       	ldi	r25, 0x00	; 0
     80c:	8f 70       	andi	r24, 0x0F	; 15
     80e:	90 70       	andi	r25, 0x00	; 0
     810:	28 17       	cp	r18, r24
     812:	39 07       	cpc	r19, r25
     814:	8c f3       	brlt	.-30     	; 0x7f8 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     816:	df 91       	pop	r29
     818:	cf 91       	pop	r28
     81a:	08 95       	ret

0000081c <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     81c:	2f 92       	push	r2
     81e:	3f 92       	push	r3
     820:	4f 92       	push	r4
     822:	5f 92       	push	r5
     824:	6f 92       	push	r6
     826:	7f 92       	push	r7
     828:	8f 92       	push	r8
     82a:	9f 92       	push	r9
     82c:	af 92       	push	r10
     82e:	bf 92       	push	r11
     830:	cf 92       	push	r12
     832:	df 92       	push	r13
     834:	ef 92       	push	r14
     836:	ff 92       	push	r15
     838:	0f 93       	push	r16
     83a:	1f 93       	push	r17
     83c:	cf 93       	push	r28
     83e:	df 93       	push	r29
     840:	00 d0       	rcall	.+0      	; 0x842 <can_auto_baudrate+0x26>
     842:	00 d0       	rcall	.+0      	; 0x844 <can_auto_baudrate+0x28>
     844:	00 d0       	rcall	.+0      	; 0x846 <can_auto_baudrate+0x2a>
     846:	cd b7       	in	r28, 0x3d	; 61
     848:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     84a:	88 23       	and	r24, r24
     84c:	09 f4       	brne	.+2      	; 0x850 <can_auto_baudrate+0x34>
     84e:	7c c0       	rjmp	.+248    	; 0x948 <__stack+0x49>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     850:	80 91 e2 00 	lds	r24, 0x00E2
     854:	90 e0       	ldi	r25, 0x00	; 0
     856:	8e 77       	andi	r24, 0x7E	; 126
     858:	90 70       	andi	r25, 0x00	; 0
     85a:	95 95       	asr	r25
     85c:	87 95       	ror	r24
     85e:	01 96       	adiw	r24, 0x01	; 1
     860:	82 30       	cpi	r24, 0x02	; 2
     862:	91 05       	cpc	r25, r1
     864:	5c f0       	brlt	.+22     	; 0x87c <can_auto_baudrate+0x60>
     866:	80 91 e2 00 	lds	r24, 0x00E2
     86a:	90 e0       	ldi	r25, 0x00	; 0
     86c:	8e 77       	andi	r24, 0x7E	; 126
     86e:	90 70       	andi	r25, 0x00	; 0
     870:	95 95       	asr	r25
     872:	87 95       	ror	r24
     874:	28 2f       	mov	r18, r24
     876:	2f 5f       	subi	r18, 0xFF	; 255
     878:	29 83       	std	Y+1, r18	; 0x01
     87a:	02 c0       	rjmp	.+4      	; 0x880 <can_auto_baudrate+0x64>
     87c:	81 e0       	ldi	r24, 0x01	; 1
     87e:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     880:	80 91 e3 00 	lds	r24, 0x00E3
     884:	90 e0       	ldi	r25, 0x00	; 0
     886:	8e 70       	andi	r24, 0x0E	; 14
     888:	90 70       	andi	r25, 0x00	; 0
     88a:	95 95       	asr	r25
     88c:	87 95       	ror	r24
     88e:	01 96       	adiw	r24, 0x01	; 1
     890:	82 30       	cpi	r24, 0x02	; 2
     892:	91 05       	cpc	r25, r1
     894:	54 f0       	brlt	.+20     	; 0x8aa <can_auto_baudrate+0x8e>
     896:	80 91 e3 00 	lds	r24, 0x00E3
     89a:	90 e0       	ldi	r25, 0x00	; 0
     89c:	8e 70       	andi	r24, 0x0E	; 14
     89e:	90 70       	andi	r25, 0x00	; 0
     8a0:	95 95       	asr	r25
     8a2:	87 95       	ror	r24
     8a4:	38 2e       	mov	r3, r24
     8a6:	33 94       	inc	r3
     8a8:	02 c0       	rjmp	.+4      	; 0x8ae <can_auto_baudrate+0x92>
     8aa:	33 24       	eor	r3, r3
     8ac:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     8ae:	80 91 e4 00 	lds	r24, 0x00E4
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	8e 70       	andi	r24, 0x0E	; 14
     8b6:	90 70       	andi	r25, 0x00	; 0
     8b8:	95 95       	asr	r25
     8ba:	87 95       	ror	r24
     8bc:	01 96       	adiw	r24, 0x01	; 1
     8be:	83 30       	cpi	r24, 0x03	; 3
     8c0:	91 05       	cpc	r25, r1
     8c2:	54 f0       	brlt	.+20     	; 0x8d8 <can_auto_baudrate+0xbc>
     8c4:	80 91 e4 00 	lds	r24, 0x00E4
     8c8:	90 e0       	ldi	r25, 0x00	; 0
     8ca:	8e 70       	andi	r24, 0x0E	; 14
     8cc:	90 70       	andi	r25, 0x00	; 0
     8ce:	95 95       	asr	r25
     8d0:	87 95       	ror	r24
     8d2:	78 2e       	mov	r7, r24
     8d4:	73 94       	inc	r7
     8d6:	03 c0       	rjmp	.+6      	; 0x8de <can_auto_baudrate+0xc2>
     8d8:	77 24       	eor	r7, r7
     8da:	68 94       	set
     8dc:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     8de:	80 91 e4 00 	lds	r24, 0x00E4
     8e2:	90 e0       	ldi	r25, 0x00	; 0
     8e4:	80 77       	andi	r24, 0x70	; 112
     8e6:	90 70       	andi	r25, 0x00	; 0
     8e8:	95 95       	asr	r25
     8ea:	87 95       	ror	r24
     8ec:	95 95       	asr	r25
     8ee:	87 95       	ror	r24
     8f0:	95 95       	asr	r25
     8f2:	87 95       	ror	r24
     8f4:	95 95       	asr	r25
     8f6:	87 95       	ror	r24
     8f8:	01 96       	adiw	r24, 0x01	; 1
     8fa:	83 30       	cpi	r24, 0x03	; 3
     8fc:	91 05       	cpc	r25, r1
     8fe:	84 f0       	brlt	.+32     	; 0x920 <__stack+0x21>
     900:	80 91 e4 00 	lds	r24, 0x00E4
     904:	90 e0       	ldi	r25, 0x00	; 0
     906:	80 77       	andi	r24, 0x70	; 112
     908:	90 70       	andi	r25, 0x00	; 0
     90a:	95 95       	asr	r25
     90c:	87 95       	ror	r24
     90e:	95 95       	asr	r25
     910:	87 95       	ror	r24
     912:	95 95       	asr	r25
     914:	87 95       	ror	r24
     916:	95 95       	asr	r25
     918:	87 95       	ror	r24
     91a:	68 2e       	mov	r6, r24
     91c:	63 94       	inc	r6
     91e:	03 c0       	rjmp	.+6      	; 0x926 <__stack+0x27>
     920:	66 24       	eor	r6, r6
     922:	68 94       	set
     924:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     926:	87 2d       	mov	r24, r7
     928:	90 e0       	ldi	r25, 0x00	; 0
     92a:	83 0d       	add	r24, r3
     92c:	91 1d       	adc	r25, r1
     92e:	86 0d       	add	r24, r6
     930:	91 1d       	adc	r25, r1
     932:	01 96       	adiw	r24, 0x01	; 1
     934:	88 30       	cpi	r24, 0x08	; 8
     936:	91 05       	cpc	r25, r1
     938:	14 f4       	brge	.+4      	; 0x93e <__stack+0x3f>
     93a:	88 e0       	ldi	r24, 0x08	; 8
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     940:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     942:	22 24       	eor	r2, r2
     944:	23 94       	inc	r2
     946:	10 c0       	rjmp	.+32     	; 0x968 <__stack+0x69>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     948:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     94a:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     94c:	66 24       	eor	r6, r6
     94e:	68 94       	set
     950:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     952:	77 24       	eor	r7, r7
     954:	68 94       	set
     956:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     958:	98 e0       	ldi	r25, 0x08	; 8
     95a:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     95c:	0f 2e       	mov	r0, r31
     95e:	f3 e0       	ldi	r31, 0x03	; 3
     960:	3f 2e       	mov	r3, r31
     962:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     964:	a1 e0       	ldi	r26, 0x01	; 1
     966:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     968:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     96a:	ad ee       	ldi	r26, 0xED	; 237
     96c:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     96e:	8e ee       	ldi	r24, 0xEE	; 238
     970:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     972:	32 2f       	mov	r19, r18
     974:	32 95       	swap	r19
     976:	30 7f       	andi	r19, 0xF0	; 240
     978:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     97a:	fc 01       	movw	r30, r24
     97c:	11 92       	st	Z+, r1
     97e:	e8 3f       	cpi	r30, 0xF8	; 248
     980:	f1 05       	cpc	r31, r1
     982:	e1 f7       	brne	.-8      	; 0x97c <__stack+0x7d>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     984:	2f 5f       	subi	r18, 0xFF	; 255
     986:	2f 30       	cpi	r18, 0x0F	; 15
     988:	a1 f7       	brne	.-24     	; 0x972 <__stack+0x73>
     98a:	a4 2e       	mov	r10, r20
     98c:	62 2d       	mov	r22, r2
     98e:	dd 24       	eor	r13, r13
     990:	88 24       	eor	r8, r8
     992:	99 24       	eor	r9, r9
     994:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     996:	0f 2e       	mov	r0, r31
     998:	f8 ed       	ldi	r31, 0xD8	; 216
     99a:	ef 2e       	mov	r14, r31
     99c:	ff 24       	eor	r15, r15
     99e:	f0 2d       	mov	r31, r0
     9a0:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     9a2:	e9 ed       	ldi	r30, 0xD9	; 217
     9a4:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     9a6:	0a ed       	ldi	r16, 0xDA	; 218
     9a8:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     9aa:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     9ac:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     9ae:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     9b0:	b2 e0       	ldi	r27, 0x02	; 2
     9b2:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     9b4:	88 e0       	ldi	r24, 0x08	; 8
     9b6:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     9b8:	91 e0       	ldi	r25, 0x01	; 1
     9ba:	a9 16       	cp	r10, r25
     9bc:	09 f0       	breq	.+2      	; 0x9c0 <__stack+0xc1>
     9be:	57 c0       	rjmp	.+174    	; 0xa6e <__stack+0x16f>
        {
            Can_reset();
     9c0:	d7 01       	movw	r26, r14
     9c2:	5c 93       	st	X, r21
            conf_index++;
     9c4:	08 94       	sec
     9c6:	81 1c       	adc	r8, r1
     9c8:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     9ca:	89 81       	ldd	r24, Y+1	; 0x01
     9cc:	81 50       	subi	r24, 0x01	; 1
     9ce:	88 0f       	add	r24, r24
     9d0:	a2 ee       	ldi	r26, 0xE2	; 226
     9d2:	b0 e0       	ldi	r27, 0x00	; 0
     9d4:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     9d6:	86 2d       	mov	r24, r6
     9d8:	86 95       	lsr	r24
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	01 97       	sbiw	r24, 0x01	; 1
     9de:	2c 01       	movw	r4, r24
     9e0:	44 0c       	add	r4, r4
     9e2:	55 1c       	adc	r5, r5
     9e4:	44 0c       	add	r4, r4
     9e6:	55 1c       	adc	r5, r5
     9e8:	44 0c       	add	r4, r4
     9ea:	55 1c       	adc	r5, r5
     9ec:	44 0c       	add	r4, r4
     9ee:	55 1c       	adc	r5, r5
     9f0:	44 0c       	add	r4, r4
     9f2:	55 1c       	adc	r5, r5
     9f4:	83 2d       	mov	r24, r3
     9f6:	90 e0       	ldi	r25, 0x00	; 0
     9f8:	01 97       	sbiw	r24, 0x01	; 1
     9fa:	88 0f       	add	r24, r24
     9fc:	99 1f       	adc	r25, r25
     9fe:	84 29       	or	r24, r4
     a00:	a3 ee       	ldi	r26, 0xE3	; 227
     a02:	b0 e0       	ldi	r27, 0x00	; 0
     a04:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     a06:	86 2d       	mov	r24, r6
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	2c 01       	movw	r4, r24
     a0e:	44 0c       	add	r4, r4
     a10:	55 1c       	adc	r5, r5
     a12:	44 0c       	add	r4, r4
     a14:	55 1c       	adc	r5, r5
     a16:	44 0c       	add	r4, r4
     a18:	55 1c       	adc	r5, r5
     a1a:	44 0c       	add	r4, r4
     a1c:	55 1c       	adc	r5, r5
     a1e:	87 2d       	mov	r24, r7
     a20:	90 e0       	ldi	r25, 0x00	; 0
     a22:	01 97       	sbiw	r24, 0x01	; 1
     a24:	88 0f       	add	r24, r24
     a26:	99 1f       	adc	r25, r25
     a28:	84 29       	or	r24, r4
     a2a:	81 60       	ori	r24, 0x01	; 1
     a2c:	a4 ee       	ldi	r26, 0xE4	; 228
     a2e:	b0 e0       	ldi	r27, 0x00	; 0
     a30:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     a32:	c4 01       	movw	r24, r8
     a34:	96 95       	lsr	r25
     a36:	87 95       	ror	r24
     a38:	96 95       	lsr	r25
     a3a:	87 95       	ror	r24
     a3c:	96 95       	lsr	r25
     a3e:	87 95       	ror	r24
     a40:	a5 ee       	ldi	r26, 0xE5	; 229
     a42:	b0 e0       	ldi	r27, 0x00	; 0
     a44:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     a46:	ad ee       	ldi	r26, 0xED	; 237
     a48:	b0 e0       	ldi	r27, 0x00	; 0
     a4a:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     a4c:	ae ee       	ldi	r26, 0xEE	; 238
     a4e:	b0 e0       	ldi	r27, 0x00	; 0
     a50:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     a52:	80 e8       	ldi	r24, 0x80	; 128
     a54:	af ee       	ldi	r26, 0xEF	; 239
     a56:	b0 e0       	ldi	r27, 0x00	; 0
     a58:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     a5a:	8a e0       	ldi	r24, 0x0A	; 10
     a5c:	d7 01       	movw	r26, r14
     a5e:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     a60:	80 81       	ld	r24, Z
     a62:	82 ff       	sbrs	r24, 2
     a64:	fd cf       	rjmp	.-6      	; 0xa60 <__stack+0x161>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     a66:	8f ef       	ldi	r24, 0xFF	; 255
     a68:	d8 01       	movw	r26, r16
     a6a:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     a6c:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     a6e:	41 30       	cpi	r20, 0x01	; 1
     a70:	b1 f5       	brne	.+108    	; 0xade <__stack+0x1df>
        {
            u8_temp0 = CANSTMOB;
     a72:	ae ee       	ldi	r26, 0xEE	; 238
     a74:	b0 e0       	ldi	r27, 0x00	; 0
     a76:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	85 ff       	sbrs	r24, 5
     a7c:	0e c0       	rjmp	.+28     	; 0xa9a <__stack+0x19b>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     a7e:	af ee       	ldi	r26, 0xEF	; 239
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	8c 91       	ld	r24, X
     a84:	8f 73       	andi	r24, 0x3F	; 63
     a86:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     a88:	d7 01       	movw	r26, r14
     a8a:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     a8c:	80 81       	ld	r24, Z
     a8e:	82 fd       	sbrc	r24, 2
     a90:	fd cf       	rjmp	.-6      	; 0xa8c <__stack+0x18d>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     a92:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     a94:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     a96:	32 2f       	mov	r19, r18
     a98:	be c0       	rjmp	.+380    	; 0xc16 <__stack+0x317>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     a9a:	8f 71       	andi	r24, 0x1F	; 31
     a9c:	90 70       	andi	r25, 0x00	; 0
     a9e:	00 97       	sbiw	r24, 0x00	; 0
     aa0:	11 f0       	breq	.+4      	; 0xaa6 <__stack+0x1a7>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     aa2:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     aa4:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     aa6:	d8 01       	movw	r26, r16
     aa8:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     aaa:	55 24       	eor	r5, r5
     aac:	45 fe       	sbrs	r4, 5
     aae:	0d c0       	rjmp	.+26     	; 0xaca <__stack+0x1cb>
                {
                    if (ovrtim_flag==0)
     ab0:	77 23       	and	r23, r23
     ab2:	29 f4       	brne	.+10     	; 0xabe <__stack+0x1bf>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     ab4:	8c 91       	ld	r24, X
     ab6:	80 62       	ori	r24, 0x20	; 32
     ab8:	8c 93       	st	X, r24
                        ovrtim_flag++;
     aba:	7c 2d       	mov	r23, r12
     abc:	06 c0       	rjmp	.+12     	; 0xaca <__stack+0x1cb>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     abe:	d8 01       	movw	r26, r16
     ac0:	8c 91       	ld	r24, X
     ac2:	80 62       	ori	r24, 0x20	; 32
     ac4:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     ac6:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     ac8:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     aca:	c2 01       	movw	r24, r4
     acc:	8f 70       	andi	r24, 0x0F	; 15
     ace:	90 70       	andi	r25, 0x00	; 0
     ad0:	00 97       	sbiw	r24, 0x00	; 0
     ad2:	09 f0       	breq	.+2      	; 0xad6 <__stack+0x1d7>
     ad4:	9d c0       	rjmp	.+314    	; 0xc10 <__stack+0x311>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     ad6:	41 30       	cpi	r20, 0x01	; 1
     ad8:	61 f2       	breq	.-104    	; 0xa72 <__stack+0x173>
     ada:	35 2f       	mov	r19, r21
     adc:	01 c0       	rjmp	.+2      	; 0xae0 <__stack+0x1e1>
     ade:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     ae0:	61 30       	cpi	r22, 0x01	; 1
     ae2:	09 f0       	breq	.+2      	; 0xae6 <__stack+0x1e7>
     ae4:	78 c0       	rjmp	.+240    	; 0xbd6 <__stack+0x2d7>
     ae6:	83 2f       	mov	r24, r19
     ae8:	37 2d       	mov	r19, r7
     aea:	7a 2c       	mov	r7, r10
     aec:	ad 2c       	mov	r10, r13
     aee:	d7 2e       	mov	r13, r23
     af0:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     af2:	21 10       	cpse	r2, r1
     af4:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     af6:	39 30       	cpi	r19, 0x09	; 9
     af8:	78 f1       	brcs	.+94     	; 0xb58 <__stack+0x259>
     afa:	b7 e0       	ldi	r27, 0x07	; 7
     afc:	b6 15       	cp	r27, r6
     afe:	60 f5       	brcc	.+88     	; 0xb58 <__stack+0x259>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     b00:	8a 81       	ldd	r24, Y+2	; 0x02
     b02:	89 31       	cpi	r24, 0x19	; 25
     b04:	31 f0       	breq	.+12     	; 0xb12 <__stack+0x213>
     b06:	8f 5f       	subi	r24, 0xFF	; 255
     b08:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     b0a:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     b0c:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     b0e:	36 2d       	mov	r19, r6
     b10:	59 c0       	rjmp	.+178    	; 0xbc4 <__stack+0x2c5>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     b12:	99 81       	ldd	r25, Y+1	; 0x01
     b14:	90 34       	cpi	r25, 0x40	; 64
     b16:	41 f0       	breq	.+16     	; 0xb28 <__stack+0x229>
     b18:	9f 5f       	subi	r25, 0xFF	; 255
     b1a:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     b1c:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     b1e:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     b20:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     b22:	ae 81       	ldd	r26, Y+6	; 0x06
     b24:	aa 83       	std	Y+2, r26	; 0x02
     b26:	4e c0       	rjmp	.+156    	; 0xbc4 <__stack+0x2c5>
     b28:	a7 2c       	mov	r10, r7
     b2a:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     b2c:	af ee       	ldi	r26, 0xEF	; 239
     b2e:	b0 e0       	ldi	r27, 0x00	; 0
     b30:	8c 91       	ld	r24, X
     b32:	8f 73       	andi	r24, 0x3F	; 63
     b34:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     b36:	d7 01       	movw	r26, r14
     b38:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     b3a:	80 81       	ld	r24, Z
     b3c:	82 fd       	sbrc	r24, 2
     b3e:	fd cf       	rjmp	.-6      	; 0xb3a <__stack+0x23b>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     b40:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     b42:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     b44:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     b46:	66 24       	eor	r6, r6
     b48:	68 94       	set
     b4a:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     b4c:	77 24       	eor	r7, r7
     b4e:	68 94       	set
     b50:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     b52:	b8 e0       	ldi	r27, 0x08	; 8
     b54:	ba 83       	std	Y+2, r27	; 0x02
     b56:	69 c0       	rjmp	.+210    	; 0xc2a <__stack+0x32b>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     b58:	36 30       	cpi	r19, 0x06	; 6
     b5a:	58 f0       	brcs	.+22     	; 0xb72 <__stack+0x273>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     b5c:	43 2e       	mov	r4, r19
     b5e:	55 24       	eor	r5, r5
     b60:	86 2d       	mov	r24, r6
     b62:	90 e0       	ldi	r25, 0x00	; 0
     b64:	01 96       	adiw	r24, 0x01	; 1
     b66:	84 15       	cp	r24, r4
     b68:	95 05       	cpc	r25, r5
     b6a:	24 f4       	brge	.+8      	; 0xb74 <__stack+0x275>
     b6c:	63 94       	inc	r6
     b6e:	36 2d       	mov	r19, r6
     b70:	01 c0       	rjmp	.+2      	; 0xb74 <__stack+0x275>
                }
                else
                {
                phs2=phs1;
     b72:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     b74:	36 2c       	mov	r3, r6
     b76:	33 0e       	add	r3, r19
     b78:	30 94       	com	r3
     b7a:	8a 81       	ldd	r24, Y+2	; 0x02
     b7c:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     b7e:	83 2d       	mov	r24, r3
     b80:	81 50       	subi	r24, 0x01	; 1
     b82:	88 30       	cpi	r24, 0x08	; 8
     b84:	e0 f4       	brcc	.+56     	; 0xbbe <__stack+0x2bf>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     b86:	46 2c       	mov	r4, r6
     b88:	55 24       	eor	r5, r5
     b8a:	83 2d       	mov	r24, r3
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	dc 01       	movw	r26, r24
     b90:	11 96       	adiw	r26, 0x01	; 1
     b92:	a3 0f       	add	r26, r19
     b94:	b1 1d       	adc	r27, r1
     b96:	bd 83       	std	Y+5, r27	; 0x05
     b98:	ac 83       	std	Y+4, r26	; 0x04
     b9a:	c2 01       	movw	r24, r4
     b9c:	88 0f       	add	r24, r24
     b9e:	99 1f       	adc	r25, r25
     ba0:	88 0f       	add	r24, r24
     ba2:	99 1f       	adc	r25, r25
     ba4:	8a 17       	cp	r24, r26
     ba6:	9b 07       	cpc	r25, r27
     ba8:	64 f0       	brlt	.+24     	; 0xbc2 <__stack+0x2c3>
     baa:	c2 01       	movw	r24, r4
     bac:	88 0f       	add	r24, r24
     bae:	99 1f       	adc	r25, r25
     bb0:	84 0d       	add	r24, r4
     bb2:	95 1d       	adc	r25, r5
     bb4:	a8 17       	cp	r26, r24
     bb6:	b9 07       	cpc	r27, r25
     bb8:	84 f5       	brge	.+96     	; 0xc1a <__stack+0x31b>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     bba:	2c 2c       	mov	r2, r12
     bbc:	03 c0       	rjmp	.+6      	; 0xbc4 <__stack+0x2c5>
     bbe:	2c 2c       	mov	r2, r12
     bc0:	01 c0       	rjmp	.+2      	; 0xbc4 <__stack+0x2c5>
     bc2:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     bc4:	61 30       	cpi	r22, 0x01	; 1
     bc6:	09 f4       	brne	.+2      	; 0xbca <__stack+0x2cb>
     bc8:	94 cf       	rjmp	.-216    	; 0xaf2 <__stack+0x1f3>
     bca:	87 2f       	mov	r24, r23
     bcc:	7d 2d       	mov	r23, r13
     bce:	da 2c       	mov	r13, r10
     bd0:	a7 2c       	mov	r10, r7
     bd2:	73 2e       	mov	r7, r19
     bd4:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     bd6:	31 30       	cpi	r19, 0x01	; 1
     bd8:	09 f4       	brne	.+2      	; 0xbdc <__stack+0x2dd>
     bda:	ee ce       	rjmp	.-548    	; 0x9b8 <__stack+0xb9>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     bdc:	8d 2d       	mov	r24, r13
     bde:	26 96       	adiw	r28, 0x06	; 6
     be0:	0f b6       	in	r0, 0x3f	; 63
     be2:	f8 94       	cli
     be4:	de bf       	out	0x3e, r29	; 62
     be6:	0f be       	out	0x3f, r0	; 63
     be8:	cd bf       	out	0x3d, r28	; 61
     bea:	df 91       	pop	r29
     bec:	cf 91       	pop	r28
     bee:	1f 91       	pop	r17
     bf0:	0f 91       	pop	r16
     bf2:	ff 90       	pop	r15
     bf4:	ef 90       	pop	r14
     bf6:	df 90       	pop	r13
     bf8:	cf 90       	pop	r12
     bfa:	bf 90       	pop	r11
     bfc:	af 90       	pop	r10
     bfe:	9f 90       	pop	r9
     c00:	8f 90       	pop	r8
     c02:	7f 90       	pop	r7
     c04:	6f 90       	pop	r6
     c06:	5f 90       	pop	r5
     c08:	4f 90       	pop	r4
     c0a:	3f 90       	pop	r3
     c0c:	2f 90       	pop	r2
     c0e:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     c10:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     c12:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     c14:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     c16:	42 2f       	mov	r20, r18
     c18:	63 cf       	rjmp	.-314    	; 0xae0 <__stack+0x1e1>
     c1a:	87 2f       	mov	r24, r23
     c1c:	7d 2d       	mov	r23, r13
     c1e:	da 2c       	mov	r13, r10
     c20:	a7 2c       	mov	r10, r7
     c22:	73 2e       	mov	r7, r19
     c24:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     c26:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     c28:	25 2e       	mov	r2, r21
     c2a:	62 2f       	mov	r22, r18
     c2c:	d4 cf       	rjmp	.-88     	; 0xbd6 <__stack+0x2d7>

00000c2e <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     c2e:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     c32:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     c36:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     c3a:	81 e0       	ldi	r24, 0x01	; 1
     c3c:	08 95       	ret

00000c3e <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     c3e:	91 e0       	ldi	r25, 0x01	; 1
     c40:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     c44:	85 30       	cpi	r24, 0x05	; 5
     c46:	31 f4       	brne	.+12     	; 0xc54 <can_fixed_baudrate+0x16>
     c48:	82 e0       	ldi	r24, 0x02	; 2
     c4a:	68 e0       	ldi	r22, 0x08	; 8
     c4c:	45 e2       	ldi	r20, 0x25	; 37
     c4e:	0e 94 17 06 	call	0xc2e	; 0xc2e <Can_conf_bt_flex>
     c52:	06 c0       	rjmp	.+12     	; 0xc60 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     c54:	10 92 e2 00 	sts	0x00E2, r1
     c58:	10 92 e3 00 	sts	0x00E3, r1
     c5c:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     c60:	81 e0       	ldi	r24, 0x01	; 1
     c62:	08 95       	ret

00000c64 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     c64:	0f 93       	push	r16
     c66:	1f 93       	push	r17
     c68:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     c6a:	87 85       	ldd	r24, Z+15	; 0x0f
     c6c:	88 23       	and	r24, r24
     c6e:	91 f4       	brne	.+36     	; 0xc94 <get_idmask+0x30>
		mask = cmd->id_mask;
     c70:	02 85       	ldd	r16, Z+10	; 0x0a
     c72:	13 85       	ldd	r17, Z+11	; 0x0b
     c74:	24 85       	ldd	r18, Z+12	; 0x0c
     c76:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     c78:	0f 2e       	mov	r0, r31
     c7a:	f2 e1       	ldi	r31, 0x12	; 18
     c7c:	00 0f       	add	r16, r16
     c7e:	11 1f       	adc	r17, r17
     c80:	22 1f       	adc	r18, r18
     c82:	33 1f       	adc	r19, r19
     c84:	fa 95       	dec	r31
     c86:	d1 f7       	brne	.-12     	; 0xc7c <get_idmask+0x18>
     c88:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     c8a:	0f 6f       	ori	r16, 0xFF	; 255
     c8c:	1f 6f       	ori	r17, 0xFF	; 255
     c8e:	23 60       	ori	r18, 0x03	; 3
     c90:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     c92:	05 c0       	rjmp	.+10     	; 0xc9e <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     c94:	02 85       	ldd	r16, Z+10	; 0x0a
     c96:	13 85       	ldd	r17, Z+11	; 0x0b
     c98:	24 85       	ldd	r18, Z+12	; 0x0c
     c9a:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     c9c:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     c9e:	60 2f       	mov	r22, r16
     ca0:	71 2f       	mov	r23, r17
     ca2:	82 2f       	mov	r24, r18
     ca4:	93 2f       	mov	r25, r19
     ca6:	1f 91       	pop	r17
     ca8:	0f 91       	pop	r16
     caa:	08 95       	ret

00000cac <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     cac:	0e 94 1f 06 	call	0xc3e	; 0xc3e <can_fixed_baudrate>
     cb0:	88 23       	and	r24, r24
     cb2:	49 f0       	breq	.+18     	; 0xcc6 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     cb4:	0e 94 a7 03 	call	0x74e	; 0x74e <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     cb8:	e8 ed       	ldi	r30, 0xD8	; 216
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	80 81       	ld	r24, Z
     cbe:	82 60       	ori	r24, 0x02	; 2
     cc0:	80 83       	st	Z, r24
    return (1);
     cc2:	81 e0       	ldi	r24, 0x01	; 1
     cc4:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     cc6:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     cc8:	08 95       	ret

00000cca <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     cca:	e8 ed       	ldi	r30, 0xD8	; 216
     ccc:	f0 e0       	ldi	r31, 0x00	; 0
     cce:	80 81       	ld	r24, Z
     cd0:	8d 7f       	andi	r24, 0xFD	; 253
     cd2:	80 83       	st	Z, r24
}
     cd4:	08 95       	ret

00000cd6 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     cd6:	0f 93       	push	r16
     cd8:	1f 93       	push	r17
     cda:	cf 93       	push	r28
     cdc:	df 93       	push	r29
     cde:	00 d0       	rcall	.+0      	; 0xce0 <can_cmd+0xa>
     ce0:	00 d0       	rcall	.+0      	; 0xce2 <can_cmd+0xc>
     ce2:	cd b7       	in	r28, 0x3d	; 61
     ce4:	de b7       	in	r29, 0x3e	; 62
     ce6:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     ce8:	dc 01       	movw	r26, r24
     cea:	11 96       	adiw	r26, 0x01	; 1
     cec:	8c 91       	ld	r24, X
     cee:	11 97       	sbiw	r26, 0x01	; 1
     cf0:	8c 30       	cpi	r24, 0x0C	; 12
     cf2:	b1 f4       	brne	.+44     	; 0xd20 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     cf4:	19 96       	adiw	r26, 0x09	; 9
     cf6:	8c 91       	ld	r24, X
     cf8:	19 97       	sbiw	r26, 0x09	; 9
     cfa:	80 36       	cpi	r24, 0x60	; 96
     cfc:	69 f4       	brne	.+26     	; 0xd18 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     cfe:	8c 91       	ld	r24, X
     d00:	82 95       	swap	r24
     d02:	80 7f       	andi	r24, 0xF0	; 240
     d04:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     d08:	ef ee       	ldi	r30, 0xEF	; 239
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	80 81       	ld	r24, Z
     d0e:	8f 73       	andi	r24, 0x3F	; 63
     d10:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     d12:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     d16:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     d18:	f8 01       	movw	r30, r16
     d1a:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d1c:	80 e0       	ldi	r24, 0x00	; 0
     d1e:	ac c5       	rjmp	.+2904   	; 0x1878 <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     d20:	0e 94 b9 03 	call	0x772	; 0x772 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     d24:	8f 3f       	cpi	r24, 0xFF	; 255
     d26:	09 f4       	brne	.+2      	; 0xd2a <can_cmd+0x54>
     d28:	a1 c5       	rjmp	.+2882   	; 0x186c <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     d2a:	90 e6       	ldi	r25, 0x60	; 96
     d2c:	d8 01       	movw	r26, r16
     d2e:	19 96       	adiw	r26, 0x09	; 9
     d30:	9c 93       	st	X, r25
     d32:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     d34:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     d36:	82 95       	swap	r24
     d38:	80 7f       	andi	r24, 0xF0	; 240
     d3a:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     d3e:	ee ee       	ldi	r30, 0xEE	; 238
     d40:	f0 e0       	ldi	r31, 0x00	; 0
     d42:	11 92       	st	Z+, r1
     d44:	e8 3f       	cpi	r30, 0xF8	; 248
     d46:	f1 05       	cpc	r31, r1
     d48:	e1 f7       	brne	.-8      	; 0xd42 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     d4a:	f8 01       	movw	r30, r16
     d4c:	81 81       	ldd	r24, Z+1	; 0x01
     d4e:	86 30       	cpi	r24, 0x06	; 6
     d50:	09 f4       	brne	.+2      	; 0xd54 <can_cmd+0x7e>
     d52:	56 c2       	rjmp	.+1196   	; 0x1200 <can_cmd+0x52a>
     d54:	87 30       	cpi	r24, 0x07	; 7
     d56:	90 f4       	brcc	.+36     	; 0xd7c <can_cmd+0xa6>
     d58:	83 30       	cpi	r24, 0x03	; 3
     d5a:	09 f4       	brne	.+2      	; 0xd5e <can_cmd+0x88>
     d5c:	12 c1       	rjmp	.+548    	; 0xf82 <can_cmd+0x2ac>
     d5e:	84 30       	cpi	r24, 0x04	; 4
     d60:	30 f4       	brcc	.+12     	; 0xd6e <can_cmd+0x98>
     d62:	81 30       	cpi	r24, 0x01	; 1
     d64:	11 f1       	breq	.+68     	; 0xdaa <can_cmd+0xd4>
     d66:	82 30       	cpi	r24, 0x02	; 2
     d68:	09 f0       	breq	.+2      	; 0xd6c <can_cmd+0x96>
     d6a:	7c c5       	rjmp	.+2808   	; 0x1864 <can_cmd+0xb8e>
     d6c:	98 c0       	rjmp	.+304    	; 0xe9e <can_cmd+0x1c8>
     d6e:	84 30       	cpi	r24, 0x04	; 4
     d70:	09 f4       	brne	.+2      	; 0xd74 <can_cmd+0x9e>
     d72:	67 c1       	rjmp	.+718    	; 0x1042 <can_cmd+0x36c>
     d74:	85 30       	cpi	r24, 0x05	; 5
     d76:	09 f0       	breq	.+2      	; 0xd7a <can_cmd+0xa4>
     d78:	75 c5       	rjmp	.+2794   	; 0x1864 <can_cmd+0xb8e>
     d7a:	aa c1       	rjmp	.+852    	; 0x10d0 <can_cmd+0x3fa>
     d7c:	89 30       	cpi	r24, 0x09	; 9
     d7e:	09 f4       	brne	.+2      	; 0xd82 <can_cmd+0xac>
     d80:	be c3       	rjmp	.+1916   	; 0x14fe <can_cmd+0x828>
     d82:	8a 30       	cpi	r24, 0x0A	; 10
     d84:	38 f4       	brcc	.+14     	; 0xd94 <can_cmd+0xbe>
     d86:	87 30       	cpi	r24, 0x07	; 7
     d88:	09 f4       	brne	.+2      	; 0xd8c <can_cmd+0xb6>
     d8a:	8f c2       	rjmp	.+1310   	; 0x12aa <can_cmd+0x5d4>
     d8c:	88 30       	cpi	r24, 0x08	; 8
     d8e:	09 f0       	breq	.+2      	; 0xd92 <can_cmd+0xbc>
     d90:	69 c5       	rjmp	.+2770   	; 0x1864 <can_cmd+0xb8e>
     d92:	1b c3       	rjmp	.+1590   	; 0x13ca <can_cmd+0x6f4>
     d94:	8a 30       	cpi	r24, 0x0A	; 10
     d96:	21 f0       	breq	.+8      	; 0xda0 <can_cmd+0xca>
     d98:	8b 30       	cpi	r24, 0x0B	; 11
     d9a:	09 f0       	breq	.+2      	; 0xd9e <can_cmd+0xc8>
     d9c:	63 c5       	rjmp	.+2758   	; 0x1864 <can_cmd+0xb8e>
     d9e:	b1 c4       	rjmp	.+2402   	; 0x1702 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     da0:	86 81       	ldd	r24, Z+6	; 0x06
     da2:	88 23       	and	r24, r24
     da4:	09 f0       	breq	.+2      	; 0xda8 <can_cmd+0xd2>
     da6:	49 c4       	rjmp	.+2194   	; 0x163a <can_cmd+0x964>
     da8:	57 c4       	rjmp	.+2222   	; 0x1658 <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     daa:	f8 01       	movw	r30, r16
     dac:	87 85       	ldd	r24, Z+15	; 0x0f
     dae:	88 23       	and	r24, r24
     db0:	69 f1       	breq	.+90     	; 0xe0c <can_cmd+0x136>
     db2:	94 81       	ldd	r25, Z+4	; 0x04
     db4:	92 95       	swap	r25
     db6:	96 95       	lsr	r25
     db8:	97 70       	andi	r25, 0x07	; 7
     dba:	85 81       	ldd	r24, Z+5	; 0x05
     dbc:	88 0f       	add	r24, r24
     dbe:	88 0f       	add	r24, r24
     dc0:	88 0f       	add	r24, r24
     dc2:	89 0f       	add	r24, r25
     dc4:	80 93 f3 00 	sts	0x00F3, r24
     dc8:	93 81       	ldd	r25, Z+3	; 0x03
     dca:	92 95       	swap	r25
     dcc:	96 95       	lsr	r25
     dce:	97 70       	andi	r25, 0x07	; 7
     dd0:	84 81       	ldd	r24, Z+4	; 0x04
     dd2:	88 0f       	add	r24, r24
     dd4:	88 0f       	add	r24, r24
     dd6:	88 0f       	add	r24, r24
     dd8:	89 0f       	add	r24, r25
     dda:	80 93 f2 00 	sts	0x00F2, r24
     dde:	92 81       	ldd	r25, Z+2	; 0x02
     de0:	92 95       	swap	r25
     de2:	96 95       	lsr	r25
     de4:	97 70       	andi	r25, 0x07	; 7
     de6:	83 81       	ldd	r24, Z+3	; 0x03
     de8:	88 0f       	add	r24, r24
     dea:	88 0f       	add	r24, r24
     dec:	88 0f       	add	r24, r24
     dee:	89 0f       	add	r24, r25
     df0:	80 93 f1 00 	sts	0x00F1, r24
     df4:	82 81       	ldd	r24, Z+2	; 0x02
     df6:	88 0f       	add	r24, r24
     df8:	88 0f       	add	r24, r24
     dfa:	88 0f       	add	r24, r24
     dfc:	80 93 f0 00 	sts	0x00F0, r24
     e00:	ef ee       	ldi	r30, 0xEF	; 239
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	80 81       	ld	r24, Z
     e06:	80 61       	ori	r24, 0x10	; 16
     e08:	80 83       	st	Z, r24
     e0a:	16 c0       	rjmp	.+44     	; 0xe38 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     e0c:	92 81       	ldd	r25, Z+2	; 0x02
     e0e:	96 95       	lsr	r25
     e10:	96 95       	lsr	r25
     e12:	96 95       	lsr	r25
     e14:	83 81       	ldd	r24, Z+3	; 0x03
     e16:	82 95       	swap	r24
     e18:	88 0f       	add	r24, r24
     e1a:	80 7e       	andi	r24, 0xE0	; 224
     e1c:	89 0f       	add	r24, r25
     e1e:	80 93 f3 00 	sts	0x00F3, r24
     e22:	82 81       	ldd	r24, Z+2	; 0x02
     e24:	82 95       	swap	r24
     e26:	88 0f       	add	r24, r24
     e28:	80 7e       	andi	r24, 0xE0	; 224
     e2a:	80 93 f2 00 	sts	0x00F2, r24
     e2e:	ef ee       	ldi	r30, 0xEF	; 239
     e30:	f0 e0       	ldi	r31, 0x00	; 0
     e32:	80 81       	ld	r24, Z
     e34:	8f 7e       	andi	r24, 0xEF	; 239
     e36:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     e38:	f8 01       	movw	r30, r16
     e3a:	86 81       	ldd	r24, Z+6	; 0x06
     e3c:	88 23       	and	r24, r24
     e3e:	79 f0       	breq	.+30     	; 0xe5e <can_cmd+0x188>
     e40:	80 e0       	ldi	r24, 0x00	; 0
     e42:	2a ef       	ldi	r18, 0xFA	; 250
     e44:	30 e0       	ldi	r19, 0x00	; 0
     e46:	f8 01       	movw	r30, r16
     e48:	a7 81       	ldd	r26, Z+7	; 0x07
     e4a:	b0 85       	ldd	r27, Z+8	; 0x08
     e4c:	a8 0f       	add	r26, r24
     e4e:	b1 1d       	adc	r27, r1
     e50:	9c 91       	ld	r25, X
     e52:	d9 01       	movw	r26, r18
     e54:	9c 93       	st	X, r25
     e56:	8f 5f       	subi	r24, 0xFF	; 255
     e58:	96 81       	ldd	r25, Z+6	; 0x06
     e5a:	89 17       	cp	r24, r25
     e5c:	a0 f3       	brcs	.-24     	; 0xe46 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     e5e:	f8 01       	movw	r30, r16
     e60:	86 85       	ldd	r24, Z+14	; 0x0e
     e62:	88 23       	and	r24, r24
     e64:	31 f0       	breq	.+12     	; 0xe72 <can_cmd+0x19c>
     e66:	e0 ef       	ldi	r30, 0xF0	; 240
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	84 60       	ori	r24, 0x04	; 4
     e6e:	80 83       	st	Z, r24
     e70:	05 c0       	rjmp	.+10     	; 0xe7c <can_cmd+0x1a6>
            else Can_clear_rtr();    
     e72:	e0 ef       	ldi	r30, 0xF0	; 240
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	8b 7f       	andi	r24, 0xFB	; 251
     e7a:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     e7c:	ef ee       	ldi	r30, 0xEF	; 239
     e7e:	f0 e0       	ldi	r31, 0x00	; 0
     e80:	90 81       	ld	r25, Z
     e82:	d8 01       	movw	r26, r16
     e84:	16 96       	adiw	r26, 0x06	; 6
     e86:	8c 91       	ld	r24, X
     e88:	16 97       	sbiw	r26, 0x06	; 6
     e8a:	89 2b       	or	r24, r25
     e8c:	80 83       	st	Z, r24
          Can_config_tx();
     e8e:	80 81       	ld	r24, Z
     e90:	8f 73       	andi	r24, 0x3F	; 63
     e92:	80 83       	st	Z, r24
     e94:	80 81       	ld	r24, Z
     e96:	80 64       	ori	r24, 0x40	; 64
     e98:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e9a:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     e9c:	ed c4       	rjmp	.+2522   	; 0x1878 <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e9e:	f8 01       	movw	r30, r16
     ea0:	87 85       	ldd	r24, Z+15	; 0x0f
     ea2:	88 23       	and	r24, r24
     ea4:	69 f1       	breq	.+90     	; 0xf00 <can_cmd+0x22a>
     ea6:	94 81       	ldd	r25, Z+4	; 0x04
     ea8:	92 95       	swap	r25
     eaa:	96 95       	lsr	r25
     eac:	97 70       	andi	r25, 0x07	; 7
     eae:	85 81       	ldd	r24, Z+5	; 0x05
     eb0:	88 0f       	add	r24, r24
     eb2:	88 0f       	add	r24, r24
     eb4:	88 0f       	add	r24, r24
     eb6:	89 0f       	add	r24, r25
     eb8:	80 93 f3 00 	sts	0x00F3, r24
     ebc:	93 81       	ldd	r25, Z+3	; 0x03
     ebe:	92 95       	swap	r25
     ec0:	96 95       	lsr	r25
     ec2:	97 70       	andi	r25, 0x07	; 7
     ec4:	84 81       	ldd	r24, Z+4	; 0x04
     ec6:	88 0f       	add	r24, r24
     ec8:	88 0f       	add	r24, r24
     eca:	88 0f       	add	r24, r24
     ecc:	89 0f       	add	r24, r25
     ece:	80 93 f2 00 	sts	0x00F2, r24
     ed2:	92 81       	ldd	r25, Z+2	; 0x02
     ed4:	92 95       	swap	r25
     ed6:	96 95       	lsr	r25
     ed8:	97 70       	andi	r25, 0x07	; 7
     eda:	83 81       	ldd	r24, Z+3	; 0x03
     edc:	88 0f       	add	r24, r24
     ede:	88 0f       	add	r24, r24
     ee0:	88 0f       	add	r24, r24
     ee2:	89 0f       	add	r24, r25
     ee4:	80 93 f1 00 	sts	0x00F1, r24
     ee8:	82 81       	ldd	r24, Z+2	; 0x02
     eea:	88 0f       	add	r24, r24
     eec:	88 0f       	add	r24, r24
     eee:	88 0f       	add	r24, r24
     ef0:	80 93 f0 00 	sts	0x00F0, r24
     ef4:	ef ee       	ldi	r30, 0xEF	; 239
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	80 81       	ld	r24, Z
     efa:	80 61       	ori	r24, 0x10	; 16
     efc:	80 83       	st	Z, r24
     efe:	16 c0       	rjmp	.+44     	; 0xf2c <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     f00:	92 81       	ldd	r25, Z+2	; 0x02
     f02:	96 95       	lsr	r25
     f04:	96 95       	lsr	r25
     f06:	96 95       	lsr	r25
     f08:	83 81       	ldd	r24, Z+3	; 0x03
     f0a:	82 95       	swap	r24
     f0c:	88 0f       	add	r24, r24
     f0e:	80 7e       	andi	r24, 0xE0	; 224
     f10:	89 0f       	add	r24, r25
     f12:	80 93 f3 00 	sts	0x00F3, r24
     f16:	82 81       	ldd	r24, Z+2	; 0x02
     f18:	82 95       	swap	r24
     f1a:	88 0f       	add	r24, r24
     f1c:	80 7e       	andi	r24, 0xE0	; 224
     f1e:	80 93 f2 00 	sts	0x00F2, r24
     f22:	ef ee       	ldi	r30, 0xEF	; 239
     f24:	f0 e0       	ldi	r31, 0x00	; 0
     f26:	80 81       	ld	r24, Z
     f28:	8f 7e       	andi	r24, 0xEF	; 239
     f2a:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     f2c:	f8 01       	movw	r30, r16
     f2e:	86 81       	ldd	r24, Z+6	; 0x06
     f30:	88 23       	and	r24, r24
     f32:	79 f0       	breq	.+30     	; 0xf52 <can_cmd+0x27c>
     f34:	80 e0       	ldi	r24, 0x00	; 0
     f36:	2a ef       	ldi	r18, 0xFA	; 250
     f38:	30 e0       	ldi	r19, 0x00	; 0
     f3a:	f8 01       	movw	r30, r16
     f3c:	a7 81       	ldd	r26, Z+7	; 0x07
     f3e:	b0 85       	ldd	r27, Z+8	; 0x08
     f40:	a8 0f       	add	r26, r24
     f42:	b1 1d       	adc	r27, r1
     f44:	9c 91       	ld	r25, X
     f46:	d9 01       	movw	r26, r18
     f48:	9c 93       	st	X, r25
     f4a:	8f 5f       	subi	r24, 0xFF	; 255
     f4c:	96 81       	ldd	r25, Z+6	; 0x06
     f4e:	89 17       	cp	r24, r25
     f50:	a0 f3       	brcs	.-24     	; 0xf3a <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     f52:	f8 01       	movw	r30, r16
     f54:	16 86       	std	Z+14, r1	; 0x0e
     f56:	e0 ef       	ldi	r30, 0xF0	; 240
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	8b 7f       	andi	r24, 0xFB	; 251
     f5e:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     f60:	ef ee       	ldi	r30, 0xEF	; 239
     f62:	f0 e0       	ldi	r31, 0x00	; 0
     f64:	90 81       	ld	r25, Z
     f66:	d8 01       	movw	r26, r16
     f68:	16 96       	adiw	r26, 0x06	; 6
     f6a:	8c 91       	ld	r24, X
     f6c:	16 97       	sbiw	r26, 0x06	; 6
     f6e:	89 2b       	or	r24, r25
     f70:	80 83       	st	Z, r24
          Can_config_tx();
     f72:	80 81       	ld	r24, Z
     f74:	8f 73       	andi	r24, 0x3F	; 63
     f76:	80 83       	st	Z, r24
     f78:	80 81       	ld	r24, Z
     f7a:	80 64       	ori	r24, 0x40	; 64
     f7c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f7e:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     f80:	7b c4       	rjmp	.+2294   	; 0x1878 <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     f82:	f8 01       	movw	r30, r16
     f84:	87 85       	ldd	r24, Z+15	; 0x0f
     f86:	88 23       	and	r24, r24
     f88:	69 f1       	breq	.+90     	; 0xfe4 <can_cmd+0x30e>
     f8a:	94 81       	ldd	r25, Z+4	; 0x04
     f8c:	92 95       	swap	r25
     f8e:	96 95       	lsr	r25
     f90:	97 70       	andi	r25, 0x07	; 7
     f92:	85 81       	ldd	r24, Z+5	; 0x05
     f94:	88 0f       	add	r24, r24
     f96:	88 0f       	add	r24, r24
     f98:	88 0f       	add	r24, r24
     f9a:	89 0f       	add	r24, r25
     f9c:	80 93 f3 00 	sts	0x00F3, r24
     fa0:	93 81       	ldd	r25, Z+3	; 0x03
     fa2:	92 95       	swap	r25
     fa4:	96 95       	lsr	r25
     fa6:	97 70       	andi	r25, 0x07	; 7
     fa8:	84 81       	ldd	r24, Z+4	; 0x04
     faa:	88 0f       	add	r24, r24
     fac:	88 0f       	add	r24, r24
     fae:	88 0f       	add	r24, r24
     fb0:	89 0f       	add	r24, r25
     fb2:	80 93 f2 00 	sts	0x00F2, r24
     fb6:	92 81       	ldd	r25, Z+2	; 0x02
     fb8:	92 95       	swap	r25
     fba:	96 95       	lsr	r25
     fbc:	97 70       	andi	r25, 0x07	; 7
     fbe:	83 81       	ldd	r24, Z+3	; 0x03
     fc0:	88 0f       	add	r24, r24
     fc2:	88 0f       	add	r24, r24
     fc4:	88 0f       	add	r24, r24
     fc6:	89 0f       	add	r24, r25
     fc8:	80 93 f1 00 	sts	0x00F1, r24
     fcc:	82 81       	ldd	r24, Z+2	; 0x02
     fce:	88 0f       	add	r24, r24
     fd0:	88 0f       	add	r24, r24
     fd2:	88 0f       	add	r24, r24
     fd4:	80 93 f0 00 	sts	0x00F0, r24
     fd8:	ef ee       	ldi	r30, 0xEF	; 239
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	80 81       	ld	r24, Z
     fde:	80 61       	ori	r24, 0x10	; 16
     fe0:	80 83       	st	Z, r24
     fe2:	16 c0       	rjmp	.+44     	; 0x1010 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     fe4:	92 81       	ldd	r25, Z+2	; 0x02
     fe6:	96 95       	lsr	r25
     fe8:	96 95       	lsr	r25
     fea:	96 95       	lsr	r25
     fec:	83 81       	ldd	r24, Z+3	; 0x03
     fee:	82 95       	swap	r24
     ff0:	88 0f       	add	r24, r24
     ff2:	80 7e       	andi	r24, 0xE0	; 224
     ff4:	89 0f       	add	r24, r25
     ff6:	80 93 f3 00 	sts	0x00F3, r24
     ffa:	82 81       	ldd	r24, Z+2	; 0x02
     ffc:	82 95       	swap	r24
     ffe:	88 0f       	add	r24, r24
    1000:	80 7e       	andi	r24, 0xE0	; 224
    1002:	80 93 f2 00 	sts	0x00F2, r24
    1006:	ef ee       	ldi	r30, 0xEF	; 239
    1008:	f0 e0       	ldi	r31, 0x00	; 0
    100a:	80 81       	ld	r24, Z
    100c:	8f 7e       	andi	r24, 0xEF	; 239
    100e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
    1010:	81 e0       	ldi	r24, 0x01	; 1
    1012:	f8 01       	movw	r30, r16
    1014:	86 87       	std	Z+14, r24	; 0x0e
    1016:	e0 ef       	ldi	r30, 0xF0	; 240
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	80 81       	ld	r24, Z
    101c:	84 60       	ori	r24, 0x04	; 4
    101e:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    1020:	ef ee       	ldi	r30, 0xEF	; 239
    1022:	f0 e0       	ldi	r31, 0x00	; 0
    1024:	90 81       	ld	r25, Z
    1026:	d8 01       	movw	r26, r16
    1028:	16 96       	adiw	r26, 0x06	; 6
    102a:	8c 91       	ld	r24, X
    102c:	16 97       	sbiw	r26, 0x06	; 6
    102e:	89 2b       	or	r24, r25
    1030:	80 83       	st	Z, r24
          Can_config_tx();
    1032:	80 81       	ld	r24, Z
    1034:	8f 73       	andi	r24, 0x3F	; 63
    1036:	80 83       	st	Z, r24
    1038:	80 81       	ld	r24, Z
    103a:	80 64       	ori	r24, 0x40	; 64
    103c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    103e:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1040:	1b c4       	rjmp	.+2102   	; 0x1878 <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1042:	8f ef       	ldi	r24, 0xFF	; 255
    1044:	9f ef       	ldi	r25, 0xFF	; 255
    1046:	dc 01       	movw	r26, r24
    1048:	89 83       	std	Y+1, r24	; 0x01
    104a:	9a 83       	std	Y+2, r25	; 0x02
    104c:	ab 83       	std	Y+3, r26	; 0x03
    104e:	bc 83       	std	Y+4, r27	; 0x04
    1050:	9b 81       	ldd	r25, Y+3	; 0x03
    1052:	92 95       	swap	r25
    1054:	96 95       	lsr	r25
    1056:	97 70       	andi	r25, 0x07	; 7
    1058:	8c 81       	ldd	r24, Y+4	; 0x04
    105a:	88 0f       	add	r24, r24
    105c:	88 0f       	add	r24, r24
    105e:	88 0f       	add	r24, r24
    1060:	89 0f       	add	r24, r25
    1062:	80 93 f7 00 	sts	0x00F7, r24
    1066:	9a 81       	ldd	r25, Y+2	; 0x02
    1068:	92 95       	swap	r25
    106a:	96 95       	lsr	r25
    106c:	97 70       	andi	r25, 0x07	; 7
    106e:	8b 81       	ldd	r24, Y+3	; 0x03
    1070:	88 0f       	add	r24, r24
    1072:	88 0f       	add	r24, r24
    1074:	88 0f       	add	r24, r24
    1076:	89 0f       	add	r24, r25
    1078:	80 93 f6 00 	sts	0x00F6, r24
    107c:	99 81       	ldd	r25, Y+1	; 0x01
    107e:	92 95       	swap	r25
    1080:	96 95       	lsr	r25
    1082:	97 70       	andi	r25, 0x07	; 7
    1084:	8a 81       	ldd	r24, Y+2	; 0x02
    1086:	88 0f       	add	r24, r24
    1088:	88 0f       	add	r24, r24
    108a:	88 0f       	add	r24, r24
    108c:	89 0f       	add	r24, r25
    108e:	80 93 f5 00 	sts	0x00F5, r24
    1092:	89 81       	ldd	r24, Y+1	; 0x01
    1094:	88 0f       	add	r24, r24
    1096:	88 0f       	add	r24, r24
    1098:	88 0f       	add	r24, r24
    109a:	24 ef       	ldi	r18, 0xF4	; 244
    109c:	30 e0       	ldi	r19, 0x00	; 0
    109e:	f9 01       	movw	r30, r18
    10a0:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    10a2:	ef ee       	ldi	r30, 0xEF	; 239
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	90 81       	ld	r25, Z
    10a8:	d8 01       	movw	r26, r16
    10aa:	16 96       	adiw	r26, 0x06	; 6
    10ac:	8c 91       	ld	r24, X
    10ae:	89 2b       	or	r24, r25
    10b0:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    10b2:	d9 01       	movw	r26, r18
    10b4:	8c 91       	ld	r24, X
    10b6:	8b 7f       	andi	r24, 0xFB	; 251
    10b8:	8c 93       	st	X, r24
          Can_clear_idemsk();
    10ba:	8c 91       	ld	r24, X
    10bc:	8e 7f       	andi	r24, 0xFE	; 254
    10be:	8c 93       	st	X, r24
          Can_config_rx();       
    10c0:	80 81       	ld	r24, Z
    10c2:	8f 73       	andi	r24, 0x3F	; 63
    10c4:	80 83       	st	Z, r24
    10c6:	80 81       	ld	r24, Z
    10c8:	80 68       	ori	r24, 0x80	; 128
    10ca:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    10cc:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    10ce:	d4 c3       	rjmp	.+1960   	; 0x1878 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    10d0:	f8 01       	movw	r30, r16
    10d2:	87 85       	ldd	r24, Z+15	; 0x0f
    10d4:	88 23       	and	r24, r24
    10d6:	69 f1       	breq	.+90     	; 0x1132 <can_cmd+0x45c>
    10d8:	94 81       	ldd	r25, Z+4	; 0x04
    10da:	92 95       	swap	r25
    10dc:	96 95       	lsr	r25
    10de:	97 70       	andi	r25, 0x07	; 7
    10e0:	85 81       	ldd	r24, Z+5	; 0x05
    10e2:	88 0f       	add	r24, r24
    10e4:	88 0f       	add	r24, r24
    10e6:	88 0f       	add	r24, r24
    10e8:	89 0f       	add	r24, r25
    10ea:	80 93 f3 00 	sts	0x00F3, r24
    10ee:	93 81       	ldd	r25, Z+3	; 0x03
    10f0:	92 95       	swap	r25
    10f2:	96 95       	lsr	r25
    10f4:	97 70       	andi	r25, 0x07	; 7
    10f6:	84 81       	ldd	r24, Z+4	; 0x04
    10f8:	88 0f       	add	r24, r24
    10fa:	88 0f       	add	r24, r24
    10fc:	88 0f       	add	r24, r24
    10fe:	89 0f       	add	r24, r25
    1100:	80 93 f2 00 	sts	0x00F2, r24
    1104:	92 81       	ldd	r25, Z+2	; 0x02
    1106:	92 95       	swap	r25
    1108:	96 95       	lsr	r25
    110a:	97 70       	andi	r25, 0x07	; 7
    110c:	83 81       	ldd	r24, Z+3	; 0x03
    110e:	88 0f       	add	r24, r24
    1110:	88 0f       	add	r24, r24
    1112:	88 0f       	add	r24, r24
    1114:	89 0f       	add	r24, r25
    1116:	80 93 f1 00 	sts	0x00F1, r24
    111a:	82 81       	ldd	r24, Z+2	; 0x02
    111c:	88 0f       	add	r24, r24
    111e:	88 0f       	add	r24, r24
    1120:	88 0f       	add	r24, r24
    1122:	80 93 f0 00 	sts	0x00F0, r24
    1126:	ef ee       	ldi	r30, 0xEF	; 239
    1128:	f0 e0       	ldi	r31, 0x00	; 0
    112a:	80 81       	ld	r24, Z
    112c:	80 61       	ori	r24, 0x10	; 16
    112e:	80 83       	st	Z, r24
    1130:	16 c0       	rjmp	.+44     	; 0x115e <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    1132:	92 81       	ldd	r25, Z+2	; 0x02
    1134:	96 95       	lsr	r25
    1136:	96 95       	lsr	r25
    1138:	96 95       	lsr	r25
    113a:	83 81       	ldd	r24, Z+3	; 0x03
    113c:	82 95       	swap	r24
    113e:	88 0f       	add	r24, r24
    1140:	80 7e       	andi	r24, 0xE0	; 224
    1142:	89 0f       	add	r24, r25
    1144:	80 93 f3 00 	sts	0x00F3, r24
    1148:	82 81       	ldd	r24, Z+2	; 0x02
    114a:	82 95       	swap	r24
    114c:	88 0f       	add	r24, r24
    114e:	80 7e       	andi	r24, 0xE0	; 224
    1150:	80 93 f2 00 	sts	0x00F2, r24
    1154:	ef ee       	ldi	r30, 0xEF	; 239
    1156:	f0 e0       	ldi	r31, 0x00	; 0
    1158:	80 81       	ld	r24, Z
    115a:	8f 7e       	andi	r24, 0xEF	; 239
    115c:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    115e:	8f ef       	ldi	r24, 0xFF	; 255
    1160:	9f ef       	ldi	r25, 0xFF	; 255
    1162:	dc 01       	movw	r26, r24
    1164:	89 83       	std	Y+1, r24	; 0x01
    1166:	9a 83       	std	Y+2, r25	; 0x02
    1168:	ab 83       	std	Y+3, r26	; 0x03
    116a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    116c:	9b 81       	ldd	r25, Y+3	; 0x03
    116e:	92 95       	swap	r25
    1170:	96 95       	lsr	r25
    1172:	97 70       	andi	r25, 0x07	; 7
    1174:	8c 81       	ldd	r24, Y+4	; 0x04
    1176:	88 0f       	add	r24, r24
    1178:	88 0f       	add	r24, r24
    117a:	88 0f       	add	r24, r24
    117c:	89 0f       	add	r24, r25
    117e:	80 93 f7 00 	sts	0x00F7, r24
    1182:	9a 81       	ldd	r25, Y+2	; 0x02
    1184:	92 95       	swap	r25
    1186:	96 95       	lsr	r25
    1188:	97 70       	andi	r25, 0x07	; 7
    118a:	8b 81       	ldd	r24, Y+3	; 0x03
    118c:	88 0f       	add	r24, r24
    118e:	88 0f       	add	r24, r24
    1190:	88 0f       	add	r24, r24
    1192:	89 0f       	add	r24, r25
    1194:	80 93 f6 00 	sts	0x00F6, r24
    1198:	99 81       	ldd	r25, Y+1	; 0x01
    119a:	92 95       	swap	r25
    119c:	96 95       	lsr	r25
    119e:	97 70       	andi	r25, 0x07	; 7
    11a0:	8a 81       	ldd	r24, Y+2	; 0x02
    11a2:	88 0f       	add	r24, r24
    11a4:	88 0f       	add	r24, r24
    11a6:	88 0f       	add	r24, r24
    11a8:	89 0f       	add	r24, r25
    11aa:	80 93 f5 00 	sts	0x00F5, r24
    11ae:	89 81       	ldd	r24, Y+1	; 0x01
    11b0:	88 0f       	add	r24, r24
    11b2:	88 0f       	add	r24, r24
    11b4:	88 0f       	add	r24, r24
    11b6:	44 ef       	ldi	r20, 0xF4	; 244
    11b8:	50 e0       	ldi	r21, 0x00	; 0
    11ba:	fa 01       	movw	r30, r20
    11bc:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    11be:	ef ee       	ldi	r30, 0xEF	; 239
    11c0:	f0 e0       	ldi	r31, 0x00	; 0
    11c2:	90 81       	ld	r25, Z
    11c4:	d8 01       	movw	r26, r16
    11c6:	16 96       	adiw	r26, 0x06	; 6
    11c8:	8c 91       	ld	r24, X
    11ca:	16 97       	sbiw	r26, 0x06	; 6
    11cc:	89 2b       	or	r24, r25
    11ce:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    11d0:	1e 96       	adiw	r26, 0x0e	; 14
    11d2:	1c 92       	st	X, r1
    11d4:	da 01       	movw	r26, r20
    11d6:	8c 91       	ld	r24, X
    11d8:	84 60       	ori	r24, 0x04	; 4
    11da:	8c 93       	st	X, r24
    11dc:	80 ef       	ldi	r24, 0xF0	; 240
    11de:	90 e0       	ldi	r25, 0x00	; 0
    11e0:	dc 01       	movw	r26, r24
    11e2:	2c 91       	ld	r18, X
    11e4:	2b 7f       	andi	r18, 0xFB	; 251
    11e6:	2c 93       	st	X, r18
          Can_set_idemsk();
    11e8:	da 01       	movw	r26, r20
    11ea:	8c 91       	ld	r24, X
    11ec:	81 60       	ori	r24, 0x01	; 1
    11ee:	8c 93       	st	X, r24
          Can_config_rx()    
    11f0:	80 81       	ld	r24, Z
    11f2:	8f 73       	andi	r24, 0x3F	; 63
    11f4:	80 83       	st	Z, r24
    11f6:	80 81       	ld	r24, Z
    11f8:	80 68       	ori	r24, 0x80	; 128
    11fa:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    11fc:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    11fe:	3c c3       	rjmp	.+1656   	; 0x1878 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1200:	8f ef       	ldi	r24, 0xFF	; 255
    1202:	9f ef       	ldi	r25, 0xFF	; 255
    1204:	dc 01       	movw	r26, r24
    1206:	89 83       	std	Y+1, r24	; 0x01
    1208:	9a 83       	std	Y+2, r25	; 0x02
    120a:	ab 83       	std	Y+3, r26	; 0x03
    120c:	bc 83       	std	Y+4, r27	; 0x04
    120e:	9b 81       	ldd	r25, Y+3	; 0x03
    1210:	92 95       	swap	r25
    1212:	96 95       	lsr	r25
    1214:	97 70       	andi	r25, 0x07	; 7
    1216:	8c 81       	ldd	r24, Y+4	; 0x04
    1218:	88 0f       	add	r24, r24
    121a:	88 0f       	add	r24, r24
    121c:	88 0f       	add	r24, r24
    121e:	89 0f       	add	r24, r25
    1220:	80 93 f7 00 	sts	0x00F7, r24
    1224:	9a 81       	ldd	r25, Y+2	; 0x02
    1226:	92 95       	swap	r25
    1228:	96 95       	lsr	r25
    122a:	97 70       	andi	r25, 0x07	; 7
    122c:	8b 81       	ldd	r24, Y+3	; 0x03
    122e:	88 0f       	add	r24, r24
    1230:	88 0f       	add	r24, r24
    1232:	88 0f       	add	r24, r24
    1234:	89 0f       	add	r24, r25
    1236:	80 93 f6 00 	sts	0x00F6, r24
    123a:	99 81       	ldd	r25, Y+1	; 0x01
    123c:	92 95       	swap	r25
    123e:	96 95       	lsr	r25
    1240:	97 70       	andi	r25, 0x07	; 7
    1242:	8a 81       	ldd	r24, Y+2	; 0x02
    1244:	88 0f       	add	r24, r24
    1246:	88 0f       	add	r24, r24
    1248:	88 0f       	add	r24, r24
    124a:	89 0f       	add	r24, r25
    124c:	80 93 f5 00 	sts	0x00F5, r24
    1250:	89 81       	ldd	r24, Y+1	; 0x01
    1252:	88 0f       	add	r24, r24
    1254:	88 0f       	add	r24, r24
    1256:	88 0f       	add	r24, r24
    1258:	44 ef       	ldi	r20, 0xF4	; 244
    125a:	50 e0       	ldi	r21, 0x00	; 0
    125c:	fa 01       	movw	r30, r20
    125e:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    1260:	ef ee       	ldi	r30, 0xEF	; 239
    1262:	f0 e0       	ldi	r31, 0x00	; 0
    1264:	90 81       	ld	r25, Z
    1266:	d8 01       	movw	r26, r16
    1268:	16 96       	adiw	r26, 0x06	; 6
    126a:	8c 91       	ld	r24, X
    126c:	16 97       	sbiw	r26, 0x06	; 6
    126e:	89 2b       	or	r24, r25
    1270:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1272:	81 e0       	ldi	r24, 0x01	; 1
    1274:	1e 96       	adiw	r26, 0x0e	; 14
    1276:	8c 93       	st	X, r24
    1278:	da 01       	movw	r26, r20
    127a:	8c 91       	ld	r24, X
    127c:	84 60       	ori	r24, 0x04	; 4
    127e:	8c 93       	st	X, r24
    1280:	80 ef       	ldi	r24, 0xF0	; 240
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	dc 01       	movw	r26, r24
    1286:	2c 91       	ld	r18, X
    1288:	24 60       	ori	r18, 0x04	; 4
    128a:	2c 93       	st	X, r18
          Can_clear_rplv();
    128c:	80 81       	ld	r24, Z
    128e:	8f 7d       	andi	r24, 0xDF	; 223
    1290:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1292:	da 01       	movw	r26, r20
    1294:	8c 91       	ld	r24, X
    1296:	8e 7f       	andi	r24, 0xFE	; 254
    1298:	8c 93       	st	X, r24
          Can_config_rx();       
    129a:	80 81       	ld	r24, Z
    129c:	8f 73       	andi	r24, 0x3F	; 63
    129e:	80 83       	st	Z, r24
    12a0:	80 81       	ld	r24, Z
    12a2:	80 68       	ori	r24, 0x80	; 128
    12a4:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    12a6:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    12a8:	e7 c2       	rjmp	.+1486   	; 0x1878 <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    12aa:	f8 01       	movw	r30, r16
    12ac:	87 85       	ldd	r24, Z+15	; 0x0f
    12ae:	88 23       	and	r24, r24
    12b0:	69 f1       	breq	.+90     	; 0x130c <can_cmd+0x636>
    12b2:	94 81       	ldd	r25, Z+4	; 0x04
    12b4:	92 95       	swap	r25
    12b6:	96 95       	lsr	r25
    12b8:	97 70       	andi	r25, 0x07	; 7
    12ba:	85 81       	ldd	r24, Z+5	; 0x05
    12bc:	88 0f       	add	r24, r24
    12be:	88 0f       	add	r24, r24
    12c0:	88 0f       	add	r24, r24
    12c2:	89 0f       	add	r24, r25
    12c4:	80 93 f3 00 	sts	0x00F3, r24
    12c8:	93 81       	ldd	r25, Z+3	; 0x03
    12ca:	92 95       	swap	r25
    12cc:	96 95       	lsr	r25
    12ce:	97 70       	andi	r25, 0x07	; 7
    12d0:	84 81       	ldd	r24, Z+4	; 0x04
    12d2:	88 0f       	add	r24, r24
    12d4:	88 0f       	add	r24, r24
    12d6:	88 0f       	add	r24, r24
    12d8:	89 0f       	add	r24, r25
    12da:	80 93 f2 00 	sts	0x00F2, r24
    12de:	92 81       	ldd	r25, Z+2	; 0x02
    12e0:	92 95       	swap	r25
    12e2:	96 95       	lsr	r25
    12e4:	97 70       	andi	r25, 0x07	; 7
    12e6:	83 81       	ldd	r24, Z+3	; 0x03
    12e8:	88 0f       	add	r24, r24
    12ea:	88 0f       	add	r24, r24
    12ec:	88 0f       	add	r24, r24
    12ee:	89 0f       	add	r24, r25
    12f0:	80 93 f1 00 	sts	0x00F1, r24
    12f4:	82 81       	ldd	r24, Z+2	; 0x02
    12f6:	88 0f       	add	r24, r24
    12f8:	88 0f       	add	r24, r24
    12fa:	88 0f       	add	r24, r24
    12fc:	80 93 f0 00 	sts	0x00F0, r24
    1300:	ef ee       	ldi	r30, 0xEF	; 239
    1302:	f0 e0       	ldi	r31, 0x00	; 0
    1304:	80 81       	ld	r24, Z
    1306:	80 61       	ori	r24, 0x10	; 16
    1308:	80 83       	st	Z, r24
    130a:	16 c0       	rjmp	.+44     	; 0x1338 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    130c:	92 81       	ldd	r25, Z+2	; 0x02
    130e:	96 95       	lsr	r25
    1310:	96 95       	lsr	r25
    1312:	96 95       	lsr	r25
    1314:	83 81       	ldd	r24, Z+3	; 0x03
    1316:	82 95       	swap	r24
    1318:	88 0f       	add	r24, r24
    131a:	80 7e       	andi	r24, 0xE0	; 224
    131c:	89 0f       	add	r24, r25
    131e:	80 93 f3 00 	sts	0x00F3, r24
    1322:	82 81       	ldd	r24, Z+2	; 0x02
    1324:	82 95       	swap	r24
    1326:	88 0f       	add	r24, r24
    1328:	80 7e       	andi	r24, 0xE0	; 224
    132a:	80 93 f2 00 	sts	0x00F2, r24
    132e:	ef ee       	ldi	r30, 0xEF	; 239
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	8f 7e       	andi	r24, 0xEF	; 239
    1336:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1338:	c8 01       	movw	r24, r16
    133a:	0e 94 32 06 	call	0xc64	; 0xc64 <get_idmask>
    133e:	dc 01       	movw	r26, r24
    1340:	cb 01       	movw	r24, r22
    1342:	89 83       	std	Y+1, r24	; 0x01
    1344:	9a 83       	std	Y+2, r25	; 0x02
    1346:	ab 83       	std	Y+3, r26	; 0x03
    1348:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    134a:	9b 81       	ldd	r25, Y+3	; 0x03
    134c:	92 95       	swap	r25
    134e:	96 95       	lsr	r25
    1350:	97 70       	andi	r25, 0x07	; 7
    1352:	8c 81       	ldd	r24, Y+4	; 0x04
    1354:	88 0f       	add	r24, r24
    1356:	88 0f       	add	r24, r24
    1358:	88 0f       	add	r24, r24
    135a:	89 0f       	add	r24, r25
    135c:	80 93 f7 00 	sts	0x00F7, r24
    1360:	9a 81       	ldd	r25, Y+2	; 0x02
    1362:	92 95       	swap	r25
    1364:	96 95       	lsr	r25
    1366:	97 70       	andi	r25, 0x07	; 7
    1368:	8b 81       	ldd	r24, Y+3	; 0x03
    136a:	88 0f       	add	r24, r24
    136c:	88 0f       	add	r24, r24
    136e:	88 0f       	add	r24, r24
    1370:	89 0f       	add	r24, r25
    1372:	80 93 f6 00 	sts	0x00F6, r24
    1376:	99 81       	ldd	r25, Y+1	; 0x01
    1378:	92 95       	swap	r25
    137a:	96 95       	lsr	r25
    137c:	97 70       	andi	r25, 0x07	; 7
    137e:	8a 81       	ldd	r24, Y+2	; 0x02
    1380:	88 0f       	add	r24, r24
    1382:	88 0f       	add	r24, r24
    1384:	88 0f       	add	r24, r24
    1386:	89 0f       	add	r24, r25
    1388:	80 93 f5 00 	sts	0x00F5, r24
    138c:	89 81       	ldd	r24, Y+1	; 0x01
    138e:	88 0f       	add	r24, r24
    1390:	88 0f       	add	r24, r24
    1392:	88 0f       	add	r24, r24
    1394:	24 ef       	ldi	r18, 0xF4	; 244
    1396:	30 e0       	ldi	r19, 0x00	; 0
    1398:	f9 01       	movw	r30, r18
    139a:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    139c:	ef ee       	ldi	r30, 0xEF	; 239
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	90 81       	ld	r25, Z
    13a2:	d8 01       	movw	r26, r16
    13a4:	16 96       	adiw	r26, 0x06	; 6
    13a6:	8c 91       	ld	r24, X
    13a8:	89 2b       	or	r24, r25
    13aa:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    13ac:	d9 01       	movw	r26, r18
    13ae:	8c 91       	ld	r24, X
    13b0:	8b 7f       	andi	r24, 0xFB	; 251
    13b2:	8c 93       	st	X, r24
          Can_set_idemsk();
    13b4:	8c 91       	ld	r24, X
    13b6:	81 60       	ori	r24, 0x01	; 1
    13b8:	8c 93       	st	X, r24
          Can_config_rx();       
    13ba:	80 81       	ld	r24, Z
    13bc:	8f 73       	andi	r24, 0x3F	; 63
    13be:	80 83       	st	Z, r24
    13c0:	80 81       	ld	r24, Z
    13c2:	80 68       	ori	r24, 0x80	; 128
    13c4:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13c6:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13c8:	57 c2       	rjmp	.+1198   	; 0x1878 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    13ca:	f8 01       	movw	r30, r16
    13cc:	87 85       	ldd	r24, Z+15	; 0x0f
    13ce:	88 23       	and	r24, r24
    13d0:	69 f1       	breq	.+90     	; 0x142c <can_cmd+0x756>
    13d2:	94 81       	ldd	r25, Z+4	; 0x04
    13d4:	92 95       	swap	r25
    13d6:	96 95       	lsr	r25
    13d8:	97 70       	andi	r25, 0x07	; 7
    13da:	85 81       	ldd	r24, Z+5	; 0x05
    13dc:	88 0f       	add	r24, r24
    13de:	88 0f       	add	r24, r24
    13e0:	88 0f       	add	r24, r24
    13e2:	89 0f       	add	r24, r25
    13e4:	80 93 f3 00 	sts	0x00F3, r24
    13e8:	93 81       	ldd	r25, Z+3	; 0x03
    13ea:	92 95       	swap	r25
    13ec:	96 95       	lsr	r25
    13ee:	97 70       	andi	r25, 0x07	; 7
    13f0:	84 81       	ldd	r24, Z+4	; 0x04
    13f2:	88 0f       	add	r24, r24
    13f4:	88 0f       	add	r24, r24
    13f6:	88 0f       	add	r24, r24
    13f8:	89 0f       	add	r24, r25
    13fa:	80 93 f2 00 	sts	0x00F2, r24
    13fe:	92 81       	ldd	r25, Z+2	; 0x02
    1400:	92 95       	swap	r25
    1402:	96 95       	lsr	r25
    1404:	97 70       	andi	r25, 0x07	; 7
    1406:	83 81       	ldd	r24, Z+3	; 0x03
    1408:	88 0f       	add	r24, r24
    140a:	88 0f       	add	r24, r24
    140c:	88 0f       	add	r24, r24
    140e:	89 0f       	add	r24, r25
    1410:	80 93 f1 00 	sts	0x00F1, r24
    1414:	82 81       	ldd	r24, Z+2	; 0x02
    1416:	88 0f       	add	r24, r24
    1418:	88 0f       	add	r24, r24
    141a:	88 0f       	add	r24, r24
    141c:	80 93 f0 00 	sts	0x00F0, r24
    1420:	ef ee       	ldi	r30, 0xEF	; 239
    1422:	f0 e0       	ldi	r31, 0x00	; 0
    1424:	80 81       	ld	r24, Z
    1426:	80 61       	ori	r24, 0x10	; 16
    1428:	80 83       	st	Z, r24
    142a:	16 c0       	rjmp	.+44     	; 0x1458 <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    142c:	92 81       	ldd	r25, Z+2	; 0x02
    142e:	96 95       	lsr	r25
    1430:	96 95       	lsr	r25
    1432:	96 95       	lsr	r25
    1434:	83 81       	ldd	r24, Z+3	; 0x03
    1436:	82 95       	swap	r24
    1438:	88 0f       	add	r24, r24
    143a:	80 7e       	andi	r24, 0xE0	; 224
    143c:	89 0f       	add	r24, r25
    143e:	80 93 f3 00 	sts	0x00F3, r24
    1442:	82 81       	ldd	r24, Z+2	; 0x02
    1444:	82 95       	swap	r24
    1446:	88 0f       	add	r24, r24
    1448:	80 7e       	andi	r24, 0xE0	; 224
    144a:	80 93 f2 00 	sts	0x00F2, r24
    144e:	ef ee       	ldi	r30, 0xEF	; 239
    1450:	f0 e0       	ldi	r31, 0x00	; 0
    1452:	80 81       	ld	r24, Z
    1454:	8f 7e       	andi	r24, 0xEF	; 239
    1456:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1458:	c8 01       	movw	r24, r16
    145a:	0e 94 32 06 	call	0xc64	; 0xc64 <get_idmask>
    145e:	dc 01       	movw	r26, r24
    1460:	cb 01       	movw	r24, r22
    1462:	89 83       	std	Y+1, r24	; 0x01
    1464:	9a 83       	std	Y+2, r25	; 0x02
    1466:	ab 83       	std	Y+3, r26	; 0x03
    1468:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    146a:	9b 81       	ldd	r25, Y+3	; 0x03
    146c:	92 95       	swap	r25
    146e:	96 95       	lsr	r25
    1470:	97 70       	andi	r25, 0x07	; 7
    1472:	8c 81       	ldd	r24, Y+4	; 0x04
    1474:	88 0f       	add	r24, r24
    1476:	88 0f       	add	r24, r24
    1478:	88 0f       	add	r24, r24
    147a:	89 0f       	add	r24, r25
    147c:	80 93 f7 00 	sts	0x00F7, r24
    1480:	9a 81       	ldd	r25, Y+2	; 0x02
    1482:	92 95       	swap	r25
    1484:	96 95       	lsr	r25
    1486:	97 70       	andi	r25, 0x07	; 7
    1488:	8b 81       	ldd	r24, Y+3	; 0x03
    148a:	88 0f       	add	r24, r24
    148c:	88 0f       	add	r24, r24
    148e:	88 0f       	add	r24, r24
    1490:	89 0f       	add	r24, r25
    1492:	80 93 f6 00 	sts	0x00F6, r24
    1496:	99 81       	ldd	r25, Y+1	; 0x01
    1498:	92 95       	swap	r25
    149a:	96 95       	lsr	r25
    149c:	97 70       	andi	r25, 0x07	; 7
    149e:	8a 81       	ldd	r24, Y+2	; 0x02
    14a0:	88 0f       	add	r24, r24
    14a2:	88 0f       	add	r24, r24
    14a4:	88 0f       	add	r24, r24
    14a6:	89 0f       	add	r24, r25
    14a8:	80 93 f5 00 	sts	0x00F5, r24
    14ac:	89 81       	ldd	r24, Y+1	; 0x01
    14ae:	88 0f       	add	r24, r24
    14b0:	88 0f       	add	r24, r24
    14b2:	88 0f       	add	r24, r24
    14b4:	44 ef       	ldi	r20, 0xF4	; 244
    14b6:	50 e0       	ldi	r21, 0x00	; 0
    14b8:	fa 01       	movw	r30, r20
    14ba:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    14bc:	ef ee       	ldi	r30, 0xEF	; 239
    14be:	f0 e0       	ldi	r31, 0x00	; 0
    14c0:	90 81       	ld	r25, Z
    14c2:	d8 01       	movw	r26, r16
    14c4:	16 96       	adiw	r26, 0x06	; 6
    14c6:	8c 91       	ld	r24, X
    14c8:	16 97       	sbiw	r26, 0x06	; 6
    14ca:	89 2b       	or	r24, r25
    14cc:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    14ce:	1e 96       	adiw	r26, 0x0e	; 14
    14d0:	1c 92       	st	X, r1
    14d2:	da 01       	movw	r26, r20
    14d4:	8c 91       	ld	r24, X
    14d6:	84 60       	ori	r24, 0x04	; 4
    14d8:	8c 93       	st	X, r24
    14da:	80 ef       	ldi	r24, 0xF0	; 240
    14dc:	90 e0       	ldi	r25, 0x00	; 0
    14de:	dc 01       	movw	r26, r24
    14e0:	2c 91       	ld	r18, X
    14e2:	2b 7f       	andi	r18, 0xFB	; 251
    14e4:	2c 93       	st	X, r18
          Can_set_idemsk();
    14e6:	da 01       	movw	r26, r20
    14e8:	8c 91       	ld	r24, X
    14ea:	81 60       	ori	r24, 0x01	; 1
    14ec:	8c 93       	st	X, r24
          Can_config_rx();       
    14ee:	80 81       	ld	r24, Z
    14f0:	8f 73       	andi	r24, 0x3F	; 63
    14f2:	80 83       	st	Z, r24
    14f4:	80 81       	ld	r24, Z
    14f6:	80 68       	ori	r24, 0x80	; 128
    14f8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    14fa:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    14fc:	bd c1       	rjmp	.+890    	; 0x1878 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    14fe:	f8 01       	movw	r30, r16
    1500:	87 85       	ldd	r24, Z+15	; 0x0f
    1502:	88 23       	and	r24, r24
    1504:	69 f1       	breq	.+90     	; 0x1560 <can_cmd+0x88a>
    1506:	94 81       	ldd	r25, Z+4	; 0x04
    1508:	92 95       	swap	r25
    150a:	96 95       	lsr	r25
    150c:	97 70       	andi	r25, 0x07	; 7
    150e:	85 81       	ldd	r24, Z+5	; 0x05
    1510:	88 0f       	add	r24, r24
    1512:	88 0f       	add	r24, r24
    1514:	88 0f       	add	r24, r24
    1516:	89 0f       	add	r24, r25
    1518:	80 93 f3 00 	sts	0x00F3, r24
    151c:	93 81       	ldd	r25, Z+3	; 0x03
    151e:	92 95       	swap	r25
    1520:	96 95       	lsr	r25
    1522:	97 70       	andi	r25, 0x07	; 7
    1524:	84 81       	ldd	r24, Z+4	; 0x04
    1526:	88 0f       	add	r24, r24
    1528:	88 0f       	add	r24, r24
    152a:	88 0f       	add	r24, r24
    152c:	89 0f       	add	r24, r25
    152e:	80 93 f2 00 	sts	0x00F2, r24
    1532:	92 81       	ldd	r25, Z+2	; 0x02
    1534:	92 95       	swap	r25
    1536:	96 95       	lsr	r25
    1538:	97 70       	andi	r25, 0x07	; 7
    153a:	83 81       	ldd	r24, Z+3	; 0x03
    153c:	88 0f       	add	r24, r24
    153e:	88 0f       	add	r24, r24
    1540:	88 0f       	add	r24, r24
    1542:	89 0f       	add	r24, r25
    1544:	80 93 f1 00 	sts	0x00F1, r24
    1548:	82 81       	ldd	r24, Z+2	; 0x02
    154a:	88 0f       	add	r24, r24
    154c:	88 0f       	add	r24, r24
    154e:	88 0f       	add	r24, r24
    1550:	80 93 f0 00 	sts	0x00F0, r24
    1554:	ef ee       	ldi	r30, 0xEF	; 239
    1556:	f0 e0       	ldi	r31, 0x00	; 0
    1558:	80 81       	ld	r24, Z
    155a:	80 61       	ori	r24, 0x10	; 16
    155c:	80 83       	st	Z, r24
    155e:	16 c0       	rjmp	.+44     	; 0x158c <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    1560:	92 81       	ldd	r25, Z+2	; 0x02
    1562:	96 95       	lsr	r25
    1564:	96 95       	lsr	r25
    1566:	96 95       	lsr	r25
    1568:	83 81       	ldd	r24, Z+3	; 0x03
    156a:	82 95       	swap	r24
    156c:	88 0f       	add	r24, r24
    156e:	80 7e       	andi	r24, 0xE0	; 224
    1570:	89 0f       	add	r24, r25
    1572:	80 93 f3 00 	sts	0x00F3, r24
    1576:	82 81       	ldd	r24, Z+2	; 0x02
    1578:	82 95       	swap	r24
    157a:	88 0f       	add	r24, r24
    157c:	80 7e       	andi	r24, 0xE0	; 224
    157e:	80 93 f2 00 	sts	0x00F2, r24
    1582:	ef ee       	ldi	r30, 0xEF	; 239
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	8f 7e       	andi	r24, 0xEF	; 239
    158a:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    158c:	c8 01       	movw	r24, r16
    158e:	0e 94 32 06 	call	0xc64	; 0xc64 <get_idmask>
    1592:	dc 01       	movw	r26, r24
    1594:	cb 01       	movw	r24, r22
    1596:	89 83       	std	Y+1, r24	; 0x01
    1598:	9a 83       	std	Y+2, r25	; 0x02
    159a:	ab 83       	std	Y+3, r26	; 0x03
    159c:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    159e:	9b 81       	ldd	r25, Y+3	; 0x03
    15a0:	92 95       	swap	r25
    15a2:	96 95       	lsr	r25
    15a4:	97 70       	andi	r25, 0x07	; 7
    15a6:	8c 81       	ldd	r24, Y+4	; 0x04
    15a8:	88 0f       	add	r24, r24
    15aa:	88 0f       	add	r24, r24
    15ac:	88 0f       	add	r24, r24
    15ae:	89 0f       	add	r24, r25
    15b0:	80 93 f7 00 	sts	0x00F7, r24
    15b4:	9a 81       	ldd	r25, Y+2	; 0x02
    15b6:	92 95       	swap	r25
    15b8:	96 95       	lsr	r25
    15ba:	97 70       	andi	r25, 0x07	; 7
    15bc:	8b 81       	ldd	r24, Y+3	; 0x03
    15be:	88 0f       	add	r24, r24
    15c0:	88 0f       	add	r24, r24
    15c2:	88 0f       	add	r24, r24
    15c4:	89 0f       	add	r24, r25
    15c6:	80 93 f6 00 	sts	0x00F6, r24
    15ca:	99 81       	ldd	r25, Y+1	; 0x01
    15cc:	92 95       	swap	r25
    15ce:	96 95       	lsr	r25
    15d0:	97 70       	andi	r25, 0x07	; 7
    15d2:	8a 81       	ldd	r24, Y+2	; 0x02
    15d4:	88 0f       	add	r24, r24
    15d6:	88 0f       	add	r24, r24
    15d8:	88 0f       	add	r24, r24
    15da:	89 0f       	add	r24, r25
    15dc:	80 93 f5 00 	sts	0x00F5, r24
    15e0:	89 81       	ldd	r24, Y+1	; 0x01
    15e2:	88 0f       	add	r24, r24
    15e4:	88 0f       	add	r24, r24
    15e6:	88 0f       	add	r24, r24
    15e8:	44 ef       	ldi	r20, 0xF4	; 244
    15ea:	50 e0       	ldi	r21, 0x00	; 0
    15ec:	fa 01       	movw	r30, r20
    15ee:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    15f0:	ef ee       	ldi	r30, 0xEF	; 239
    15f2:	f0 e0       	ldi	r31, 0x00	; 0
    15f4:	90 81       	ld	r25, Z
    15f6:	d8 01       	movw	r26, r16
    15f8:	16 96       	adiw	r26, 0x06	; 6
    15fa:	8c 91       	ld	r24, X
    15fc:	16 97       	sbiw	r26, 0x06	; 6
    15fe:	89 2b       	or	r24, r25
    1600:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1602:	81 e0       	ldi	r24, 0x01	; 1
    1604:	1e 96       	adiw	r26, 0x0e	; 14
    1606:	8c 93       	st	X, r24
    1608:	da 01       	movw	r26, r20
    160a:	8c 91       	ld	r24, X
    160c:	84 60       	ori	r24, 0x04	; 4
    160e:	8c 93       	st	X, r24
    1610:	80 ef       	ldi	r24, 0xF0	; 240
    1612:	90 e0       	ldi	r25, 0x00	; 0
    1614:	dc 01       	movw	r26, r24
    1616:	2c 91       	ld	r18, X
    1618:	24 60       	ori	r18, 0x04	; 4
    161a:	2c 93       	st	X, r18
          Can_clear_rplv();
    161c:	80 81       	ld	r24, Z
    161e:	8f 7d       	andi	r24, 0xDF	; 223
    1620:	80 83       	st	Z, r24
          Can_set_idemsk();
    1622:	da 01       	movw	r26, r20
    1624:	8c 91       	ld	r24, X
    1626:	81 60       	ori	r24, 0x01	; 1
    1628:	8c 93       	st	X, r24
          Can_config_rx();       
    162a:	80 81       	ld	r24, Z
    162c:	8f 73       	andi	r24, 0x3F	; 63
    162e:	80 83       	st	Z, r24
    1630:	80 81       	ld	r24, Z
    1632:	80 68       	ori	r24, 0x80	; 128
    1634:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1636:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1638:	1f c1       	rjmp	.+574    	; 0x1878 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    163a:	80 e0       	ldi	r24, 0x00	; 0
    163c:	2a ef       	ldi	r18, 0xFA	; 250
    163e:	30 e0       	ldi	r19, 0x00	; 0
    1640:	f8 01       	movw	r30, r16
    1642:	a7 81       	ldd	r26, Z+7	; 0x07
    1644:	b0 85       	ldd	r27, Z+8	; 0x08
    1646:	a8 0f       	add	r26, r24
    1648:	b1 1d       	adc	r27, r1
    164a:	9c 91       	ld	r25, X
    164c:	d9 01       	movw	r26, r18
    164e:	9c 93       	st	X, r25
    1650:	8f 5f       	subi	r24, 0xFF	; 255
    1652:	96 81       	ldd	r25, Z+6	; 0x06
    1654:	89 17       	cp	r24, r25
    1656:	a0 f3       	brcs	.-24     	; 0x1640 <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    1658:	8f ef       	ldi	r24, 0xFF	; 255
    165a:	9f ef       	ldi	r25, 0xFF	; 255
    165c:	dc 01       	movw	r26, r24
    165e:	89 83       	std	Y+1, r24	; 0x01
    1660:	9a 83       	std	Y+2, r25	; 0x02
    1662:	ab 83       	std	Y+3, r26	; 0x03
    1664:	bc 83       	std	Y+4, r27	; 0x04
    1666:	9b 81       	ldd	r25, Y+3	; 0x03
    1668:	92 95       	swap	r25
    166a:	96 95       	lsr	r25
    166c:	97 70       	andi	r25, 0x07	; 7
    166e:	8c 81       	ldd	r24, Y+4	; 0x04
    1670:	88 0f       	add	r24, r24
    1672:	88 0f       	add	r24, r24
    1674:	88 0f       	add	r24, r24
    1676:	89 0f       	add	r24, r25
    1678:	80 93 f7 00 	sts	0x00F7, r24
    167c:	9a 81       	ldd	r25, Y+2	; 0x02
    167e:	92 95       	swap	r25
    1680:	96 95       	lsr	r25
    1682:	97 70       	andi	r25, 0x07	; 7
    1684:	8b 81       	ldd	r24, Y+3	; 0x03
    1686:	88 0f       	add	r24, r24
    1688:	88 0f       	add	r24, r24
    168a:	88 0f       	add	r24, r24
    168c:	89 0f       	add	r24, r25
    168e:	80 93 f6 00 	sts	0x00F6, r24
    1692:	99 81       	ldd	r25, Y+1	; 0x01
    1694:	92 95       	swap	r25
    1696:	96 95       	lsr	r25
    1698:	97 70       	andi	r25, 0x07	; 7
    169a:	8a 81       	ldd	r24, Y+2	; 0x02
    169c:	88 0f       	add	r24, r24
    169e:	88 0f       	add	r24, r24
    16a0:	88 0f       	add	r24, r24
    16a2:	89 0f       	add	r24, r25
    16a4:	80 93 f5 00 	sts	0x00F5, r24
    16a8:	89 81       	ldd	r24, Y+1	; 0x01
    16aa:	88 0f       	add	r24, r24
    16ac:	88 0f       	add	r24, r24
    16ae:	88 0f       	add	r24, r24
    16b0:	44 ef       	ldi	r20, 0xF4	; 244
    16b2:	50 e0       	ldi	r21, 0x00	; 0
    16b4:	fa 01       	movw	r30, r20
    16b6:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    16b8:	ef ee       	ldi	r30, 0xEF	; 239
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	90 81       	ld	r25, Z
    16be:	d8 01       	movw	r26, r16
    16c0:	16 96       	adiw	r26, 0x06	; 6
    16c2:	8c 91       	ld	r24, X
    16c4:	16 97       	sbiw	r26, 0x06	; 6
    16c6:	89 2b       	or	r24, r25
    16c8:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    16ca:	81 e0       	ldi	r24, 0x01	; 1
    16cc:	1e 96       	adiw	r26, 0x0e	; 14
    16ce:	8c 93       	st	X, r24
    16d0:	da 01       	movw	r26, r20
    16d2:	8c 91       	ld	r24, X
    16d4:	84 60       	ori	r24, 0x04	; 4
    16d6:	8c 93       	st	X, r24
    16d8:	80 ef       	ldi	r24, 0xF0	; 240
    16da:	90 e0       	ldi	r25, 0x00	; 0
    16dc:	dc 01       	movw	r26, r24
    16de:	2c 91       	ld	r18, X
    16e0:	24 60       	ori	r18, 0x04	; 4
    16e2:	2c 93       	st	X, r18
          Can_set_rplv();
    16e4:	80 81       	ld	r24, Z
    16e6:	80 62       	ori	r24, 0x20	; 32
    16e8:	80 83       	st	Z, r24
          Can_clear_idemsk();
    16ea:	da 01       	movw	r26, r20
    16ec:	8c 91       	ld	r24, X
    16ee:	8e 7f       	andi	r24, 0xFE	; 254
    16f0:	8c 93       	st	X, r24
          Can_config_rx();       
    16f2:	80 81       	ld	r24, Z
    16f4:	8f 73       	andi	r24, 0x3F	; 63
    16f6:	80 83       	st	Z, r24
    16f8:	80 81       	ld	r24, Z
    16fa:	80 68       	ori	r24, 0x80	; 128
    16fc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    16fe:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1700:	bb c0       	rjmp	.+374    	; 0x1878 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1702:	f8 01       	movw	r30, r16
    1704:	87 85       	ldd	r24, Z+15	; 0x0f
    1706:	88 23       	and	r24, r24
    1708:	69 f1       	breq	.+90     	; 0x1764 <can_cmd+0xa8e>
    170a:	94 81       	ldd	r25, Z+4	; 0x04
    170c:	92 95       	swap	r25
    170e:	96 95       	lsr	r25
    1710:	97 70       	andi	r25, 0x07	; 7
    1712:	85 81       	ldd	r24, Z+5	; 0x05
    1714:	88 0f       	add	r24, r24
    1716:	88 0f       	add	r24, r24
    1718:	88 0f       	add	r24, r24
    171a:	89 0f       	add	r24, r25
    171c:	80 93 f3 00 	sts	0x00F3, r24
    1720:	93 81       	ldd	r25, Z+3	; 0x03
    1722:	92 95       	swap	r25
    1724:	96 95       	lsr	r25
    1726:	97 70       	andi	r25, 0x07	; 7
    1728:	84 81       	ldd	r24, Z+4	; 0x04
    172a:	88 0f       	add	r24, r24
    172c:	88 0f       	add	r24, r24
    172e:	88 0f       	add	r24, r24
    1730:	89 0f       	add	r24, r25
    1732:	80 93 f2 00 	sts	0x00F2, r24
    1736:	92 81       	ldd	r25, Z+2	; 0x02
    1738:	92 95       	swap	r25
    173a:	96 95       	lsr	r25
    173c:	97 70       	andi	r25, 0x07	; 7
    173e:	83 81       	ldd	r24, Z+3	; 0x03
    1740:	88 0f       	add	r24, r24
    1742:	88 0f       	add	r24, r24
    1744:	88 0f       	add	r24, r24
    1746:	89 0f       	add	r24, r25
    1748:	80 93 f1 00 	sts	0x00F1, r24
    174c:	82 81       	ldd	r24, Z+2	; 0x02
    174e:	88 0f       	add	r24, r24
    1750:	88 0f       	add	r24, r24
    1752:	88 0f       	add	r24, r24
    1754:	80 93 f0 00 	sts	0x00F0, r24
    1758:	ef ee       	ldi	r30, 0xEF	; 239
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	80 81       	ld	r24, Z
    175e:	80 61       	ori	r24, 0x10	; 16
    1760:	80 83       	st	Z, r24
    1762:	16 c0       	rjmp	.+44     	; 0x1790 <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    1764:	92 81       	ldd	r25, Z+2	; 0x02
    1766:	96 95       	lsr	r25
    1768:	96 95       	lsr	r25
    176a:	96 95       	lsr	r25
    176c:	83 81       	ldd	r24, Z+3	; 0x03
    176e:	82 95       	swap	r24
    1770:	88 0f       	add	r24, r24
    1772:	80 7e       	andi	r24, 0xE0	; 224
    1774:	89 0f       	add	r24, r25
    1776:	80 93 f3 00 	sts	0x00F3, r24
    177a:	82 81       	ldd	r24, Z+2	; 0x02
    177c:	82 95       	swap	r24
    177e:	88 0f       	add	r24, r24
    1780:	80 7e       	andi	r24, 0xE0	; 224
    1782:	80 93 f2 00 	sts	0x00F2, r24
    1786:	ef ee       	ldi	r30, 0xEF	; 239
    1788:	f0 e0       	ldi	r31, 0x00	; 0
    178a:	80 81       	ld	r24, Z
    178c:	8f 7e       	andi	r24, 0xEF	; 239
    178e:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1790:	f8 01       	movw	r30, r16
    1792:	86 81       	ldd	r24, Z+6	; 0x06
    1794:	88 23       	and	r24, r24
    1796:	79 f0       	breq	.+30     	; 0x17b6 <can_cmd+0xae0>
    1798:	80 e0       	ldi	r24, 0x00	; 0
    179a:	2a ef       	ldi	r18, 0xFA	; 250
    179c:	30 e0       	ldi	r19, 0x00	; 0
    179e:	f8 01       	movw	r30, r16
    17a0:	a7 81       	ldd	r26, Z+7	; 0x07
    17a2:	b0 85       	ldd	r27, Z+8	; 0x08
    17a4:	a8 0f       	add	r26, r24
    17a6:	b1 1d       	adc	r27, r1
    17a8:	9c 91       	ld	r25, X
    17aa:	d9 01       	movw	r26, r18
    17ac:	9c 93       	st	X, r25
    17ae:	8f 5f       	subi	r24, 0xFF	; 255
    17b0:	96 81       	ldd	r25, Z+6	; 0x06
    17b2:	89 17       	cp	r24, r25
    17b4:	a0 f3       	brcs	.-24     	; 0x179e <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    17b6:	c8 01       	movw	r24, r16
    17b8:	0e 94 32 06 	call	0xc64	; 0xc64 <get_idmask>
    17bc:	dc 01       	movw	r26, r24
    17be:	cb 01       	movw	r24, r22
    17c0:	89 83       	std	Y+1, r24	; 0x01
    17c2:	9a 83       	std	Y+2, r25	; 0x02
    17c4:	ab 83       	std	Y+3, r26	; 0x03
    17c6:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    17c8:	9b 81       	ldd	r25, Y+3	; 0x03
    17ca:	92 95       	swap	r25
    17cc:	96 95       	lsr	r25
    17ce:	97 70       	andi	r25, 0x07	; 7
    17d0:	8c 81       	ldd	r24, Y+4	; 0x04
    17d2:	88 0f       	add	r24, r24
    17d4:	88 0f       	add	r24, r24
    17d6:	88 0f       	add	r24, r24
    17d8:	89 0f       	add	r24, r25
    17da:	80 93 f7 00 	sts	0x00F7, r24
    17de:	9a 81       	ldd	r25, Y+2	; 0x02
    17e0:	92 95       	swap	r25
    17e2:	96 95       	lsr	r25
    17e4:	97 70       	andi	r25, 0x07	; 7
    17e6:	8b 81       	ldd	r24, Y+3	; 0x03
    17e8:	88 0f       	add	r24, r24
    17ea:	88 0f       	add	r24, r24
    17ec:	88 0f       	add	r24, r24
    17ee:	89 0f       	add	r24, r25
    17f0:	80 93 f6 00 	sts	0x00F6, r24
    17f4:	99 81       	ldd	r25, Y+1	; 0x01
    17f6:	92 95       	swap	r25
    17f8:	96 95       	lsr	r25
    17fa:	97 70       	andi	r25, 0x07	; 7
    17fc:	8a 81       	ldd	r24, Y+2	; 0x02
    17fe:	88 0f       	add	r24, r24
    1800:	88 0f       	add	r24, r24
    1802:	88 0f       	add	r24, r24
    1804:	89 0f       	add	r24, r25
    1806:	80 93 f5 00 	sts	0x00F5, r24
    180a:	89 81       	ldd	r24, Y+1	; 0x01
    180c:	88 0f       	add	r24, r24
    180e:	88 0f       	add	r24, r24
    1810:	88 0f       	add	r24, r24
    1812:	44 ef       	ldi	r20, 0xF4	; 244
    1814:	50 e0       	ldi	r21, 0x00	; 0
    1816:	fa 01       	movw	r30, r20
    1818:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    181a:	ef ee       	ldi	r30, 0xEF	; 239
    181c:	f0 e0       	ldi	r31, 0x00	; 0
    181e:	90 81       	ld	r25, Z
    1820:	d8 01       	movw	r26, r16
    1822:	16 96       	adiw	r26, 0x06	; 6
    1824:	8c 91       	ld	r24, X
    1826:	16 97       	sbiw	r26, 0x06	; 6
    1828:	89 2b       	or	r24, r25
    182a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    182c:	81 e0       	ldi	r24, 0x01	; 1
    182e:	1e 96       	adiw	r26, 0x0e	; 14
    1830:	8c 93       	st	X, r24
    1832:	da 01       	movw	r26, r20
    1834:	8c 91       	ld	r24, X
    1836:	84 60       	ori	r24, 0x04	; 4
    1838:	8c 93       	st	X, r24
    183a:	80 ef       	ldi	r24, 0xF0	; 240
    183c:	90 e0       	ldi	r25, 0x00	; 0
    183e:	dc 01       	movw	r26, r24
    1840:	2c 91       	ld	r18, X
    1842:	24 60       	ori	r18, 0x04	; 4
    1844:	2c 93       	st	X, r18
          Can_set_rplv();
    1846:	80 81       	ld	r24, Z
    1848:	80 62       	ori	r24, 0x20	; 32
    184a:	80 83       	st	Z, r24
          Can_set_idemsk();
    184c:	da 01       	movw	r26, r20
    184e:	8c 91       	ld	r24, X
    1850:	81 60       	ori	r24, 0x01	; 1
    1852:	8c 93       	st	X, r24
          Can_config_rx();       
    1854:	80 81       	ld	r24, Z
    1856:	8f 73       	andi	r24, 0x3F	; 63
    1858:	80 83       	st	Z, r24
    185a:	80 81       	ld	r24, Z
    185c:	80 68       	ori	r24, 0x80	; 128
    185e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1860:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1862:	0a c0       	rjmp	.+20     	; 0x1878 <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1864:	f8 01       	movw	r30, r16
    1866:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1868:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    186a:	06 c0       	rjmp	.+12     	; 0x1878 <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    186c:	8f e1       	ldi	r24, 0x1F	; 31
    186e:	d8 01       	movw	r26, r16
    1870:	19 96       	adiw	r26, 0x09	; 9
    1872:	8c 93       	st	X, r24
    1874:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1876:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1878:	0f 90       	pop	r0
    187a:	0f 90       	pop	r0
    187c:	0f 90       	pop	r0
    187e:	0f 90       	pop	r0
    1880:	df 91       	pop	r29
    1882:	cf 91       	pop	r28
    1884:	1f 91       	pop	r17
    1886:	0f 91       	pop	r16
    1888:	08 95       	ret

0000188a <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    188a:	ef 92       	push	r14
    188c:	ff 92       	push	r15
    188e:	1f 93       	push	r17
    1890:	cf 93       	push	r28
    1892:	df 93       	push	r29
    1894:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1896:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1898:	88 23       	and	r24, r24
    189a:	09 f4       	brne	.+2      	; 0x189e <can_get_status+0x14>
    189c:	96 c0       	rjmp	.+300    	; 0x19ca <can_get_status+0x140>
    189e:	8f 31       	cpi	r24, 0x1F	; 31
    18a0:	09 f4       	brne	.+2      	; 0x18a4 <can_get_status+0x1a>
    18a2:	95 c0       	rjmp	.+298    	; 0x19ce <can_get_status+0x144>
    18a4:	8f 3f       	cpi	r24, 0xFF	; 255
    18a6:	09 f4       	brne	.+2      	; 0x18aa <can_get_status+0x20>
    18a8:	94 c0       	rjmp	.+296    	; 0x19d2 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    18aa:	88 81       	ld	r24, Y
    18ac:	82 95       	swap	r24
    18ae:	80 7f       	andi	r24, 0xF0	; 240
    18b0:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    18b4:	0e 94 d9 03 	call	0x7b2	; 0x7b2 <can_get_mob_status>
    18b8:	18 2f       	mov	r17, r24
    
    switch (a_status)
    18ba:	80 32       	cpi	r24, 0x20	; 32
    18bc:	61 f0       	breq	.+24     	; 0x18d6 <can_get_status+0x4c>
    18be:	81 32       	cpi	r24, 0x21	; 33
    18c0:	20 f4       	brcc	.+8      	; 0x18ca <can_get_status+0x40>
    18c2:	88 23       	and	r24, r24
    18c4:	09 f4       	brne	.+2      	; 0x18c8 <can_get_status+0x3e>
    18c6:	87 c0       	rjmp	.+270    	; 0x19d6 <can_get_status+0x14c>
    18c8:	76 c0       	rjmp	.+236    	; 0x19b6 <can_get_status+0x12c>
    18ca:	80 34       	cpi	r24, 0x40	; 64
    18cc:	09 f4       	brne	.+2      	; 0x18d0 <can_get_status+0x46>
    18ce:	68 c0       	rjmp	.+208    	; 0x19a0 <can_get_status+0x116>
    18d0:	80 3a       	cpi	r24, 0xA0	; 160
    18d2:	09 f0       	breq	.+2      	; 0x18d6 <can_get_status+0x4c>
    18d4:	70 c0       	rjmp	.+224    	; 0x19b6 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    18d6:	0f 2e       	mov	r0, r31
    18d8:	ff ee       	ldi	r31, 0xEF	; 239
    18da:	ef 2e       	mov	r14, r31
    18dc:	ff 24       	eor	r15, r15
    18de:	f0 2d       	mov	r31, r0
    18e0:	f7 01       	movw	r30, r14
    18e2:	80 81       	ld	r24, Z
    18e4:	8f 70       	andi	r24, 0x0F	; 15
    18e6:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    18e8:	8f 81       	ldd	r24, Y+7	; 0x07
    18ea:	98 85       	ldd	r25, Y+8	; 0x08
    18ec:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    18f0:	80 91 f0 00 	lds	r24, 0x00F0
    18f4:	90 e0       	ldi	r25, 0x00	; 0
    18f6:	84 70       	andi	r24, 0x04	; 4
    18f8:	90 70       	andi	r25, 0x00	; 0
    18fa:	95 95       	asr	r25
    18fc:	87 95       	ror	r24
    18fe:	95 95       	asr	r25
    1900:	87 95       	ror	r24
    1902:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1904:	f7 01       	movw	r30, r14
    1906:	80 81       	ld	r24, Z
    1908:	84 ff       	sbrs	r24, 4
    190a:	2d c0       	rjmp	.+90     	; 0x1966 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    190c:	81 e0       	ldi	r24, 0x01	; 1
    190e:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1910:	e3 ef       	ldi	r30, 0xF3	; 243
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	80 81       	ld	r24, Z
    1916:	86 95       	lsr	r24
    1918:	86 95       	lsr	r24
    191a:	86 95       	lsr	r24
    191c:	8d 83       	std	Y+5, r24	; 0x05
    191e:	a2 ef       	ldi	r26, 0xF2	; 242
    1920:	b0 e0       	ldi	r27, 0x00	; 0
    1922:	8c 91       	ld	r24, X
    1924:	90 81       	ld	r25, Z
    1926:	92 95       	swap	r25
    1928:	99 0f       	add	r25, r25
    192a:	90 7e       	andi	r25, 0xE0	; 224
    192c:	86 95       	lsr	r24
    192e:	86 95       	lsr	r24
    1930:	86 95       	lsr	r24
    1932:	89 0f       	add	r24, r25
    1934:	8c 83       	std	Y+4, r24	; 0x04
    1936:	e1 ef       	ldi	r30, 0xF1	; 241
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	9c 91       	ld	r25, X
    193e:	92 95       	swap	r25
    1940:	99 0f       	add	r25, r25
    1942:	90 7e       	andi	r25, 0xE0	; 224
    1944:	86 95       	lsr	r24
    1946:	86 95       	lsr	r24
    1948:	86 95       	lsr	r24
    194a:	89 0f       	add	r24, r25
    194c:	8b 83       	std	Y+3, r24	; 0x03
    194e:	80 91 f0 00 	lds	r24, 0x00F0
    1952:	90 81       	ld	r25, Z
    1954:	92 95       	swap	r25
    1956:	99 0f       	add	r25, r25
    1958:	90 7e       	andi	r25, 0xE0	; 224
    195a:	86 95       	lsr	r24
    195c:	86 95       	lsr	r24
    195e:	86 95       	lsr	r24
    1960:	89 0f       	add	r24, r25
    1962:	8a 83       	std	Y+2, r24	; 0x02
    1964:	13 c0       	rjmp	.+38     	; 0x198c <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1966:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1968:	e3 ef       	ldi	r30, 0xF3	; 243
    196a:	f0 e0       	ldi	r31, 0x00	; 0
    196c:	80 81       	ld	r24, Z
    196e:	82 95       	swap	r24
    1970:	86 95       	lsr	r24
    1972:	87 70       	andi	r24, 0x07	; 7
    1974:	8b 83       	std	Y+3, r24	; 0x03
    1976:	80 91 f2 00 	lds	r24, 0x00F2
    197a:	90 81       	ld	r25, Z
    197c:	99 0f       	add	r25, r25
    197e:	99 0f       	add	r25, r25
    1980:	99 0f       	add	r25, r25
    1982:	82 95       	swap	r24
    1984:	86 95       	lsr	r24
    1986:	87 70       	andi	r24, 0x07	; 7
    1988:	89 0f       	add	r24, r25
    198a:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    198c:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    198e:	ef ee       	ldi	r30, 0xEF	; 239
    1990:	f0 e0       	ldi	r31, 0x00	; 0
    1992:	80 81       	ld	r24, Z
    1994:	8f 73       	andi	r24, 0x3F	; 63
    1996:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1998:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    199c:	80 e0       	ldi	r24, 0x00	; 0
            break;
    199e:	1c c0       	rjmp	.+56     	; 0x19d8 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    19a0:	80 e4       	ldi	r24, 0x40	; 64
    19a2:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    19a4:	ef ee       	ldi	r30, 0xEF	; 239
    19a6:	f0 e0       	ldi	r31, 0x00	; 0
    19a8:	80 81       	ld	r24, Z
    19aa:	8f 73       	andi	r24, 0x3F	; 63
    19ac:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    19ae:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    19b2:	80 e0       	ldi	r24, 0x00	; 0
            break;
    19b4:	11 c0       	rjmp	.+34     	; 0x19d8 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    19b6:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    19b8:	ef ee       	ldi	r30, 0xEF	; 239
    19ba:	f0 e0       	ldi	r31, 0x00	; 0
    19bc:	80 81       	ld	r24, Z
    19be:	8f 73       	andi	r24, 0x3F	; 63
    19c0:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    19c2:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    19c6:	82 e0       	ldi	r24, 0x02	; 2
            break;
    19c8:	07 c0       	rjmp	.+14     	; 0x19d8 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    19ca:	82 e0       	ldi	r24, 0x02	; 2
    19cc:	05 c0       	rjmp	.+10     	; 0x19d8 <can_get_status+0x14e>
    19ce:	82 e0       	ldi	r24, 0x02	; 2
    19d0:	03 c0       	rjmp	.+6      	; 0x19d8 <can_get_status+0x14e>
    19d2:	82 e0       	ldi	r24, 0x02	; 2
    19d4:	01 c0       	rjmp	.+2      	; 0x19d8 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    19d6:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    19d8:	df 91       	pop	r29
    19da:	cf 91       	pop	r28
    19dc:	1f 91       	pop	r17
    19de:	ff 90       	pop	r15
    19e0:	ef 90       	pop	r14
    19e2:	08 95       	ret

000019e4 <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    19e4:	fc 01       	movw	r30, r24
    19e6:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    19e8:	86 2f       	mov	r24, r22
    19ea:	64 e6       	ldi	r22, 0x64	; 100
    19ec:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    19f0:	48 2f       	mov	r20, r24
    19f2:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    19f4:	2a e0       	ldi	r18, 0x0A	; 10
    19f6:	83 2f       	mov	r24, r19
    19f8:	62 2f       	mov	r22, r18
    19fa:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    19fe:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1a02:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    1a04:	40 33       	cpi	r20, 0x30	; 48
    1a06:	31 f4       	brne	.+12     	; 0x1a14 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    1a08:	90 33       	cpi	r25, 0x30	; 48
    1a0a:	11 f0       	breq	.+4      	; 0x1a10 <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1a0c:	40 e2       	ldi	r20, 0x20	; 32
    1a0e:	02 c0       	rjmp	.+4      	; 0x1a14 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    1a10:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1a12:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    1a14:	20 e2       	ldi	r18, 0x20	; 32
    1a16:	20 83       	st	Z, r18
    1a18:	21 83       	std	Z+1, r18	; 0x01
    1a1a:	22 83       	std	Z+2, r18	; 0x02
    1a1c:	23 83       	std	Z+3, r18	; 0x03
    1a1e:	24 83       	std	Z+4, r18	; 0x04
    1a20:	25 83       	std	Z+5, r18	; 0x05
    1a22:	26 83       	std	Z+6, r18	; 0x06
    1a24:	27 83       	std	Z+7, r18	; 0x07
    1a26:	40 87       	std	Z+8, r20	; 0x08
    1a28:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    1a2a:	83 2f       	mov	r24, r19
    1a2c:	6a e0       	ldi	r22, 0x0A	; 10
    1a2e:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1a32:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    1a34:	92 87       	std	Z+10, r25	; 0x0a
    1a36:	85 e2       	ldi	r24, 0x25	; 37
    1a38:	83 87       	std	Z+11, r24	; 0x0b
    1a3a:	24 87       	std	Z+12, r18	; 0x0c
    1a3c:	25 87       	std	Z+13, r18	; 0x0d
    1a3e:	26 87       	std	Z+14, r18	; 0x0e
    1a40:	27 87       	std	Z+15, r18	; 0x0f
    1a42:	20 8b       	std	Z+16, r18	; 0x10
    1a44:	21 8b       	std	Z+17, r18	; 0x11
    1a46:	22 8b       	std	Z+18, r18	; 0x12
    1a48:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    1a4a:	08 95       	ret

00001a4c <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1a4c:	cf 93       	push	r28
    1a4e:	fc 01       	movw	r30, r24
    1a50:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a52:	c4 e6       	ldi	r28, 0x64	; 100
    1a54:	86 2f       	mov	r24, r22
    1a56:	6c 2f       	mov	r22, r28
    1a58:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1a5c:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1a5e:	80 83       	st	Z, r24
    1a60:	be e2       	ldi	r27, 0x2E	; 46
    1a62:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a64:	5a e0       	ldi	r21, 0x0A	; 10
    1a66:	83 2f       	mov	r24, r19
    1a68:	65 2f       	mov	r22, r21
    1a6a:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1a6e:	39 2f       	mov	r19, r25
    1a70:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1a74:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a76:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a78:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a7a:	33 83       	std	Z+3, r19	; 0x03
    1a7c:	a6 e5       	ldi	r26, 0x56	; 86
    1a7e:	a4 83       	std	Z+4, r26	; 0x04
    1a80:	30 e2       	ldi	r19, 0x20	; 32
    1a82:	35 83       	std	Z+5, r19	; 0x05
    1a84:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a86:	84 2f       	mov	r24, r20
    1a88:	6c 2f       	mov	r22, r28
    1a8a:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1a8e:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1a90:	87 83       	std	Z+7, r24	; 0x07
    1a92:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a94:	84 2f       	mov	r24, r20
    1a96:	65 2f       	mov	r22, r21
    1a98:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1a9c:	49 2f       	mov	r20, r25
    1a9e:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1aa2:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1aa4:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1aa6:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1aa8:	42 87       	std	Z+10, r20	; 0x0a
    1aaa:	a3 87       	std	Z+11, r26	; 0x0b
    1aac:	34 87       	std	Z+12, r19	; 0x0c
    1aae:	35 87       	std	Z+13, r19	; 0x0d
    1ab0:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1ab2:	82 2f       	mov	r24, r18
    1ab4:	6c 2f       	mov	r22, r28
    1ab6:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1aba:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1abc:	87 87       	std	Z+15, r24	; 0x0f
    1abe:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1ac0:	82 2f       	mov	r24, r18
    1ac2:	65 2f       	mov	r22, r21
    1ac4:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1ac8:	29 2f       	mov	r18, r25
    1aca:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1ace:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ad0:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1ad2:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ad4:	22 8b       	std	Z+18, r18	; 0x12
    1ad6:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1ad8:	cf 91       	pop	r28
    1ada:	08 95       	ret

00001adc <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1adc:	1f 93       	push	r17
    1ade:	cf 93       	push	r28
    1ae0:	df 93       	push	r29
    1ae2:	cd b7       	in	r28, 0x3d	; 61
    1ae4:	de b7       	in	r29, 0x3e	; 62
    1ae6:	64 97       	sbiw	r28, 0x14	; 20
    1ae8:	0f b6       	in	r0, 0x3f	; 63
    1aea:	f8 94       	cli
    1aec:	de bf       	out	0x3e, r29	; 62
    1aee:	0f be       	out	0x3f, r0	; 63
    1af0:	cd bf       	out	0x3d, r28	; 61
    1af2:	58 2f       	mov	r21, r24
    1af4:	19 2f       	mov	r17, r25
    1af6:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1af8:	ce 01       	movw	r24, r28
    1afa:	01 96       	adiw	r24, 0x01	; 1
    1afc:	e0 e0       	ldi	r30, 0x00	; 0
    1afe:	f1 e0       	ldi	r31, 0x01	; 1
    1b00:	24 e1       	ldi	r18, 0x14	; 20
    1b02:	01 90       	ld	r0, Z+
    1b04:	dc 01       	movw	r26, r24
    1b06:	0d 92       	st	X+, r0
    1b08:	cd 01       	movw	r24, r26
    1b0a:	21 50       	subi	r18, 0x01	; 1
    1b0c:	d1 f7       	brne	.-12     	; 0x1b02 <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1b0e:	84 2f       	mov	r24, r20
    1b10:	6a e0       	ldi	r22, 0x0A	; 10
    1b12:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1b16:	b8 2f       	mov	r27, r24
    1b18:	6b e0       	ldi	r22, 0x0B	; 11
    1b1a:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1b1e:	29 2f       	mov	r18, r25
    1b20:	30 e0       	ldi	r19, 0x00	; 0
    1b22:	12 16       	cp	r1, r18
    1b24:	13 06       	cpc	r1, r19
    1b26:	44 f0       	brlt	.+16     	; 0x1b38 <display_make_display_line_percent_bar+0x5c>
    1b28:	20 e0       	ldi	r18, 0x00	; 0
    1b2a:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1b2c:	fe 01       	movw	r30, r28
    1b2e:	e2 0f       	add	r30, r18
    1b30:	f3 1f       	adc	r31, r19
    1b32:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1b34:	8a e2       	ldi	r24, 0x2A	; 42
    1b36:	0f c0       	rjmp	.+30     	; 0x1b56 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1b38:	fe 01       	movw	r30, r28
    1b3a:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1b3c:	bf 01       	movw	r22, r30
    1b3e:	69 0f       	add	r22, r25
    1b40:	71 1d       	adc	r23, r1
    1b42:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1b44:	66 e1       	ldi	r22, 0x16	; 22
    1b46:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1b48:	e8 17       	cp	r30, r24
    1b4a:	f9 07       	cpc	r31, r25
    1b4c:	e1 f7       	brne	.-8      	; 0x1b46 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1b4e:	2a 30       	cpi	r18, 0x0A	; 10
    1b50:	31 05       	cpc	r19, r1
    1b52:	64 f3       	brlt	.-40     	; 0x1b2c <display_make_display_line_percent_bar+0x50>
    1b54:	06 c0       	rjmp	.+12     	; 0x1b62 <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1b56:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1b58:	2f 5f       	subi	r18, 0xFF	; 255
    1b5a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b5c:	2a 30       	cpi	r18, 0x0A	; 10
    1b5e:	31 05       	cpc	r19, r1
    1b60:	d4 f3       	brlt	.-12     	; 0x1b56 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1b62:	44 56       	subi	r20, 0x64	; 100
    1b64:	44 36       	cpi	r20, 0x64	; 100
    1b66:	30 f4       	brcc	.+12     	; 0x1b74 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1b68:	fe 01       	movw	r30, r28
    1b6a:	e2 0f       	add	r30, r18
    1b6c:	f3 1f       	adc	r31, r19
    1b6e:	81 e3       	ldi	r24, 0x31	; 49
    1b70:	86 83       	std	Z+6, r24	; 0x06
    1b72:	05 c0       	rjmp	.+10     	; 0x1b7e <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1b74:	fe 01       	movw	r30, r28
    1b76:	e2 0f       	add	r30, r18
    1b78:	f3 1f       	adc	r31, r19
    1b7a:	80 e2       	ldi	r24, 0x20	; 32
    1b7c:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1b7e:	fe 01       	movw	r30, r28
    1b80:	e2 0f       	add	r30, r18
    1b82:	f3 1f       	adc	r31, r19
    1b84:	8b 2f       	mov	r24, r27
    1b86:	6a e0       	ldi	r22, 0x0A	; 10
    1b88:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1b8c:	90 5d       	subi	r25, 0xD0	; 208
    1b8e:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1b90:	fe 01       	movw	r30, r28
    1b92:	e2 0f       	add	r30, r18
    1b94:	f3 1f       	adc	r31, r19
    1b96:	80 e3       	ldi	r24, 0x30	; 48
    1b98:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1b9a:	85 e2       	ldi	r24, 0x25	; 37
    1b9c:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1b9e:	e5 2f       	mov	r30, r21
    1ba0:	f1 2f       	mov	r31, r17
    1ba2:	de 01       	movw	r26, r28
    1ba4:	11 96       	adiw	r26, 0x01	; 1
    1ba6:	84 e1       	ldi	r24, 0x14	; 20
    1ba8:	0d 90       	ld	r0, X+
    1baa:	01 92       	st	Z+, r0
    1bac:	81 50       	subi	r24, 0x01	; 1
    1bae:	e1 f7       	brne	.-8      	; 0x1ba8 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1bb0:	64 96       	adiw	r28, 0x14	; 20
    1bb2:	0f b6       	in	r0, 0x3f	; 63
    1bb4:	f8 94       	cli
    1bb6:	de bf       	out	0x3e, r29	; 62
    1bb8:	0f be       	out	0x3f, r0	; 63
    1bba:	cd bf       	out	0x3d, r28	; 61
    1bbc:	df 91       	pop	r29
    1bbe:	cf 91       	pop	r28
    1bc0:	1f 91       	pop	r17
    1bc2:	08 95       	ret

00001bc4 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1bc4:	cf 93       	push	r28
    1bc6:	fc 01       	movw	r30, r24
    1bc8:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bca:	c4 e6       	ldi	r28, 0x64	; 100
    1bcc:	86 2f       	mov	r24, r22
    1bce:	6c 2f       	mov	r22, r28
    1bd0:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1bd4:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bd6:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bd8:	5a e0       	ldi	r21, 0x0A	; 10
    1bda:	83 2f       	mov	r24, r19
    1bdc:	65 2f       	mov	r22, r21
    1bde:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1be2:	39 2f       	mov	r19, r25
    1be4:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1be8:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bea:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bec:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bee:	32 83       	std	Z+2, r19	; 0x02
    1bf0:	b0 eb       	ldi	r27, 0xB0	; 176
    1bf2:	b3 83       	std	Z+3, r27	; 0x03
    1bf4:	a3 e4       	ldi	r26, 0x43	; 67
    1bf6:	a4 83       	std	Z+4, r26	; 0x04
    1bf8:	30 e2       	ldi	r19, 0x20	; 32
    1bfa:	35 83       	std	Z+5, r19	; 0x05
    1bfc:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bfe:	84 2f       	mov	r24, r20
    1c00:	6c 2f       	mov	r22, r28
    1c02:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1c06:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c08:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c0a:	84 2f       	mov	r24, r20
    1c0c:	65 2f       	mov	r22, r21
    1c0e:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1c12:	49 2f       	mov	r20, r25
    1c14:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1c18:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c1a:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c1c:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c1e:	41 87       	std	Z+9, r20	; 0x09
    1c20:	b2 87       	std	Z+10, r27	; 0x0a
    1c22:	a3 87       	std	Z+11, r26	; 0x0b
    1c24:	34 87       	std	Z+12, r19	; 0x0c
    1c26:	35 87       	std	Z+13, r19	; 0x0d
    1c28:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c2a:	82 2f       	mov	r24, r18
    1c2c:	6c 2f       	mov	r22, r28
    1c2e:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1c32:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c34:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c36:	82 2f       	mov	r24, r18
    1c38:	65 2f       	mov	r22, r21
    1c3a:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1c3e:	29 2f       	mov	r18, r25
    1c40:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1c44:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c46:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c48:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c4a:	21 8b       	std	Z+17, r18	; 0x11
    1c4c:	b2 8b       	std	Z+18, r27	; 0x12
    1c4e:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1c50:	cf 91       	pop	r28
    1c52:	08 95       	ret

00001c54 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1c54:	fc 01       	movw	r30, r24
    1c56:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1c58:	20 e2       	ldi	r18, 0x20	; 32
    1c5a:	20 83       	st	Z, r18
    1c5c:	21 83       	std	Z+1, r18	; 0x01
    1c5e:	22 83       	std	Z+2, r18	; 0x02
    1c60:	23 83       	std	Z+3, r18	; 0x03
    1c62:	24 83       	std	Z+4, r18	; 0x04
    1c64:	25 83       	std	Z+5, r18	; 0x05
    1c66:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1c68:	86 2f       	mov	r24, r22
    1c6a:	64 e6       	ldi	r22, 0x64	; 100
    1c6c:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1c70:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c72:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1c74:	3a e0       	ldi	r19, 0x0A	; 10
    1c76:	84 2f       	mov	r24, r20
    1c78:	63 2f       	mov	r22, r19
    1c7a:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1c7e:	49 2f       	mov	r20, r25
    1c80:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1c84:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c86:	90 87       	std	Z+8, r25	; 0x08
    1c88:	8e e2       	ldi	r24, 0x2E	; 46
    1c8a:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1c8c:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c8e:	42 87       	std	Z+10, r20	; 0x0a
    1c90:	86 e5       	ldi	r24, 0x56	; 86
    1c92:	83 87       	std	Z+11, r24	; 0x0b
    1c94:	24 87       	std	Z+12, r18	; 0x0c
    1c96:	25 87       	std	Z+13, r18	; 0x0d
    1c98:	26 87       	std	Z+14, r18	; 0x0e
    1c9a:	27 87       	std	Z+15, r18	; 0x0f
    1c9c:	20 8b       	std	Z+16, r18	; 0x10
    1c9e:	21 8b       	std	Z+17, r18	; 0x11
    1ca0:	22 8b       	std	Z+18, r18	; 0x12
    1ca2:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1ca4:	08 95       	ret

00001ca6 <display_make_display_line_error>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error(char * dpl,uint8_t error_code){
    1ca6:	cf 93       	push	r28
    1ca8:	df 93       	push	r29
    1caa:	ec 01       	movw	r28, r24
    1cac:	36 2f       	mov	r19, r22
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(error_code){
    1cae:	67 30       	cpi	r22, 0x07	; 7
    1cb0:	09 f4       	brne	.+2      	; 0x1cb4 <display_make_display_line_error+0xe>
    1cb2:	6e c0       	rjmp	.+220    	; 0x1d90 <display_make_display_line_error+0xea>
    1cb4:	68 30       	cpi	r22, 0x08	; 8
    1cb6:	88 f4       	brcc	.+34     	; 0x1cda <display_make_display_line_error+0x34>
    1cb8:	63 30       	cpi	r22, 0x03	; 3
    1cba:	09 f4       	brne	.+2      	; 0x1cbe <display_make_display_line_error+0x18>
    1cbc:	4e c0       	rjmp	.+156    	; 0x1d5a <display_make_display_line_error+0xb4>
    1cbe:	64 30       	cpi	r22, 0x04	; 4
    1cc0:	28 f4       	brcc	.+10     	; 0x1ccc <display_make_display_line_error+0x26>
    1cc2:	61 30       	cpi	r22, 0x01	; 1
    1cc4:	79 f1       	breq	.+94     	; 0x1d24 <display_make_display_line_error+0x7e>
    1cc6:	62 30       	cpi	r22, 0x02	; 2
    1cc8:	b0 f5       	brcc	.+108    	; 0x1d36 <display_make_display_line_error+0x90>
    1cca:	23 c0       	rjmp	.+70     	; 0x1d12 <display_make_display_line_error+0x6c>
    1ccc:	65 30       	cpi	r22, 0x05	; 5
    1cce:	09 f4       	brne	.+2      	; 0x1cd2 <display_make_display_line_error+0x2c>
    1cd0:	4d c0       	rjmp	.+154    	; 0x1d6c <display_make_display_line_error+0xc6>
    1cd2:	66 30       	cpi	r22, 0x06	; 6
    1cd4:	08 f0       	brcs	.+2      	; 0x1cd8 <display_make_display_line_error+0x32>
    1cd6:	53 c0       	rjmp	.+166    	; 0x1d7e <display_make_display_line_error+0xd8>
    1cd8:	37 c0       	rjmp	.+110    	; 0x1d48 <display_make_display_line_error+0xa2>
    1cda:	6c 35       	cpi	r22, 0x5C	; 92
    1cdc:	09 f4       	brne	.+2      	; 0x1ce0 <display_make_display_line_error+0x3a>
    1cde:	7c c0       	rjmp	.+248    	; 0x1dd8 <display_make_display_line_error+0x132>
    1ce0:	6d 35       	cpi	r22, 0x5D	; 93
    1ce2:	50 f4       	brcc	.+20     	; 0x1cf8 <display_make_display_line_error+0x52>
    1ce4:	6a 35       	cpi	r22, 0x5A	; 90
    1ce6:	09 f4       	brne	.+2      	; 0x1cea <display_make_display_line_error+0x44>
    1ce8:	65 c0       	rjmp	.+202    	; 0x1db4 <display_make_display_line_error+0x10e>
    1cea:	6b 35       	cpi	r22, 0x5B	; 91
    1cec:	08 f0       	brcs	.+2      	; 0x1cf0 <display_make_display_line_error+0x4a>
    1cee:	6b c0       	rjmp	.+214    	; 0x1dc6 <display_make_display_line_error+0x120>
    1cf0:	6b 30       	cpi	r22, 0x0B	; 11
    1cf2:	09 f0       	breq	.+2      	; 0x1cf6 <display_make_display_line_error+0x50>
    1cf4:	9e c0       	rjmp	.+316    	; 0x1e32 <display_make_display_line_error+0x18c>
    1cf6:	55 c0       	rjmp	.+170    	; 0x1da2 <display_make_display_line_error+0xfc>
    1cf8:	6e 35       	cpi	r22, 0x5E	; 94
    1cfa:	09 f4       	brne	.+2      	; 0x1cfe <display_make_display_line_error+0x58>
    1cfc:	88 c0       	rjmp	.+272    	; 0x1e0e <display_make_display_line_error+0x168>
    1cfe:	6e 35       	cpi	r22, 0x5E	; 94
    1d00:	08 f4       	brcc	.+2      	; 0x1d04 <display_make_display_line_error+0x5e>
    1d02:	73 c0       	rjmp	.+230    	; 0x1dea <display_make_display_line_error+0x144>
    1d04:	6f 35       	cpi	r22, 0x5F	; 95
    1d06:	09 f4       	brne	.+2      	; 0x1d0a <display_make_display_line_error+0x64>
    1d08:	79 c0       	rjmp	.+242    	; 0x1dfc <display_make_display_line_error+0x156>
    1d0a:	60 36       	cpi	r22, 0x60	; 96
    1d0c:	09 f0       	breq	.+2      	; 0x1d10 <display_make_display_line_error+0x6a>
    1d0e:	91 c0       	rjmp	.+290    	; 0x1e32 <display_make_display_line_error+0x18c>
    1d10:	87 c0       	rjmp	.+270    	; 0x1e20 <display_make_display_line_error+0x17a>
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1d12:	fc 01       	movw	r30, r24
    1d14:	a8 e4       	ldi	r26, 0x48	; 72
    1d16:	b4 e0       	ldi	r27, 0x04	; 4
    1d18:	84 e1       	ldi	r24, 0x14	; 20
    1d1a:	0d 90       	ld	r0, X+
    1d1c:	01 92       	st	Z+, r0
    1d1e:	81 50       	subi	r24, 0x01	; 1
    1d20:	e1 f7       	brne	.-8      	; 0x1d1a <display_make_display_line_error+0x74>
    1d22:	e9 c0       	rjmp	.+466    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1d24:	fc 01       	movw	r30, r24
    1d26:	a4 e3       	ldi	r26, 0x34	; 52
    1d28:	b4 e0       	ldi	r27, 0x04	; 4
    1d2a:	84 e1       	ldi	r24, 0x14	; 20
    1d2c:	0d 90       	ld	r0, X+
    1d2e:	01 92       	st	Z+, r0
    1d30:	81 50       	subi	r24, 0x01	; 1
    1d32:	e1 f7       	brne	.-8      	; 0x1d2c <display_make_display_line_error+0x86>
    1d34:	e0 c0       	rjmp	.+448    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_PRE_ENRE:
			memcpy(dpl,display_line_error_pre_enre,20);
    1d36:	fc 01       	movw	r30, r24
    1d38:	ac e0       	ldi	r26, 0x0C	; 12
    1d3a:	b4 e0       	ldi	r27, 0x04	; 4
    1d3c:	84 e1       	ldi	r24, 0x14	; 20
    1d3e:	0d 90       	ld	r0, X+
    1d40:	01 92       	st	Z+, r0
    1d42:	81 50       	subi	r24, 0x01	; 1
    1d44:	e1 f7       	brne	.-8      	; 0x1d3e <display_make_display_line_error+0x98>
    1d46:	d7 c0       	rjmp	.+430    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_pre_bots,20);
    1d48:	fc 01       	movw	r30, r24
    1d4a:	a8 ef       	ldi	r26, 0xF8	; 248
    1d4c:	b3 e0       	ldi	r27, 0x03	; 3
    1d4e:	84 e1       	ldi	r24, 0x14	; 20
    1d50:	0d 90       	ld	r0, X+
    1d52:	01 92       	st	Z+, r0
    1d54:	81 50       	subi	r24, 0x01	; 1
    1d56:	e1 f7       	brne	.-8      	; 0x1d50 <display_make_display_line_error+0xaa>
    1d58:	ce c0       	rjmp	.+412    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_BOTS:
			memcpy(dpl,display_line_error_bots,20);
    1d5a:	fc 01       	movw	r30, r24
    1d5c:	a4 ee       	ldi	r26, 0xE4	; 228
    1d5e:	b3 e0       	ldi	r27, 0x03	; 3
    1d60:	84 e1       	ldi	r24, 0x14	; 20
    1d62:	0d 90       	ld	r0, X+
    1d64:	01 92       	st	Z+, r0
    1d66:	81 50       	subi	r24, 0x01	; 1
    1d68:	e1 f7       	brne	.-8      	; 0x1d62 <display_make_display_line_error+0xbc>
    1d6a:	c5 c0       	rjmp	.+394    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1d6c:	fc 01       	movw	r30, r24
    1d6e:	a0 ed       	ldi	r26, 0xD0	; 208
    1d70:	b3 e0       	ldi	r27, 0x03	; 3
    1d72:	84 e1       	ldi	r24, 0x14	; 20
    1d74:	0d 90       	ld	r0, X+
    1d76:	01 92       	st	Z+, r0
    1d78:	81 50       	subi	r24, 0x01	; 1
    1d7a:	e1 f7       	brne	.-8      	; 0x1d74 <display_make_display_line_error+0xce>
    1d7c:	bc c0       	rjmp	.+376    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1d7e:	fc 01       	movw	r30, r24
    1d80:	ac eb       	ldi	r26, 0xBC	; 188
    1d82:	b3 e0       	ldi	r27, 0x03	; 3
    1d84:	84 e1       	ldi	r24, 0x14	; 20
    1d86:	0d 90       	ld	r0, X+
    1d88:	01 92       	st	Z+, r0
    1d8a:	81 50       	subi	r24, 0x01	; 1
    1d8c:	e1 f7       	brne	.-8      	; 0x1d86 <display_make_display_line_error+0xe0>
    1d8e:	b3 c0       	rjmp	.+358    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1d90:	fc 01       	movw	r30, r24
    1d92:	a8 ea       	ldi	r26, 0xA8	; 168
    1d94:	b3 e0       	ldi	r27, 0x03	; 3
    1d96:	84 e1       	ldi	r24, 0x14	; 20
    1d98:	0d 90       	ld	r0, X+
    1d9a:	01 92       	st	Z+, r0
    1d9c:	81 50       	subi	r24, 0x01	; 1
    1d9e:	e1 f7       	brne	.-8      	; 0x1d98 <display_make_display_line_error+0xf2>
    1da0:	aa c0       	rjmp	.+340    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1da2:	fc 01       	movw	r30, r24
    1da4:	a4 e9       	ldi	r26, 0x94	; 148
    1da6:	b3 e0       	ldi	r27, 0x03	; 3
    1da8:	84 e1       	ldi	r24, 0x14	; 20
    1daa:	0d 90       	ld	r0, X+
    1dac:	01 92       	st	Z+, r0
    1dae:	81 50       	subi	r24, 0x01	; 1
    1db0:	e1 f7       	brne	.-8      	; 0x1daa <display_make_display_line_error+0x104>
    1db2:	a1 c0       	rjmp	.+322    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_MISSING_MCM_REAR:
			memcpy(dpl,display_line_error_missing_mcm_rear,20);
    1db4:	fc 01       	movw	r30, r24
    1db6:	a0 e3       	ldi	r26, 0x30	; 48
    1db8:	b3 e0       	ldi	r27, 0x03	; 3
    1dba:	84 e1       	ldi	r24, 0x14	; 20
    1dbc:	0d 90       	ld	r0, X+
    1dbe:	01 92       	st	Z+, r0
    1dc0:	81 50       	subi	r24, 0x01	; 1
    1dc2:	e1 f7       	brne	.-8      	; 0x1dbc <display_make_display_line_error+0x116>
    1dc4:	98 c0       	rjmp	.+304    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_MISSING_MCM_FRONT:
			memcpy(dpl,display_line_error_missing_mcm_front,20);
    1dc6:	fc 01       	movw	r30, r24
    1dc8:	ac e1       	ldi	r26, 0x1C	; 28
    1dca:	b3 e0       	ldi	r27, 0x03	; 3
    1dcc:	84 e1       	ldi	r24, 0x14	; 20
    1dce:	0d 90       	ld	r0, X+
    1dd0:	01 92       	st	Z+, r0
    1dd2:	81 50       	subi	r24, 0x01	; 1
    1dd4:	e1 f7       	brne	.-8      	; 0x1dce <display_make_display_line_error+0x128>
    1dd6:	8f c0       	rjmp	.+286    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_MISSING_MCM_LVB:
			memcpy(dpl,display_line_error_missing_mcm_lvb,20);
    1dd8:	fc 01       	movw	r30, r24
    1dda:	a8 e0       	ldi	r26, 0x08	; 8
    1ddc:	b3 e0       	ldi	r27, 0x03	; 3
    1dde:	84 e1       	ldi	r24, 0x14	; 20
    1de0:	0d 90       	ld	r0, X+
    1de2:	01 92       	st	Z+, r0
    1de4:	81 50       	subi	r24, 0x01	; 1
    1de6:	e1 f7       	brne	.-8      	; 0x1de0 <display_make_display_line_error+0x13a>
    1de8:	86 c0       	rjmp	.+268    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_MISSING_MCM_AB:
			memcpy(dpl,display_line_error_missing_mcm_ab,20);
    1dea:	fc 01       	movw	r30, r24
    1dec:	a4 ef       	ldi	r26, 0xF4	; 244
    1dee:	b2 e0       	ldi	r27, 0x02	; 2
    1df0:	84 e1       	ldi	r24, 0x14	; 20
    1df2:	0d 90       	ld	r0, X+
    1df4:	01 92       	st	Z+, r0
    1df6:	81 50       	subi	r24, 0x01	; 1
    1df8:	e1 f7       	brne	.-8      	; 0x1df2 <display_make_display_line_error+0x14c>
    1dfa:	7d c0       	rjmp	.+250    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_MISSING_MC_LEFT:
			memcpy(dpl,display_line_error_missing_mc_left,20);
    1dfc:	fc 01       	movw	r30, r24
    1dfe:	a0 ee       	ldi	r26, 0xE0	; 224
    1e00:	b2 e0       	ldi	r27, 0x02	; 2
    1e02:	84 e1       	ldi	r24, 0x14	; 20
    1e04:	0d 90       	ld	r0, X+
    1e06:	01 92       	st	Z+, r0
    1e08:	81 50       	subi	r24, 0x01	; 1
    1e0a:	e1 f7       	brne	.-8      	; 0x1e04 <display_make_display_line_error+0x15e>
    1e0c:	74 c0       	rjmp	.+232    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_MISSING_MC_RIGHT:
			memcpy(dpl,display_line_error_missing_mc_right,20);
    1e0e:	fc 01       	movw	r30, r24
    1e10:	ac ec       	ldi	r26, 0xCC	; 204
    1e12:	b2 e0       	ldi	r27, 0x02	; 2
    1e14:	84 e1       	ldi	r24, 0x14	; 20
    1e16:	0d 90       	ld	r0, X+
    1e18:	01 92       	st	Z+, r0
    1e1a:	81 50       	subi	r24, 0x01	; 1
    1e1c:	e1 f7       	brne	.-8      	; 0x1e16 <display_make_display_line_error+0x170>
    1e1e:	6b c0       	rjmp	.+214    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		case ERROR_MISSING_SHUNT:
			memcpy(dpl,display_line_error_missing_shunt,20);
    1e20:	fc 01       	movw	r30, r24
    1e22:	a8 eb       	ldi	r26, 0xB8	; 184
    1e24:	b2 e0       	ldi	r27, 0x02	; 2
    1e26:	84 e1       	ldi	r24, 0x14	; 20
    1e28:	0d 90       	ld	r0, X+
    1e2a:	01 92       	st	Z+, r0
    1e2c:	81 50       	subi	r24, 0x01	; 1
    1e2e:	e1 f7       	brne	.-8      	; 0x1e28 <display_make_display_line_error+0x182>
    1e30:	62 c0       	rjmp	.+196    	; 0x1ef6 <display_make_display_line_error+0x250>
			break;
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    1e32:	fe 01       	movw	r30, r28
    1e34:	a0 e2       	ldi	r26, 0x20	; 32
    1e36:	b4 e0       	ldi	r27, 0x04	; 4
    1e38:	84 e1       	ldi	r24, 0x14	; 20
    1e3a:	0d 90       	ld	r0, X+
    1e3c:	01 92       	st	Z+, r0
    1e3e:	81 50       	subi	r24, 0x01	; 1
    1e40:	e1 f7       	brne	.-8      	; 0x1e3a <display_make_display_line_error+0x194>
		break;
	}
	
	/* switch case for categories */
	switch((error_code/10)*10){
    1e42:	83 2f       	mov	r24, r19
    1e44:	6a e0       	ldi	r22, 0x0A	; 10
    1e46:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1e4a:	28 2f       	mov	r18, r24
    1e4c:	48 2f       	mov	r20, r24
    1e4e:	50 e0       	ldi	r21, 0x00	; 0
    1e50:	ca 01       	movw	r24, r20
    1e52:	88 0f       	add	r24, r24
    1e54:	99 1f       	adc	r25, r25
    1e56:	ac 01       	movw	r20, r24
    1e58:	44 0f       	add	r20, r20
    1e5a:	55 1f       	adc	r21, r21
    1e5c:	44 0f       	add	r20, r20
    1e5e:	55 1f       	adc	r21, r21
    1e60:	84 0f       	add	r24, r20
    1e62:	95 1f       	adc	r25, r21
    1e64:	8e 31       	cpi	r24, 0x1E	; 30
    1e66:	91 05       	cpc	r25, r1
    1e68:	b9 f0       	breq	.+46     	; 0x1e98 <display_make_display_line_error+0x1f2>
    1e6a:	8f 31       	cpi	r24, 0x1F	; 31
    1e6c:	91 05       	cpc	r25, r1
    1e6e:	24 f4       	brge	.+8      	; 0x1e78 <display_make_display_line_error+0x1d2>
    1e70:	84 31       	cpi	r24, 0x14	; 20
    1e72:	91 05       	cpc	r25, r1
    1e74:	59 f5       	brne	.+86     	; 0x1ecc <display_make_display_line_error+0x226>
    1e76:	07 c0       	rjmp	.+14     	; 0x1e86 <display_make_display_line_error+0x1e0>
    1e78:	88 32       	cpi	r24, 0x28	; 40
    1e7a:	91 05       	cpc	r25, r1
    1e7c:	b1 f0       	breq	.+44     	; 0x1eaa <display_make_display_line_error+0x204>
    1e7e:	82 33       	cpi	r24, 0x32	; 50
    1e80:	91 05       	cpc	r25, r1
    1e82:	21 f5       	brne	.+72     	; 0x1ecc <display_make_display_line_error+0x226>
    1e84:	1b c0       	rjmp	.+54     	; 0x1ebc <display_make_display_line_error+0x216>
		case ERROR_BMS:
			memcpy(dpl,display_line_error_bms,20);
    1e86:	de 01       	movw	r26, r28
    1e88:	ec e6       	ldi	r30, 0x6C	; 108
    1e8a:	f3 e0       	ldi	r31, 0x03	; 3
    1e8c:	84 e1       	ldi	r24, 0x14	; 20
    1e8e:	01 90       	ld	r0, Z+
    1e90:	0d 92       	st	X+, r0
    1e92:	81 50       	subi	r24, 0x01	; 1
    1e94:	e1 f7       	brne	.-8      	; 0x1e8e <display_make_display_line_error+0x1e8>
    1e96:	1a c0       	rjmp	.+52     	; 0x1ecc <display_make_display_line_error+0x226>
			break;
		case ERROR_MC:
			memcpy(dpl,display_line_error_mc,20);
    1e98:	de 01       	movw	r26, r28
    1e9a:	e8 e5       	ldi	r30, 0x58	; 88
    1e9c:	f3 e0       	ldi	r31, 0x03	; 3
    1e9e:	84 e1       	ldi	r24, 0x14	; 20
    1ea0:	01 90       	ld	r0, Z+
    1ea2:	0d 92       	st	X+, r0
    1ea4:	81 50       	subi	r24, 0x01	; 1
    1ea6:	e1 f7       	brne	.-8      	; 0x1ea0 <display_make_display_line_error+0x1fa>
    1ea8:	11 c0       	rjmp	.+34     	; 0x1ecc <display_make_display_line_error+0x226>
			break;
		case ERROR_MCM_A:
			memcpy(dpl,display_line_error_mcm,20);
    1eaa:	de 01       	movw	r26, r28
    1eac:	e4 e4       	ldi	r30, 0x44	; 68
    1eae:	f3 e0       	ldi	r31, 0x03	; 3
    1eb0:	84 e1       	ldi	r24, 0x14	; 20
    1eb2:	01 90       	ld	r0, Z+
    1eb4:	0d 92       	st	X+, r0
    1eb6:	81 50       	subi	r24, 0x01	; 1
    1eb8:	e1 f7       	brne	.-8      	; 0x1eb2 <display_make_display_line_error+0x20c>
    1eba:	08 c0       	rjmp	.+16     	; 0x1ecc <display_make_display_line_error+0x226>
			break;
		case ERROR_MCM_B:
			memcpy(dpl,display_line_error_mcm,20);
    1ebc:	de 01       	movw	r26, r28
    1ebe:	e4 e4       	ldi	r30, 0x44	; 68
    1ec0:	f3 e0       	ldi	r31, 0x03	; 3
    1ec2:	84 e1       	ldi	r24, 0x14	; 20
    1ec4:	01 90       	ld	r0, Z+
    1ec6:	0d 92       	st	X+, r0
    1ec8:	81 50       	subi	r24, 0x01	; 1
    1eca:	e1 f7       	brne	.-8      	; 0x1ec4 <display_make_display_line_error+0x21e>
			break;
	}			
		
	
	
	dpl[1]=GET_DEC_POS3_ERROR(error_code);
    1ecc:	83 2f       	mov	r24, r19
    1ece:	64 e6       	ldi	r22, 0x64	; 100
    1ed0:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1ed4:	80 5d       	subi	r24, 0xD0	; 208
    1ed6:	89 83       	std	Y+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(error_code);
    1ed8:	4a e0       	ldi	r20, 0x0A	; 10
    1eda:	82 2f       	mov	r24, r18
    1edc:	64 2f       	mov	r22, r20
    1ede:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1ee2:	90 5d       	subi	r25, 0xD0	; 208
    1ee4:	9a 83       	std	Y+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(error_code);
    1ee6:	83 2f       	mov	r24, r19
    1ee8:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1eec:	90 5d       	subi	r25, 0xD0	; 208
    1eee:	9b 83       	std	Y+3, r25	; 0x03
	
} /*end display_make_display_error*/
    1ef0:	df 91       	pop	r29
    1ef2:	cf 91       	pop	r28
    1ef4:	08 95       	ret
			memcpy(dpl,display_line_error_unknown_code,20);
		break;
	}
	
	/* switch case for categories */
	switch((error_code/10)*10){
    1ef6:	83 2f       	mov	r24, r19
    1ef8:	6a e0       	ldi	r22, 0x0A	; 10
    1efa:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    1efe:	28 2f       	mov	r18, r24
    1f00:	e5 cf       	rjmp	.-54     	; 0x1ecc <display_make_display_line_error+0x226>

00001f02 <display_make_display_line_button_test>:
} /*end display_make_display_error*/

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    1f02:	fc 01       	movw	r30, r24
    1f04:	e6 0f       	add	r30, r22
    1f06:	f1 1d       	adc	r31, r1
    1f08:	40 5d       	subi	r20, 0xD0	; 208
    1f0a:	40 83       	st	Z, r20

	
}	
    1f0c:	08 95       	ret

00001f0e <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    1f0e:	cf 93       	push	r28
    1f10:	df 93       	push	r29
    1f12:	cd b7       	in	r28, 0x3d	; 61
    1f14:	de b7       	in	r29, 0x3e	; 62
    1f16:	64 97       	sbiw	r28, 0x14	; 20
    1f18:	0f b6       	in	r0, 0x3f	; 63
    1f1a:	f8 94       	cli
    1f1c:	de bf       	out	0x3e, r29	; 62
    1f1e:	0f be       	out	0x3f, r0	; 63
    1f20:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    1f22:	de 01       	movw	r26, r28
    1f24:	11 96       	adiw	r26, 0x01	; 1
    1f26:	e4 e1       	ldi	r30, 0x14	; 20
    1f28:	f1 e0       	ldi	r31, 0x01	; 1
    1f2a:	24 e1       	ldi	r18, 0x14	; 20
    1f2c:	01 90       	ld	r0, Z+
    1f2e:	0d 92       	st	X+, r0
    1f30:	21 50       	subi	r18, 0x01	; 1
    1f32:	e1 f7       	brne	.-8      	; 0x1f2c <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    1f34:	e8 2f       	mov	r30, r24
    1f36:	f9 2f       	mov	r31, r25
    1f38:	de 01       	movw	r26, r28
    1f3a:	11 96       	adiw	r26, 0x01	; 1
    1f3c:	84 e1       	ldi	r24, 0x14	; 20
    1f3e:	0d 90       	ld	r0, X+
    1f40:	01 92       	st	Z+, r0
    1f42:	81 50       	subi	r24, 0x01	; 1
    1f44:	e1 f7       	brne	.-8      	; 0x1f3e <display_make_display_line_blank+0x30>
}
    1f46:	64 96       	adiw	r28, 0x14	; 20
    1f48:	0f b6       	in	r0, 0x3f	; 63
    1f4a:	f8 94       	cli
    1f4c:	de bf       	out	0x3e, r29	; 62
    1f4e:	0f be       	out	0x3f, r0	; 63
    1f50:	cd bf       	out	0x3d, r28	; 61
    1f52:	df 91       	pop	r29
    1f54:	cf 91       	pop	r28
    1f56:	08 95       	ret

00001f58 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    1f58:	cf 92       	push	r12
    1f5a:	df 92       	push	r13
    1f5c:	ef 92       	push	r14
    1f5e:	ff 92       	push	r15
    1f60:	0f 93       	push	r16
    1f62:	1f 93       	push	r17
    1f64:	cf 93       	push	r28
    1f66:	df 93       	push	r29
    1f68:	cd b7       	in	r28, 0x3d	; 61
    1f6a:	de b7       	in	r29, 0x3e	; 62
    1f6c:	64 97       	sbiw	r28, 0x14	; 20
    1f6e:	0f b6       	in	r0, 0x3f	; 63
    1f70:	f8 94       	cli
    1f72:	de bf       	out	0x3e, r29	; 62
    1f74:	0f be       	out	0x3f, r0	; 63
    1f76:	cd bf       	out	0x3d, r28	; 61
    1f78:	f8 2e       	mov	r15, r24
    1f7a:	e9 2e       	mov	r14, r25
    1f7c:	9b 01       	movw	r18, r22
    1f7e:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1f80:	04 e6       	ldi	r16, 0x64	; 100
    1f82:	10 e0       	ldi	r17, 0x00	; 0
    1f84:	cb 01       	movw	r24, r22
    1f86:	b8 01       	movw	r22, r16
    1f88:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
    1f8c:	46 2f       	mov	r20, r22
    1f8e:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    1f90:	ea e0       	ldi	r30, 0x0A	; 10
    1f92:	f0 e0       	ldi	r31, 0x00	; 0
    1f94:	c9 01       	movw	r24, r18
    1f96:	bf 01       	movw	r22, r30
    1f98:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
    1f9c:	cb 01       	movw	r24, r22
    1f9e:	bf 01       	movw	r22, r30
    1fa0:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
    1fa4:	38 2f       	mov	r19, r24
    1fa6:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    1fa8:	c6 01       	movw	r24, r12
    1faa:	b8 01       	movw	r22, r16
    1fac:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
    1fb0:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    1fb2:	40 33       	cpi	r20, 0x30	; 48
    1fb4:	21 f4       	brne	.+8      	; 0x1fbe <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    1fb6:	30 33       	cpi	r19, 0x30	; 48
    1fb8:	21 f0       	breq	.+8      	; 0x1fc2 <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1fba:	80 e2       	ldi	r24, 0x20	; 32
    1fbc:	04 c0       	rjmp	.+8      	; 0x1fc6 <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1fbe:	84 2f       	mov	r24, r20
    1fc0:	02 c0       	rjmp	.+4      	; 0x1fc6 <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    1fc2:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1fc4:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    1fc6:	60 33       	cpi	r22, 0x30	; 48
    1fc8:	09 f4       	brne	.+2      	; 0x1fcc <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    1fca:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1fcc:	20 e2       	ldi	r18, 0x20	; 32
    1fce:	29 83       	std	Y+1, r18	; 0x01
    1fd0:	8a 83       	std	Y+2, r24	; 0x02
    1fd2:	3b 83       	std	Y+3, r19	; 0x03
    1fd4:	4c 83       	std	Y+4, r20	; 0x04
    1fd6:	40 eb       	ldi	r20, 0xB0	; 176
    1fd8:	4d 83       	std	Y+5, r20	; 0x05
    1fda:	33 e4       	ldi	r19, 0x43	; 67
    1fdc:	3e 83       	std	Y+6, r19	; 0x06
    1fde:	2f 83       	std	Y+7, r18	; 0x07
    1fe0:	28 87       	std	Y+8, r18	; 0x08
    1fe2:	29 87       	std	Y+9, r18	; 0x09
    1fe4:	2a 87       	std	Y+10, r18	; 0x0a
    1fe6:	2b 87       	std	Y+11, r18	; 0x0b
    1fe8:	2c 87       	std	Y+12, r18	; 0x0c
    1fea:	2d 87       	std	Y+13, r18	; 0x0d
    1fec:	2e 87       	std	Y+14, r18	; 0x0e
    1fee:	6f 87       	std	Y+15, r22	; 0x0f
    1ff0:	68 8b       	std	Y+16, r22	; 0x10
    1ff2:	c6 01       	movw	r24, r12
    1ff4:	6a e0       	ldi	r22, 0x0A	; 10
    1ff6:	70 e0       	ldi	r23, 0x00	; 0
    1ff8:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
    1ffc:	80 5d       	subi	r24, 0xD0	; 208
    1ffe:	89 8b       	std	Y+17, r24	; 0x11
    2000:	4a 8b       	std	Y+18, r20	; 0x12
    2002:	3b 8b       	std	Y+19, r19	; 0x13
    2004:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    2006:	ef 2d       	mov	r30, r15
    2008:	fe 2d       	mov	r31, r14
    200a:	de 01       	movw	r26, r28
    200c:	11 96       	adiw	r26, 0x01	; 1
    200e:	84 e1       	ldi	r24, 0x14	; 20
    2010:	0d 90       	ld	r0, X+
    2012:	01 92       	st	Z+, r0
    2014:	81 50       	subi	r24, 0x01	; 1
    2016:	e1 f7       	brne	.-8      	; 0x2010 <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    2018:	64 96       	adiw	r28, 0x14	; 20
    201a:	0f b6       	in	r0, 0x3f	; 63
    201c:	f8 94       	cli
    201e:	de bf       	out	0x3e, r29	; 62
    2020:	0f be       	out	0x3f, r0	; 63
    2022:	cd bf       	out	0x3d, r28	; 61
    2024:	df 91       	pop	r29
    2026:	cf 91       	pop	r28
    2028:	1f 91       	pop	r17
    202a:	0f 91       	pop	r16
    202c:	ff 90       	pop	r15
    202e:	ef 90       	pop	r14
    2030:	df 90       	pop	r13
    2032:	cf 90       	pop	r12
    2034:	08 95       	ret

00002036 <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    2036:	cf 93       	push	r28
    2038:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    203a:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    203c:	8a ef       	ldi	r24, 0xFA	; 250
    203e:	0e 94 93 14 	call	0x2926	; 0x2926 <spi_putchar>
	spi_putchar(data);
    2042:	8c 2f       	mov	r24, r28
    2044:	0e 94 93 14 	call	0x2926	; 0x2926 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2048:	28 9a       	sbi	0x05, 0	; 5
}
    204a:	cf 91       	pop	r28
    204c:	08 95       	ret

0000204e <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    204e:	cf 93       	push	r28
    2050:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    2052:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    2054:	88 ef       	ldi	r24, 0xF8	; 248
    2056:	0e 94 93 14 	call	0x2926	; 0x2926 <spi_putchar>
	spi_putchar(inst);
    205a:	8c 2f       	mov	r24, r28
    205c:	0e 94 93 14 	call	0x2926	; 0x2926 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2060:	28 9a       	sbi	0x05, 0	; 5
}
    2062:	cf 91       	pop	r28
    2064:	08 95       	ret

00002066 <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    2066:	ef 92       	push	r14
    2068:	ff 92       	push	r15
    206a:	0f 93       	push	r16
    206c:	1f 93       	push	r17
    206e:	cf 93       	push	r28
    2070:	df 93       	push	r29
    2072:	d8 2f       	mov	r29, r24
    2074:	c9 2f       	mov	r28, r25
    2076:	f6 2e       	mov	r15, r22
    2078:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    207a:	82 e0       	ldi	r24, 0x02	; 2
    207c:	0e 94 27 10 	call	0x204e	; 0x204e <display_write_instruction>
    2080:	0d 2f       	mov	r16, r29
    2082:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    2084:	c0 e0       	ldi	r28, 0x00	; 0
    2086:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    2088:	f8 01       	movw	r30, r16
    208a:	81 91       	ld	r24, Z+
    208c:	8f 01       	movw	r16, r30
    208e:	0e 94 1b 10 	call	0x2036	; 0x2036 <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    2092:	21 96       	adiw	r28, 0x01	; 1
    2094:	c4 31       	cpi	r28, 0x14	; 20
    2096:	d1 05       	cpc	r29, r1
    2098:	b9 f7       	brne	.-18     	; 0x2088 <display_write_display_lines+0x22>
    209a:	c4 e1       	ldi	r28, 0x14	; 20
    209c:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    209e:	84 e1       	ldi	r24, 0x14	; 20
    20a0:	0e 94 27 10 	call	0x204e	; 0x204e <display_write_instruction>
    20a4:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    20a6:	d9 f7       	brne	.-10     	; 0x209e <display_write_display_lines+0x38>
    20a8:	0f 2d       	mov	r16, r15
    20aa:	1e 2d       	mov	r17, r14
    20ac:	c0 e0       	ldi	r28, 0x00	; 0
    20ae:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    20b0:	f8 01       	movw	r30, r16
    20b2:	81 91       	ld	r24, Z+
    20b4:	8f 01       	movw	r16, r30
    20b6:	0e 94 1b 10 	call	0x2036	; 0x2036 <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    20ba:	21 96       	adiw	r28, 0x01	; 1
    20bc:	c4 31       	cpi	r28, 0x14	; 20
    20be:	d1 05       	cpc	r29, r1
    20c0:	b9 f7       	brne	.-18     	; 0x20b0 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    20c2:	df 91       	pop	r29
    20c4:	cf 91       	pop	r28
    20c6:	1f 91       	pop	r17
    20c8:	0f 91       	pop	r16
    20ca:	ff 90       	pop	r15
    20cc:	ef 90       	pop	r14
    20ce:	08 95       	ret

000020d0 <display_update>:
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
	
	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    20d0:	cf 93       	push	r28
    20d2:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    20d4:	86 30       	cpi	r24, 0x06	; 6
    20d6:	09 f4       	brne	.+2      	; 0x20da <display_update+0xa>
    20d8:	75 c0       	rjmp	.+234    	; 0x21c4 <display_update+0xf4>
    20da:	87 30       	cpi	r24, 0x07	; 7
    20dc:	90 f4       	brcc	.+36     	; 0x2102 <display_update+0x32>
    20de:	82 30       	cpi	r24, 0x02	; 2
    20e0:	09 f4       	brne	.+2      	; 0x20e4 <display_update+0x14>
    20e2:	48 c0       	rjmp	.+144    	; 0x2174 <display_update+0xa4>
    20e4:	83 30       	cpi	r24, 0x03	; 3
    20e6:	30 f4       	brcc	.+12     	; 0x20f4 <display_update+0x24>
    20e8:	88 23       	and	r24, r24
    20ea:	09 f1       	breq	.+66     	; 0x212e <display_update+0x5e>
    20ec:	81 30       	cpi	r24, 0x01	; 1
    20ee:	09 f0       	breq	.+2      	; 0x20f2 <display_update+0x22>
    20f0:	c9 c0       	rjmp	.+402    	; 0x2284 <display_update+0x1b4>
    20f2:	34 c0       	rjmp	.+104    	; 0x215c <display_update+0x8c>
    20f4:	84 30       	cpi	r24, 0x04	; 4
    20f6:	09 f4       	brne	.+2      	; 0x20fa <display_update+0x2a>
    20f8:	59 c0       	rjmp	.+178    	; 0x21ac <display_update+0xdc>
    20fa:	85 30       	cpi	r24, 0x05	; 5
    20fc:	08 f0       	brcs	.+2      	; 0x2100 <display_update+0x30>
    20fe:	6f c0       	rjmp	.+222    	; 0x21de <display_update+0x10e>
    2100:	47 c0       	rjmp	.+142    	; 0x2190 <display_update+0xc0>
    2102:	8a 30       	cpi	r24, 0x0A	; 10
    2104:	09 f4       	brne	.+2      	; 0x2108 <display_update+0x38>
    2106:	9c c0       	rjmp	.+312    	; 0x2240 <display_update+0x170>
    2108:	8b 30       	cpi	r24, 0x0B	; 11
    210a:	38 f4       	brcc	.+14     	; 0x211a <display_update+0x4a>
    210c:	88 30       	cpi	r24, 0x08	; 8
    210e:	09 f4       	brne	.+2      	; 0x2112 <display_update+0x42>
    2110:	73 c0       	rjmp	.+230    	; 0x21f8 <display_update+0x128>
    2112:	89 30       	cpi	r24, 0x09	; 9
    2114:	08 f0       	brcs	.+2      	; 0x2118 <display_update+0x48>
    2116:	88 c0       	rjmp	.+272    	; 0x2228 <display_update+0x158>
    2118:	7b c0       	rjmp	.+246    	; 0x2210 <display_update+0x140>
    211a:	8d 30       	cpi	r24, 0x0D	; 13
    211c:	09 f4       	brne	.+2      	; 0x2120 <display_update+0x50>
    211e:	9c c0       	rjmp	.+312    	; 0x2258 <display_update+0x188>
    2120:	8e 30       	cpi	r24, 0x0E	; 14
    2122:	09 f4       	brne	.+2      	; 0x2126 <display_update+0x56>
    2124:	a5 c0       	rjmp	.+330    	; 0x2270 <display_update+0x1a0>
    2126:	8c 30       	cpi	r24, 0x0C	; 12
    2128:	09 f0       	breq	.+2      	; 0x212c <display_update+0x5c>
    212a:	ac c0       	rjmp	.+344    	; 0x2284 <display_update+0x1b4>
    212c:	0b c0       	rjmp	.+22     	; 0x2144 <display_update+0x74>
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    212e:	c8 e7       	ldi	r28, 0x78	; 120
    2130:	d1 e0       	ldi	r29, 0x01	; 1
    2132:	ce 01       	movw	r24, r28
    2134:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    2138:	84 ea       	ldi	r24, 0xA4	; 164
    213a:	92 e0       	ldi	r25, 0x02	; 2
    213c:	be 01       	movw	r22, r28
    213e:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
    2142:	a0 c0       	rjmp	.+320    	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error(dpl,value1);
    2144:	c8 e7       	ldi	r28, 0x78	; 120
    2146:	d1 e0       	ldi	r29, 0x01	; 1
    2148:	ce 01       	movw	r24, r28
    214a:	70 e0       	ldi	r23, 0x00	; 0
    214c:	0e 94 53 0e 	call	0x1ca6	; 0x1ca6 <display_make_display_line_error>
				display_write_display_lines(display_line_error,dpl);
    2150:	80 e9       	ldi	r24, 0x90	; 144
    2152:	92 e0       	ldi	r25, 0x02	; 2
    2154:	be 01       	movw	r22, r28
    2156:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
    215a:	94 c0       	rjmp	.+296    	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    215c:	c8 e7       	ldi	r28, 0x78	; 120
    215e:	d1 e0       	ldi	r29, 0x01	; 1
    2160:	ce 01       	movw	r24, r28
    2162:	70 e0       	ldi	r23, 0x00	; 0
    2164:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    2168:	88 e6       	ldi	r24, 0x68	; 104
    216a:	92 e0       	ldi	r25, 0x02	; 2
    216c:	be 01       	movw	r22, r28
    216e:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
    2172:	88 c0       	rjmp	.+272    	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    2174:	c8 e7       	ldi	r28, 0x78	; 120
    2176:	d1 e0       	ldi	r29, 0x01	; 1
    2178:	ce 01       	movw	r24, r28
    217a:	70 e0       	ldi	r23, 0x00	; 0
    217c:	50 e0       	ldi	r21, 0x00	; 0
    217e:	30 e0       	ldi	r19, 0x00	; 0
    2180:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    2184:	84 e5       	ldi	r24, 0x54	; 84
    2186:	92 e0       	ldi	r25, 0x02	; 2
    2188:	be 01       	movw	r22, r28
    218a:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
    218e:	7a c0       	rjmp	.+244    	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    2190:	c8 e7       	ldi	r28, 0x78	; 120
    2192:	d1 e0       	ldi	r29, 0x01	; 1
    2194:	ce 01       	movw	r24, r28
    2196:	70 e0       	ldi	r23, 0x00	; 0
    2198:	50 e0       	ldi	r21, 0x00	; 0
    219a:	30 e0       	ldi	r19, 0x00	; 0
    219c:	0e 94 e2 0d 	call	0x1bc4	; 0x1bc4 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    21a0:	80 e4       	ldi	r24, 0x40	; 64
    21a2:	92 e0       	ldi	r25, 0x02	; 2
    21a4:	be 01       	movw	r22, r28
    21a6:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
    21aa:	6c c0       	rjmp	.+216    	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    21ac:	c8 e7       	ldi	r28, 0x78	; 120
    21ae:	d1 e0       	ldi	r29, 0x01	; 1
    21b0:	ce 01       	movw	r24, r28
    21b2:	70 e0       	ldi	r23, 0x00	; 0
    21b4:	0e 94 2a 0e 	call	0x1c54	; 0x1c54 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    21b8:	8c e2       	ldi	r24, 0x2C	; 44
    21ba:	92 e0       	ldi	r25, 0x02	; 2
    21bc:	be 01       	movw	r22, r28
    21be:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
    21c2:	60 c0       	rjmp	.+192    	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    21c4:	c8 e7       	ldi	r28, 0x78	; 120
    21c6:	d1 e0       	ldi	r29, 0x01	; 1
    21c8:	ce 01       	movw	r24, r28
    21ca:	70 e0       	ldi	r23, 0x00	; 0
    21cc:	50 e0       	ldi	r21, 0x00	; 0
    21ce:	0e 94 ac 0f 	call	0x1f58	; 0x1f58 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    21d2:	8c ed       	ldi	r24, 0xDC	; 220
    21d4:	91 e0       	ldi	r25, 0x01	; 1
    21d6:	be 01       	movw	r22, r28
    21d8:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
    21dc:	53 c0       	rjmp	.+166    	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    21de:	c8 e7       	ldi	r28, 0x78	; 120
    21e0:	d1 e0       	ldi	r29, 0x01	; 1
    21e2:	ce 01       	movw	r24, r28
    21e4:	70 e0       	ldi	r23, 0x00	; 0
    21e6:	50 e0       	ldi	r21, 0x00	; 0
    21e8:	0e 94 ac 0f 	call	0x1f58	; 0x1f58 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    21ec:	80 ef       	ldi	r24, 0xF0	; 240
    21ee:	91 e0       	ldi	r25, 0x01	; 1
    21f0:	be 01       	movw	r22, r28
    21f2:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
    21f6:	46 c0       	rjmp	.+140    	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    21f8:	c8 e7       	ldi	r28, 0x78	; 120
    21fa:	d1 e0       	ldi	r29, 0x01	; 1
    21fc:	ce 01       	movw	r24, r28
    21fe:	70 e0       	ldi	r23, 0x00	; 0
    2200:	0e 94 6e 0d 	call	0x1adc	; 0x1adc <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    2204:	84 e0       	ldi	r24, 0x04	; 4
    2206:	92 e0       	ldi	r25, 0x02	; 2
    2208:	be 01       	movw	r22, r28
    220a:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;	
    220e:	3a c0       	rjmp	.+116    	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    2210:	c8 e7       	ldi	r28, 0x78	; 120
    2212:	d1 e0       	ldi	r29, 0x01	; 1
    2214:	ce 01       	movw	r24, r28
    2216:	70 e0       	ldi	r23, 0x00	; 0
    2218:	0e 94 6e 0d 	call	0x1adc	; 0x1adc <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    221c:	88 e1       	ldi	r24, 0x18	; 24
    221e:	92 e0       	ldi	r25, 0x02	; 2
    2220:	be 01       	movw	r22, r28
    2222:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
    2226:	2e c0       	rjmp	.+92     	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    2228:	c8 e7       	ldi	r28, 0x78	; 120
    222a:	d1 e0       	ldi	r29, 0x01	; 1
    222c:	ce 01       	movw	r24, r28
    222e:	70 e0       	ldi	r23, 0x00	; 0
    2230:	0e 94 6e 0d 	call	0x1adc	; 0x1adc <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    2234:	88 ec       	ldi	r24, 0xC8	; 200
    2236:	91 e0       	ldi	r25, 0x01	; 1
    2238:	be 01       	movw	r22, r28
    223a:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;				
    223e:	22 c0       	rjmp	.+68     	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    2240:	c8 e7       	ldi	r28, 0x78	; 120
    2242:	d1 e0       	ldi	r29, 0x01	; 1
    2244:	ce 01       	movw	r24, r28
    2246:	70 e0       	ldi	r23, 0x00	; 0
    2248:	0e 94 6e 0d 	call	0x1adc	; 0x1adc <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    224c:	84 eb       	ldi	r24, 0xB4	; 180
    224e:	91 e0       	ldi	r25, 0x01	; 1
    2250:	be 01       	movw	r22, r28
    2252:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
				break;
    2256:	16 c0       	rjmp	.+44     	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    2258:	c8 e7       	ldi	r28, 0x78	; 120
    225a:	d1 e0       	ldi	r29, 0x01	; 1
    225c:	ce 01       	movw	r24, r28
    225e:	70 e0       	ldi	r23, 0x00	; 0
    2260:	0e 94 81 0f 	call	0x1f02	; 0x1f02 <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    2264:	8c e8       	ldi	r24, 0x8C	; 140
    2266:	91 e0       	ldi	r25, 0x01	; 1
    2268:	be 01       	movw	r22, r28
    226a:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
    226e:	0a c0       	rjmp	.+20     	; 0x2284 <display_update+0x1b4>
		case DISPLAY_MENU_TSAL:
				display_make_display_line_blank(dpl);
    2270:	c8 e7       	ldi	r28, 0x78	; 120
    2272:	d1 e0       	ldi	r29, 0x01	; 1
    2274:	ce 01       	movw	r24, r28
    2276:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <display_make_display_line_blank>
				display_write_display_lines(display_line_tsal,dpl);
    227a:	84 e6       	ldi	r24, 0x64	; 100
    227c:	91 e0       	ldi	r25, 0x01	; 1
    227e:	be 01       	movw	r22, r28
    2280:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    2284:	df 91       	pop	r29
    2286:	cf 91       	pop	r28
    2288:	08 95       	ret

0000228a <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    228a:	ef 92       	push	r14
    228c:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    228e:	8e e1       	ldi	r24, 0x1E	; 30
    2290:	0e 94 7d 14 	call	0x28fa	; 0x28fa <spi_init>
	Spi_disable_it();	
    2294:	8c b5       	in	r24, 0x2c	; 44
    2296:	8f 77       	andi	r24, 0x7F	; 127
    2298:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    229a:	8c b5       	in	r24, 0x2c	; 44
    229c:	80 61       	ori	r24, 0x10	; 16
    229e:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    22a0:	10 92 f9 04 	sts	0x04F9, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    22a4:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    22a6:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    22a8:	8c e0       	ldi	r24, 0x0C	; 12
    22aa:	0e 94 27 10 	call	0x204e	; 0x204e <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    22ae:	88 e3       	ldi	r24, 0x38	; 56
    22b0:	0e 94 27 10 	call	0x204e	; 0x204e <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    22b4:	80 e0       	ldi	r24, 0x00	; 0
    22b6:	60 e0       	ldi	r22, 0x00	; 0
    22b8:	40 e0       	ldi	r20, 0x00	; 0
    22ba:	20 e0       	ldi	r18, 0x00	; 0
    22bc:	00 e0       	ldi	r16, 0x00	; 0
    22be:	ee 24       	eor	r14, r14
    22c0:	0e 94 68 10 	call	0x20d0	; 0x20d0 <display_update>
	
	
}
    22c4:	0f 91       	pop	r16
    22c6:	ef 90       	pop	r14
    22c8:	08 95       	ret

000022ca <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    22ca:	e8 2f       	mov	r30, r24
    22cc:	f9 2f       	mov	r31, r25
    22ce:	a7 eb       	ldi	r26, 0xB7	; 183
    22d0:	b4 e0       	ldi	r27, 0x04	; 4
    22d2:	84 e1       	ldi	r24, 0x14	; 20
    22d4:	0d 90       	ld	r0, X+
    22d6:	01 92       	st	Z+, r0
    22d8:	81 50       	subi	r24, 0x01	; 1
    22da:	e1 f7       	brne	.-8      	; 0x22d4 <display_set_display_string+0xa>
}/* end display_set_display_string*/
    22dc:	08 95       	ret

000022de <display_up>:
	memcpy(dpl,blank,20);
}

void display_up( void )
{
	selected_menu++;
    22de:	80 91 f9 04 	lds	r24, 0x04F9
    22e2:	8f 5f       	subi	r24, 0xFF	; 255
	selected_menu%=(DISPLAY_MENU_NUMBER);
    22e4:	6b e0       	ldi	r22, 0x0B	; 11
    22e6:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    22ea:	90 93 f9 04 	sts	0x04F9, r25
	if(selected_menu==0) selected_menu=1;
    22ee:	99 23       	and	r25, r25
    22f0:	19 f4       	brne	.+6      	; 0x22f8 <display_up+0x1a>
    22f2:	81 e0       	ldi	r24, 0x01	; 1
    22f4:	80 93 f9 04 	sts	0x04F9, r24
    22f8:	08 95       	ret

000022fa <display_down>:
	return;
}

void display_down( void )
{
	if((selected_menu==1)||(selected_menu==0)){
    22fa:	80 91 f9 04 	lds	r24, 0x04F9
    22fe:	82 30       	cpi	r24, 0x02	; 2
    2300:	20 f4       	brcc	.+8      	; 0x230a <display_down+0x10>
		selected_menu=(DISPLAY_MENU_NUMBER-1);
    2302:	8a e0       	ldi	r24, 0x0A	; 10
    2304:	80 93 f9 04 	sts	0x04F9, r24
		return;
    2308:	08 95       	ret
	}
	
	selected_menu--;	
    230a:	81 50       	subi	r24, 0x01	; 1
    230c:	80 93 f9 04 	sts	0x04F9, r24
    2310:	08 95       	ret

00002312 <display_starting>:
	return;

}

void display_starting(uint8_t percent){
    2312:	cf 93       	push	r28
    2314:	df 93       	push	r29
    2316:	68 2f       	mov	r22, r24
	char * dpl=display_line_blank;
	
	display_make_display_line_percent(dpl,percent);
    2318:	c8 e7       	ldi	r28, 0x78	; 120
    231a:	d1 e0       	ldi	r29, 0x01	; 1
    231c:	ce 01       	movw	r24, r28
    231e:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <display_make_display_line_percent>
	display_write_display_lines(display_line_starting,dpl);
    2322:	80 e5       	ldi	r24, 0x50	; 80
    2324:	91 e0       	ldi	r25, 0x01	; 1
    2326:	be 01       	movw	r22, r28
    2328:	0e 94 33 10 	call	0x2066	; 0x2066 <display_write_display_lines>
	
    232c:	df 91       	pop	r29
    232e:	cf 91       	pop	r28
    2330:	08 95       	ret

00002332 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    2332:	90 93 61 04 	sts	0x0461, r25
    2336:	80 93 60 04 	sts	0x0460, r24
	CheckWDT();
    233a:	0e 94 74 16 	call	0x2ce8	; 0x2ce8 <CheckWDT>
}
    233e:	08 95       	ret

00002340 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    2340:	e0 91 60 04 	lds	r30, 0x0460
    2344:	f0 91 61 04 	lds	r31, 0x0461
    2348:	90 81       	ld	r25, Z
    234a:	89 2b       	or	r24, r25
    234c:	80 83       	st	Z, r24
}
    234e:	08 95       	ret

00002350 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    2350:	e0 91 60 04 	lds	r30, 0x0460
    2354:	f0 91 61 04 	lds	r31, 0x0461
    2358:	10 82       	st	Z, r1
    235a:	08 95       	ret

0000235c <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    235c:	10 92 78 05 	sts	0x0578, r1
	event_queue_tail=0;
    2360:	10 92 79 05 	sts	0x0579, r1
}
    2364:	08 95       	ret

00002366 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    2366:	cf 93       	push	r28
    2368:	df 93       	push	r29
    236a:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    236c:	c0 91 78 05 	lds	r28, 0x0578
    2370:	d0 e0       	ldi	r29, 0x00	; 0
    2372:	ce 01       	movw	r24, r28
    2374:	01 96       	adiw	r24, 0x01	; 1
    2376:	60 e1       	ldi	r22, 0x10	; 16
    2378:	70 e0       	ldi	r23, 0x00	; 0
    237a:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
    237e:	40 91 79 05 	lds	r20, 0x0579
    2382:	50 e0       	ldi	r21, 0x00	; 0
    2384:	84 17       	cp	r24, r20
    2386:	95 07       	cpc	r25, r21
    2388:	31 f0       	breq	.+12     	; 0x2396 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    238a:	c8 59       	subi	r28, 0x98	; 152
    238c:	da 4f       	sbci	r29, 0xFA	; 250
    238e:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    2390:	80 93 78 05 	sts	0x0578, r24
    2394:	03 c0       	rjmp	.+6      	; 0x239c <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2396:	88 e0       	ldi	r24, 0x08	; 8
    2398:	0e 94 a0 11 	call	0x2340	; 0x2340 <AddError>
	}
}
    239c:	df 91       	pop	r29
    239e:	cf 91       	pop	r28
    23a0:	08 95       	ret

000023a2 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    23a2:	80 91 79 05 	lds	r24, 0x0579
    23a6:	90 91 78 05 	lds	r25, 0x0578
    23aa:	98 17       	cp	r25, r24
    23ac:	31 f0       	breq	.+12     	; 0x23ba <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    23ae:	e8 e6       	ldi	r30, 0x68	; 104
    23b0:	f5 e0       	ldi	r31, 0x05	; 5
    23b2:	e8 0f       	add	r30, r24
    23b4:	f1 1d       	adc	r31, r1
    23b6:	80 81       	ld	r24, Z
    23b8:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    23ba:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    23bc:	08 95       	ret

000023be <Dashboard>:



void Dashboard(void){
    23be:	ef 92       	push	r14
    23c0:	0f 93       	push	r16
    23c2:	cf 93       	push	r28
    23c4:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    23c6:	80 91 79 05 	lds	r24, 0x0579
    23ca:	e8 e6       	ldi	r30, 0x68	; 104
    23cc:	f5 e0       	ldi	r31, 0x05	; 5
    23ce:	e8 0f       	add	r30, r24
    23d0:	f1 1d       	adc	r31, r1
    23d2:	80 81       	ld	r24, Z
    23d4:	86 30       	cpi	r24, 0x06	; 6
    23d6:	09 f4       	brne	.+2      	; 0x23da <Dashboard+0x1c>
    23d8:	4c c0       	rjmp	.+152    	; 0x2472 <Dashboard+0xb4>
    23da:	87 30       	cpi	r24, 0x07	; 7
    23dc:	40 f4       	brcc	.+16     	; 0x23ee <Dashboard+0x30>
    23de:	81 30       	cpi	r24, 0x01	; 1
    23e0:	81 f1       	breq	.+96     	; 0x2442 <Dashboard+0x84>
    23e2:	81 30       	cpi	r24, 0x01	; 1
    23e4:	70 f0       	brcs	.+28     	; 0x2402 <Dashboard+0x44>
    23e6:	84 30       	cpi	r24, 0x04	; 4
    23e8:	09 f0       	breq	.+2      	; 0x23ec <Dashboard+0x2e>
    23ea:	d2 c0       	rjmp	.+420    	; 0x2590 <Dashboard+0x1d2>
    23ec:	22 c0       	rjmp	.+68     	; 0x2432 <Dashboard+0x74>
    23ee:	88 30       	cpi	r24, 0x08	; 8
    23f0:	09 f4       	brne	.+2      	; 0x23f4 <Dashboard+0x36>
    23f2:	68 c0       	rjmp	.+208    	; 0x24c4 <Dashboard+0x106>
    23f4:	88 30       	cpi	r24, 0x08	; 8
    23f6:	08 f4       	brcc	.+2      	; 0x23fa <Dashboard+0x3c>
    23f8:	62 c0       	rjmp	.+196    	; 0x24be <Dashboard+0x100>
    23fa:	89 30       	cpi	r24, 0x09	; 9
    23fc:	09 f0       	breq	.+2      	; 0x2400 <Dashboard+0x42>
    23fe:	c8 c0       	rjmp	.+400    	; 0x2590 <Dashboard+0x1d2>
    2400:	64 c0       	rjmp	.+200    	; 0x24ca <Dashboard+0x10c>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    2402:	82 e6       	ldi	r24, 0x62	; 98
    2404:	94 e0       	ldi	r25, 0x04	; 4
    2406:	62 e7       	ldi	r22, 0x72	; 114
    2408:	74 e0       	ldi	r23, 0x04	; 4
    240a:	42 e0       	ldi	r20, 0x02	; 2
    240c:	55 e0       	ldi	r21, 0x05	; 5
    240e:	28 e0       	ldi	r18, 0x08	; 8
    2410:	0e 94 ba 02 	call	0x574	; 0x574 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    2414:	ca e7       	ldi	r28, 0x7A	; 122
    2416:	d4 e0       	ldi	r29, 0x04	; 4
    2418:	ce 01       	movw	r24, r28
    241a:	6a e8       	ldi	r22, 0x8A	; 138
    241c:	74 e0       	ldi	r23, 0x04	; 4
    241e:	41 e0       	ldi	r20, 0x01	; 1
    2420:	55 e0       	ldi	r21, 0x05	; 5
    2422:	21 e0       	ldi	r18, 0x01	; 1
    2424:	0e 94 ba 02 	call	0x574	; 0x574 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    2428:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    242a:	ce 01       	movw	r24, r28
    242c:	0e 94 cb 02 	call	0x596	; 0x596 <CANStartRx>
		
				
			return;
    2430:	af c0       	rjmp	.+350    	; 0x2590 <Dashboard+0x1d2>
		break;
		case EVENT_10HZ:
			if(dashboard_state!=DASHBOARD_STATE_STARTING) return;
    2432:	80 91 9e 04 	lds	r24, 0x049E
    2436:	88 23       	and	r24, r24
    2438:	09 f0       	breq	.+2      	; 0x243c <Dashboard+0x7e>
    243a:	aa c0       	rjmp	.+340    	; 0x2590 <Dashboard+0x1d2>
			startup_sequence();
    243c:	0e 94 ac 14 	call	0x2958	; 0x2958 <startup_sequence>
			
		return;
    2440:	a7 c0       	rjmp	.+334    	; 0x2590 <Dashboard+0x1d2>
		break;
		case EVENT_50HZ:
		
		if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2442:	80 91 9e 04 	lds	r24, 0x049E
    2446:	81 30       	cpi	r24, 0x01	; 1
    2448:	09 f0       	breq	.+2      	; 0x244c <Dashboard+0x8e>
    244a:	a2 c0       	rjmp	.+324    	; 0x2590 <Dashboard+0x1d2>
		
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    244c:	0e 94 bf 01 	call	0x37e	; 0x37e <button_multiplex_cycle>
			#endif	

			
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    2450:	80 91 f9 04 	lds	r24, 0x04F9
    2454:	80 93 72 04 	sts	0x0472, r24
			
			
			dashboard_10_data.dataStruct.KEYS_1=button_key1;
    2458:	80 91 5d 04 	lds	r24, 0x045D
    245c:	80 93 73 04 	sts	0x0473, r24

			dashboard_10_data.dataStruct.KEYS_2=button_key2;
    2460:	80 91 5c 04 	lds	r24, 0x045C
    2464:	80 93 74 04 	sts	0x0474, r24
			
			
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    2468:	82 e6       	ldi	r24, 0x62	; 98
    246a:	94 e0       	ldi	r25, 0x04	; 4
    246c:	0e 94 1e 03 	call	0x63c	; 0x63c <CANAddSendData>
		
			
		return;
    2470:	8f c0       	rjmp	.+286    	; 0x2590 <Dashboard+0x1d2>
		break;
		case EVENT_4HZ:
	
		if(buzz_cycles!=0){
    2472:	80 91 5e 04 	lds	r24, 0x045E
    2476:	88 23       	and	r24, r24
    2478:	f9 f0       	breq	.+62     	; 0x24b8 <Dashboard+0xfa>
			if(buzzer_count<=2){
    247a:	80 91 5f 04 	lds	r24, 0x045F
    247e:	83 30       	cpi	r24, 0x03	; 3
    2480:	40 f4       	brcc	.+16     	; 0x2492 <Dashboard+0xd4>
				buzzer_off();
    2482:	0e 94 50 02 	call	0x4a0	; 0x4a0 <buzzer_off>
				buzzer_count--;
    2486:	80 91 5f 04 	lds	r24, 0x045F
    248a:	81 50       	subi	r24, 0x01	; 1
    248c:	80 93 5f 04 	sts	0x045F, r24
    2490:	03 c0       	rjmp	.+6      	; 0x2498 <Dashboard+0xda>
			}else{
				buzzer_count--;
    2492:	81 50       	subi	r24, 0x01	; 1
    2494:	80 93 5f 04 	sts	0x045F, r24
			}
			if(buzzer_count==0){
    2498:	80 91 5f 04 	lds	r24, 0x045F
    249c:	88 23       	and	r24, r24
    249e:	09 f0       	breq	.+2      	; 0x24a2 <Dashboard+0xe4>
    24a0:	77 c0       	rjmp	.+238    	; 0x2590 <Dashboard+0x1d2>
				buzzer_count=4;
    24a2:	84 e0       	ldi	r24, 0x04	; 4
    24a4:	80 93 5f 04 	sts	0x045F, r24
				buzzer_on();
    24a8:	0e 94 4e 02 	call	0x49c	; 0x49c <buzzer_on>
				buzz_cycles--;
    24ac:	80 91 5e 04 	lds	r24, 0x045E
    24b0:	81 50       	subi	r24, 0x01	; 1
    24b2:	80 93 5e 04 	sts	0x045E, r24
    24b6:	6c c0       	rjmp	.+216    	; 0x2590 <Dashboard+0x1d2>
			}
		}else{
			buzzer_off();
    24b8:	0e 94 50 02 	call	0x4a0	; 0x4a0 <buzzer_off>
    24bc:	69 c0       	rjmp	.+210    	; 0x2590 <Dashboard+0x1d2>
				
		return;
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    24be:	0e 94 6e 03 	call	0x6dc	; 0x6dc <CANAbortCMD>
		return;
    24c2:	66 c0       	rjmp	.+204    	; 0x2590 <Dashboard+0x1d2>
		break;
		case EVENT_CANTX:
			CANSendNext();
    24c4:	0e 94 4f 03 	call	0x69e	; 0x69e <CANSendNext>
		break;
    24c8:	63 c0       	rjmp	.+198    	; 0x2590 <Dashboard+0x1d2>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    24ca:	8a e7       	ldi	r24, 0x7A	; 122
    24cc:	94 e0       	ldi	r25, 0x04	; 4
    24ce:	0e 94 d9 02 	call	0x5b2	; 0x5b2 <CANGetData>
			// check for communication error
			
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;	
    24d2:	d0 91 8c 04 	lds	r29, 0x048C
			uint8_t leds=dashboard_rx_general_data.dataStruct.LEDS;
    24d6:	c0 91 8a 04 	lds	r28, 0x048A
			
			
			if(leds&1){
    24da:	c0 ff       	sbrs	r28, 0
    24dc:	04 c0       	rjmp	.+8      	; 0x24e6 <Dashboard+0x128>
				led_set(LED_ID_START);
    24de:	80 e0       	ldi	r24, 0x00	; 0
    24e0:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
    24e4:	03 c0       	rjmp	.+6      	; 0x24ec <Dashboard+0x12e>
			}else{
				led_clear(LED_ID_START);
    24e6:	80 e0       	ldi	r24, 0x00	; 0
    24e8:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
			}
			if((leds>>1)&1){
    24ec:	8c 2f       	mov	r24, r28
    24ee:	86 95       	lsr	r24
    24f0:	80 ff       	sbrs	r24, 0
    24f2:	04 c0       	rjmp	.+8      	; 0x24fc <Dashboard+0x13e>
				led_set(LED_ID_LV_LOW);
    24f4:	8a e0       	ldi	r24, 0x0A	; 10
    24f6:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
    24fa:	03 c0       	rjmp	.+6      	; 0x2502 <Dashboard+0x144>
			}else{
				led_clear(LED_ID_LV_LOW);
    24fc:	8a e0       	ldi	r24, 0x0A	; 10
    24fe:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
			}
			if((leds>>2)&1){
    2502:	8c 2f       	mov	r24, r28
    2504:	86 95       	lsr	r24
    2506:	86 95       	lsr	r24
    2508:	80 ff       	sbrs	r24, 0
    250a:	04 c0       	rjmp	.+8      	; 0x2514 <Dashboard+0x156>
				led_set(LED_ID_IMD);
    250c:	82 e0       	ldi	r24, 0x02	; 2
    250e:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
    2512:	03 c0       	rjmp	.+6      	; 0x251a <Dashboard+0x15c>
			}else{
				led_clear(LED_ID_IMD);
    2514:	82 e0       	ldi	r24, 0x02	; 2
    2516:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
			}	
			if((leds>>3)&1){
    251a:	8c 2f       	mov	r24, r28
    251c:	86 95       	lsr	r24
    251e:	86 95       	lsr	r24
    2520:	86 95       	lsr	r24
    2522:	80 ff       	sbrs	r24, 0
    2524:	04 c0       	rjmp	.+8      	; 0x252e <Dashboard+0x170>
				led_set(LED_ID_OK);
    2526:	83 e0       	ldi	r24, 0x03	; 3
    2528:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
    252c:	03 c0       	rjmp	.+6      	; 0x2534 <Dashboard+0x176>
			}else{
				led_clear(LED_ID_OK);			
    252e:	83 e0       	ldi	r24, 0x03	; 3
    2530:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
			}
			if((leds>>4)&1){
    2534:	8c 2f       	mov	r24, r28
    2536:	82 95       	swap	r24
    2538:	8f 70       	andi	r24, 0x0F	; 15
    253a:	80 ff       	sbrs	r24, 0
    253c:	04 c0       	rjmp	.+8      	; 0x2546 <Dashboard+0x188>
				led_set(LED_ID_BRAKE);
    253e:	84 e0       	ldi	r24, 0x04	; 4
    2540:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
    2544:	03 c0       	rjmp	.+6      	; 0x254c <Dashboard+0x18e>
			}else{
				led_clear(LED_ID_BRAKE);
    2546:	84 e0       	ldi	r24, 0x04	; 4
    2548:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
			}
			if((leds>>5)&1){
    254c:	8c 2f       	mov	r24, r28
    254e:	82 95       	swap	r24
    2550:	86 95       	lsr	r24
    2552:	87 70       	andi	r24, 0x07	; 7
    2554:	80 ff       	sbrs	r24, 0
    2556:	02 c0       	rjmp	.+4      	; 0x255c <Dashboard+0x19e>
				buzzer_buzz_ready_to_drive();
    2558:	0e 94 52 02 	call	0x4a4	; 0x4a4 <buzzer_buzz_ready_to_drive>
			}
			if((leds>>6)&1){
    255c:	c2 95       	swap	r28
    255e:	c6 95       	lsr	r28
    2560:	c6 95       	lsr	r28
    2562:	c3 70       	andi	r28, 0x03	; 3
    2564:	c0 ff       	sbrs	r28, 0
    2566:	04 c0       	rjmp	.+8      	; 0x2570 <Dashboard+0x1b2>
				led_set(LED_ID_AMS);
    2568:	81 e0       	ldi	r24, 0x01	; 1
    256a:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
    256e:	03 c0       	rjmp	.+6      	; 0x2576 <Dashboard+0x1b8>
			}else{
				led_clear(LED_ID_AMS);							
    2570:	81 e0       	ldi	r24, 0x01	; 1
    2572:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
			}
				
			display_update(id,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5);
    2576:	8d 2f       	mov	r24, r29
    2578:	60 91 8d 04 	lds	r22, 0x048D
    257c:	40 91 8e 04 	lds	r20, 0x048E
    2580:	20 91 8f 04 	lds	r18, 0x048F
    2584:	00 91 90 04 	lds	r16, 0x0490
    2588:	e0 90 91 04 	lds	r14, 0x0491
    258c:	0e 94 68 10 	call	0x20d0	; 0x20d0 <display_update>
		return;
		break;
		default:
		break;
	}
}
    2590:	df 91       	pop	r29
    2592:	cf 91       	pop	r28
    2594:	0f 91       	pop	r16
    2596:	ef 90       	pop	r14
    2598:	08 95       	ret

0000259a <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    259a:	90 91 78 05 	lds	r25, 0x0578
    259e:	80 91 79 05 	lds	r24, 0x0579
    25a2:	98 17       	cp	r25, r24
    25a4:	61 f0       	breq	.+24     	; 0x25be <EventHandleEvent+0x24>
		Dashboard();		
    25a6:	0e 94 df 11 	call	0x23be	; 0x23be <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    25aa:	80 91 79 05 	lds	r24, 0x0579
    25ae:	90 e0       	ldi	r25, 0x00	; 0
    25b0:	01 96       	adiw	r24, 0x01	; 1
    25b2:	60 e1       	ldi	r22, 0x10	; 16
    25b4:	70 e0       	ldi	r23, 0x00	; 0
    25b6:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
    25ba:	80 93 79 05 	sts	0x0579, r24
    25be:	08 95       	ret

000025c0 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    25c0:	8c 30       	cpi	r24, 0x0C	; 12
    25c2:	a8 f5       	brcc	.+106    	; 0x262e <led_set+0x6e>
	
	switch(led_id){
    25c4:	85 30       	cpi	r24, 0x05	; 5
    25c6:	91 f1       	breq	.+100    	; 0x262c <led_set+0x6c>
    25c8:	86 30       	cpi	r24, 0x06	; 6
    25ca:	70 f4       	brcc	.+28     	; 0x25e8 <led_set+0x28>
    25cc:	82 30       	cpi	r24, 0x02	; 2
    25ce:	31 f1       	breq	.+76     	; 0x261c <led_set+0x5c>
    25d0:	83 30       	cpi	r24, 0x03	; 3
    25d2:	28 f4       	brcc	.+10     	; 0x25de <led_set+0x1e>
    25d4:	88 23       	and	r24, r24
    25d6:	41 f1       	breq	.+80     	; 0x2628 <led_set+0x68>
    25d8:	81 30       	cpi	r24, 0x01	; 1
    25da:	49 f5       	brne	.+82     	; 0x262e <led_set+0x6e>
    25dc:	13 c0       	rjmp	.+38     	; 0x2604 <led_set+0x44>
    25de:	83 30       	cpi	r24, 0x03	; 3
    25e0:	09 f1       	breq	.+66     	; 0x2624 <led_set+0x64>
    25e2:	84 30       	cpi	r24, 0x04	; 4
    25e4:	21 f5       	brne	.+72     	; 0x262e <led_set+0x6e>
    25e6:	1c c0       	rjmp	.+56     	; 0x2620 <led_set+0x60>
    25e8:	88 30       	cpi	r24, 0x08	; 8
    25ea:	91 f0       	breq	.+36     	; 0x2610 <led_set+0x50>
    25ec:	89 30       	cpi	r24, 0x09	; 9
    25ee:	28 f4       	brcc	.+10     	; 0x25fa <led_set+0x3a>
    25f0:	86 30       	cpi	r24, 0x06	; 6
    25f2:	51 f0       	breq	.+20     	; 0x2608 <led_set+0x48>
    25f4:	87 30       	cpi	r24, 0x07	; 7
    25f6:	d9 f4       	brne	.+54     	; 0x262e <led_set+0x6e>
    25f8:	09 c0       	rjmp	.+18     	; 0x260c <led_set+0x4c>
    25fa:	89 30       	cpi	r24, 0x09	; 9
    25fc:	59 f0       	breq	.+22     	; 0x2614 <led_set+0x54>
    25fe:	8a 30       	cpi	r24, 0x0A	; 10
    2600:	b1 f4       	brne	.+44     	; 0x262e <led_set+0x6e>
    2602:	0a c0       	rjmp	.+20     	; 0x2618 <led_set+0x58>
		case LED_ID_AMS:
				PORTD|=(0x01)<<(7);	/* turn on led */
    2604:	5f 9a       	sbi	0x0b, 7	; 11
			break;
    2606:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<(1);/* turn on led */
    2608:	11 9a       	sbi	0x02, 1	; 2
			break;
    260a:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<(3);/* turn on led */
    260c:	13 9a       	sbi	0x02, 3	; 2
			break;
    260e:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<(4);/* turn on led */
    2610:	14 9a       	sbi	0x02, 4	; 2
				break;
    2612:	08 95       	ret
		case LED_ID_AD:
				PORTG|=(0x01)<<(2);/* turn on led */
    2614:	a2 9a       	sbi	0x14, 2	; 20
				break;
    2616:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC|=(0x01)<<(4);/* turn on led */
    2618:	44 9a       	sbi	0x08, 4	; 8
				break;
    261a:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<(0);/* turn on led */
    261c:	40 9a       	sbi	0x08, 0	; 8
				break;
    261e:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<(1);/* turn on led */
    2620:	a1 9a       	sbi	0x14, 1	; 20
				break;
    2622:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<(0);/* turn on led */
    2624:	a0 9a       	sbi	0x14, 0	; 20
				break;
    2626:	08 95       	ret
		case LED_ID_START:
				PORTC|=(0x01)<<(1);/* turn on led */
    2628:	41 9a       	sbi	0x08, 1	; 8
				break;
    262a:	08 95       	ret
		case LED_ID_TC:
				PORTA|=(0x01)<<(2);/* turn on led*/
    262c:	12 9a       	sbi	0x02, 2	; 2
    262e:	08 95       	ret

00002630 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2630:	8c 30       	cpi	r24, 0x0C	; 12
    2632:	a8 f5       	brcc	.+106    	; 0x269e <led_clear+0x6e>
	
	switch(led_id){
    2634:	85 30       	cpi	r24, 0x05	; 5
    2636:	91 f1       	breq	.+100    	; 0x269c <led_clear+0x6c>
    2638:	86 30       	cpi	r24, 0x06	; 6
    263a:	70 f4       	brcc	.+28     	; 0x2658 <led_clear+0x28>
    263c:	82 30       	cpi	r24, 0x02	; 2
    263e:	31 f1       	breq	.+76     	; 0x268c <led_clear+0x5c>
    2640:	83 30       	cpi	r24, 0x03	; 3
    2642:	28 f4       	brcc	.+10     	; 0x264e <led_clear+0x1e>
    2644:	88 23       	and	r24, r24
    2646:	41 f1       	breq	.+80     	; 0x2698 <led_clear+0x68>
    2648:	81 30       	cpi	r24, 0x01	; 1
    264a:	49 f5       	brne	.+82     	; 0x269e <led_clear+0x6e>
    264c:	13 c0       	rjmp	.+38     	; 0x2674 <led_clear+0x44>
    264e:	83 30       	cpi	r24, 0x03	; 3
    2650:	09 f1       	breq	.+66     	; 0x2694 <led_clear+0x64>
    2652:	84 30       	cpi	r24, 0x04	; 4
    2654:	21 f5       	brne	.+72     	; 0x269e <led_clear+0x6e>
    2656:	1c c0       	rjmp	.+56     	; 0x2690 <led_clear+0x60>
    2658:	88 30       	cpi	r24, 0x08	; 8
    265a:	91 f0       	breq	.+36     	; 0x2680 <led_clear+0x50>
    265c:	89 30       	cpi	r24, 0x09	; 9
    265e:	28 f4       	brcc	.+10     	; 0x266a <led_clear+0x3a>
    2660:	86 30       	cpi	r24, 0x06	; 6
    2662:	51 f0       	breq	.+20     	; 0x2678 <led_clear+0x48>
    2664:	87 30       	cpi	r24, 0x07	; 7
    2666:	d9 f4       	brne	.+54     	; 0x269e <led_clear+0x6e>
    2668:	09 c0       	rjmp	.+18     	; 0x267c <led_clear+0x4c>
    266a:	89 30       	cpi	r24, 0x09	; 9
    266c:	59 f0       	breq	.+22     	; 0x2684 <led_clear+0x54>
    266e:	8a 30       	cpi	r24, 0x0A	; 10
    2670:	b1 f4       	brne	.+44     	; 0x269e <led_clear+0x6e>
    2672:	0a c0       	rjmp	.+20     	; 0x2688 <led_clear+0x58>
		case LED_ID_AMS:
				PORTD&=~(1<<(7));	/* turn off led */
    2674:	5f 98       	cbi	0x0b, 7	; 11
				break;
    2676:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<(1));/* turn off led */
    2678:	11 98       	cbi	0x02, 1	; 2
				break;
    267a:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<(3));/* turn off led */
    267c:	13 98       	cbi	0x02, 3	; 2
				break;
    267e:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<(4));/* turn off led */
    2680:	14 98       	cbi	0x02, 4	; 2
				break;
    2682:	08 95       	ret
		case LED_ID_AD:
				PORTG&=~(1<<(2));/* turn off led */
    2684:	a2 98       	cbi	0x14, 2	; 20
				break;
    2686:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC&=~(1<<(4));/* turn off led */
    2688:	44 98       	cbi	0x08, 4	; 8
				break;
    268a:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<(0));/* turn off led */
    268c:	40 98       	cbi	0x08, 0	; 8
				break;
    268e:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(1<<(1));/* turn off led */
    2690:	a1 98       	cbi	0x14, 1	; 20
				break;
    2692:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<(0));/* turn off led */
    2694:	a0 98       	cbi	0x14, 0	; 20
				break;
    2696:	08 95       	ret
		case LED_ID_START:
				PORTC&=~(1<<(1));/* turn off led */
    2698:	41 98       	cbi	0x08, 1	; 8
				break;
    269a:	08 95       	ret
		case LED_ID_TC:
				PORTA&=~(1<<(2));/* turn off led*/
    269c:	12 98       	cbi	0x02, 2	; 2
    269e:	08 95       	ret

000026a0 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    26a0:	8c 30       	cpi	r24, 0x0C	; 12
    26a2:	08 f0       	brcs	.+2      	; 0x26a6 <led_is_set+0x6>
    26a4:	79 c0       	rjmp	.+242    	; 0x2798 <led_is_set+0xf8>
	
	switch(led_id){
    26a6:	85 30       	cpi	r24, 0x05	; 5
    26a8:	59 f1       	breq	.+86     	; 0x2700 <led_is_set+0x60>
    26aa:	86 30       	cpi	r24, 0x06	; 6
    26ac:	98 f4       	brcc	.+38     	; 0x26d4 <led_is_set+0x34>
    26ae:	82 30       	cpi	r24, 0x02	; 2
    26b0:	09 f4       	brne	.+2      	; 0x26b4 <led_is_set+0x14>
    26b2:	4f c0       	rjmp	.+158    	; 0x2752 <led_is_set+0xb2>
    26b4:	83 30       	cpi	r24, 0x03	; 3
    26b6:	38 f4       	brcc	.+14     	; 0x26c6 <led_is_set+0x26>
    26b8:	88 23       	and	r24, r24
    26ba:	09 f4       	brne	.+2      	; 0x26be <led_is_set+0x1e>
    26bc:	5d c0       	rjmp	.+186    	; 0x2778 <led_is_set+0xd8>
    26be:	81 30       	cpi	r24, 0x01	; 1
    26c0:	09 f0       	breq	.+2      	; 0x26c4 <led_is_set+0x24>
    26c2:	69 c0       	rjmp	.+210    	; 0x2796 <led_is_set+0xf6>
    26c4:	18 c0       	rjmp	.+48     	; 0x26f6 <led_is_set+0x56>
    26c6:	83 30       	cpi	r24, 0x03	; 3
    26c8:	09 f4       	brne	.+2      	; 0x26cc <led_is_set+0x2c>
    26ca:	50 c0       	rjmp	.+160    	; 0x276c <led_is_set+0xcc>
    26cc:	84 30       	cpi	r24, 0x04	; 4
    26ce:	09 f0       	breq	.+2      	; 0x26d2 <led_is_set+0x32>
    26d0:	62 c0       	rjmp	.+196    	; 0x2796 <led_is_set+0xf6>
    26d2:	45 c0       	rjmp	.+138    	; 0x275e <led_is_set+0xbe>
    26d4:	88 30       	cpi	r24, 0x08	; 8
    26d6:	69 f1       	breq	.+90     	; 0x2732 <led_is_set+0x92>
    26d8:	89 30       	cpi	r24, 0x09	; 9
    26da:	38 f4       	brcc	.+14     	; 0x26ea <led_is_set+0x4a>
    26dc:	86 30       	cpi	r24, 0x06	; 6
    26de:	09 f4       	brne	.+2      	; 0x26e2 <led_is_set+0x42>
    26e0:	52 c0       	rjmp	.+164    	; 0x2786 <led_is_set+0xe6>
    26e2:	87 30       	cpi	r24, 0x07	; 7
    26e4:	09 f0       	breq	.+2      	; 0x26e8 <led_is_set+0x48>
    26e6:	57 c0       	rjmp	.+174    	; 0x2796 <led_is_set+0xf6>
    26e8:	13 c0       	rjmp	.+38     	; 0x2710 <led_is_set+0x70>
    26ea:	89 30       	cpi	r24, 0x09	; 9
    26ec:	d1 f0       	breq	.+52     	; 0x2722 <led_is_set+0x82>
    26ee:	8a 30       	cpi	r24, 0x0A	; 10
    26f0:	09 f0       	breq	.+2      	; 0x26f4 <led_is_set+0x54>
    26f2:	51 c0       	rjmp	.+162    	; 0x2796 <led_is_set+0xf6>
    26f4:	26 c0       	rjmp	.+76     	; 0x2742 <led_is_set+0xa2>
		case LED_ID_AMS:
			return 0x01==(PORTD>>(7));	
    26f6:	81 e0       	ldi	r24, 0x01	; 1
    26f8:	5f 99       	sbic	0x0b, 7	; 11
    26fa:	4e c0       	rjmp	.+156    	; 0x2798 <led_is_set+0xf8>
    26fc:	80 e0       	ldi	r24, 0x00	; 0
    26fe:	08 95       	ret
			break;
		case LED_ID_TC:
			return 0x01==(PORTA>>(1));
    2700:	92 b1       	in	r25, 0x02	; 2
    2702:	96 95       	lsr	r25
    2704:	81 e0       	ldi	r24, 0x01	; 1
    2706:	91 30       	cpi	r25, 0x01	; 1
    2708:	09 f4       	brne	.+2      	; 0x270c <led_is_set+0x6c>
    270a:	46 c0       	rjmp	.+140    	; 0x2798 <led_is_set+0xf8>
    270c:	80 e0       	ldi	r24, 0x00	; 0
    270e:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>(3));
    2710:	92 b1       	in	r25, 0x02	; 2
    2712:	96 95       	lsr	r25
    2714:	96 95       	lsr	r25
    2716:	96 95       	lsr	r25
    2718:	81 e0       	ldi	r24, 0x01	; 1
    271a:	91 30       	cpi	r25, 0x01	; 1
    271c:	e9 f1       	breq	.+122    	; 0x2798 <led_is_set+0xf8>
    271e:	80 e0       	ldi	r24, 0x00	; 0
    2720:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>(4));
    2722:	92 b1       	in	r25, 0x02	; 2
    2724:	92 95       	swap	r25
    2726:	9f 70       	andi	r25, 0x0F	; 15
    2728:	81 e0       	ldi	r24, 0x01	; 1
    272a:	91 30       	cpi	r25, 0x01	; 1
    272c:	a9 f1       	breq	.+106    	; 0x2798 <led_is_set+0xf8>
    272e:	80 e0       	ldi	r24, 0x00	; 0
    2730:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTG>>(2));
    2732:	94 b3       	in	r25, 0x14	; 20
    2734:	96 95       	lsr	r25
    2736:	96 95       	lsr	r25
    2738:	81 e0       	ldi	r24, 0x01	; 1
    273a:	91 30       	cpi	r25, 0x01	; 1
    273c:	69 f1       	breq	.+90     	; 0x2798 <led_is_set+0xf8>
    273e:	80 e0       	ldi	r24, 0x00	; 0
    2740:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTC>>(4));
    2742:	98 b1       	in	r25, 0x08	; 8
    2744:	92 95       	swap	r25
    2746:	9f 70       	andi	r25, 0x0F	; 15
    2748:	81 e0       	ldi	r24, 0x01	; 1
    274a:	91 30       	cpi	r25, 0x01	; 1
    274c:	29 f1       	breq	.+74     	; 0x2798 <led_is_set+0xf8>
    274e:	80 e0       	ldi	r24, 0x00	; 0
    2750:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>(0));
    2752:	98 b1       	in	r25, 0x08	; 8
    2754:	81 e0       	ldi	r24, 0x01	; 1
    2756:	91 30       	cpi	r25, 0x01	; 1
    2758:	f9 f0       	breq	.+62     	; 0x2798 <led_is_set+0xf8>
    275a:	80 e0       	ldi	r24, 0x00	; 0
    275c:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>(1));
    275e:	94 b3       	in	r25, 0x14	; 20
    2760:	96 95       	lsr	r25
    2762:	81 e0       	ldi	r24, 0x01	; 1
    2764:	91 30       	cpi	r25, 0x01	; 1
    2766:	c1 f0       	breq	.+48     	; 0x2798 <led_is_set+0xf8>
    2768:	80 e0       	ldi	r24, 0x00	; 0
    276a:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>(0));
    276c:	94 b3       	in	r25, 0x14	; 20
    276e:	81 e0       	ldi	r24, 0x01	; 1
    2770:	91 30       	cpi	r25, 0x01	; 1
    2772:	91 f0       	breq	.+36     	; 0x2798 <led_is_set+0xf8>
    2774:	80 e0       	ldi	r24, 0x00	; 0
    2776:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTC>>(1));
    2778:	98 b1       	in	r25, 0x08	; 8
    277a:	96 95       	lsr	r25
    277c:	81 e0       	ldi	r24, 0x01	; 1
    277e:	91 30       	cpi	r25, 0x01	; 1
    2780:	59 f0       	breq	.+22     	; 0x2798 <led_is_set+0xf8>
    2782:	80 e0       	ldi	r24, 0x00	; 0
    2784:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>(2));
    2786:	92 b1       	in	r25, 0x02	; 2
    2788:	96 95       	lsr	r25
    278a:	96 95       	lsr	r25
    278c:	81 e0       	ldi	r24, 0x01	; 1
    278e:	91 30       	cpi	r25, 0x01	; 1
    2790:	19 f0       	breq	.+6      	; 0x2798 <led_is_set+0xf8>
    2792:	80 e0       	ldi	r24, 0x00	; 0
    2794:	08 95       	ret
    2796:	08 95       	ret
			break;
		default:
		break;
	}
}
    2798:	08 95       	ret

0000279a <led_toggle>:



void led_toggle(uint8_t led_id){
    279a:	cf 93       	push	r28
    279c:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    279e:	0e 94 50 13 	call	0x26a0	; 0x26a0 <led_is_set>
    27a2:	88 23       	and	r24, r24
    27a4:	21 f0       	breq	.+8      	; 0x27ae <led_toggle+0x14>
		led_clear(led_id);
    27a6:	8c 2f       	mov	r24, r28
    27a8:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
    27ac:	03 c0       	rjmp	.+6      	; 0x27b4 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    27ae:	8c 2f       	mov	r24, r28
    27b0:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
	}
}
    27b4:	cf 91       	pop	r28
    27b6:	08 95       	ret

000027b8 <led_state_set>:


void led_state_set(uint16_t led_new_state){
    27b8:	ef 92       	push	r14
    27ba:	ff 92       	push	r15
    27bc:	0f 93       	push	r16
    27be:	1f 93       	push	r17
    27c0:	cf 93       	push	r28
    27c2:	df 93       	push	r29
    27c4:	7c 01       	movw	r14, r24
    27c6:	c0 e0       	ldi	r28, 0x00	; 0
    27c8:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    27ca:	01 e0       	ldi	r16, 0x01	; 1
    27cc:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    27ce:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    27d0:	98 01       	movw	r18, r16
    27d2:	0c 2e       	mov	r0, r28
    27d4:	02 c0       	rjmp	.+4      	; 0x27da <led_state_set+0x22>
    27d6:	22 0f       	add	r18, r18
    27d8:	33 1f       	adc	r19, r19
    27da:	0a 94       	dec	r0
    27dc:	e2 f7       	brpl	.-8      	; 0x27d6 <led_state_set+0x1e>
    27de:	2e 21       	and	r18, r14
    27e0:	3f 21       	and	r19, r15
    27e2:	21 15       	cp	r18, r1
    27e4:	31 05       	cpc	r19, r1
    27e6:	11 f0       	breq	.+4      	; 0x27ec <led_state_set+0x34>
			led_set(i);
    27e8:	0e 94 e0 12 	call	0x25c0	; 0x25c0 <led_set>
    27ec:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    27ee:	cb 30       	cpi	r28, 0x0B	; 11
    27f0:	d1 05       	cpc	r29, r1
    27f2:	69 f7       	brne	.-38     	; 0x27ce <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    27f4:	df 91       	pop	r29
    27f6:	cf 91       	pop	r28
    27f8:	1f 91       	pop	r17
    27fa:	0f 91       	pop	r16
    27fc:	ff 90       	pop	r15
    27fe:	ef 90       	pop	r14
    2800:	08 95       	ret

00002802 <led_init>:
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    2802:	cf 93       	push	r28
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRD|=(0x01)<<(7);/* set data direction to output*/
    2804:	57 9a       	sbi	0x0a, 7	; 10
	DDRA|=(0x01)<<(1);/* set data direction to output*/
    2806:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<(3);/* set data direction to output*/
    2808:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<(4);/* set data direction to output*/
    280a:	0c 9a       	sbi	0x01, 4	; 1
	DDRG|=(0x01)<<(2);/* set data direction to output*/
    280c:	9a 9a       	sbi	0x13, 2	; 19
	DDRC|=(0x01)<<(4);/* set data direction to output*/
    280e:	3c 9a       	sbi	0x07, 4	; 7
	DDRC|=(0x01)<<(0);/* set data direction to output*/
    2810:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<(1);/* set data direction to output*/
    2812:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<(0);/* set data direction to output*/
    2814:	98 9a       	sbi	0x13, 0	; 19
	DDRC|=(0x01)<<(1);/* set data direction to output*/
    2816:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<(2);/* set data direction to output*/
    2818:	0a 9a       	sbi	0x01, 2	; 1
	
	// Set I/O Pins High (all leds on)	

	uint8_t j=0;
    281a:	c0 e0       	ldi	r28, 0x00	; 0
	for(j;j<12;j++){
			led_clear(j);
    281c:	8c 2f       	mov	r24, r28
    281e:	0e 94 18 13 	call	0x2630	; 0x2630 <led_clear>
	DDRA|=(0x01)<<(2);/* set data direction to output*/
	
	// Set I/O Pins High (all leds on)	

	uint8_t j=0;
	for(j;j<12;j++){
    2822:	cf 5f       	subi	r28, 0xFF	; 255
    2824:	cc 30       	cpi	r28, 0x0C	; 12
    2826:	d1 f7       	brne	.-12     	; 0x281c <led_init+0x1a>
			led_clear(j);
	}
	
	
	led_state=0xFFFF;
    2828:	8f ef       	ldi	r24, 0xFF	; 255
    282a:	9f ef       	ldi	r25, 0xFF	; 255
    282c:	90 93 a0 04 	sts	0x04A0, r25
    2830:	80 93 9f 04 	sts	0x049F, r24
	led_state_set(led_state);
    2834:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <led_state_set>
	
}
    2838:	cf 91       	pop	r28
    283a:	08 95       	ret

0000283c <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    283c:	0f 93       	push	r16
    283e:	1f 93       	push	r17
    2840:	cf 93       	push	r28
    2842:	df 93       	push	r29
    2844:	c0 e0       	ldi	r28, 0x00	; 0
    2846:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    2848:	8c 2f       	mov	r24, r28
    284a:	0e 94 50 13 	call	0x26a0	; 0x26a0 <led_is_set>
    284e:	90 e0       	ldi	r25, 0x00	; 0
    2850:	0c 2e       	mov	r0, r28
    2852:	02 c0       	rjmp	.+4      	; 0x2858 <led_state_return+0x1c>
    2854:	88 0f       	add	r24, r24
    2856:	99 1f       	adc	r25, r25
    2858:	0a 94       	dec	r0
    285a:	e2 f7       	brpl	.-8      	; 0x2854 <led_state_return+0x18>
    285c:	08 2b       	or	r16, r24
    285e:	19 2b       	or	r17, r25
    2860:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    2862:	cb 30       	cpi	r28, 0x0B	; 11
    2864:	d1 05       	cpc	r29, r1
    2866:	81 f7       	brne	.-32     	; 0x2848 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    2868:	80 2f       	mov	r24, r16
    286a:	91 2f       	mov	r25, r17
    286c:	df 91       	pop	r29
    286e:	cf 91       	pop	r28
    2870:	1f 91       	pop	r17
    2872:	0f 91       	pop	r16
    2874:	08 95       	ret

00002876 <main_deinit>:
		
}

void main_deinit(){
	
}
    2876:	08 95       	ret

00002878 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    2878:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    287a:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    287c:	87 b1       	in	r24, 0x07	; 7
    287e:	80 76       	andi	r24, 0x60	; 96
    2880:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    2882:	8f ef       	ldi	r24, 0xFF	; 255
    2884:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    2886:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    2888:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    288a:	93 b3       	in	r25, 0x13	; 19
    288c:	90 7e       	andi	r25, 0xE0	; 224
    288e:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    2890:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    2892:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    2894:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    2896:	9b b1       	in	r25, 0x0b	; 11
    2898:	9f 69       	ori	r25, 0x9F	; 159
    289a:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    289c:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    289e:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    28a0:	84 b3       	in	r24, 0x14	; 20
    28a2:	8f 61       	ori	r24, 0x1F	; 31
    28a4:	84 bb       	out	0x14, r24	; 20
	
}
    28a6:	08 95       	ret

000028a8 <main_init>:



void main_init(){

	dashboard_state=DASHBOARD_STATE_STARTING;
    28a8:	10 92 9e 04 	sts	0x049E, r1
	
	ports_init();
    28ac:	0e 94 3c 14 	call	0x2878	; 0x2878 <ports_init>
	
	CANInit();
    28b0:	0e 94 9f 02 	call	0x53e	; 0x53e <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    28b4:	82 e0       	ldi	r24, 0x02	; 2
    28b6:	60 e0       	ldi	r22, 0x00	; 0
    28b8:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    28bc:	83 e0       	ldi	r24, 0x03	; 3
    28be:	60 e0       	ldi	r22, 0x00	; 0
    28c0:	0e 94 03 16 	call	0x2c06	; 0x2c06 <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    28c4:	0e 94 08 16 	call	0x2c10	; 0x2c10 <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    28c8:	0e 94 38 16 	call	0x2c70	; 0x2c70 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    28cc:	0e 94 4b 02 	call	0x496	; 0x496 <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    28d0:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    28d4:	0e 94 01 14 	call	0x2802	; 0x2802 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    28d8:	0e 94 9e 01 	call	0x33c	; 0x33c <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    28dc:	0e 94 45 11 	call	0x228a	; 0x228a <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    28e0:	0e 94 68 16 	call	0x2cd0	; 0x2cd0 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    28e4:	80 e0       	ldi	r24, 0x00	; 0
    28e6:	0e 94 b3 11 	call	0x2366	; 0x2366 <EventAddEvent>
	
		
}
    28ea:	08 95       	ret

000028ec <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    28ec:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    28ee:	5a 98       	cbi	0x0b, 2	; 11
}
    28f0:	08 95       	ret

000028f2 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    28f2:	5a 9a       	sbi	0x0b, 2	; 11
}
    28f4:	08 95       	ret

000028f6 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    28f6:	5a 98       	cbi	0x0b, 2	; 11
}
    28f8:	08 95       	ret

000028fa <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    28fa:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    28fc:	20 9a       	sbi	0x04, 0	; 4
    28fe:	94 b1       	in	r25, 0x04	; 4
    2900:	96 60       	ori	r25, 0x06	; 6
    2902:	94 b9       	out	0x04, r25	; 4
    2904:	9c b5       	in	r25, 0x2c	; 44
    2906:	90 7c       	andi	r25, 0xC0	; 192
    2908:	9c bd       	out	0x2c, r25	; 44
    290a:	9c b5       	in	r25, 0x2c	; 44
    290c:	8f 73       	andi	r24, 0x3F	; 63
    290e:	89 2b       	or	r24, r25
    2910:	8c bd       	out	0x2c, r24	; 44
    2912:	8d b5       	in	r24, 0x2d	; 45
    2914:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2916:	8c b5       	in	r24, 0x2c	; 44
    2918:	80 64       	ori	r24, 0x40	; 64
    291a:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    291c:	81 e0       	ldi	r24, 0x01	; 1
    291e:	08 95       	ret

00002920 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    2920:	8d b5       	in	r24, 0x2d	; 45
}
    2922:	80 78       	andi	r24, 0x80	; 128
    2924:	08 95       	ret

00002926 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    2926:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    2928:	0d b4       	in	r0, 0x2d	; 45
    292a:	07 fe       	sbrs	r0, 7
    292c:	fd cf       	rjmp	.-6      	; 0x2928 <spi_putchar+0x2>
    return ch;
}
    292e:	08 95       	ret

00002930 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    2930:	0d b4       	in	r0, 0x2d	; 45
    2932:	07 fe       	sbrs	r0, 7
    2934:	fd cf       	rjmp	.-6      	; 0x2930 <spi_getchar>
    ch = Spi_get_byte();
    2936:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    2938:	08 95       	ret

0000293a <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    293a:	0d b4       	in	r0, 0x2d	; 45
    293c:	07 fe       	sbrs	r0, 7
    293e:	fd cf       	rjmp	.-6      	; 0x293a <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    2940:	8e bd       	out	0x2e, r24	; 46
}
    2942:	08 95       	ret

00002944 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    2944:	1f 92       	push	r1
    2946:	0f 92       	push	r0
    2948:	0f b6       	in	r0, 0x3f	; 63
    294a:	0f 92       	push	r0
    294c:	11 24       	eor	r1, r1
}
    294e:	0f 90       	pop	r0
    2950:	0f be       	out	0x3f, r0	; 63
    2952:	0f 90       	pop	r0
    2954:	1f 90       	pop	r1
    2956:	18 95       	reti

00002958 <startup_sequence>:
#include "../includes/MyCommon.h"

uint8_t start_up_count=0;

void startup_sequence(void){
			start_up_count++;
    2958:	20 91 92 04 	lds	r18, 0x0492
    295c:	2f 5f       	subi	r18, 0xFF	; 255
    295e:	20 93 92 04 	sts	0x0492, r18
			
			if((start_up_count%6)==0){
    2962:	82 2f       	mov	r24, r18
    2964:	66 e0       	ldi	r22, 0x06	; 6
    2966:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
    296a:	99 23       	and	r25, r25
    296c:	49 f4       	brne	.+18     	; 0x2980 <startup_sequence+0x28>
				display_starting((60/start_up_count));
    296e:	62 2f       	mov	r22, r18
    2970:	8c e3       	ldi	r24, 0x3C	; 60
    2972:	90 e0       	ldi	r25, 0x00	; 0
    2974:	70 e0       	ldi	r23, 0x00	; 0
    2976:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__divmodhi4>
    297a:	cb 01       	movw	r24, r22
    297c:	0e 94 89 11 	call	0x2312	; 0x2312 <display_starting>
			}
			
			if(start_up_count>=60){
    2980:	80 91 92 04 	lds	r24, 0x0492
    2984:	8c 33       	cpi	r24, 0x3C	; 60
    2986:	18 f0       	brcs	.+6      	; 0x298e <startup_sequence+0x36>
				dashboard_state=DASHBOARD_STATE_RUNNING;
    2988:	81 e0       	ldi	r24, 0x01	; 1
    298a:	80 93 9e 04 	sts	0x049E, r24
    298e:	08 95       	ret

00002990 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    2990:	1f 92       	push	r1
    2992:	0f 92       	push	r0
    2994:	0f b6       	in	r0, 0x3f	; 63
    2996:	0f 92       	push	r0
    2998:	11 24       	eor	r1, r1
	return;
}
    299a:	0f 90       	pop	r0
    299c:	0f be       	out	0x3f, r0	; 63
    299e:	0f 90       	pop	r0
    29a0:	1f 90       	pop	r1
    29a2:	18 95       	reti

000029a4 <__vector_17>:

ISR(TIMER0_OVF_vect){
    29a4:	1f 92       	push	r1
    29a6:	0f 92       	push	r0
    29a8:	0f b6       	in	r0, 0x3f	; 63
    29aa:	0f 92       	push	r0
    29ac:	11 24       	eor	r1, r1
	return;
}
    29ae:	0f 90       	pop	r0
    29b0:	0f be       	out	0x3f, r0	; 63
    29b2:	0f 90       	pop	r0
    29b4:	1f 90       	pop	r1
    29b6:	18 95       	reti

000029b8 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    29b8:	1f 92       	push	r1
    29ba:	0f 92       	push	r0
    29bc:	0f b6       	in	r0, 0x3f	; 63
    29be:	0f 92       	push	r0
    29c0:	11 24       	eor	r1, r1
    29c2:	2f 93       	push	r18
    29c4:	3f 93       	push	r19
    29c6:	4f 93       	push	r20
    29c8:	5f 93       	push	r21
    29ca:	6f 93       	push	r22
    29cc:	7f 93       	push	r23
    29ce:	8f 93       	push	r24
    29d0:	9f 93       	push	r25
    29d2:	af 93       	push	r26
    29d4:	bf 93       	push	r27
    29d6:	ef 93       	push	r30
    29d8:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    29da:	e8 e8       	ldi	r30, 0x88	; 136
    29dc:	f0 e0       	ldi	r31, 0x00	; 0
    29de:	80 81       	ld	r24, Z
    29e0:	91 81       	ldd	r25, Z+1	; 0x01
    29e2:	80 5d       	subi	r24, 0xD0	; 208
    29e4:	9a 48       	sbci	r25, 0x8A	; 138
    29e6:	91 83       	std	Z+1, r25	; 0x01
    29e8:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    29ea:	81 e0       	ldi	r24, 0x01	; 1
    29ec:	0e 94 b3 11 	call	0x2366	; 0x2366 <EventAddEvent>
	return;
}
    29f0:	ff 91       	pop	r31
    29f2:	ef 91       	pop	r30
    29f4:	bf 91       	pop	r27
    29f6:	af 91       	pop	r26
    29f8:	9f 91       	pop	r25
    29fa:	8f 91       	pop	r24
    29fc:	7f 91       	pop	r23
    29fe:	6f 91       	pop	r22
    2a00:	5f 91       	pop	r21
    2a02:	4f 91       	pop	r20
    2a04:	3f 91       	pop	r19
    2a06:	2f 91       	pop	r18
    2a08:	0f 90       	pop	r0
    2a0a:	0f be       	out	0x3f, r0	; 63
    2a0c:	0f 90       	pop	r0
    2a0e:	1f 90       	pop	r1
    2a10:	18 95       	reti

00002a12 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    2a12:	1f 92       	push	r1
    2a14:	0f 92       	push	r0
    2a16:	0f b6       	in	r0, 0x3f	; 63
    2a18:	0f 92       	push	r0
    2a1a:	11 24       	eor	r1, r1
    2a1c:	2f 93       	push	r18
    2a1e:	3f 93       	push	r19
    2a20:	4f 93       	push	r20
    2a22:	5f 93       	push	r21
    2a24:	6f 93       	push	r22
    2a26:	7f 93       	push	r23
    2a28:	8f 93       	push	r24
    2a2a:	9f 93       	push	r25
    2a2c:	af 93       	push	r26
    2a2e:	bf 93       	push	r27
    2a30:	ef 93       	push	r30
    2a32:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    2a34:	ea e8       	ldi	r30, 0x8A	; 138
    2a36:	f0 e0       	ldi	r31, 0x00	; 0
    2a38:	80 81       	ld	r24, Z
    2a3a:	91 81       	ldd	r25, Z+1	; 0x01
    2a3c:	80 5a       	subi	r24, 0xA0	; 160
    2a3e:	95 41       	sbci	r25, 0x15	; 21
    2a40:	91 83       	std	Z+1, r25	; 0x01
    2a42:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    2a44:	82 e0       	ldi	r24, 0x02	; 2
    2a46:	0e 94 b3 11 	call	0x2366	; 0x2366 <EventAddEvent>
	return;
}
    2a4a:	ff 91       	pop	r31
    2a4c:	ef 91       	pop	r30
    2a4e:	bf 91       	pop	r27
    2a50:	af 91       	pop	r26
    2a52:	9f 91       	pop	r25
    2a54:	8f 91       	pop	r24
    2a56:	7f 91       	pop	r23
    2a58:	6f 91       	pop	r22
    2a5a:	5f 91       	pop	r21
    2a5c:	4f 91       	pop	r20
    2a5e:	3f 91       	pop	r19
    2a60:	2f 91       	pop	r18
    2a62:	0f 90       	pop	r0
    2a64:	0f be       	out	0x3f, r0	; 63
    2a66:	0f 90       	pop	r0
    2a68:	1f 90       	pop	r1
    2a6a:	18 95       	reti

00002a6c <__vector_14>:

ISR(TIMER1_COMPC_vect){
    2a6c:	1f 92       	push	r1
    2a6e:	0f 92       	push	r0
    2a70:	0f b6       	in	r0, 0x3f	; 63
    2a72:	0f 92       	push	r0
    2a74:	11 24       	eor	r1, r1
    2a76:	2f 93       	push	r18
    2a78:	3f 93       	push	r19
    2a7a:	4f 93       	push	r20
    2a7c:	5f 93       	push	r21
    2a7e:	6f 93       	push	r22
    2a80:	7f 93       	push	r23
    2a82:	8f 93       	push	r24
    2a84:	9f 93       	push	r25
    2a86:	af 93       	push	r26
    2a88:	bf 93       	push	r27
    2a8a:	ef 93       	push	r30
    2a8c:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    2a8e:	ec e8       	ldi	r30, 0x8C	; 140
    2a90:	f0 e0       	ldi	r31, 0x00	; 0
    2a92:	80 81       	ld	r24, Z
    2a94:	91 81       	ldd	r25, Z+1	; 0x01
    2a96:	88 56       	subi	r24, 0x68	; 104
    2a98:	95 4c       	sbci	r25, 0xC5	; 197
    2a9a:	91 83       	std	Z+1, r25	; 0x01
    2a9c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    2a9e:	83 e0       	ldi	r24, 0x03	; 3
    2aa0:	0e 94 b3 11 	call	0x2366	; 0x2366 <EventAddEvent>
	return;
}
    2aa4:	ff 91       	pop	r31
    2aa6:	ef 91       	pop	r30
    2aa8:	bf 91       	pop	r27
    2aaa:	af 91       	pop	r26
    2aac:	9f 91       	pop	r25
    2aae:	8f 91       	pop	r24
    2ab0:	7f 91       	pop	r23
    2ab2:	6f 91       	pop	r22
    2ab4:	5f 91       	pop	r21
    2ab6:	4f 91       	pop	r20
    2ab8:	3f 91       	pop	r19
    2aba:	2f 91       	pop	r18
    2abc:	0f 90       	pop	r0
    2abe:	0f be       	out	0x3f, r0	; 63
    2ac0:	0f 90       	pop	r0
    2ac2:	1f 90       	pop	r1
    2ac4:	18 95       	reti

00002ac6 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    2ac6:	1f 92       	push	r1
    2ac8:	0f 92       	push	r0
    2aca:	0f b6       	in	r0, 0x3f	; 63
    2acc:	0f 92       	push	r0
    2ace:	11 24       	eor	r1, r1
    2ad0:	2f 93       	push	r18
    2ad2:	3f 93       	push	r19
    2ad4:	4f 93       	push	r20
    2ad6:	5f 93       	push	r21
    2ad8:	6f 93       	push	r22
    2ada:	7f 93       	push	r23
    2adc:	8f 93       	push	r24
    2ade:	9f 93       	push	r25
    2ae0:	af 93       	push	r26
    2ae2:	bf 93       	push	r27
    2ae4:	ef 93       	push	r30
    2ae6:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    2ae8:	e8 e9       	ldi	r30, 0x98	; 152
    2aea:	f0 e0       	ldi	r31, 0x00	; 0
    2aec:	80 81       	ld	r24, Z
    2aee:	91 81       	ldd	r25, Z+1	; 0x01
    2af0:	80 59       	subi	r24, 0x90	; 144
    2af2:	96 4b       	sbci	r25, 0xB6	; 182
    2af4:	91 83       	std	Z+1, r25	; 0x01
    2af6:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    2af8:	84 e0       	ldi	r24, 0x04	; 4
    2afa:	0e 94 b3 11 	call	0x2366	; 0x2366 <EventAddEvent>
	return;
}
    2afe:	ff 91       	pop	r31
    2b00:	ef 91       	pop	r30
    2b02:	bf 91       	pop	r27
    2b04:	af 91       	pop	r26
    2b06:	9f 91       	pop	r25
    2b08:	8f 91       	pop	r24
    2b0a:	7f 91       	pop	r23
    2b0c:	6f 91       	pop	r22
    2b0e:	5f 91       	pop	r21
    2b10:	4f 91       	pop	r20
    2b12:	3f 91       	pop	r19
    2b14:	2f 91       	pop	r18
    2b16:	0f 90       	pop	r0
    2b18:	0f be       	out	0x3f, r0	; 63
    2b1a:	0f 90       	pop	r0
    2b1c:	1f 90       	pop	r1
    2b1e:	18 95       	reti

00002b20 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    2b20:	1f 92       	push	r1
    2b22:	0f 92       	push	r0
    2b24:	0f b6       	in	r0, 0x3f	; 63
    2b26:	0f 92       	push	r0
    2b28:	11 24       	eor	r1, r1
    2b2a:	2f 93       	push	r18
    2b2c:	3f 93       	push	r19
    2b2e:	4f 93       	push	r20
    2b30:	5f 93       	push	r21
    2b32:	6f 93       	push	r22
    2b34:	7f 93       	push	r23
    2b36:	8f 93       	push	r24
    2b38:	9f 93       	push	r25
    2b3a:	af 93       	push	r26
    2b3c:	bf 93       	push	r27
    2b3e:	ef 93       	push	r30
    2b40:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    2b42:	ea e9       	ldi	r30, 0x9A	; 154
    2b44:	f0 e0       	ldi	r31, 0x00	; 0
    2b46:	80 81       	ld	r24, Z
    2b48:	91 81       	ldd	r25, Z+1	; 0x01
    2b4a:	80 52       	subi	r24, 0x20	; 32
    2b4c:	9d 46       	sbci	r25, 0x6D	; 109
    2b4e:	91 83       	std	Z+1, r25	; 0x01
    2b50:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    2b52:	85 e0       	ldi	r24, 0x05	; 5
    2b54:	0e 94 b3 11 	call	0x2366	; 0x2366 <EventAddEvent>
	return;
}
    2b58:	ff 91       	pop	r31
    2b5a:	ef 91       	pop	r30
    2b5c:	bf 91       	pop	r27
    2b5e:	af 91       	pop	r26
    2b60:	9f 91       	pop	r25
    2b62:	8f 91       	pop	r24
    2b64:	7f 91       	pop	r23
    2b66:	6f 91       	pop	r22
    2b68:	5f 91       	pop	r21
    2b6a:	4f 91       	pop	r20
    2b6c:	3f 91       	pop	r19
    2b6e:	2f 91       	pop	r18
    2b70:	0f 90       	pop	r0
    2b72:	0f be       	out	0x3f, r0	; 63
    2b74:	0f 90       	pop	r0
    2b76:	1f 90       	pop	r1
    2b78:	18 95       	reti

00002b7a <__vector_30>:

ISR(TIMER3_COMPC_vect){
    2b7a:	1f 92       	push	r1
    2b7c:	0f 92       	push	r0
    2b7e:	0f b6       	in	r0, 0x3f	; 63
    2b80:	0f 92       	push	r0
    2b82:	11 24       	eor	r1, r1
    2b84:	2f 93       	push	r18
    2b86:	3f 93       	push	r19
    2b88:	4f 93       	push	r20
    2b8a:	5f 93       	push	r21
    2b8c:	6f 93       	push	r22
    2b8e:	7f 93       	push	r23
    2b90:	8f 93       	push	r24
    2b92:	9f 93       	push	r25
    2b94:	af 93       	push	r26
    2b96:	bf 93       	push	r27
    2b98:	ef 93       	push	r30
    2b9a:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    2b9c:	ec e9       	ldi	r30, 0x9C	; 156
    2b9e:	f0 e0       	ldi	r31, 0x00	; 0
    2ba0:	80 81       	ld	r24, Z
    2ba2:	91 81       	ldd	r25, Z+1	; 0x01
    2ba4:	80 59       	subi	r24, 0x90	; 144
    2ba6:	9c 4e       	sbci	r25, 0xEC	; 236
    2ba8:	91 83       	std	Z+1, r25	; 0x01
    2baa:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    2bac:	86 e0       	ldi	r24, 0x06	; 6
    2bae:	0e 94 b3 11 	call	0x2366	; 0x2366 <EventAddEvent>
	return;
}
    2bb2:	ff 91       	pop	r31
    2bb4:	ef 91       	pop	r30
    2bb6:	bf 91       	pop	r27
    2bb8:	af 91       	pop	r26
    2bba:	9f 91       	pop	r25
    2bbc:	8f 91       	pop	r24
    2bbe:	7f 91       	pop	r23
    2bc0:	6f 91       	pop	r22
    2bc2:	5f 91       	pop	r21
    2bc4:	4f 91       	pop	r20
    2bc6:	3f 91       	pop	r19
    2bc8:	2f 91       	pop	r18
    2bca:	0f 90       	pop	r0
    2bcc:	0f be       	out	0x3f, r0	; 63
    2bce:	0f 90       	pop	r0
    2bd0:	1f 90       	pop	r1
    2bd2:	18 95       	reti

00002bd4 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    2bd4:	1f 92       	push	r1
    2bd6:	0f 92       	push	r0
    2bd8:	0f b6       	in	r0, 0x3f	; 63
    2bda:	0f 92       	push	r0
    2bdc:	11 24       	eor	r1, r1
    2bde:	0f 90       	pop	r0
    2be0:	0f be       	out	0x3f, r0	; 63
    2be2:	0f 90       	pop	r0
    2be4:	1f 90       	pop	r1
    2be6:	18 95       	reti

00002be8 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    2be8:	1f 92       	push	r1
    2bea:	0f 92       	push	r0
    2bec:	0f b6       	in	r0, 0x3f	; 63
    2bee:	0f 92       	push	r0
    2bf0:	11 24       	eor	r1, r1
    2bf2:	0f 90       	pop	r0
    2bf4:	0f be       	out	0x3f, r0	; 63
    2bf6:	0f 90       	pop	r0
    2bf8:	1f 90       	pop	r1
    2bfa:	18 95       	reti

00002bfc <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    2bfc:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    2c00:	60 93 6f 00 	sts	0x006F, r22
}
    2c04:	08 95       	ret

00002c06 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    2c06:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2c0a:	60 93 71 00 	sts	0x0071, r22
}
    2c0e:	08 95       	ret

00002c10 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    2c10:	80 91 84 00 	lds	r24, 0x0084
    2c14:	90 91 85 00 	lds	r25, 0x0085
    2c18:	80 5d       	subi	r24, 0xD0	; 208
    2c1a:	9a 48       	sbci	r25, 0x8A	; 138
    2c1c:	90 93 89 00 	sts	0x0089, r25
    2c20:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    2c24:	ef e6       	ldi	r30, 0x6F	; 111
    2c26:	f0 e0       	ldi	r31, 0x00	; 0
    2c28:	80 81       	ld	r24, Z
    2c2a:	82 60       	ori	r24, 0x02	; 2
    2c2c:	80 83       	st	Z, r24
}
    2c2e:	08 95       	ret

00002c30 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    2c30:	80 91 84 00 	lds	r24, 0x0084
    2c34:	90 91 85 00 	lds	r25, 0x0085
    2c38:	80 5a       	subi	r24, 0xA0	; 160
    2c3a:	95 41       	sbci	r25, 0x15	; 21
    2c3c:	90 93 8b 00 	sts	0x008B, r25
    2c40:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    2c44:	ef e6       	ldi	r30, 0x6F	; 111
    2c46:	f0 e0       	ldi	r31, 0x00	; 0
    2c48:	80 81       	ld	r24, Z
    2c4a:	84 60       	ori	r24, 0x04	; 4
    2c4c:	80 83       	st	Z, r24
}
    2c4e:	08 95       	ret

00002c50 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    2c50:	80 91 84 00 	lds	r24, 0x0084
    2c54:	90 91 85 00 	lds	r25, 0x0085
    2c58:	88 56       	subi	r24, 0x68	; 104
    2c5a:	95 4c       	sbci	r25, 0xC5	; 197
    2c5c:	90 93 8d 00 	sts	0x008D, r25
    2c60:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    2c64:	ef e6       	ldi	r30, 0x6F	; 111
    2c66:	f0 e0       	ldi	r31, 0x00	; 0
    2c68:	80 81       	ld	r24, Z
    2c6a:	88 60       	ori	r24, 0x08	; 8
    2c6c:	80 83       	st	Z, r24
}
    2c6e:	08 95       	ret

00002c70 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    2c70:	80 91 94 00 	lds	r24, 0x0094
    2c74:	90 91 95 00 	lds	r25, 0x0095
    2c78:	80 59       	subi	r24, 0x90	; 144
    2c7a:	96 4b       	sbci	r25, 0xB6	; 182
    2c7c:	90 93 99 00 	sts	0x0099, r25
    2c80:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    2c84:	e1 e7       	ldi	r30, 0x71	; 113
    2c86:	f0 e0       	ldi	r31, 0x00	; 0
    2c88:	80 81       	ld	r24, Z
    2c8a:	82 60       	ori	r24, 0x02	; 2
    2c8c:	80 83       	st	Z, r24
}
    2c8e:	08 95       	ret

00002c90 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    2c90:	80 91 94 00 	lds	r24, 0x0094
    2c94:	90 91 95 00 	lds	r25, 0x0095
    2c98:	80 52       	subi	r24, 0x20	; 32
    2c9a:	9d 46       	sbci	r25, 0x6D	; 109
    2c9c:	90 93 9b 00 	sts	0x009B, r25
    2ca0:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    2ca4:	e1 e7       	ldi	r30, 0x71	; 113
    2ca6:	f0 e0       	ldi	r31, 0x00	; 0
    2ca8:	80 81       	ld	r24, Z
    2caa:	84 60       	ori	r24, 0x04	; 4
    2cac:	80 83       	st	Z, r24
}
    2cae:	08 95       	ret

00002cb0 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    2cb0:	80 91 94 00 	lds	r24, 0x0094
    2cb4:	90 91 95 00 	lds	r25, 0x0095
    2cb8:	80 59       	subi	r24, 0x90	; 144
    2cba:	9c 4e       	sbci	r25, 0xEC	; 236
    2cbc:	90 93 9d 00 	sts	0x009D, r25
    2cc0:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    2cc4:	e1 e7       	ldi	r30, 0x71	; 113
    2cc6:	f0 e0       	ldi	r31, 0x00	; 0
    2cc8:	80 81       	ld	r24, Z
    2cca:	88 60       	ori	r24, 0x08	; 8
    2ccc:	80 83       	st	Z, r24
}
    2cce:	08 95       	ret

00002cd0 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    2cd0:	2b e0       	ldi	r18, 0x0B	; 11
    2cd2:	88 e1       	ldi	r24, 0x18	; 24
    2cd4:	90 e0       	ldi	r25, 0x00	; 0
    2cd6:	0f b6       	in	r0, 0x3f	; 63
    2cd8:	f8 94       	cli
    2cda:	a8 95       	wdr
    2cdc:	80 93 60 00 	sts	0x0060, r24
    2ce0:	0f be       	out	0x3f, r0	; 63
    2ce2:	20 93 60 00 	sts	0x0060, r18
}
    2ce6:	08 95       	ret

00002ce8 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    2ce8:	04 b6       	in	r0, 0x34	; 52
    2cea:	03 fe       	sbrs	r0, 3
    2cec:	06 c0       	rjmp	.+12     	; 0x2cfa <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    2cee:	84 b7       	in	r24, 0x34	; 52
    2cf0:	87 7f       	andi	r24, 0xF7	; 247
    2cf2:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    2cf4:	80 e1       	ldi	r24, 0x10	; 16
    2cf6:	0e 94 a0 11 	call	0x2340	; 0x2340 <AddError>
	}
}
    2cfa:	08 95       	ret

00002cfc <__udivmodqi4>:
    2cfc:	99 1b       	sub	r25, r25
    2cfe:	79 e0       	ldi	r23, 0x09	; 9
    2d00:	04 c0       	rjmp	.+8      	; 0x2d0a <__udivmodqi4_ep>

00002d02 <__udivmodqi4_loop>:
    2d02:	99 1f       	adc	r25, r25
    2d04:	96 17       	cp	r25, r22
    2d06:	08 f0       	brcs	.+2      	; 0x2d0a <__udivmodqi4_ep>
    2d08:	96 1b       	sub	r25, r22

00002d0a <__udivmodqi4_ep>:
    2d0a:	88 1f       	adc	r24, r24
    2d0c:	7a 95       	dec	r23
    2d0e:	c9 f7       	brne	.-14     	; 0x2d02 <__udivmodqi4_loop>
    2d10:	80 95       	com	r24
    2d12:	08 95       	ret

00002d14 <__divmodhi4>:
    2d14:	97 fb       	bst	r25, 7
    2d16:	09 2e       	mov	r0, r25
    2d18:	07 26       	eor	r0, r23
    2d1a:	0a d0       	rcall	.+20     	; 0x2d30 <__divmodhi4_neg1>
    2d1c:	77 fd       	sbrc	r23, 7
    2d1e:	04 d0       	rcall	.+8      	; 0x2d28 <__divmodhi4_neg2>
    2d20:	0c d0       	rcall	.+24     	; 0x2d3a <__udivmodhi4>
    2d22:	06 d0       	rcall	.+12     	; 0x2d30 <__divmodhi4_neg1>
    2d24:	00 20       	and	r0, r0
    2d26:	1a f4       	brpl	.+6      	; 0x2d2e <__divmodhi4_exit>

00002d28 <__divmodhi4_neg2>:
    2d28:	70 95       	com	r23
    2d2a:	61 95       	neg	r22
    2d2c:	7f 4f       	sbci	r23, 0xFF	; 255

00002d2e <__divmodhi4_exit>:
    2d2e:	08 95       	ret

00002d30 <__divmodhi4_neg1>:
    2d30:	f6 f7       	brtc	.-4      	; 0x2d2e <__divmodhi4_exit>
    2d32:	90 95       	com	r25
    2d34:	81 95       	neg	r24
    2d36:	9f 4f       	sbci	r25, 0xFF	; 255
    2d38:	08 95       	ret

00002d3a <__udivmodhi4>:
    2d3a:	aa 1b       	sub	r26, r26
    2d3c:	bb 1b       	sub	r27, r27
    2d3e:	51 e1       	ldi	r21, 0x11	; 17
    2d40:	07 c0       	rjmp	.+14     	; 0x2d50 <__udivmodhi4_ep>

00002d42 <__udivmodhi4_loop>:
    2d42:	aa 1f       	adc	r26, r26
    2d44:	bb 1f       	adc	r27, r27
    2d46:	a6 17       	cp	r26, r22
    2d48:	b7 07       	cpc	r27, r23
    2d4a:	10 f0       	brcs	.+4      	; 0x2d50 <__udivmodhi4_ep>
    2d4c:	a6 1b       	sub	r26, r22
    2d4e:	b7 0b       	sbc	r27, r23

00002d50 <__udivmodhi4_ep>:
    2d50:	88 1f       	adc	r24, r24
    2d52:	99 1f       	adc	r25, r25
    2d54:	5a 95       	dec	r21
    2d56:	a9 f7       	brne	.-22     	; 0x2d42 <__udivmodhi4_loop>
    2d58:	80 95       	com	r24
    2d5a:	90 95       	com	r25
    2d5c:	bc 01       	movw	r22, r24
    2d5e:	cd 01       	movw	r24, r26
    2d60:	08 95       	ret

00002d62 <_exit>:
    2d62:	f8 94       	cli

00002d64 <__stop_program>:
    2d64:	ff cf       	rjmp	.-2      	; 0x2d64 <__stop_program>
