\hypertarget{group___r_c_c_ex___s_p_i6___clock___source}{}\doxysection{SPI6 Clock Source}
\label{group___r_c_c_ex___s_p_i6___clock___source}\index{SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gab9e80287d7c6c553e76e53b11c635833}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+SRDPCLK4}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gae7a778f5d8451b232aab8e5f0c6b760d}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+D3\+PCLK1}}~\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gab9e80287d7c6c553e76e53b11c635833}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+SRDPCLK4}}  /$\ast$ D3\+PCLK1 is used in STM32\+H74xxx, STM32\+H75xxx, STM32\+H72xxx and STM32\+H73xxx family lines $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gaaa20d4dd0e235b8bc8a5821c3de090e4}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PCLK4}}~\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gab9e80287d7c6c553e76e53b11c635833}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+SRDPCLK4}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga94283b1603f36abfb1280636d56bdb1d}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PLL2}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+0
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga45e773e678525438afb65511204e138b}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PLL3}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+1
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gad5f6da243f5ea158b13d4b271cba58e3}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+HSI}}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+1)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga4ce32f7d2f56ac96d6809f18761f16eb}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+CSI}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+2
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga4b4a6f2025575d875f99c8277f8d918d}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+HSE}}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+2)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga0817fa9a51cc40c402b007dbd28f9716}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PIN}}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+1 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+2)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_ga4ce32f7d2f56ac96d6809f18761f16eb}\label{group___r_c_c_ex___s_p_i6___clock___source_ga4ce32f7d2f56ac96d6809f18761f16eb}} 
\index{SPI6 Clock Source@{SPI6 Clock Source}!RCC\_SPI6CLKSOURCE\_CSI@{RCC\_SPI6CLKSOURCE\_CSI}}
\index{RCC\_SPI6CLKSOURCE\_CSI@{RCC\_SPI6CLKSOURCE\_CSI}!SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI6CLKSOURCE\_CSI}{RCC\_SPI6CLKSOURCE\_CSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+CSI~RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+2}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01181}{1181}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_gae7a778f5d8451b232aab8e5f0c6b760d}\label{group___r_c_c_ex___s_p_i6___clock___source_gae7a778f5d8451b232aab8e5f0c6b760d}} 
\index{SPI6 Clock Source@{SPI6 Clock Source}!RCC\_SPI6CLKSOURCE\_D3PCLK1@{RCC\_SPI6CLKSOURCE\_D3PCLK1}}
\index{RCC\_SPI6CLKSOURCE\_D3PCLK1@{RCC\_SPI6CLKSOURCE\_D3PCLK1}!SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI6CLKSOURCE\_D3PCLK1}{RCC\_SPI6CLKSOURCE\_D3PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+D3\+PCLK1~\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gab9e80287d7c6c553e76e53b11c635833}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+SRDPCLK4}}  /$\ast$ D3\+PCLK1 is used in STM32\+H74xxx, STM32\+H75xxx, STM32\+H72xxx and STM32\+H73xxx family lines $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01176}{1176}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_ga4b4a6f2025575d875f99c8277f8d918d}\label{group___r_c_c_ex___s_p_i6___clock___source_ga4b4a6f2025575d875f99c8277f8d918d}} 
\index{SPI6 Clock Source@{SPI6 Clock Source}!RCC\_SPI6CLKSOURCE\_HSE@{RCC\_SPI6CLKSOURCE\_HSE}}
\index{RCC\_SPI6CLKSOURCE\_HSE@{RCC\_SPI6CLKSOURCE\_HSE}!SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI6CLKSOURCE\_HSE}{RCC\_SPI6CLKSOURCE\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+HSE~(RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+2)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01182}{1182}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_gad5f6da243f5ea158b13d4b271cba58e3}\label{group___r_c_c_ex___s_p_i6___clock___source_gad5f6da243f5ea158b13d4b271cba58e3}} 
\index{SPI6 Clock Source@{SPI6 Clock Source}!RCC\_SPI6CLKSOURCE\_HSI@{RCC\_SPI6CLKSOURCE\_HSI}}
\index{RCC\_SPI6CLKSOURCE\_HSI@{RCC\_SPI6CLKSOURCE\_HSI}!SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI6CLKSOURCE\_HSI}{RCC\_SPI6CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+HSI~(RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+1)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01180}{1180}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_gaaa20d4dd0e235b8bc8a5821c3de090e4}\label{group___r_c_c_ex___s_p_i6___clock___source_gaaa20d4dd0e235b8bc8a5821c3de090e4}} 
\index{SPI6 Clock Source@{SPI6 Clock Source}!RCC\_SPI6CLKSOURCE\_PCLK4@{RCC\_SPI6CLKSOURCE\_PCLK4}}
\index{RCC\_SPI6CLKSOURCE\_PCLK4@{RCC\_SPI6CLKSOURCE\_PCLK4}!SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI6CLKSOURCE\_PCLK4}{RCC\_SPI6CLKSOURCE\_PCLK4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PCLK4~\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gab9e80287d7c6c553e76e53b11c635833}{RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+SRDPCLK4}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01177}{1177}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_ga0817fa9a51cc40c402b007dbd28f9716}\label{group___r_c_c_ex___s_p_i6___clock___source_ga0817fa9a51cc40c402b007dbd28f9716}} 
\index{SPI6 Clock Source@{SPI6 Clock Source}!RCC\_SPI6CLKSOURCE\_PIN@{RCC\_SPI6CLKSOURCE\_PIN}}
\index{RCC\_SPI6CLKSOURCE\_PIN@{RCC\_SPI6CLKSOURCE\_PIN}!SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI6CLKSOURCE\_PIN}{RCC\_SPI6CLKSOURCE\_PIN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PIN~(RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+1 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+2)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01183}{1183}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_ga94283b1603f36abfb1280636d56bdb1d}\label{group___r_c_c_ex___s_p_i6___clock___source_ga94283b1603f36abfb1280636d56bdb1d}} 
\index{SPI6 Clock Source@{SPI6 Clock Source}!RCC\_SPI6CLKSOURCE\_PLL2@{RCC\_SPI6CLKSOURCE\_PLL2}}
\index{RCC\_SPI6CLKSOURCE\_PLL2@{RCC\_SPI6CLKSOURCE\_PLL2}!SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI6CLKSOURCE\_PLL2}{RCC\_SPI6CLKSOURCE\_PLL2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PLL2~RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+0}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01178}{1178}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_ga45e773e678525438afb65511204e138b}\label{group___r_c_c_ex___s_p_i6___clock___source_ga45e773e678525438afb65511204e138b}} 
\index{SPI6 Clock Source@{SPI6 Clock Source}!RCC\_SPI6CLKSOURCE\_PLL3@{RCC\_SPI6CLKSOURCE\_PLL3}}
\index{RCC\_SPI6CLKSOURCE\_PLL3@{RCC\_SPI6CLKSOURCE\_PLL3}!SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI6CLKSOURCE\_PLL3}{RCC\_SPI6CLKSOURCE\_PLL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PLL3~RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+1}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01179}{1179}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_gab9e80287d7c6c553e76e53b11c635833}\label{group___r_c_c_ex___s_p_i6___clock___source_gab9e80287d7c6c553e76e53b11c635833}} 
\index{SPI6 Clock Source@{SPI6 Clock Source}!RCC\_SPI6CLKSOURCE\_SRDPCLK4@{RCC\_SPI6CLKSOURCE\_SRDPCLK4}}
\index{RCC\_SPI6CLKSOURCE\_SRDPCLK4@{RCC\_SPI6CLKSOURCE\_SRDPCLK4}!SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SPI6CLKSOURCE\_SRDPCLK4}{RCC\_SPI6CLKSOURCE\_SRDPCLK4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+SRDPCLK4~(0x00000000U)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01174}{1174}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

