# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/MaxUnit.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/ROM.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/add_output.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/cnn_top.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/convLayerMulti.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/convLayerSingle.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/convUnit.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/conv_top.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/dense_opt2_bram.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/dense_opt2_bram_rear.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/dense/dense_top.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/floatAdd.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/floatComp.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/floatMult.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/line_3_buffer.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/max_pooling_mult.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/maxpool/maxpool_8bit/max_pooling_single.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/conv/processingElement.v" \
"../../../../jongseoul_top.srcs/sources_1/imports/ICE_ToyProject/verilog/modules/relu/relu.v" \
"../../../../jongseoul_top.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
