{
  "design": {
    "design_info": {
      "boundary_crc": "0x9925605EA1635C29",
      "device": "xczu48dr-fsvg1517-2-e-es1",
      "gen_directory": "../../../../Sum_DoP.gen/sources_1/bd/main",
      "name": "main",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "sum_dop_0": "",
      "sim_clk_gen_0": "",
      "xlconcat_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlconstant_3": ""
    },
    "ports": {
      "output_data": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_sim_clk_gen_0_0_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "input_data": {
        "direction": "O",
        "left": "255",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "256",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "sum_dop_0": {
        "vlnv": "xilinx.com:module_ref:sum_dop:1.0",
        "xci_name": "main_sum_dop_0_0",
        "xci_path": "ip\\main_sum_dop_0_0\\main_sum_dop_0_0.xci",
        "inst_hier_path": "sum_dop_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sum_dop",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "main_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "input_data": {
            "direction": "I",
            "left": "255",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "256",
                "value_src": "ip_prop"
              }
            }
          },
          "output_data": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "main_sim_clk_gen_0_0",
        "xci_path": "ip\\main_sim_clk_gen_0_0\\main_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "main_xlconcat_0_0",
        "xci_path": "ip\\main_xlconcat_0_0\\main_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "main_xlconstant_0_0",
        "xci_path": "ip\\main_xlconstant_0_0\\main_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "main_xlconstant_1_0",
        "xci_path": "ip\\main_xlconstant_1_0\\main_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "2"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "main_xlconstant_2_0",
        "xci_path": "ip\\main_xlconstant_2_0\\main_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "3"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "main_xlconstant_3_0",
        "xci_path": "ip\\main_xlconstant_3_0\\main_xlconstant_3_0.xci",
        "inst_hier_path": "xlconstant_3",
        "parameters": {
          "CONST_VAL": {
            "value": "4"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      }
    },
    "nets": {
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "sum_dop_0/clk",
          "clk"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "sum_dop_0/input_data",
          "input_data"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xlconcat_0/In0"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xlconcat_0/In1"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "xlconcat_0/In2"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "xlconcat_0/In3"
        ]
      },
      "sum_dop_0_output_data": {
        "ports": [
          "sum_dop_0/output_data",
          "output_data"
        ]
      }
    }
  }
}