Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 14 08:04:48 2018
| Host         : DESKTOP-1DCE4I1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file bancomat_timing_summary_routed.rpt -rpx bancomat_timing_summary_routed.rpx
| Design       : bancomat
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnU (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: s0 (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: s1 (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: C1/change_reg/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: C1/corect_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_100_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_100_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_100_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_100_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_100_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_100_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_100_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_100_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_100_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_100_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_10_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_10_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_10_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_10_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_10_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_10_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_10_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_10_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_10_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_10_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_1_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_1_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_1_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_1_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_1_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_1_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_1_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_1_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_1_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: C4/b_1_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C5/C1/cifra_bin_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C5/C1/cifra_bin_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C5/C1/cifra_bin_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: C5/C1/cifra_bin_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/sute_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/sute_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/sute_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/sute_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/unitati_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/unitati_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/unitati_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/unitati_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/zeci_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/zeci_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/zeci_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: C5/C2/zeci_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: D1/Q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: D1/Q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: D2/Q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: D2/Q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: D3/Q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: D3/Q3_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D4/Q2_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: D4/Q3_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Pin_nou_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Pin_nou_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Pin_nou_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Pin_nou_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c7/C1/cifra_bin_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c7/C1/cifra_bin_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c7/C1/cifra_bin_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c7/C1/cifra_bin_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: c7/C2/unitati_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: c7/C2/unitati_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: c7/C2/unitati_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: c7/C2/unitati_reg[3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: cont_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: cont_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: cont_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: depun_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 306 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.331        0.000                      0                   31        0.171        0.000                      0                   31        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.331        0.000                      0                   31        0.171        0.000                      0                   31        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 D1/nr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D4/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.704ns (20.773%)  route 2.685ns (79.227%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.567     5.088    D1/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  D1/nr_reg[14]/Q
                         net (fo=12, routed)          1.259     6.803    D1/p_0_in[0]
    SLICE_X56Y11         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  D1/Q1_i_2/O
                         net (fo=1, routed)           0.689     7.616    D1/Q1_i_2_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  D1/Q1_i_1/O
                         net (fo=5, routed)           0.737     8.477    D4/eqOp
    SLICE_X48Y12         FDRE                                         r  D4/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.447    14.788    D4/clk_IBUF_BUFG
    SLICE_X48Y12         FDRE                                         r  D4/Q1_reg/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X48Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.808    D4/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 D1/nr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D5/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.704ns (20.773%)  route 2.685ns (79.227%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.567     5.088    D1/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  D1/nr_reg[14]/Q
                         net (fo=12, routed)          1.259     6.803    D1/p_0_in[0]
    SLICE_X56Y11         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  D1/Q1_i_2/O
                         net (fo=1, routed)           0.689     7.616    D1/Q1_i_2_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  D1/Q1_i_1/O
                         net (fo=5, routed)           0.737     8.477    D5/eqOp
    SLICE_X48Y12         FDRE                                         r  D5/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.447    14.788    D5/clk_IBUF_BUFG
    SLICE_X48Y12         FDRE                                         r  D5/Q1_reg/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X48Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.808    D5/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 D1/nr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.704ns (22.009%)  route 2.495ns (77.991%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.567     5.088    D1/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  D1/nr_reg[14]/Q
                         net (fo=12, routed)          1.259     6.803    D1/p_0_in[0]
    SLICE_X56Y11         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  D1/Q1_i_2/O
                         net (fo=1, routed)           0.689     7.616    D1/Q1_i_2_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  D1/Q1_i_1/O
                         net (fo=5, routed)           0.547     8.287    D1/eqOp
    SLICE_X48Y11         FDRE                                         r  D1/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448    14.789    D1/clk_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  D1/Q1_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.809    D1/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 D1/nr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.704ns (22.009%)  route 2.495ns (77.991%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.567     5.088    D1/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  D1/nr_reg[14]/Q
                         net (fo=12, routed)          1.259     6.803    D1/p_0_in[0]
    SLICE_X56Y11         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  D1/Q1_i_2/O
                         net (fo=1, routed)           0.689     7.616    D1/Q1_i_2_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  D1/Q1_i_1/O
                         net (fo=5, routed)           0.547     8.287    D2/eqOp
    SLICE_X48Y11         FDRE                                         r  D2/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448    14.789    D2/clk_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  D2/Q1_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.809    D2/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 D1/nr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.704ns (22.009%)  route 2.495ns (77.991%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.567     5.088    D1/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  D1/nr_reg[14]/Q
                         net (fo=12, routed)          1.259     6.803    D1/p_0_in[0]
    SLICE_X56Y11         LUT4 (Prop_lut4_I0_O)        0.124     6.927 f  D1/Q1_i_2/O
                         net (fo=1, routed)           0.689     7.616    D1/Q1_i_2_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  D1/Q1_i_1/O
                         net (fo=5, routed)           0.547     8.287    D3/eqOp
    SLICE_X48Y11         FDRE                                         r  D3/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448    14.789    D3/clk_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  D3/Q1_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X48Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.809    D3/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 D1/nr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/nr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 1.692ns (77.560%)  route 0.490ns (22.440%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    D1/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  D1/nr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  D1/nr_reg[1]/Q
                         net (fo=2, routed)           0.490     6.036    D1/c6/num_reg[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.710 r  D1/nr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.710    D1/nr_reg[0]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  D1/nr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    D1/nr_reg[4]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  D1/nr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    D1/nr_reg[8]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.272 r  D1/nr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.272    D1/nr_reg[12]_i_1_n_6
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.449    14.790    D1/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[13]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_D)        0.062    15.090    D1/nr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 D1/nr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/nr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 1.671ns (77.342%)  route 0.490ns (22.658%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    D1/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  D1/nr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  D1/nr_reg[1]/Q
                         net (fo=2, routed)           0.490     6.036    D1/c6/num_reg[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.710 r  D1/nr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.710    D1/nr_reg[0]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  D1/nr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    D1/nr_reg[4]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  D1/nr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    D1/nr_reg[8]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.251 r  D1/nr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.251    D1/nr_reg[12]_i_1_n_4
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.449    14.790    D1/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[15]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_D)        0.062    15.090    D1/nr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 D1/nr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/nr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.597ns (76.539%)  route 0.490ns (23.461%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    D1/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  D1/nr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  D1/nr_reg[1]/Q
                         net (fo=2, routed)           0.490     6.036    D1/c6/num_reg[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.710 r  D1/nr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.710    D1/nr_reg[0]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  D1/nr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    D1/nr_reg[4]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  D1/nr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    D1/nr_reg[8]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.177 r  D1/nr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.177    D1/nr_reg[12]_i_1_n_5
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.449    14.790    D1/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[14]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_D)        0.062    15.090    D1/nr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 D1/nr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/nr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 1.581ns (76.358%)  route 0.490ns (23.643%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    D1/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  D1/nr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  D1/nr_reg[1]/Q
                         net (fo=2, routed)           0.490     6.036    D1/c6/num_reg[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.710 r  D1/nr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.710    D1/nr_reg[0]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  D1/nr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    D1/nr_reg[4]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  D1/nr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.938    D1/nr_reg[8]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.161 r  D1/nr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.161    D1/nr_reg[12]_i_1_n_7
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.449    14.790    D1/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  D1/nr_reg[12]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDRE (Setup_fdre_C_D)        0.062    15.090    D1/nr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 D1/nr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/nr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 1.578ns (76.323%)  route 0.490ns (23.677%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.569     5.090    D1/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  D1/nr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  D1/nr_reg[1]/Q
                         net (fo=2, routed)           0.490     6.036    D1/c6/num_reg[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.710 r  D1/nr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.710    D1/nr_reg[0]_i_1_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  D1/nr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.824    D1/nr_reg[4]_i_1_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.158 r  D1/nr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.158    D1/nr_reg[8]_i_1_n_6
    SLICE_X57Y11         FDRE                                         r  D1/nr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.450    14.791    D1/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  D1/nr_reg[9]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y11         FDRE (Setup_fdre_C_D)        0.062    15.091    D1/nr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  7.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 D2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    D2/clk_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  D2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  D2/Q1_reg/Q
                         net (fo=1, routed)           0.112     1.700    D2/Q1_reg_n_0
    SLICE_X48Y10         FDRE                                         r  D2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.961    D2/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  D2/Q2_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X48Y10         FDRE (Hold_fdre_C_D)         0.066     1.529    D2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 D1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    D1/clk_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  D1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  D1/Q1_reg/Q
                         net (fo=1, routed)           0.119     1.708    D1/Q1
    SLICE_X48Y10         FDRE                                         r  D1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.961    D1/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  D1/Q2_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X48Y10         FDRE (Hold_fdre_C_D)         0.070     1.533    D1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 D4/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D4/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.819%)  route 0.167ns (54.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.563     1.446    D4/clk_IBUF_BUFG
    SLICE_X48Y12         FDRE                                         r  D4/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  D4/Q1_reg/Q
                         net (fo=1, routed)           0.167     1.754    D4/Q1_reg_n_0
    SLICE_X50Y12         FDRE                                         r  D4/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.833     1.960    D4/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  D4/Q2_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.059     1.541    D4/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 D5/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D5/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.154%)  route 0.178ns (55.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.563     1.446    D5/clk_IBUF_BUFG
    SLICE_X48Y12         FDRE                                         r  D5/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  D5/Q1_reg/Q
                         net (fo=1, routed)           0.178     1.765    D5/Q1_reg_n_0
    SLICE_X49Y10         FDRE                                         r  D5/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.961    D5/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  D5/Q2_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.070     1.533    D5/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 D1/nr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/nr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    D1/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  D1/nr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  D1/nr_reg[11]/Q
                         net (fo=2, routed)           0.117     1.707    D1/c6/num_reg[11]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  D1/nr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    D1/nr_reg[8]_i_1_n_4
    SLICE_X57Y11         FDRE                                         r  D1/nr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     1.962    D1/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  D1/nr_reg[11]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y11         FDRE (Hold_fdre_C_D)         0.105     1.554    D1/nr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 D1/nr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/nr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    D1/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  D1/nr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  D1/nr_reg[7]/Q
                         net (fo=2, routed)           0.119     1.709    D1/c6/num_reg[7]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  D1/nr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    D1/nr_reg[4]_i_1_n_4
    SLICE_X57Y10         FDRE                                         r  D1/nr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     1.962    D1/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  D1/nr_reg[7]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y10         FDRE (Hold_fdre_C_D)         0.105     1.554    D1/nr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D1/nr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/nr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.567     1.450    D1/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  D1/nr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  D1/nr_reg[3]/Q
                         net (fo=2, routed)           0.120     1.711    D1/c6/num_reg[3]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  D1/nr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    D1/nr_reg[0]_i_1_n_4
    SLICE_X57Y9          FDRE                                         r  D1/nr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.836     1.963    D1/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  D1/nr_reg[3]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X57Y9          FDRE (Hold_fdre_C_D)         0.105     1.555    D1/nr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 D1/nr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/nr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    D1/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  D1/nr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  D1/nr_reg[4]/Q
                         net (fo=2, routed)           0.114     1.704    D1/c6/num_reg[4]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  D1/nr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    D1/nr_reg[4]_i_1_n_7
    SLICE_X57Y10         FDRE                                         r  D1/nr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     1.962    D1/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  D1/nr_reg[4]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y10         FDRE (Hold_fdre_C_D)         0.105     1.554    D1/nr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 D1/nr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/nr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.566     1.449    D1/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  D1/nr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  D1/nr_reg[8]/Q
                         net (fo=2, routed)           0.114     1.704    D1/c6/num_reg[8]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  D1/nr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    D1/nr_reg[8]_i_1_n_7
    SLICE_X57Y11         FDRE                                         r  D1/nr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     1.962    D1/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  D1/nr_reg[8]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y11         FDRE (Hold_fdre_C_D)         0.105     1.554    D1/nr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 D5/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D5/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.447    D5/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  D5/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  D5/Q2_reg/Q
                         net (fo=3, routed)           0.190     1.779    D5/Q2
    SLICE_X49Y10         FDRE                                         r  D5/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     1.961    D5/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  D5/Q3_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.066     1.513    D5/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   D1/nr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   D1/nr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   D1/nr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   D1/nr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   D1/nr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   D1/nr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y9    D1/nr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y9    D1/nr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y9    D1/nr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   D1/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   D2/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   D3/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   D4/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   D5/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   D1/nr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   D1/nr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   D1/nr_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   D1/nr_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y11   D1/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   D1/nr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   D1/nr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   D1/nr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   D1/nr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   D1/nr_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   D1/nr_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    D1/nr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    D1/nr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    D1/nr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   D1/nr_reg[4]/C



