{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606554954399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606554954400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 28 03:15:54 2020 " "Processing started: Sat Nov 28 03:15:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606554954400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606554954400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TL -c TL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TL -c TL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606554954400 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606554955210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labsistemasdigitales/aa_cuboleds_proyectofinal/tempo/tempo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labsistemasdigitales/aa_cuboleds_proyectofinal/tempo/tempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEMPO-ARC " "Found design unit 1: TEMPO-ARC" {  } { { "../TEMPO/TEMPO.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/TEMPO/TEMPO.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554955670 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEMPO " "Found entity 1: TEMPO" {  } { { "../TEMPO/TEMPO.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/TEMPO/TEMPO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554955670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606554955670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labsistemasdigitales/aa_cuboleds_proyectofinal/clk_10hz/clk_10hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labsistemasdigitales/aa_cuboleds_proyectofinal/clk_10hz/clk_10hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_10Hz-ARC " "Found design unit 1: CLK_10Hz-ARC" {  } { { "../CLK_10Hz/CLK_10Hz.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_10Hz/CLK_10Hz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554955673 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_10Hz " "Found entity 1: CLK_10Hz" {  } { { "../CLK_10Hz/CLK_10Hz.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_10Hz/CLK_10Hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554955673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606554955673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labsistemasdigitales/aa_cuboleds_proyectofinal/animaciones/pruebas/prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labsistemasdigitales/aa_cuboleds_proyectofinal/animaciones/pruebas/prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba-rtl " "Found design unit 1: prueba-rtl" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554955694 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba " "Found entity 1: prueba" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554955694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606554955694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/labsistemasdigitales/aa_cuboleds_proyectofinal/clk_x/clk_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/labsistemasdigitales/aa_cuboleds_proyectofinal/clk_x/clk_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_X-ARC " "Found design unit 1: CLK_X-ARC" {  } { { "../CLK_X/CLK_X.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_X/CLK_X.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554955697 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_X " "Found entity 1: CLK_X" {  } { { "../CLK_X/CLK_X.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_X/CLK_X.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554955697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606554955697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TL-ARC " "Found design unit 1: TL-ARC" {  } { { "TL.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554955704 ""} { "Info" "ISGN_ENTITY_NAME" "1 TL " "Found entity 1: TL" {  } { { "TL.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606554955704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606554955704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TL " "Elaborating entity \"TL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606554955753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEMPO TEMPO:Counter_tempo " "Elaborating entity \"TEMPO\" for hierarchy \"TEMPO:Counter_tempo\"" {  } { { "TL.vhd" "Counter_tempo" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606554956996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prueba prueba:animations " "Elaborating entity \"prueba\" for hierarchy \"prueba:animations\"" {  } { { "TL.vhd" "animations" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606554956999 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_SELECT_OUT prueba.vhd(1166) " "VHDL Process Statement warning at prueba.vhd(1166): signal \"VCC_SELECT_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957003 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columna prueba.vhd(1167) " "VHDL Process Statement warning at prueba.vhd(1167): signal \"columna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957003 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_SELECT_OUT prueba.vhd(1168) " "VHDL Process Statement warning at prueba.vhd(1168): signal \"VCC_SELECT_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957003 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columna prueba.vhd(1169) " "VHDL Process Statement warning at prueba.vhd(1169): signal \"columna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957003 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fila prueba.vhd(1178) " "VHDL Process Statement warning at prueba.vhd(1178): signal \"fila\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957003 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "columna prueba.vhd(1181) " "VHDL Process Statement warning at prueba.vhd(1181): signal \"columna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957003 "|TL|prueba:animations"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START prueba.vhd(1183) " "VHDL Process Statement warning at prueba.vhd(1183): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Animaciones/pruebas/prueba.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/Animaciones/pruebas/prueba.vhd" 1183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957003 "|TL|prueba:animations"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_10Hz CLK_10Hz:GlobalClock " "Elaborating entity \"CLK_10Hz\" for hierarchy \"CLK_10Hz:GlobalClock\"" {  } { { "TL.vhd" "GlobalClock" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606554957005 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst CLK_10Hz.vhd(22) " "VHDL Process Statement warning at CLK_10Hz.vhd(22): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CLK_10Hz/CLK_10Hz.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_10Hz/CLK_10Hz.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957005 "|TL|CLK_10Hz:GlobalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start CLK_10Hz.vhd(25) " "VHDL Process Statement warning at CLK_10Hz.vhd(25): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CLK_10Hz/CLK_10Hz.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_10Hz/CLK_10Hz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957006 "|TL|CLK_10Hz:GlobalClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_X CLK_X:Clock_X " "Elaborating entity \"CLK_X\" for hierarchy \"CLK_X:Clock_X\"" {  } { { "TL.vhd" "Clock_X" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/test_led/TL.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606554957007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst CLK_X.vhd(22) " "VHDL Process Statement warning at CLK_X.vhd(22): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CLK_X/CLK_X.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_X/CLK_X.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957008 "|TL|CLK_X:Clock_X"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start CLK_X.vhd(25) " "VHDL Process Statement warning at CLK_X.vhd(25): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CLK_X/CLK_X.vhd" "" { Text "C:/PROJECTS/LABSistemasDigitales/AA_CuboLeds_ProyectoFinal/CLK_X/CLK_X.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606554957008 "|TL|CLK_X:Clock_X"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606554999660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606554999660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3212 " "Implemented 3212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606555000007 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606555000007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3137 " "Implemented 3137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606555000007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606555000007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606555000129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 28 03:16:40 2020 " "Processing ended: Sat Nov 28 03:16:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606555000129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606555000129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606555000129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606555000129 ""}
