/* Generated by Yosys 0.38 (git sha1 44af79f65, gcc 11.2.1 -fPIC -Os) */

module fabric_sudoku_check(\$auto$rs_design_edit.cc:878:execute$247392 , \$auto$rs_design_edit.cc:878:execute$247393 , \$auto$rs_design_edit.cc:878:execute$247394 , \$auto$rs_design_edit.cc:878:execute$247395 , \$auto$rs_design_edit.cc:878:execute$247396 , \$auto$rs_design_edit.cc:878:execute$247397 , \$auto$rs_design_edit.cc:878:execute$247398 , \$auto$rs_design_edit.cc:878:execute$247399 , \$auto$rs_design_edit.cc:878:execute$247400 , \$auto$rs_design_edit.cc:878:execute$247401 , \$auto$rs_design_edit.cc:878:execute$247402 , \$auto$rs_design_edit.cc:878:execute$247403 , \$auto$rs_design_edit.cc:878:execute$247404 , \$auto$rs_design_edit.cc:878:execute$247405 , \$auto$rs_design_edit.cc:878:execute$247406 , \$auto$rs_design_edit.cc:878:execute$247407 , \$auto$rs_design_edit.cc:878:execute$247408 , \$auto$rs_design_edit.cc:878:execute$247409 , \$auto$rs_design_edit.cc:878:execute$247410 , \$auto$rs_design_edit.cc:878:execute$247411 , \$auto$rs_design_edit.cc:878:execute$247412 
, \$auto$rs_design_edit.cc:878:execute$247413 , \$iopadmap$cycles[0] , \$iopadmap$cycles[1] , \$iopadmap$cycles[2] , \$iopadmap$cycles[3] , \$iopadmap$cycles[4] , \$iopadmap$cycles[5] , \$iopadmap$cycles[6] , \$iopadmap$cycles[7] , \$iopadmap$cycles[8] , \$iopadmap$cycles[9] , \$iopadmap$cycles[10] , \$iopadmap$cycles[11] , \$iopadmap$cycles[12] , \$iopadmap$cycles[13] , \$iopadmap$cycles[14] , \$iopadmap$cycles[15] , \$iopadmap$cycles[16] , \$iopadmap$cycles[17] , \$iopadmap$cycles[18] , \$iopadmap$cycles[19] 
, \$iopadmap$cycles[20] , \$iopadmap$cycles[21] , \$iopadmap$cycles[22] , \$iopadmap$cycles[23] , \$iopadmap$cycles[24] , \$iopadmap$cycles[25] , \$iopadmap$cycles[26] , \$iopadmap$cycles[27] , \$iopadmap$cycles[28] , \$iopadmap$cycles[29] , \$iopadmap$cycles[30] , \$iopadmap$cycles[31] , \$iopadmap$rst , \p.clk );
  output \$auto$rs_design_edit.cc:878:execute$247392 ;
  output \$auto$rs_design_edit.cc:878:execute$247393 ;
  output \$auto$rs_design_edit.cc:878:execute$247394 ;
  output \$auto$rs_design_edit.cc:878:execute$247395 ;
  output \$auto$rs_design_edit.cc:878:execute$247396 ;
  output \$auto$rs_design_edit.cc:878:execute$247397 ;
  output \$auto$rs_design_edit.cc:878:execute$247398 ;
  output \$auto$rs_design_edit.cc:878:execute$247399 ;
  output \$auto$rs_design_edit.cc:878:execute$247400 ;
  output \$auto$rs_design_edit.cc:878:execute$247401 ;
  output \$auto$rs_design_edit.cc:878:execute$247402 ;
  output \$auto$rs_design_edit.cc:878:execute$247403 ;
  output \$auto$rs_design_edit.cc:878:execute$247404 ;
  output \$auto$rs_design_edit.cc:878:execute$247405 ;
  output \$auto$rs_design_edit.cc:878:execute$247406 ;
  output \$auto$rs_design_edit.cc:878:execute$247407 ;
  output \$auto$rs_design_edit.cc:878:execute$247408 ;
  output \$auto$rs_design_edit.cc:878:execute$247409 ;
  output \$auto$rs_design_edit.cc:878:execute$247410 ;
  output \$auto$rs_design_edit.cc:878:execute$247411 ;
  output \$auto$rs_design_edit.cc:878:execute$247412 ;
  output \$auto$rs_design_edit.cc:878:execute$247413 ;
  output \$iopadmap$cycles[0] ;
  output \$iopadmap$cycles[10] ;
  output \$iopadmap$cycles[11] ;
  output \$iopadmap$cycles[12] ;
  output \$iopadmap$cycles[13] ;
  output \$iopadmap$cycles[14] ;
  output \$iopadmap$cycles[15] ;
  output \$iopadmap$cycles[16] ;
  output \$iopadmap$cycles[17] ;
  output \$iopadmap$cycles[18] ;
  output \$iopadmap$cycles[19] ;
  output \$iopadmap$cycles[1] ;
  output \$iopadmap$cycles[20] ;
  output \$iopadmap$cycles[21] ;
  output \$iopadmap$cycles[22] ;
  output \$iopadmap$cycles[23] ;
  output \$iopadmap$cycles[24] ;
  output \$iopadmap$cycles[25] ;
  output \$iopadmap$cycles[26] ;
  output \$iopadmap$cycles[27] ;
  output \$iopadmap$cycles[28] ;
  output \$iopadmap$cycles[29] ;
  output \$iopadmap$cycles[2] ;
  output \$iopadmap$cycles[30] ;
  output \$iopadmap$cycles[31] ;
  output \$iopadmap$cycles[3] ;
  output \$iopadmap$cycles[4] ;
  output \$iopadmap$cycles[5] ;
  output \$iopadmap$cycles[6] ;
  output \$iopadmap$cycles[7] ;
  output \$iopadmap$cycles[8] ;
  output \$iopadmap$cycles[9] ;
  input \$iopadmap$rst ;
  input \p.clk ;
  wire \$abc$244720$li00_li00 ;
  wire \$abc$244720$li01_li01 ;
  wire \$abc$244720$li02_li02 ;
  wire \$abc$244720$li03_li03 ;
  wire \$abc$244720$li04_li04 ;
  wire \$abc$244720$li05_li05 ;
  wire \$abc$244720$li06_li06 ;
  wire \$abc$244720$li07_li07 ;
  wire \$abc$244720$li08_li08 ;
  wire \$abc$244720$li09_li09 ;
  wire \$abc$244720$li10_li10 ;
  wire \$abc$244720$li11_li11 ;
  wire \$abc$244720$li12_li12 ;
  wire \$abc$244720$li13_li13 ;
  wire \$abc$244720$li14_li14 ;
  wire \$abc$244720$li15_li15 ;
  wire \$abc$244720$li16_li16 ;
  wire \$abc$244720$li17_li17 ;
  wire \$abc$244720$li18_li18 ;
  wire \$abc$244720$li19_li19 ;
  wire \$abc$244720$li20_li20 ;
  wire \$abc$244720$li21_li21 ;
  wire \$abc$244720$li22_li22 ;
  wire \$abc$244720$li23_li23 ;
  wire \$abc$244720$li24_li24 ;
  wire \$abc$244720$li25_li25 ;
  wire \$abc$244720$li26_li26 ;
  wire \$abc$244720$li27_li27 ;
  wire \$abc$244720$li28_li28 ;
  wire \$abc$244720$li29_li29 ;
  wire \$abc$244720$li30_li30 ;
  wire \$abc$244720$li31_li31 ;
  wire \$abc$247253$new_new_n68__ ;
  wire \$abc$247253$new_new_n69__ ;
  wire \$abc$247253$new_new_n70__ ;
  wire \$abc$247253$new_new_n71__ ;
  wire \$abc$247253$new_new_n72__ ;
  wire \$abc$247253$new_new_n73__ ;
  wire \$abc$247253$new_new_n89__ ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.61-80.63" *)
  wire \$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y ;
  wire \$auto$rs_design_edit.cc:878:execute$247392 ;
  wire \$auto$rs_design_edit.cc:878:execute$247393 ;
  wire \$auto$rs_design_edit.cc:878:execute$247394 ;
  wire \$auto$rs_design_edit.cc:878:execute$247395 ;
  wire \$auto$rs_design_edit.cc:878:execute$247396 ;
  wire \$auto$rs_design_edit.cc:878:execute$247397 ;
  wire \$auto$rs_design_edit.cc:878:execute$247398 ;
  wire \$auto$rs_design_edit.cc:878:execute$247399 ;
  wire \$auto$rs_design_edit.cc:878:execute$247400 ;
  wire \$auto$rs_design_edit.cc:878:execute$247401 ;
  wire \$auto$rs_design_edit.cc:878:execute$247402 ;
  wire \$auto$rs_design_edit.cc:878:execute$247403 ;
  wire \$auto$rs_design_edit.cc:878:execute$247404 ;
  wire \$auto$rs_design_edit.cc:878:execute$247405 ;
  wire \$auto$rs_design_edit.cc:878:execute$247406 ;
  wire \$auto$rs_design_edit.cc:878:execute$247407 ;
  wire \$auto$rs_design_edit.cc:878:execute$247408 ;
  wire \$auto$rs_design_edit.cc:878:execute$247409 ;
  wire \$auto$rs_design_edit.cc:878:execute$247410 ;
  wire \$auto$rs_design_edit.cc:878:execute$247411 ;
  wire \$auto$rs_design_edit.cc:878:execute$247412 ;
  wire \$auto$rs_design_edit.cc:878:execute$247413 ;
  wire \$iopadmap$cycles[0] ;
  wire \$iopadmap$cycles[10] ;
  wire \$iopadmap$cycles[11] ;
  wire \$iopadmap$cycles[12] ;
  wire \$iopadmap$cycles[13] ;
  wire \$iopadmap$cycles[14] ;
  wire \$iopadmap$cycles[15] ;
  wire \$iopadmap$cycles[16] ;
  wire \$iopadmap$cycles[17] ;
  wire \$iopadmap$cycles[18] ;
  wire \$iopadmap$cycles[19] ;
  wire \$iopadmap$cycles[1] ;
  wire \$iopadmap$cycles[20] ;
  wire \$iopadmap$cycles[21] ;
  wire \$iopadmap$cycles[22] ;
  wire \$iopadmap$cycles[23] ;
  wire \$iopadmap$cycles[24] ;
  wire \$iopadmap$cycles[25] ;
  wire \$iopadmap$cycles[26] ;
  wire \$iopadmap$cycles[27] ;
  wire \$iopadmap$cycles[28] ;
  wire \$iopadmap$cycles[29] ;
  wire \$iopadmap$cycles[2] ;
  wire \$iopadmap$cycles[30] ;
  wire \$iopadmap$cycles[31] ;
  wire \$iopadmap$cycles[3] ;
  wire \$iopadmap$cycles[4] ;
  wire \$iopadmap$cycles[5] ;
  wire \$iopadmap$cycles[6] ;
  wire \$iopadmap$cycles[7] ;
  wire \$iopadmap$cycles[8] ;
  wire \$iopadmap$cycles[9] ;
  wire \$iopadmap$rst ;
  (* hdlname = "p clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:24.11-24.91|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/puz_bank3.v:2.7-2.10" *)
  (* hdlname = "p clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:24.11-24.91|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/puz_bank3.v:2.7-2.10" *)
  wire \p.clk ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/sudoku_check/results_dir/.././rtl/sudoku_check.v:17.5-17.12" *)
  wire working;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244721  (
    .C(\p.clk ),
    .D(\$abc$244720$li00_li00 ),
    .E(working),
    .Q(\$iopadmap$cycles[0] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244722  (
    .C(\p.clk ),
    .D(\$abc$244720$li01_li01 ),
    .E(working),
    .Q(\$iopadmap$cycles[1] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244723  (
    .C(\p.clk ),
    .D(\$abc$244720$li02_li02 ),
    .E(working),
    .Q(\$iopadmap$cycles[2] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244724  (
    .C(\p.clk ),
    .D(\$abc$244720$li03_li03 ),
    .E(working),
    .Q(\$iopadmap$cycles[3] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244725  (
    .C(\p.clk ),
    .D(\$abc$244720$li04_li04 ),
    .E(working),
    .Q(\$iopadmap$cycles[4] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244726  (
    .C(\p.clk ),
    .D(\$abc$244720$li05_li05 ),
    .E(working),
    .Q(\$iopadmap$cycles[5] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244727  (
    .C(\p.clk ),
    .D(\$abc$244720$li06_li06 ),
    .E(working),
    .Q(\$iopadmap$cycles[6] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244728  (
    .C(\p.clk ),
    .D(\$abc$244720$li07_li07 ),
    .E(working),
    .Q(\$iopadmap$cycles[7] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244729  (
    .C(\p.clk ),
    .D(\$abc$244720$li08_li08 ),
    .E(working),
    .Q(\$iopadmap$cycles[8] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244730  (
    .C(\p.clk ),
    .D(\$abc$244720$li09_li09 ),
    .E(working),
    .Q(\$iopadmap$cycles[9] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244731  (
    .C(\p.clk ),
    .D(\$abc$244720$li10_li10 ),
    .E(working),
    .Q(\$iopadmap$cycles[10] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244732  (
    .C(\p.clk ),
    .D(\$abc$244720$li11_li11 ),
    .E(working),
    .Q(\$iopadmap$cycles[11] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244733  (
    .C(\p.clk ),
    .D(\$abc$244720$li12_li12 ),
    .E(working),
    .Q(\$iopadmap$cycles[12] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244734  (
    .C(\p.clk ),
    .D(\$abc$244720$li13_li13 ),
    .E(working),
    .Q(\$iopadmap$cycles[13] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244735  (
    .C(\p.clk ),
    .D(\$abc$244720$li14_li14 ),
    .E(working),
    .Q(\$iopadmap$cycles[14] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244736  (
    .C(\p.clk ),
    .D(\$abc$244720$li15_li15 ),
    .E(working),
    .Q(\$iopadmap$cycles[15] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244737  (
    .C(\p.clk ),
    .D(\$abc$244720$li16_li16 ),
    .E(working),
    .Q(\$iopadmap$cycles[16] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244738  (
    .C(\p.clk ),
    .D(\$abc$244720$li17_li17 ),
    .E(working),
    .Q(\$iopadmap$cycles[17] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244739  (
    .C(\p.clk ),
    .D(\$abc$244720$li18_li18 ),
    .E(working),
    .Q(\$iopadmap$cycles[18] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244740  (
    .C(\p.clk ),
    .D(\$abc$244720$li19_li19 ),
    .E(working),
    .Q(\$iopadmap$cycles[19] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244741  (
    .C(\p.clk ),
    .D(\$abc$244720$li20_li20 ),
    .E(working),
    .Q(\$iopadmap$cycles[20] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244742  (
    .C(\p.clk ),
    .D(\$abc$244720$li21_li21 ),
    .E(working),
    .Q(\$iopadmap$cycles[21] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244743  (
    .C(\p.clk ),
    .D(\$abc$244720$li22_li22 ),
    .E(working),
    .Q(\$iopadmap$cycles[22] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244744  (
    .C(\p.clk ),
    .D(\$abc$244720$li23_li23 ),
    .E(working),
    .Q(\$iopadmap$cycles[23] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244745  (
    .C(\p.clk ),
    .D(\$abc$244720$li24_li24 ),
    .E(working),
    .Q(\$iopadmap$cycles[24] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244746  (
    .C(\p.clk ),
    .D(\$abc$244720$li25_li25 ),
    .E(working),
    .Q(\$iopadmap$cycles[25] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244747  (
    .C(\p.clk ),
    .D(\$abc$244720$li26_li26 ),
    .E(working),
    .Q(\$iopadmap$cycles[26] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244748  (
    .C(\p.clk ),
    .D(\$abc$244720$li27_li27 ),
    .E(working),
    .Q(\$iopadmap$cycles[27] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244749  (
    .C(\p.clk ),
    .D(\$abc$244720$li28_li28 ),
    .E(working),
    .Q(\$iopadmap$cycles[28] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244750  (
    .C(\p.clk ),
    .D(\$abc$244720$li29_li29 ),
    .E(working),
    .Q(\$iopadmap$cycles[29] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244751  (
    .C(\p.clk ),
    .D(\$abc$244720$li30_li30 ),
    .E(working),
    .Q(\$iopadmap$cycles[30] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$244720$auto$blifparse.cc:377:parse_blif$244752  (
    .C(\p.clk ),
    .D(\$abc$244720$li31_li31 ),
    .E(working),
    .Q(\$iopadmap$cycles[31] ),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$244847$auto$blifparse.cc:377:parse_blif$244848  (
    .C(\p.clk ),
    .D(1'h1),
    .E(1'h1),
    .Q(working),
    .R(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247254  (
    .A({ \$iopadmap$cycles[4] , \$iopadmap$cycles[3] , \$iopadmap$cycles[2] , \$iopadmap$cycles[1] , \$iopadmap$cycles[0] , \$iopadmap$cycles[5]  }),
    .Y(\$abc$247253$new_new_n68__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247255  (
    .A({ \$iopadmap$cycles[9] , \$iopadmap$cycles[8] , \$iopadmap$cycles[7] , \$iopadmap$cycles[6] , \$iopadmap$cycles[11] , \$iopadmap$cycles[10]  }),
    .Y(\$abc$247253$new_new_n69__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247256  (
    .A({ \$iopadmap$cycles[17] , \$iopadmap$cycles[16] , \$iopadmap$cycles[15] , \$iopadmap$cycles[14] , \$iopadmap$cycles[13] , \$iopadmap$cycles[12]  }),
    .Y(\$abc$247253$new_new_n70__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247257  (
    .A({ \$abc$247253$new_new_n70__ , \$abc$247253$new_new_n69__ , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[19] , \$iopadmap$cycles[18] , \$iopadmap$cycles[20]  }),
    .Y(\$abc$247253$new_new_n71__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247258  (
    .A({ \$iopadmap$cycles[24] , \$iopadmap$cycles[22] , \$iopadmap$cycles[21] , \$iopadmap$cycles[25] , \$iopadmap$cycles[23]  }),
    .Y(\$abc$247253$new_new_n72__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247259  (
    .A({ \$abc$247253$new_new_n72__ , \$iopadmap$cycles[27] , \$iopadmap$cycles[26]  }),
    .Y(\$abc$247253$new_new_n73__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247260  (
    .A({ \$iopadmap$cycles[31] , \$abc$247253$new_new_n73__ , \$abc$247253$new_new_n71__ , \$iopadmap$cycles[29] , \$iopadmap$cycles[28] , \$iopadmap$cycles[30]  }),
    .Y(\$abc$244720$li31_li31 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247261  (
    .A({ \$iopadmap$cycles[30] , \$abc$247253$new_new_n73__ , \$abc$247253$new_new_n71__ , \$iopadmap$cycles[29] , \$iopadmap$cycles[28]  }),
    .Y(\$abc$244720$li30_li30 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247262  (
    .A({ \$iopadmap$cycles[29] , \$abc$247253$new_new_n73__ , \$abc$247253$new_new_n71__ , \$iopadmap$cycles[28]  }),
    .Y(\$abc$244720$li29_li29 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247263  (
    .A({ \$iopadmap$cycles[28] , \$abc$247253$new_new_n73__ , \$abc$247253$new_new_n71__  }),
    .Y(\$abc$244720$li28_li28 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247264  (
    .A({ \$iopadmap$cycles[27] , \$abc$247253$new_new_n72__ , \$abc$247253$new_new_n71__ , \$iopadmap$cycles[26]  }),
    .Y(\$abc$244720$li27_li27 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247265  (
    .A({ \$iopadmap$cycles[26] , \$abc$247253$new_new_n72__ , \$abc$247253$new_new_n71__  }),
    .Y(\$abc$244720$li26_li26 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247266  (
    .A({ \$iopadmap$cycles[25] , \$abc$247253$new_new_n71__ , \$iopadmap$cycles[24] , \$iopadmap$cycles[22] , \$iopadmap$cycles[21] , \$iopadmap$cycles[23]  }),
    .Y(\$abc$244720$li25_li25 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247267  (
    .A({ \$iopadmap$cycles[24] , \$abc$247253$new_new_n71__ , \$iopadmap$cycles[22] , \$iopadmap$cycles[21] , \$iopadmap$cycles[23]  }),
    .Y(\$abc$244720$li24_li24 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247268  (
    .A({ \$iopadmap$cycles[23] , \$abc$247253$new_new_n71__ , \$iopadmap$cycles[22] , \$iopadmap$cycles[21]  }),
    .Y(\$abc$244720$li23_li23 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247269  (
    .A({ \$iopadmap$cycles[22] , \$abc$247253$new_new_n71__ , \$iopadmap$cycles[21]  }),
    .Y(\$abc$244720$li22_li22 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247270  (
    .A({ \$abc$247253$new_new_n71__ , \$iopadmap$cycles[21]  }),
    .Y(\$abc$244720$li21_li21 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247271  (
    .A({ \$iopadmap$cycles[20] , \$abc$247253$new_new_n70__ , \$abc$247253$new_new_n69__ , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[19] , \$iopadmap$cycles[18]  }),
    .Y(\$abc$244720$li20_li20 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247272  (
    .A({ \$iopadmap$cycles[19] , \$abc$247253$new_new_n70__ , \$abc$247253$new_new_n69__ , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[18]  }),
    .Y(\$abc$244720$li19_li19 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247273  (
    .A({ \$iopadmap$cycles[18] , \$abc$247253$new_new_n70__ , \$abc$247253$new_new_n69__ , \$abc$247253$new_new_n68__  }),
    .Y(\$abc$244720$li18_li18 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247274  (
    .A({ \$iopadmap$cycles[12] , \$abc$247253$new_new_n69__ , \$abc$247253$new_new_n68__  }),
    .Y(\$abc$244720$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247275  (
    .A({ \$iopadmap$cycles[15] , \$iopadmap$cycles[14]  }),
    .Y(\$abc$247253$new_new_n89__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfffffff40000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247276  (
    .A({ \$iopadmap$cycles[17] , \$abc$247253$new_new_n89__ , \$iopadmap$cycles[16] , \$iopadmap$cycles[13] , \$iopadmap$cycles[12] , \$abc$244720$li12_li12  }),
    .Y(\$abc$244720$li17_li17 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247277  (
    .A({ \$iopadmap$cycles[16] , \$abc$247253$new_new_n89__ , \$abc$247253$new_new_n69__ , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[13] , \$iopadmap$cycles[12]  }),
    .Y(\$abc$244720$li16_li16 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247278  (
    .A({ \$iopadmap$cycles[15] , \$abc$247253$new_new_n69__ , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[14] , \$iopadmap$cycles[13] , \$iopadmap$cycles[12]  }),
    .Y(\$abc$244720$li15_li15 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247279  (
    .A({ \$iopadmap$cycles[14] , \$abc$247253$new_new_n69__ , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[13] , \$iopadmap$cycles[12]  }),
    .Y(\$abc$244720$li14_li14 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247280  (
    .A({ \$iopadmap$cycles[13] , \$abc$247253$new_new_n69__ , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[12]  }),
    .Y(\$abc$244720$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247281  (
    .A({ \$iopadmap$cycles[10] , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[9] , \$iopadmap$cycles[8] , \$iopadmap$cycles[7] , \$iopadmap$cycles[6]  }),
    .Y(\$abc$244720$li10_li10 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247282  (
    .A({ \$iopadmap$cycles[11] , \$iopadmap$cycles[10] , \$abc$244720$li10_li10  }),
    .Y(\$abc$244720$li11_li11 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247283  (
    .A({ \$iopadmap$cycles[9] , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[8] , \$iopadmap$cycles[7] , \$iopadmap$cycles[6]  }),
    .Y(\$abc$244720$li09_li09 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247284  (
    .A({ \$iopadmap$cycles[8] , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[7] , \$iopadmap$cycles[6]  }),
    .Y(\$abc$244720$li08_li08 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247285  (
    .A({ \$iopadmap$cycles[7] , \$abc$247253$new_new_n68__ , \$iopadmap$cycles[6]  }),
    .Y(\$abc$244720$li07_li07 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247286  (
    .A({ \$abc$247253$new_new_n68__ , \$iopadmap$cycles[6]  }),
    .Y(\$abc$244720$li06_li06 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247287  (
    .A({ \$iopadmap$cycles[5] , \$iopadmap$cycles[4] , \$iopadmap$cycles[3] , \$iopadmap$cycles[2] , \$iopadmap$cycles[1] , \$iopadmap$cycles[0]  }),
    .Y(\$abc$244720$li05_li05 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247288  (
    .A({ \$iopadmap$cycles[4] , \$iopadmap$cycles[3] , \$iopadmap$cycles[2] , \$iopadmap$cycles[1] , \$iopadmap$cycles[0]  }),
    .Y(\$abc$244720$li04_li04 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247289  (
    .A({ \$iopadmap$cycles[3] , \$iopadmap$cycles[2] , \$iopadmap$cycles[1] , \$iopadmap$cycles[0]  }),
    .Y(\$abc$244720$li03_li03 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247290  (
    .A({ \$iopadmap$cycles[2] , \$iopadmap$cycles[1] , \$iopadmap$cycles[0]  }),
    .Y(\$abc$244720$li02_li02 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247291  (
    .A({ \$iopadmap$cycles[1] , \$iopadmap$cycles[0]  }),
    .Y(\$abc$244720$li01_li01 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247292  (
    .A(\$iopadmap$rst ),
    .Y(\$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$247253$auto$blifparse.cc:535:parse_blif$247293  (
    .A(\$iopadmap$cycles[0] ),
    .Y(\$abc$244720$li00_li00 )
  );
  assign \$auto$rs_design_edit.cc:878:execute$247407  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247406  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247405  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247404  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247403  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247402  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247401  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247400  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247399  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247398  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247397  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247396  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247395  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247394  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247393  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247392  = 1'h1;
  assign \$auto$rs_design_edit.cc:878:execute$247413  = 1'h1;
  assign \$auto$rs_design_edit.cc:878:execute$247411  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247408  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247409  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247410  = 1'h0;
  assign \$auto$rs_design_edit.cc:878:execute$247412  = 1'h0;
endmodule
