Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  2 00:10:35 2020
| Host         : DESKTOP-9H19BOT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.736        0.000                      0                  297        0.266        0.000                      0                  297        4.500        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.736        0.000                      0                  297        0.266        0.000                      0                  297        4.500        0.000                       0                   180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/product_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 3.750ns (40.814%)  route 5.438ns (59.186%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.651     2.945    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/Q
                         net (fo=1, routed)           1.094     4.495    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1]_2[12]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.619 f  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry_i_10/O
                         net (fo=34, routed)          1.073     5.692    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.816 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_4/O
                         net (fo=2, routed)           0.606     6.422    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_4[0]
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.546 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2_i_6_1[0]
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.973 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0/O[1]
                         net (fo=3, routed)           0.423     7.396    design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0_n_6
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.306     7.702 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4/O
                         net (fo=1, routed)           0.643     8.345    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.901 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3/O[2]
                         net (fo=5, routed)           0.587     9.488    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_n_5
    SLICE_X41Y104        LUT3 (Prop_lut3_I2_O)        0.302     9.790 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3/O
                         net (fo=1, routed)           0.670    10.460    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.149    10.609 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3/O
                         net (fo=1, routed)           0.342    10.951    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.685 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.799    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.133 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__5/O[1]
                         net (fo=1, routed)           0.000    12.133    design_1_i/MultiplyBlock_0/inst/multiply/product0_in[29]
    SLICE_X39Y106        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.653    12.832    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X39Y106        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[29]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)        0.062    12.869    design_1_i/MultiplyBlock_0/inst/multiply/product_reg[29]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/product_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 3.729ns (40.678%)  route 5.438ns (59.322%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.651     2.945    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/Q
                         net (fo=1, routed)           1.094     4.495    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1]_2[12]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.619 f  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry_i_10/O
                         net (fo=34, routed)          1.073     5.692    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.816 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_4/O
                         net (fo=2, routed)           0.606     6.422    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_4[0]
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.546 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2_i_6_1[0]
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.973 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0/O[1]
                         net (fo=3, routed)           0.423     7.396    design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0_n_6
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.306     7.702 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4/O
                         net (fo=1, routed)           0.643     8.345    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.901 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3/O[2]
                         net (fo=5, routed)           0.587     9.488    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_n_5
    SLICE_X41Y104        LUT3 (Prop_lut3_I2_O)        0.302     9.790 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3/O
                         net (fo=1, routed)           0.670    10.460    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.149    10.609 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3/O
                         net (fo=1, routed)           0.342    10.951    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.685 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.799    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.112 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__5/O[3]
                         net (fo=1, routed)           0.000    12.112    design_1_i/MultiplyBlock_0/inst/multiply/product0_in[31]
    SLICE_X39Y106        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.653    12.832    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X39Y106        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[31]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)        0.062    12.869    design_1_i/MultiplyBlock_0/inst/multiply/product_reg[31]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/product_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 3.655ns (40.196%)  route 5.438ns (59.804%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.651     2.945    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/Q
                         net (fo=1, routed)           1.094     4.495    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1]_2[12]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.619 f  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry_i_10/O
                         net (fo=34, routed)          1.073     5.692    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.816 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_4/O
                         net (fo=2, routed)           0.606     6.422    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_4[0]
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.546 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2_i_6_1[0]
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.973 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0/O[1]
                         net (fo=3, routed)           0.423     7.396    design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0_n_6
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.306     7.702 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4/O
                         net (fo=1, routed)           0.643     8.345    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.901 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3/O[2]
                         net (fo=5, routed)           0.587     9.488    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_n_5
    SLICE_X41Y104        LUT3 (Prop_lut3_I2_O)        0.302     9.790 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3/O
                         net (fo=1, routed)           0.670    10.460    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.149    10.609 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3/O
                         net (fo=1, routed)           0.342    10.951    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.685 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.799    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.038 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__5/O[2]
                         net (fo=1, routed)           0.000    12.038    design_1_i/MultiplyBlock_0/inst/multiply/product0_in[30]
    SLICE_X39Y106        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.653    12.832    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X39Y106        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[30]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)        0.062    12.869    design_1_i/MultiplyBlock_0/inst/multiply/product_reg[30]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.038    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/product_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 3.639ns (40.090%)  route 5.438ns (59.910%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.651     2.945    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/Q
                         net (fo=1, routed)           1.094     4.495    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1]_2[12]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.619 f  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry_i_10/O
                         net (fo=34, routed)          1.073     5.692    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.816 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_4/O
                         net (fo=2, routed)           0.606     6.422    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_4[0]
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.546 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2_i_6_1[0]
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.973 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0/O[1]
                         net (fo=3, routed)           0.423     7.396    design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0_n_6
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.306     7.702 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4/O
                         net (fo=1, routed)           0.643     8.345    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.901 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3/O[2]
                         net (fo=5, routed)           0.587     9.488    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_n_5
    SLICE_X41Y104        LUT3 (Prop_lut3_I2_O)        0.302     9.790 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3/O
                         net (fo=1, routed)           0.670    10.460    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.149    10.609 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3/O
                         net (fo=1, routed)           0.342    10.951    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.685 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.799    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.022 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__5/O[0]
                         net (fo=1, routed)           0.000    12.022    design_1_i/MultiplyBlock_0/inst/multiply/product0_in[28]
    SLICE_X39Y106        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.653    12.832    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X39Y106        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[28]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)        0.062    12.869    design_1_i/MultiplyBlock_0/inst/multiply/product_reg[28]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/product_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 3.636ns (40.070%)  route 5.438ns (59.930%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.651     2.945    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/Q
                         net (fo=1, routed)           1.094     4.495    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1]_2[12]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.619 f  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry_i_10/O
                         net (fo=34, routed)          1.073     5.692    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.816 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_4/O
                         net (fo=2, routed)           0.606     6.422    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_4[0]
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.546 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2_i_6_1[0]
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.973 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0/O[1]
                         net (fo=3, routed)           0.423     7.396    design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0_n_6
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.306     7.702 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4/O
                         net (fo=1, routed)           0.643     8.345    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.901 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3/O[2]
                         net (fo=5, routed)           0.587     9.488    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_n_5
    SLICE_X41Y104        LUT3 (Prop_lut3_I2_O)        0.302     9.790 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3/O
                         net (fo=1, routed)           0.670    10.460    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.149    10.609 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3/O
                         net (fo=1, routed)           0.342    10.951    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.685 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.019 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4/O[1]
                         net (fo=1, routed)           0.000    12.019    design_1_i/MultiplyBlock_0/inst/multiply/product0_in[25]
    SLICE_X39Y105        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.653    12.832    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X39Y105        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[25]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)        0.062    12.869    design_1_i/MultiplyBlock_0/inst/multiply/product_reg[25]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/product_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 3.615ns (39.931%)  route 5.438ns (60.069%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.651     2.945    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/Q
                         net (fo=1, routed)           1.094     4.495    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1]_2[12]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.619 f  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry_i_10/O
                         net (fo=34, routed)          1.073     5.692    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.816 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_4/O
                         net (fo=2, routed)           0.606     6.422    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_4[0]
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.546 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2_i_6_1[0]
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.973 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0/O[1]
                         net (fo=3, routed)           0.423     7.396    design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0_n_6
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.306     7.702 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4/O
                         net (fo=1, routed)           0.643     8.345    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.901 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3/O[2]
                         net (fo=5, routed)           0.587     9.488    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_n_5
    SLICE_X41Y104        LUT3 (Prop_lut3_I2_O)        0.302     9.790 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3/O
                         net (fo=1, routed)           0.670    10.460    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.149    10.609 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3/O
                         net (fo=1, routed)           0.342    10.951    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.685 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.998 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4/O[3]
                         net (fo=1, routed)           0.000    11.998    design_1_i/MultiplyBlock_0/inst/multiply/product0_in[27]
    SLICE_X39Y105        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.653    12.832    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X39Y105        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[27]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)        0.062    12.869    design_1_i/MultiplyBlock_0/inst/multiply/product_reg[27]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/product_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 3.541ns (39.436%)  route 5.438ns (60.564%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.651     2.945    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/Q
                         net (fo=1, routed)           1.094     4.495    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1]_2[12]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.619 f  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry_i_10/O
                         net (fo=34, routed)          1.073     5.692    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.816 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_4/O
                         net (fo=2, routed)           0.606     6.422    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_4[0]
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.546 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2_i_6_1[0]
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.973 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0/O[1]
                         net (fo=3, routed)           0.423     7.396    design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0_n_6
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.306     7.702 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4/O
                         net (fo=1, routed)           0.643     8.345    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.901 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3/O[2]
                         net (fo=5, routed)           0.587     9.488    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_n_5
    SLICE_X41Y104        LUT3 (Prop_lut3_I2_O)        0.302     9.790 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3/O
                         net (fo=1, routed)           0.670    10.460    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.149    10.609 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3/O
                         net (fo=1, routed)           0.342    10.951    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.685 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.924 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4/O[2]
                         net (fo=1, routed)           0.000    11.924    design_1_i/MultiplyBlock_0/inst/multiply/product0_in[26]
    SLICE_X39Y105        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.653    12.832    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X39Y105        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[26]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)        0.062    12.869    design_1_i/MultiplyBlock_0/inst/multiply/product_reg[26]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/product_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 3.525ns (39.328%)  route 5.438ns (60.672%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.651     2.945    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/Q
                         net (fo=1, routed)           1.094     4.495    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1]_2[12]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.619 f  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry_i_10/O
                         net (fo=34, routed)          1.073     5.692    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.816 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_4/O
                         net (fo=2, routed)           0.606     6.422    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_4[0]
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.546 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2_i_6_1[0]
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.973 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0/O[1]
                         net (fo=3, routed)           0.423     7.396    design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0_n_6
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.306     7.702 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4/O
                         net (fo=1, routed)           0.643     8.345    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.901 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3/O[2]
                         net (fo=5, routed)           0.587     9.488    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_n_5
    SLICE_X41Y104        LUT3 (Prop_lut3_I2_O)        0.302     9.790 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3/O
                         net (fo=1, routed)           0.670    10.460    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.149    10.609 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3/O
                         net (fo=1, routed)           0.342    10.951    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.685 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.908 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__4/O[0]
                         net (fo=1, routed)           0.000    11.908    design_1_i/MultiplyBlock_0/inst/multiply/product0_in[24]
    SLICE_X39Y105        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.653    12.832    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X39Y105        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[24]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)        0.062    12.869    design_1_i/MultiplyBlock_0/inst/multiply/product_reg[24]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/product_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 3.391ns (38.407%)  route 5.438ns (61.593%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.651     2.945    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][12]/Q
                         net (fo=1, routed)           1.094     4.495    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1]_2[12]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.619 f  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry_i_10/O
                         net (fo=34, routed)          1.073     5.692    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_1
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.816 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_4/O
                         net (fo=2, routed)           0.606     6.422    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[0][12]_4[0]
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.546 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__55_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.546    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2_i_6_1[0]
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.973 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0/O[1]
                         net (fo=3, routed)           0.423     7.396    design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry__0_n_6
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.306     7.702 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4/O
                         net (fo=1, routed)           0.643     8.345    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_i_4_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     8.901 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3/O[2]
                         net (fo=5, routed)           0.587     9.488    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__3_n_5
    SLICE_X41Y104        LUT3 (Prop_lut3_I2_O)        0.302     9.790 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3/O
                         net (fo=1, routed)           0.670    10.460    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_10__3_n_0
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.149    10.609 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3/O
                         net (fo=1, routed)           0.342    10.951    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_4__3_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.823    11.774 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3/O[3]
                         net (fo=1, routed)           0.000    11.774    design_1_i/MultiplyBlock_0/inst/multiply/product0_in[23]
    SLICE_X39Y104        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.653    12.832    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X39Y104        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[23]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)        0.062    12.869    design_1_i/MultiplyBlock_0/inst/multiply/product_reg[23]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/product_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 3.681ns (42.054%)  route 5.072ns (57.946%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.842     3.136    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Clk
    SLICE_X48Y104        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO_reg[1][0]/Q
                         net (fo=1, routed)           0.993     4.585    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO_reg_n_0_[1][0]
    SLICE_X48Y105        LUT6 (Prop_lut6_I1_O)        0.124     4.709 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/product[1]_i_5/O
                         net (fo=22, routed)          0.822     5.531    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO_reg[0][0]_0
    SLICE_X46Y101        LUT2 (Prop_lut2_I0_O)        0.124     5.655 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/product0__55_carry_i_7/O
                         net (fo=1, routed)           0.000     5.655    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__1_i_6_0[0]
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.082 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__55_carry/O[1]
                         net (fo=2, routed)           0.573     6.655    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__274_carry__2[1]
    SLICE_X45Y99         LUT5 (Prop_lut5_I0_O)        0.306     6.961 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__274_carry__2_i_4/O
                         net (fo=2, routed)           0.648     7.609    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][0]_1[0]
    SLICE_X44Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.733 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/product0__274_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.733    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_6__1_3[0]
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.157 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2/O[1]
                         net (fo=5, routed)           0.750     8.907    design_1_i/MultiplyBlock_0/inst/multiply/product0__274_carry__2_n_6
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.298     9.205 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_9__1/O
                         net (fo=1, routed)           0.817    10.022    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_9__1_n_0
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.357    10.379 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_1__1/O
                         net (fo=1, routed)           0.469    10.848    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry_i_1__1_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    11.441 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.441    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__1_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.555 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.555    design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__2_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.889 r  design_1_i/MultiplyBlock_0/inst/multiply/product0__363_carry__3/O[1]
                         net (fo=1, routed)           0.000    11.889    design_1_i/MultiplyBlock_0/inst/multiply/product0_in[21]
    SLICE_X39Y104        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         1.653    12.832    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X39Y104        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/product_reg[21]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X39Y104        FDRE (Setup_fdre_C_D)        0.062    12.987    design_1_i/MultiplyBlock_0/inst/multiply/product_reg[21]
  -------------------------------------------------------------------
                         required time                         12.987    
                         arrival time                         -11.889    
  -------------------------------------------------------------------
                         slack                                  1.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/MultiplyBlock_0/inst/multiply/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/multiply/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.637     0.973    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X46Y108        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/MultiplyBlock_0/inst/multiply/ready_reg/Q
                         net (fo=2, routed)           0.177     1.314    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/mReady
    SLICE_X46Y108        LUT5 (Prop_lut5_I0_O)        0.045     1.359 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/ready_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/MultiplyBlock_0/inst/multiply/ready_reg_0
    SLICE_X46Y108        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.909     1.275    design_1_i/MultiplyBlock_0/inst/multiply/Clk
    SLICE_X46Y108        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/multiply/ready_reg/C
                         clock pessimism             -0.302     0.973    
    SLICE_X46Y108        FDRE (Hold_fdre_C_D)         0.120     1.093    design_1_i/MultiplyBlock_0/inst/multiply/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.637     0.973    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Clk
    SLICE_X47Y107        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[2]/Q
                         net (fo=9, routed)           0.180     1.294    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg_n_0_[2]
    SLICE_X47Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.339 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count[2]_i_1_n_0
    SLICE_X47Y107        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.909     1.275    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Clk
    SLICE_X47Y107        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[2]/C
                         clock pessimism             -0.302     0.973    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.091     1.064    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.556     0.892    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X48Y97         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[0]/Q
                         net (fo=5, routed)           0.185     1.217    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg_n_0_[0]
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.262 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count[0]_i_1__0_n_0
    SLICE_X48Y97         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.825     1.191    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X48Y97         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[0]/C
                         clock pessimism             -0.299     0.892    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.091     0.983    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.636     0.972    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Clk
    SLICE_X48Y108        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[0]/Q
                         net (fo=5, routed)           0.185     1.298    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg_n_0_[0]
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.045     1.343 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.343    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count[0]_i_1_n_0
    SLICE_X48Y108        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.909     1.275    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Clk
    SLICE_X48Y108        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[0]/C
                         clock pessimism             -0.303     0.972    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.091     1.063    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/writeCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/writeCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.636     0.972    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Clk
    SLICE_X49Y108        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/writeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/writeCounter_reg[0]/Q
                         net (fo=12, routed)          0.191     1.304    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/writeCounter_reg_n_0_[0]
    SLICE_X49Y108        LUT3 (Prop_lut3_I0_O)        0.045     1.349 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/writeCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/writeCounter[0]_i_1_n_0
    SLICE_X49Y108        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/writeCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.909     1.275    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Clk
    SLICE_X49Y108        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/writeCounter_reg[0]/C
                         clock pessimism             -0.303     0.972    
    SLICE_X49Y108        FDRE (Hold_fdre_C_D)         0.091     1.063    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/writeCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/readCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/readCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.808%)  route 0.229ns (55.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.636     0.972    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Clk
    SLICE_X49Y107        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/readCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/readCounter_reg[0]/Q
                         net (fo=20, routed)          0.229     1.342    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/readCounter_reg_n_0_[0]
    SLICE_X49Y107        LUT5 (Prop_lut5_I1_O)        0.045     1.387 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/readCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/readCounter[0]_i_1_n_0
    SLICE_X49Y107        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/readCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.909     1.275    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/Clk
    SLICE_X49Y107        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/readCounter_reg[0]/C
                         clock pessimism             -0.303     0.972    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.091     1.063    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/readCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.557     0.893    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[2]/Q
                         net (fo=7, routed)           0.243     1.277    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg_n_0_[2]
    SLICE_X47Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.322 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count[2]_i_1__0_n_0
    SLICE_X47Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.825     1.191    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X47Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[2]/C
                         clock pessimism             -0.298     0.893    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)         0.092     0.985    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.183ns (39.153%)  route 0.284ns (60.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.556     0.892    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X48Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg[1]/Q
                         net (fo=17, routed)          0.284     1.317    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg_n_0_[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.042     1.359 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[1][5]_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[1][5]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.825     1.191    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X48Y99         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][5]/C
                         clock pessimism             -0.283     0.908    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.107     1.015    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.192ns (32.441%)  route 0.400ns (67.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.556     0.892    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X48Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg[1]/Q
                         net (fo=17, routed)          0.132     1.165    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg_n_0_[1]
    SLICE_X49Y98         LUT3 (Prop_lut3_I1_O)        0.051     1.216 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[2][15]_i_1__0/O
                         net (fo=16, routed)          0.267     1.483    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[2][15]_i_1__0_n_0
    SLICE_X49Y100        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.911     1.277    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y100        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[2][12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_CE)       -0.104     1.138    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.192ns (32.441%)  route 0.400ns (67.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.556     0.892    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X48Y98         FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg[1]/Q
                         net (fo=17, routed)          0.132     1.165    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/writeCounter_reg_n_0_[1]
    SLICE_X49Y98         LUT3 (Prop_lut3_I1_O)        0.051     1.216 r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[2][15]_i_1__0/O
                         net (fo=16, routed)          0.267     1.483    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO[2][15]_i_1__0_n_0
    SLICE_X49Y100        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=179, routed)         0.911     1.277    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/Clk
    SLICE_X49Y100        FDRE                                         r  design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[2][3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_CE)       -0.104     1.138    design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO1/FIFO_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.346    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y100   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y101   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y101   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y102   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y102   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y102   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y102   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y103   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y103   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y103   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y105   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y104   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y104   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y106   design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO_reg[3][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y105   design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO_reg[3][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y106   design_1_i/MultiplyBlock_0/inst/pFIFO/FIFO2/FIFO_reg[3][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y100   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y101   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y101   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y102   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y102   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y102   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y102   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y100   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y100   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y100   design_1_i/MultiplyBlock_0/inst/multiply/product_reg[4]/C



