[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~clock|clock>io_clr_hrs",
    "sources":[
      "~clock|clock>io_clr_min",
      "~clock|clock>io_count_max_hrs",
      "~clock|clock>io_clr_sec",
      "~clock|clock>io_count_max",
      "~clock|clock>io_en"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~clock|clock>io_clr_min",
    "sources":[
      "~clock|clock>io_clr_sec",
      "~clock|clock>io_count_max",
      "~clock|clock>io_en"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~clock|clock>io_clr_sec",
    "sources":[
      "~clock|clock>io_en",
      "~clock|clock>io_count_max"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~clock|up_counter",
    "duplicate":"~clock|clock/up_counter_sec:up_counter",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~clock|up_counter_1",
    "duplicate":"~clock|clock/up_counter_min:up_counter",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~clock|up_counter_2",
    "duplicate":"~clock|clock/up_counter_hrs:up_counter",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]