# autosave R5.3	Automatically generated - DO NOT MODIFY - 170531-113131
tmm:SGMenu:currName counterTest
tmm:SGMenu:currDesc 
tmm:SG:ReadRate.SCAN 9
tmm:SG:AND-1_desc 
tmm:SG:AND-1_IN1_Signal 
tmm:SG:AND-1_IN2_Signal 
tmm:SG:AND-1_OUT_Signal 
tmm:SG:AND-2_desc abc
tmm:SG:AND-2_IN1_Signal 
tmm:SG:AND-2_IN2_Signal 
tmm:SG:AND-2_OUT_Signal 
tmm:SG:AND-3_desc 
tmm:SG:AND-3_IN1_Signal 
tmm:SG:AND-3_IN2_Signal 
tmm:SG:AND-3_OUT_Signal 
tmm:SG:AND-4_desc 
tmm:SG:AND-4_IN1_Signal 
tmm:SG:AND-4_IN2_Signal 
tmm:SG:AND-4_OUT_Signal 
tmm:SG:OR-1_desc 
tmm:SG:OR-1_IN1_Signal 
tmm:SG:OR-1_IN2_Signal 
tmm:SG:OR-1_OUT_Signal 
tmm:SG:OR-2_desc 
tmm:SG:OR-2_IN1_Signal 
tmm:SG:OR-2_IN2_Signal 
tmm:SG:OR-2_OUT_Signal 
tmm:SG:OR-3_desc 
tmm:SG:OR-3_IN1_Signal 
tmm:SG:OR-3_IN2_Signal 
tmm:SG:OR-3_OUT_Signal 
tmm:SG:OR-4_desc 
tmm:SG:OR-4_IN1_Signal 
tmm:SG:OR-4_IN2_Signal 
tmm:SG:OR-4_OUT_Signal 
tmm:SG:XOR-1_desc 
tmm:SG:XOR-1_IN1_Signal 
tmm:SG:XOR-1_IN2_Signal 
tmm:SG:XOR-1_OUT_Signal 
tmm:SG:XOR-2_desc 
tmm:SG:XOR-2_IN1_Signal 
tmm:SG:XOR-2_IN2_Signal 
tmm:SG:XOR-2_OUT_Signal 
tmm:SG:BUFFER-1_desc 
tmm:SG:BUFFER-1_IN_Signal 0
tmm:SG:BUFFER-1_OUT_Signal enable
tmm:SG:BUFFER-2_desc 
tmm:SG:BUFFER-2_IN_Signal 1!
tmm:SG:BUFFER-2_OUT_Signal clear
tmm:SG:BUFFER-3_desc 
tmm:SG:BUFFER-3_IN_Signal 
tmm:SG:BUFFER-3_OUT_Signal 
tmm:SG:BUFFER-4_desc 
tmm:SG:BUFFER-4_IN_Signal 
tmm:SG:BUFFER-4_OUT_Signal 
tmm:SG:DFF-1_desc 
tmm:SG:DFF-1_CLEAR_Signal 
tmm:SG:DFF-1_CLOCK_Signal 
tmm:SG:DFF-1_D_Signal 
tmm:SG:DFF-1_OUT_Signal 
tmm:SG:DFF-1_SET_Signal 
tmm:SG:DFF-2_desc 
tmm:SG:DFF-2_CLEAR_Signal 
tmm:SG:DFF-2_CLOCK_Signal 
tmm:SG:DFF-2_D_Signal 
tmm:SG:DFF-2_OUT_Signal 
tmm:SG:DFF-2_SET_Signal 
tmm:SG:DFF-3_desc 
tmm:SG:DFF-3_CLEAR_Signal 
tmm:SG:DFF-3_CLOCK_Signal 
tmm:SG:DFF-3_D_Signal 
tmm:SG:DFF-3_OUT_Signal 
tmm:SG:DFF-3_SET_Signal 
tmm:SG:DFF-4_desc 
tmm:SG:DFF-4_CLEAR_Signal 
tmm:SG:DFF-4_CLOCK_Signal 
tmm:SG:DFF-4_D_Signal 
tmm:SG:DFF-4_OUT_Signal 
tmm:SG:DFF-4_SET_Signal 
tmm:SG:DnCntr-1_desc 
tmm:SG:DnCntr-1_CLOCK_Signal 
tmm:SG:DnCntr-1_ENABLE_Signal 
tmm:SG:DnCntr-1_LOAD_Signal 
tmm:SG:DnCntr-1_OUT_Signal 
tmm:SG:DnCntr-1_PRESET 0
tmm:SG:DnCntr-2_desc 
tmm:SG:DnCntr-2_CLOCK_Signal 
tmm:SG:DnCntr-2_ENABLE_Signal 
tmm:SG:DnCntr-2_LOAD_Signal 
tmm:SG:DnCntr-2_OUT_Signal 
tmm:SG:DnCntr-2_PRESET 0
tmm:SG:DnCntr-3_desc 
tmm:SG:DnCntr-3_CLOCK_Signal 
tmm:SG:DnCntr-3_ENABLE_Signal 
tmm:SG:DnCntr-3_LOAD_Signal 
tmm:SG:DnCntr-3_OUT_Signal 
tmm:SG:DnCntr-3_PRESET 0
tmm:SG:DnCntr-4_desc 
tmm:SG:DnCntr-4_CLOCK_Signal 
tmm:SG:DnCntr-4_ENABLE_Signal 
tmm:SG:DnCntr-4_LOAD_Signal 
tmm:SG:DnCntr-4_OUT_Signal 
tmm:SG:DnCntr-4_PRESET 0
tmm:SG:UpCntr-1_desc 
tmm:SG:UpCntr-1_CLEAR_Signal clear
tmm:SG:UpCntr-1_CLOCK_Signal ck
tmm:SG:UpCntr-1_ENABLE_Signal enable
tmm:SG:UpCntr-2_desc 
tmm:SG:UpCntr-2_CLEAR_Signal clear
tmm:SG:UpCntr-2_CLOCK_Signal ck
tmm:SG:UpCntr-2_ENABLE_Signal enable
tmm:SG:UpCntr-3_desc 
tmm:SG:UpCntr-3_CLEAR_Signal clear
tmm:SG:UpCntr-3_CLOCK_Signal ck
tmm:SG:UpCntr-3_ENABLE_Signal enable
tmm:SG:UpCntr-4_desc 
tmm:SG:UpCntr-4_CLEAR_Signal clear
tmm:SG:UpCntr-4_CLOCK_Signal ck
tmm:SG:UpCntr-4_ENABLE_Signal enable
tmm:SG:DEMUX2-1_desc 
tmm:SG:DEMUX2-1_IN_Signal 
tmm:SG:DEMUX2-1_OUT0_Signal 
tmm:SG:DEMUX2-1_OUT1_Signal 
tmm:SG:DEMUX2-1_SEL_Signal 
tmm:SG:DEMUX2-2_desc 
tmm:SG:DEMUX2-2_IN_Signal 
tmm:SG:DEMUX2-2_OUT0_Signal 
tmm:SG:DEMUX2-2_OUT1_Signal 
tmm:SG:DEMUX2-2_SEL_Signal 
tmm:SG:MUX2-1_desc 
tmm:SG:MUX2-1_IN0_Signal 
tmm:SG:MUX2-1_IN1_Signal 
tmm:SG:MUX2-1_OUT_Signal 
tmm:SG:MUX2-1_SEL_Signal 
tmm:SG:MUX2-2_desc 
tmm:SG:MUX2-2_IN0_Signal 
tmm:SG:MUX2-2_IN1_Signal 
tmm:SG:MUX2-2_OUT_Signal 
tmm:SG:MUX2-2_SEL_Signal 
tmm:SG:DivByN-1_desc 
tmm:SG:DivByN-1_CLOCK_Signal 
tmm:SG:DivByN-1_ENABLE_Signal 
tmm:SG:DivByN-1_OUT_Signal 
tmm:SG:DivByN-1_RESET_Signal 
tmm:SG:DivByN-1_N 0
tmm:SG:DivByN-2_desc 
tmm:SG:DivByN-2_CLOCK_Signal 
tmm:SG:DivByN-2_ENABLE_Signal 
tmm:SG:DivByN-2_OUT_Signal 
tmm:SG:DivByN-2_RESET_Signal 
tmm:SG:DivByN-2_N 0
tmm:SG:DivByN-3_desc 
tmm:SG:DivByN-3_CLOCK_Signal 
tmm:SG:DivByN-3_ENABLE_Signal 
tmm:SG:DivByN-3_OUT_Signal 
tmm:SG:DivByN-3_RESET_Signal 
tmm:SG:DivByN-3_N 0
tmm:SG:DivByN-4_desc 
tmm:SG:DivByN-4_CLOCK_Signal 
tmm:SG:DivByN-4_ENABLE_Signal 
tmm:SG:DivByN-4_OUT_Signal 
tmm:SG:DivByN-4_RESET_Signal 
tmm:SG:DivByN-4_N 0
tmm:SG:UpDnCntr-1_desc 
tmm:SG:UpDnCntr-1_CLOCK_Signal ck
tmm:SG:UpDnCntr-1_UPDOWN_Signal 
tmm:SG:UpDnCntr-1_ENABLE_Signal enable
tmm:SG:UpDnCntr-1_CLEAR_Signal clear
tmm:SG:UpDnCntr-1_LOAD_Signal 0
tmm:SG:UpDnCntr-1_OUT_Signal 
tmm:SG:UpDnCntr-1_PRESET 0
tmm:SG:UpDnCntr-2_desc 
tmm:SG:UpDnCntr-2_CLOCK_Signal ck
tmm:SG:UpDnCntr-2_UPDOWN_Signal 
tmm:SG:UpDnCntr-2_ENABLE_Signal enable
tmm:SG:UpDnCntr-2_CLEAR_Signal clear
tmm:SG:UpDnCntr-2_LOAD_Signal 0
tmm:SG:UpDnCntr-2_OUT_Signal 
tmm:SG:UpDnCntr-2_PRESET 0
tmm:SG:UpDnCntr-3_desc 
tmm:SG:UpDnCntr-3_CLOCK_Signal ck
tmm:SG:UpDnCntr-3_UPDOWN_Signal 
tmm:SG:UpDnCntr-3_ENABLE_Signal enable
tmm:SG:UpDnCntr-3_CLEAR_Signal clear
tmm:SG:UpDnCntr-3_LOAD_Signal 0
tmm:SG:UpDnCntr-3_OUT_Signal 
tmm:SG:UpDnCntr-3_PRESET 0
tmm:SG:UpDnCntr-4_desc 
tmm:SG:UpDnCntr-4_CLOCK_Signal ck
tmm:SG:UpDnCntr-4_UPDOWN_Signal 
tmm:SG:UpDnCntr-4_ENABLE_Signal enable
tmm:SG:UpDnCntr-4_CLEAR_Signal clear
tmm:SG:UpDnCntr-4_LOAD_Signal 0
tmm:SG:UpDnCntr-4_OUT_Signal 
tmm:SG:UpDnCntr-4_PRESET 0
tmm:SG:QuadDec-1_desc 
tmm:SG:QuadDec-1_A_Signal 
tmm:SG:QuadDec-1_B_Signal 
tmm:SG:QuadDec-1_CLOCK_Signal 
tmm:SG:QuadDec-1_STEP_Signal 
tmm:SG:QuadDec-1_DIR_Signal 
tmm:SG:QuadDec-1_MISS_Signal 
tmm:SG:QuadDec-1_MISSCLR_Signal 1!
tmm:SG:QuadDec-2_desc 
tmm:SG:QuadDec-2_A_Signal 
tmm:SG:QuadDec-2_B_Signal 
tmm:SG:QuadDec-2_CLOCK_Signal 
tmm:SG:QuadDec-2_STEP_Signal 
tmm:SG:QuadDec-2_DIR_Signal 
tmm:SG:QuadDec-2_MISS_Signal 
tmm:SG:QuadDec-2_MISSCLR_Signal 1!
tmm:SG:GateDly-1_desc 
tmm:SG:GateDly-1_CLK_Signal 
tmm:SG:GateDly-1_IN_Signal 
tmm:SG:GateDly-1_OUT_Signal 
tmm:SG:GateDly-1_DLY 0
tmm:SG:GateDly-1_WIDTH 0
tmm:SG:GateDly-2_desc 
tmm:SG:GateDly-2_CLK_Signal 
tmm:SG:GateDly-2_IN_Signal 
tmm:SG:GateDly-2_OUT_Signal 
tmm:SG:GateDly-2_DLY 0
tmm:SG:GateDly-2_WIDTH 0
tmm:SG:GateDly-3_desc 
tmm:SG:GateDly-3_CLK_Signal 
tmm:SG:GateDly-3_IN_Signal 
tmm:SG:GateDly-3_OUT_Signal 
tmm:SG:GateDly-3_DLY 0
tmm:SG:GateDly-3_WIDTH 0
tmm:SG:GateDly-4_desc 
tmm:SG:GateDly-4_CLK_Signal 
tmm:SG:GateDly-4_IN_Signal 
tmm:SG:GateDly-4_OUT_Signal 
tmm:SG:GateDly-4_DLY 0
tmm:SG:GateDly-4_WIDTH 0
tmm:SG:HistScal-1_desc 
tmm:SG:HistScal-1_EN_Signal 
tmm:SG:HistScal-1_SYNC_Signal 
tmm:SG:HistScal-1_CLK_Signal 
tmm:SG:HistScal-1_DET_Signal 
tmm:SG:HistScal-1_CLEAR_Signal 
tmm:SG:HistScal-1_READ_Signal 
tmm:SG:pixelTrig-1_desc 
tmm:SG:pixelTrig-1_A1_Signal 
tmm:SG:pixelTrig-1_B1_Signal 
tmm:SG:pixelTrig-1_A2_Signal 
tmm:SG:pixelTrig-1_B2_Signal 
tmm:SG:pixelTrig-1_CLOCK_Signal 
tmm:SG:pixelTrig-1_MISSCLR_Signal 
tmm:SG:pixelTrig-1_EN_Signal 
tmm:SG:pixelTrig-1_LOAD_Signal 
tmm:SG:pixelTrig-1_CLEAR_Signal 
tmm:SG:pixelTrig-1_TRIG_Signal 
tmm:SG:pixelTrig-1_MISS_Signal 
tmm:SG:pixelTrig-1_PRESET 0
tmm:SG:pixelTrig-1_PRETRIG 0
tmm:SG:pixelTrig-1_ACQTIME 0
tmm:SG:pixelTrig-1_PREPIX 0
tmm:SG:pixelTrig-2_desc 
tmm:SG:pixelTrig-2_A1_Signal 
tmm:SG:pixelTrig-2_B1_Signal 
tmm:SG:pixelTrig-2_A2_Signal 
tmm:SG:pixelTrig-2_B2_Signal 
tmm:SG:pixelTrig-2_CLOCK_Signal 
tmm:SG:pixelTrig-2_MISSCLR_Signal 
tmm:SG:pixelTrig-2_EN_Signal 
tmm:SG:pixelTrig-2_LOAD_Signal 
tmm:SG:pixelTrig-2_CLEAR_Signal 
tmm:SG:pixelTrig-2_TRIG_Signal 
tmm:SG:pixelTrig-2_MISS_Signal 
tmm:SG:pixelTrig-2_PRESET 0
tmm:SG:pixelTrig-2_PRETRIG 0
tmm:SG:pixelTrig-2_ACQTIME 0
tmm:SG:pixelTrig-2_PREPIX 0
tmm:SG:PixelTrig_TRIG_Signal 
tmm:SG:PixelTrig_ENTRIG_Signal 
tmm:SG:scalToStream-1_desc 
tmm:SG:scalToStream-1_CHADV_Signal 
tmm:SG:scalToStream-1_ADVDONE_Signal 
tmm:SG:scalToStream-1_FULL_Signal 
tmm:SG:scalToStream-1_RESET_Signal 
tmm:SG:scalToStream-1_DMAWORDS 16384
tmm:SG:scalersToFIFO-1_CHADV_Signal 
tmm:SG:scalersToFIFO-1_WRTCK_Signal 
tmm:SG:FreqCntr-1_desc 
tmm:SG:FreqCntr-1_CLK_Signal 
tmm:SG:Scaler-1_Q_Signal 
tmm:SG:Scaler-1_CNTG_Signal 
tmm:SG:Scaler-1_CLK_Signal 
tmm:SG:Scaler-1_EN_Signal 
tmm:SG:Scaler-1_CNT_Signal 
tmm:SG:Scaler-1_STOP_Signal 
tmm:SG:Scaler-1_CLR_Signal 
tmm:SG:Scaler-1_PRESET 0
tmm:SG:HW_OR-1_OUT_Signal 
tmm:SG:HW_OR-2_OUT_Signal 
tmm:SG:10MHZ_CLOCK_Signal 
tmm:SG:20MHZ_CLOCK_Signal 
tmm:SG:50MHZ_CLOCK_Signal ck
tmm:SG:VAR_CLOCK_Signal 
tmm:SG:FI1_Signal 
tmm:SG:FI2_Signal 
tmm:SG:FI3_Signal 
tmm:SG:FI4_Signal 
tmm:SG:FI5_Signal 
tmm:SG:FI6_Signal 
tmm:SG:FI7_Signal 
tmm:SG:FI8_Signal 
tmm:SG:FI9_Signal 
tmm:SG:FI10_Signal 
tmm:SG:FI11_Signal 
tmm:SG:FI12_Signal 
tmm:SG:FI13_Signal 
tmm:SG:FI14_Signal 
tmm:SG:FI15_Signal 
tmm:SG:FI16_Signal 
tmm:SG:FI17_Signal 
tmm:SG:FI18_Signal 
tmm:SG:FI19_Signal 
tmm:SG:FI20_Signal 
tmm:SG:FI21_Signal 
tmm:SG:FI22_Signal 
tmm:SG:FI23_Signal 
tmm:SG:FI24_Signal 
tmm:SG:FI25_Signal 
tmm:SG:FI26_Signal 
tmm:SG:FI27_Signal 
tmm:SG:FI28_Signal 
tmm:SG:FI29_Signal 
tmm:SG:FI30_Signal 
tmm:SG:FI31_Signal 
tmm:SG:FI32_Signal 
tmm:SG:FI33_Signal 
tmm:SG:FI34_Signal 
tmm:SG:FI35_Signal 
tmm:SG:FI36_Signal 
tmm:SG:FO1_Signal a
tmm:SG:FO2_Signal b
tmm:SG:FO3_Signal c
tmm:SG:FO4_Signal d
tmm:SG:FO5_Signal 
tmm:SG:FO6_Signal 
tmm:SG:FO7_Signal 
tmm:SG:FO8_Signal 
tmm:SG:FO9_Signal 
tmm:SG:FO10_Signal 
tmm:SG:FO11_Signal 
tmm:SG:FO12_Signal 
tmm:SG:FO13_Signal 
tmm:SG:FO14_Signal 
tmm:SG:FO15_Signal 
tmm:SG:FO16_Signal 
tmm:SG:FO17_Signal 
tmm:SG:FO18_Signal 
tmm:SG:FO19_Signal 
tmm:SG:FO20_Signal 
tmm:SG:FO21_Signal 
tmm:SG:FO22_Signal 
tmm:SG:FO23_Signal 
tmm:SG:FO24_Signal 
tmm:SG:circuit_desc 
tmm:SG:50MHZ_CLOCK_desc 
tmm:SG:20MHZ_CLOCK_desc 
tmm:SG:10MHZ_CLOCK_desc 
tmm:SG:VAR_CLOCK_desc 
tmm:SG:HW_OR-1_desc 
tmm:SG:HW_OR-2_desc 
tmm:SG:streamMux 0
tmm:SG:FO9Mux 0
tmm:SG:FO10Mux 0
tmm:SG:FO11Mux 0
tmm:SG:FO12Mux 0
tmm:SG:FO24Mux 0
tmm:SG:clock2desiredFreq 50
tmm:SG:clock3desiredFreq 20
tmm:SG:clock4desiredFreq 10
tmm:SG:clock5desiredFreq 250
tmm:SG:clock6desiredFreq 250
tmm:SG:clock1Config.D 0
tmm:SG:In_1Do.OUT 
tmm:SG:In_2Do.OUT 
tmm:SG:In_3Do.OUT 
tmm:SG:In_4Do.OUT 
tmm:SG:In_5Do.OUT 
tmm:SG:In_6Do.OUT 
tmm:SG:In_7Do.OUT 
tmm:SG:In_8Do.OUT 
tmm:SG:In_9Do.OUT 
tmm:SG:In_10Do.OUT 
tmm:SG:In_11Do.OUT 
tmm:SG:In_12Do.OUT 
tmm:SG:In_13Do.OUT 
tmm:SG:In_14Do.OUT 
tmm:SG:In_15Do.OUT 
tmm:SG:In_16Do.OUT 
tmm:SG:Out_1Do.OUT 
tmm:SG:Out_2Do.OUT 
tmm:SG:Out_3Do.OUT 
tmm:SG:Out_4Do.OUT 
tmm:SG:Out_5Do.OUT 
tmm:SG:Out_6Do.OUT 
tmm:SG:Out_7Do.OUT 
tmm:SG:Out_8Do.OUT 
tmm:SG:Out_9Do.OUT 
tmm:SG:Out_10Do.OUT 
tmm:SG:Out_11Do.OUT 
tmm:SG:Out_12Do.OUT 
tmm:SG:Out_13Do.OUT 
tmm:SG:Out_14Do.OUT 
tmm:SG:Out_15Do.OUT 
tmm:SG:Out_16Do.OUT 
tmm:SG:In_1IntEdge 0
tmm:SG:In_2IntEdge 0
tmm:SG:In_3IntEdge 0
tmm:SG:In_4IntEdge 0
tmm:SG:In_5IntEdge 0
tmm:SG:In_6IntEdge 0
tmm:SG:In_7IntEdge 0
tmm:SG:In_8IntEdge 0
tmm:SG:In_9IntEdge 0
tmm:SG:In_10IntEdge 0
tmm:SG:In_11IntEdge 0
tmm:SG:In_12IntEdge 0
tmm:SG:In_13IntEdge 0
tmm:SG:In_14IntEdge 0
tmm:SG:In_15IntEdge 0
tmm:SG:In_16IntEdge 0
tmm:SG:Out_1IntEdge 0
tmm:SG:Out_2IntEdge 0
tmm:SG:Out_3IntEdge 0
tmm:SG:Out_4IntEdge 0
tmm:SG:Out_5IntEdge 0
tmm:SG:Out_6IntEdge 0
tmm:SG:Out_7IntEdge 0
tmm:SG:Out_8IntEdge 0
tmm:SG:Out_9IntEdge 0
tmm:SG:Out_10IntEdge 0
tmm:SG:Out_11IntEdge 0
tmm:SG:Out_12IntEdge 0
tmm:SG:Out_13IntEdge 0
tmm:SG:Out_14IntEdge 0
tmm:SG:Out_15IntEdge 0
tmm:SG:Out_16IntEdge 0
tmm:SG:busy1.OUT 
tmm:SG:busy1.FLNK 0
tmm:SG:busy2.OUT 
tmm:SG:busy2.FLNK 0
tmm:SG:pulseOut.OUT 
tmm:SG:npulseOut.OUT 
tmm:SG:clock1.OUT 
tmm:SG:clock1.SCAN 0
tmm:SG:clock2.OUT 
tmm:SG:clock2.SCAN 0
tmm:SG:sseq1.SCAN 0
tmm:SG:sseq1.DESC 
tmm:SG:sseq1.PREC 0
tmm:SG:sseq1.DLY1 0
tmm:SG:sseq1.DOL1 
tmm:SG:sseq1.DO1 1
tmm:SG:sseq1.STR1 1!
tmm:SG:sseq1.LNK1 tmm:SG:BUFFER-2_IN_Signal PP NMS
tmm:SG:sseq1.WAIT1 0
tmm:SG:sseq1.DLY2 0
tmm:SG:sseq1.DOL2 
tmm:SG:sseq1.DO2 1
tmm:SG:sseq1.STR2 1
tmm:SG:sseq1.LNK2 tmm:SG:BUFFER-1_IN_Signal PP NMS
tmm:SG:sseq1.WAIT2 0
tmm:SG:sseq1.DLY3 1
tmm:SG:sseq1.DOL3 
tmm:SG:sseq1.DO3 0
tmm:SG:sseq1.STR3 0
tmm:SG:sseq1.LNK3 tmm:SG:BUFFER-1_IN_Signal PP NMS
tmm:SG:sseq1.WAIT3 0
tmm:SG:sseq1.DLY4 0
tmm:SG:sseq1.DOL4 
tmm:SG:sseq1.DO4 0
tmm:SG:sseq1.STR4 0
tmm:SG:sseq1.LNK4 
tmm:SG:sseq1.WAIT4 0
tmm:SG:sseq1.DLY5 0
tmm:SG:sseq1.DOL5 
tmm:SG:sseq1.DO5 0
tmm:SG:sseq1.STR5 0
tmm:SG:sseq1.LNK5 
tmm:SG:sseq1.WAIT5 0
tmm:SG:sseq1.DLY6 0
tmm:SG:sseq1.DOL6 
tmm:SG:sseq1.DO6 0
tmm:SG:sseq1.STR6 0
tmm:SG:sseq1.LNK6 
tmm:SG:sseq1.WAIT6 0
tmm:SG:sseq1.DLY7 0
tmm:SG:sseq1.DOL7 
tmm:SG:sseq1.DO7 0
tmm:SG:sseq1.STR7 0
tmm:SG:sseq1.LNK7 
tmm:SG:sseq1.WAIT7 0
tmm:SG:sseq1.DLY8 0
tmm:SG:sseq1.DOL8 
tmm:SG:sseq1.DO8 0
tmm:SG:sseq1.STR8 0
tmm:SG:sseq1.LNK8 
tmm:SG:sseq1.WAIT8 0
tmm:SG:sseq1.DLY9 0
tmm:SG:sseq1.DOL9 
tmm:SG:sseq1.DO9 0
tmm:SG:sseq1.STR9 0
tmm:SG:sseq1.LNK9 
tmm:SG:sseq1.WAIT9 0
tmm:SG:sseq1.DLYA 0
tmm:SG:sseq1.DOLA 
tmm:SG:sseq1.DOA 0
tmm:SG:sseq1.STRA 0
tmm:SG:sseq1.LNKA 
tmm:SG:sseq1.WAITA 0
tmm:SG:sseq1.FLNK 0
tmm:SG:sseq1.SELL 
tmm:SG:sseq1.SELN 1
tmm:SG:sseq1.SELM 0
tmm:SG:sseq2.SCAN 0
tmm:SG:sseq2.DESC 
tmm:SG:sseq2.PREC 0
tmm:SG:sseq2.DLY1 0
tmm:SG:sseq2.DOL1 
tmm:SG:sseq2.DO1 0
tmm:SG:sseq2.STR1 0
tmm:SG:sseq2.LNK1 
tmm:SG:sseq2.WAIT1 0
tmm:SG:sseq2.DLY2 0
tmm:SG:sseq2.DOL2 
tmm:SG:sseq2.DO2 0
tmm:SG:sseq2.STR2 0
tmm:SG:sseq2.LNK2 
tmm:SG:sseq2.WAIT2 0
tmm:SG:sseq2.DLY3 0
tmm:SG:sseq2.DOL3 
tmm:SG:sseq2.DO3 0
tmm:SG:sseq2.STR3 0
tmm:SG:sseq2.LNK3 
tmm:SG:sseq2.WAIT3 0
tmm:SG:sseq2.DLY4 0
tmm:SG:sseq2.DOL4 
tmm:SG:sseq2.DO4 0
tmm:SG:sseq2.STR4 0
tmm:SG:sseq2.LNK4 
tmm:SG:sseq2.WAIT4 0
tmm:SG:sseq2.DLY5 0
tmm:SG:sseq2.DOL5 
tmm:SG:sseq2.DO5 0
tmm:SG:sseq2.STR5 0
tmm:SG:sseq2.LNK5 
tmm:SG:sseq2.WAIT5 0
tmm:SG:sseq2.DLY6 0
tmm:SG:sseq2.DOL6 
tmm:SG:sseq2.DO6 0
tmm:SG:sseq2.STR6 0
tmm:SG:sseq2.LNK6 
tmm:SG:sseq2.WAIT6 0
tmm:SG:sseq2.DLY7 0
tmm:SG:sseq2.DOL7 
tmm:SG:sseq2.DO7 0
tmm:SG:sseq2.STR7 0
tmm:SG:sseq2.LNK7 
tmm:SG:sseq2.WAIT7 0
tmm:SG:sseq2.DLY8 0
tmm:SG:sseq2.DOL8 
tmm:SG:sseq2.DO8 0
tmm:SG:sseq2.STR8 0
tmm:SG:sseq2.LNK8 
tmm:SG:sseq2.WAIT8 0
tmm:SG:sseq2.DLY9 0
tmm:SG:sseq2.DOL9 
tmm:SG:sseq2.DO9 0
tmm:SG:sseq2.STR9 0
tmm:SG:sseq2.LNK9 
tmm:SG:sseq2.WAIT9 0
tmm:SG:sseq2.DLYA 0
tmm:SG:sseq2.DOLA 
tmm:SG:sseq2.DOA 0
tmm:SG:sseq2.STRA 0
tmm:SG:sseq2.LNKA 
tmm:SG:sseq2.WAITA 0
tmm:SG:sseq2.FLNK 0
tmm:SG:sseq2.SELL 
tmm:SG:sseq2.SELN 1
tmm:SG:sseq2.SELM 0
<END>
