//*****************************************************************************
// MIPS-Lite verilog model
// Correct Design 
//
// globals.v
//


// Updates by: Ilya Wagner and Valeria Bertacco
//             The University of Michigan
//
//    Disclaimer: the authors do not warrant or assume any legal liability
//    or responsibility for the accuracy, completeness, or usefulness of
//    this software, nor for any damage derived by its use.

//*****************************************************************************

//*****************************************************************************
// All other parameters defined in DLX_correct/globals.v
//*****************************************************************************

`define FF_clk_bug	cpu_bug.CLK

//*****************************************************************************
