<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ecompass: Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ecompass
   &#160;<span id="projectnumber">version1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_b56e6b5a19593d5c884fbb78b4ff5629.html">STM32L1xx</a></li><li class="navelem"><a class="el" href="dir_fb4261f38be7d1186c73003c855b783e.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32l152xe.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l152xe_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __STM32L152xE_H</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __STM32L152xE_H</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">   66</a></span>&#160;<span class="preprocessor">#define __CM3_REV                 0x200U </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   67</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             1U     </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   68</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4U     </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   69</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0U     </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   85</a></span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ******************************************************/</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   88</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a>                    = -5,     </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   94</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   95</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/******  STM32L specific Interrupt Numbers ***********************************************************/</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8a4820524e679a24d26b662217878bd">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8a4820524e679a24d26b662217878bd">TAMPER_STAMP_IRQn</a>           = 2,      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                   = 18,     </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a>                 = 19,     </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a>                 = 20,     </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd">DAC_IRQn</a>                    = 21,     </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a>                   = 22,     </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a>                    = 24,     </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af7dd6ab0916846014b6ab0b0268ea66b">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af7dd6ab0916846014b6ab0b0268ea66b">TIM9_IRQn</a>                   = 25,     </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a685a55b2faf733279cc119cb226414ab">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a685a55b2faf733279cc119cb226414ab">TIM10_IRQn</a>                  = 26,     </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa6029fc5b60dd418567194c5190eb4e">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa6029fc5b60dd418567194c5190eb4e">TIM11_IRQn</a>                  = 27,     </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  128</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">  129</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  130</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  131</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  132</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  133</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  134</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  135</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  136</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  137</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">  138</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  139</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  140</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4999a6402308f49bffd5e9df72d74ba4">  141</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4999a6402308f49bffd5e9df72d74ba4">USB_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">  142</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a>                   = 43,     </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">  143</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 44,     </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">  144</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 46,     </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">  145</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 47,     </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">  146</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 48,     </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">  147</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 49,     </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">  148</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 50,     </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">  149</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 51,     </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">  150</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 52,     </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">  151</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a>          = 53,     </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">  152</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a>          = 54,     </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d8e5345fd5bd531ec1ac689a75bdb5e">  153</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d8e5345fd5bd531ec1ac689a75bdb5e">COMP_ACQ_IRQn</a>               = 56      </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm3_8h.html">core_cm3.h</a>&quot;</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__stm32l1xx_8h.html">system_stm32l1xx.h</a>&quot;</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  172</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">  174</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">SR</a>;           </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">  175</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">CR1</a>;          </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">  176</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>;          </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a73009a8122fcc628f467a4e997109347">  177</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a73009a8122fcc628f467a4e997109347">SMPR1</a>;        </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9e68fe36c4c8fbbac294b5496ccf7130">  178</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9e68fe36c4c8fbbac294b5496ccf7130">SMPR2</a>;        </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#abd2c17178853fe4ec3491bab206042d8">  179</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#abd2c17178853fe4ec3491bab206042d8">SMPR3</a>;        </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aa005e656f528aaad28d70d61c9db9b81">  180</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#aa005e656f528aaad28d70d61c9db9b81">JOFR1</a>;        </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aa20f76044c11042dde41c1060853fb82">  181</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#aa20f76044c11042dde41c1060853fb82">JOFR2</a>;        </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae9c78142f6edf8122384263878d09015">  182</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ae9c78142f6edf8122384263878d09015">JOFR3</a>;        </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a92f5c1a5aaa8b286317f923482e09d35">  183</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a92f5c1a5aaa8b286317f923482e09d35">JOFR4</a>;        </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a297ac2d83a1837bfdc0333474b977de0">  184</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a297ac2d83a1837bfdc0333474b977de0">HTR</a>;          </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#afdaf8050fb01739206a92c9ad610f396">  185</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#afdaf8050fb01739206a92c9ad610f396">LTR</a>;          </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">  186</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">SQR1</a>;         </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a6b6e55e6c667042e5a46a76518b73d5a">  187</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a6b6e55e6c667042e5a46a76518b73d5a">SQR2</a>;         </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a51dbdba74c4d3559157392109af68fc6">  188</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a51dbdba74c4d3559157392109af68fc6">SQR3</a>;         </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab66c9816c1ca151a6ec728ec55655264">  189</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab66c9816c1ca151a6ec728ec55655264">SQR4</a>;         </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9cc66bea4b86f1312a7b34f931c3895a">  190</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9cc66bea4b86f1312a7b34f931c3895a">SQR5</a>;         </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">  191</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">JSQR</a>;         </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">  192</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">JDR1</a>;         </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a898b87cab4f099bcca981cc4c9318b51">  193</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a898b87cab4f099bcca981cc4c9318b51">JDR2</a>;         </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a40999cd0a255ef62b2340e2726695063">  194</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a40999cd0a255ef62b2340e2726695063">JDR3</a>;         </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#abae6e9d688b16ef350878998f5e21c0b">  195</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#abae6e9d688b16ef350878998f5e21c0b">JDR4</a>;         </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">  196</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a>;           </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#afaad4e722a535b9881668f07b898daa2">  197</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#afaad4e722a535b9881668f07b898daa2">SMPR0</a>;        </div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html">  200</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">  202</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">CSR</a>;          </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">  203</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">CCR</a>;          </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___type_def.html">  210</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___type_def.html#ab894a4f70da24aa3c39b2c9a3790cbf8">  212</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_o_m_p___type_def.html#ab894a4f70da24aa3c39b2c9a3790cbf8">CSR</a>;         </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;} <a class="code" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___common___type_def.html">  215</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;{</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___common___type_def.html#ab5d98b35671e3c035bdf64e8b4a0528c">  217</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_o_m_p___common___type_def.html#ab5d98b35671e3c035bdf64e8b4a0528c">CSR</a>;         </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;} <a class="code" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  224</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef">  226</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef">DR</a>;           </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a">  227</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a">IDR</a>;          </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c">  228</a></span>&#160;  uint8_t       <a class="code" href="struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c">RESERVED0</a>;    </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d">  229</a></span>&#160;  uint16_t      <a class="code" href="struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d">RESERVED1</a>;    </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#af33fa5c173e1c102e6d0242fe60e569f">  230</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#af33fa5c173e1c102e6d0242fe60e569f">CR</a>;           </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html">  237</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;{</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">  239</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">CR</a>;           </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a4ccb66068a1ebee1179574dda20206b6">  240</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a4ccb66068a1ebee1179574dda20206b6">SWTRIGR</a>;      </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5">  241</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5">DHR12R1</a>;      </div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a5eb63912e39085e3e13d64bdb0cf38bd">  242</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a5eb63912e39085e3e13d64bdb0cf38bd">DHR12L1</a>;      </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a3a382d341fb608a04390bacb8c00b0f0">  243</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a3a382d341fb608a04390bacb8c00b0f0">DHR8R1</a>;       </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ab1f777540c487c26bf27e6fa37a644cc">  244</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#ab1f777540c487c26bf27e6fa37a644cc">DHR12R2</a>;      </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a9f612b6b3e065e810e5a2fb254d6a40b">  245</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a9f612b6b3e065e810e5a2fb254d6a40b">DHR12L2</a>;      </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a3b096b71656f8fb32cd18b4c8b1d2334">  246</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a3b096b71656f8fb32cd18b4c8b1d2334">DHR8R2</a>;       </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#affa5cc9fe0cc9eb594d703bdc9d9abd9">  247</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#affa5cc9fe0cc9eb594d703bdc9d9abd9">DHR12RD</a>;      </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aea4d055e3697999b44cdcf2702d79d40">  248</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#aea4d055e3697999b44cdcf2702d79d40">DHR12LD</a>;      </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a03f8d95bbf0ce3a53cb79506d5bf995a">  249</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a03f8d95bbf0ce3a53cb79506d5bf995a">DHR8RD</a>;       </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a50b4f0b0d2a376f729c8d7acf47864c3">  250</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a50b4f0b0d2a376f729c8d7acf47864c3">DOR1</a>;         </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a1bde8391647d6422b39ab5ba4f13848b">  251</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a1bde8391647d6422b39ab5ba4f13848b">DOR2</a>;         </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a1d3fd83d6ed8b2d90b471db4509b0e70">  252</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a1d3fd83d6ed8b2d90b471db4509b0e70">SR</a>;           </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html">  259</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f">  261</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f">IDCODE</a>;       </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a15981828f2b915d38570cf6684e99a53">  262</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a15981828f2b915d38570cf6684e99a53">CR</a>;           </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#aac341c7e09cd5224327eeb7d9f122bed">  263</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#aac341c7e09cd5224327eeb7d9f122bed">APB1FZ</a>;       </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a011f892d86367dbe786964b14bc515a6">  264</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a011f892d86367dbe786964b14bc515a6">APB2FZ</a>;       </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html">  271</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;{</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">  273</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">CCR</a>;          </div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">  274</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">CNDTR</a>;        </div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">  275</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">CPAR</a>;         </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">  276</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">CMAR</a>;         </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">  279</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;{</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">  281</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>;          </div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">  282</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">IFCR</a>;         </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  289</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;{</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a17d061db586d4a5aa646b68495a8e6a4">  291</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a17d061db586d4a5aa646b68495a8e6a4">IMR</a>;          </div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a9c5bff67bf9499933959df7eb91a1bd6">  292</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a9c5bff67bf9499933959df7eb91a1bd6">EMR</a>;          </div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675">  293</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675">RTSR</a>;         </div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#aee667dc148250bbf37fdc66dc4a9874d">  294</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#aee667dc148250bbf37fdc66dc4a9874d">FTSR</a>;         </div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a5c1f538e64ee90918cd158b808f5d4de">  295</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a5c1f538e64ee90918cd158b808f5d4de">SWIER</a>;        </div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a">  296</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a">PR</a>;           </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html">  302</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;{</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aaf432a8a8948613f4f66fcace5d2e5fe">  304</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#aaf432a8a8948613f4f66fcace5d2e5fe">ACR</a>;          </div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a58afa3377dd5f4ffa93eb3da4c653cba">  305</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a58afa3377dd5f4ffa93eb3da4c653cba">PECR</a>;         </div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a17d6fcde53db4cb932b3fbfe08235b31">  306</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a17d6fcde53db4cb932b3fbfe08235b31">PDKEYR</a>;       </div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a3c470f54858e246365f56e5fe4d2a618">  307</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a3c470f54858e246365f56e5fe4d2a618">PEKEYR</a>;       </div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a98a43d6cc0dfca44214d5e78115e8c51">  308</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a98a43d6cc0dfca44214d5e78115e8c51">PRGKEYR</a>;      </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab">  309</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab">OPTKEYR</a>;      </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a52c4943c64904227a559bf6f14ce4de6">  310</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a52c4943c64904227a559bf6f14ce4de6">SR</a>;           </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a24dece1e3b3185456afe34c3dc6add2e">  311</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a24dece1e3b3185456afe34c3dc6add2e">OBR</a>;          </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a8f94f0938663804b2d9de2002a4e7e67">  312</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a8f94f0938663804b2d9de2002a4e7e67">WRPR1</a>;        </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a687f734afedcd12821de90664b55a542">  313</a></span>&#160;  uint32_t   RESERVED[23];    </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a79b0e64b11e40d304573f0b501355aab">  314</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a79b0e64b11e40d304573f0b501355aab">WRPR2</a>;        </div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ac04bb0c39c1419d049cb23e2c18240b3">  315</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#ac04bb0c39c1419d049cb23e2c18240b3">WRPR3</a>;        </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ab49b7f13f436cf3909e256646e330b78">  316</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#ab49b7f13f436cf3909e256646e330b78">WRPR4</a>;        </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html">  322</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;{</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a431dc8b09670085199c380017243c0ea">  324</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_b___type_def.html#a431dc8b09670085199c380017243c0ea">RDP</a>;              </div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a21dbc215f1bc3a7b2d26538a7a5fdfdd">  325</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_b___type_def.html#a21dbc215f1bc3a7b2d26538a7a5fdfdd">USER</a>;             </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a6db927d69c0fa4753d732278702f5ba1">  326</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_b___type_def.html#a6db927d69c0fa4753d732278702f5ba1">WRP01</a>;            </div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#acaba2c9c4bd8bebe7b72f8ffc0bee63d">  327</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_b___type_def.html#acaba2c9c4bd8bebe7b72f8ffc0bee63d">WRP23</a>;            </div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a7e9fb00f640fdadfa2142c85b562467e">  328</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_b___type_def.html#a7e9fb00f640fdadfa2142c85b562467e">WRP45</a>;            </div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#aeee96ac5e2dea75ccaec85ef502ec441">  329</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_b___type_def.html#aeee96ac5e2dea75ccaec85ef502ec441">WRP67</a>;            </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a47af06105b059a6968c01b5c33e77f5c">  330</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_b___type_def.html#a47af06105b059a6968c01b5c33e77f5c">WRP89</a>;            </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a654f411ab93f1115801fae502576f983">  331</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_b___type_def.html#a654f411ab93f1115801fae502576f983">WRP1011</a>;          </div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a22d91a18274506e15be55d3a2f47ae97">  332</a></span>&#160;  uint32_t   RESERVED[24];        </div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a18778e034221d6d0faf533b0304c6ab6">  333</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_b___type_def.html#a18778e034221d6d0faf533b0304c6ab6">WRP1213</a>;          </div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a099ecaa23da9e2aa5da40e7d8cacc2fc">  334</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_b___type_def.html#a099ecaa23da9e2aa5da40e7d8cacc2fc">WRP1415</a>;          </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___type_def.html">  340</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___type_def.html#aa3123f8a6ca8605b6687b9ee3f11e8ef">  342</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_p_a_m_p___type_def.html#aa3123f8a6ca8605b6687b9ee3f11e8ef">CSR</a>;          </div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___type_def.html#a6a80544bc693d9c51045b3652c43fd22">  343</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_p_a_m_p___type_def.html#a6a80544bc693d9c51045b3652c43fd22">OTR</a>;          </div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___type_def.html#a285131c897741d5290937f8f4f297e08">  344</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_p_a_m_p___type_def.html#a285131c897741d5290937f8f4f297e08">LPOTR</a>;        </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;} <a class="code" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___common___type_def.html">  347</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;{</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___common___type_def.html#a97a88e56aeda9139ce5f97e5358aa33a">  349</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_p_a_m_p___common___type_def.html#a97a88e56aeda9139ce5f97e5358aa33a">CSR</a>;          </div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="struct_o_p_a_m_p___common___type_def.html#a2a4a84fec9ac7511fedd4a1f7235e793">  350</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_o_p_a_m_p___common___type_def.html#a2a4a84fec9ac7511fedd4a1f7235e793">OTR</a>;          </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;} <a class="code" href="struct_o_p_a_m_p___common___type_def.html">OPAMP_Common_TypeDef</a>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html">  357</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;{</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ac2505d096b6b650f1647b8e0ff8b196b">  359</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#ac2505d096b6b650f1647b8e0ff8b196b">MODER</a>;        </div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f">  360</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f">OTYPER</a>;       </div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6">  361</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6">OSPEEDR</a>;      </div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e">  362</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e">PUPDR</a>;        </div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96">  363</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96">IDR</a>;          </div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b">  364</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b">ODR</a>;          </div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#acd6f21e08912b484c030ca8b18e11cd6">  365</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#acd6f21e08912b484c030ca8b18e11cd6">BSRR</a>;         </div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e">  366</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e">LCKR</a>;         </div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2245603433e102f0fd8a85f7de020755">  367</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];       </div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#aab918bfbfae459789db1fd0b220c7f21">  368</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#aab918bfbfae459789db1fd0b220c7f21">BRR</a>;          </div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html">  375</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;{</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a85b9d3df2274b730327b181c402a7bf5">  377</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#a85b9d3df2274b730327b181c402a7bf5">MEMRMP</a>;       </div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ab5c47c570566cb8ff9d0436c17cc9241">  378</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#ab5c47c570566cb8ff9d0436c17cc9241">PMC</a>;          </div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a66a06b3aab7ff5c8fa342f7c1994bf7d">  379</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];    </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;} <a class="code" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  386</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;{</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">  388</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">CR1</a>;          </div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">  389</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">CR2</a>;          </div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f">  390</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f">OAR1</a>;         </div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1">  391</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1">OAR2</a>;         </div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5c1beaa4935359da1c8f0ceb287f90be">  392</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a5c1beaa4935359da1c8f0ceb287f90be">DR</a>;           </div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a639be124227c03bb3f5fe0e7faf84995">  393</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a639be124227c03bb3f5fe0e7faf84995">SR1</a>;          </div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ac509048af4b9ac67c808d584fdbc712e">  394</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#ac509048af4b9ac67c808d584fdbc712e">SR2</a>;          </div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a4d81b61d23a54d0d1e28646c3bb9aac5">  395</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a4d81b61d23a54d0d1e28646c3bb9aac5">CCR</a>;          </div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a9f1a5aee4a26b2fb30e08f88586c436d">  396</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a9f1a5aee4a26b2fb30e08f88586c436d">TRISE</a>;        </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html">  403</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;{</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a63089aaa5f4ad34ee2677ebcdee49cd9">  405</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a63089aaa5f4ad34ee2677ebcdee49cd9">KR</a>;           </div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d">  406</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d">PR</a>;           </div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532">  407</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532">RLR</a>;          </div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a9bbfbe921f2acfaf58251849bd0a511c">  408</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a9bbfbe921f2acfaf58251849bd0a511c">SR</a>;           </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html">  415</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;{</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#a10f3d5e534f8a6f59a2dcf9d897fba22">  417</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_c_d___type_def.html#a10f3d5e534f8a6f59a2dcf9d897fba22">CR</a>;        </div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#a3caccc4b0b894d7b27ed5a4d508154ea">  418</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_c_d___type_def.html#a3caccc4b0b894d7b27ed5a4d508154ea">FCR</a>;       </div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#ad54495b57709dac1909e1f90d147606b">  419</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_c_d___type_def.html#ad54495b57709dac1909e1f90d147606b">SR</a>;        </div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#a426998a4ef847067fbc78606e2464e4b">  420</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_c_d___type_def.html#a426998a4ef847067fbc78606e2464e4b">CLR</a>;       </div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#a556dfa8484476079c2ab593766754d02">  421</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d___type_def.html#a556dfa8484476079c2ab593766754d02">RESERVED</a>;       </div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#adc6718425566b14d2201d6623b91dee4">  422</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAM[16];   </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;} <a class="code" href="struct_l_c_d___type_def.html">LCD_TypeDef</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html">  429</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">  431</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_w_r___type_def.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">CR</a>;   </div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ae17097e69c88b6c00033d6fb84a8182b">  432</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_w_r___type_def.html#ae17097e69c88b6c00033d6fb84a8182b">CSR</a>;  </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html">  439</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;{</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">  441</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">CR</a>;            </div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a5aa77c68f2409fff241e949f3d6129b5">  442</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a5aa77c68f2409fff241e949f3d6129b5">ICSCR</a>;         </div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">  443</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">CFGR</a>;          </div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">  444</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">CIR</a>;           </div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a46a098b026c5e85770e7a7f05a35d49c">  445</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a46a098b026c5e85770e7a7f05a35d49c">AHBRSTR</a>;       </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">  446</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">APB2RSTR</a>;      </div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a600f4d6d592f43edb2fc653c5cba023a">  447</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a600f4d6d592f43edb2fc653c5cba023a">APB1RSTR</a>;      </div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#abaebc9204bbc1708356435a5a01e70eb">  448</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#abaebc9204bbc1708356435a5a01e70eb">AHBENR</a>;        </div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">  449</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">APB2ENR</a>;       </div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#aec7622ba90341c9faf843d9ee54a759f">  450</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#aec7622ba90341c9faf843d9ee54a759f">APB1ENR</a>;       </div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a5a89bd730b7710a0e24d068cb6e4c90f">  451</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a5a89bd730b7710a0e24d068cb6e4c90f">AHBLPENR</a>;      </div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7e46c65220f00a6858a5b35b74a37b51">  452</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a7e46c65220f00a6858a5b35b74a37b51">APB2LPENR</a>;     </div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a5c8e710c40b642dcbf296201a7ecb2da">  453</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a5c8e710c40b642dcbf296201a7ecb2da">APB1LPENR</a>;     </div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">  454</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">CSR</a>;           </div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html">  461</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;{</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#adb5a93377d850e81160dc037c5995029">  463</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#adb5a93377d850e81160dc037c5995029">ICR</a>;        </div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a0e22b5b4cb660a876e185c9c2225f45f">  464</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a0e22b5b4cb660a876e185c9c2225f45f">ASCR1</a>;      </div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#aeef72e9f5e1d864dde15d636219ac58d">  465</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#aeef72e9f5e1d864dde15d636219ac58d">ASCR2</a>;      </div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a807f9b63b7cb1357354fb8f7e07bfbb0">  466</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a807f9b63b7cb1357354fb8f7e07bfbb0">HYSCR1</a>;     </div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a2b8a23d4df42b1d0ca4d902e1f13a61d">  467</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a2b8a23d4df42b1d0ca4d902e1f13a61d">HYSCR2</a>;     </div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a0dd74384be92e97899cb4d7477962d50">  468</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a0dd74384be92e97899cb4d7477962d50">HYSCR3</a>;     </div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#ad54de1fa4e48c8bd79e0afcfeb2bac27">  469</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#ad54de1fa4e48c8bd79e0afcfeb2bac27">HYSCR4</a>;     </div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a4063fdb02d5f7c244eebacfb5ece688b">  470</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a4063fdb02d5f7c244eebacfb5ece688b">ASMR1</a>;      </div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#ae81ea65b0b1754359eb5255746373440">  471</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#ae81ea65b0b1754359eb5255746373440">CMR1</a>;       </div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#adb8dc783b491b761709af5dccadc146c">  472</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#adb8dc783b491b761709af5dccadc146c">CICR1</a>;      </div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a84ae96e8e67a2e25231c369ec3ce64fd">  473</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a84ae96e8e67a2e25231c369ec3ce64fd">ASMR2</a>;      </div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a404abfb80f04249dbbcd2beffe6565cf">  474</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a404abfb80f04249dbbcd2beffe6565cf">CMR2</a>;       </div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#ab3cf44093000cbee15ecd8a1f4d72a76">  475</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#ab3cf44093000cbee15ecd8a1f4d72a76">CICR2</a>;      </div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a5a0e73266695441ad0ff3e4c03d4ea1e">  476</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a5a0e73266695441ad0ff3e4c03d4ea1e">ASMR3</a>;      </div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#ada63b9af8e49cf86f4f5f84daf478681">  477</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#ada63b9af8e49cf86f4f5f84daf478681">CMR3</a>;       </div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a19be14627876a809ff22635b08c36c00">  478</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a19be14627876a809ff22635b08c36c00">CICR3</a>;      </div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a266d53ada048f0f62a78809fcd63637c">  479</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a266d53ada048f0f62a78809fcd63637c">ASMR4</a>;      </div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#ab315f735e34d8cf08f237985c14189de">  480</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#ab315f735e34d8cf08f237985c14189de">CMR4</a>;       </div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#afc3328085320fa08ef3da923ad8de58b">  481</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#afc3328085320fa08ef3da923ad8de58b">CICR4</a>;      </div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#addceda51c65c2dd65358b57d2bfe427f">  482</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#addceda51c65c2dd65358b57d2bfe427f">ASMR5</a>;      </div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#a8420afd46307f2496b891ace29b83d75">  483</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#a8420afd46307f2496b891ace29b83d75">CMR5</a>;       </div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="struct_r_i___type_def.html#ae7eaf8edd5c94b81df8de1200a0c66b9">  484</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_i___type_def.html#ae7eaf8edd5c94b81df8de1200a0c66b9">CICR5</a>;      </div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;} <a class="code" href="struct_r_i___type_def.html">RI_TypeDef</a>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  490</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;{</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2e8783857f8644a4eb80ebc51e1cba42">  492</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2e8783857f8644a4eb80ebc51e1cba42">TR</a>;         </div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96">  493</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96">DR</a>;         </div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">  494</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">CR</a>;         </div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78">  495</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78">ISR</a>;        </div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a">  496</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a">PRER</a>;       </div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad93017bb0a778a2aad9cd71211fc770a">  497</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ad93017bb0a778a2aad9cd71211fc770a">WUTR</a>;       </div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2403d29b2bfffb734ebef6642c0d2724">  498</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2403d29b2bfffb734ebef6642c0d2724">CALIBR</a>;     </div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">  499</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">ALRMAR</a>;     </div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a9816616e1f00955c8982469d0dd9c953">  500</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a9816616e1f00955c8982469d0dd9c953">ALRMBR</a>;     </div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad54765af56784498a3ae08686b79a1ff">  501</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ad54765af56784498a3ae08686b79a1ff">WPR</a>;        </div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aefbd38be87117d1fced289bf9c534414">  502</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aefbd38be87117d1fced289bf9c534414">SSR</a>;        </div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6082856c9191f5003b6163c0d3afcaff">  503</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6082856c9191f5003b6163c0d3afcaff">SHIFTR</a>;     </div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1ddbb2a5eaa54ff43835026dec99ae1c">  504</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a1ddbb2a5eaa54ff43835026dec99ae1c">TSTR</a>;       </div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aa4633dbcdb5dd41a714020903fd67c82">  505</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aa4633dbcdb5dd41a714020903fd67c82">TSDR</a>;       </div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">  506</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">TSSSR</a>;      </div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">  507</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">CALR</a>;       </div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a498ecce9715c916dd09134fddd0072c0">  508</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a498ecce9715c916dd09134fddd0072c0">TAFCR</a>;      </div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">  509</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">ALRMASSR</a>;   </div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a249009cd672e7bcd52df1a41de4619e1">  510</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a249009cd672e7bcd52df1a41de4619e1">ALRMBSSR</a>;   </div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a09936292ef8d82974b55a03a1080534e">  511</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___type_def.html#a09936292ef8d82974b55a03a1080534e">RESERVED7</a>;       </div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab32c76ca1f3bd0f0f46d42c2dfa74524">  512</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab32c76ca1f3bd0f0f46d42c2dfa74524">BKP0R</a>;      </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5439bfca3708c6b8be6a74626f06111f">  513</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5439bfca3708c6b8be6a74626f06111f">BKP1R</a>;      </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aa845c401b24d2ef1049f489f26d35626">  514</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aa845c401b24d2ef1049f489f26d35626">BKP2R</a>;      </div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac3802c3b17482a0667fb34ddd1863434">  515</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac3802c3b17482a0667fb34ddd1863434">BKP3R</a>;      </div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6131b2f2896c122cf223206e4cfd2bd0">  516</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6131b2f2896c122cf223206e4cfd2bd0">BKP4R</a>;      </div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a0f3a33de81247ec5729e400a1261f917">  517</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a0f3a33de81247ec5729e400a1261f917">BKP5R</a>;      </div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a766e2071c5826e3a299ae1cd5bbf06f7">  518</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a766e2071c5826e3a299ae1cd5bbf06f7">BKP6R</a>;      </div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a9934af6ae6b3f5660204d48ceb2f3192">  519</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a9934af6ae6b3f5660204d48ceb2f3192">BKP7R</a>;      </div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a0e7fca11f1c953270ee0ee6028860add">  520</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a0e7fca11f1c953270ee0ee6028860add">BKP8R</a>;      </div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abadf1ac26350bf00575428be6a05708b">  521</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#abadf1ac26350bf00575428be6a05708b">BKP9R</a>;      </div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5feba3d5adae3f234b3d172459163c5a">  522</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5feba3d5adae3f234b3d172459163c5a">BKP10R</a>;     </div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8fef38e1e122778601e18f5b757c037a">  523</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a8fef38e1e122778601e18f5b757c037a">BKP11R</a>;     </div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6606b5d249f923aa15ab74b382cbaf7e">  524</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6606b5d249f923aa15ab74b382cbaf7e">BKP12R</a>;     </div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a138903d4681455a660dccbaf3409263d">  525</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a138903d4681455a660dccbaf3409263d">BKP13R</a>;     </div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#adaae50f5c3213014fb9818eaee389676">  526</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#adaae50f5c3213014fb9818eaee389676">BKP14R</a>;     </div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a797f43f9cc1858baebd1799be288dff6">  527</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a797f43f9cc1858baebd1799be288dff6">BKP15R</a>;     </div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a181ad73082bde7d74010aac16bd373fc">  528</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a181ad73082bde7d74010aac16bd373fc">BKP16R</a>;     </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a90a305a8e00b357f28daef5041e5a8b1">  529</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a90a305a8e00b357f28daef5041e5a8b1">BKP17R</a>;     </div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a171288f82cab2623832de779fb435d74">  530</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a171288f82cab2623832de779fb435d74">BKP18R</a>;     </div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a993f54e8feff9254f795dfd3e000fc55">  531</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a993f54e8feff9254f795dfd3e000fc55">BKP19R</a>;     </div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a3e391ffa70a17dc5f95a841b5ec7554c">  532</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a3e391ffa70a17dc5f95a841b5ec7554c">BKP20R</a>;     </div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a170847c24f166be0939a6eaeed7eeeee">  533</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a170847c24f166be0939a6eaeed7eeeee">BKP21R</a>;     </div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a679ec46535cae5149dc4d84e7c5d985c">  534</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a679ec46535cae5149dc4d84e7c5d985c">BKP22R</a>;     </div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a7836b793c4ecc58a27733329f26550a7">  535</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a7836b793c4ecc58a27733329f26550a7">BKP23R</a>;     </div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abfe68a89c3a7c2620bb0f286d3f58eea">  536</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#abfe68a89c3a7c2620bb0f286d3f58eea">BKP24R</a>;     </div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a052e275100e4b202808fa4bbe9d5515d">  537</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a052e275100e4b202808fa4bbe9d5515d">BKP25R</a>;     </div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aaa12210df2df47a6276270a2b7b2d038">  538</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aaa12210df2df47a6276270a2b7b2d038">BKP26R</a>;     </div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5879b0d3796b1c291f64dbaa57653624">  539</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5879b0d3796b1c291f64dbaa57653624">BKP27R</a>;     </div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abd26829bfe028b5882d523e7035eb497">  540</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#abd26829bfe028b5882d523e7035eb497">BKP28R</a>;     </div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aa240211cf23c5822f4ac9c690a7a248c">  541</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#aa240211cf23c5822f4ac9c690a7a248c">BKP29R</a>;     </div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a32b51e2f18c68ea5af816d1f231b7ec6">  542</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a32b51e2f18c68ea5af816d1f231b7ec6">BKP30R</a>;     </div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4bccd0b2feecc2e2159898857bab6d89">  543</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4bccd0b2feecc2e2159898857bab6d89">BKP31R</a>;     </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  550</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;{</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">  552</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">CR1</a>;        </div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">  553</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">CR2</a>;        </div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">  554</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SR</a>;         </div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">  555</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">DR</a>;         </div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">  556</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">CRCPR</a>;      </div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">  557</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">RXCRCR</a>;     </div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">  558</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">TXCRCR</a>;     </div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">  559</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">I2SCFGR</a>;    </div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">  560</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">I2SPR</a>;      </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  566</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;{</div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">  568</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>;          </div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">  569</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>;          </div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">  570</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>;         </div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">  571</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>;         </div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">  572</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>;           </div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">  573</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">EGR</a>;          </div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">  574</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>;        </div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">  575</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">CCMR2</a>;        </div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">  576</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>;         </div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">  577</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>;          </div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">  578</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>;          </div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">  579</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>;          </div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aebbca147242a5ef58c8d5fe097df2ca5">  580</a></span>&#160;  uint32_t      <a class="code" href="struct_t_i_m___type_def.html#aebbca147242a5ef58c8d5fe097df2ca5">RESERVED12</a>;   </div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">  581</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>;         </div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">  582</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>;         </div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">  583</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>;         </div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">  584</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>;         </div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a4f1ca99eb41a95117de38bb0c66808f3">  585</a></span>&#160;  uint32_t      <a class="code" href="struct_t_i_m___type_def.html#a4f1ca99eb41a95117de38bb0c66808f3">RESERVED17</a>;   </div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">  586</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">DCR</a>;          </div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#afb7114ac49dba07ba5d250c507dbf23d">  587</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#afb7114ac49dba07ba5d250c507dbf23d">DMAR</a>;         </div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">  588</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>;           </div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html">  594</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;{</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a706005f59139b9ff8ee5755677e12bc7">  596</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a706005f59139b9ff8ee5755677e12bc7">SR</a>;         </div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a1db25b74d47af33dc4f4fe2177fc5da0">  597</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a1db25b74d47af33dc4f4fe2177fc5da0">DR</a>;         </div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">  598</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">BRR</a>;        </div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">  599</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">CR1</a>;        </div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">  600</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">CR2</a>;        </div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">  601</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">CR3</a>;        </div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">  602</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">GTPR</a>;       </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html">  609</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;{</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ac9558c2899f9540e56c8cfbca2fb3ff1">  611</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#ac9558c2899f9540e56c8cfbca2fb3ff1">EP0R</a>;            </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#abaadc15d64249004eafbed98f8d9236c">  612</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#abaadc15d64249004eafbed98f8d9236c">RESERVED0</a>;       </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a46ff092e0d02d59a9cccb770944953c4">  613</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a46ff092e0d02d59a9cccb770944953c4">EP1R</a>;            </div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a4d2d3515b92eb74072bb91990542dcb3">  614</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a4d2d3515b92eb74072bb91990542dcb3">RESERVED1</a>;       </div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a4cc338562401a6c35c89bd9ab99156c2">  615</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a4cc338562401a6c35c89bd9ab99156c2">EP2R</a>;            </div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a5e7bbbb02a304e95db0f47927613aecc">  616</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a5e7bbbb02a304e95db0f47927613aecc">RESERVED2</a>;       </div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a67c8085fd9ff7b534fb6a09ab6205012">  617</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a67c8085fd9ff7b534fb6a09ab6205012">EP3R</a>;            </div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a0c92b14da7ba0df757ff11ff20e1bc6a">  618</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a0c92b14da7ba0df757ff11ff20e1bc6a">RESERVED3</a>;       </div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a865d8a496ae0ff076e2d8794796f48ac">  619</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a865d8a496ae0ff076e2d8794796f48ac">EP4R</a>;            </div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a0fb31d18b68c68b52235c835855cd42b">  620</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a0fb31d18b68c68b52235c835855cd42b">RESERVED4</a>;       </div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a7ad4bfc3a492d1cd23aaffc9af72e174">  621</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a7ad4bfc3a492d1cd23aaffc9af72e174">EP5R</a>;            </div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aad38b822edd9ae72cf99585aad5b8e7e">  622</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#aad38b822edd9ae72cf99585aad5b8e7e">RESERVED5</a>;       </div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a2a8eba97668e6960f5c3836bdecbe210">  623</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a2a8eba97668e6960f5c3836bdecbe210">EP6R</a>;            </div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a9a81559cab1ddf49b2a028d368ad81c8">  624</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a9a81559cab1ddf49b2a028d368ad81c8">RESERVED6</a>;       </div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a2b9ef7debd928ed814c6349452a6453b">  625</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a2b9ef7debd928ed814c6349452a6453b">EP7R</a>;            </div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a189db3ab0f59be0beee041990f45439b">  626</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED7[17];   </div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a4498c5c5730133fd8f3d032333df1622">  627</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a4498c5c5730133fd8f3d032333df1622">CNTR</a>;            </div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ace8692e7bd4ee1a79268313bed47b4ba">  628</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#ace8692e7bd4ee1a79268313bed47b4ba">RESERVED8</a>;       </div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a345a18bbd483ef44e3c2530a5c7cccfb">  629</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a345a18bbd483ef44e3c2530a5c7cccfb">ISTR</a>;            </div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aefd02bb2a6dcb3fd77d3bc4c418fcdc4">  630</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#aefd02bb2a6dcb3fd77d3bc4c418fcdc4">RESERVED9</a>;       </div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aea51e93434766c9507d6a3911a0e7e91">  631</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#aea51e93434766c9507d6a3911a0e7e91">FNR</a>;             </div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ac729616a1792efd2891f8d938692071e">  632</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#ac729616a1792efd2891f8d938692071e">RESERVEDA</a>;       </div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a3a8069bbd10ce243a750f5e18346ce2e">  633</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a3a8069bbd10ce243a750f5e18346ce2e">DADDR</a>;           </div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a29a2b0fc48938cd5bc79f892546fadf3">  634</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a29a2b0fc48938cd5bc79f892546fadf3">RESERVEDB</a>;       </div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a595086949677f98d2cc1900af3f08c1c">  635</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a595086949677f98d2cc1900af3f08c1c">BTABLE</a>;          </div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a88f013eaee07f62c2138879084332de6">  636</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_b___type_def.html#a88f013eaee07f62c2138879084332de6">RESERVEDC</a>;       </div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;} <a class="code" href="struct_u_s_b___type_def.html">USB_TypeDef</a>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html">  642</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;{</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#a4caf530d45f7428c9700d9c0057135f8">  644</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#a4caf530d45f7428c9700d9c0057135f8">CR</a>;   </div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#adcd6a7e5d75022e46ce60291f4b8544c">  645</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#adcd6a7e5d75022e46ce60291f4b8544c">CFR</a>;  </div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#a15655cda4854cc794db1f27b3c0bba38">  646</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#a15655cda4854cc794db1f27b3c0bba38">SR</a>;   </div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  660</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000U)              </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga45b9071c81cb72a66e2e3195343fcb3a">  661</a></span>&#160;<span class="preprocessor">#define FLASH_EEPROM_BASE     ((uint32_t)(FLASH_BASE + 0x80000U))  </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  662</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000U)              </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  663</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000U)              </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">  664</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          ((uint32_t)0x22000000U)              </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  665</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000U)              </span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga289057b052162696849fef25b656d3d9">  666</a></span>&#160;<span class="preprocessor">#define FLASH_BANK2_BASE      ((uint32_t)0x08040000U)              </span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">  667</a></span>&#160;<span class="preprocessor">#define FLASH_BANK1_END       ((uint32_t)0x0803FFFFU)              </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab24a21b645aaab8737af5603c3d11e71">  668</a></span>&#160;<span class="preprocessor">#define FLASH_BANK2_END       ((uint32_t)0x0807FFFFU)              </span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac8cb9b66893a7c4bdff3258909af027a">  669</a></span>&#160;<span class="preprocessor">#define FLASH_EEPROM_END      ((uint32_t)0x08083FFFU)              </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">  672</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">  673</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000U)</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">  674</a></span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000U)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">  677</a></span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x00000000U)</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">  678</a></span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x00000400U)</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">  679</a></span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x00000800U)</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">  680</a></span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x00000C00U)</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">  681</a></span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x00001000U)</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">  682</a></span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x00001400U)</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750">  683</a></span>&#160;<span class="preprocessor">#define LCD_BASE              (APB1PERIPH_BASE + 0x00002400U)</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">  684</a></span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x00002800U)</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">  685</a></span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x00002C00U)</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">  686</a></span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x00003000U)</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">  687</a></span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x00003800U)</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">  688</a></span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x00003C00U)</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">  689</a></span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x00004400U)</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">  690</a></span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x00004800U)</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">  691</a></span>&#160;<span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x00004C00U)</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">  692</a></span>&#160;<span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x00005000U)</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">  693</a></span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x00005400U)</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">  694</a></span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x00005800U)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">/* USB device FS */</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">  697</a></span>&#160;<span class="preprocessor">#define USB_BASE              (APB1PERIPH_BASE + 0x00005C00U) </span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">  698</a></span>&#160;<span class="preprocessor">#define USB_PMAADDR           (APB1PERIPH_BASE + 0x00006000U) </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="comment">/* USB device FS SRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">  701</a></span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x00007000U)</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">  702</a></span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x00007400U)</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">  703</a></span>&#160;<span class="preprocessor">#define COMP_BASE             (APB1PERIPH_BASE + 0x00007C00U)</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8fdc749e6f184b3cd9b01f179af62e4c">  704</a></span>&#160;<span class="preprocessor">#define RI_BASE               (APB1PERIPH_BASE + 0x00007C04U)</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">  705</a></span>&#160;<span class="preprocessor">#define OPAMP_BASE            (APB1PERIPH_BASE + 0x00007C5CU)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">  708</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x00000000U)</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">  709</a></span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x00000400U)</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">  710</a></span>&#160;<span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x00000800U)</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">  711</a></span>&#160;<span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x00000C00U)</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">  712</a></span>&#160;<span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x00001000U)</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">  713</a></span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x00002400U)</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">  714</a></span>&#160;<span class="preprocessor">#define ADC_BASE              (APB2PERIPH_BASE + 0x00002700U)</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">  715</a></span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x00003000U)</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">  716</a></span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x00003800U)</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">  719</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHBPERIPH_BASE + 0x00000000U)</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">  720</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHBPERIPH_BASE + 0x00000400U)</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">  721</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHBPERIPH_BASE + 0x00000800U)</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">  722</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHBPERIPH_BASE + 0x00000C00U)</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">  723</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE            (AHBPERIPH_BASE + 0x00001000U)</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">  724</a></span>&#160;<span class="preprocessor">#define GPIOH_BASE            (AHBPERIPH_BASE + 0x00001400U)</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">  725</a></span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHBPERIPH_BASE + 0x00001800U)</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">  726</a></span>&#160;<span class="preprocessor">#define GPIOG_BASE            (AHBPERIPH_BASE + 0x00001C00U)</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">  727</a></span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000U)</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">  728</a></span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x00003800U)</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  729</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00003C00U) </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  730</a></span>&#160;<span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FF80000U)        </span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  731</a></span>&#160;<span class="preprocessor">#define FLASHSIZE_BASE        ((uint32_t)0x1FF800CCU)        </span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  732</a></span>&#160;<span class="preprocessor">#define UID_BASE              ((uint32_t)0x1FF800D0U)        </span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">  733</a></span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x00006000U)</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">  734</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008U)</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">  735</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CU)</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">  736</a></span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030U)</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">  737</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044U)</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">  738</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058U)</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">  739</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CU)</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">  740</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080U)</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">  741</a></span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0x00006400U)</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">  742</a></span>&#160;<span class="preprocessor">#define DMA2_Channel1_BASE    (DMA2_BASE + 0x00000008U)</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">  743</a></span>&#160;<span class="preprocessor">#define DMA2_Channel2_BASE    (DMA2_BASE + 0x0000001CU)</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">  744</a></span>&#160;<span class="preprocessor">#define DMA2_Channel3_BASE    (DMA2_BASE + 0x00000030U)</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">  745</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4_BASE    (DMA2_BASE + 0x00000044U)</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">  746</a></span>&#160;<span class="preprocessor">#define DMA2_Channel5_BASE    (DMA2_BASE + 0x00000058U)</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  747</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE           ((uint32_t)0xE0042000U)     </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">  757</a></span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">  758</a></span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">  759</a></span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">  760</a></span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">  761</a></span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">  762</a></span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gabf2d80992dcfabfd1668184c3dff2733">  763</a></span>&#160;<span class="preprocessor">#define LCD                 ((LCD_TypeDef *) LCD_BASE)</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">  764</a></span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">  765</a></span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">  766</a></span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">  767</a></span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc">  768</a></span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">  769</a></span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">  770</a></span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">  771</a></span>&#160;<span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">  772</a></span>&#160;<span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">  773</a></span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">  774</a></span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/* USB device FS */</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">  776</a></span>&#160;<span class="preprocessor">#define USB                   ((USB_TypeDef *) USB_BASE)</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">/* USB device FS SRAM */</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">  778</a></span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaffb5ff8779fa698f3c7165a617d56e4f">  780</a></span>&#160;<span class="preprocessor">#define DAC1                ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">/* Legacy define */</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">  782</a></span>&#160;<span class="preprocessor">#define DAC                 DAC1</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb">  784</a></span>&#160;<span class="preprocessor">#define COMP                ((COMP_TypeDef *) COMP_BASE)                 </span><span class="comment">/* COMP generic instance include bits of COMP1 and COMP2 mixed in the same register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">  785</a></span>&#160;<span class="preprocessor">#define COMP1               ((COMP_TypeDef *) COMP_BASE)                 </span><span class="comment">/* COMP1 instance definition to differentiate COMP1 and COMP2, not to be used to access comparator register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">  786</a></span>&#160;<span class="preprocessor">#define COMP2               ((COMP_TypeDef *) (COMP_BASE + 0x00000001U)) </span><span class="comment">/* COMP2 instance definition to differentiate COMP1 and COMP2, not to be used to access comparator register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7c0dbc759386dc94597d1ab7b798e75f">  787</a></span>&#160;<span class="preprocessor">#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP_BASE)          </span><span class="comment">/* COMP common instance definition to access comparator register bits used by both comparator instances (window mode) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7e71def3baefc10ec36f1dd48da4050e">  789</a></span>&#160;<span class="preprocessor">#define RI                  ((RI_TypeDef *) RI_BASE)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6">  791</a></span>&#160;<span class="preprocessor">#define OPAMP               ((OPAMP_TypeDef *) OPAMP_BASE)</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488">  792</a></span>&#160;<span class="preprocessor">#define OPAMP1              ((OPAMP_TypeDef *) OPAMP_BASE)</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e">  793</a></span>&#160;<span class="preprocessor">#define OPAMP2              ((OPAMP_TypeDef *) (OPAMP_BASE + 0x00000001U))</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214">  794</a></span>&#160;<span class="preprocessor">#define OPAMP12_COMMON      ((OPAMP_Common_TypeDef *) OPAMP_BASE)</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">  795</a></span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">  796</a></span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">  797</a></span>&#160;<span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">  798</a></span>&#160;<span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">  799</a></span>&#160;<span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">  801</a></span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">  802</a></span>&#160;<span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC_BASE)</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">  804</a></span>&#160;<span class="preprocessor">#define ADC                 ADC1_COMMON</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">  806</a></span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">  807</a></span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">  808</a></span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">  809</a></span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">  810</a></span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">  811</a></span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">  812</a></span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">  813</a></span>&#160;<span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">  814</a></span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">  815</a></span>&#160;<span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">  816</a></span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">  817</a></span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">  818</a></span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3">  819</a></span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE) </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">  820</a></span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">  821</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">  822</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">  823</a></span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">  824</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">  825</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">  826</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">  827</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">  828</a></span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8">  829</a></span>&#160;<span class="preprocessor">#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24">  830</a></span>&#160;<span class="preprocessor">#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb">  831</a></span>&#160;<span class="preprocessor">#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12">  832</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750">  833</a></span>&#160;<span class="preprocessor">#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">  834</a></span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">/*                         Peripheral Registers Bits Definition               */</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1c2e0f2c5f57df27447e2c4055d1a3b">  858</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD_Pos                       (0U)                              </span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">  859</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD_Msk                       (0x1U &lt;&lt; ADC_SR_AWD_Pos)          </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">  860</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD                           ADC_SR_AWD_Msk                    </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab3db7ff9d5c2df5bde40e252d52b14">  861</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOCS_Pos                      (1U)                              </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55188ae8d6249d19ba6a931e26de2de1">  862</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOCS_Msk                      (0x1U &lt;&lt; ADC_SR_EOCS_Pos)         </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad05e5475d475dea23e50c82fb3991956">  863</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOCS                          ADC_SR_EOCS_Msk                   </span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc734027e95ca4c7037d544dd3bff6a8">  864</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOS_Pos                      (2U)                              </span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58053440de474b1af00450dd46d161ca">  865</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOS_Msk                      (0x1U &lt;&lt; ADC_SR_JEOS_Pos)         </span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1b74ebc2dc55907f978d32d77980ed">  866</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOS                          ADC_SR_JEOS_Msk                   </span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b7ea4bf6dc5c2b0406d52f5c728716">  867</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT_Pos                     (3U)                              </span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">  868</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT_Msk                     (0x1U &lt;&lt; ADC_SR_JSTRT_Pos)        </span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">  869</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT                         ADC_SR_JSTRT_Msk                  </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21a6327becffbd34525a0960e7be990e">  870</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT_Pos                      (4U)                              </span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">  871</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT_Msk                      (0x1U &lt;&lt; ADC_SR_STRT_Pos)         </span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">  872</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT                          ADC_SR_STRT_Msk                   </span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c7432adead5e587179e4c67713f193">  873</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVR_Pos                       (5U)                              </span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb">  874</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVR_Msk                       (0x1U &lt;&lt; ADC_SR_OVR_Pos)          </span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">  875</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVR                           ADC_SR_OVR_Msk                    </span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7f4ef7b37ccdcac7468491918a72a7b">  876</a></span>&#160;<span class="preprocessor">#define ADC_SR_ADONS_Pos                     (6U)                              </span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab151ba2cdbb06f61f9645f4f572d8738">  877</a></span>&#160;<span class="preprocessor">#define ADC_SR_ADONS_Msk                     (0x1U &lt;&lt; ADC_SR_ADONS_Pos)        </span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8833ced601371447a7628e2728232410">  878</a></span>&#160;<span class="preprocessor">#define ADC_SR_ADONS                         ADC_SR_ADONS_Msk                  </span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9348c105176f0873e560ec9345d16021">  879</a></span>&#160;<span class="preprocessor">#define ADC_SR_RCNR_Pos                      (8U)                              </span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad62616067f7427d5c9afb53d06c175ce">  880</a></span>&#160;<span class="preprocessor">#define ADC_SR_RCNR_Msk                      (0x1U &lt;&lt; ADC_SR_RCNR_Pos)         </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dfdc63f9c9da0cd3fed797efff2fa20">  881</a></span>&#160;<span class="preprocessor">#define ADC_SR_RCNR                          ADC_SR_RCNR_Msk                   </span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae717669145725e719246550b132fc0f0">  882</a></span>&#160;<span class="preprocessor">#define ADC_SR_JCNR_Pos                      (9U)                              </span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4adffe1bb8c6d4a63bf017d047a82494">  883</a></span>&#160;<span class="preprocessor">#define ADC_SR_JCNR_Msk                      (0x1U &lt;&lt; ADC_SR_JCNR_Pos)         </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b6c708a799e6e9ecbc267f158ffc1b4">  884</a></span>&#160;<span class="preprocessor">#define ADC_SR_JCNR                          ADC_SR_JCNR_Msk                   </span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">  887</a></span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          (ADC_SR_EOCS)</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">  888</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         (ADC_SR_JEOS)</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593a52bc26648e0eceef061f5a8c32e0">  891</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_Pos                    (0U)                              </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">  892</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_Msk                    (0x1FU &lt;&lt; ADC_CR1_AWDCH_Pos)      </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">  893</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH                        ADC_CR1_AWDCH_Msk                 </span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">  894</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_0                      (0x01U &lt;&lt; ADC_CR1_AWDCH_Pos)      </span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">  895</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_1                      (0x02U &lt;&lt; ADC_CR1_AWDCH_Pos)      </span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">  896</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_2                      (0x04U &lt;&lt; ADC_CR1_AWDCH_Pos)      </span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">  897</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_3                      (0x08U &lt;&lt; ADC_CR1_AWDCH_Pos)      </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">  898</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_4                      (0x10U &lt;&lt; ADC_CR1_AWDCH_Pos)      </span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325f92a60e7dbed513641cb2f1dcf632">  900</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOCSIE_Pos                   (5U)                              </span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf991b948e8890cb5dabd7eea67cdb9">  901</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOCSIE_Msk                   (0x1U &lt;&lt; ADC_CR1_EOCSIE_Pos)      </span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa69b6ce37d53846b3ab6a1cfecab27fc">  902</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOCSIE                       ADC_CR1_EOCSIE_Msk                </span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553aa50487015ce07880bd3c62887698">  903</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE_Pos                    (6U)                              </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">  904</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE_Msk                    (0x1U &lt;&lt; ADC_CR1_AWDIE_Pos)       </span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">  905</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE                        ADC_CR1_AWDIE_Msk                 </span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e183d02cb36da258a2f4d5b845ac93">  906</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOSIE_Pos                   (7U)                              </span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769ee97424840b20c26726877432df92">  907</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOSIE_Msk                   (0x1U &lt;&lt; ADC_CR1_JEOSIE_Pos)      </span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga902897b3a7b1cf30db9551f0cf3ca37a">  908</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOSIE                       ADC_CR1_JEOSIE_Msk                </span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dcc7aec82792bc0439ebf0eaa871d5c">  909</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN_Pos                     (8U)                              </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">  910</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN_Msk                     (0x1U &lt;&lt; ADC_CR1_SCAN_Pos)        </span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">  911</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN                         ADC_CR1_SCAN_Msk                  </span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc219fd4025d88bd77dfb2824e4a42b">  912</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL_Pos                   (9U)                              </span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">  913</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL_Msk                   (0x1U &lt;&lt; ADC_CR1_AWDSGL_Pos)      </span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">  914</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL                       ADC_CR1_AWDSGL_Msk                </span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65ab808d9f67501a3e032f6e093baa7">  915</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO_Pos                    (10U)                             </span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">  916</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO_Msk                    (0x1U &lt;&lt; ADC_CR1_JAUTO_Pos)       </span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">  917</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO                        ADC_CR1_JAUTO_Msk                 </span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394271f323587db3ea21731046b69004">  918</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN_Pos                   (11U)                             </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">  919</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN_Msk                   (0x1U &lt;&lt; ADC_CR1_DISCEN_Pos)      </span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">  920</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN                       ADC_CR1_DISCEN_Msk                </span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2e2019ed8fe62389fe06843f9bbc265">  921</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN_Pos                  (12U)                             </span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">  922</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN_Msk                  (0x1U &lt;&lt; ADC_CR1_JDISCEN_Pos)     </span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">  923</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN                      ADC_CR1_JDISCEN_Msk               </span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga418d84715b6f383cea1ca241d0c76194">  925</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_Pos                  (13U)                             </span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">  926</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_Msk                  (0x7U &lt;&lt; ADC_CR1_DISCNUM_Pos)     </span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">  927</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM                      ADC_CR1_DISCNUM_Msk               </span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">  928</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_0                    (0x1U &lt;&lt; ADC_CR1_DISCNUM_Pos)     </span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">  929</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_1                    (0x2U &lt;&lt; ADC_CR1_DISCNUM_Pos)     </span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">  930</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_2                    (0x4U &lt;&lt; ADC_CR1_DISCNUM_Pos)     </span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e32f9125f1a68b2c8958a61f254176">  932</a></span>&#160;<span class="preprocessor">#define ADC_CR1_PDD_Pos                      (16U)                             </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56808eb0b5e6e1b37c4eeaf2a2bd2abb">  933</a></span>&#160;<span class="preprocessor">#define ADC_CR1_PDD_Msk                      (0x1U &lt;&lt; ADC_CR1_PDD_Pos)         </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4fd2bb84d93f32bb0a0ac1ea2270433">  934</a></span>&#160;<span class="preprocessor">#define ADC_CR1_PDD                          ADC_CR1_PDD_Msk                   </span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203d587bf9064aa5e4cff10cf6d47123">  935</a></span>&#160;<span class="preprocessor">#define ADC_CR1_PDI_Pos                      (17U)                             </span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845b2cf7b12cde9cbf62cb0ba286acdc">  936</a></span>&#160;<span class="preprocessor">#define ADC_CR1_PDI_Msk                      (0x1U &lt;&lt; ADC_CR1_PDI_Pos)         </span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2476fa628e5eea4039bb8c9e92305b60">  937</a></span>&#160;<span class="preprocessor">#define ADC_CR1_PDI                          ADC_CR1_PDI_Msk                   </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78cb5899a747da3e5013ad44934b5c7d">  939</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN_Pos                   (22U)                             </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">  940</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN_Msk                   (0x1U &lt;&lt; ADC_CR1_JAWDEN_Pos)      </span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">  941</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN                       ADC_CR1_JAWDEN_Msk                </span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4078327f9219b87d0627ad53f27e25a">  942</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN_Pos                    (23U)                             </span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">  943</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN_Msk                    (0x1U &lt;&lt; ADC_CR1_AWDEN_Pos)       </span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">  944</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN                        ADC_CR1_AWDEN_Msk                 </span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae7156287b4fc60bc71114529b7b868">  946</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES_Pos                      (24U)                             </span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487">  947</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES_Msk                      (0x3U &lt;&lt; ADC_CR1_RES_Pos)         </span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">  948</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES                          ADC_CR1_RES_Msk                   </span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">  949</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES_0                        (0x1U &lt;&lt; ADC_CR1_RES_Pos)         </span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">  950</a></span>&#160;<span class="preprocessor">#define ADC_CR1_RES_1                        (0x2U &lt;&lt; ADC_CR1_RES_Pos)         </span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c72d6e0c41f98ea9b378d8455de2f13">  952</a></span>&#160;<span class="preprocessor">#define ADC_CR1_OVRIE_Pos                    (26U)                             </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146">  953</a></span>&#160;<span class="preprocessor">#define ADC_CR1_OVRIE_Msk                    (0x1U &lt;&lt; ADC_CR1_OVRIE_Pos)       </span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">  954</a></span>&#160;<span class="preprocessor">#define ADC_CR1_OVRIE                        ADC_CR1_OVRIE_Msk                 </span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">  957</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       (ADC_CR1_EOCSIE)</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">  958</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      (ADC_CR1_JEOSIE)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga234ecbd845e8f7b48fab4b3f1e12e788">  961</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON_Pos                     (0U)                              </span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">  962</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON_Msk                     (0x1U &lt;&lt; ADC_CR2_ADON_Pos)        </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">  963</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON                         ADC_CR2_ADON_Msk                  </span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4401869d89774c7f187aa72c3f9fae2">  964</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT_Pos                     (1U)                              </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">  965</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT_Msk                     (0x1U &lt;&lt; ADC_CR2_CONT_Pos)        </span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">  966</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT                         ADC_CR2_CONT_Msk                  </span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ecc08857859e7ddf34d3258157b112c">  967</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CFG_Pos                      (2U)                              </span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58831707516991ddd88d37ab697a6caa">  968</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CFG_Msk                      (0x1U &lt;&lt; ADC_CR2_CFG_Pos)         </span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b8796715fcbed90834aa3d1cc91326a">  969</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CFG                          ADC_CR2_CFG_Msk                   </span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e7ac841510fa00dcecbcc4da220e6c3">  971</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DELS_Pos                     (4U)                              </span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f561077de111aeb5ee8f0d6a35e76b">  972</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DELS_Msk                     (0x7U &lt;&lt; ADC_CR2_DELS_Pos)        </span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d08cda9c1473839b560b33ff6fd672">  973</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DELS                         ADC_CR2_DELS_Msk                  </span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2675f3571f7d741e309256904cac0e2e">  974</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DELS_0                       (0x1U &lt;&lt; ADC_CR2_DELS_Pos)        </span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175b298af75da04802dbf0521e66a01c">  975</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DELS_1                       (0x2U &lt;&lt; ADC_CR2_DELS_Pos)        </span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81458a570d3d988d89673b426eebbedd">  976</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DELS_2                       (0x4U &lt;&lt; ADC_CR2_DELS_Pos)        </span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8edaebc5ec9c7cf465e7810189052ffd">  978</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA_Pos                      (8U)                              </span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">  979</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA_Msk                      (0x1U &lt;&lt; ADC_CR2_DMA_Pos)         </span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">  980</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA                          ADC_CR2_DMA_Msk                   </span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25e88283dda37ac8153f8f2d5aa8fd4b">  981</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DDS_Pos                      (9U)                              </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe">  982</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DDS_Msk                      (0x1U &lt;&lt; ADC_CR2_DDS_Pos)         </span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">  983</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DDS                          ADC_CR2_DDS_Msk                   </span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375e2be253b645381365c90ae8c4cb1f">  984</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EOCS_Pos                     (10U)                             </span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd">  985</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EOCS_Msk                     (0x1U &lt;&lt; ADC_CR2_EOCS_Pos)        </span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">  986</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EOCS                         ADC_CR2_EOCS_Msk                  </span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6422927e869ce87e289e796dcf0067c2">  987</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_Pos                    (11U)                             </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">  988</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_Msk                    (0x1U &lt;&lt; ADC_CR2_ALIGN_Pos)       </span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">  989</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN                        ADC_CR2_ALIGN_Msk                 </span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d64811b8292d3145622b767f859e3b0">  991</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_Pos                  (16U)                             </span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">  992</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_Msk                  (0xFU &lt;&lt; ADC_CR2_JEXTSEL_Pos)     </span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">  993</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL                      ADC_CR2_JEXTSEL_Msk               </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">  994</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_0                    (0x1U &lt;&lt; ADC_CR2_JEXTSEL_Pos)     </span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">  995</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_1                    (0x2U &lt;&lt; ADC_CR2_JEXTSEL_Pos)     </span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">  996</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_2                    (0x4U &lt;&lt; ADC_CR2_JEXTSEL_Pos)     </span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">  997</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_3                    (0x8U &lt;&lt; ADC_CR2_JEXTSEL_Pos)     </span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf91b9e9943eb12821746a1fe4a68988">  999</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_Pos                   (20U)                             </span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600"> 1000</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_Msk                   (0x3U &lt;&lt; ADC_CR2_JEXTEN_Pos)      </span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6"> 1001</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN                       ADC_CR2_JEXTEN_Msk                </span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b"> 1002</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_0                     (0x1U &lt;&lt; ADC_CR2_JEXTEN_Pos)      </span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832"> 1003</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTEN_1                     (0x2U &lt;&lt; ADC_CR2_JEXTEN_Pos)      </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c5de0a53e5697dcb16759a12c47c7a4"> 1005</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART_Pos                 (22U)                             </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4"> 1006</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART_Msk                 (0x1U &lt;&lt; ADC_CR2_JSWSTART_Pos)    </span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 1007</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART                     ADC_CR2_JSWSTART_Msk              </span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98246071e8135d0b92366024e474511c"> 1009</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_Pos                   (24U)                             </span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408"> 1010</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_Msk                   (0xFU &lt;&lt; ADC_CR2_EXTSEL_Pos)      </span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 1011</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL                       ADC_CR2_EXTSEL_Msk                </span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 1012</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_0                     (0x1U &lt;&lt; ADC_CR2_EXTSEL_Pos)      </span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893"> 1013</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_1                     (0x2U &lt;&lt; ADC_CR2_EXTSEL_Pos)      </span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0"> 1014</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_2                     (0x4U &lt;&lt; ADC_CR2_EXTSEL_Pos)      </span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9"> 1015</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_3                     (0x8U &lt;&lt; ADC_CR2_EXTSEL_Pos)      </span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga902a845718958f3db26c7d56e9c3a286"> 1017</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_Pos                    (28U)                             </span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62"> 1018</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_Msk                    (0x3U &lt;&lt; ADC_CR2_EXTEN_Pos)       </span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234"> 1019</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN                        ADC_CR2_EXTEN_Msk                 </span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6"> 1020</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_0                      (0x1U &lt;&lt; ADC_CR2_EXTEN_Pos)       </span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d"> 1021</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTEN_1                      (0x2U &lt;&lt; ADC_CR2_EXTEN_Pos)       </span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf78afe48fe6fdadf00d3c37cfed860a7"> 1023</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART_Pos                  (30U)                             </span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e"> 1024</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART_Msk                  (0x1U &lt;&lt; ADC_CR2_SWSTART_Pos)     </span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468"> 1025</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART                      ADC_CR2_SWSTART_Msk               </span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8017ec43c311abf0906240b1f0ed64e7"> 1028</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP20_Pos                  (0U)                              </span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa213a03bb8bba8755d6ef5239e15c574"> 1029</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP20_Msk                  (0x7U &lt;&lt; ADC_SMPR1_SMP20_Pos)     </span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94ce8599a79e518e0ec8681f0b894581"> 1030</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP20                      ADC_SMPR1_SMP20_Msk               </span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5240f091b5816edb81ea5a89708898d5"> 1031</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP20_0                    (0x1U &lt;&lt; ADC_SMPR1_SMP20_Pos)     </span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e5e657dbe912b9c1bcf8e6a6a8c675"> 1032</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP20_1                    (0x2U &lt;&lt; ADC_SMPR1_SMP20_Pos)     </span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d391344f05036ce05074fe649ec774"> 1033</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP20_2                    (0x4U &lt;&lt; ADC_SMPR1_SMP20_Pos)     </span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41d209415a3a57ea15f06d92125f870"> 1035</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP21_Pos                  (3U)                              </span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c4d9854d31deb84ca188757ee2fc34"> 1036</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP21_Msk                  (0x7U &lt;&lt; ADC_SMPR1_SMP21_Pos)     </span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e266f2559667a55159dadee0913c434"> 1037</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP21                      ADC_SMPR1_SMP21_Msk               </span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3536f74ed57c7bbe45a7362e127f6410"> 1038</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP21_0                    (0x1U &lt;&lt; ADC_SMPR1_SMP21_Pos)     </span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183a993d5c3dfe7a1a8f11c7d15108ae"> 1039</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP21_1                    (0x2U &lt;&lt; ADC_SMPR1_SMP21_Pos)     </span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9910f4acb5be82338efb683eaa374ba"> 1040</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP21_2                    (0x4U &lt;&lt; ADC_SMPR1_SMP21_Pos)     </span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51dfba30cccf391d2dd0b5af2beb18a2"> 1042</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP22_Pos                  (6U)                              </span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03986d128c34dcfec2e16b084966b0d1"> 1043</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP22_Msk                  (0x7U &lt;&lt; ADC_SMPR1_SMP22_Pos)     </span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9748941993ba4e228e7c0e13fb669f76"> 1044</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP22                      ADC_SMPR1_SMP22_Msk               </span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1595fb13e55eb5496a955e461959fcb4"> 1045</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP22_0                    (0x1U &lt;&lt; ADC_SMPR1_SMP22_Pos)     </span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d62bd8853a3f7e084b12cb0f9816382"> 1046</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP22_1                    (0x2U &lt;&lt; ADC_SMPR1_SMP22_Pos)     </span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fabdf5dd6eac1c1b1d1fcfb2ec1d966"> 1047</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP22_2                    (0x4U &lt;&lt; ADC_SMPR1_SMP22_Pos)     </span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf72068941ff8664cffdb9f03d0f99485"> 1049</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP23_Pos                  (9U)                              </span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652300e92a61eda4e119658bf1598512"> 1050</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP23_Msk                  (0x7U &lt;&lt; ADC_SMPR1_SMP23_Pos)     </span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cfda2168e008fcd7f33117bc8090d58"> 1051</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP23                      ADC_SMPR1_SMP23_Msk               </span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f80ec27cf6899fb8707067137344e0a"> 1052</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP23_0                    (0x1U &lt;&lt; ADC_SMPR1_SMP23_Pos)     </span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad50c684de50b42c13417b5e34054cf85"> 1053</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP23_1                    (0x2U &lt;&lt; ADC_SMPR1_SMP23_Pos)     </span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6594243a3138309b48a7d9c85e74c1ec"> 1054</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP23_2                    (0x4U &lt;&lt; ADC_SMPR1_SMP23_Pos)     </span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1b2ee15c07f8bd32ecbdcf2524b5be"> 1056</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP24_Pos                  (12U)                             </span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1802066613b8f2642f6df40bec48c3a"> 1057</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP24_Msk                  (0x7U &lt;&lt; ADC_SMPR1_SMP24_Pos)     </span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364d9bf92d314f8c9c2309931205e316"> 1058</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP24                      ADC_SMPR1_SMP24_Msk               </span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf9618d9583c2395a00f22ffec1e886d"> 1059</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP24_0                    (0x1U &lt;&lt; ADC_SMPR1_SMP24_Pos)     </span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cd0cf502d62db128e37b89a2ee1398"> 1060</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP24_1                    (0x2U &lt;&lt; ADC_SMPR1_SMP24_Pos)     </span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66d94d9e926cf45e366616b11d39b96f"> 1061</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP24_2                    (0x4U &lt;&lt; ADC_SMPR1_SMP24_Pos)     </span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8b198dc11ff1a4465749304da6db71"> 1063</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP25_Pos                  (15U)                             </span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a61c588aaa994fff94677406c83f4ab"> 1064</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP25_Msk                  (0x7U &lt;&lt; ADC_SMPR1_SMP25_Pos)     </span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d1ca3fd62aa8b5dda8d64fa27aacea7"> 1065</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP25                      ADC_SMPR1_SMP25_Msk               </span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6a08f70b96017a882f77f295eed6230"> 1066</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP25_0                    (0x1U &lt;&lt; ADC_SMPR1_SMP25_Pos)     </span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd5c87e953dd49b409b021640793216"> 1067</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP25_1                    (0x2U &lt;&lt; ADC_SMPR1_SMP25_Pos)     </span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80af133ab4f6347828c8042295370641"> 1068</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP25_2                    (0x4U &lt;&lt; ADC_SMPR1_SMP25_Pos)     </span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc83146fe63f945f9e623cefd8b67b98"> 1070</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP26_Pos                  (18U)                             </span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601d65044ad4415a9b0c25cc8647a229"> 1071</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP26_Msk                  (0x7U &lt;&lt; ADC_SMPR1_SMP26_Pos)     </span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1066d0cdec3bb382d7fc504beceeb62e"> 1072</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP26                      ADC_SMPR1_SMP26_Msk               </span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0067b8f615cb3d7408aa4f7988261a8"> 1073</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP26_0                    (0x1U &lt;&lt; ADC_SMPR1_SMP26_Pos)     </span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ff5110c382c7f8697667c483f1b5f4c"> 1074</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP26_1                    (0x2U &lt;&lt; ADC_SMPR1_SMP26_Pos)     </span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fbefecf0c3b7a5e9f362e8c947e48d2"> 1075</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP26_2                    (0x4U &lt;&lt; ADC_SMPR1_SMP26_Pos)     </span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51b9f122c0b22f13d638d4317f1a27d"> 1077</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP27_Pos                  (21U)                             </span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8bba8c5668f6acc4e8ef150e9bb62"> 1078</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP27_Msk                  (0x7U &lt;&lt; ADC_SMPR1_SMP27_Pos)     </span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7780c8d76093303f2766d0d596d087a5"> 1079</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP27                      ADC_SMPR1_SMP27_Msk               </span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ca4f20b2e74dbd9546097852ea7761"> 1080</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP27_0                    (0x1U &lt;&lt; ADC_SMPR1_SMP27_Pos)     </span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d66197e5e8b0fad6e58e029ecb8bc70"> 1081</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP27_1                    (0x2U &lt;&lt; ADC_SMPR1_SMP27_Pos)     </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ff7f459fc9b2e2c7a49cf8caa664d8c"> 1082</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP27_2                    (0x4U &lt;&lt; ADC_SMPR1_SMP27_Pos)     </span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44a126ba3f2a298630a288aa7909ce2c"> 1084</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP28_Pos                  (24U)                             </span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga477eeb8022043fc706eb26f7ca93ded0"> 1085</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP28_Msk                  (0x7U &lt;&lt; ADC_SMPR1_SMP28_Pos)     </span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab13dc2eaac7a61c58316bac3f7973c61"> 1086</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP28                      ADC_SMPR1_SMP28_Msk               </span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87181a0497cb739030fc732933bd8a38"> 1087</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP28_0                    (0x1U &lt;&lt; ADC_SMPR1_SMP28_Pos)     </span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86eb34f3521951149531782dba6ef155"> 1088</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP28_1                    (0x2U &lt;&lt; ADC_SMPR1_SMP28_Pos)     </span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b3981d8fd244b956af88ad41cb5d4d"> 1089</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP28_2                    (0x4U &lt;&lt; ADC_SMPR1_SMP28_Pos)     </span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba57d265d0f4c869f96929c0119a398"> 1091</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP29_Pos                  (27U)                             </span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5edde4663d5636b6d8937460ded80d"> 1092</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP29_Msk                  (0x7U &lt;&lt; ADC_SMPR1_SMP29_Pos)     </span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7959fa14122001cba894bb2b2356e67b"> 1093</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP29                      ADC_SMPR1_SMP29_Msk               </span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3232b844a062a19c0099ea9c998711"> 1094</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP29_0                    (0x1U &lt;&lt; ADC_SMPR1_SMP29_Pos)     </span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21c16aedf1fd499b2899adf03bbe97f0"> 1095</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP29_1                    (0x2U &lt;&lt; ADC_SMPR1_SMP29_Pos)     </span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f376ed513d39f6dd3359ea6c99e9f36"> 1096</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP29_2                    (0x4U &lt;&lt; ADC_SMPR1_SMP29_Pos)     </span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacac417606d3498e87a0891036fec22c2"> 1099</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_Pos                  (0U)                              </span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a"> 1100</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_Msk                  (0x7U &lt;&lt; ADC_SMPR2_SMP10_Pos)     </span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812"> 1101</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10                      ADC_SMPR2_SMP10_Msk               </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173"> 1102</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_0                    (0x1U &lt;&lt; ADC_SMPR2_SMP10_Pos)     </span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498"> 1103</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_1                    (0x2U &lt;&lt; ADC_SMPR2_SMP10_Pos)     </span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a"> 1104</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP10_2                    (0x4U &lt;&lt; ADC_SMPR2_SMP10_Pos)     </span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656748b78dc96c41a046562a21b1cf60"> 1106</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_Pos                  (3U)                              </span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847"> 1107</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_Msk                  (0x7U &lt;&lt; ADC_SMPR2_SMP11_Pos)     </span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344"> 1108</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11                      ADC_SMPR2_SMP11_Msk               </span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90"> 1109</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_0                    (0x1U &lt;&lt; ADC_SMPR2_SMP11_Pos)     </span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db"> 1110</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_1                    (0x2U &lt;&lt; ADC_SMPR2_SMP11_Pos)     </span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310"> 1111</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP11_2                    (0x4U &lt;&lt; ADC_SMPR2_SMP11_Pos)     </span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b08955cebcdfbb9b24fce0473fd4595"> 1113</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_Pos                  (6U)                              </span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7"> 1114</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_Msk                  (0x7U &lt;&lt; ADC_SMPR2_SMP12_Pos)     </span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257"> 1115</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12                      ADC_SMPR2_SMP12_Msk               </span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9"> 1116</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_0                    (0x1U &lt;&lt; ADC_SMPR2_SMP12_Pos)     </span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185"> 1117</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_1                    (0x2U &lt;&lt; ADC_SMPR2_SMP12_Pos)     </span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f"> 1118</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP12_2                    (0x4U &lt;&lt; ADC_SMPR2_SMP12_Pos)     </span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2d7eb6cf205f6a2ab0e06eea2bf8a2"> 1120</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_Pos                  (9U)                              </span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c"> 1121</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_Msk                  (0x7U &lt;&lt; ADC_SMPR2_SMP13_Pos)     </span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa"> 1122</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13                      ADC_SMPR2_SMP13_Msk               </span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf"> 1123</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_0                    (0x1U &lt;&lt; ADC_SMPR2_SMP13_Pos)     </span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353"> 1124</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_1                    (0x2U &lt;&lt; ADC_SMPR2_SMP13_Pos)     </span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f"> 1125</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP13_2                    (0x4U &lt;&lt; ADC_SMPR2_SMP13_Pos)     </span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa49c576f9e3468d780f6d058fa5986bb"> 1127</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_Pos                  (12U)                             </span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9"> 1128</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_Msk                  (0x7U &lt;&lt; ADC_SMPR2_SMP14_Pos)     </span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997"> 1129</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14                      ADC_SMPR2_SMP14_Msk               </span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91"> 1130</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_0                    (0x1U &lt;&lt; ADC_SMPR2_SMP14_Pos)     </span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50"> 1131</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_1                    (0x2U &lt;&lt; ADC_SMPR2_SMP14_Pos)     </span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc"> 1132</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP14_2                    (0x4U &lt;&lt; ADC_SMPR2_SMP14_Pos)     </span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8260aec6d12db7c4f36e99c2e4f6c04a"> 1134</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_Pos                  (15U)                             </span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe"> 1135</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_Msk                  (0x7U &lt;&lt; ADC_SMPR2_SMP15_Pos)     </span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3"> 1136</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15                      ADC_SMPR2_SMP15_Msk               </span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee"> 1137</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_0                    (0x1U &lt;&lt; ADC_SMPR2_SMP15_Pos)     </span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249"> 1138</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_1                    (0x2U &lt;&lt; ADC_SMPR2_SMP15_Pos)     </span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1"> 1139</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP15_2                    (0x4U &lt;&lt; ADC_SMPR2_SMP15_Pos)     </span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad438ceb4e200d64b9ca89c147d1e1b99"> 1141</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_Pos                  (18U)                             </span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00"> 1142</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_Msk                  (0x7U &lt;&lt; ADC_SMPR2_SMP16_Pos)     </span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e"> 1143</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16                      ADC_SMPR2_SMP16_Msk               </span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307"> 1144</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_0                    (0x1U &lt;&lt; ADC_SMPR2_SMP16_Pos)     </span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195"> 1145</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_1                    (0x2U &lt;&lt; ADC_SMPR2_SMP16_Pos)     </span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1"> 1146</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP16_2                    (0x4U &lt;&lt; ADC_SMPR2_SMP16_Pos)     </span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c2336e96456284394e2edcf7d86c53"> 1148</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_Pos                  (21U)                             </span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b"> 1149</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_Msk                  (0x7U &lt;&lt; ADC_SMPR2_SMP17_Pos)     </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf"> 1150</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17                      ADC_SMPR2_SMP17_Msk               </span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645"> 1151</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_0                    (0x1U &lt;&lt; ADC_SMPR2_SMP17_Pos)     </span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d"> 1152</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_1                    (0x2U &lt;&lt; ADC_SMPR2_SMP17_Pos)     </span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60"> 1153</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP17_2                    (0x4U &lt;&lt; ADC_SMPR2_SMP17_Pos)     </span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b90db43754837154be4d227995bd26"> 1155</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_Pos                  (24U)                             </span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3"> 1156</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_Msk                  (0x7U &lt;&lt; ADC_SMPR2_SMP18_Pos)     </span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562"> 1157</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18                      ADC_SMPR2_SMP18_Msk               </span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d"> 1158</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_0                    (0x1U &lt;&lt; ADC_SMPR2_SMP18_Pos)     </span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11"> 1159</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_1                    (0x2U &lt;&lt; ADC_SMPR2_SMP18_Pos)     </span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128"> 1160</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP18_2                    (0x4U &lt;&lt; ADC_SMPR2_SMP18_Pos)     </span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873afc06cdf59dc0c3d7ea609c2bd75d"> 1162</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP19_Pos                  (27U)                             </span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b8b8e4c6188845e62fcc59f87cfbda"> 1163</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP19_Msk                  (0x7U &lt;&lt; ADC_SMPR2_SMP19_Pos)     </span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18dd6093f66a6675977468d4c0abb3ee"> 1164</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP19                      ADC_SMPR2_SMP19_Msk               </span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139b18b618432467916564a9154f1c95"> 1165</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP19_0                    (0x1U &lt;&lt; ADC_SMPR2_SMP19_Pos)     </span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e1df1aa76a0b39bbda11de92cb5c084"> 1166</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP19_1                    (0x2U &lt;&lt; ADC_SMPR2_SMP19_Pos)     </span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac66887b4b40b5d852cb3ca5d782594"> 1167</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP19_2                    (0x4U &lt;&lt; ADC_SMPR2_SMP19_Pos)     </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga053b364330420e6006882d3c1a594907"> 1170</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP0_Pos                   (0U)                              </span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec7909c496471631e9a1b30c28c3c724"> 1171</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP0_Msk                   (0x7U &lt;&lt; ADC_SMPR3_SMP0_Pos)      </span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f3fbb1bb3c2690c536209f4e9d35cd"> 1172</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP0                       ADC_SMPR3_SMP0_Msk                </span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf138bd8fbaf39642716d014799f4c85"> 1173</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP0_0                     (0x1U &lt;&lt; ADC_SMPR3_SMP0_Pos)      </span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3c009d8ba490ce850028b7bff9c5a8f"> 1174</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP0_1                     (0x2U &lt;&lt; ADC_SMPR3_SMP0_Pos)      </span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab186002e7254bf71029ad9486b2f4cfd"> 1175</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP0_2                     (0x4U &lt;&lt; ADC_SMPR3_SMP0_Pos)      </span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c311c8688ead137bad18aca9ee0c89"> 1177</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP1_Pos                   (3U)                              </span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54462816555f558a6644b2268e47563"> 1178</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP1_Msk                   (0x7U &lt;&lt; ADC_SMPR3_SMP1_Pos)      </span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadb05029ef87300bd7adba79b4418709"> 1179</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP1                       ADC_SMPR3_SMP1_Msk                </span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad522233d526dcdc7abae016ca296e881"> 1180</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP1_0                     (0x1U &lt;&lt; ADC_SMPR3_SMP1_Pos)      </span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac97cf2a2b290427fe49d5e17f266389"> 1181</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP1_1                     (0x2U &lt;&lt; ADC_SMPR3_SMP1_Pos)      </span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59453a7b9fb32d1d1dd208427da89b7d"> 1182</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP1_2                     (0x4U &lt;&lt; ADC_SMPR3_SMP1_Pos)      </span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993338e11eccdc623df1b58d3a0d76ad"> 1184</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP2_Pos                   (6U)                              </span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627b9fb324c171076dc6c9c73f6165f1"> 1185</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP2_Msk                   (0x7U &lt;&lt; ADC_SMPR3_SMP2_Pos)      </span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68566e46093c6a0d23e56d3e8449a42c"> 1186</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP2                       ADC_SMPR3_SMP2_Msk                </span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8305544b5f923feed87ab73808c1d8ed"> 1187</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP2_0                     (0x1U &lt;&lt; ADC_SMPR3_SMP2_Pos)      </span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2836884a8f76bfc0d9c219d07b3bea43"> 1188</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP2_1                     (0x2U &lt;&lt; ADC_SMPR3_SMP2_Pos)      </span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5219a0c61763b1a6651787f43bee17f"> 1189</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP2_2                     (0x4U &lt;&lt; ADC_SMPR3_SMP2_Pos)      </span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c1ce307665f72969ffb8066815a58b"> 1191</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP3_Pos                   (9U)                              </span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf84329cec3086418d58dd95bf5189f3"> 1192</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP3_Msk                   (0x7U &lt;&lt; ADC_SMPR3_SMP3_Pos)      </span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0caa456e31ced70cbd8e17dcf25ffffa"> 1193</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP3                       ADC_SMPR3_SMP3_Msk                </span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba55938b11192e66c32ba04687ed6ea"> 1194</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP3_0                     (0x1U &lt;&lt; ADC_SMPR3_SMP3_Pos)      </span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef643a09d28868623d268624e55cdc8c"> 1195</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP3_1                     (0x2U &lt;&lt; ADC_SMPR3_SMP3_Pos)      </span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f0303bf73d1d8a9d4ffd94ff0dc719b"> 1196</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP3_2                     (0x4U &lt;&lt; ADC_SMPR3_SMP3_Pos)      </span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe99808bf05fc0afb857df20bfb4bf0"> 1198</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP4_Pos                   (12U)                             </span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f05651ec8686fb9d6c203c1722b035"> 1199</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP4_Msk                   (0x7U &lt;&lt; ADC_SMPR3_SMP4_Pos)      </span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f18d43671470a8b5a21d91794e053e0"> 1200</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP4                       ADC_SMPR3_SMP4_Msk                </span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f94a7ce359e57a86f0001b38289943"> 1201</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP4_0                     (0x1U &lt;&lt; ADC_SMPR3_SMP4_Pos)      </span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad87c4bf5e7302fee4b23e93c85b5dc22"> 1202</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP4_1                     (0x2U &lt;&lt; ADC_SMPR3_SMP4_Pos)      </span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ca1940ade8125104ca66f6c417dd8d"> 1203</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP4_2                     (0x4U &lt;&lt; ADC_SMPR3_SMP4_Pos)      </span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab412919bf39c9fb9fb6e7712d1d4a290"> 1205</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP5_Pos                   (15U)                             </span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1663109af368cb1c136dfaac39715ff"> 1206</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP5_Msk                   (0x7U &lt;&lt; ADC_SMPR3_SMP5_Pos)      </span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87961edb13b57cf64d96d667bb3d1420"> 1207</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP5                       ADC_SMPR3_SMP5_Msk                </span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27fca222a840b497362eda26e72706d"> 1208</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP5_0                     (0x1U &lt;&lt; ADC_SMPR3_SMP5_Pos)      </span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3a11f46d1c3c7c2987a4b729da8eef"> 1209</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP5_1                     (0x2U &lt;&lt; ADC_SMPR3_SMP5_Pos)      </span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c280eb7f7b42258eb091626cd18fb7"> 1210</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP5_2                     (0x4U &lt;&lt; ADC_SMPR3_SMP5_Pos)      </span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34a46265b5a2be90c2294ff43797d1ab"> 1212</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP6_Pos                   (18U)                             </span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1721a985c91e07226453e33f925e86dd"> 1213</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP6_Msk                   (0x7U &lt;&lt; ADC_SMPR3_SMP6_Pos)      </span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e77be26793acc81f968a5890467dca0"> 1214</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP6                       ADC_SMPR3_SMP6_Msk                </span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8bca378266b165ff1d753e90cf39771"> 1215</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP6_0                     (0x1U &lt;&lt; ADC_SMPR3_SMP6_Pos)      </span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c2892eb483aa6ec7faa99d13f87269"> 1216</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP6_1                     (0x2U &lt;&lt; ADC_SMPR3_SMP6_Pos)      </span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f5d9171cfe128af6a657a6c731ca57"> 1217</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP6_2                     (0x4U &lt;&lt; ADC_SMPR3_SMP6_Pos)      </span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b7d04c66fa459b3aab9ef9281870ae4"> 1219</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP7_Pos                   (21U)                             </span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f3b8e8d3c21c79b7b865fcac13b4fcb"> 1220</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP7_Msk                   (0x7U &lt;&lt; ADC_SMPR3_SMP7_Pos)      </span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc33bb027ae17013cb1fe129e7a59acb"> 1221</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP7                       ADC_SMPR3_SMP7_Msk                </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9732feda1426545caa63186f66f7bde9"> 1222</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP7_0                     (0x1U &lt;&lt; ADC_SMPR3_SMP7_Pos)      </span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga996a0f2451c76cc8d73fcb1677bb2730"> 1223</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP7_1                     (0x2U &lt;&lt; ADC_SMPR3_SMP7_Pos)      </span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22542385c69b7aae67e810c695d654e4"> 1224</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP7_2                     (0x4U &lt;&lt; ADC_SMPR3_SMP7_Pos)      </span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff99c463662ad1f8331db79648b4145"> 1226</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP8_Pos                   (24U)                             </span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga119724c5a079c7a682440aa7f4eda70a"> 1227</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP8_Msk                   (0x7U &lt;&lt; ADC_SMPR3_SMP8_Pos)      </span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade369aaadff4a6639358fe1736f376ff"> 1228</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP8                       ADC_SMPR3_SMP8_Msk                </span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabdc5f7443522e39fe03460988891fe4"> 1229</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP8_0                     (0x1U &lt;&lt; ADC_SMPR3_SMP8_Pos)      </span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc7c638a3d0fec122b8be074121c74c"> 1230</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP8_1                     (0x2U &lt;&lt; ADC_SMPR3_SMP8_Pos)      </span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17d63452413e77731491eb61f9f6d89"> 1231</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP8_2                     (0x4U &lt;&lt; ADC_SMPR3_SMP8_Pos)      </span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eb3508788265cb11991b08d54d3dc1a"> 1233</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP9_Pos                   (27U)                             </span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee02af1ada70fd0b6891e86bf3ade442"> 1234</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP9_Msk                   (0x7U &lt;&lt; ADC_SMPR3_SMP9_Pos)      </span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494014c2bd8cdbdb8f84a796b4ad3a73"> 1235</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP9                       ADC_SMPR3_SMP9_Msk                </span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd6cef44904bd2ad1856324760a74fcb"> 1236</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP9_0                     (0x1U &lt;&lt; ADC_SMPR3_SMP9_Pos)      </span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7351a636d572187e292c66e5bf630e1f"> 1237</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP9_1                     (0x2U &lt;&lt; ADC_SMPR3_SMP9_Pos)      </span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9e76197a041258c5a9641b0058f8e9"> 1238</a></span>&#160;<span class="preprocessor">#define ADC_SMPR3_SMP9_2                     (0x4U &lt;&lt; ADC_SMPR3_SMP9_Pos)      </span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593196324c441869e2b7629db926aafd"> 1241</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Pos               (0U)                              </span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd"> 1242</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Msk               (0xFFFU &lt;&lt; ADC_JOFR1_JOFFSET1_Pos) </span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c"> 1243</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1                   ADC_JOFR1_JOFFSET1_Msk            </span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15e0dc116f3623901fdda1e743838334"> 1246</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Pos               (0U)                              </span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4"> 1247</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Msk               (0xFFFU &lt;&lt; ADC_JOFR2_JOFFSET2_Pos) </span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 1248</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2                   ADC_JOFR2_JOFFSET2_Msk            </span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad339e95766c1c4dd3ec3ef2fa5856f8b"> 1251</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Pos               (0U)                              </span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530"> 1252</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Msk               (0xFFFU &lt;&lt; ADC_JOFR3_JOFFSET3_Pos) </span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 1253</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3                   ADC_JOFR3_JOFFSET3_Msk            </span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb1f1ccebbb9c41f3b6bae1f8c587618"> 1256</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Pos               (0U)                              </span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5"> 1257</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Msk               (0xFFFU &lt;&lt; ADC_JOFR4_JOFFSET4_Pos) </span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 1258</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4                   ADC_JOFR4_JOFFSET4_Msk            </span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a635538ea4e4daa6b302e0d2d5c0932"> 1261</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT_Pos                       (0U)                              </span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00"> 1262</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT_Msk                       (0xFFFU &lt;&lt; ADC_HTR_HT_Pos)        </span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 1263</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT                           ADC_HTR_HT_Msk                    </span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga309e0c5c17cfe008132dbc95924ba0cd"> 1266</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT_Pos                       (0U)                              </span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680"> 1267</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT_Msk                       (0xFFFU &lt;&lt; ADC_LTR_LT_Pos)        </span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 1268</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT                           ADC_LTR_LT_Msk                    </span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727"> 1271</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Pos                       (20U)                             </span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57"> 1272</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Msk                       (0x1FU &lt;&lt; ADC_SQR1_L_Pos)         </span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1273</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L                           ADC_SQR1_L_Msk                    </span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1274</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_0                         (0x01U &lt;&lt; ADC_SQR1_L_Pos)         </span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1275</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_1                         (0x02U &lt;&lt; ADC_SQR1_L_Pos)         </span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1276</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_2                         (0x04U &lt;&lt; ADC_SQR1_L_Pos)         </span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1277</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_3                         (0x08U &lt;&lt; ADC_SQR1_L_Pos)         </span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13f59953a1c1b06047b204ff9603ac5"> 1278</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_4                         (0x10U &lt;&lt; ADC_SQR1_L_Pos)         </span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4804bbd2540420b01052fa4205cc041b"> 1280</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ28_Pos                    (15U)                             </span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad0e3d7e104eb7542678d08235399bac"> 1281</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ28_Msk                    (0x1FU &lt;&lt; ADC_SQR1_SQ28_Pos)      </span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe81e9d9ec030760066cf0fd77dcf3cb"> 1282</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ28                        ADC_SQR1_SQ28_Msk                 </span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d9f73e4ab26aa277dbe2dff2afb7bc6"> 1283</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ28_0                      (0x01U &lt;&lt; ADC_SQR1_SQ28_Pos)      </span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd8b11644b7cabc945e54a5c4920f9b"> 1284</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ28_1                      (0x02U &lt;&lt; ADC_SQR1_SQ28_Pos)      </span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3908287d4cedcf60497a19ab689ef07"> 1285</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ28_2                      (0x04U &lt;&lt; ADC_SQR1_SQ28_Pos)      </span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87347f324a5dac6a47aa016a2a995b8a"> 1286</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ28_3                      (0x08U &lt;&lt; ADC_SQR1_SQ28_Pos)      </span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga252211ff6dc797a6f033cb63e2cadcee"> 1287</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ28_4                      (0x10U &lt;&lt; ADC_SQR1_SQ28_Pos)      </span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7384c5c22f7371a61896e794d2df11ec"> 1289</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ27_Pos                    (10U)                             </span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b4f86f4192e09de3acb44acfb27441c"> 1290</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ27_Msk                    (0x1FU &lt;&lt; ADC_SQR1_SQ27_Pos)      </span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf974f4fc66a9cdce8bba4572fe2541a1"> 1291</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ27                        ADC_SQR1_SQ27_Msk                 </span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fd6a58eea77661e8687f9486b09afed"> 1292</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ27_0                      (0x01U &lt;&lt; ADC_SQR1_SQ27_Pos)      </span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13023ad22d75825e7a9ef1c3243341"> 1293</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ27_1                      (0x02U &lt;&lt; ADC_SQR1_SQ27_Pos)      </span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574bafc904890c99c5e82ea7dbf994a0"> 1294</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ27_2                      (0x04U &lt;&lt; ADC_SQR1_SQ27_Pos)      </span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3809b42f532261dfd82761d1b48eb09a"> 1295</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ27_3                      (0x08U &lt;&lt; ADC_SQR1_SQ27_Pos)      </span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d1b8955f831393b4f271bec8aa3e10"> 1296</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ27_4                      (0x10U &lt;&lt; ADC_SQR1_SQ27_Pos)      </span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98697d610b33f1a7881cba95617877a2"> 1298</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ26_Pos                    (5U)                              </span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32daa525d9f3b00d1a3456115d2a0078"> 1299</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ26_Msk                    (0x1FU &lt;&lt; ADC_SQR1_SQ26_Pos)      </span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee53f1b8c03f22d6b5fca762ea286932"> 1300</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ26                        ADC_SQR1_SQ26_Msk                 </span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108c2ede63f28d74cab3e3bcdb524867"> 1301</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ26_0                      (0x01U &lt;&lt; ADC_SQR1_SQ26_Pos)      </span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ebd8e7e89be6b43a9ea25b36348129"> 1302</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ26_1                      (0x02U &lt;&lt; ADC_SQR1_SQ26_Pos)      </span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac91379e130681cc9d9c13e9ba55363bb"> 1303</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ26_2                      (0x04U &lt;&lt; ADC_SQR1_SQ26_Pos)      </span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee1a6ec98cdb572fa4e0b2cc2d8861f7"> 1304</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ26_3                      (0x08U &lt;&lt; ADC_SQR1_SQ26_Pos)      </span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f71a24b1339e39a29d87908a7ea86f"> 1305</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ26_4                      (0x10U &lt;&lt; ADC_SQR1_SQ26_Pos)      </span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8390f6ee28bec57869aeaa3ad94e102"> 1307</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ25_Pos                    (0U)                              </span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505b597a9d73ec6e01efe73e18814e26"> 1308</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ25_Msk                    (0x1FU &lt;&lt; ADC_SQR1_SQ25_Pos)      </span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcbe44419351e6f9ce90e37f8395441"> 1309</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ25                        ADC_SQR1_SQ25_Msk                 </span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd0ebccea7d4faf1c45e0180c01d0c4c"> 1310</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ25_0                      (0x01U &lt;&lt; ADC_SQR1_SQ25_Pos)      </span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69aeff630484fe3baa32f3477daa4c63"> 1311</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ25_1                      (0x02U &lt;&lt; ADC_SQR1_SQ25_Pos)      </span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fe551c472ace0acc5565f098ad1ce0c"> 1312</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ25_2                      (0x04U &lt;&lt; ADC_SQR1_SQ25_Pos)      </span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e04e11ba1d7eca4f73ef9c695501e00"> 1313</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ25_3                      (0x08U &lt;&lt; ADC_SQR1_SQ25_Pos)      </span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77c73bcfc9ee55a8b3730a16b1e0d08"> 1314</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ25_4                      (0x10U &lt;&lt; ADC_SQR1_SQ25_Pos)      </span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db0a085176eb625f7d1d678752a4187"> 1317</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ19_Pos                    (0U)                              </span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88fb890f94036be6913a8de39f63c2fb"> 1318</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ19_Msk                    (0x1FU &lt;&lt; ADC_SQR2_SQ19_Pos)      </span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35a5bc91c16aeb8cd0674fe06f1861d"> 1319</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ19                        ADC_SQR2_SQ19_Msk                 </span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142c531535be2aa2d00aa0f04a88a0f4"> 1320</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ19_0                      (0x01U &lt;&lt; ADC_SQR2_SQ19_Pos)      </span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c28e73bb51137fb1fb4fb349ad22a9"> 1321</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ19_1                      (0x02U &lt;&lt; ADC_SQR2_SQ19_Pos)      </span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a0f27a849ed7d23115463865818c80"> 1322</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ19_2                      (0x04U &lt;&lt; ADC_SQR2_SQ19_Pos)      </span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17e087f2a0c5d1b6079360325c121d5"> 1323</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ19_3                      (0x08U &lt;&lt; ADC_SQR2_SQ19_Pos)      </span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76236cb8e0b3c4e169f2ba68c6491f3c"> 1324</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ19_4                      (0x10U &lt;&lt; ADC_SQR2_SQ19_Pos)      </span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7928defff69bf322d56c6cf0a7152822"> 1326</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ20_Pos                    (5U)                              </span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f475e1c39a5908332b1d49957eca9a"> 1327</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ20_Msk                    (0x1FU &lt;&lt; ADC_SQR2_SQ20_Pos)      </span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf3987d71e8375ffa9ca2da32d3518c"> 1328</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ20                        ADC_SQR2_SQ20_Msk                 </span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga726c311015b8d045a0d727d254f7ef47"> 1329</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ20_0                      (0x01U &lt;&lt; ADC_SQR2_SQ20_Pos)      </span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d8500c8a06fa1de4f0a6bac74215cf"> 1330</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ20_1                      (0x02U &lt;&lt; ADC_SQR2_SQ20_Pos)      </span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga929030c8d6c136f78c844ff27ea4fff3"> 1331</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ20_2                      (0x04U &lt;&lt; ADC_SQR2_SQ20_Pos)      </span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ecd2de2e5195b0549c714ff618294de"> 1332</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ20_3                      (0x08U &lt;&lt; ADC_SQR2_SQ20_Pos)      </span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a3e5ad4d761a2fed5932edcbf7c99d"> 1333</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ20_4                      (0x10U &lt;&lt; ADC_SQR2_SQ20_Pos)      </span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295f6dca11714b0c75d6686c3ae2cd51"> 1335</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ21_Pos                    (10U)                             </span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35c816c2992ff1abfd02924240b77c5b"> 1336</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ21_Msk                    (0x1FU &lt;&lt; ADC_SQR2_SQ21_Pos)      </span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78eb5731ed9d30de0d0bb77364136882"> 1337</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ21                        ADC_SQR2_SQ21_Msk                 </span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga097d5c73677278ffbe126792dfd8c3fb"> 1338</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ21_0                      (0x01U &lt;&lt; ADC_SQR2_SQ21_Pos)      </span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a4e097ac234ee1b3b329a59d7f7c8a8"> 1339</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ21_1                      (0x02U &lt;&lt; ADC_SQR2_SQ21_Pos)      </span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443460efc5cebc143bf069b3f0b84f1e"> 1340</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ21_2                      (0x04U &lt;&lt; ADC_SQR2_SQ21_Pos)      </span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7badb951fc78586b0ffbfe895ceb415"> 1341</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ21_3                      (0x08U &lt;&lt; ADC_SQR2_SQ21_Pos)      </span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6af28b92c438cb4d3cf6ff95c1953848"> 1342</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ21_4                      (0x10U &lt;&lt; ADC_SQR2_SQ21_Pos)      </span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b9e600ef1b86d0d17bb20b1bb2e7fd"> 1344</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ22_Pos                    (15U)                             </span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bab8b65615c2660f0f5e4d95ea15889"> 1345</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ22_Msk                    (0x1FU &lt;&lt; ADC_SQR2_SQ22_Pos)      </span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833aae9ac011f24122018049659111d7"> 1346</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ22                        ADC_SQR2_SQ22_Msk                 </span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbaa615979cf9357444d72a40bed5db"> 1347</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ22_0                      (0x01U &lt;&lt; ADC_SQR2_SQ22_Pos)      </span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9371a5da133d52f25edcc724019d938"> 1348</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ22_1                      (0x02U &lt;&lt; ADC_SQR2_SQ22_Pos)      </span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc6d645d7521558cb8104ea55ed7233d"> 1349</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ22_2                      (0x04U &lt;&lt; ADC_SQR2_SQ22_Pos)      </span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530068263272bce518e1519fd93e8f65"> 1350</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ22_3                      (0x08U &lt;&lt; ADC_SQR2_SQ22_Pos)      </span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f445e2748ce7f401b725a12cc92e8b1"> 1351</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ22_4                      (0x10U &lt;&lt; ADC_SQR2_SQ22_Pos)      </span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad1f38d3a76c825ae351d858d16e973"> 1353</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ23_Pos                    (20U)                             </span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175e76853a68ca8c473000a596e80c36"> 1354</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ23_Msk                    (0x1FU &lt;&lt; ADC_SQR2_SQ23_Pos)      </span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ce95fe2b7b49288d88d1c5b18e3730"> 1355</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ23                        ADC_SQR2_SQ23_Msk                 </span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf959d699fc7d4d5f3d7be6bdfcee11d"> 1356</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ23_0                      (0x01U &lt;&lt; ADC_SQR2_SQ23_Pos)      </span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed90925c5c8f68722d15773d255e3da"> 1357</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ23_1                      (0x02U &lt;&lt; ADC_SQR2_SQ23_Pos)      </span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72058efd654cd3bed99cc48e7fa7f909"> 1358</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ23_2                      (0x04U &lt;&lt; ADC_SQR2_SQ23_Pos)      </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5841f7358e28ea333fc0cd6d09a984c5"> 1359</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ23_3                      (0x08U &lt;&lt; ADC_SQR2_SQ23_Pos)      </span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab657e3587215b1bab4f7ca0cdf71f2a5"> 1360</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ23_4                      (0x10U &lt;&lt; ADC_SQR2_SQ23_Pos)      </span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ab37989cb01e2dbe2ef6d947ae5c4b9"> 1362</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ24_Pos                    (25U)                             </span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a62d9822d2427a4bffcf81a4c297a4"> 1363</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ24_Msk                    (0x1FU &lt;&lt; ADC_SQR2_SQ24_Pos)      </span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf550845d76f9155066d9874604d7cf7b"> 1364</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ24                        ADC_SQR2_SQ24_Msk                 </span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf05d36a671c1e22c8cf1dd88a3f7208"> 1365</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ24_0                      (0x01U &lt;&lt; ADC_SQR2_SQ24_Pos)      </span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3256f8e408a300cbbd8fef49dcb31a0"> 1366</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ24_1                      (0x02U &lt;&lt; ADC_SQR2_SQ24_Pos)      </span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae32f3823f85556b62b79202579ac7a71"> 1367</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ24_2                      (0x04U &lt;&lt; ADC_SQR2_SQ24_Pos)      </span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga594212e2cc17dd977bb41c61b196d036"> 1368</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ24_3                      (0x08U &lt;&lt; ADC_SQR2_SQ24_Pos)      </span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4b1fbcf485ed7fb7da94a0de071961"> 1369</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ24_4                      (0x10U &lt;&lt; ADC_SQR2_SQ24_Pos)      </span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0564d33ba33305bd21e0a949487107"> 1372</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_Pos                    (0U)                              </span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883"> 1373</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_Msk                    (0x1FU &lt;&lt; ADC_SQR3_SQ13_Pos)      </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a"> 1374</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13                        ADC_SQR3_SQ13_Msk                 </span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161"> 1375</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_0                      (0x01U &lt;&lt; ADC_SQR3_SQ13_Pos)      </span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483"> 1376</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_1                      (0x02U &lt;&lt; ADC_SQR3_SQ13_Pos)      </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec"> 1377</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_2                      (0x04U &lt;&lt; ADC_SQR3_SQ13_Pos)      </span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d"> 1378</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_3                      (0x08U &lt;&lt; ADC_SQR3_SQ13_Pos)      </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa"> 1379</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ13_4                      (0x10U &lt;&lt; ADC_SQR3_SQ13_Pos)      </span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d372c13876791fec7ae22b294f6306"> 1381</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_Pos                    (5U)                              </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7"> 1382</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_Msk                    (0x1FU &lt;&lt; ADC_SQR3_SQ14_Pos)      </span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771"> 1383</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14                        ADC_SQR3_SQ14_Msk                 </span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4"> 1384</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_0                      (0x01U &lt;&lt; ADC_SQR3_SQ14_Pos)      </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357"> 1385</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_1                      (0x02U &lt;&lt; ADC_SQR3_SQ14_Pos)      </span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344"> 1386</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_2                      (0x04U &lt;&lt; ADC_SQR3_SQ14_Pos)      </span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0"> 1387</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_3                      (0x08U &lt;&lt; ADC_SQR3_SQ14_Pos)      </span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e"> 1388</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ14_4                      (0x10U &lt;&lt; ADC_SQR3_SQ14_Pos)      </span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f8e25b4989221645f312f083f98c30"> 1390</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ15_Pos                    (10U)                             </span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d5d27946985c63724e1a256d6cd3a5"> 1391</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ15_Msk                    (0x1FU &lt;&lt; ADC_SQR3_SQ15_Pos)      </span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a08949dba6f114e9f2c1c71162c4202"> 1392</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ15                        ADC_SQR3_SQ15_Msk                 </span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac415254176b5e9758deac62031c63c73"> 1393</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ15_0                      (0x01U &lt;&lt; ADC_SQR3_SQ15_Pos)      </span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3f099e3100a1ec6678eaa2239a7742"> 1394</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ15_1                      (0x02U &lt;&lt; ADC_SQR3_SQ15_Pos)      </span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad57c4a839e96df75bd1dc805d0ad1810"> 1395</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ15_2                      (0x04U &lt;&lt; ADC_SQR3_SQ15_Pos)      </span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f96f90777febc615fd6d7ce64b8bec"> 1396</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ15_3                      (0x08U &lt;&lt; ADC_SQR3_SQ15_Pos)      </span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd4fc2d63ae2b873be674e9a2547839"> 1397</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ15_4                      (0x10U &lt;&lt; ADC_SQR3_SQ15_Pos)      </span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d3a48fd265ddad51cffe96f412cc1"> 1399</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ16_Pos                    (15U)                             </span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a9f26d31ff658fe1d2057926ff7498"> 1400</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ16_Msk                    (0x1FU &lt;&lt; ADC_SQR3_SQ16_Pos)      </span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3181fc7aff4b156519d56adc6310207a"> 1401</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ16                        ADC_SQR3_SQ16_Msk                 </span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec7ea52120a5a9dc2f372bbea677b102"> 1402</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ16_0                      (0x01U &lt;&lt; ADC_SQR3_SQ16_Pos)      </span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b50f6a2b9bfb580639b9a670fa59e5"> 1403</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ16_1                      (0x02U &lt;&lt; ADC_SQR3_SQ16_Pos)      </span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06cfd1969c7e66a10921a4ede9b783c"> 1404</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ16_2                      (0x04U &lt;&lt; ADC_SQR3_SQ16_Pos)      </span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae366123253ab05e29a60e8450815a5"> 1405</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ16_3                      (0x08U &lt;&lt; ADC_SQR3_SQ16_Pos)      </span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c2f6b7ab5e38d0412dcc47d63c2bfed"> 1406</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ16_4                      (0x10U &lt;&lt; ADC_SQR3_SQ16_Pos)      </span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5643e055f2e19b9b93a9e1c244398a12"> 1408</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ17_Pos                    (20U)                             </span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9806014a17c0173ab086c1979eff4fb"> 1409</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ17_Msk                    (0x1FU &lt;&lt; ADC_SQR3_SQ17_Pos)      </span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9699c4ecd8e5d379fd5edd91196fe08"> 1410</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ17                        ADC_SQR3_SQ17_Msk                 </span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a69c3ea3926eab93a93da7f369a2bf4"> 1411</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ17_0                      (0x01U &lt;&lt; ADC_SQR3_SQ17_Pos)      </span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588e8d903a942a834837f3416189ee06"> 1412</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ17_1                      (0x02U &lt;&lt; ADC_SQR3_SQ17_Pos)      </span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeede8c3f2f2488f2ed01f3e9b572f6a"> 1413</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ17_2                      (0x04U &lt;&lt; ADC_SQR3_SQ17_Pos)      </span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab646aeb85ce3f4e8a809965a68c2e713"> 1414</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ17_3                      (0x08U &lt;&lt; ADC_SQR3_SQ17_Pos)      </span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321cf7b4b9e01c9c2d82448eefbd713e"> 1415</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ17_4                      (0x10U &lt;&lt; ADC_SQR3_SQ17_Pos)      </span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0967ba3abd19eeace8bc2ea9ae8b8df6"> 1417</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ18_Pos                    (25U)                             </span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32183e395fbf15ff0032cbc89f45715e"> 1418</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ18_Msk                    (0x1FU &lt;&lt; ADC_SQR3_SQ18_Pos)      </span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe95b1e2d808b2dd6267600c146cf308"> 1419</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ18                        ADC_SQR3_SQ18_Msk                 </span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab05621cf822767e5f59f66f4b8982f"> 1420</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ18_0                      (0x01U &lt;&lt; ADC_SQR3_SQ18_Pos)      </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab99c4146408643d3ae1286d691d0d43f"> 1421</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ18_1                      (0x02U &lt;&lt; ADC_SQR3_SQ18_Pos)      </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7171c4b6e48648e077ff154d72a781c9"> 1422</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ18_2                      (0x04U &lt;&lt; ADC_SQR3_SQ18_Pos)      </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f2614b39aaea2272c0e2691f5da9adc"> 1423</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ18_3                      (0x08U &lt;&lt; ADC_SQR3_SQ18_Pos)      </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965e84387cabadaa202aa8b9a376d9f8"> 1424</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ18_4                      (0x10U &lt;&lt; ADC_SQR3_SQ18_Pos)      </span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d3b246c74aafc5fe11be312fa34dd"> 1427</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ7_Pos                     (0U)                              </span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28b13d879f0b1eab060682c7309bef6"> 1428</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ7_Msk                     (0x1FU &lt;&lt; ADC_SQR4_SQ7_Pos)       </span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6784b388e8ed44356b3101376f17f8ce"> 1429</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ7                         ADC_SQR4_SQ7_Msk                  </span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833e90c9e123fede38bb03fb9ca8356c"> 1430</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ7_0                       (0x01U &lt;&lt; ADC_SQR4_SQ7_Pos)       </span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf99a052f6b6848c9ddd80864d68a606"> 1431</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ7_1                       (0x02U &lt;&lt; ADC_SQR4_SQ7_Pos)       </span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f9959b3d8c2fbca0e3712f55917672b"> 1432</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ7_2                       (0x04U &lt;&lt; ADC_SQR4_SQ7_Pos)       </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22cda4978d61ef8b95044460f87fc3"> 1433</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ7_3                       (0x08U &lt;&lt; ADC_SQR4_SQ7_Pos)       </span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf060c3cabf657170b65597c18b1c18e9"> 1434</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ7_4                       (0x10U &lt;&lt; ADC_SQR4_SQ7_Pos)       </span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae84159acdf4a1d300c5e601d484f45ff"> 1436</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ8_Pos                     (5U)                              </span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a902577bb526775fc0ae0a7dce6c193"> 1437</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ8_Msk                     (0x1FU &lt;&lt; ADC_SQR4_SQ8_Pos)       </span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga727faa81b02e45f6088ec52cbdd17fc6"> 1438</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ8                         ADC_SQR4_SQ8_Msk                  </span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab54161c267d0e5c67b2d9560f38e1e72"> 1439</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ8_0                       (0x01U &lt;&lt; ADC_SQR4_SQ8_Pos)       </span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1705b76fdb5be09bd1aff13d3d60f3c2"> 1440</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ8_1                       (0x02U &lt;&lt; ADC_SQR4_SQ8_Pos)       </span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae672dea3dca7bca2b514256b85bf6102"> 1441</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ8_2                       (0x04U &lt;&lt; ADC_SQR4_SQ8_Pos)       </span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae68af6ac7742def83fed22dfd9c539"> 1442</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ8_3                       (0x08U &lt;&lt; ADC_SQR4_SQ8_Pos)       </span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308a424913533da05a25f3602b0302cd"> 1443</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ8_4                       (0x10U &lt;&lt; ADC_SQR4_SQ8_Pos)       </span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60acaf13955abf0081715f923d4cc4a5"> 1445</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ9_Pos                     (10U)                             </span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136a5529f740209b4962845e75bf8c91"> 1446</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ9_Msk                     (0x1FU &lt;&lt; ADC_SQR4_SQ9_Pos)       </span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcfc6ab4958524619cea0091ea090d98"> 1447</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ9                         ADC_SQR4_SQ9_Msk                  </span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07ec0597d4514a456f9ffcde70219e01"> 1448</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ9_0                       (0x01U &lt;&lt; ADC_SQR4_SQ9_Pos)       </span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba98a41834287d644287ea3b034748cc"> 1449</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ9_1                       (0x02U &lt;&lt; ADC_SQR4_SQ9_Pos)       </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf4c4383bc3237aa6ed18b287e9bfcd1"> 1450</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ9_2                       (0x04U &lt;&lt; ADC_SQR4_SQ9_Pos)       </span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a0d4a6f880660cf26b39cb59c41f38"> 1451</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ9_3                       (0x08U &lt;&lt; ADC_SQR4_SQ9_Pos)       </span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2f8350167490b687bef042c01a2b55b"> 1452</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ9_4                       (0x10U &lt;&lt; ADC_SQR4_SQ9_Pos)       </span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae6484f228eb36691aed33ddc61637b"> 1454</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ10_Pos                    (15U)                             </span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6e95c0095dc816a94478b0073e31b8"> 1455</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ10_Msk                    (0x1FU &lt;&lt; ADC_SQR4_SQ10_Pos)      </span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2291e9b36344e5a2b3c3bee01a57256"> 1456</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ10                        ADC_SQR4_SQ10_Msk                 </span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad569b757639c8e18d6627679dd2baa63"> 1457</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ10_0                      (0x01U &lt;&lt; ADC_SQR4_SQ10_Pos)      </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5382539b635f729cf2bab4e9ef374af2"> 1458</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ10_1                      (0x02U &lt;&lt; ADC_SQR4_SQ10_Pos)      </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd5ec71cd990f059000438871e773e76"> 1459</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ10_2                      (0x04U &lt;&lt; ADC_SQR4_SQ10_Pos)      </span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9fc736e02ad0990c34559b0de41787a"> 1460</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ10_3                      (0x08U &lt;&lt; ADC_SQR4_SQ10_Pos)      </span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947181161899c9ad2993515bf0e09949"> 1461</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ10_4                      (0x10U &lt;&lt; ADC_SQR4_SQ10_Pos)      </span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9d39c43df1a9ab9f2564528d182c98"> 1463</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ11_Pos                    (20U)                             </span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90552d1536b11ce6472163bb69e34534"> 1464</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ11_Msk                    (0x1FU &lt;&lt; ADC_SQR4_SQ11_Pos)      </span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373bfa5e67dff6d54f489903fd70ffc2"> 1465</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ11                        ADC_SQR4_SQ11_Msk                 </span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158f68e849077d0aceeafbab30a5c0b6"> 1466</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ11_0                      (0x01U &lt;&lt; ADC_SQR4_SQ11_Pos)      </span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23022baf8b595cf41d82011a6e9c44c0"> 1467</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ11_1                      (0x02U &lt;&lt; ADC_SQR4_SQ11_Pos)      </span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10db311c6d44f131faa2e7910bb9e693"> 1468</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ11_2                      (0x04U &lt;&lt; ADC_SQR4_SQ11_Pos)      </span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8665a7083517cbc00813334db54a7d02"> 1469</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ11_3                      (0x08U &lt;&lt; ADC_SQR4_SQ11_Pos)      </span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdab18f0926060dff760759daa0c4956"> 1470</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ11_4                      (0x10U &lt;&lt; ADC_SQR4_SQ11_Pos)      </span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690f521bed3c210f2ad4b2b300f5f090"> 1472</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ12_Pos                    (25U)                             </span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac426a7a1465dd057eb2807eecd188289"> 1473</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ12_Msk                    (0x1FU &lt;&lt; ADC_SQR4_SQ12_Pos)      </span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dca3af614cc06addea7080a94180d7d"> 1474</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ12                        ADC_SQR4_SQ12_Msk                 </span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga991d67e9534f3ba27693d06eaaf0c9d6"> 1475</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ12_0                      (0x01U &lt;&lt; ADC_SQR4_SQ12_Pos)      </span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe90c7e1d5fea817a285045342f03d4"> 1476</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ12_1                      (0x02U &lt;&lt; ADC_SQR4_SQ12_Pos)      </span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cae58134b4feb58a41cfa9cf203cc6b"> 1477</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ12_2                      (0x04U &lt;&lt; ADC_SQR4_SQ12_Pos)      </span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc8f72b246f58ec0eeed66a4b5f0aa"> 1478</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ12_3                      (0x08U &lt;&lt; ADC_SQR4_SQ12_Pos)      </span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6ebd2540da770f652cbb1b2ef6a0df"> 1479</a></span>&#160;<span class="preprocessor">#define ADC_SQR4_SQ12_4                      (0x10U &lt;&lt; ADC_SQR4_SQ12_Pos)      </span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f565311e9b1ee4dab2d2a96794138f1"> 1482</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ1_Pos                     (0U)                              </span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a9af580d8aedee223fb53cfeed7120"> 1483</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ1_Msk                     (0x1FU &lt;&lt; ADC_SQR5_SQ1_Pos)       </span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa0bed7683585af2d4079a81f626815"> 1484</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ1                         ADC_SQR5_SQ1_Msk                  </span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de"> 1485</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ1_0                       (0x01U &lt;&lt; ADC_SQR5_SQ1_Pos)       </span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1"> 1486</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ1_1                       (0x02U &lt;&lt; ADC_SQR5_SQ1_Pos)       </span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597"> 1487</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ1_2                       (0x04U &lt;&lt; ADC_SQR5_SQ1_Pos)       </span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba"> 1488</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ1_3                       (0x08U &lt;&lt; ADC_SQR5_SQ1_Pos)       </span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141"> 1489</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ1_4                       (0x10U &lt;&lt; ADC_SQR5_SQ1_Pos)       </span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e27c4b2de435901933c1ccbbb02acb5"> 1491</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ2_Pos                     (5U)                              </span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993491d071ac2dcebbacaf7b5a0382ad"> 1492</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ2_Msk                     (0x1FU &lt;&lt; ADC_SQR5_SQ2_Pos)       </span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56e34aabf8d53e73aa4bb6e3b75c599f"> 1493</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ2                         ADC_SQR5_SQ2_Msk                  </span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b11d43c527a2cf645762fb7e7dec7fc"> 1494</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ2_0                       (0x01U &lt;&lt; ADC_SQR5_SQ2_Pos)       </span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d50dc6ca741b26755dd82a1856cf53"> 1495</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ2_1                       (0x02U &lt;&lt; ADC_SQR5_SQ2_Pos)       </span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a66193f8748453b0503ffffe6685f6a"> 1496</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ2_2                       (0x04U &lt;&lt; ADC_SQR5_SQ2_Pos)       </span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5579b4580cdce4706fa615f64e9f96c9"> 1497</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ2_3                       (0x08U &lt;&lt; ADC_SQR5_SQ2_Pos)       </span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5ad8afd70f9f28b4a88e386cc09cec"> 1498</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ2_4                       (0x10U &lt;&lt; ADC_SQR5_SQ2_Pos)       </span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf78584cbacf091b7c03d062289c7593f"> 1500</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ3_Pos                     (10U)                             </span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1cbccfa5f88df7249f7cb7ae003c40d"> 1501</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ3_Msk                     (0x1FU &lt;&lt; ADC_SQR5_SQ3_Pos)       </span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga739ea0dec33eb0ad445d905d000c47cf"> 1502</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ3                         ADC_SQR5_SQ3_Msk                  </span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06cef57d15705909eb7f1bb37fecf25e"> 1503</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ3_0                       (0x01U &lt;&lt; ADC_SQR5_SQ3_Pos)       </span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74c6612646d03d8fd53c8edfa4038290"> 1504</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ3_1                       (0x02U &lt;&lt; ADC_SQR5_SQ3_Pos)       </span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga786b9443aed5508350e9bda84a097fb1"> 1505</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ3_2                       (0x04U &lt;&lt; ADC_SQR5_SQ3_Pos)       </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc36d94c0446bd7a7e45f1b2a7523867"> 1506</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ3_3                       (0x08U &lt;&lt; ADC_SQR5_SQ3_Pos)       </span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cc47dd6e091cfe7e362d3ea92ee053"> 1507</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ3_4                       (0x10U &lt;&lt; ADC_SQR5_SQ3_Pos)       </span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe8310b41da93fc3cf37dc3b7dbe1b26"> 1509</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ4_Pos                     (15U)                             </span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6130a590c0dd7ab583041ff9ed4d6833"> 1510</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ4_Msk                     (0x1FU &lt;&lt; ADC_SQR5_SQ4_Pos)       </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68fd5161463707720627d3ed148d460d"> 1511</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ4                         ADC_SQR5_SQ4_Msk                  </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf03153380c7947b1995af4ceffb7a9f"> 1512</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ4_0                       (0x01U &lt;&lt; ADC_SQR5_SQ4_Pos)       </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb60adcb4997e46789dcd056d567a8"> 1513</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ4_1                       (0x02U &lt;&lt; ADC_SQR5_SQ4_Pos)       </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb275820e78ec4fa0b89eea2b900ba0d"> 1514</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ4_2                       (0x04U &lt;&lt; ADC_SQR5_SQ4_Pos)       </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff202a53e417e424a86e9070cc05844"> 1515</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ4_3                       (0x08U &lt;&lt; ADC_SQR5_SQ4_Pos)       </span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8271f2c544dc69679b563e5bc0c63501"> 1516</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ4_4                       (0x10U &lt;&lt; ADC_SQR5_SQ4_Pos)       </span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9ccbad9bc038d96257519646c5b8e3"> 1518</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ5_Pos                     (20U)                             </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0af002f5b03e1df185c4be2a3af9ac0"> 1519</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ5_Msk                     (0x1FU &lt;&lt; ADC_SQR5_SQ5_Pos)       </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa90d273f9a3794cea4ae1ce554401883"> 1520</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ5                         ADC_SQR5_SQ5_Msk                  </span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55fbd2e559c61002e6cf806e5efa354d"> 1521</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ5_0                       (0x01U &lt;&lt; ADC_SQR5_SQ5_Pos)       </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1d54ba7312387b83825a952e3f200c3"> 1522</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ5_1                       (0x02U &lt;&lt; ADC_SQR5_SQ5_Pos)       </span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc23fe907ee7f1e5f5c66ad2dab56327"> 1523</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ5_2                       (0x04U &lt;&lt; ADC_SQR5_SQ5_Pos)       </span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac924ad7abe86f80a79fe4466c25807c7"> 1524</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ5_3                       (0x08U &lt;&lt; ADC_SQR5_SQ5_Pos)       </span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b8c36ef4145f39753847907cdfe59a"> 1525</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ5_4                       (0x10U &lt;&lt; ADC_SQR5_SQ5_Pos)       </span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5de8c6bf8d4faa4fc3b2177212f93d19"> 1527</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ6_Pos                     (25U)                             </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9b8f7aa5fce9e2a01b66b64e3afdd64"> 1528</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ6_Msk                     (0x1FU &lt;&lt; ADC_SQR5_SQ6_Pos)       </span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72754a147002fa804b2f1943dc141b1a"> 1529</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ6                         ADC_SQR5_SQ6_Msk                  </span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c53129c3e7b97f443ea6a9a27179e1"> 1530</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ6_0                       (0x01U &lt;&lt; ADC_SQR5_SQ6_Pos)       </span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e339f78ad8a541c3b3e7603669d3365"> 1531</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ6_1                       (0x02U &lt;&lt; ADC_SQR5_SQ6_Pos)       </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6f6db546bdbb8d6b530e45d098404a4"> 1532</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ6_2                       (0x04U &lt;&lt; ADC_SQR5_SQ6_Pos)       </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab698c700c93c937e1e6d490dbd7f1d56"> 1533</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ6_3                       (0x08U &lt;&lt; ADC_SQR5_SQ6_Pos)       </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5620318bf1c13a50e7aba31fdffbbc3f"> 1534</a></span>&#160;<span class="preprocessor">#define ADC_SQR5_SQ6_4                       (0x10U &lt;&lt; ADC_SQR5_SQ6_Pos)       </span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e"> 1538</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Pos                    (0U)                              </span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e"> 1539</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Msk                    (0x1FU &lt;&lt; ADC_JSQR_JSQ1_Pos)      </span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1540</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1                        ADC_JSQR_JSQ1_Msk                 </span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1541</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_0                      (0x01U &lt;&lt; ADC_JSQR_JSQ1_Pos)      </span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1542</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_1                      (0x02U &lt;&lt; ADC_JSQR_JSQ1_Pos)      </span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1543</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_2                      (0x04U &lt;&lt; ADC_JSQR_JSQ1_Pos)      </span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1544</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_3                      (0x08U &lt;&lt; ADC_JSQR_JSQ1_Pos)      </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1545</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_4                      (0x10U &lt;&lt; ADC_JSQR_JSQ1_Pos)      </span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc"> 1547</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Pos                    (5U)                              </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74"> 1548</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Msk                    (0x1FU &lt;&lt; ADC_JSQR_JSQ2_Pos)      </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1549</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2                        ADC_JSQR_JSQ2_Msk                 </span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1550</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_0                      (0x01U &lt;&lt; ADC_JSQR_JSQ2_Pos)      </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1551</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_1                      (0x02U &lt;&lt; ADC_JSQR_JSQ2_Pos)      </span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1552</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_2                      (0x04U &lt;&lt; ADC_JSQR_JSQ2_Pos)      </span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1553</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_3                      (0x08U &lt;&lt; ADC_JSQR_JSQ2_Pos)      </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1554</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_4                      (0x10U &lt;&lt; ADC_JSQR_JSQ2_Pos)      </span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e"> 1556</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Pos                    (10U)                             </span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b"> 1557</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Msk                    (0x1FU &lt;&lt; ADC_JSQR_JSQ3_Pos)      </span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1558</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3                        ADC_JSQR_JSQ3_Msk                 </span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1559</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_0                      (0x01U &lt;&lt; ADC_JSQR_JSQ3_Pos)      </span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1560</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_1                      (0x02U &lt;&lt; ADC_JSQR_JSQ3_Pos)      </span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1561</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_2                      (0x04U &lt;&lt; ADC_JSQR_JSQ3_Pos)      </span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1562</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_3                      (0x08U &lt;&lt; ADC_JSQR_JSQ3_Pos)      </span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1563</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_4                      (0x10U &lt;&lt; ADC_JSQR_JSQ3_Pos)      </span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a"> 1565</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Pos                    (15U)                             </span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd"> 1566</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Msk                    (0x1FU &lt;&lt; ADC_JSQR_JSQ4_Pos)      </span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1567</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4                        ADC_JSQR_JSQ4_Msk                 </span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1568</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_0                      (0x01U &lt;&lt; ADC_JSQR_JSQ4_Pos)      </span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1569</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_1                      (0x02U &lt;&lt; ADC_JSQR_JSQ4_Pos)      </span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1570</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_2                      (0x04U &lt;&lt; ADC_JSQR_JSQ4_Pos)      </span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1571</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_3                      (0x08U &lt;&lt; ADC_JSQR_JSQ4_Pos)      </span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1572</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_4                      (0x10U &lt;&lt; ADC_JSQR_JSQ4_Pos)      </span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1"> 1574</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Pos                      (20U)                             </span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05"> 1575</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Msk                      (0x3U &lt;&lt; ADC_JSQR_JL_Pos)         </span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1576</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL                          ADC_JSQR_JL_Msk                   </span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1577</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_0                        (0x1U &lt;&lt; ADC_JSQR_JL_Pos)         </span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1578</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_1                        (0x2U &lt;&lt; ADC_JSQR_JL_Pos)         </span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0c0f7960a790d485b1ae99aed0e8c7"> 1581</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Pos                   (0U)                              </span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d"> 1582</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Msk                   (0xFFFFU &lt;&lt; ADC_JDR1_JDATA_Pos)   </span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1583</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA                       ADC_JDR1_JDATA_Msk                </span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e02f5dbe30f9da55c112634b5636b3d"> 1586</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Pos                   (0U)                              </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670"> 1587</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Msk                   (0xFFFFU &lt;&lt; ADC_JDR2_JDATA_Pos)   </span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1588</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA                       ADC_JDR2_JDATA_Msk                </span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga382b9639cc85f4dc0c4603b83e4e3246"> 1591</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Pos                   (0U)                              </span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683"> 1592</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Msk                   (0xFFFFU &lt;&lt; ADC_JDR3_JDATA_Pos)   </span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 1593</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA                       ADC_JDR3_JDATA_Msk                </span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa993f3df2df14e7be95b96543bd4873f"> 1596</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Pos                   (0U)                              </span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef"> 1597</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Msk                   (0xFFFFU &lt;&lt; ADC_JDR4_JDATA_Pos)   </span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 1598</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA                       ADC_JDR4_JDATA_Msk                </span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06"> 1601</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Pos                      (0U)                              </span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1602</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Msk                      (0xFFFFU &lt;&lt; ADC_DR_DATA_Pos)      </span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1603</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA                          ADC_DR_DATA_Msk                   </span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR0 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac80d698a4fbbef5e39df7572003189d"> 1606</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP30_Pos                  (0U)                              </span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260a26791a8f5f7ae3551132dbb230de"> 1607</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP30_Msk                  (0x7U &lt;&lt; ADC_SMPR0_SMP30_Pos)     </span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a21faf48df0b0df6664871fc2274d3"> 1608</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP30                      ADC_SMPR0_SMP30_Msk               </span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8daee3480a7a01ad302de54d928769e4"> 1609</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP30_0                    (0x1U &lt;&lt; ADC_SMPR0_SMP30_Pos)     </span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6222934e2cc7001da1aff575c70fa2"> 1610</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP30_1                    (0x2U &lt;&lt; ADC_SMPR0_SMP30_Pos)     </span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffd070067ef4aecacdc81569251dbb96"> 1611</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP30_2                    (0x4U &lt;&lt; ADC_SMPR0_SMP30_Pos)     </span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380157c68e76ef44b6ddfb6e110ea3a"> 1613</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP31_Pos                  (3U)                              </span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2bf7de0cbca41aab734b23f7fbcc45"> 1614</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP31_Msk                  (0x7U &lt;&lt; ADC_SMPR0_SMP31_Pos)     </span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30f3852bf377a2eec404cd44aa3259c1"> 1615</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP31                      ADC_SMPR0_SMP31_Msk               </span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga123d55f344814a9219b56e6658ec5353"> 1616</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP31_0                    (0x1U &lt;&lt; ADC_SMPR0_SMP31_Pos)     </span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaf281101c8f8bbce116cc9cc7eedee5"> 1617</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP31_1                    (0x2U &lt;&lt; ADC_SMPR0_SMP31_Pos)     </span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e82767578ddc01c665feca9ebd20f"> 1618</a></span>&#160;<span class="preprocessor">#define ADC_SMPR0_SMP31_2                    (0x4U &lt;&lt; ADC_SMPR0_SMP31_Pos)     </span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf05dcdb9f298564bf23c2c012e0471"> 1621</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_Pos                     (0U)                              </span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200"> 1622</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1_Msk                     (0x1U &lt;&lt; ADC_CSR_AWD1_Pos)        </span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f"> 1623</a></span>&#160;<span class="preprocessor">#define ADC_CSR_AWD1                         ADC_CSR_AWD1_Msk                  </span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33af84dbce47a4c43a478bc4e773407d"> 1624</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOCS1_Pos                    (1U)                              </span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32a6f0dde01cc481c2fa54042ee1f829"> 1625</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOCS1_Msk                    (0x1U &lt;&lt; ADC_CSR_EOCS1_Pos)       </span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2fad17b309f2fef7e01491a3ee7f864"> 1626</a></span>&#160;<span class="preprocessor">#define ADC_CSR_EOCS1                        ADC_CSR_EOCS1_Msk                 </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5297d9522d7a90c2f035c52b1fa007e2"> 1627</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS1_Pos                    (2U)                              </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6049f63d9fa258c62267a2b12354b3b9"> 1628</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS1_Msk                    (0x1U &lt;&lt; ADC_CSR_JEOS1_Pos)       </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab53ac9e8711491e4924a660827340d"> 1629</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JEOS1                        ADC_CSR_JEOS1_Msk                 </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa094512686f5c37d85ec4c41b9fe1d21"> 1630</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT1_Pos                   (3U)                              </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115"> 1631</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT1_Msk                   (0x1U &lt;&lt; ADC_CSR_JSTRT1_Pos)      </span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa"> 1632</a></span>&#160;<span class="preprocessor">#define ADC_CSR_JSTRT1                       ADC_CSR_JSTRT1_Msk                </span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga186066448c230ab12a99cd67a22aaea5"> 1633</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT1_Pos                    (4U)                              </span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6"> 1634</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT1_Msk                    (0x1U &lt;&lt; ADC_CSR_STRT1_Pos)       </span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 1635</a></span>&#160;<span class="preprocessor">#define ADC_CSR_STRT1                        ADC_CSR_STRT1_Msk                 </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e77ef740b6a1dccec74746261be4f1"> 1636</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR1_Pos                     (5U)                              </span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc"> 1637</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR1_Msk                     (0x1U &lt;&lt; ADC_CSR_OVR1_Pos)        </span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec"> 1638</a></span>&#160;<span class="preprocessor">#define ADC_CSR_OVR1                         ADC_CSR_OVR1_Msk                  </span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8cbf8d8f32c2584dc08763d9fc5339d"> 1639</a></span>&#160;<span class="preprocessor">#define ADC_CSR_ADONS1_Pos                   (6U)                              </span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7e21ba50e4fbd9f9be5c11b5bbf432"> 1640</a></span>&#160;<span class="preprocessor">#define ADC_CSR_ADONS1_Msk                   (0x1U &lt;&lt; ADC_CSR_ADONS1_Pos)      </span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f13adc8261a3f8a9daade26ba345a71"> 1641</a></span>&#160;<span class="preprocessor">#define ADC_CSR_ADONS1                       ADC_CSR_ADONS1_Msk                </span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9"> 1644</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC1                        (ADC_CSR_EOCS1)</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6"> 1645</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC1                       (ADC_CSR_JEOS1)</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafceea99dc2287c360b275732f9862bca"> 1648</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_Pos                   (16U)                             </span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825"> 1649</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_Msk                   (0x3U &lt;&lt; ADC_CCR_ADCPRE_Pos)      </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c"> 1650</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE                       ADC_CCR_ADCPRE_Msk                </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 1651</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_0                     (0x1U &lt;&lt; ADC_CCR_ADCPRE_Pos)      </span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5"> 1652</a></span>&#160;<span class="preprocessor">#define ADC_CCR_ADCPRE_1                     (0x2U &lt;&lt; ADC_CCR_ADCPRE_Pos)      </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9741df391649af046f8310352ca3b3be"> 1653</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSVREFE_Pos                  (23U)                             </span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a"> 1654</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSVREFE_Msk                  (0x1U &lt;&lt; ADC_CCR_TSVREFE_Pos)     </span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc"> 1655</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSVREFE                      ADC_CCR_TSVREFE_Msk               </span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">/*                      Analog Comparators (COMP)                             */</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">/******************  Bit definition for COMP_CSR register  ********************/</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e47bef7243bf58487191cfa1a2b92ee"> 1664</a></span>&#160;<span class="preprocessor">#define COMP_CSR_10KPU                      (0x00000001U)                      </span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d533e19d0355e57c31f05fa7376ae50"> 1665</a></span>&#160;<span class="preprocessor">#define COMP_CSR_400KPU                     (0x00000002U)                      </span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8652af41fff631fc3ccb6e29292b2792"> 1666</a></span>&#160;<span class="preprocessor">#define COMP_CSR_10KPD                      (0x00000004U)                      </span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63d40fb031fcecf6bf626608c5b79c9"> 1667</a></span>&#160;<span class="preprocessor">#define COMP_CSR_400KPD                     (0x00000008U)                      </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef89a9fcea233dbb189df32b5fa3b37c"> 1668</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CMP1EN_Pos                 (4U)                               </span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac52d26749a04162d09b1daa181e1d41"> 1669</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CMP1EN_Msk                 (0x1U &lt;&lt; COMP_CSR_CMP1EN_Pos)      </span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe77e34f0b50dd7d38b777c6495448f"> 1670</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CMP1EN                     COMP_CSR_CMP1EN_Msk                </span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc8088cffb641eaad0a46bf383f31ec"> 1671</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CMP1OUT_Pos                (7U)                               </span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga063faf731314a74434850a11a8186f56"> 1672</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CMP1OUT_Msk                (0x1U &lt;&lt; COMP_CSR_CMP1OUT_Pos)     </span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f27dfdaa5e7261e84462f4a40a0eebd"> 1673</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CMP1OUT                    COMP_CSR_CMP1OUT_Msk               </span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8ff1d1cc56325f6e6d645fefd9b0a8"> 1674</a></span>&#160;<span class="preprocessor">#define COMP_CSR_SPEED_Pos                  (12U)                              </span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2286562bb99a2db422046e72681342ef"> 1675</a></span>&#160;<span class="preprocessor">#define COMP_CSR_SPEED_Msk                  (0x1U &lt;&lt; COMP_CSR_SPEED_Pos)       </span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53c3e4f4ab43d8aeeca7c58236e8a3bc"> 1676</a></span>&#160;<span class="preprocessor">#define COMP_CSR_SPEED                      COMP_CSR_SPEED_Msk                 </span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a49f0f69511e9165f31073285f94825"> 1677</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CMP2OUT_Pos                (13U)                              </span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff7d26a7e2bdadd8a2108a0e27e54619"> 1678</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CMP2OUT_Msk                (0x1U &lt;&lt; COMP_CSR_CMP2OUT_Pos)     </span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb2aa3d0055f1246613d11407195e1d"> 1679</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CMP2OUT                    COMP_CSR_CMP2OUT_Msk               </span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303e9fdc7b90f18914dee18fee508ed4"> 1681</a></span>&#160;<span class="preprocessor">#define COMP_CSR_WNDWE_Pos                  (17U)                              </span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1496e48a947a9378b50bd73b993edabf"> 1682</a></span>&#160;<span class="preprocessor">#define COMP_CSR_WNDWE_Msk                  (0x1U &lt;&lt; COMP_CSR_WNDWE_Pos)       </span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67164ea60986b0d8323dab125be2d7e0"> 1683</a></span>&#160;<span class="preprocessor">#define COMP_CSR_WNDWE                      COMP_CSR_WNDWE_Msk                 </span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47a8b160522cc234c767f89e807ba4a"> 1685</a></span>&#160;<span class="preprocessor">#define COMP_CSR_INSEL_Pos                  (18U)                              </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878b21388559b9ae9bd7ec08b0b0c1f2"> 1686</a></span>&#160;<span class="preprocessor">#define COMP_CSR_INSEL_Msk                  (0x7U &lt;&lt; COMP_CSR_INSEL_Pos)       </span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad643b8237ac05f37e844c4623eee38e2"> 1687</a></span>&#160;<span class="preprocessor">#define COMP_CSR_INSEL                      COMP_CSR_INSEL_Msk                 </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22c878cb32e006482652690adead3e74"> 1688</a></span>&#160;<span class="preprocessor">#define COMP_CSR_INSEL_0                    (0x1U &lt;&lt; COMP_CSR_INSEL_Pos)       </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c924a874286b31ae1854c97ebe3ad6a"> 1689</a></span>&#160;<span class="preprocessor">#define COMP_CSR_INSEL_1                    (0x2U &lt;&lt; COMP_CSR_INSEL_Pos)       </span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9163490c0de87d801562c28aee779281"> 1690</a></span>&#160;<span class="preprocessor">#define COMP_CSR_INSEL_2                    (0x4U &lt;&lt; COMP_CSR_INSEL_Pos)       </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedab824fd00b0fae764f75345d65314a"> 1691</a></span>&#160;<span class="preprocessor">#define COMP_CSR_OUTSEL_Pos                 (21U)                              </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d74aea7b952f0e9b35b467d61bdc2c"> 1692</a></span>&#160;<span class="preprocessor">#define COMP_CSR_OUTSEL_Msk                 (0x7U &lt;&lt; COMP_CSR_OUTSEL_Pos)      </span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38311a7b049416e9eb89c4d5e1bee615"> 1693</a></span>&#160;<span class="preprocessor">#define COMP_CSR_OUTSEL                     COMP_CSR_OUTSEL_Msk                </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6107493783e3f6576cbbb5abf8be4b8f"> 1694</a></span>&#160;<span class="preprocessor">#define COMP_CSR_OUTSEL_0                   (0x1U &lt;&lt; COMP_CSR_OUTSEL_Pos)      </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fa5c5275916b906ea0bc1bbdb634ab6"> 1695</a></span>&#160;<span class="preprocessor">#define COMP_CSR_OUTSEL_1                   (0x2U &lt;&lt; COMP_CSR_OUTSEL_Pos)      </span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae988c09e46307cf68c8da5708ef08bba"> 1696</a></span>&#160;<span class="preprocessor">#define COMP_CSR_OUTSEL_2                   (0x4U &lt;&lt; COMP_CSR_OUTSEL_Pos)      </span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bits present in COMP register but not related to comparator */</span><span class="preprocessor"></span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">/* (or partially related to comparator, in addition to other peripherals) */</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e8133d485fac9f34d183d431d24923"> 1700</a></span>&#160;<span class="preprocessor">#define COMP_CSR_SW1_Pos                    (5U)                               </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff7e0f63b5d9121fab924397480b882"> 1701</a></span>&#160;<span class="preprocessor">#define COMP_CSR_SW1_Msk                    (0x1U &lt;&lt; COMP_CSR_SW1_Pos)         </span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3c12f885ef7b170df129f47f00acaa"> 1702</a></span>&#160;<span class="preprocessor">#define COMP_CSR_SW1                        COMP_CSR_SW1_Msk                   </span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd68a16a0a10d27e3b43f5c9532d2a46"> 1703</a></span>&#160;<span class="preprocessor">#define COMP_CSR_VREFOUTEN_Pos              (16U)                              </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e41bbd792606f5056e64aaeec15de6"> 1704</a></span>&#160;<span class="preprocessor">#define COMP_CSR_VREFOUTEN_Msk              (0x1U &lt;&lt; COMP_CSR_VREFOUTEN_Pos)   </span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1acb48a929c69332b5067efa080aa7e"> 1705</a></span>&#160;<span class="preprocessor">#define COMP_CSR_VREFOUTEN                  COMP_CSR_VREFOUTEN_Msk             </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9542898075a6ad67d412cf2df35333"> 1707</a></span>&#160;<span class="preprocessor">#define COMP_CSR_FCH3_Pos                   (26U)                              </span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f8d2d09ca4bde22533b95fe8a66d678"> 1708</a></span>&#160;<span class="preprocessor">#define COMP_CSR_FCH3_Msk                   (0x1U &lt;&lt; COMP_CSR_FCH3_Pos)        </span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebc554efe1fbb906964fc9bfa971b834"> 1709</a></span>&#160;<span class="preprocessor">#define COMP_CSR_FCH3                       COMP_CSR_FCH3_Msk                  </span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0591e5a5a8af8bb71e71d9372364f42a"> 1710</a></span>&#160;<span class="preprocessor">#define COMP_CSR_FCH8_Pos                   (27U)                              </span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b55415fe1e36aa8cd38ca4741d331c4"> 1711</a></span>&#160;<span class="preprocessor">#define COMP_CSR_FCH8_Msk                   (0x1U &lt;&lt; COMP_CSR_FCH8_Pos)        </span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa55cfd36c5e8419dce09a73310d71acf"> 1712</a></span>&#160;<span class="preprocessor">#define COMP_CSR_FCH8                       COMP_CSR_FCH8_Msk                  </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada72155b5d2ff919b967493aaf12201c"> 1713</a></span>&#160;<span class="preprocessor">#define COMP_CSR_RCH13_Pos                  (28U)                              </span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88258cfbb76b70cd2101c61971f76ed5"> 1714</a></span>&#160;<span class="preprocessor">#define COMP_CSR_RCH13_Msk                  (0x1U &lt;&lt; COMP_CSR_RCH13_Pos)       </span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34f3961e44566985baff979b3de49eb"> 1715</a></span>&#160;<span class="preprocessor">#define COMP_CSR_RCH13                      COMP_CSR_RCH13_Msk                 </span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95126081f65676e43d24b3095ad741dd"> 1717</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CAIE_Pos                   (29U)                              </span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99821992a9885e5f2dbf53bf240b7a78"> 1718</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CAIE_Msk                   (0x1U &lt;&lt; COMP_CSR_CAIE_Pos)        </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb7a410881f0816c137867c22153987"> 1719</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CAIE                       COMP_CSR_CAIE_Msk                  </span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff060c0f5e94f65f45d9955d0c6e4b0"> 1720</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CAIF_Pos                   (30U)                              </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17a9032dfaf11ca389d89589fccb2726"> 1721</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CAIF_Msk                   (0x1U &lt;&lt; COMP_CSR_CAIF_Pos)        </span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8693eb5905a8e66a8301965772b6163"> 1722</a></span>&#160;<span class="preprocessor">#define COMP_CSR_CAIF                       COMP_CSR_CAIF_Msk                  </span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab755f645959616cef2c74e4954cef3f3"> 1723</a></span>&#160;<span class="preprocessor">#define COMP_CSR_TSUSP_Pos                  (31U)                              </span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b8e25e687fd46657447f0f7c79b94d7"> 1724</a></span>&#160;<span class="preprocessor">#define COMP_CSR_TSUSP_Msk                  (0x1U &lt;&lt; COMP_CSR_TSUSP_Pos)       </span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8464fe51ce24b7f198455dc2fb31c4f"> 1725</a></span>&#160;<span class="preprocessor">#define COMP_CSR_TSUSP                      COMP_CSR_TSUSP_Msk                 </span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/*                         Operational Amplifier (OPAMP)                      */</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">/*******************  Bit definition for OPAMP_CSR register  ******************/</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009"> 1733</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1PD_Pos                  (0U)                             </span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e"> 1734</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1PD_Msk                  (0x1U &lt;&lt; OPAMP_CSR_OPA1PD_Pos)   </span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e"> 1735</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1PD                      OPAMP_CSR_OPA1PD_Msk             </span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263"> 1736</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S3SEL1_Pos                  (1U)                             </span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d"> 1737</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S3SEL1_Msk                  (0x1U &lt;&lt; OPAMP_CSR_S3SEL1_Pos)   </span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef"> 1738</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S3SEL1                      OPAMP_CSR_S3SEL1_Msk             </span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4"> 1739</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S4SEL1_Pos                  (2U)                             </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28"> 1740</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S4SEL1_Msk                  (0x1U &lt;&lt; OPAMP_CSR_S4SEL1_Pos)   </span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a"> 1741</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S4SEL1                      OPAMP_CSR_S4SEL1_Msk             </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378"> 1742</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S5SEL1_Pos                  (3U)                             </span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864"> 1743</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S5SEL1_Msk                  (0x1U &lt;&lt; OPAMP_CSR_S5SEL1_Pos)   </span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9"> 1744</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S5SEL1                      OPAMP_CSR_S5SEL1_Msk             </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b"> 1745</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S6SEL1_Pos                  (4U)                             </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac"> 1746</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S6SEL1_Msk                  (0x1U &lt;&lt; OPAMP_CSR_S6SEL1_Pos)   </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b"> 1747</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S6SEL1                      OPAMP_CSR_S6SEL1_Msk             </span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b"> 1748</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CAL_L_Pos               (5U)                             </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d"> 1749</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CAL_L_Msk               (0x1U &lt;&lt; OPAMP_CSR_OPA1CAL_L_Pos) </span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3"> 1750</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CAL_L                   OPAMP_CSR_OPA1CAL_L_Msk          </span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134"> 1751</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CAL_H_Pos               (6U)                             </span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe"> 1752</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CAL_H_Msk               (0x1U &lt;&lt; OPAMP_CSR_OPA1CAL_H_Pos) </span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4"> 1753</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CAL_H                   OPAMP_CSR_OPA1CAL_H_Msk          </span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1"> 1754</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1LPM_Pos                 (7U)                             </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42"> 1755</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1LPM_Msk                 (0x1U &lt;&lt; OPAMP_CSR_OPA1LPM_Pos)  </span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a"> 1756</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1LPM                     OPAMP_CSR_OPA1LPM_Msk            </span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1"> 1757</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2PD_Pos                  (8U)                             </span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281"> 1758</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2PD_Msk                  (0x1U &lt;&lt; OPAMP_CSR_OPA2PD_Pos)   </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd"> 1759</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2PD                      OPAMP_CSR_OPA2PD_Msk             </span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3"> 1760</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S3SEL2_Pos                  (9U)                             </span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8"> 1761</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S3SEL2_Msk                  (0x1U &lt;&lt; OPAMP_CSR_S3SEL2_Pos)   </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed"> 1762</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S3SEL2                      OPAMP_CSR_S3SEL2_Msk             </span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b"> 1763</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S4SEL2_Pos                  (10U)                            </span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4"> 1764</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S4SEL2_Msk                  (0x1U &lt;&lt; OPAMP_CSR_S4SEL2_Pos)   </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5"> 1765</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S4SEL2                      OPAMP_CSR_S4SEL2_Msk             </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2"> 1766</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S5SEL2_Pos                  (11U)                            </span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35"> 1767</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S5SEL2_Msk                  (0x1U &lt;&lt; OPAMP_CSR_S5SEL2_Pos)   </span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798"> 1768</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S5SEL2                      OPAMP_CSR_S5SEL2_Msk             </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4"> 1769</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S6SEL2_Pos                  (12U)                            </span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d"> 1770</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S6SEL2_Msk                  (0x1U &lt;&lt; OPAMP_CSR_S6SEL2_Pos)   </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee"> 1771</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S6SEL2                      OPAMP_CSR_S6SEL2_Msk             </span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509"> 1772</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CAL_L_Pos               (13U)                            </span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e"> 1773</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CAL_L_Msk               (0x1U &lt;&lt; OPAMP_CSR_OPA2CAL_L_Pos) </span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414"> 1774</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CAL_L                   OPAMP_CSR_OPA2CAL_L_Msk          </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908"> 1775</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CAL_H_Pos               (14U)                            </span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d"> 1776</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CAL_H_Msk               (0x1U &lt;&lt; OPAMP_CSR_OPA2CAL_H_Pos) </span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99"> 1777</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CAL_H                   OPAMP_CSR_OPA2CAL_H_Msk          </span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056"> 1778</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2LPM_Pos                 (15U)                            </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e"> 1779</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2LPM_Msk                 (0x1U &lt;&lt; OPAMP_CSR_OPA2LPM_Pos)  </span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f"> 1780</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2LPM                     OPAMP_CSR_OPA2LPM_Msk            </span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24"> 1781</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_ANAWSEL1_Pos                (24U)                            </span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a"> 1782</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_ANAWSEL1_Msk                (0x1U &lt;&lt; OPAMP_CSR_ANAWSEL1_Pos) </span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439"> 1783</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_ANAWSEL1                    OPAMP_CSR_ANAWSEL1_Msk           </span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0"> 1784</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_ANAWSEL2_Pos                (25U)                            </span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469"> 1785</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_ANAWSEL2_Msk                (0x1U &lt;&lt; OPAMP_CSR_ANAWSEL2_Pos) </span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7"> 1786</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_ANAWSEL2                    OPAMP_CSR_ANAWSEL2_Msk           </span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7"> 1787</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S7SEL2_Pos                  (27U)                            </span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa"> 1788</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S7SEL2_Msk                  (0x1U &lt;&lt; OPAMP_CSR_S7SEL2_Pos)   </span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a"> 1789</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_S7SEL2                      OPAMP_CSR_S7SEL2_Msk             </span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166"> 1790</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_AOP_RANGE_Pos               (28U)                            </span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87"> 1791</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_AOP_RANGE_Msk               (0x1U &lt;&lt; OPAMP_CSR_AOP_RANGE_Pos) </span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4"> 1792</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_AOP_RANGE                   OPAMP_CSR_AOP_RANGE_Msk          </span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff"> 1793</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CALOUT_Pos              (29U)                            </span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7"> 1794</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CALOUT_Msk              (0x1U &lt;&lt; OPAMP_CSR_OPA1CALOUT_Pos) </span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939"> 1795</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA1CALOUT                  OPAMP_CSR_OPA1CALOUT_Msk         </span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81"> 1796</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CALOUT_Pos              (30U)                            </span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283"> 1797</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CALOUT_Msk              (0x1U &lt;&lt; OPAMP_CSR_OPA2CALOUT_Pos) </span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f"> 1798</a></span>&#160;<span class="preprocessor">#define OPAMP_CSR_OPA2CALOUT                  OPAMP_CSR_OPA2CALOUT_Msk         </span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for OPAMP_OTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6"> 1801</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos (0U)                             </span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d"> 1802</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk (0x1FU &lt;&lt; OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos) </span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be"> 1803</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW     OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk </span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa"> 1804</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos (5U)                            </span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae"> 1805</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk (0x1FU &lt;&lt; OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos) </span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f"> 1806</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH    OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk </span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29"> 1807</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos (10U)                            </span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c"> 1808</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk (0x1FU &lt;&lt; OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos) </span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b"> 1809</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW     OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk </span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3"> 1810</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos (15U)                           </span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844"> 1811</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk (0x1FU &lt;&lt; OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos) </span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148"> 1812</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH    OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk </span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e"> 1813</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_OT_USER_Pos                 (31U)                            </span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb"> 1814</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_OT_USER_Msk                 (0x1U &lt;&lt; OPAMP_OTR_OT_USER_Pos)  </span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391"> 1815</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_OT_USER                     OPAMP_OTR_OT_USER_Msk            </span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for OPAMP_LPOTR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee"> 1818</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos (0U)                          </span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a"> 1819</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk (0x1FU &lt;&lt; OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos) </span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889"> 1820</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW  OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk </span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3"> 1821</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos (5U)                         </span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e"> 1822</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk (0x1FU &lt;&lt; OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos) </span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419"> 1823</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk </span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e"> 1824</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos (10U)                         </span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f"> 1825</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk (0x1FU &lt;&lt; OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos) </span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728"> 1826</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW  OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk </span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6"> 1827</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos (15U)                        </span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e"> 1828</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk (0x1FU &lt;&lt; OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos) </span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4"> 1829</a></span>&#160;<span class="preprocessor">#define OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk </span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5"> 1838</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Pos                       (0U)                               </span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 1839</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Msk                       (0xFFFFFFFFU &lt;&lt; CRC_DR_DR_Pos)     </span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 1840</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR                           CRC_DR_DR_Msk                      </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63759809b1cd1cfdf46d92becc60f85"> 1843</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR_Pos                     (0U)                               </span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a"> 1844</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR_Msk                     (0xFFU &lt;&lt; CRC_IDR_IDR_Pos)         </span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 1845</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR                         CRC_IDR_IDR_Msk                    </span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1"> 1848</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Pos                    (0U)                               </span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 1849</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Msk                    (0x1U &lt;&lt; CRC_CR_RESET_Pos)         </span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1850</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET                        CRC_CR_RESET_Msk                   </span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">/*                    Digital to Analog Converter (DAC)                       */</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7663eb8440e12383fc88241acbfc99cf"> 1859</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Pos                      (0U)                               </span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 1860</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Msk                      (0x1U &lt;&lt; DAC_CR_EN1_Pos)           </span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 1861</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1                          DAC_CR_EN1_Msk                     </span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f43af44fba93c50bf4765608ec6d902"> 1862</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Pos                    (1U)                               </span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f"> 1863</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Msk                    (0x1U &lt;&lt; DAC_CR_BOFF1_Pos)         </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 1864</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1                        DAC_CR_BOFF1_Msk                   </span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ef4ab719505604c7a41e31c27fd05dd"> 1865</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Pos                     (2U)                               </span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437"> 1866</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Msk                     (0x1U &lt;&lt; DAC_CR_TEN1_Pos)          </span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 1867</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1                         DAC_CR_TEN1_Msk                    </span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b"> 1869</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Pos                    (3U)                               </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 1870</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Msk                    (0x7U &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 1871</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1                        DAC_CR_TSEL1_Msk                   </span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 1872</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_0                      (0x1U &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 1873</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_1                      (0x2U &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 1874</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_2                      (0x4U &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1"> 1876</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Pos                    (6U)                               </span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 1877</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Msk                    (0x3U &lt;&lt; DAC_CR_WAVE1_Pos)         </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 1878</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1                        DAC_CR_WAVE1_Msk                   </span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 1879</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_0                      (0x1U &lt;&lt; DAC_CR_WAVE1_Pos)         </span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 1880</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_1                      (0x2U &lt;&lt; DAC_CR_WAVE1_Pos)         </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015"> 1882</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Pos                    (8U)                               </span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 1883</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Msk                    (0xFU &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 1884</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1                        DAC_CR_MAMP1_Msk                   </span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 1885</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_0                      (0x1U &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 1886</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_1                      (0x2U &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 1887</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_2                      (0x4U &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 1888</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_3                      (0x8U &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1caf9621895f2a99c4b33a0908247b6"> 1890</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Pos                   (12U)                              </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 1891</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Msk                   (0x1U &lt;&lt; DAC_CR_DMAEN1_Pos)        </span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 1892</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1                       DAC_CR_DMAEN1_Msk                  </span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a11a25b89aa18648594cb72bf3918bf"> 1893</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1_Pos                (13U)                              </span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91"> 1894</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1_Msk                (0x1U &lt;&lt; DAC_CR_DMAUDRIE1_Pos)     </span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 1895</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE1                    DAC_CR_DMAUDRIE1_Msk               </span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2dbea8c55239069a24139f398785af4"> 1896</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Pos                      (16U)                              </span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7"> 1897</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Msk                      (0x1U &lt;&lt; DAC_CR_EN2_Pos)           </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 1898</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2                          DAC_CR_EN2_Msk                     </span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb3eb9eaa48220ba7cac6204c4637b75"> 1899</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Pos                    (17U)                              </span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3"> 1900</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Msk                    (0x1U &lt;&lt; DAC_CR_BOFF2_Pos)         </span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 1901</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2                        DAC_CR_BOFF2_Msk                   </span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2ef8fa2150330a16a2b19f17caa051e"> 1902</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Pos                     (18U)                              </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df"> 1903</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Msk                     (0x1U &lt;&lt; DAC_CR_TEN2_Pos)          </span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 1904</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2                         DAC_CR_TEN2_Msk                    </span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277"> 1906</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Pos                    (19U)                              </span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333"> 1907</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Msk                    (0x7U &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 1908</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2                        DAC_CR_TSEL2_Msk                   </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 1909</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_0                      (0x1U &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 1910</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_1                      (0x2U &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 1911</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_2                      (0x4U &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9"> 1913</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Pos                    (22U)                              </span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893"> 1914</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Msk                    (0x3U &lt;&lt; DAC_CR_WAVE2_Pos)         </span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 1915</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2                        DAC_CR_WAVE2_Msk                   </span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 1916</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_0                      (0x1U &lt;&lt; DAC_CR_WAVE2_Pos)         </span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 1917</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_1                      (0x2U &lt;&lt; DAC_CR_WAVE2_Pos)         </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50"> 1919</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Pos                    (24U)                              </span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 1920</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Msk                    (0xFU &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 1921</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2                        DAC_CR_MAMP2_Msk                   </span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 1922</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_0                      (0x1U &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 1923</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_1                      (0x2U &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 1924</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_2                      (0x4U &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 1925</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_3                      (0x8U &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga264e3d328584463c5164a7cca726cabb"> 1927</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Pos                   (28U)                              </span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 1928</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Msk                   (0x1U &lt;&lt; DAC_CR_DMAEN2_Pos)        </span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 1929</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2                       DAC_CR_DMAEN2_Msk                  </span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bf1e308092f2ef72387eb0fc5a8412"> 1930</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Pos                (29U)                              </span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da"> 1931</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Msk                (0x1U &lt;&lt; DAC_CR_DMAUDRIE2_Pos)     </span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 1932</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2                    DAC_CR_DMAUDRIE2_Msk               </span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d8b5dafe7a5f4963e5f12656e48ee1"> 1934</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos             (0U)                               </span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 1935</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk             (0x1U &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)  </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 1936</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1                 DAC_SWTRIGR_SWTRIG1_Msk            </span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb85dac71ddd76ce877fad49a47634b5"> 1937</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos             (1U)                               </span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 1938</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk             (0x1U &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)  </span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 1939</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2                 DAC_SWTRIGR_SWTRIG2_Msk            </span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3250ec13530e0e363f0ab92c149774f"> 1942</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos            (0U)                               </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 1943</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk            (0xFFFU &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos) </span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 1944</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR                DAC_DHR12R1_DACC1DHR_Msk           </span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1dcdc73fc338b3548cddcf84fb0c951"> 1947</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos            (4U)                               </span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 1948</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk            (0xFFFU &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos) </span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 1949</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR                DAC_DHR12L1_DACC1DHR_Msk           </span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b874c02d121c755a1d4523f2e39134e"> 1952</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos             (0U)                               </span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 1953</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk             (0xFFU &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos) </span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 1954</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR                 DAC_DHR8R1_DACC1DHR_Msk            </span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd13752ec5bc912023c608426e47908e"> 1957</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos            (0U)                               </span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 1958</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk            (0xFFFU &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos) </span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 1959</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR                DAC_DHR12R2_DACC2DHR_Msk           </span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe559f6278c4abd3b5db6277e82925b"> 1962</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos            (4U)                               </span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 1963</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk            (0xFFFU &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos) </span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 1964</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR                DAC_DHR12L2_DACC2DHR_Msk           </span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8082de99f7eef453237a409763718b"> 1967</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos             (0U)                               </span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 1968</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk             (0xFFU &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos) </span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 1969</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR                 DAC_DHR8R2_DACC2DHR_Msk            </span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1a7b56cdc34694e1aa032be202e79d"> 1972</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos            (0U)                               </span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 1973</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk            (0xFFFU &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos) </span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 1974</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR                DAC_DHR12RD_DACC1DHR_Msk           </span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae522220c8b02ab4bcf82f122a45997d3"> 1975</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos            (16U)                              </span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 1976</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk            (0xFFFU &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos) </span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 1977</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR                DAC_DHR12RD_DACC2DHR_Msk           </span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa367fe7ed3f9b2d5114dcc46ccab7468"> 1980</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos            (4U)                               </span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 1981</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk            (0xFFFU &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos) </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 1982</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR                DAC_DHR12LD_DACC1DHR_Msk           </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1db665f01f9d179045057d0e857da0"> 1983</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos            (20U)                              </span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 1984</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk            (0xFFFU &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos) </span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 1985</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR                DAC_DHR12LD_DACC2DHR_Msk           </span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac004fb7fdc93225fb835b27e39229a57"> 1988</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos             (0U)                               </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 1989</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk             (0xFFU &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos) </span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 1990</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR                 DAC_DHR8RD_DACC1DHR_Msk            </span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf849d0278349997f891d987def91224"> 1991</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos             (8U)                               </span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 1992</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk             (0xFFU &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos) </span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 1993</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR                 DAC_DHR8RD_DACC2DHR_Msk            </span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacef98a0af264fa6b23a187e74d7c82d"> 1996</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos               (0U)                               </span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 1997</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk               (0xFFFU &lt;&lt; DAC_DOR1_DACC1DOR_Pos)  </span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 1998</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR                   DAC_DOR1_DACC1DOR_Msk              </span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17aa70d42a524b2dd911326fa65630f1"> 2001</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos               (0U)                               </span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 2002</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk               (0xFFFU &lt;&lt; DAC_DOR2_DACC2DOR_Pos)  </span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 2003</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR                   DAC_DOR2_DACC2DOR_Msk              </span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeeefee596334ca7c00e9dfa12cfdd83"> 2006</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Pos                  (13U)                              </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 2007</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Msk                  (0x1U &lt;&lt; DAC_SR_DMAUDR1_Pos)       </span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 2008</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1                      DAC_SR_DMAUDR1_Msk                 </span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa918fd0130e9edc2b4a21ff4ba17aa5e"> 2009</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Pos                  (29U)                              </span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74"> 2010</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Msk                  (0x1U &lt;&lt; DAC_SR_DMAUDR2_Pos)       </span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 2011</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2                      DAC_SR_DMAUDR2_Msk                 </span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment">/*                           Debug MCU (DBGMCU)                               */</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad05a229877e557798dfbabe7188d7a54"> 2020</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos                 (0U)                          </span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 2021</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk                 (0xFFFU &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 2022</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                     DBGMCU_IDCODE_DEV_ID_Msk      </span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170"> 2024</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos                 (16U)                         </span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 2025</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk                 (0xFFFFU &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 2026</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                     DBGMCU_IDCODE_REV_ID_Msk      </span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4"> 2027</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_0                   (0x0001U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5"> 2028</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_1                   (0x0002U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead"> 2029</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_2                   (0x0004U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736"> 2030</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_3                   (0x0008U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d"> 2031</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_4                   (0x0010U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921"> 2032</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_5                   (0x0020U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b"> 2033</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_6                   (0x0040U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3"> 2034</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_7                   (0x0080U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a"> 2035</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_8                   (0x0100U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7"> 2036</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_9                   (0x0200U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7"> 2037</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_10                  (0x0400U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75"> 2038</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_11                  (0x0800U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91"> 2039</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_12                  (0x1000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac"> 2040</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_13                  (0x2000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607"> 2041</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_14                  (0x4000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74"> 2042</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_15                  (0x8000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b996a2be01fbeeaa868603c7bca6044"> 2045</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                  (0U)                          </span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61"> 2046</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                  (0x1U &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos) </span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a"> 2047</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                      DBGMCU_CR_DBG_SLEEP_Msk       </span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998b25ffd43297001c2f20ebb04fbcc9"> 2048</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                   (1U)                          </span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349"> 2049</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                   (0x1U &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 2050</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP                       DBGMCU_CR_DBG_STOP_Msk        </span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74521b2e06cd16f46ea5987d82f9ff19"> 2051</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos                (2U)                          </span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 2052</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk                (0x1U &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 2053</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                    DBGMCU_CR_DBG_STANDBY_Msk     </span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2be1af4b18b8c9ce4001dd363e6626e7"> 2054</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Pos                 (5U)                          </span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56"> 2055</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Msk                 (0x1U &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos) </span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9"> 2056</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN                     DBGMCU_CR_TRACE_IOEN_Msk      </span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20dddffa934315ca4a5902cbf45f4d93"> 2058</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Pos                 (6U)                          </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079"> 2059</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Msk                 (0x3U &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10"> 2060</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE                     DBGMCU_CR_TRACE_MODE_Msk      </span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 2061</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_0                   (0x1U &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 2062</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_1                   (0x2U &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB1_FZ register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1de6489ecedec59891894a54458bef2"> 2066</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos         (0U)                          </span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be"> 2067</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk         (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef"> 2068</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP             DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk </span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd5fd9c34fd75ddb5c77d526f8f53a1"> 2069</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos         (1U)                          </span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8"> 2070</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk         (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) </span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec"> 2071</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP             DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk </span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef66d67708ae915fbbc2ee76aeaef3e"> 2072</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos         (2U)                          </span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7dfb56349db84ef1ef5753e13cf2f48"> 2073</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk         (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) </span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45"> 2074</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM4_STOP             DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk </span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5218cc7d400bfb220c42a80b3a2a0603"> 2075</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos         (3U)                          </span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8"> 2076</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk         (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) </span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf"> 2077</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP             DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk </span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf603706e632bf2df878b8ba6fc0c4736"> 2078</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos         (4U)                          </span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1"> 2079</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk         (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) </span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7"> 2080</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP             DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk </span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8568c72922b902663a7ade0e9d6cb88"> 2081</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos         (5U)                          </span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29df0ea459e1900942f3e26141e0f9dd"> 2082</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk         (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) </span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b"> 2083</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP             DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk </span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004684cb88ffb723509a9ca4193e78ec"> 2084</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos          (10U)                         </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a"> 2085</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk          (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d"> 2086</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP              DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk </span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad459d6930c29babb7672cd26d0ea9b"> 2087</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos         (11U)                         </span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4"> 2088</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk         (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88"> 2089</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP             DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk </span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb0a55a4b7c9c3deeb61568b9c7e85c"> 2090</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos         (12U)                         </span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa"> 2091</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk         (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a"> 2092</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP             DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303e9dea0617bb3f03a8cc825005d6ce"> 2093</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)                        </span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604"> 2094</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e"> 2095</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT    DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk </span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc66781299067fbbec7d1be708314c17"> 2096</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)                        </span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908"> 2097</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) </span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96"> 2098</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT    DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk </span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB2_FZ register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6fc3b8c8d5cbb8695e7cec3153bbe65"> 2102</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos         (2U)                          </span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080"> 2103</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk         (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) </span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127"> 2104</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP             DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk </span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eb21a02384033248b1e45030a314598"> 2105</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos        (3U)                          </span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9390f2c13a5b525bd1e7bbd6501c7a67"> 2106</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk        (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) </span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb"> 2107</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM10_STOP            DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk </span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd5b307e8d9992857942180b6f7358f"> 2108</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos        (4U)                          </span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6"> 2109</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk        (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) </span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4"> 2110</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP            DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk </span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">/*                           DMA Controller (DMA)                             */</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087ec211a08c8241dad366d1785cda52"> 2119</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Pos                    (0U)                               </span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 2120</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Msk                    (0x1U &lt;&lt; DMA_ISR_GIF1_Pos)         </span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 2121</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1                        DMA_ISR_GIF1_Msk                   </span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac085bfd33abd74b8fea8fdb2c0d50281"> 2122</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Pos                   (1U)                               </span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 2123</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Msk                   (0x1U &lt;&lt; DMA_ISR_TCIF1_Pos)        </span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 2124</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1                       DMA_ISR_TCIF1_Msk                  </span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca211fa8d7b7129ebee6385bfe3c74b"> 2125</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Pos                   (2U)                               </span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 2126</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Msk                   (0x1U &lt;&lt; DMA_ISR_HTIF1_Pos)        </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 2127</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1                       DMA_ISR_HTIF1_Msk                  </span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01017e80e2ef95bf33e48cd5f1c464"> 2128</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Pos                   (3U)                               </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 2129</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Msk                   (0x1U &lt;&lt; DMA_ISR_TEIF1_Pos)        </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 2130</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1                       DMA_ISR_TEIF1_Msk                  </span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0012c596aa1189cfe65548fe251335ed"> 2131</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Pos                    (4U)                               </span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 2132</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Msk                    (0x1U &lt;&lt; DMA_ISR_GIF2_Pos)         </span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 2133</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2                        DMA_ISR_GIF2_Msk                   </span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab069ba1399d2868037f766a08dbe1e4a"> 2134</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Pos                   (5U)                               </span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 2135</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Msk                   (0x1U &lt;&lt; DMA_ISR_TCIF2_Pos)        </span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 2136</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2                       DMA_ISR_TCIF2_Msk                  </span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad85456b2273dd7dfbb08fe92ac61b1e4"> 2137</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Pos                   (6U)                               </span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 2138</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Msk                   (0x1U &lt;&lt; DMA_ISR_HTIF2_Pos)        </span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 2139</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2                       DMA_ISR_HTIF2_Msk                  </span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cdbf8d2aa171d79890a087f1c43dbd6"> 2140</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Pos                   (7U)                               </span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 2141</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Msk                   (0x1U &lt;&lt; DMA_ISR_TEIF2_Pos)        </span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 2142</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2                       DMA_ISR_TEIF2_Msk                  </span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54fef9be564548137ad7c2445b20c335"> 2143</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Pos                    (8U)                               </span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 2144</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Msk                    (0x1U &lt;&lt; DMA_ISR_GIF3_Pos)         </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 2145</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3                        DMA_ISR_GIF3_Msk                   </span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1479bcdda36f67b6337b034b920fc6d"> 2146</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Pos                   (9U)                               </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 2147</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Msk                   (0x1U &lt;&lt; DMA_ISR_TCIF3_Pos)        </span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 2148</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3                       DMA_ISR_TCIF3_Msk                  </span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126264bff9e43ab1e8f833762fe83c1d"> 2149</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Pos                   (10U)                              </span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 2150</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Msk                   (0x1U &lt;&lt; DMA_ISR_HTIF3_Pos)        </span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 2151</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3                       DMA_ISR_HTIF3_Msk                  </span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248a455a5f3c5fee0cc45ab365d7b516"> 2152</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Pos                   (11U)                              </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 2153</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Msk                   (0x1U &lt;&lt; DMA_ISR_TEIF3_Pos)        </span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 2154</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3                       DMA_ISR_TEIF3_Msk                  </span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a333a9204a12b733075b76fe405e073"> 2155</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Pos                    (12U)                              </span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 2156</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Msk                    (0x1U &lt;&lt; DMA_ISR_GIF4_Pos)         </span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 2157</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4                        DMA_ISR_GIF4_Msk                   </span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c55dfd31b2060f1fb68338588a859e"> 2158</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Pos                   (13U)                              </span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 2159</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Msk                   (0x1U &lt;&lt; DMA_ISR_TCIF4_Pos)        </span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 2160</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4                       DMA_ISR_TCIF4_Msk                  </span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa14ca3e688cfacb5f01b8e236b2dc8"> 2161</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Pos                   (14U)                              </span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 2162</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Msk                   (0x1U &lt;&lt; DMA_ISR_HTIF4_Pos)        </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 2163</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4                       DMA_ISR_HTIF4_Msk                  </span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5a506abd056cdecd143aa6b453a3c0"> 2164</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Pos                   (15U)                              </span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 2165</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Msk                   (0x1U &lt;&lt; DMA_ISR_TEIF4_Pos)        </span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 2166</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4                       DMA_ISR_TEIF4_Msk                  </span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a17e91ebc38899d49756cb90bf4ad"> 2167</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Pos                    (16U)                              </span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 2168</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Msk                    (0x1U &lt;&lt; DMA_ISR_GIF5_Pos)         </span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 2169</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5                        DMA_ISR_GIF5_Msk                   </span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3df7a4b5b5522c858efb983e147e521"> 2170</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Pos                   (17U)                              </span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 2171</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Msk                   (0x1U &lt;&lt; DMA_ISR_TCIF5_Pos)        </span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 2172</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5                       DMA_ISR_TCIF5_Msk                  </span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9052b436400d7e915f8f5bfff90f90e1"> 2173</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Pos                   (18U)                              </span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 2174</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Msk                   (0x1U &lt;&lt; DMA_ISR_HTIF5_Pos)        </span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 2175</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5                       DMA_ISR_HTIF5_Msk                  </span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c21cfd99b9042aae0c09646f194400d"> 2176</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Pos                   (19U)                              </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 2177</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Msk                   (0x1U &lt;&lt; DMA_ISR_TEIF5_Pos)        </span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 2178</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5                       DMA_ISR_TEIF5_Msk                  </span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4eabd1be5d69031f89e738b5c74b67"> 2179</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Pos                    (20U)                              </span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 2180</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Msk                    (0x1U &lt;&lt; DMA_ISR_GIF6_Pos)         </span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 2181</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6                        DMA_ISR_GIF6_Msk                   </span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a0e94ffea3d92ae1dc0eb5747cecc1"> 2182</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Pos                   (21U)                              </span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 2183</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Msk                   (0x1U &lt;&lt; DMA_ISR_TCIF6_Pos)        </span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 2184</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6                       DMA_ISR_TCIF6_Msk                  </span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04cbdca367113e9af5ded68c90e8523"> 2185</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Pos                   (22U)                              </span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 2186</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Msk                   (0x1U &lt;&lt; DMA_ISR_HTIF6_Pos)        </span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 2187</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6                       DMA_ISR_HTIF6_Msk                  </span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963d5205894b028565a3845600f4ffd6"> 2188</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Pos                   (23U)                              </span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 2189</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Msk                   (0x1U &lt;&lt; DMA_ISR_TEIF6_Pos)        </span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 2190</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6                       DMA_ISR_TEIF6_Msk                  </span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e8c37f4c5e50c523965acdd6fb68407"> 2191</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Pos                    (24U)                              </span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 2192</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Msk                    (0x1U &lt;&lt; DMA_ISR_GIF7_Pos)         </span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 2193</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7                        DMA_ISR_GIF7_Msk                   </span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf045c89aa989b77cd4a81d5995a35350"> 2194</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Pos                   (25U)                              </span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 2195</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Msk                   (0x1U &lt;&lt; DMA_ISR_TCIF7_Pos)        </span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 2196</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7                       DMA_ISR_TCIF7_Msk                  </span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797a964a31272c1fcab6b10f248f01b2"> 2197</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Pos                   (26U)                              </span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da"> 2198</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Msk                   (0x1U &lt;&lt; DMA_ISR_HTIF7_Pos)        </span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 2199</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7                       DMA_ISR_HTIF7_Msk                  </span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206b3332efbd7d8fdd094e791de94812"> 2200</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Pos                   (27U)                              </span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 2201</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Msk                   (0x1U &lt;&lt; DMA_ISR_TEIF7_Pos)        </span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 2202</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7                       DMA_ISR_TEIF7_Msk                  </span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384a232196033f388924f3f598f63777"> 2205</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Pos                  (0U)                               </span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 2206</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Msk                  (0x1U &lt;&lt; DMA_IFCR_CGIF1_Pos)       </span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 2207</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1                      DMA_IFCR_CGIF1_Msk                 </span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4602952d83692098965c92eb075ba8f2"> 2208</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos                 (1U)                               </span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 2209</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTCIF1_Pos)      </span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 2210</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1                     DMA_IFCR_CTCIF1_Msk                </span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga429ea8f924228f3c9c769a1dd10fccd2"> 2211</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos                 (2U)                               </span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 2212</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk                 (0x1U &lt;&lt; DMA_IFCR_CHTIF1_Pos)      </span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 2213</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1                     DMA_IFCR_CHTIF1_Msk                </span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae398bd469325b42df8d631c2c7648c03"> 2214</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos                 (3U)                               </span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 2215</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTEIF1_Pos)      </span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 2216</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1                     DMA_IFCR_CTEIF1_Msk                </span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a87eeb6e68e40c01607eb3055b2c802"> 2217</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Pos                  (4U)                               </span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 2218</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Msk                  (0x1U &lt;&lt; DMA_IFCR_CGIF2_Pos)       </span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 2219</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2                      DMA_IFCR_CGIF2_Msk                 </span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfd856f903bc2bb83b5e33bdcfbb72a8"> 2220</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos                 (5U)                               </span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 2221</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTCIF2_Pos)      </span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 2222</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2                     DMA_IFCR_CTCIF2_Msk                </span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae42f9ec920fc45409fca256fc1c094"> 2223</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos                 (6U)                               </span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 2224</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk                 (0x1U &lt;&lt; DMA_IFCR_CHTIF2_Pos)      </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 2225</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2                     DMA_IFCR_CHTIF2_Msk                </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c81071e0ad5e28ca23e87a3bef63f78"> 2226</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos                 (7U)                               </span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 2227</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTEIF2_Pos)      </span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 2228</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2                     DMA_IFCR_CTEIF2_Msk                </span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8abc8c7851622f66870e25e698befa2"> 2229</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Pos                  (8U)                               </span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 2230</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Msk                  (0x1U &lt;&lt; DMA_IFCR_CGIF3_Pos)       </span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 2231</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3                      DMA_IFCR_CGIF3_Msk                 </span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa340e56f4bfd8bf669b3cb636940a21"> 2232</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos                 (9U)                               </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 2233</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTCIF3_Pos)      </span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 2234</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3                     DMA_IFCR_CTCIF3_Msk                </span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9188b1e168f052779be66773b2132d6"> 2235</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos                 (10U)                              </span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 2236</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk                 (0x1U &lt;&lt; DMA_IFCR_CHTIF3_Pos)      </span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 2237</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3                     DMA_IFCR_CHTIF3_Msk                </span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57eb58cc21d13c4e954049cffe43853a"> 2238</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos                 (11U)                              </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 2239</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTEIF3_Pos)      </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 2240</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3                     DMA_IFCR_CTEIF3_Msk                </span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4c91830b4d46fcd53d414a91735273"> 2241</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Pos                  (12U)                              </span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 2242</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Msk                  (0x1U &lt;&lt; DMA_IFCR_CGIF4_Pos)       </span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 2243</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4                      DMA_IFCR_CGIF4_Msk                 </span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f092ea2c52ba0b5137c06702776f95"> 2244</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos                 (13U)                              </span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 2245</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTCIF4_Pos)      </span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 2246</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4                     DMA_IFCR_CTCIF4_Msk                </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8373c904a0574577398d22fe2d1872"> 2247</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos                 (14U)                              </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 2248</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk                 (0x1U &lt;&lt; DMA_IFCR_CHTIF4_Pos)      </span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 2249</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4                     DMA_IFCR_CHTIF4_Msk                </span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cfe132853ae9bea3b745104f6c6bf7"> 2250</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos                 (15U)                              </span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 2251</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTEIF4_Pos)      </span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 2252</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4                     DMA_IFCR_CTEIF4_Msk                </span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3885a548a01240f4b093215c9940ef70"> 2253</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Pos                  (16U)                              </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 2254</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Msk                  (0x1U &lt;&lt; DMA_IFCR_CGIF5_Pos)       </span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 2255</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5                      DMA_IFCR_CGIF5_Msk                 </span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacccd6618430fcc0515973f1335ea1cd7"> 2256</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos                 (17U)                              </span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 2257</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTCIF5_Pos)      </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 2258</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5                     DMA_IFCR_CTCIF5_Msk                </span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ff720ba13ea5f68b85d13cf881798a"> 2259</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos                 (18U)                              </span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 2260</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk                 (0x1U &lt;&lt; DMA_IFCR_CHTIF5_Pos)      </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 2261</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5                     DMA_IFCR_CHTIF5_Msk                </span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f212a62195d09ebbdfcdf2811a3798a"> 2262</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos                 (19U)                              </span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 2263</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTEIF5_Pos)      </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 2264</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5                     DMA_IFCR_CTEIF5_Msk                </span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947a2b4d94e4d611a087a9a9d26069"> 2265</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Pos                  (20U)                              </span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d"> 2266</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Msk                  (0x1U &lt;&lt; DMA_IFCR_CGIF6_Pos)       </span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 2267</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6                      DMA_IFCR_CGIF6_Msk                 </span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e93900522ede13863a0419ebedc67e"> 2268</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos                 (21U)                              </span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 2269</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTCIF6_Pos)      </span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 2270</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6                     DMA_IFCR_CTCIF6_Msk                </span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93f0d87ce3ac10330dc041aba3a26476"> 2271</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos                 (22U)                              </span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 2272</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk                 (0x1U &lt;&lt; DMA_IFCR_CHTIF6_Pos)      </span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 2273</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6                     DMA_IFCR_CHTIF6_Msk                </span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55707c4ab09e3bb7905a7ccd9e15cb02"> 2274</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos                 (23U)                              </span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 2275</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTEIF6_Pos)      </span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 2276</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6                     DMA_IFCR_CTEIF6_Msk                </span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga191c8a88496206410e22515c1dc8f726"> 2277</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Pos                  (24U)                              </span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed"> 2278</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Msk                  (0x1U &lt;&lt; DMA_IFCR_CGIF7_Pos)       </span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 2279</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7                      DMA_IFCR_CGIF7_Msk                 </span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00709a6aa2ad9e2a2bd93ecaea62a47b"> 2280</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Pos                 (25U)                              </span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc"> 2281</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTCIF7_Pos)      </span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 2282</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7                     DMA_IFCR_CTCIF7_Msk                </span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03149a3b9b879b9f8ad6ba03021df818"> 2283</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Pos                 (26U)                              </span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d"> 2284</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Msk                 (0x1U &lt;&lt; DMA_IFCR_CHTIF7_Pos)      </span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 2285</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7                     DMA_IFCR_CHTIF7_Msk                </span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61cdda5706c58ca9294f1457576c3d87"> 2286</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Pos                 (27U)                              </span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c"> 2287</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Msk                 (0x1U &lt;&lt; DMA_IFCR_CTEIF7_Pos)      </span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 2288</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7                     DMA_IFCR_CTEIF7_Msk                </span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4112f52d39f2b8046af889c49c504c"> 2291</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Pos                      (0U)                               </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 2292</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Msk                      (0x1U &lt;&lt; DMA_CCR_EN_Pos)           </span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 2293</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN                          DMA_CCR_EN_Msk                     </span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3b07726862ce6f3a0007de1553330a"> 2294</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Pos                    (1U)                               </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 2295</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Msk                    (0x1U &lt;&lt; DMA_CCR_TCIE_Pos)         </span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 2296</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE                        DMA_CCR_TCIE_Msk                   </span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5675e39ff8c23a18657c52281efc4c7e"> 2297</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Pos                    (2U)                               </span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 2298</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Msk                    (0x1U &lt;&lt; DMA_CCR_HTIE_Pos)         </span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 2299</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE                        DMA_CCR_HTIE_Msk                   </span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2744612a297431a80718a67c7c79f19"> 2300</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Pos                    (3U)                               </span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 2301</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Msk                    (0x1U &lt;&lt; DMA_CCR_TEIE_Pos)         </span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 2302</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE                        DMA_CCR_TEIE_Msk                   </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcc441150b42892a6ae5a4ae784d85e"> 2303</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Pos                     (4U)                               </span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 2304</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Msk                     (0x1U &lt;&lt; DMA_CCR_DIR_Pos)          </span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 2305</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR                         DMA_CCR_DIR_Msk                    </span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a4138896fef96641f9ad5eb269f4c4"> 2306</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Pos                    (5U)                               </span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 2307</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Msk                    (0x1U &lt;&lt; DMA_CCR_CIRC_Pos)         </span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 2308</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC                        DMA_CCR_CIRC_Msk                   </span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga165bb032ce1148af49048daec69508e9"> 2309</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Pos                    (6U)                               </span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 2310</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Msk                    (0x1U &lt;&lt; DMA_CCR_PINC_Pos)         </span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 2311</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC                        DMA_CCR_PINC_Msk                   </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f07a706a1a1b3b351151aff8b48be2"> 2312</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Pos                    (7U)                               </span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 2313</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Msk                    (0x1U &lt;&lt; DMA_CCR_MINC_Pos)         </span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 2314</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC                        DMA_CCR_MINC_Msk                   </span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83"> 2316</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Pos                   (8U)                               </span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 2317</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Msk                   (0x3U &lt;&lt; DMA_CCR_PSIZE_Pos)        </span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 2318</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE                       DMA_CCR_PSIZE_Msk                  </span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 2319</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_0                     (0x1U &lt;&lt; DMA_CCR_PSIZE_Pos)        </span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 2320</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_1                     (0x2U &lt;&lt; DMA_CCR_PSIZE_Pos)        </span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36"> 2322</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Pos                   (10U)                              </span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 2323</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Msk                   (0x3U &lt;&lt; DMA_CCR_MSIZE_Pos)        </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 2324</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE                       DMA_CCR_MSIZE_Msk                  </span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 2325</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_0                     (0x1U &lt;&lt; DMA_CCR_MSIZE_Pos)        </span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 2326</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_1                     (0x2U &lt;&lt; DMA_CCR_MSIZE_Pos)        </span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b"> 2328</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Pos                      (12U)                              </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 2329</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Msk                      (0x3U &lt;&lt; DMA_CCR_PL_Pos)           </span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 2330</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL                          DMA_CCR_PL_Msk                     </span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 2331</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_0                        (0x1U &lt;&lt; DMA_CCR_PL_Pos)           </span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 2332</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_1                        (0x2U &lt;&lt; DMA_CCR_PL_Pos)           </span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5d87d39e76e413ecfd4135d1d069aa2"> 2334</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos                 (14U)                              </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 2335</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk                 (0x1U &lt;&lt; DMA_CCR_MEM2MEM_Pos)      </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 2336</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM                     DMA_CCR_MEM2MEM_Msk                </span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition generic for DMA_CNDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96337334b23e814de339a9697b8cfe52"> 2339</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Pos                   (0U)                               </span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 2340</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Msk                   (0xFFFFU &lt;&lt; DMA_CNDTR_NDT_Pos)     </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 2341</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT                       DMA_CNDTR_NDT_Msk                  </span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0f6f09a54ca8624c6efa2b47f04fb0"> 2344</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR1_NDT_Pos                  (0U)                               </span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d84a73844904373cc00aaafb89096b"> 2345</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR1_NDT_Msk                  (0xFFFFU &lt;&lt; DMA_CNDTR1_NDT_Pos)    </span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139"> 2346</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR1_NDT                      DMA_CNDTR1_NDT_Msk                 </span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad10d22b1edcf12df9525f634f31db29"> 2349</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR2_NDT_Pos                  (0U)                               </span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c48521cc06cc44c69153f3f0168bc4c"> 2350</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR2_NDT_Msk                  (0xFFFFU &lt;&lt; DMA_CNDTR2_NDT_Pos)    </span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d"> 2351</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR2_NDT                      DMA_CNDTR2_NDT_Msk                 </span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bd47be41b7cf22896d967091bdd3ef"> 2354</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR3_NDT_Pos                  (0U)                               </span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd640860ddb4ee3d3d06cec9671e5622"> 2355</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR3_NDT_Msk                  (0xFFFFU &lt;&lt; DMA_CNDTR3_NDT_Pos)    </span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61"> 2356</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR3_NDT                      DMA_CNDTR3_NDT_Msk                 </span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76682930b0f63c9d32d943effa63230c"> 2359</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR4_NDT_Pos                  (0U)                               </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20e35a7d59b9fb09a238e43b429a8d81"> 2360</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR4_NDT_Msk                  (0xFFFFU &lt;&lt; DMA_CNDTR4_NDT_Pos)    </span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b"> 2361</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR4_NDT                      DMA_CNDTR4_NDT_Msk                 </span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR5 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b5bbbc05f1836f03d51a8385c9a9d2c"> 2364</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR5_NDT_Pos                  (0U)                               </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab746edb6b86425cb2935d0d15dcc8f2"> 2365</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR5_NDT_Msk                  (0xFFFFU &lt;&lt; DMA_CNDTR5_NDT_Pos)    </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6"> 2366</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR5_NDT                      DMA_CNDTR5_NDT_Msk                 </span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR6 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84c7e6c1a82f93c6eba38b871f66d8"> 2369</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR6_NDT_Pos                  (0U)                               </span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3f8f765d1d4a5ebc021ea1e9d9d537"> 2370</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR6_NDT_Msk                  (0xFFFFU &lt;&lt; DMA_CNDTR6_NDT_Pos)    </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199"> 2371</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR6_NDT                      DMA_CNDTR6_NDT_Msk                 </span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR7 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca090fa9a955cfbe2b10c053a339286"> 2374</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR7_NDT_Pos                  (0U)                               </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c11d07f19fb7c3109f68866ce1e988"> 2375</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR7_NDT_Msk                  (0xFFFFU &lt;&lt; DMA_CNDTR7_NDT_Pos)    </span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a"> 2376</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR7_NDT                      DMA_CNDTR7_NDT_Msk                 </span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition generic for DMA_CPAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbe38bfd0952b6490a0517143030eb0"> 2379</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Pos                     (0U)                               </span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 2380</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Msk                     (0xFFFFFFFFU &lt;&lt; DMA_CPAR_PA_Pos)   </span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 2381</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA                         DMA_CPAR_PA_Msk                    </span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd260750a6a83228cc235a81ed5e6970"> 2384</a></span>&#160;<span class="preprocessor">#define DMA_CPAR1_PA_Pos                    (0U)                               </span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf51dd90f5a1c9adcd649d6f6f4901287"> 2385</a></span>&#160;<span class="preprocessor">#define DMA_CPAR1_PA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CPAR1_PA_Pos)  </span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e"> 2386</a></span>&#160;<span class="preprocessor">#define DMA_CPAR1_PA                        DMA_CPAR1_PA_Msk                   </span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga234f373a0c6c81bdccd041e19a472b26"> 2389</a></span>&#160;<span class="preprocessor">#define DMA_CPAR2_PA_Pos                    (0U)                               </span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3a12dcb47ad5472a3313542434afaa"> 2390</a></span>&#160;<span class="preprocessor">#define DMA_CPAR2_PA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CPAR2_PA_Pos)  </span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22"> 2391</a></span>&#160;<span class="preprocessor">#define DMA_CPAR2_PA                        DMA_CPAR2_PA_Msk                   </span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf145b303c4a844378bd751c8815338"> 2394</a></span>&#160;<span class="preprocessor">#define DMA_CPAR3_PA_Pos                    (0U)                               </span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc63f0a16f0d31051aae27b6ffb4c870"> 2395</a></span>&#160;<span class="preprocessor">#define DMA_CPAR3_PA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CPAR3_PA_Pos)  </span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245"> 2396</a></span>&#160;<span class="preprocessor">#define DMA_CPAR3_PA                        DMA_CPAR3_PA_Msk                   </span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c421426679a8fd7e9a17e9d1df0933"> 2400</a></span>&#160;<span class="preprocessor">#define DMA_CPAR4_PA_Pos                    (0U)                               </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a7be5f2d61ff6c515816a24fe1de5c"> 2401</a></span>&#160;<span class="preprocessor">#define DMA_CPAR4_PA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CPAR4_PA_Pos)  </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff"> 2402</a></span>&#160;<span class="preprocessor">#define DMA_CPAR4_PA                        DMA_CPAR4_PA_Msk                   </span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf51f2d8514801d48695b5edd2e6e1d3"> 2405</a></span>&#160;<span class="preprocessor">#define DMA_CPAR5_PA_Pos                    (0U)                               </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e6ae15262888d3cfaf2e3f9413f7e0f"> 2406</a></span>&#160;<span class="preprocessor">#define DMA_CPAR5_PA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CPAR5_PA_Pos)  </span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94"> 2407</a></span>&#160;<span class="preprocessor">#define DMA_CPAR5_PA                        DMA_CPAR5_PA_Msk                   </span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25cba1e852c0e8f293ac83d6abe732b4"> 2410</a></span>&#160;<span class="preprocessor">#define DMA_CPAR6_PA_Pos                    (0U)                               </span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608eff6aeefadd66de726205c0e003a3"> 2411</a></span>&#160;<span class="preprocessor">#define DMA_CPAR6_PA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CPAR6_PA_Pos)  </span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee"> 2412</a></span>&#160;<span class="preprocessor">#define DMA_CPAR6_PA                        DMA_CPAR6_PA_Msk                   </span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6de459dd413794664f847da6bc3b67d"> 2416</a></span>&#160;<span class="preprocessor">#define DMA_CPAR7_PA_Pos                    (0U)                               </span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643c9bb63d96b8b454a966c34d6f8901"> 2417</a></span>&#160;<span class="preprocessor">#define DMA_CPAR7_PA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CPAR7_PA_Pos)  </span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26"> 2418</a></span>&#160;<span class="preprocessor">#define DMA_CPAR7_PA                        DMA_CPAR7_PA_Msk                   </span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition generic for DMA_CMAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8680eed5bbb2c59ececcacbdb9cdd5b"> 2421</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Pos                     (0U)                               </span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 2422</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Msk                     (0xFFFFFFFFU &lt;&lt; DMA_CMAR_MA_Pos)   </span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 2423</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA                         DMA_CMAR_MA_Msk                    </span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e2ca4557530242107bcfc1010bc48"> 2426</a></span>&#160;<span class="preprocessor">#define DMA_CMAR1_MA_Pos                    (0U)                               </span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf946b30345cb665a29b68830436d0b4e"> 2427</a></span>&#160;<span class="preprocessor">#define DMA_CMAR1_MA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CMAR1_MA_Pos)  </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19"> 2428</a></span>&#160;<span class="preprocessor">#define DMA_CMAR1_MA                        DMA_CMAR1_MA_Msk                   </span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7339ee678e75c9b9b205996dce34d0ea"> 2431</a></span>&#160;<span class="preprocessor">#define DMA_CMAR2_MA_Pos                    (0U)                               </span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8afbe34f199fee88b2b05e4d55b00995"> 2432</a></span>&#160;<span class="preprocessor">#define DMA_CMAR2_MA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CMAR2_MA_Pos)  </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e"> 2433</a></span>&#160;<span class="preprocessor">#define DMA_CMAR2_MA                        DMA_CMAR2_MA_Msk                   </span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f2237924595d01b3d97ed35c184c88b"> 2436</a></span>&#160;<span class="preprocessor">#define DMA_CMAR3_MA_Pos                    (0U)                               </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d70e31ab3eef6d846aa0e5876688a10"> 2437</a></span>&#160;<span class="preprocessor">#define DMA_CMAR3_MA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CMAR3_MA_Pos)  </span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285"> 2438</a></span>&#160;<span class="preprocessor">#define DMA_CMAR3_MA                        DMA_CMAR3_MA_Msk                   </span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab773af10a68cdfe34d2bda5c755a5374"> 2442</a></span>&#160;<span class="preprocessor">#define DMA_CMAR4_MA_Pos                    (0U)                               </span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b6e2094b6985688939394c61d8748b"> 2443</a></span>&#160;<span class="preprocessor">#define DMA_CMAR4_MA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CMAR4_MA_Pos)  </span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6"> 2444</a></span>&#160;<span class="preprocessor">#define DMA_CMAR4_MA                        DMA_CMAR4_MA_Msk                   </span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb52d83e2aa3a5a4793d4833f2aee486"> 2447</a></span>&#160;<span class="preprocessor">#define DMA_CMAR5_MA_Pos                    (0U)                               </span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec798c37a54a437e859e881410bca9b6"> 2448</a></span>&#160;<span class="preprocessor">#define DMA_CMAR5_MA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CMAR5_MA_Pos)  </span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c"> 2449</a></span>&#160;<span class="preprocessor">#define DMA_CMAR5_MA                        DMA_CMAR5_MA_Msk                   </span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad121be9e344c2cf7b0550976b17329e1"> 2452</a></span>&#160;<span class="preprocessor">#define DMA_CMAR6_MA_Pos                    (0U)                               </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1289a43da23f1563c19620f651cf10"> 2453</a></span>&#160;<span class="preprocessor">#define DMA_CMAR6_MA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CMAR6_MA_Pos)  </span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad"> 2454</a></span>&#160;<span class="preprocessor">#define DMA_CMAR6_MA                        DMA_CMAR6_MA_Msk                   </span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3150c6c322b08f0ab1abd7e72e9f3af7"> 2457</a></span>&#160;<span class="preprocessor">#define DMA_CMAR7_MA_Pos                    (0U)                               </span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92912ea42cc3c997821904802bc4694f"> 2458</a></span>&#160;<span class="preprocessor">#define DMA_CMAR7_MA_Msk                    (0xFFFFFFFFU &lt;&lt; DMA_CMAR7_MA_Pos)  </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a"> 2459</a></span>&#160;<span class="preprocessor">#define DMA_CMAR7_MA                        DMA_CMAR7_MA_Msk                   </span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">/*                  External Interrupt/Event Controller (EXTI)                */</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4702ca255bab973cffa5dd240594a7a3"> 2468</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Pos                    (0U)                               </span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 2469</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Msk                    (0x1U &lt;&lt; EXTI_IMR_MR0_Pos)         </span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 2470</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0                        EXTI_IMR_MR0_Msk                   </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27eb2217e842fa69573590793a1e6b38"> 2471</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Pos                    (1U)                               </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 2472</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Msk                    (0x1U &lt;&lt; EXTI_IMR_MR1_Pos)         </span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 2473</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1                        EXTI_IMR_MR1_Msk                   </span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58855e17d769f246e7422b3f875c85a2"> 2474</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Pos                    (2U)                               </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 2475</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Msk                    (0x1U &lt;&lt; EXTI_IMR_MR2_Pos)         </span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 2476</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2                        EXTI_IMR_MR2_Msk                   </span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0b0d4c04570bfe939843d7cb5bf15f6"> 2477</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Pos                    (3U)                               </span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 2478</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Msk                    (0x1U &lt;&lt; EXTI_IMR_MR3_Pos)         </span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 2479</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3                        EXTI_IMR_MR3_Msk                   </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18a7ef85db4597309170659c7ff1e6c"> 2480</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Pos                    (4U)                               </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 2481</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Msk                    (0x1U &lt;&lt; EXTI_IMR_MR4_Pos)         </span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 2482</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4                        EXTI_IMR_MR4_Msk                   </span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f6ecdcfdf234180e99e7d9c02affc7"> 2483</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Pos                    (5U)                               </span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 2484</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Msk                    (0x1U &lt;&lt; EXTI_IMR_MR5_Pos)         </span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 2485</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5                        EXTI_IMR_MR5_Msk                   </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc6874ec52a6b876dd48842a28d219ba"> 2486</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Pos                    (6U)                               </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 2487</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Msk                    (0x1U &lt;&lt; EXTI_IMR_MR6_Pos)         </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 2488</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6                        EXTI_IMR_MR6_Msk                   </span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b52dd9408a254ec3ba436ede0e42fa"> 2489</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Pos                    (7U)                               </span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 2490</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Msk                    (0x1U &lt;&lt; EXTI_IMR_MR7_Pos)         </span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 2491</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7                        EXTI_IMR_MR7_Msk                   </span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ad8042623ea52664eb00b43e35dcb7"> 2492</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Pos                    (8U)                               </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 2493</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Msk                    (0x1U &lt;&lt; EXTI_IMR_MR8_Pos)         </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 2494</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8                        EXTI_IMR_MR8_Msk                   </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9b5e7500420b3ce5a2b711ed73fa50"> 2495</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Pos                    (9U)                               </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 2496</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Msk                    (0x1U &lt;&lt; EXTI_IMR_MR9_Pos)         </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 2497</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9                        EXTI_IMR_MR9_Msk                   </span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8a8f8245716f96dde7049e27435f9a"> 2498</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Pos                   (10U)                              </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 2499</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR10_Pos)        </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 2500</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10                       EXTI_IMR_MR10_Msk                  </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29cc04d8d5116420b5b63c2f7c6b98e3"> 2501</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Pos                   (11U)                              </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 2502</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR11_Pos)        </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 2503</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11                       EXTI_IMR_MR11_Msk                  </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddd5fe4e39d5ff13ad5d3a051ffd2b73"> 2504</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Pos                   (12U)                              </span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 2505</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR12_Pos)        </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 2506</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12                       EXTI_IMR_MR12_Msk                  </span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3658584854eb1f7c9ad43934e5cb9f2a"> 2507</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Pos                   (13U)                              </span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 2508</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR13_Pos)        </span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 2509</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13                       EXTI_IMR_MR13_Msk                  </span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cb292831097d4790e00b89987cf5bb"> 2510</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Pos                   (14U)                              </span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 2511</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR14_Pos)        </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 2512</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14                       EXTI_IMR_MR14_Msk                  </span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e87a9c94dd2cdf7ea1851c2af7727b"> 2513</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Pos                   (15U)                              </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 2514</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR15_Pos)        </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 2515</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15                       EXTI_IMR_MR15_Msk                  </span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc8dc837cd6326f1fb7fae42e56ef74"> 2516</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Pos                   (16U)                              </span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e"> 2517</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR16_Pos)        </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 2518</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16                       EXTI_IMR_MR16_Msk                  </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc90bbbbc4137c8af29df2fc0162ae5"> 2519</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Pos                   (17U)                              </span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 2520</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR17_Pos)        </span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 2521</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17                       EXTI_IMR_MR17_Msk                  </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9084142db0eac80226038ced74846aa8"> 2522</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Pos                   (18U)                              </span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26"> 2523</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR18_Pos)        </span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 2524</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18                       EXTI_IMR_MR18_Msk                  </span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d1beae3a87cd1515fd1104bb2e0ac5"> 2525</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Pos                   (19U)                              </span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca"> 2526</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR19_Pos)        </span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 2527</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19                       EXTI_IMR_MR19_Msk                  </span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a252b7afd91a453cd613fca4792aed"> 2528</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20_Pos                   (20U)                              </span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd"> 2529</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR20_Pos)        </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa"> 2530</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR20                       EXTI_IMR_MR20_Msk                  </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777cbe130041b394e728de96fac11175"> 2531</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21_Pos                   (21U)                              </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf"> 2532</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR21_Pos)        </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 2533</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR21                       EXTI_IMR_MR21_Msk                  </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83efcf05bd49c293779334f366a3e342"> 2534</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22_Pos                   (22U)                              </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6"> 2535</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR22_Pos)        </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 2536</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR22                       EXTI_IMR_MR22_Msk                  </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2973f034a994068aa3e9ba20bc3e95c8"> 2537</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23_Pos                   (23U)                              </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5"> 2538</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23_Msk                   (0x1U &lt;&lt; EXTI_IMR_MR23_Pos)        </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 2539</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23                       EXTI_IMR_MR23_Msk                  </span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae43e6abdba2e7d7b7eaa07b268f288b3"> 2542</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM0 EXTI_IMR_MR0</span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1498c6a9cb8eb9842b83a2e91b3c290d"> 2543</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM1 EXTI_IMR_MR1</span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10013221a5de01374bb63623ca68d5a5"> 2544</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM2 EXTI_IMR_MR2</span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7e8e899926ae962ae34dc9d143fd09"> 2545</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM3 EXTI_IMR_MR3</span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad3c244ed0a107b5c4f96470a914348"> 2546</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM4 EXTI_IMR_MR4</span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91070bca3731cbe48e7bc97de97631a5"> 2547</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM5 EXTI_IMR_MR5</span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab55682980062f57cdb981aa649fbf3"> 2548</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM6 EXTI_IMR_MR6</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6ee214b24d450efe0c52d0b1dae0f4"> 2549</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM7 EXTI_IMR_MR7</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc41defd6bd026adde49d44ad1e8a5c4"> 2550</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM8 EXTI_IMR_MR8</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"> 2551</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM9 EXTI_IMR_MR9</span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e31c6dd167542dc8660c7dd6f31e0e9"> 2552</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM10 EXTI_IMR_MR10</span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5441a9f074c104d67a7629467724f3a0"> 2553</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM11 EXTI_IMR_MR11</span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab736b78d54e4ae9b5f1ee0bebbda1e4d"> 2554</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM12 EXTI_IMR_MR12</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b835eee91599273c334d6bed80bdaca"> 2555</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM13 EXTI_IMR_MR13</span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933e1e28d08958b9800cbfbea953b9e6"> 2556</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM14 EXTI_IMR_MR14</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16ac63565a42896a10eb5b56d45df7f1"> 2557</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM15 EXTI_IMR_MR15</span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e28d73aacdcc55491fe44c2e840398"> 2558</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM16 EXTI_IMR_MR16</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db46755679e595721057e90574b1434"> 2559</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM17 EXTI_IMR_MR17</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0a2063e564c44ba51733e0fcf25745"> 2560</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM18 EXTI_IMR_MR18</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc8bc70fd30f54311218abe6c52c21c"> 2561</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM19 EXTI_IMR_MR19</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ec4f917392fcd3b64bfae4d17fe1808"> 2562</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM20 EXTI_IMR_MR20</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9539fd6427a262f7cdbd42cd68a10eca"> 2563</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM21 EXTI_IMR_MR21</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05cb948001efcf6d1cf4968160f3aa5"> 2564</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM22 EXTI_IMR_MR22</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment">/* Category 3, 4 &amp; 5 */</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf008e923f14d37d5fefc433384184e12"> 2566</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM23 EXTI_IMR_MR23</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fe01103a449e5f81a25c733a3c1a03c"> 2567</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Pos                     (0U)                               </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d"> 2568</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Msk                     (0xFFFFFFU &lt;&lt; EXTI_IMR_IM_Pos)     </span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 2569</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM                         EXTI_IMR_IM_Msk                    </span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf10ad3eba24a4fadc9e58e9b81c17494"> 2572</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Pos                    (0U)                               </span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 2573</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Msk                    (0x1U &lt;&lt; EXTI_EMR_MR0_Pos)         </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 2574</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0                        EXTI_EMR_MR0_Msk                   </span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2891b4a57f827defecd2ebb2cac457b"> 2575</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Pos                    (1U)                               </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 2576</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Msk                    (0x1U &lt;&lt; EXTI_EMR_MR1_Pos)         </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 2577</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1                        EXTI_EMR_MR1_Msk                   </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e8782d37f1f13cc30d86c2c3a02576"> 2578</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Pos                    (2U)                               </span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 2579</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Msk                    (0x1U &lt;&lt; EXTI_EMR_MR2_Pos)         </span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 2580</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2                        EXTI_EMR_MR2_Msk                   </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeac760511bc46050ceb4ece479ead54b"> 2581</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Pos                    (3U)                               </span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 2582</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Msk                    (0x1U &lt;&lt; EXTI_EMR_MR3_Pos)         </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 2583</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3                        EXTI_EMR_MR3_Msk                   </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a337713821f1ea29a953eee7a2a6d2f"> 2584</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Pos                    (4U)                               </span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 2585</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Msk                    (0x1U &lt;&lt; EXTI_EMR_MR4_Pos)         </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 2586</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4                        EXTI_EMR_MR4_Msk                   </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e7760224986ab31fc06f5d84aa3b7f"> 2587</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Pos                    (5U)                               </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 2588</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Msk                    (0x1U &lt;&lt; EXTI_EMR_MR5_Pos)         </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 2589</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5                        EXTI_EMR_MR5_Msk                   </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3210ae740c584799c07b1e7995e4252"> 2590</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Pos                    (6U)                               </span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 2591</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Msk                    (0x1U &lt;&lt; EXTI_EMR_MR6_Pos)         </span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 2592</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6                        EXTI_EMR_MR6_Msk                   </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafafbf203c2dae41123f2eaf6565bb2f4"> 2593</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Pos                    (7U)                               </span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 2594</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Msk                    (0x1U &lt;&lt; EXTI_EMR_MR7_Pos)         </span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 2595</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7                        EXTI_EMR_MR7_Msk                   </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3349563ae0947ec6c441fe912fb0ede"> 2596</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Pos                    (8U)                               </span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 2597</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Msk                    (0x1U &lt;&lt; EXTI_EMR_MR8_Pos)         </span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 2598</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8                        EXTI_EMR_MR8_Msk                   </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42d64759efd55a329c207a31c7e3033"> 2599</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Pos                    (9U)                               </span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 2600</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Msk                    (0x1U &lt;&lt; EXTI_EMR_MR9_Pos)         </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 2601</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9                        EXTI_EMR_MR9_Msk                   </span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead96297678ea28e56765731de3f8511"> 2602</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Pos                   (10U)                              </span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 2603</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR10_Pos)        </span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 2604</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10                       EXTI_EMR_MR10_Msk                  </span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga744443e18392efb9d31ceeabc2ba9786"> 2605</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Pos                   (11U)                              </span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 2606</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR11_Pos)        </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 2607</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11                       EXTI_EMR_MR11_Msk                  </span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf200c3d4abdc44356ff3bfc66c136e"> 2608</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Pos                   (12U)                              </span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 2609</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR12_Pos)        </span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 2610</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12                       EXTI_EMR_MR12_Msk                  </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacf17cbe9663809770d498fe8d28a6e5"> 2611</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Pos                   (13U)                              </span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 2612</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR13_Pos)        </span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 2613</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13                       EXTI_EMR_MR13_Msk                  </span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0dd6f7d71f00964f930cba3e7fc9d14"> 2614</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Pos                   (14U)                              </span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 2615</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR14_Pos)        </span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 2616</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14                       EXTI_EMR_MR14_Msk                  </span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee0004caa46c2946bb05305cd93baa1"> 2617</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Pos                   (15U)                              </span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 2618</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR15_Pos)        </span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 2619</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15                       EXTI_EMR_MR15_Msk                  </span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga112b3657ea27bac2cfe0676dfa893157"> 2620</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Pos                   (16U)                              </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4"> 2621</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR16_Pos)        </span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 2622</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16                       EXTI_EMR_MR16_Msk                  </span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad853ef0d4af0ed5b68581464a067e1ab"> 2623</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Pos                   (17U)                              </span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 2624</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR17_Pos)        </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 2625</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17                       EXTI_EMR_MR17_Msk                  </span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7edb364e6ab767686e3c40b177489f00"> 2626</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Pos                   (18U)                              </span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398"> 2627</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR18_Pos)        </span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 2628</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18                       EXTI_EMR_MR18_Msk                  </span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f832c2588cb200a51d52c5dc8c8a"> 2629</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Pos                   (19U)                              </span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4"> 2630</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR19_Pos)        </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 2631</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19                       EXTI_EMR_MR19_Msk                  </span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67b8f9a15a25b5d2bc93d72082652bd"> 2632</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20_Pos                   (20U)                              </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c"> 2633</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR20_Pos)        </span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa"> 2634</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR20                       EXTI_EMR_MR20_Msk                  </span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a62823a85e5c8543646c7c6b273e2f"> 2635</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21_Pos                   (21U)                              </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532"> 2636</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR21_Pos)        </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a"> 2637</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR21                       EXTI_EMR_MR21_Msk                  </span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae52ca7f79c4b6092d6e2b781f0355bd8"> 2638</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22_Pos                   (22U)                              </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a"> 2639</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR22_Pos)        </span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 2640</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR22                       EXTI_EMR_MR22_Msk                  </span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d08797081d9cb9ecead99371a645bc3"> 2641</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23_Pos                   (23U)                              </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6"> 2642</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23_Msk                   (0x1U &lt;&lt; EXTI_EMR_MR23_Pos)        </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 2643</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23                       EXTI_EMR_MR23_Msk                  </span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf972d7547ed83843150667c301a9d348"> 2646</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM0 EXTI_EMR_MR0</span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07843e6ff5b4ddd02bcf6c66a08cac93"> 2647</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM1 EXTI_EMR_MR1</span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c31569533b3b6d76f99da69b4d168"> 2648</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM2 EXTI_EMR_MR2</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f2bd51b6a0981492a29436ef2b53344"> 2649</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM3 EXTI_EMR_MR3</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3f176db76b4eb2cc1400f76afc967a"> 2650</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM4 EXTI_EMR_MR4</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc0210d29dceb5682d01786b6fcf47fe"> 2651</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM5 EXTI_EMR_MR5</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c05702eec349cbbcce9b7bc825e2fd8"> 2652</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM6 EXTI_EMR_MR6</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04b9ef7548fb0564beae69739bdea72"> 2653</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM7 EXTI_EMR_MR7</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af57b60f4623e5a65011519dd707991"> 2654</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM8 EXTI_EMR_MR8</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3757f0da147b7bb49719cb69096b5bc7"> 2655</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM9 EXTI_EMR_MR9</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad548185c3c99b69f3eaec50067999112"> 2656</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM10 EXTI_EMR_MR10</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d0782c45b8b0951c8bbb5e7037a52b"> 2657</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM11 EXTI_EMR_MR11</span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9eaec30663289e66b9d9b40682910f"> 2658</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM12 EXTI_EMR_MR12</span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fc88afc4ba8231f4368527cc983d50"> 2659</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM13 EXTI_EMR_MR13</span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf3c10c55ef88bb255f899d0d0939c98"> 2660</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM14 EXTI_EMR_MR14</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3690bd10db8f6505368f84d1d360d83"> 2661</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM15 EXTI_EMR_MR15</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadea424b2e5e1e8733e5f8ba76b16c6c"> 2662</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM16 EXTI_EMR_MR16</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f640eaa67ff0f9e3e849fdc65f7f34e"> 2663</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM17 EXTI_EMR_MR17</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7162c4422ad98bec692f15dda4e011eb"> 2664</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM18 EXTI_EMR_MR18</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96076632bf23a1dfb53cfada4008d7b3"> 2665</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM19 EXTI_EMR_MR19</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a88ab99418d93b7277f19736c14c6c2"> 2666</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM20 EXTI_EMR_MR20</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17512ecb4d8572e8b73ab1a427fd500"> 2667</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM21 EXTI_EMR_MR21</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b9e9ec368a547f58ab7f6359c58bdf"> 2668</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM22 EXTI_EMR_MR22</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91695431bc9d35db5f1771358c22ddbe"> 2669</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM23 EXTI_EMR_MR23</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa359160d5aba50c4aff40330fd99d426"> 2672</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Pos                   (0U)                               </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 2673</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Msk                   (0x1U &lt;&lt; EXTI_RTSR_TR0_Pos)        </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 2674</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0                       EXTI_RTSR_TR0_Msk                  </span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga099233be3061fa5c0e44cbf3e20b6394"> 2675</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Pos                   (1U)                               </span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 2676</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Msk                   (0x1U &lt;&lt; EXTI_RTSR_TR1_Pos)        </span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 2677</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1                       EXTI_RTSR_TR1_Msk                  </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b2187bec09d19b2b79382c25ff3b4b"> 2678</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Pos                   (2U)                               </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 2679</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Msk                   (0x1U &lt;&lt; EXTI_RTSR_TR2_Pos)        </span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 2680</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2                       EXTI_RTSR_TR2_Msk                  </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeae95954e4c5e25f225d3cad0e2b2362"> 2681</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Pos                   (3U)                               </span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 2682</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Msk                   (0x1U &lt;&lt; EXTI_RTSR_TR3_Pos)        </span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 2683</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3                       EXTI_RTSR_TR3_Msk                  </span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa95865d62fde25381efad4f0c38cd8bd"> 2684</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Pos                   (4U)                               </span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 2685</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Msk                   (0x1U &lt;&lt; EXTI_RTSR_TR4_Pos)        </span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 2686</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4                       EXTI_RTSR_TR4_Msk                  </span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29eade4e6218042bad165fd8cb162662"> 2687</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Pos                   (5U)                               </span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 2688</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Msk                   (0x1U &lt;&lt; EXTI_RTSR_TR5_Pos)        </span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 2689</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5                       EXTI_RTSR_TR5_Msk                  </span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5fd949f067c605127932367ba4dad5"> 2690</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Pos                   (6U)                               </span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 2691</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Msk                   (0x1U &lt;&lt; EXTI_RTSR_TR6_Pos)        </span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 2692</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6                       EXTI_RTSR_TR6_Msk                  </span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f320ed539b225c1e4f50e3cfb43100"> 2693</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Pos                   (7U)                               </span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 2694</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Msk                   (0x1U &lt;&lt; EXTI_RTSR_TR7_Pos)        </span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 2695</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7                       EXTI_RTSR_TR7_Msk                  </span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9bcf9229eced0f5101842fd9585e40"> 2696</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Pos                   (8U)                               </span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 2697</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Msk                   (0x1U &lt;&lt; EXTI_RTSR_TR8_Pos)        </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 2698</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8                       EXTI_RTSR_TR8_Msk                  </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3c856ba7076de4742cea9494d2d97b"> 2699</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Pos                   (9U)                               </span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 2700</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Msk                   (0x1U &lt;&lt; EXTI_RTSR_TR9_Pos)        </span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 2701</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9                       EXTI_RTSR_TR9_Msk                  </span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19c55236009d4d88273be1fe6d17b69"> 2702</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Pos                  (10U)                              </span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 2703</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR10_Pos)       </span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 2704</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10                      EXTI_RTSR_TR10_Msk                 </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f11477d08556852c4cf210f75d11920"> 2705</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Pos                  (11U)                              </span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 2706</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR11_Pos)       </span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 2707</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11                      EXTI_RTSR_TR11_Msk                 </span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b0314682ff50f85bd8d5570fb6935a"> 2708</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Pos                  (12U)                              </span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 2709</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR12_Pos)       </span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 2710</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12                      EXTI_RTSR_TR12_Msk                 </span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20176d8fa4181b22a833e1598e96b153"> 2711</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Pos                  (13U)                              </span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 2712</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR13_Pos)       </span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 2713</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13                      EXTI_RTSR_TR13_Msk                 </span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e76cfdc7657907d423ba90dcac7bc90"> 2714</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Pos                  (14U)                              </span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 2715</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR14_Pos)       </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 2716</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14                      EXTI_RTSR_TR14_Msk                 </span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa62a698b0b47384cd72f49ebb9f17f4c"> 2717</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Pos                  (15U)                              </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 2718</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR15_Pos)       </span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 2719</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15                      EXTI_RTSR_TR15_Msk                 </span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c280314b145321c6a62ce2764d1fd59"> 2720</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Pos                  (16U)                              </span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 2721</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR16_Pos)       </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 2722</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16                      EXTI_RTSR_TR16_Msk                 </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47fa1d5d96ea124413c3b81b9c10f75f"> 2723</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Pos                  (17U)                              </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 2724</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR17_Pos)       </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 2725</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17                      EXTI_RTSR_TR17_Msk                 </span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49afa76eab5b3a7d5e5640fced73047c"> 2726</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18_Pos                  (18U)                              </span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617"> 2727</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR18_Pos)       </span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 2728</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18                      EXTI_RTSR_TR18_Msk                 </span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9bfa9cb8df10ec1e3c2dd50235231c"> 2729</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Pos                  (19U)                              </span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe"> 2730</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR19_Pos)       </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 2731</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19                      EXTI_RTSR_TR19_Msk                 </span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga825c9ea20abb9a733bc90b94440fbc63"> 2732</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20_Pos                  (20U)                              </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423"> 2733</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR20_Pos)       </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 2734</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR20                      EXTI_RTSR_TR20_Msk                 </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a92f33d68f20f61d92563404305ba35"> 2735</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21_Pos                  (21U)                              </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210"> 2736</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR21_Pos)       </span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 2737</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR21                      EXTI_RTSR_TR21_Msk                 </span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b6c8e3b151388284c11fad135c06f3"> 2738</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22_Pos                  (22U)                              </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f"> 2739</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR22_Pos)       </span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 2740</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR22                      EXTI_RTSR_TR22_Msk                 </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973571d8aac7ce8e83496f282e6b269d"> 2741</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR23_Pos                  (23U)                              </span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f2422fa93b18c0ca7473de258dffe39"> 2742</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR23_Msk                  (0x1U &lt;&lt; EXTI_RTSR_TR23_Pos)       </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91"> 2743</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR23                      EXTI_RTSR_TR23_Msk                 </span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade996606f4ecfb99bfbd885995dabcb2"> 2746</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT0 EXTI_RTSR_TR0</span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105a193b7168b2cfafcc233f692808c6"> 2747</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT1 EXTI_RTSR_TR1</span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8cd1d16738c353cfa130dcf89b0014b"> 2748</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT2 EXTI_RTSR_TR2</span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d07f42f4967fe0714b8c015a5626eae"> 2749</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT3 EXTI_RTSR_TR3</span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46a227db84617ef946085cb7d92af824"> 2750</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT4 EXTI_RTSR_TR4</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec73c264e9daefed6f6ab5d6fa5b256"> 2751</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT5 EXTI_RTSR_TR5</span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga817e04dd704204e3e59624b04cd90ef9"> 2752</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT6 EXTI_RTSR_TR6</span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8833907ee685681c2354eef94c3b9aac"> 2753</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT7 EXTI_RTSR_TR7</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6123d1c5b5ae9898e35c326e91ec8d3"> 2754</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT8 EXTI_RTSR_TR8</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3388bbfa1fecb8968b3df4b8e4cea68"> 2755</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT9 EXTI_RTSR_TR9</span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f7f15156743871c0e7db2f7272dc91"> 2756</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT10 EXTI_RTSR_TR10</span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8847c64747b7b8239d59531c1500b5e5"> 2757</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT11 EXTI_RTSR_TR11</span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf937ad487f1b00b7aadb958de8f10ec0"> 2758</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT12 EXTI_RTSR_TR12</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga192076dfb3813cde09a4d963ee264642"> 2759</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT13 EXTI_RTSR_TR13</span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25400decc47ad8c5dd644837d944c75f"> 2760</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT14 EXTI_RTSR_TR14</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e124438b8592519e189ee8a539b56cf"> 2761</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT15 EXTI_RTSR_TR15</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c20c700b8ae5bba65ebf6a4b2023df"> 2762</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT16 EXTI_RTSR_TR16</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f9ab1c8a2f42518c48e54a95a226ba8"> 2763</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT17 EXTI_RTSR_TR17</span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bb7f0f57a3133cbb7c48b2d5e49095"> 2764</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT18 EXTI_RTSR_TR18</span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2554d090075ee3f1eefdbcd3e9aa1a0"> 2765</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT19 EXTI_RTSR_TR19</span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2256149be6091e283c2f7c16d0b01c3"> 2766</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT20 EXTI_RTSR_TR20</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadacbd96717e71c8e654b80a4a151caee"> 2767</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT21 EXTI_RTSR_TR21</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3b1bb91c2f7ae350bbbfde21bf467f6"> 2768</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT22 EXTI_RTSR_TR22</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03857a86c38fdb242c23b656db3bd00"> 2769</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT23 EXTI_RTSR_TR23</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a92993932aa377be10ff0376f600b9f"> 2772</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Pos                   (0U)                               </span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 2773</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Msk                   (0x1U &lt;&lt; EXTI_FTSR_TR0_Pos)        </span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 2774</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0                       EXTI_FTSR_TR0_Msk                  </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf26d85ea048d7c483094a9eebaa7aba"> 2775</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Pos                   (1U)                               </span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 2776</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Msk                   (0x1U &lt;&lt; EXTI_FTSR_TR1_Pos)        </span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 2777</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1                       EXTI_FTSR_TR1_Msk                  </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425e560479e3bcf114aca570bd170079"> 2778</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Pos                   (2U)                               </span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 2779</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Msk                   (0x1U &lt;&lt; EXTI_FTSR_TR2_Pos)        </span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 2780</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2                       EXTI_FTSR_TR2_Msk                  </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7f91925c2ac9c267480ed6b9fc1a04"> 2781</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Pos                   (3U)                               </span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 2782</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Msk                   (0x1U &lt;&lt; EXTI_FTSR_TR3_Pos)        </span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 2783</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3                       EXTI_FTSR_TR3_Msk                  </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa295a76e5ee487856be1dde365373f5d"> 2784</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Pos                   (4U)                               </span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 2785</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Msk                   (0x1U &lt;&lt; EXTI_FTSR_TR4_Pos)        </span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 2786</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4                       EXTI_FTSR_TR4_Msk                  </span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3affd9eee854acf6d5e1d820421532"> 2787</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Pos                   (5U)                               </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 2788</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Msk                   (0x1U &lt;&lt; EXTI_FTSR_TR5_Pos)        </span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 2789</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5                       EXTI_FTSR_TR5_Msk                  </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5995bc6ec7301b6623c8014fd9db711"> 2790</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Pos                   (6U)                               </span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 2791</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Msk                   (0x1U &lt;&lt; EXTI_FTSR_TR6_Pos)        </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 2792</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6                       EXTI_FTSR_TR6_Msk                  </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"> 2793</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Pos                   (7U)                               </span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 2794</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Msk                   (0x1U &lt;&lt; EXTI_FTSR_TR7_Pos)        </span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 2795</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7                       EXTI_FTSR_TR7_Msk                  </span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"> 2796</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Pos                   (8U)                               </span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 2797</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Msk                   (0x1U &lt;&lt; EXTI_FTSR_TR8_Pos)        </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 2798</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8                       EXTI_FTSR_TR8_Msk                  </span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga165ac2e2e46e32debc7efd99e258e608"> 2799</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Pos                   (9U)                               </span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 2800</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Msk                   (0x1U &lt;&lt; EXTI_FTSR_TR9_Pos)        </span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 2801</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9                       EXTI_FTSR_TR9_Msk                  </span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0592581c7bd1ea908087aa319528fdae"> 2802</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Pos                  (10U)                              </span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 2803</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR10_Pos)       </span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 2804</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10                      EXTI_FTSR_TR10_Msk                 </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ce99e8292f13831e1c8eaa79dc3554"> 2805</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Pos                  (11U)                              </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 2806</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR11_Pos)       </span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 2807</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11                      EXTI_FTSR_TR11_Msk                 </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f1f39d43c981697a040fc94abbbfc1"> 2808</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Pos                  (12U)                              </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 2809</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR12_Pos)       </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 2810</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12                      EXTI_FTSR_TR12_Msk                 </span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd86158859c108fbe911aff6498eb15b"> 2811</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Pos                  (13U)                              </span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 2812</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR13_Pos)       </span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 2813</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13                      EXTI_FTSR_TR13_Msk                 </span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffd9b96b99f65602a7d5285d62b8c0ac"> 2814</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Pos                  (14U)                              </span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 2815</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR14_Pos)       </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 2816</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14                      EXTI_FTSR_TR14_Msk                 </span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a3ca20b1ac9fdf5794fe609a3fe333"> 2817</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Pos                  (15U)                              </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 2818</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR15_Pos)       </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 2819</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15                      EXTI_FTSR_TR15_Msk                 </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b123b9f8f09d0d1fcb29f846279ce21"> 2820</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Pos                  (16U)                              </span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 2821</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR16_Pos)       </span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 2822</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16                      EXTI_FTSR_TR16_Msk                 </span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5a7f78ce681c3f1b7afbaf3471d1f4"> 2823</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Pos                  (17U)                              </span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 2824</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR17_Pos)       </span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 2825</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17                      EXTI_FTSR_TR17_Msk                 </span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a49bf16fd86f2e5f0c0cd439be375f"> 2826</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18_Pos                  (18U)                              </span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf"> 2827</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR18_Pos)       </span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 2828</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18                      EXTI_FTSR_TR18_Msk                 </span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf317413191ad372394192996edebfcb3"> 2829</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Pos                  (19U)                              </span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4"> 2830</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR19_Pos)       </span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 2831</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19                      EXTI_FTSR_TR19_Msk                 </span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159e0d936264a23e36e44430355412c3"> 2832</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20_Pos                  (20U)                              </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36"> 2833</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR20_Pos)       </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 2834</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR20                      EXTI_FTSR_TR20_Msk                 </span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53324986eef8e0f233b9d7c7650f88f8"> 2835</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21_Pos                  (21U)                              </span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064"> 2836</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR21_Pos)       </span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 2837</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR21                      EXTI_FTSR_TR21_Msk                 </span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf272ea16ee6c30f486255e71179f34d"> 2838</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22_Pos                  (22U)                              </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a"> 2839</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR22_Pos)       </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 2840</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR22                      EXTI_FTSR_TR22_Msk                 </span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0b137027490fd16bbc723586c2756bc"> 2841</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR23_Pos                  (23U)                              </span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5916c49b756e29dbfa308171376fe8ef"> 2842</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR23_Msk                  (0x1U &lt;&lt; EXTI_FTSR_TR23_Pos)       </span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c"> 2843</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR23                      EXTI_FTSR_TR23_Msk                 </span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4e24d457b6263d098a448ac265ab507"> 2846</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT0 EXTI_FTSR_TR0</span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fa926ba0a519efa170ddf7e8d1d762"> 2847</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT1 EXTI_FTSR_TR1</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac53ad14516f7ff5b143bcf7e9f25c5dd"> 2848</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT2 EXTI_FTSR_TR2</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb46e1bc04a5b92cc3b4054799f2b84"> 2849</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT3 EXTI_FTSR_TR3</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb41861232228ba312dd7138d3104789"> 2850</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT4 EXTI_FTSR_TR4</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439f9a437442982b33f1a1a4d96b93fe"> 2851</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT5 EXTI_FTSR_TR5</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad533b3f29f33bca5abe0312f3d2fe7a3"> 2852</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT6 EXTI_FTSR_TR6</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a35ce0e6cde0f153a19b9af730c801"> 2853</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT7 EXTI_FTSR_TR7</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82485ebde5f76e720c96c8f14506756"> 2854</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT8 EXTI_FTSR_TR8</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de5945627e67bda047e0398bb5d0b7"> 2855</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT9 EXTI_FTSR_TR9</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4969598084444af625d4eb046d21a6b6"> 2856</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT10 EXTI_FTSR_TR10</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fe44026dd9b17c32f94079f40f1e4"> 2857</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT11 EXTI_FTSR_TR11</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69fa152c220b1e7807a611f48cd225b6"> 2858</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT12 EXTI_FTSR_TR12</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa52d56ee98aefbe60c06a179d72853eb"> 2859</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT13 EXTI_FTSR_TR13</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31be5e7df3597ac8bef2dbe415126b35"> 2860</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT14 EXTI_FTSR_TR14</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1337c43077e8704118fdda4329cb53"> 2861</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT15 EXTI_FTSR_TR15</span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3933dd8f4a674072f26acc7cd9fb0613"> 2862</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT16 EXTI_FTSR_TR16</span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58099b920a04f61430f8251c387ec811"> 2863</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT17 EXTI_FTSR_TR17</span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73a39d9a142ca248386a6035b37aa51"> 2864</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT18 EXTI_FTSR_TR18</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d10246d9ff2e7899aa874728d7206ce"> 2865</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT19 EXTI_FTSR_TR19</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bb9b9a3c8e4b060fc8285700106f991"> 2866</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT20 EXTI_FTSR_TR20</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2780d11e3501560c88c6775f20539a75"> 2867</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT21 EXTI_FTSR_TR21</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga419060aef0a502dbd55fb398ed05a12d"> 2868</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT22 EXTI_FTSR_TR22</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11cbba4b67ddedc5cd54a63601a2657f"> 2869</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT23 EXTI_FTSR_TR23</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cfabfaaaf3453afad037f2b4ee959d"> 2872</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos               (0U)                               </span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 2873</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk               (0x1U &lt;&lt; EXTI_SWIER_SWIER0_Pos)    </span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 2874</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0                   EXTI_SWIER_SWIER0_Msk              </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf7afd1d1f63c7a76bae06e5c5d86e96"> 2875</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos               (1U)                               </span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 2876</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk               (0x1U &lt;&lt; EXTI_SWIER_SWIER1_Pos)    </span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 2877</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1                   EXTI_SWIER_SWIER1_Msk              </span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc778d2738c9f6b76c560c98c0995c6"> 2878</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos               (2U)                               </span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 2879</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk               (0x1U &lt;&lt; EXTI_SWIER_SWIER2_Pos)    </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 2880</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2                   EXTI_SWIER_SWIER2_Msk              </span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaadaa259d663aebd65a50639e1907e5c"> 2881</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos               (3U)                               </span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 2882</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk               (0x1U &lt;&lt; EXTI_SWIER_SWIER3_Pos)    </span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 2883</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3                   EXTI_SWIER_SWIER3_Msk              </span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c17eacb283557123595fb08107d9f5"> 2884</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos               (4U)                               </span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 2885</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk               (0x1U &lt;&lt; EXTI_SWIER_SWIER4_Pos)    </span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 2886</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4                   EXTI_SWIER_SWIER4_Msk              </span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626a1b735d1a60ffd3490c307dce91e5"> 2887</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos               (5U)                               </span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 2888</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk               (0x1U &lt;&lt; EXTI_SWIER_SWIER5_Pos)    </span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 2889</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5                   EXTI_SWIER_SWIER5_Msk              </span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5de035fe3b407ebd937d15b85bb8a6"> 2890</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos               (6U)                               </span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 2891</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk               (0x1U &lt;&lt; EXTI_SWIER_SWIER6_Pos)    </span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 2892</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6                   EXTI_SWIER_SWIER6_Msk              </span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9dd65850bb89ff5205240324494035"> 2893</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos               (7U)                               </span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 2894</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk               (0x1U &lt;&lt; EXTI_SWIER_SWIER7_Pos)    </span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 2895</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7                   EXTI_SWIER_SWIER7_Msk              </span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606f473204836b050515446b252877c5"> 2896</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos               (8U)                               </span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 2897</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk               (0x1U &lt;&lt; EXTI_SWIER_SWIER8_Pos)    </span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 2898</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8                   EXTI_SWIER_SWIER8_Msk              </span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7f6e0def3861e207f4affc4f9755d4"> 2899</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos               (9U)                               </span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 2900</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk               (0x1U &lt;&lt; EXTI_SWIER_SWIER9_Pos)    </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 2901</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9                   EXTI_SWIER_SWIER9_Msk              </span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5b7316b4b5dde162c9acd4e1d1a441"> 2902</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos              (10U)                              </span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 2903</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER10_Pos)   </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 2904</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10                  EXTI_SWIER_SWIER10_Msk             </span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37276792859bdf50b5bc358b78d4fbbd"> 2905</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos              (11U)                              </span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 2906</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER11_Pos)   </span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 2907</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11                  EXTI_SWIER_SWIER11_Msk             </span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28ccd43920facdbbb974c9e37c40961"> 2908</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos              (12U)                              </span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 2909</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER12_Pos)   </span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 2910</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12                  EXTI_SWIER_SWIER12_Msk             </span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73603dbe0418523c2c83957265e7e65d"> 2911</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos              (13U)                              </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 2912</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER13_Pos)   </span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 2913</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13                  EXTI_SWIER_SWIER13_Msk             </span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4295bced15121047e453c21f0b32c4de"> 2914</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos              (14U)                              </span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 2915</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER14_Pos)   </span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 2916</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14                  EXTI_SWIER_SWIER14_Msk             </span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe3550ed355b125e7e32503596d47d3b"> 2917</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos              (15U)                              </span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 2918</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER15_Pos)   </span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 2919</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15                  EXTI_SWIER_SWIER15_Msk             </span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2a375858bd09f73db412291d9672c5"> 2920</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos              (16U)                              </span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 2921</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER16_Pos)   </span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 2922</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16                  EXTI_SWIER_SWIER16_Msk             </span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0e994273bfe6b3bdf630b68c673ce7"> 2923</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos              (17U)                              </span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 2924</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER17_Pos)   </span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 2925</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17                  EXTI_SWIER_SWIER17_Msk             </span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf33aa36748aefb6e66d4c2094a94518"> 2926</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18_Pos              (18U)                              </span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002"> 2927</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER18_Pos)   </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 2928</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18                  EXTI_SWIER_SWIER18_Msk             </span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87df3a3d69a14c70b19e1d69c00a7c6"> 2929</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Pos              (19U)                              </span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41"> 2930</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER19_Pos)   </span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 2931</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19                  EXTI_SWIER_SWIER19_Msk             </span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a016281fe0bb15bc0ca4ba9b11f97f"> 2932</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20_Pos              (20U)                              </span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445"> 2933</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER20_Pos)   </span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 2934</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER20                  EXTI_SWIER_SWIER20_Msk             </span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34163f6b2b814470372c81f5591efc8a"> 2935</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21_Pos              (21U)                              </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977"> 2936</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER21_Pos)   </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 2937</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER21                  EXTI_SWIER_SWIER21_Msk             </span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedc6a73eb5e640541c1b13a822a315a"> 2938</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22_Pos              (22U)                              </span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3"> 2939</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER22_Pos)   </span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 2940</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER22                  EXTI_SWIER_SWIER22_Msk             </span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18da750dfc2776f12ef6725cb0d22007"> 2941</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER23_Pos              (23U)                              </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga623b271f65c26ea7d803f89cbf007057"> 2942</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER23_Msk              (0x1U &lt;&lt; EXTI_SWIER_SWIER23_Pos)   </span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456"> 2943</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER23                  EXTI_SWIER_SWIER23_Msk             </span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac72212492fc15f4add39039221fc930e"> 2946</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb6effec044086fabbe1ee674f7d6fd8"> 2947</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1</span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3d713c523d05ff9bf5a42f8568c1f45"> 2948</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ca91c7f22a9cd37a51ed57419a0c752"> 2949</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ffd0b4a1679b8812582fdd442dca11b"> 2950</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4</span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b00bc50c98b5ccda290069f553c7302"> 2951</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae25872c89a34384821e39692c3d2ed89"> 2952</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9f4768902be3f7463677ec61f3279d"> 2953</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f62d60ec7e63c381e1edc98f14f5d2"> 2954</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8</span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabedf6ed43b670c247bc507ee66576b7a"> 2955</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9</span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2229844b665717a3b1f2d08c1d256afd"> 2956</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae0eded32a34f28caf0798ba8325c4a1"> 2957</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc754c5830e07924ba9ad55b858a7003"> 2958</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17fd16d3b44f3834a0bab7ef1c57137"> 2959</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbdd7f20aa1c168b27e66c542b5ccac"> 2960</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302e4d08f65cf593c642e27c7423ac00"> 2961</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c48aed3090f01b7adde780e34a8036"> 2962</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cee3ef75832cc0a62c46e8c98d536e1"> 2963</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17</span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae42a559d31de52c5f57713b1cf82b7f6"> 2964</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18</span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1b04be5270a79348e26be05f3dae82"> 2965</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI19 EXTI_SWIER_SWIER19</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1f46a75c83085eae7177c69f373125a"> 2966</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI20 EXTI_SWIER_SWIER20</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f619c626ecf4db5ffa4d525c920112"> 2967</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI21 EXTI_SWIER_SWIER21</span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5251fa6cb94ce704ea455973075c2d47"> 2968</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI22 EXTI_SWIER_SWIER22</span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbeb60c026e0c4d8b1a0a8f149d00d7c"> 2969</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI23 EXTI_SWIER_SWIER23</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67b1832b8c6ebd37c07d774bf7b79c8"> 2972</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Pos                     (0U)                               </span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 2973</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Msk                     (0x1U &lt;&lt; EXTI_PR_PR0_Pos)          </span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 2974</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0                         EXTI_PR_PR0_Msk                    </span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7adebcc32984cb835d47179d34206eb"> 2975</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Pos                     (1U)                               </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 2976</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Msk                     (0x1U &lt;&lt; EXTI_PR_PR1_Pos)          </span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 2977</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1                         EXTI_PR_PR1_Msk                    </span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefa65f5976eeb883b977b391e3fbb690"> 2978</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Pos                     (2U)                               </span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 2979</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Msk                     (0x1U &lt;&lt; EXTI_PR_PR2_Pos)          </span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 2980</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2                         EXTI_PR_PR2_Msk                    </span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad56d3f9d10fd4c75bf4ba756e3778ea0"> 2981</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Pos                     (3U)                               </span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 2982</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Msk                     (0x1U &lt;&lt; EXTI_PR_PR3_Pos)          </span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 2983</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3                         EXTI_PR_PR3_Msk                    </span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58443521d982443a49db3fb2c273f5e4"> 2984</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Pos                     (4U)                               </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 2985</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Msk                     (0x1U &lt;&lt; EXTI_PR_PR4_Pos)          </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 2986</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4                         EXTI_PR_PR4_Msk                    </span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab011cd54f79dd8093ed093c53f9a69f5"> 2987</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Pos                     (5U)                               </span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 2988</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Msk                     (0x1U &lt;&lt; EXTI_PR_PR5_Pos)          </span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 2989</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5                         EXTI_PR_PR5_Msk                    </span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348bfafc8c5751e74b93c27f2ddce116"> 2990</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Pos                     (6U)                               </span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 2991</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Msk                     (0x1U &lt;&lt; EXTI_PR_PR6_Pos)          </span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 2992</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6                         EXTI_PR_PR6_Msk                    </span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41fd7463743a65921d47e3e888e22fbf"> 2993</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Pos                     (7U)                               </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 2994</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Msk                     (0x1U &lt;&lt; EXTI_PR_PR7_Pos)          </span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 2995</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7                         EXTI_PR_PR7_Msk                    </span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e264ce486fde316beef4d01b07377d"> 2996</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Pos                     (8U)                               </span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 2997</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Msk                     (0x1U &lt;&lt; EXTI_PR_PR8_Pos)          </span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 2998</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8                         EXTI_PR_PR8_Msk                    </span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74df770efeeac2a51b21229994b265e8"> 2999</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Pos                     (9U)                               </span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 3000</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Msk                     (0x1U &lt;&lt; EXTI_PR_PR9_Pos)          </span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 3001</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9                         EXTI_PR_PR9_Msk                    </span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f38ede7f65d599654716b9c70119997"> 3002</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Pos                    (10U)                              </span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 3003</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Msk                    (0x1U &lt;&lt; EXTI_PR_PR10_Pos)         </span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 3004</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10                        EXTI_PR_PR10_Msk                   </span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b7515b407f5831dc120540379ab0ee"> 3005</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Pos                    (11U)                              </span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 3006</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Msk                    (0x1U &lt;&lt; EXTI_PR_PR11_Pos)         </span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 3007</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11                        EXTI_PR_PR11_Msk                   </span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe319cbf2bf25f1854993b7e9a88c02e"> 3008</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Pos                    (12U)                              </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 3009</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Msk                    (0x1U &lt;&lt; EXTI_PR_PR12_Pos)         </span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 3010</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12                        EXTI_PR_PR12_Msk                   </span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74c6b6143b3874744573c9ab8f30f65"> 3011</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Pos                    (13U)                              </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 3012</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Msk                    (0x1U &lt;&lt; EXTI_PR_PR13_Pos)         </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 3013</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13                        EXTI_PR_PR13_Msk                   </span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada52a67e5e44c06a2e40c3d4c721b345"> 3014</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Pos                    (14U)                              </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 3015</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Msk                    (0x1U &lt;&lt; EXTI_PR_PR14_Pos)         </span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 3016</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14                        EXTI_PR_PR14_Msk                   </span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d396fd4e0a34ebb0d44d2eb53daa753"> 3017</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Pos                    (15U)                              </span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 3018</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Msk                    (0x1U &lt;&lt; EXTI_PR_PR15_Pos)         </span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 3019</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15                        EXTI_PR_PR15_Msk                   </span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71810ea68a9e4297e245dacdfe77855a"> 3020</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Pos                    (16U)                              </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 3021</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Msk                    (0x1U &lt;&lt; EXTI_PR_PR16_Pos)         </span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 3022</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16                        EXTI_PR_PR16_Msk                   </span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c42d3340997c553862f81db64944af9"> 3023</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Pos                    (17U)                              </span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 3024</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Msk                    (0x1U &lt;&lt; EXTI_PR_PR17_Pos)         </span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 3025</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17                        EXTI_PR_PR17_Msk                   </span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cfa57b6c19a9a31eb05adfbb24399a"> 3026</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18_Pos                    (18U)                              </span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a"> 3027</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18_Msk                    (0x1U &lt;&lt; EXTI_PR_PR18_Pos)         </span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 3028</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18                        EXTI_PR_PR18_Msk                   </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a38e5f6a0896bb0c6c2f3e32a5d51f8"> 3029</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Pos                    (19U)                              </span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78"> 3030</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Msk                    (0x1U &lt;&lt; EXTI_PR_PR19_Pos)         </span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 3031</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19                        EXTI_PR_PR19_Msk                   </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d5ef04e855f2eb705305eba6cf00b9"> 3032</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20_Pos                    (20U)                              </span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4"> 3033</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20_Msk                    (0x1U &lt;&lt; EXTI_PR_PR20_Pos)         </span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 3034</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR20                        EXTI_PR_PR20_Msk                   </span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad693094b03aec71eeca641ef0739d950"> 3035</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR21_Pos                    (21U)                              </span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba"> 3036</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR21_Msk                    (0x1U &lt;&lt; EXTI_PR_PR21_Pos)         </span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 3037</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR21                        EXTI_PR_PR21_Msk                   </span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d26bbce3e69e8c80b67e81db99cc2ff"> 3038</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22_Pos                    (22U)                              </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a"> 3039</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22_Msk                    (0x1U &lt;&lt; EXTI_PR_PR22_Pos)         </span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 3040</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR22                        EXTI_PR_PR22_Msk                   </span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9228eed7e42b5a449441d93eef467689"> 3041</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR23_Pos                    (23U)                              </span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2cb99d6839ee555c917dd7e34a9cb7"> 3042</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR23_Msk                    (0x1U &lt;&lt; EXTI_PR_PR23_Pos)         </span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7"> 3043</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR23                        EXTI_PR_PR23_Msk                   </span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e61172594497bc98d7618afda5d1a5"> 3046</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF0 EXTI_PR_PR0</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1fa1e26581323fb92a102129fea6cc1"> 3047</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF1 EXTI_PR_PR1</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c614636ea1ba38b2c5fa6d727de719"> 3048</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF2 EXTI_PR_PR2</span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf21c846e3ed8d01562a48f379e94cf5"> 3049</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF3 EXTI_PR_PR3</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb25dc53dd6e1ebcb9ff3eb122bafaa1"> 3050</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF4 EXTI_PR_PR4</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5681c77b17cfd664ac859e8dcdaf853"> 3051</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF5 EXTI_PR_PR5</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga926d0d098708c4604d50724479f53722"> 3052</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF6 EXTI_PR_PR6</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396a95873380107e44ea8ebf3917101b"> 3053</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF7 EXTI_PR_PR7</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga768906e566332933fbafc3be7a0ec316"> 3054</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF8 EXTI_PR_PR8</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d00763abbc7e4aa5fde5cf870c561e0"> 3055</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF9 EXTI_PR_PR9</span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad274c8176debfe13d12966bebd962150"> 3056</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF10 EXTI_PR_PR10</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4dbd010478228eee7a8d9ddb24f392"> 3057</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF11 EXTI_PR_PR11</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29ffb168354d0bccb1cd18ad9e4067cc"> 3058</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF12 EXTI_PR_PR12</span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22f9bfde0a01c8bc453dc6e18625a50"> 3059</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF13 EXTI_PR_PR13</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cc8ed2cb4b1c30b77931d9303954e04"> 3060</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF14 EXTI_PR_PR14</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7333aceaf98ecd5d07b612fb06b602bb"> 3061</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF15 EXTI_PR_PR15</span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad809b47b726068ccbb2ea7c1ed72c193"> 3062</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF16 EXTI_PR_PR16</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00422cb319a203bb176a9b0f81ca1580"> 3063</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF17 EXTI_PR_PR17</span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa691ceb6822f92028c354d6ee6e9c51e"> 3064</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF18 EXTI_PR_PR18</span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59388b8ab2753a145947de5853d4f7de"> 3065</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF19 EXTI_PR_PR19</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303cf7e71a097a377cff10a9902e0364"> 3066</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF20 EXTI_PR_PR20</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe7e64e24902a3ab8ebe15fdaed6790"> 3067</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF21 EXTI_PR_PR21</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e98f2e8d973dad79b3c6cbab4d539d3"> 3068</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF22 EXTI_PR_PR22</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0be354c1b553a056f554803b08f554ef"> 3069</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF23 EXTI_PR_PR23</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="comment">/*                FLASH, DATA EEPROM and Option Bytes Registers               */</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="comment">/*                        (FLASH, DATA_EEPROM, OB)                            */</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4"> 3079</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Pos                (0U)                              </span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 3080</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Msk                (0x1U &lt;&lt; FLASH_ACR_LATENCY_Pos)   </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 3081</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY                    FLASH_ACR_LATENCY_Msk             </span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b"> 3082</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos                 (1U)                              </span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179"> 3083</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk                 (0x1U &lt;&lt; FLASH_ACR_PRFTEN_Pos)    </span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0"> 3084</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN                     FLASH_ACR_PRFTEN_Msk              </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224f26d6abaa81192b735b32d9d57873"> 3085</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ACC64_Pos                  (2U)                              </span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cb92baa6a04bf042b8d3db8a8ab20b"> 3086</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ACC64_Msk                  (0x1U &lt;&lt; FLASH_ACR_ACC64_Pos)     </span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451"> 3087</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ACC64                      FLASH_ACR_ACC64_Msk               </span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193a03524bd8f2673a99c7847af55f90"> 3088</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_SLEEP_PD_Pos               (3U)                              </span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab550ccebb2fcea69b39f4de976666bb8"> 3089</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_SLEEP_PD_Msk               (0x1U &lt;&lt; FLASH_ACR_SLEEP_PD_Pos)  </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4"> 3090</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_SLEEP_PD                   FLASH_ACR_SLEEP_PD_Msk            </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae52f201d06af41d5bf0e70981fd40891"> 3091</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_RUN_PD_Pos                 (4U)                              </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdefe9f6d86431c2b254aa5cd02616d1"> 3092</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_RUN_PD_Msk                 (0x1U &lt;&lt; FLASH_ACR_RUN_PD_Pos)    </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda"> 3093</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_RUN_PD                     FLASH_ACR_RUN_PD_Msk              </span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_PECR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a08adb2f03654d45bbb4d68fed9986"> 3096</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PELOCK_Pos                (0U)                              </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e883cf61d8a7adef6fca7893299c582"> 3097</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PELOCK_Msk                (0x1U &lt;&lt; FLASH_PECR_PELOCK_Pos)   </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9734b1bb6d826db68d77faa16e128"> 3098</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PELOCK                    FLASH_PECR_PELOCK_Msk             </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13675cc770214d5e80181fd9c36a379"> 3099</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PRGLOCK_Pos               (1U)                              </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d44c90cf34ebe36e4ba4ff8ed94b836"> 3100</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PRGLOCK_Msk               (0x1U &lt;&lt; FLASH_PECR_PRGLOCK_Pos)  </span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae01a7e37d1e2933eb0afbd6cf7e60c0a"> 3101</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PRGLOCK                   FLASH_PECR_PRGLOCK_Msk            </span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ef5dc418c8f39bb67090f67bf62a3c6"> 3102</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OPTLOCK_Pos               (2U)                              </span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90baabea8343242410a822594f96c210"> 3103</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OPTLOCK_Msk               (0x1U &lt;&lt; FLASH_PECR_OPTLOCK_Pos)  </span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3783636399a047352ef5a6d2512fef0b"> 3104</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OPTLOCK                   FLASH_PECR_OPTLOCK_Msk            </span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed73c344864ad61acae37af26507d60"> 3105</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PROG_Pos                  (3U)                              </span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc69012233fe685c9b7b17778e53249"> 3106</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PROG_Msk                  (0x1U &lt;&lt; FLASH_PECR_PROG_Pos)     </span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7851ae5665e63fb1bdf453a6b537037b"> 3107</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PROG                      FLASH_PECR_PROG_Msk               </span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace44ce66e74342ca777fda04f72ddcac"> 3108</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_DATA_Pos                  (4U)                              </span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d9fefe44e569ac5a1fbbb69c71ff379"> 3109</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_DATA_Msk                  (0x1U &lt;&lt; FLASH_PECR_DATA_Pos)     </span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f5a8350de3e2f0406e7a579eb3c2130"> 3110</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_DATA                      FLASH_PECR_DATA_Msk               </span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7336455e219107a71a2b8ca3b4be5524"> 3111</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FTDW_Pos                  (8U)                              </span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db0c1cb1e384d492df2675ffa00d007"> 3112</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FTDW_Msk                  (0x1U &lt;&lt; FLASH_PECR_FTDW_Pos)     </span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96fabb6c304216a854d59ffda3b09051"> 3113</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FTDW                      FLASH_PECR_FTDW_Msk               </span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a10c9268223e7dba34e8af0f06155db"> 3114</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERASE_Pos                 (9U)                              </span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105a6158c93414d38a9b3d502e258638"> 3115</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERASE_Msk                 (0x1U &lt;&lt; FLASH_PECR_ERASE_Pos)    </span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga128efc0f20664bb224c7615c38df0b1e"> 3116</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERASE                     FLASH_PECR_ERASE_Msk              </span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1cb2205308e50e3fc06673cfa81910"> 3117</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FPRG_Pos                  (10U)                             </span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766254e861e0f8cd5d5c2af1070d1ddd"> 3118</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FPRG_Msk                  (0x1U &lt;&lt; FLASH_PECR_FPRG_Pos)     </span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9370b44d7ee96fe73762748a969c383"> 3119</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_FPRG                      FLASH_PECR_FPRG_Msk               </span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34a175040655ba130ea996d9609faa7f"> 3120</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PARALLBANK_Pos            (15U)                             </span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad08e1a327012051a8dfa3e38d6c1c680"> 3121</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PARALLBANK_Msk            (0x1U &lt;&lt; FLASH_PECR_PARALLBANK_Pos) </span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5102bfaac2fb827781436acee8638257"> 3122</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_PARALLBANK                FLASH_PECR_PARALLBANK_Msk         </span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe34733590712433cdc4457c430e71c6"> 3123</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_EOPIE_Pos                 (16U)                             </span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c93e2a77c0ce33b14033ae1d145dfb"> 3124</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_EOPIE_Msk                 (0x1U &lt;&lt; FLASH_PECR_EOPIE_Pos)    </span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2cb29eb967e20a8a7fc479f79f79b2"> 3125</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_EOPIE                     FLASH_PECR_EOPIE_Msk              </span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7f27d377b721151abd3403096630857"> 3126</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERRIE_Pos                 (17U)                             </span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6064a81a519d589f31f9de3850e63020"> 3127</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERRIE_Msk                 (0x1U &lt;&lt; FLASH_PECR_ERRIE_Pos)    </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b0d22c92f0036684b38aa94bdcf62a1"> 3128</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_ERRIE                     FLASH_PECR_ERRIE_Msk              </span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af00a47ebf1f2a5c99e8fcfc8941c9e"> 3129</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH_Pos            (18U)                             </span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94c79a0282a531352cf16649dc404a06"> 3130</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH_Msk            (0x1U &lt;&lt; FLASH_PECR_OBL_LAUNCH_Pos) </span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf8c586fac8b614a4d175ff5a8b9c99b"> 3131</a></span>&#160;<span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH                FLASH_PECR_OBL_LAUNCH_Msk         </span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PDKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95583566d8627df9f26f2712bca7712a"> 3134</a></span>&#160;<span class="preprocessor">#define FLASH_PDKEYR_PDKEYR_Pos              (0U)                              </span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68156600fa66386be31a107ef9452de"> 3135</a></span>&#160;<span class="preprocessor">#define FLASH_PDKEYR_PDKEYR_Msk              (0xFFFFFFFFU &lt;&lt; FLASH_PDKEYR_PDKEYR_Pos) </span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21bd32bce722ad27d2a62672a0b87ff"> 3136</a></span>&#160;<span class="preprocessor">#define FLASH_PDKEYR_PDKEYR                  FLASH_PDKEYR_PDKEYR_Msk           </span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PEKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga663c294e4d9e99248715ab3feb7d0ae6"> 3139</a></span>&#160;<span class="preprocessor">#define FLASH_PEKEYR_PEKEYR_Pos              (0U)                              </span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a42f3b6975fe88447488d9fc096079"> 3140</a></span>&#160;<span class="preprocessor">#define FLASH_PEKEYR_PEKEYR_Msk              (0xFFFFFFFFU &lt;&lt; FLASH_PEKEYR_PEKEYR_Pos) </span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486dbdfa8f561a533aad1fb0abaa06cd"> 3141</a></span>&#160;<span class="preprocessor">#define FLASH_PEKEYR_PEKEYR                  FLASH_PEKEYR_PEKEYR_Msk           </span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_PRGKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36269c3ff5e93f29b9ab0fed371858a5"> 3144</a></span>&#160;<span class="preprocessor">#define FLASH_PRGKEYR_PRGKEYR_Pos            (0U)                              </span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf33e4432fd1860ac0905d4ed24eca112"> 3145</a></span>&#160;<span class="preprocessor">#define FLASH_PRGKEYR_PRGKEYR_Msk            (0xFFFFFFFFU &lt;&lt; FLASH_PRGKEYR_PRGKEYR_Pos) </span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad941ae0a8c092d4ca8e359acf85ea24e"> 3146</a></span>&#160;<span class="preprocessor">#define FLASH_PRGKEYR_PRGKEYR                FLASH_PRGKEYR_PRGKEYR_Msk         </span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OPTKEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64748d2e0929700cbc6bf0ae619e72c4"> 3149</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Pos            (0U)                              </span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff"> 3150</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Msk            (0xFFFFFFFFU &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos) </span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 3151</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR                FLASH_OPTKEYR_OPTKEYR_Msk         </span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fff488dcd0ba14694a05d8c061441e0"> 3154</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Pos                     (0U)                              </span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 3155</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Msk                     (0x1U &lt;&lt; FLASH_SR_BSY_Pos)        </span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 3156</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                         FLASH_SR_BSY_Msk                  </span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1"> 3157</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Pos                     (1U)                              </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 3158</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Msk                     (0x1U &lt;&lt; FLASH_SR_EOP_Pos)        </span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 3159</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                         FLASH_SR_EOP_Msk                  </span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbfb2a3b8246d0f0cbe057fdad1ea915"> 3160</a></span>&#160;<span class="preprocessor">#define FLASH_SR_ENDHV_Pos                   (2U)                              </span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bac2887a4ee2631c4abb6d0df09e11"> 3161</a></span>&#160;<span class="preprocessor">#define FLASH_SR_ENDHV_Msk                   (0x1U &lt;&lt; FLASH_SR_ENDHV_Pos)      </span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade09361da52e9b32f204c29b9127ccef"> 3162</a></span>&#160;<span class="preprocessor">#define FLASH_SR_ENDHV                       FLASH_SR_ENDHV_Msk                </span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebf995148905ca009fc9512ae35551"> 3163</a></span>&#160;<span class="preprocessor">#define FLASH_SR_READY_Pos                   (3U)                              </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105baf3a5532764b6709f723fa11e3b5"> 3164</a></span>&#160;<span class="preprocessor">#define FLASH_SR_READY_Msk                   (0x1U &lt;&lt; FLASH_SR_READY_Pos)      </span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9a57932b1be3b873c7629d3c2fef4f"> 3165</a></span>&#160;<span class="preprocessor">#define FLASH_SR_READY                       FLASH_SR_READY_Msk                </span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80"> 3167</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR_Pos                  (8U)                              </span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 3168</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR_Msk                  (0x1U &lt;&lt; FLASH_SR_WRPERR_Pos)     </span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 3169</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR                      FLASH_SR_WRPERR_Msk               </span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f"> 3170</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR_Pos                  (9U)                              </span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 3171</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR_Msk                  (0x1U &lt;&lt; FLASH_SR_PGAERR_Pos)     </span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0"> 3172</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR                      FLASH_SR_PGAERR_Msk               </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7a92c0d6e0133bf9225a7c57464ff5"> 3173</a></span>&#160;<span class="preprocessor">#define FLASH_SR_SIZERR_Pos                  (10U)                             </span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7"> 3174</a></span>&#160;<span class="preprocessor">#define FLASH_SR_SIZERR_Msk                  (0x1U &lt;&lt; FLASH_SR_SIZERR_Pos)     </span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387"> 3175</a></span>&#160;<span class="preprocessor">#define FLASH_SR_SIZERR                      FLASH_SR_SIZERR_Msk               </span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a832133d2e3a66409e463eeed484"> 3176</a></span>&#160;<span class="preprocessor">#define FLASH_SR_OPTVERR_Pos                 (11U)                             </span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7"> 3177</a></span>&#160;<span class="preprocessor">#define FLASH_SR_OPTVERR_Msk                 (0x1U &lt;&lt; FLASH_SR_OPTVERR_Pos)    </span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d"> 3178</a></span>&#160;<span class="preprocessor">#define FLASH_SR_OPTVERR                     FLASH_SR_OPTVERR_Msk              </span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b806eba0b62b0ca55b50ce89015c50"> 3179</a></span>&#160;<span class="preprocessor">#define FLASH_SR_OPTVERRUSR_Pos              (12U)                             </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557e3d6ec267795956aefeb57a690dc8"> 3180</a></span>&#160;<span class="preprocessor">#define FLASH_SR_OPTVERRUSR_Msk              (0x1U &lt;&lt; FLASH_SR_OPTVERRUSR_Pos) </span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea5a1af21c2ba9b6758fa86b17df0a7"> 3181</a></span>&#160;<span class="preprocessor">#define FLASH_SR_OPTVERRUSR                  FLASH_SR_OPTVERRUSR_Msk           </span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cb5e11b3eae03c7d2b36686737a71c3"> 3184</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT_Pos                  (0U)                              </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592fe4d6a31168c065178c9fd45b2bd8"> 3185</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT_Msk                  (0xFFU &lt;&lt; FLASH_OBR_RDPRT_Pos)    </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977"> 3186</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT                      FLASH_OBR_RDPRT_Msk               </span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga660b4ed466bd2aeece10c93e3904fb37"> 3187</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_BOR_LEV_Pos                (16U)                             </span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace29c28ba1cc6d3b925dba2bbd88eabb"> 3188</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_BOR_LEV_Msk                (0xFU &lt;&lt; FLASH_OBR_BOR_LEV_Pos)   </span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7be924b0f54da2b7d2806d994e246057"> 3189</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_BOR_LEV                    FLASH_OBR_BOR_LEV_Msk             </span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefde313300f0e954d27f87e6256274b4"> 3190</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Pos                   (20U)                             </span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1"> 3191</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Msk                   (0xFU &lt;&lt; FLASH_OBR_USER_Pos)      </span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991"> 3192</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER                       FLASH_OBR_USER_Msk                </span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbe1ea23971f9fb8bb378e537226c62"> 3193</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Pos                (20U)                             </span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e"> 3194</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Msk                (0x1U &lt;&lt; FLASH_OBR_IWDG_SW_Pos)   </span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b"> 3195</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW                    FLASH_OBR_IWDG_SW_Msk             </span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe76187f7a680eada873692c374dd8a"> 3196</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Pos              (21U)                             </span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb"> 3197</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Msk              (0x1U &lt;&lt; FLASH_OBR_nRST_STOP_Pos) </span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d"> 3198</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP                  FLASH_OBR_nRST_STOP_Msk           </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ea8ff1064cb8b277daa7150d3d1d57"> 3199</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Pos             (22U)                             </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98"> 3200</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Msk             (0x1U &lt;&lt; FLASH_OBR_nRST_STDBY_Pos) </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85"> 3201</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY                 FLASH_OBR_nRST_STDBY_Msk          </span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42afc4c60da3af1fe5851c865fd51952"> 3202</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_BFB2_Pos              (23U)                             </span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2db9d43455bc4676a49541ac66c786e"> 3203</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_BFB2_Msk              (0x1U &lt;&lt; FLASH_OBR_nRST_BFB2_Pos) </span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f75e0af64c5616887a9455e965c24e8"> 3204</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_BFB2                  FLASH_OBR_nRST_BFB2_Msk           </span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe69a74a9d08c0ebe91a2b715466681a"> 3207</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR1_WRP_Pos                  (0U)                              </span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253a2272eed81998444a2d337438a88e"> 3208</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR1_WRP_Msk                  (0xFFFFFFFFU &lt;&lt; FLASH_WRPR1_WRP_Pos) </span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae679750359efe8ad28dabb98d5f2b849"> 3209</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR1_WRP                      FLASH_WRPR1_WRP_Msk               </span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa62f6dee3ca87573123ce7b9426095f2"> 3210</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR2_WRP_Pos                  (0U)                              </span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4a224e036326fefa44142be3c6131a3"> 3211</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR2_WRP_Msk                  (0xFFFFFFFFU &lt;&lt; FLASH_WRPR2_WRP_Pos) </span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab61ca49d4a96a6a9c46fb656eac8187"> 3212</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR2_WRP                      FLASH_WRPR2_WRP_Msk               </span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02595807a95f3e4ab36e251c3def9791"> 3213</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR3_WRP_Pos                  (0U)                              </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894a2b49b6929fa851c1e870e2d3bcd6"> 3214</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR3_WRP_Msk                  (0xFFFFFFFFU &lt;&lt; FLASH_WRPR3_WRP_Pos) </span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f54cc06ac5ef1c844a09042ec702b3b"> 3215</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR3_WRP                      FLASH_WRPR3_WRP_Msk               </span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b890762d0c1e499e8af5cb833806238"> 3216</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR4_WRP_Pos                  (0U)                              </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8701cd33799ddae0dd8ec1548de2392"> 3217</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR4_WRP_Msk                  (0xFFFFFFFFU &lt;&lt; FLASH_WRPR4_WRP_Pos) </span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65beec7aa4184848a4da4b4641af41c0"> 3218</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR4_WRP                      FLASH_WRPR4_WRP_Msk               </span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">/*                            General Purpose I/O                             */</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2244aa753f0340359098d15944602258"> 3226</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Pos                (0U)                              </span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd"> 3227</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Msk                (0x3U &lt;&lt; GPIO_MODER_MODER0_Pos)   </span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93"> 3228</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0                    GPIO_MODER_MODER0_Msk             </span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 3229</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0                  (0x1U &lt;&lt; GPIO_MODER_MODER0_Pos)   </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 3230</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1                  (0x2U &lt;&lt; GPIO_MODER_MODER0_Pos)   </span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1030dee3583ca3e42adbdfe515ff542"> 3232</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Pos                (2U)                              </span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d"> 3233</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Msk                (0x3U &lt;&lt; GPIO_MODER_MODER1_Pos)   </span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a"> 3234</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1                    GPIO_MODER_MODER1_Msk             </span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 3235</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0                  (0x1U &lt;&lt; GPIO_MODER_MODER1_Pos)   </span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 3236</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1                  (0x2U &lt;&lt; GPIO_MODER_MODER1_Pos)   </span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga945f52c8af561a1c9a3358b0e8605ffc"> 3238</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Pos                (4U)                              </span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83"> 3239</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Msk                (0x3U &lt;&lt; GPIO_MODER_MODER2_Pos)   </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c"> 3240</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2                    GPIO_MODER_MODER2_Msk             </span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 3241</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0                  (0x1U &lt;&lt; GPIO_MODER_MODER2_Pos)   </span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 3242</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1                  (0x2U &lt;&lt; GPIO_MODER_MODER2_Pos)   </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df2c02569d6b84757d70cd5ab99d262"> 3244</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Pos                (6U)                              </span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25"> 3245</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Msk                (0x3U &lt;&lt; GPIO_MODER_MODER3_Pos)   </span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5"> 3246</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3                    GPIO_MODER_MODER3_Msk             </span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 3247</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0                  (0x1U &lt;&lt; GPIO_MODER_MODER3_Pos)   </span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 3248</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1                  (0x2U &lt;&lt; GPIO_MODER_MODER3_Pos)   </span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7866ff150289c04d52c808607dabbf9e"> 3250</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Pos                (8U)                              </span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5"> 3251</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Msk                (0x3U &lt;&lt; GPIO_MODER_MODER4_Pos)   </span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41"> 3252</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4                    GPIO_MODER_MODER4_Msk             </span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 3253</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0                  (0x1U &lt;&lt; GPIO_MODER_MODER4_Pos)   </span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 3254</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1                  (0x2U &lt;&lt; GPIO_MODER_MODER4_Pos)   </span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84f88cbf25e1defb5f9b99c95797f7ab"> 3256</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Pos                (10U)                             </span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac"> 3257</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Msk                (0x3U &lt;&lt; GPIO_MODER_MODER5_Pos)   </span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360"> 3258</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5                    GPIO_MODER_MODER5_Msk             </span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 3259</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0                  (0x1U &lt;&lt; GPIO_MODER_MODER5_Pos)   </span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 3260</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1                  (0x2U &lt;&lt; GPIO_MODER_MODER5_Pos)   </span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c3fdecd37cce14983b42d28fc46d27"> 3262</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Pos                (12U)                             </span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"> 3263</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Msk                (0x3U &lt;&lt; GPIO_MODER_MODER6_Pos)   </span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282"> 3264</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6                    GPIO_MODER_MODER6_Msk             </span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 3265</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0                  (0x1U &lt;&lt; GPIO_MODER_MODER6_Pos)   </span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 3266</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1                  (0x2U &lt;&lt; GPIO_MODER_MODER6_Pos)   </span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf586709481b1450208dae7d9e53b9057"> 3268</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Pos                (14U)                             </span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5"> 3269</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Msk                (0x3U &lt;&lt; GPIO_MODER_MODER7_Pos)   </span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0"> 3270</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7                    GPIO_MODER_MODER7_Msk             </span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 3271</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0                  (0x1U &lt;&lt; GPIO_MODER_MODER7_Pos)   </span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 3272</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1                  (0x2U &lt;&lt; GPIO_MODER_MODER7_Pos)   </span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e5f1f7c986ee7f31178901cab442ab"> 3274</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Pos                (16U)                             </span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087"> 3275</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Msk                (0x3U &lt;&lt; GPIO_MODER_MODER8_Pos)   </span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678"> 3276</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8                    GPIO_MODER_MODER8_Msk             </span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 3277</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0                  (0x1U &lt;&lt; GPIO_MODER_MODER8_Pos)   </span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 3278</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1                  (0x2U &lt;&lt; GPIO_MODER_MODER8_Pos)   </span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf310164aef074cbdda2af5b0af223139"> 3280</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Pos                (18U)                             </span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b"> 3281</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Msk                (0x3U &lt;&lt; GPIO_MODER_MODER9_Pos)   </span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20"> 3282</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9                    GPIO_MODER_MODER9_Msk             </span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 3283</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0                  (0x1U &lt;&lt; GPIO_MODER_MODER9_Pos)   </span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 3284</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1                  (0x2U &lt;&lt; GPIO_MODER_MODER9_Pos)   </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf36ddfa8971a143e722ca9897d6a554"> 3286</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Pos               (20U)                             </span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178"> 3287</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Msk               (0x3U &lt;&lt; GPIO_MODER_MODER10_Pos)  </span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563"> 3288</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10                   GPIO_MODER_MODER10_Msk            </span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 3289</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0                 (0x1U &lt;&lt; GPIO_MODER_MODER10_Pos)  </span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 3290</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1                 (0x2U &lt;&lt; GPIO_MODER_MODER10_Pos)  </span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac60a554e688d63d15bce7240549d2ccb"> 3292</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Pos               (22U)                             </span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d"> 3293</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Msk               (0x3U &lt;&lt; GPIO_MODER_MODER11_Pos)  </span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474"> 3294</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11                   GPIO_MODER_MODER11_Msk            </span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 3295</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0                 (0x1U &lt;&lt; GPIO_MODER_MODER11_Pos)  </span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 3296</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1                 (0x2U &lt;&lt; GPIO_MODER_MODER11_Pos)  </span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec7b868a25af299e046b49b017c1114f"> 3298</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Pos               (24U)                             </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd"> 3299</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Msk               (0x3U &lt;&lt; GPIO_MODER_MODER12_Pos)  </span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597"> 3300</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12                   GPIO_MODER_MODER12_Msk            </span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 3301</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0                 (0x1U &lt;&lt; GPIO_MODER_MODER12_Pos)  </span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 3302</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1                 (0x2U &lt;&lt; GPIO_MODER_MODER12_Pos)  </span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e91d26a428aa90b419bf51324491246"> 3304</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Pos               (26U)                             </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e"> 3305</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Msk               (0x3U &lt;&lt; GPIO_MODER_MODER13_Pos)  </span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3"> 3306</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13                   GPIO_MODER_MODER13_Msk            </span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 3307</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0                 (0x1U &lt;&lt; GPIO_MODER_MODER13_Pos)  </span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 3308</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1                 (0x2U &lt;&lt; GPIO_MODER_MODER13_Pos)  </span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac67c9470dc741033d3254a4041e3d320"> 3310</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Pos               (28U)                             </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0"> 3311</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Msk               (0x3U &lt;&lt; GPIO_MODER_MODER14_Pos)  </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1"> 3312</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14                   GPIO_MODER_MODER14_Msk            </span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 3313</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0                 (0x1U &lt;&lt; GPIO_MODER_MODER14_Pos)  </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 3314</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1                 (0x2U &lt;&lt; GPIO_MODER_MODER14_Pos)  </span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b"> 3316</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Pos               (30U)                             </span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad"> 3317</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Msk               (0x3U &lt;&lt; GPIO_MODER_MODER15_Pos)  </span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8"> 3318</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15                   GPIO_MODER_MODER15_Msk            </span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 3319</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0                 (0x1U &lt;&lt; GPIO_MODER_MODER15_Pos)  </span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 3320</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1                 (0x2U &lt;&lt; GPIO_MODER_MODER15_Pos)  </span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305"> 3323</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                     (0x00000001U)                     </span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f"> 3324</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                     (0x00000002U)                     </span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817"> 3325</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                     (0x00000004U)                     </span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361"> 3326</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                     (0x00000008U)                     </span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258"> 3327</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                     (0x00000010U)                     </span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d"> 3328</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                     (0x00000020U)                     </span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b"> 3329</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                     (0x00000040U)                     </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e"> 3330</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                     (0x00000080U)                     </span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f"> 3331</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                     (0x00000100U)                     </span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa"> 3332</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                     (0x00000200U)                     </span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b"> 3333</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10                    (0x00000400U)                     </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7"> 3334</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11                    (0x00000800U)                     </span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c"> 3335</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12                    (0x00001000U)                     </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8"> 3336</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13                    (0x00002000U)                     </span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50"> 3337</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14                    (0x00004000U)                     </span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb"> 3338</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15                    (0x00008000U)                     </span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61d0ba5102bbae8f47e34034758f2753"> 3341</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_Pos           (0U)                              </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f8413610931459d7cb1087e3fdbe33f"> 3342</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_Msk           (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR0_Pos) </span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6"> 3343</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0               GPIO_OSPEEDER_OSPEEDR0_Msk        </span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730"> 3344</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0             (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR0_Pos) </span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59"> 3345</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1             (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR0_Pos) </span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4f6c7fc2322475c82de511e4a9c1b"> 3347</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_Pos           (2U)                              </span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ef2c614df7085aeaa76a7d8a91ebaf"> 3348</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_Msk           (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR1_Pos) </span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5"> 3349</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1               GPIO_OSPEEDER_OSPEEDR1_Msk        </span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156"> 3350</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0             (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR1_Pos) </span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6"> 3351</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1             (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR1_Pos) </span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1de8adcc0cdf73b6859f1d7b00f7a9"> 3353</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_Pos           (4U)                              </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9639c937fe270385436963674febeee"> 3354</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_Msk           (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR2_Pos) </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff"> 3355</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2               GPIO_OSPEEDER_OSPEEDR2_Msk        </span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e"> 3356</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0             (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR2_Pos) </span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2"> 3357</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1             (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR2_Pos) </span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b9f481767d3da58c7726f3de876bca"> 3359</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_Pos           (6U)                              </span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a6e9eecac357c03d52cc72aa01e10d4"> 3360</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_Msk           (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR3_Pos) </span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6"> 3361</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3               GPIO_OSPEEDER_OSPEEDR3_Msk        </span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd"> 3362</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0             (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR3_Pos) </span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3"> 3363</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1             (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR3_Pos) </span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b4817c90dbb1aaa3dbdb4e0069e0013"> 3365</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_Pos           (8U)                              </span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae009b66120ef19c285a8ac84e4b96f37"> 3366</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_Msk           (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR4_Pos) </span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97"> 3367</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4               GPIO_OSPEEDER_OSPEEDR4_Msk        </span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9"> 3368</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0             (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR4_Pos) </span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc"> 3369</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1             (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR4_Pos) </span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaab1aadf1f6372574b1fc62b356612ac"> 3371</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_Pos           (10U)                             </span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8a4ccb3d62a700c2b28e585fca72c4c"> 3372</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_Msk           (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR5_Pos) </span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add"> 3373</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5               GPIO_OSPEEDER_OSPEEDR5_Msk        </span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d"> 3374</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0             (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR5_Pos) </span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de"> 3375</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1             (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR5_Pos) </span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13980517ef7ac4a0400636606418f2dd"> 3377</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_Pos           (12U)                             </span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5e49776871edcf205518d8d0c292eb"> 3378</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_Msk           (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR6_Pos) </span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76"> 3379</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6               GPIO_OSPEEDER_OSPEEDR6_Msk        </span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46"> 3380</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0             (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR6_Pos) </span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b"> 3381</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1             (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR6_Pos) </span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3eff928d50cbdc2137e800b297f5402"> 3383</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_Pos           (14U)                             </span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadff83db91beba36ac297546319a815e5"> 3384</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_Msk           (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR7_Pos) </span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9"> 3385</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7               GPIO_OSPEEDER_OSPEEDR7_Msk        </span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e"> 3386</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0             (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR7_Pos) </span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3"> 3387</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1             (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR7_Pos) </span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea33fa5037cf785abb889c7976de93a"> 3389</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_Pos           (16U)                             </span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7ce10d2a3cda6110e927ef5fa22380"> 3390</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_Msk           (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR8_Pos) </span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335"> 3391</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8               GPIO_OSPEEDER_OSPEEDR8_Msk        </span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6"> 3392</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0             (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR8_Pos) </span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117"> 3393</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1             (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR8_Pos) </span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940af8d007923a709482fbbd02fbd327"> 3395</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_Pos           (18U)                             </span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47bd0cf5e82b2b1f15aaa0e59e1bbbf2"> 3396</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_Msk           (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR9_Pos) </span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5"> 3397</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9               GPIO_OSPEEDER_OSPEEDR9_Msk        </span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1"> 3398</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0             (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR9_Pos) </span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95"> 3399</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1             (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR9_Pos) </span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515e0925fc8e58d22398e7940c577def"> 3401</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_Pos          (20U)                             </span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga379adae0cd740edb05cb06fda19f3fb3"> 3402</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_Msk          (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR10_Pos) </span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706"> 3403</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10              GPIO_OSPEEDER_OSPEEDR10_Msk       </span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d"> 3404</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0            (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR10_Pos) </span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8"> 3405</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1            (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR10_Pos) </span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae88290499a0ff53a4c36f75f5f8c1f5f"> 3407</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_Pos          (22U)                             </span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19398ce65682764813bbc2cb88bc163"> 3408</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_Msk          (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR11_Pos) </span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f"> 3409</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11              GPIO_OSPEEDER_OSPEEDR11_Msk       </span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec"> 3410</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0            (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR11_Pos) </span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc"> 3411</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1            (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR11_Pos) </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b34d70554e795ad9e2ddd28793db68"> 3413</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_Pos          (24U)                             </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64078c9442a5e849554fd89e9770d5ee"> 3414</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_Msk          (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR12_Pos) </span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99"> 3415</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12              GPIO_OSPEEDER_OSPEEDR12_Msk       </span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af"> 3416</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0            (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR12_Pos) </span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae"> 3417</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1            (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR12_Pos) </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3d1dbe36de14a5323114b2a1e7e3c9"> 3419</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_Pos          (26U)                             </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga437879befcd8df08cd29c63d0b0aed8f"> 3420</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_Msk          (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR13_Pos) </span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468"> 3421</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13              GPIO_OSPEEDER_OSPEEDR13_Msk       </span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557"> 3422</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0            (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR13_Pos) </span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029"> 3423</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1            (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR13_Pos) </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e48fee73ac19881b2da3d1d1cb58d36"> 3425</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_Pos          (28U)                             </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ccfff85363309d7d999065a1ebfafc"> 3426</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_Msk          (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR14_Pos) </span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f"> 3427</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14              GPIO_OSPEEDER_OSPEEDR14_Msk       </span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1"> 3428</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0            (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR14_Pos) </span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d"> 3429</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1            (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR14_Pos) </span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7682cc338665363cc6a749f5b9babff"> 3431</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_Pos          (30U)                             </span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab61eae70fcee622a57e9aa5852f848b"> 3432</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_Msk          (0x3U &lt;&lt; GPIO_OSPEEDER_OSPEEDR15_Pos) </span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65"> 3433</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15              GPIO_OSPEEDER_OSPEEDR15_Msk       </span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8"> 3434</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0            (0x1U &lt;&lt; GPIO_OSPEEDER_OSPEEDR15_Pos) </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7"> 3435</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1            (0x2U &lt;&lt; GPIO_OSPEEDER_OSPEEDR15_Pos) </span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7360a9a0d19a8db5dc8b4a04a1609257"> 3438</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Pos                (0U)                              </span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb01551efcb3ad1b1e755da93167eac5"> 3439</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Msk                (0x3U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)   </span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277"> 3440</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0                    GPIO_PUPDR_PUPDR0_Msk             </span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 3441</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0                  (0x1U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)   </span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 3442</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1                  (0x2U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)   </span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e526cb1ae3217eaa0607328f088cf27"> 3444</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Pos                (2U)                              </span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe88d4645ceb71ec8a26b329d021e41"> 3445</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Msk                (0x3U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)   </span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29"> 3446</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1                    GPIO_PUPDR_PUPDR1_Msk             </span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 3447</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0                  (0x1U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)   </span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 3448</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1                  (0x2U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)   </span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3214946a72e7c18bb59ab52fa2a12d5"> 3450</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Pos                (4U)                              </span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae23b8431c20a5d525d5201b25c35783"> 3451</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Msk                (0x3U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)   </span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4"> 3452</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2                    GPIO_PUPDR_PUPDR2_Msk             </span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 3453</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0                  (0x1U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)   </span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 3454</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1                  (0x2U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)   </span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc9ce9192287fcf335f66136c79dc86"> 3456</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Pos                (6U)                              </span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403a661b8ff6c3e96373107bd4d3f638"> 3457</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Msk                (0x3U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)   </span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d"> 3458</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3                    GPIO_PUPDR_PUPDR3_Msk             </span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 3459</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0                  (0x1U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)   </span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 3460</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1                  (0x2U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)   </span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9184c1960e5e7295c6ba7b48ab3b5195"> 3462</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Pos                (8U)                              </span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81478ef271cd93f7d2a9bb9b6f676502"> 3463</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Msk                (0x3U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)   </span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e"> 3464</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4                    GPIO_PUPDR_PUPDR4_Msk             </span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 3465</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0                  (0x1U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)   </span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 3466</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1                  (0x2U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)   </span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b3fd0c5c32576d822ecde4ef5ad72c8"> 3468</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Pos                (10U)                             </span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0944d79af9a53030939a732c03bff434"> 3469</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Msk                (0x3U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)   </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3"> 3470</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5                    GPIO_PUPDR_PUPDR5_Msk             </span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 3471</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0                  (0x1U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)   </span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 3472</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1                  (0x2U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)   </span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bb2d0f930f2d4adaed881db2e3f859f"> 3474</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Pos                (12U)                             </span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff349c9d9641fd4ff6c96a4ed39c377d"> 3475</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Msk                (0x3U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)   </span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426"> 3476</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6                    GPIO_PUPDR_PUPDR6_Msk             </span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 3477</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0                  (0x1U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)   </span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 3478</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1                  (0x2U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)   </span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae762c3d8983cc08008e7735d1514ee0d"> 3480</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Pos                (14U)                             </span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5ab27eceaadf3e3fe5c234f9ab07f0"> 3481</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Msk                (0x3U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)   </span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f"> 3482</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7                    GPIO_PUPDR_PUPDR7_Msk             </span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 3483</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0                  (0x1U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)   </span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 3484</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1                  (0x2U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)   </span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e534cabce2251611e459911ab35530f"> 3486</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Pos                (16U)                             </span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb779534ca337c5ffcd104edb9498c59"> 3487</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Msk                (0x3U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)   </span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81"> 3488</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8                    GPIO_PUPDR_PUPDR8_Msk             </span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 3489</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0                  (0x1U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)   </span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 3490</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1                  (0x2U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)   </span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga744ee2b7091e4056fd4130963d20a30b"> 3492</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Pos                (18U)                             </span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028e07660ed6d05c4c6e3d9ca4b53c19"> 3493</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Msk                (0x3U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)   </span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8"> 3494</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9                    GPIO_PUPDR_PUPDR9_Msk             </span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 3495</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0                  (0x1U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)   </span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 3496</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1                  (0x2U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)   </span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27af51166bee432e2ba289f6064b6b3"> 3498</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Pos               (20U)                             </span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad588e530ee6e5166fd35e9d43b295287"> 3499</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Msk               (0x3U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)  </span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09"> 3500</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10                   GPIO_PUPDR_PUPDR10_Msk            </span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 3501</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0                 (0x1U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)  </span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 3502</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1                 (0x2U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)  </span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89977869d8af107f60f4734787695d57"> 3504</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Pos               (22U)                             </span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00eeaff07aa3953cc3a0628a899bcc5"> 3505</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Msk               (0x3U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)  </span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46"> 3506</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11                   GPIO_PUPDR_PUPDR11_Msk            </span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 3507</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0                 (0x1U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)  </span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 3508</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1                 (0x2U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)  </span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f7d4855887e46dda4bb8533067c8afe"> 3510</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Pos               (24U)                             </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac62c65d49ff368d3af4d63d22d73b93b"> 3511</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Msk               (0x3U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)  </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006"> 3512</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12                   GPIO_PUPDR_PUPDR12_Msk            </span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 3513</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0                 (0x1U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)  </span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 3514</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1                 (0x2U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)  </span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5e670b61d115901dd7eacdd504b3fd"> 3516</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Pos               (26U)                             </span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6594a39f94b19dc5c37ed4b8356c62a6"> 3517</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Msk               (0x3U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)  </span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e"> 3518</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13                   GPIO_PUPDR_PUPDR13_Msk            </span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 3519</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0                 (0x1U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)  </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 3520</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1                 (0x2U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)  </span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e1ff494eda0d5b0eeb371367bb641a1"> 3522</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Pos               (28U)                             </span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87e440c08acd4837c821d82ff02c9b6"> 3523</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Msk               (0x3U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)  </span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570"> 3524</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14                   GPIO_PUPDR_PUPDR14_Msk            </span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 3525</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0                 (0x1U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)  </span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 3526</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1                 (0x2U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)  </span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1999b6dc0d4e1d19f47c1cb7f55173ba"> 3527</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Pos               (30U)                             </span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69922e19cb85abfd0cad889a0d4c08e1"> 3528</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Msk               (0x3U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)  </span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475"> 3529</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15                   GPIO_PUPDR_PUPDR15_Msk            </span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c"> 3530</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0                 (0x1U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)  </span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 3531</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1                 (0x2U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)  </span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7691154d734ec08089eb3dc28a369726"> 3534</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_0                       (0x00000001U)                     </span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110"> 3535</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_1                       (0x00000002U)                     </span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f"> 3536</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_2                       (0x00000004U)                     </span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172dc9a76f772c8e386ac0162e0a52fa"> 3537</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_3                       (0x00000008U)                     </span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aded5247a4fa0834a311679c593fcd7"> 3538</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_4                       (0x00000010U)                     </span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7bf44f34ab51218a24b6b9467e9166"> 3539</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_5                       (0x00000020U)                     </span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b"> 3540</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_6                       (0x00000040U)                     </span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6"> 3541</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_7                       (0x00000080U)                     </span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1"> 3542</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_8                       (0x00000100U)                     </span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd452f85fa151363ffbf1d263185ef0d"> 3543</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_9                       (0x00000200U)                     </span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff38e1078878bdd79375295e7ab829b5"> 3544</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_10                      (0x00000400U)                     </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c"> 3545</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_11                      (0x00000800U)                     </span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec151d78711f0274d3ab5b239884e645"> 3546</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_12                      (0x00001000U)                     </span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6771a14a3c52f397295737e509633b05"> 3547</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_13                      (0x00002000U)                     </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0b8882f4473b5d65266792ed631f0bb"> 3548</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_14                      (0x00004000U)                     </span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fa9b2bca3451f0be4560333692fb5a4"> 3549</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_15                      (0x00008000U)                     </span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42386f40895bc86ff49eefe80708bbc6"> 3552</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_0                       (0x00000001U)                     </span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7680b11616859cd0f462703224511fb2"> 3553</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_1                       (0x00000002U)                     </span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93b86fd4c1bfcfafc42bf820c17c019"> 3554</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_2                       (0x00000004U)                     </span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a"> 3555</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_3                       (0x00000008U)                     </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2"> 3556</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_4                       (0x00000010U)                     </span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6723e4adf0b6b333f74e15e00a60a4db"> 3557</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_5                       (0x00000020U)                     </span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202234d8f40086f6343e30597b52c838"> 3558</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_6                       (0x00000040U)                     </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c713b846aa56d5a31b2e4525d705679"> 3559</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_7                       (0x00000080U)                     </span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2"> 3560</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_8                       (0x00000100U)                     </span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25f53481a7575ebb0eb5477950673188"> 3561</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_9                       (0x00000200U)                     </span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2817e62685ec81d3ca6674d8e75187"> 3562</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_10                      (0x00000400U)                     </span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6022058342e528d097d2d352ccb3210c"> 3563</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_11                      (0x00000800U)                     </span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992"> 3564</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_12                      (0x00001000U)                     </span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7a51e706f1931e6ac3ddd117242da23"> 3565</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_13                      (0x00002000U)                     </span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090cea405c38fd8c48f77e561deaaa07"> 3566</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_14                      (0x00004000U)                     </span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527b7d78707f17edfe826be72aa59fdc"> 3567</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_15                      (0x00008000U)                     </span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5"> 3570</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                       (0x00000001U)                     </span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a"> 3571</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                       (0x00000002U)                     </span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a"> 3572</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                       (0x00000004U)                     </span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152"> 3573</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                       (0x00000008U)                     </span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231"> 3574</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                       (0x00000010U)                     </span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763"> 3575</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                       (0x00000020U)                     </span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6"> 3576</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                       (0x00000040U)                     </span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6"> 3577</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                       (0x00000080U)                     </span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9"> 3578</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                       (0x00000100U)                     </span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88"> 3579</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                       (0x00000200U)                     </span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137"> 3580</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                      (0x00000400U)                     </span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036"> 3581</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                      (0x00000800U)                     </span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208"> 3582</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                      (0x00001000U)                     </span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be"> 3583</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                      (0x00002000U)                     </span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41"> 3584</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                      (0x00004000U)                     </span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d"> 3585</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                      (0x00008000U)                     </span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742"> 3586</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                       (0x00010000U)                     </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07"> 3587</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                       (0x00020000U)                     </span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893"> 3588</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                       (0x00040000U)                     </span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796"> 3589</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                       (0x00080000U)                     </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88"> 3590</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                       (0x00100000U)                     </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27"> 3591</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                       (0x00200000U)                     </span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe"> 3592</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                       (0x00400000U)                     </span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8"> 3593</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                       (0x00800000U)                     </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd"> 3594</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                       (0x01000000U)                     </span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58"> 3595</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                       (0x02000000U)                     </span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef"> 3596</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                      (0x04000000U)                     </span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9"> 3597</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                      (0x08000000U)                     </span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff"> 3598</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                      (0x10000000U)                     </span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af"> 3599</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                      (0x20000000U)                     </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1"> 3600</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                      (0x40000000U)                     </span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544"> 3601</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                      (0x80000000U)                     </span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register  ********************/</span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc"> 3604</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Pos                   (0U)                              </span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 3605</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCK0_Pos)      </span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 3606</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                       GPIO_LCKR_LCK0_Msk                </span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7"> 3607</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Pos                   (1U)                              </span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 3608</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCK1_Pos)      </span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 3609</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                       GPIO_LCKR_LCK1_Msk                </span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3"> 3610</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Pos                   (2U)                              </span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 3611</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCK2_Pos)      </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 3612</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                       GPIO_LCKR_LCK2_Msk                </span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf"> 3613</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Pos                   (3U)                              </span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 3614</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCK3_Pos)      </span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 3615</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                       GPIO_LCKR_LCK3_Msk                </span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df"> 3616</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Pos                   (4U)                              </span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 3617</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCK4_Pos)      </span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 3618</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                       GPIO_LCKR_LCK4_Msk                </span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2"> 3619</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Pos                   (5U)                              </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 3620</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCK5_Pos)      </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 3621</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                       GPIO_LCKR_LCK5_Msk                </span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144"> 3622</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Pos                   (6U)                              </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 3623</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCK6_Pos)      </span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 3624</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                       GPIO_LCKR_LCK6_Msk                </span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4"> 3625</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Pos                   (7U)                              </span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 3626</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCK7_Pos)      </span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 3627</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                       GPIO_LCKR_LCK7_Msk                </span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859"> 3628</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Pos                   (8U)                              </span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 3629</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCK8_Pos)      </span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 3630</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                       GPIO_LCKR_LCK8_Msk                </span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42"> 3631</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Pos                   (9U)                              </span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 3632</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCK9_Pos)      </span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 3633</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                       GPIO_LCKR_LCK9_Msk                </span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348"> 3634</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Pos                  (10U)                             </span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 3635</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Msk                  (0x1U &lt;&lt; GPIO_LCKR_LCK10_Pos)     </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 3636</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                      GPIO_LCKR_LCK10_Msk               </span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216"> 3637</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Pos                  (11U)                             </span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 3638</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Msk                  (0x1U &lt;&lt; GPIO_LCKR_LCK11_Pos)     </span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 3639</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                      GPIO_LCKR_LCK11_Msk               </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e"> 3640</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Pos                  (12U)                             </span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 3641</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Msk                  (0x1U &lt;&lt; GPIO_LCKR_LCK12_Pos)     </span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 3642</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                      GPIO_LCKR_LCK12_Msk               </span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11"> 3643</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Pos                  (13U)                             </span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 3644</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Msk                  (0x1U &lt;&lt; GPIO_LCKR_LCK13_Pos)     </span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 3645</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                      GPIO_LCKR_LCK13_Msk               </span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9"> 3646</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Pos                  (14U)                             </span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 3647</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Msk                  (0x1U &lt;&lt; GPIO_LCKR_LCK14_Pos)     </span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 3648</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                      GPIO_LCKR_LCK14_Msk               </span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3"> 3649</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Pos                  (15U)                             </span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 3650</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Msk                  (0x1U &lt;&lt; GPIO_LCKR_LCK15_Pos)     </span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 3651</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                      GPIO_LCKR_LCK15_Msk               </span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d"> 3652</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Pos                   (16U)                             </span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 3653</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Msk                   (0x1U &lt;&lt; GPIO_LCKR_LCKK_Pos)      </span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 3654</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                       GPIO_LCKR_LCKK_Msk                </span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRL register  ********************/</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60"> 3657</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos                  (0U)                              </span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f"> 3658</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk                  (0xFU &lt;&lt; GPIO_AFRL_AFSEL0_Pos)     </span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594"> 3659</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL0                      GPIO_AFRL_AFSEL0_Msk               </span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a"> 3660</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos                  (4U)                              </span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b"> 3661</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk                  (0xFU &lt;&lt; GPIO_AFRL_AFSEL1_Pos)     </span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2"> 3662</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL1                      GPIO_AFRL_AFSEL1_Msk               </span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b"> 3663</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos                  (8U)                              </span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 3664</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk                  (0xFU &lt;&lt; GPIO_AFRL_AFSEL2_Pos)     </span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da"> 3665</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL2                      GPIO_AFRL_AFSEL2_Msk               </span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4"> 3666</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos                  (12U)                             </span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 3667</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk                  (0xFU &lt;&lt; GPIO_AFRL_AFSEL3_Pos)     </span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426"> 3668</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL3                      GPIO_AFRL_AFSEL3_Msk               </span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36"> 3669</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos                  (16U)                             </span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 3670</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk                  (0xFU &lt;&lt; GPIO_AFRL_AFSEL4_Pos)     </span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4"> 3671</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL4                      GPIO_AFRL_AFSEL4_Msk               </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba"> 3672</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos                  (20U)                             </span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 3673</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk                  (0xFU &lt;&lt; GPIO_AFRL_AFSEL5_Pos)     </span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c"> 3674</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL5                      GPIO_AFRL_AFSEL5_Msk               </span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803"> 3675</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos                  (24U)                             </span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade"> 3676</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk                  (0xFU &lt;&lt; GPIO_AFRL_AFSEL6_Pos)     </span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503"> 3677</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL6                      GPIO_AFRL_AFSEL6_Msk               </span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2"> 3678</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos                  (28U)                             </span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0"> 3679</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk                  (0xFU &lt;&lt; GPIO_AFRL_AFSEL7_Pos)     </span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11"> 3680</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFSEL7                      GPIO_AFRL_AFSEL7_Msk               </span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRH register  ********************/</span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f"> 3683</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos                  (0U)                              </span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 3684</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk                  (0xFU &lt;&lt; GPIO_AFRH_AFSEL8_Pos)     </span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2"> 3685</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL8                      GPIO_AFRH_AFSEL8_Msk               </span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80"> 3686</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos                  (4U)                              </span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 3687</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk                  (0xFU &lt;&lt; GPIO_AFRH_AFSEL9_Pos)     </span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef"> 3688</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL9                      GPIO_AFRH_AFSEL9_Msk               </span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07"> 3689</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos                  (8U)                              </span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105"> 3690</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk                  (0xFU &lt;&lt; GPIO_AFRH_AFSEL10_Pos)     </span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30"> 3691</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL10                      GPIO_AFRH_AFSEL10_Msk               </span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b"> 3692</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos                  (12U)                             </span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 3693</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk                  (0xFU &lt;&lt; GPIO_AFRH_AFSEL11_Pos)     </span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa"> 3694</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL11                      GPIO_AFRH_AFSEL11_Msk               </span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3"> 3695</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos                  (16U)                             </span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f"> 3696</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk                  (0xFU &lt;&lt; GPIO_AFRH_AFSEL12_Pos)     </span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351"> 3697</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL12                      GPIO_AFRH_AFSEL12_Msk               </span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180"> 3698</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos                  (20U)                             </span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91"> 3699</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk                  (0xFU &lt;&lt; GPIO_AFRH_AFSEL13_Pos)     </span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da"> 3700</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL13                      GPIO_AFRH_AFSEL13_Msk               </span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942"> 3701</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos                  (24U)                             </span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 3702</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk                  (0xFU &lt;&lt; GPIO_AFRH_AFSEL14_Pos)     </span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78"> 3703</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL14                      GPIO_AFRH_AFSEL14_Msk               </span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46"> 3704</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos                  (28U)                             </span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 3705</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk                  (0xFU &lt;&lt; GPIO_AFRH_AFSEL15_Pos)     </span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a"> 3706</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFSEL15                      GPIO_AFRH_AFSEL15_Msk               </span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BRR register  *********************/</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6c5dead6e63e465d3dd35721588d5c"> 3709</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_0                        (0x00000001U)                     </span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda9d92d0f57d43516c85e944bd64400"> 3710</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_1                        (0x00000002U)                     </span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81e99700a2e21bf21b375470cd317e2"> 3711</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_2                        (0x00000004U)                     </span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bb778b6bb5ddd310b528e3b82bbe76"> 3712</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_3                        (0x00000008U)                     </span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b80c9791422f4ea4bf02c42eda764ae"> 3713</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_4                        (0x00000010U)                     </span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga454cc680ddcb8ea12839d8f9d757ef9a"> 3714</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_5                        (0x00000020U)                     </span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63cf8d8b42975cad19b9a975a4e86b54"> 3715</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_6                        (0x00000040U)                     </span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ccbb7d590751a21eb4d7b633b3f8f7b"> 3716</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_7                        (0x00000080U)                     </span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f1f288af99dec35cd3f8902ea00d1f"> 3717</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_8                        (0x00000100U)                     </span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41c94420455e4a4612cc79e65896cd8"> 3718</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_9                        (0x00000200U)                     </span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga540c72734acc4b83b8c74e00d6b38e23"> 3719</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_10                       (0x00000400U)                     </span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4deb4f0a721626fede80600832271abf"> 3720</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_11                       (0x00000800U)                     </span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6556a5dac11aa5e026f4c986da24fa"> 3721</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_12                       (0x00001000U)                     </span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107d0ec4a73f450f5b74025a83816e45"> 3722</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_13                       (0x00002000U)                     </span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79648c08656ee2cf44e3b810d80a923b"> 3723</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_14                       (0x00004000U)                     </span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde10d4faed8879e517d31af8689f6c7"> 3724</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_15                       (0x00008000U)                     </span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment">/*                   Inter-integrated Circuit Interface (I2C)                 */</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14"> 3733</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos                      (0U)                               </span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 3734</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk                      (0x1U &lt;&lt; I2C_CR1_PE_Pos)           </span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 3735</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE                          I2C_CR1_PE_Msk                     </span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae26dbc9f9c06eb552db052b0603430c0"> 3736</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Pos                   (1U)                               </span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51"> 3737</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Msk                   (0x1U &lt;&lt; I2C_CR1_SMBUS_Pos)        </span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 3738</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS                       I2C_CR1_SMBUS_Msk                  </span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03323d716d67da6242e4da7431cd1ea"> 3739</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Pos                 (3U)                               </span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945"> 3740</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Msk                 (0x1U &lt;&lt; I2C_CR1_SMBTYPE_Pos)      </span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 3741</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE                     I2C_CR1_SMBTYPE_Msk                </span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183847901bff6ed293ac42cedcd0a00f"> 3742</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Pos                   (4U)                               </span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3"> 3743</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Msk                   (0x1U &lt;&lt; I2C_CR1_ENARP_Pos)        </span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 3744</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP                       I2C_CR1_ENARP_Msk                  </span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6320b277f4eb5ad80869cf46509ab63"> 3745</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Pos                   (5U)                               </span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d"> 3746</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Msk                   (0x1U &lt;&lt; I2C_CR1_ENPEC_Pos)        </span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 3747</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC                       I2C_CR1_ENPEC_Msk                  </span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ffd903ba1ddb087e7166a83b30d145"> 3748</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Pos                    (6U)                               </span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06"> 3749</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Msk                    (0x1U &lt;&lt; I2C_CR1_ENGC_Pos)         </span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 3750</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC                        I2C_CR1_ENGC_Msk                   </span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2"> 3751</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos               (7U)                               </span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 3752</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk               (0x1U &lt;&lt; I2C_CR1_NOSTRETCH_Pos)    </span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 3753</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH                   I2C_CR1_NOSTRETCH_Msk              </span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26478428c37301f88c8fe5a27ab7cff0"> 3754</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START_Pos                   (8U)                               </span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b"> 3755</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START_Msk                   (0x1U &lt;&lt; I2C_CR1_START_Pos)        </span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 3756</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START                       I2C_CR1_START_Msk                  </span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1acc4153373e71ad85766145727d751f"> 3757</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Pos                    (9U)                               </span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893"> 3758</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Msk                    (0x1U &lt;&lt; I2C_CR1_STOP_Pos)         </span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 3759</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP                        I2C_CR1_STOP_Msk                   </span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d488ef9214c8e156aa5789193b1af2"> 3760</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Pos                     (10U)                              </span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927"> 3761</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Msk                     (0x1U &lt;&lt; I2C_CR1_ACK_Pos)          </span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 3762</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK                         I2C_CR1_ACK_Msk                    </span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8ebf2be75a57d79c3963cbb73299e5"> 3763</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Pos                     (11U)                              </span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686"> 3764</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Msk                     (0x1U &lt;&lt; I2C_CR1_POS_Pos)          </span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 3765</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS                         I2C_CR1_POS_Msk                    </span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27ac08c854b421c8bbef0f91cb02e77"> 3766</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Pos                     (12U)                              </span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e"> 3767</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Msk                     (0x1U &lt;&lt; I2C_CR1_PEC_Pos)          </span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 3768</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC                         I2C_CR1_PEC_Msk                    </span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbad0729b1263ee12efe299c460c7a9"> 3769</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Pos                   (13U)                              </span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6"> 3770</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Msk                   (0x1U &lt;&lt; I2C_CR1_ALERT_Pos)        </span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 3771</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT                       I2C_CR1_ALERT_Msk                  </span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f26e1407449ae64fade6b92a5e85bc9"> 3772</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Pos                   (15U)                              </span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 3773</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Msk                   (0x1U &lt;&lt; I2C_CR1_SWRST_Pos)        </span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 3774</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST                       I2C_CR1_SWRST_Msk                  </span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37aa57192c71b1b734815130eeee8cd"> 3777</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Pos                    (0U)                               </span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea"> 3778</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Msk                    (0x3FU &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 3779</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ                        I2C_CR2_FREQ_Msk                   </span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 3780</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_0                      (0x01U &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 3781</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_1                      (0x02U &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 3782</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_2                      (0x04U &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 3783</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_3                      (0x08U &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 3784</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_4                      (0x10U &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 3785</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_5                      (0x20U &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d664ebaabc46a45c4453e17e5132056"> 3787</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Pos                 (8U)                               </span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029"> 3788</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Msk                 (0x1U &lt;&lt; I2C_CR2_ITERREN_Pos)      </span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 3789</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN                     I2C_CR2_ITERREN_Msk                </span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b73580546ba348cd434416f7729d65"> 3790</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Pos                 (9U)                               </span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706"> 3791</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Msk                 (0x1U &lt;&lt; I2C_CR2_ITEVTEN_Pos)      </span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 3792</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN                     I2C_CR2_ITEVTEN_Msk                </span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cf0976d8a817ec970a78137e6bac452"> 3793</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Pos                 (10U)                              </span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713"> 3794</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Msk                 (0x1U &lt;&lt; I2C_CR2_ITBUFEN_Pos)      </span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 3795</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN                     I2C_CR2_ITBUFEN_Msk                </span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b0d5b0217bd628743324b8393bc74a"> 3796</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Pos                   (11U)                              </span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399"> 3797</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Msk                   (0x1U &lt;&lt; I2C_CR2_DMAEN_Pos)        </span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 3798</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN                       I2C_CR2_DMAEN_Msk                  </span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c908f15a0b4c9e603d17b066fc85b7b"> 3799</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Pos                    (12U)                              </span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382"> 3800</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Msk                    (0x1U &lt;&lt; I2C_CR2_LAST_Pos)         </span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 3801</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST                        I2C_CR2_LAST_Msk                   </span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 3804</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_7                     (0x000000FEU)                      </span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 3805</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_9                     (0x00000300U)                      </span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5025971b93434d9d6c1b47ba93cc4249"> 3807</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0_Pos                   (0U)                               </span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356"> 3808</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0_Msk                   (0x1U &lt;&lt; I2C_OAR1_ADD0_Pos)        </span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 3809</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0                       I2C_OAR1_ADD0_Msk                  </span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53aaf5c99387556eb05205972a9fd765"> 3810</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_Pos                   (1U)                               </span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb"> 3811</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_Msk                   (0x1U &lt;&lt; I2C_OAR1_ADD1_Pos)        </span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 3812</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1                       I2C_OAR1_ADD1_Msk                  </span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1601f93351d29fd314910972bd4a997"> 3813</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2_Pos                   (2U)                               </span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e"> 3814</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2_Msk                   (0x1U &lt;&lt; I2C_OAR1_ADD2_Pos)        </span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 3815</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2                       I2C_OAR1_ADD2_Msk                  </span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c1306ea26d1fde330540af98f2ebaf"> 3816</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3_Pos                   (3U)                               </span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c"> 3817</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3_Msk                   (0x1U &lt;&lt; I2C_OAR1_ADD3_Pos)        </span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 3818</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3                       I2C_OAR1_ADD3_Msk                  </span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ebb7dae5c13a499109a9f0089387b2"> 3819</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4_Pos                   (4U)                               </span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638"> 3820</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4_Msk                   (0x1U &lt;&lt; I2C_OAR1_ADD4_Pos)        </span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 3821</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4                       I2C_OAR1_ADD4_Msk                  </span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga863a732cfab0b27034149a5d95c1c978"> 3822</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5_Pos                   (5U)                               </span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd"> 3823</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5_Msk                   (0x1U &lt;&lt; I2C_OAR1_ADD5_Pos)        </span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 3824</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5                       I2C_OAR1_ADD5_Msk                  </span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeef10580199e2315af15107d03374b6"> 3825</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6_Pos                   (6U)                               </span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d"> 3826</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6_Msk                   (0x1U &lt;&lt; I2C_OAR1_ADD6_Pos)        </span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 3827</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6                       I2C_OAR1_ADD6_Msk                  </span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff51a9d14ec34d35f911c1c4d474db02"> 3828</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7_Pos                   (7U)                               </span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8"> 3829</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7_Msk                   (0x1U &lt;&lt; I2C_OAR1_ADD7_Pos)        </span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 3830</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7                       I2C_OAR1_ADD7_Msk                  </span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f7918fdb3af6d0c8ade393fb8c8357"> 3831</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_Pos                   (8U)                               </span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65"> 3832</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_Msk                   (0x1U &lt;&lt; I2C_OAR1_ADD8_Pos)        </span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 3833</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8                       I2C_OAR1_ADD8_Msk                  </span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9208eb446047890ea90e2f87f57a8e0"> 3834</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9_Pos                   (9U)                               </span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2"> 3835</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9_Msk                   (0x1U &lt;&lt; I2C_OAR1_ADD9_Pos)        </span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 3836</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9                       I2C_OAR1_ADD9_Msk                  </span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a9d87efeab027259266521e849cd0f6"> 3838</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE_Pos                (15U)                              </span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418"> 3839</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE_Msk                (0x1U &lt;&lt; I2C_OAR1_ADDMODE_Pos)     </span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 3840</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE                    I2C_OAR1_ADDMODE_Msk               </span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd1b7689ba1197bb496f7b0042e59ac9"> 3843</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Pos                 (0U)                               </span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9"> 3844</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Msk                 (0x1U &lt;&lt; I2C_OAR2_ENDUAL_Pos)      </span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 3845</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL                     I2C_OAR2_ENDUAL_Msk                </span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga809d88f42d6572f85dd75ab2bb92b243"> 3846</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Pos                   (1U)                               </span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5"> 3847</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Msk                   (0x7FU &lt;&lt; I2C_OAR2_ADD2_Pos)       </span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 3848</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2                       I2C_OAR2_ADD2_Msk                  </span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8168b87f1d876a0cdbafff9f3dd922f5"> 3851</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR_Pos                       (0U)                               </span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1"> 3852</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR_Msk                       (0xFFU &lt;&lt; I2C_DR_DR_Pos)           </span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 3853</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR                           I2C_DR_DR_Msk                      </span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea"> 3856</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Pos                      (0U)                               </span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df"> 3857</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Msk                      (0x1U &lt;&lt; I2C_SR1_SB_Pos)           </span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 3858</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB                          I2C_SR1_SB_Msk                     </span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4662fc1d4534a406d3e4e417dcaa29c1"> 3859</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Pos                    (1U)                               </span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f"> 3860</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Msk                    (0x1U &lt;&lt; I2C_SR1_ADDR_Pos)         </span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 3861</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR                        I2C_SR1_ADDR_Msk                   </span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c662220a2fc8d437b929ac360b7b6d3"> 3862</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Pos                     (2U)                               </span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1"> 3863</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Msk                     (0x1U &lt;&lt; I2C_SR1_BTF_Pos)          </span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 3864</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF                         I2C_SR1_BTF_Msk                    </span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57e3e98939884a675f561bd0133c73f7"> 3865</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Pos                   (3U)                               </span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b"> 3866</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Msk                   (0x1U &lt;&lt; I2C_SR1_ADD10_Pos)        </span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 3867</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10                       I2C_SR1_ADD10_Msk                  </span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508dc538aee33bf854cfbe3b7f4a7ba9"> 3868</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Pos                   (4U)                               </span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4"> 3869</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Msk                   (0x1U &lt;&lt; I2C_SR1_STOPF_Pos)        </span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 3870</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF                       I2C_SR1_STOPF_Msk                  </span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga380b3695a5b03ae70e411ba048a04e49"> 3871</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Pos                    (6U)                               </span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62"> 3872</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Msk                    (0x1U &lt;&lt; I2C_SR1_RXNE_Pos)         </span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 3873</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE                        I2C_SR1_RXNE_Msk                   </span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdceff8db6df40c017f96a5e606ea884"> 3874</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Pos                     (7U)                               </span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea"> 3875</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Msk                     (0x1U &lt;&lt; I2C_SR1_TXE_Pos)          </span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 3876</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE                         I2C_SR1_TXE_Msk                    </span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1c615024c02d5ea5bcb3717ff6863d"> 3877</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Pos                    (8U)                               </span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d"> 3878</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Msk                    (0x1U &lt;&lt; I2C_SR1_BERR_Pos)         </span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 3879</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR                        I2C_SR1_BERR_Msk                   </span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafab03fd640b6661848addb3cd9d38519"> 3880</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Pos                    (9U)                               </span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da"> 3881</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Msk                    (0x1U &lt;&lt; I2C_SR1_ARLO_Pos)         </span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 3882</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO                        I2C_SR1_ARLO_Msk                   </span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0a33028b96b10708bd881b21c17dae"> 3883</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Pos                      (10U)                              </span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6"> 3884</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Msk                      (0x1U &lt;&lt; I2C_SR1_AF_Pos)           </span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 3885</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF                          I2C_SR1_AF_Msk                     </span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20"> 3886</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Pos                     (11U)                              </span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8"> 3887</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Msk                     (0x1U &lt;&lt; I2C_SR1_OVR_Pos)          </span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 3888</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR                         I2C_SR1_OVR_Msk                    </span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1e78360bc478a00ca5c8176dcd0b22"> 3889</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Pos                  (12U)                              </span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938"> 3890</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Msk                  (0x1U &lt;&lt; I2C_SR1_PECERR_Pos)       </span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 3891</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR                      I2C_SR1_PECERR_Msk                 </span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"> 3892</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Pos                 (14U)                              </span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416"> 3893</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Msk                 (0x1U &lt;&lt; I2C_SR1_TIMEOUT_Pos)      </span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 3894</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT                     I2C_SR1_TIMEOUT_Msk                </span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c047e24fefb89f3928b37b7695aa55"> 3895</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Pos                (15U)                              </span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6"> 3896</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Msk                (0x1U &lt;&lt; I2C_SR1_SMBALERT_Pos)     </span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 3897</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT                    I2C_SR1_SMBALERT_Msk               </span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5253dbcd3c7d67d0fad31d938f4b5b"> 3900</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Pos                     (0U)                               </span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2"> 3901</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Msk                     (0x1U &lt;&lt; I2C_SR2_MSL_Pos)          </span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 3902</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL                         I2C_SR2_MSL_Msk                    </span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9b4a60a8e919cfe14e222976859b1cd"> 3903</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Pos                    (1U)                               </span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110"> 3904</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Msk                    (0x1U &lt;&lt; I2C_SR2_BUSY_Pos)         </span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 3905</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY                        I2C_SR2_BUSY_Msk                   </span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e4b3f7e5bff2ea65eefeadbc0a2e2a"> 3906</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Pos                     (2U)                               </span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e"> 3907</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Msk                     (0x1U &lt;&lt; I2C_SR2_TRA_Pos)          </span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 3908</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA                         I2C_SR2_TRA_Msk                    </span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26e3032167b56ec310c7b81945dc76a4"> 3909</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Pos                 (4U)                               </span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383"> 3910</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Msk                 (0x1U &lt;&lt; I2C_SR2_GENCALL_Pos)      </span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 3911</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL                     I2C_SR2_GENCALL_Msk                </span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4be26fe6702a976b50628c3df1b352c"> 3912</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Pos              (5U)                               </span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26"> 3913</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Msk              (0x1U &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)   </span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 3914</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT                  I2C_SR2_SMBDEFAULT_Msk             </span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3da82932b239f193ac2f57f87c3b1f0"> 3915</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Pos                 (6U)                               </span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d"> 3916</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Msk                 (0x1U &lt;&lt; I2C_SR2_SMBHOST_Pos)      </span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 3917</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST                     I2C_SR2_SMBHOST_Msk                </span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546ae463133d2c719996689e24e61e1f"> 3918</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Pos                   (7U)                               </span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30"> 3919</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Msk                   (0x1U &lt;&lt; I2C_SR2_DUALF_Pos)        </span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 3920</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF                       I2C_SR2_DUALF_Msk                  </span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga332f5e12ed830e7d99b241549220a3c0"> 3921</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Pos                     (8U)                               </span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88"> 3922</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Msk                     (0xFFU &lt;&lt; I2C_SR2_PEC_Pos)         </span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 3923</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC                         I2C_SR2_PEC_Msk                    </span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908f5b1edffdedba90f8bbb141eedb8a"> 3926</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Pos                     (0U)                               </span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b"> 3927</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Msk                     (0xFFFU &lt;&lt; I2C_CCR_CCR_Pos)        </span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 3928</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR                         I2C_CCR_CCR_Msk                    </span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga152abc0c5a01abf887e702cbc9fe4f49"> 3929</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Pos                    (14U)                              </span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6"> 3930</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Msk                    (0x1U &lt;&lt; I2C_CCR_DUTY_Pos)         </span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 3931</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY                        I2C_CCR_DUTY_Msk                   </span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017a81aea2e87d24a49e078079d72313"> 3932</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS_Pos                      (15U)                              </span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e"> 3933</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS_Msk                      (0x1U &lt;&lt; I2C_CCR_FS_Pos)           </span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 3934</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS                          I2C_CCR_FS_Msk                     </span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb08ecb9599f81e5112a25142cb0e98f"> 3937</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Pos                 (0U)                               </span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe"> 3938</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Msk                 (0x3FU &lt;&lt; I2C_TRISE_TRISE_Pos)     </span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 3939</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE                     I2C_TRISE_TRISE_Msk                </span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c"> 3948</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Pos                     (0U)                               </span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 3949</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Msk                     (0xFFFFU &lt;&lt; IWDG_KR_KEY_Pos)       </span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 3950</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY                         IWDG_KR_KEY_Msk                    </span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7"> 3953</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Pos                      (0U)                               </span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 3954</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Msk                      (0x7U &lt;&lt; IWDG_PR_PR_Pos)           </span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 3955</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR                          IWDG_PR_PR_Msk                     </span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 3956</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_0                        (0x1U &lt;&lt; IWDG_PR_PR_Pos)           </span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 3957</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_1                        (0x2U &lt;&lt; IWDG_PR_PR_Pos)           </span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 3958</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_2                        (0x4U &lt;&lt; IWDG_PR_PR_Pos)           </span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618"> 3961</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Pos                     (0U)                               </span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 3962</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Msk                     (0xFFFU &lt;&lt; IWDG_RLR_RL_Pos)        </span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 3963</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL                         IWDG_RLR_RL_Msk                    </span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1"> 3966</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Pos                     (0U)                               </span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 3967</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Msk                     (0x1U &lt;&lt; IWDG_SR_PVU_Pos)          </span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 3968</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU                         IWDG_SR_PVU_Msk                    </span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec"> 3969</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Pos                     (1U)                               </span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 3970</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Msk                     (0x1U &lt;&lt; IWDG_SR_RVU_Pos)          </span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 3971</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU                         IWDG_SR_RVU_Msk                    </span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">/*                          LCD Controller (LCD)                              */</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="comment">/*******************  Bit definition for LCD_CR register  *********************/</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac863cf1793d11a47addffad9920c86cd"> 3980</a></span>&#160;<span class="preprocessor">#define LCD_CR_LCDEN_Pos           (0U)                                        </span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af2ae391a32e6106f7a73d24e83dd52"> 3981</a></span>&#160;<span class="preprocessor">#define LCD_CR_LCDEN_Msk           (0x1U &lt;&lt; LCD_CR_LCDEN_Pos)                  </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61abf5d141101dd94334064b4f2d78ed"> 3982</a></span>&#160;<span class="preprocessor">#define LCD_CR_LCDEN               LCD_CR_LCDEN_Msk                            </span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fc34df7e7661a72623295818aa276c"> 3983</a></span>&#160;<span class="preprocessor">#define LCD_CR_VSEL_Pos            (1U)                                        </span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f07b7c0ec40b9869908612871824725"> 3984</a></span>&#160;<span class="preprocessor">#define LCD_CR_VSEL_Msk            (0x1U &lt;&lt; LCD_CR_VSEL_Pos)                   </span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1"> 3985</a></span>&#160;<span class="preprocessor">#define LCD_CR_VSEL                LCD_CR_VSEL_Msk                             </span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53fc6e1a630764aac07ba8ef3acf8c58"> 3987</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_Pos            (2U)                                        </span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69ed1b16780d0f80ba8510be8ad41f35"> 3988</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_Msk            (0x7U &lt;&lt; LCD_CR_DUTY_Pos)                   </span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794"> 3989</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY                LCD_CR_DUTY_Msk                             </span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11d4d20862251ad5031f83abeff1822d"> 3990</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_0              (0x1U &lt;&lt; LCD_CR_DUTY_Pos)                   </span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba"> 3991</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_1              (0x2U &lt;&lt; LCD_CR_DUTY_Pos)                   </span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf838a811aba1e1d7c85beef3ca1075da"> 3992</a></span>&#160;<span class="preprocessor">#define LCD_CR_DUTY_2              (0x4U &lt;&lt; LCD_CR_DUTY_Pos)                   </span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719b32c4f7119337e5f3c48c68f294db"> 3994</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS_Pos            (5U)                                        </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d0aadb3b0b74e6dac13148b634e42d"> 3995</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS_Msk            (0x3U &lt;&lt; LCD_CR_BIAS_Pos)                   </span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5"> 3996</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS                LCD_CR_BIAS_Msk                             </span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c"> 3997</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS_0              (0x1U &lt;&lt; LCD_CR_BIAS_Pos)                   </span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75"> 3998</a></span>&#160;<span class="preprocessor">#define LCD_CR_BIAS_1              (0x2U &lt;&lt; LCD_CR_BIAS_Pos)                   </span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f77c35af87286d48e9b26380b5d799"> 4000</a></span>&#160;<span class="preprocessor">#define LCD_CR_MUX_SEG_Pos         (7U)                                        </span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00aac8c1e10e42e322c38aeb0d58f11e"> 4001</a></span>&#160;<span class="preprocessor">#define LCD_CR_MUX_SEG_Msk         (0x1U &lt;&lt; LCD_CR_MUX_SEG_Pos)                </span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0"> 4002</a></span>&#160;<span class="preprocessor">#define LCD_CR_MUX_SEG             LCD_CR_MUX_SEG_Msk                          </span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_FCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57232f7f4eb17d68de37daeefea6fc7a"> 4005</a></span>&#160;<span class="preprocessor">#define LCD_FCR_HD_Pos             (0U)                                        </span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa60caae4d2486c7c541386db6c4fd664"> 4006</a></span>&#160;<span class="preprocessor">#define LCD_FCR_HD_Msk             (0x1U &lt;&lt; LCD_FCR_HD_Pos)                    </span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd"> 4007</a></span>&#160;<span class="preprocessor">#define LCD_FCR_HD                 LCD_FCR_HD_Msk                              </span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b8bacdac4a32233bf2cda0b817a6dd"> 4008</a></span>&#160;<span class="preprocessor">#define LCD_FCR_SOFIE_Pos          (1U)                                        </span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8998f460920b85637d62c4fd1b5d33e"> 4009</a></span>&#160;<span class="preprocessor">#define LCD_FCR_SOFIE_Msk          (0x1U &lt;&lt; LCD_FCR_SOFIE_Pos)                 </span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf"> 4010</a></span>&#160;<span class="preprocessor">#define LCD_FCR_SOFIE              LCD_FCR_SOFIE_Msk                           </span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e6e15572ff59ca0c1c016985fa83693"> 4011</a></span>&#160;<span class="preprocessor">#define LCD_FCR_UDDIE_Pos          (3U)                                        </span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f0d83b37471d845c62e5dc105a0890"> 4012</a></span>&#160;<span class="preprocessor">#define LCD_FCR_UDDIE_Msk          (0x1U &lt;&lt; LCD_FCR_UDDIE_Pos)                 </span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d"> 4013</a></span>&#160;<span class="preprocessor">#define LCD_FCR_UDDIE              LCD_FCR_UDDIE_Msk                           </span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf843353a5026c238565c80caa455e857"> 4015</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON_Pos            (4U)                                        </span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac94043398f059f197d619cc5ff3e0220"> 4016</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON_Msk            (0x7U &lt;&lt; LCD_FCR_PON_Pos)                   </span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e"> 4017</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON                LCD_FCR_PON_Msk                             </span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116"> 4018</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON_0              (0x1U &lt;&lt; LCD_FCR_PON_Pos)                   </span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4b9748e9b5d5fbed815703263cea68"> 4019</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON_1              (0x2U &lt;&lt; LCD_FCR_PON_Pos)                   </span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5"> 4020</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PON_2              (0x4U &lt;&lt; LCD_FCR_PON_Pos)                   </span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449251ed94f60e3c9f874b7dd7be08aa"> 4022</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_Pos           (7U)                                        </span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd04501758526002cc2fad44ddf9a85"> 4023</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_Msk           (0x7U &lt;&lt; LCD_FCR_DEAD_Pos)                  </span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61"> 4024</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD               LCD_FCR_DEAD_Msk                            </span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38"> 4025</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_0             (0x1U &lt;&lt; LCD_FCR_DEAD_Pos)                  </span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6"> 4026</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_1             (0x2U &lt;&lt; LCD_FCR_DEAD_Pos)                  </span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8"> 4027</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DEAD_2             (0x4U &lt;&lt; LCD_FCR_DEAD_Pos)                  </span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6483fe7a1d14a8146c966e4b3b9da18c"> 4029</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_Pos             (10U)                                       </span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148d8e2502cec7ddd7fef261c61584ae"> 4030</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_Msk             (0x7U &lt;&lt; LCD_FCR_CC_Pos)                    </span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109"> 4031</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC                 LCD_FCR_CC_Msk                              </span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e"> 4032</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_0               (0x1U &lt;&lt; LCD_FCR_CC_Pos)                    </span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga287da2fa10a3d67624d6ded92093bf01"> 4033</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_1               (0x2U &lt;&lt; LCD_FCR_CC_Pos)                    </span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837"> 4034</a></span>&#160;<span class="preprocessor">#define LCD_FCR_CC_2               (0x4U &lt;&lt; LCD_FCR_CC_Pos)                    </span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd241ff344e4069e70e02ef02424e259"> 4036</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_Pos         (13U)                                       </span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20116fcfe0a15724c25e76ca0eaa4aa2"> 4037</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_Msk         (0x7U &lt;&lt; LCD_FCR_BLINKF_Pos)                </span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502"> 4038</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF             LCD_FCR_BLINKF_Msk                          </span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e"> 4039</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_0           (0x1U &lt;&lt; LCD_FCR_BLINKF_Pos)                </span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e"> 4040</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_1           (0x2U &lt;&lt; LCD_FCR_BLINKF_Pos)                </span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391"> 4041</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINKF_2           (0x4U &lt;&lt; LCD_FCR_BLINKF_Pos)                </span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d51f442e956aab7e848752770eab9a"> 4043</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK_Pos          (16U)                                       </span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bfff7448a7d577afe1d05203dccfaf"> 4044</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK_Msk          (0x3U &lt;&lt; LCD_FCR_BLINK_Pos)                 </span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9"> 4045</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK              LCD_FCR_BLINK_Msk                           </span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f"> 4046</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK_0            (0x1U &lt;&lt; LCD_FCR_BLINK_Pos)                 </span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de"> 4047</a></span>&#160;<span class="preprocessor">#define LCD_FCR_BLINK_1            (0x2U &lt;&lt; LCD_FCR_BLINK_Pos)                 </span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb7704565ff7c8dea4646c5b2d19d6a"> 4049</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DIV_Pos            (18U)                                       </span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e922a8476dd1f8729006da4607e8c1c"> 4050</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DIV_Msk            (0xFU &lt;&lt; LCD_FCR_DIV_Pos)                   </span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064"> 4051</a></span>&#160;<span class="preprocessor">#define LCD_FCR_DIV                LCD_FCR_DIV_Msk                             </span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cff5d5cf510fdbade75bfa9f51eff67"> 4052</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PS_Pos             (22U)                                       </span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2899710c3e07f288959b5777212561a5"> 4053</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PS_Msk             (0xFU &lt;&lt; LCD_FCR_PS_Pos)                    </span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f"> 4054</a></span>&#160;<span class="preprocessor">#define LCD_FCR_PS                 LCD_FCR_PS_Msk                              </span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_SR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8863e4ab97254f5f1c762e71fe80583f"> 4057</a></span>&#160;<span class="preprocessor">#define LCD_SR_ENS_Pos             (0U)                                        </span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f6537173c9ab9f3af17160c687cd49"> 4058</a></span>&#160;<span class="preprocessor">#define LCD_SR_ENS_Msk             (0x1U &lt;&lt; LCD_SR_ENS_Pos)                    </span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7"> 4059</a></span>&#160;<span class="preprocessor">#define LCD_SR_ENS                 LCD_SR_ENS_Msk                              </span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49990ad0eee3c2a7cd3e12d24f15a4d"> 4060</a></span>&#160;<span class="preprocessor">#define LCD_SR_SOF_Pos             (1U)                                        </span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e683a36d941c0b089dc011992aecde"> 4061</a></span>&#160;<span class="preprocessor">#define LCD_SR_SOF_Msk             (0x1U &lt;&lt; LCD_SR_SOF_Pos)                    </span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e"> 4062</a></span>&#160;<span class="preprocessor">#define LCD_SR_SOF                 LCD_SR_SOF_Msk                              </span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa9733d229899208ed41a17de0c49602"> 4063</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDR_Pos             (2U)                                        </span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ef495a94f446c3b96d950fb722816a"> 4064</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDR_Msk             (0x1U &lt;&lt; LCD_SR_UDR_Pos)                    </span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317"> 4065</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDR                 LCD_SR_UDR_Msk                              </span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8dc7135ba35cdb11cb0b144a1b57ef4"> 4066</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDD_Pos             (3U)                                        </span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661fb7bee4e9a51cd4e67c23b3a0a623"> 4067</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDD_Msk             (0x1U &lt;&lt; LCD_SR_UDD_Pos)                    </span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabee96fbee4ff2e98bf625b80b6ab010c"> 4068</a></span>&#160;<span class="preprocessor">#define LCD_SR_UDD                 LCD_SR_UDD_Msk                              </span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dcfc00df6c718f5e1ed56d196316c02"> 4069</a></span>&#160;<span class="preprocessor">#define LCD_SR_RDY_Pos             (4U)                                        </span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ca39e5e459804916e9d854616a7972"> 4070</a></span>&#160;<span class="preprocessor">#define LCD_SR_RDY_Msk             (0x1U &lt;&lt; LCD_SR_RDY_Pos)                    </span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9"> 4071</a></span>&#160;<span class="preprocessor">#define LCD_SR_RDY                 LCD_SR_RDY_Msk                              </span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4a416361ec6b0fbe91cd07f775746e"> 4072</a></span>&#160;<span class="preprocessor">#define LCD_SR_FCRSR_Pos           (5U)                                        </span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e716cb7d8b8cbe9b0f908cc1419f3d"> 4073</a></span>&#160;<span class="preprocessor">#define LCD_SR_FCRSR_Msk           (0x1U &lt;&lt; LCD_SR_FCRSR_Pos)                  </span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90"> 4074</a></span>&#160;<span class="preprocessor">#define LCD_SR_FCRSR               LCD_SR_FCRSR_Msk                            </span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_CLR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac2c46167a32e78790cf48b1beedce1a"> 4077</a></span>&#160;<span class="preprocessor">#define LCD_CLR_SOFC_Pos           (1U)                                        </span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5b1d95f030caac584aefb221303e2b4"> 4078</a></span>&#160;<span class="preprocessor">#define LCD_CLR_SOFC_Msk           (0x1U &lt;&lt; LCD_CLR_SOFC_Pos)                  </span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90"> 4079</a></span>&#160;<span class="preprocessor">#define LCD_CLR_SOFC               LCD_CLR_SOFC_Msk                            </span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace60bfa025c8419885643e886a53621b"> 4080</a></span>&#160;<span class="preprocessor">#define LCD_CLR_UDDC_Pos           (3U)                                        </span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d414792d400eb27fd4c30b4fb9f394"> 4081</a></span>&#160;<span class="preprocessor">#define LCD_CLR_UDDC_Msk           (0x1U &lt;&lt; LCD_CLR_UDDC_Pos)                  </span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"> 4082</a></span>&#160;<span class="preprocessor">#define LCD_CLR_UDDC               LCD_CLR_UDDC_Msk                            </span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for LCD_RAM register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077ae9c7f92b097bfe1a1d77a0856233"> 4085</a></span>&#160;<span class="preprocessor">#define LCD_RAM_SEGMENT_DATA_Pos   (0U)                                        </span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34511e69a9a097a868533514e988e073"> 4086</a></span>&#160;<span class="preprocessor">#define LCD_RAM_SEGMENT_DATA_Msk   (0xFFFFFFFFU &lt;&lt; LCD_RAM_SEGMENT_DATA_Pos)   </span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca"> 4087</a></span>&#160;<span class="preprocessor">#define LCD_RAM_SEGMENT_DATA       LCD_RAM_SEGMENT_DATA_Msk                    </span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="comment">/*                          Power Control (PWR)                               */</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;</div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065"> 4095</a></span>&#160;<span class="preprocessor">#define PWR_PVD_SUPPORT                       </span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0"> 4098</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPSDSR_Pos                   (0U)                               </span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d"> 4099</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPSDSR_Msk                   (0x1U &lt;&lt; PWR_CR_LPSDSR_Pos)        </span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79"> 4100</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPSDSR                       PWR_CR_LPSDSR_Msk                  </span></div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e"> 4101</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Pos                     (1U)                               </span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05"> 4102</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Msk                     (0x1U &lt;&lt; PWR_CR_PDDS_Pos)          </span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 4103</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS                         PWR_CR_PDDS_Msk                    </span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f"> 4104</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Pos                     (2U)                               </span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a"> 4105</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Msk                     (0x1U &lt;&lt; PWR_CR_CWUF_Pos)          </span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 4106</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF                         PWR_CR_CWUF_Msk                    </span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09"> 4107</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Pos                     (3U)                               </span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912"> 4108</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Msk                     (0x1U &lt;&lt; PWR_CR_CSBF_Pos)          </span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 4109</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF                         PWR_CR_CSBF_Msk                    </span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3"> 4110</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Pos                     (4U)                               </span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad"> 4111</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Msk                     (0x1U &lt;&lt; PWR_CR_PVDE_Pos)          </span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 4112</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE                         PWR_CR_PVDE_Msk                    </span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef"> 4114</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Pos                      (5U)                               </span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7"> 4115</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Msk                      (0x7U &lt;&lt; PWR_CR_PLS_Pos)           </span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 4116</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS                          PWR_CR_PLS_Msk                     </span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 4117</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_0                        (0x1U &lt;&lt; PWR_CR_PLS_Pos)           </span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 4118</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_1                        (0x2U &lt;&lt; PWR_CR_PLS_Pos)           </span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 4119</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2                        (0x4U &lt;&lt; PWR_CR_PLS_Pos)           </span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 4122</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV0                     (0x00000000U)                      </span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 4123</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV1                     (0x00000020U)                      </span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 4124</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV2                     (0x00000040U)                      </span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 4125</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV3                     (0x00000060U)                      </span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 4126</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV4                     (0x00000080U)                      </span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 4127</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV5                     (0x000000A0U)                      </span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 4128</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV6                     (0x000000C0U)                      </span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 4129</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV7                     (0x000000E0U)                      </span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e"> 4131</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Pos                      (8U)                               </span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8"> 4132</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Msk                      (0x1U &lt;&lt; PWR_CR_DBP_Pos)           </span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 4133</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP                          PWR_CR_DBP_Msk                     </span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a"> 4134</a></span>&#160;<span class="preprocessor">#define PWR_CR_ULP_Pos                      (9U)                               </span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d"> 4135</a></span>&#160;<span class="preprocessor">#define PWR_CR_ULP_Msk                      (0x1U &lt;&lt; PWR_CR_ULP_Pos)           </span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03"> 4136</a></span>&#160;<span class="preprocessor">#define PWR_CR_ULP                          PWR_CR_ULP_Msk                     </span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4"> 4137</a></span>&#160;<span class="preprocessor">#define PWR_CR_FWU_Pos                      (10U)                              </span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde"> 4138</a></span>&#160;<span class="preprocessor">#define PWR_CR_FWU_Msk                      (0x1U &lt;&lt; PWR_CR_FWU_Pos)           </span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8"> 4139</a></span>&#160;<span class="preprocessor">#define PWR_CR_FWU                          PWR_CR_FWU_Msk                     </span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28"> 4141</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_Pos                      (11U)                              </span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a"> 4142</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_Msk                      (0x3U &lt;&lt; PWR_CR_VOS_Pos)           </span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 4143</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS                          PWR_CR_VOS_Msk                     </span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 4144</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_0                        (0x1U &lt;&lt; PWR_CR_VOS_Pos)           </span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 4145</a></span>&#160;<span class="preprocessor">#define PWR_CR_VOS_1                        (0x2U &lt;&lt; PWR_CR_VOS_Pos)           </span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921"> 4146</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPRUN_Pos                    (14U)                              </span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de"> 4147</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPRUN_Msk                    (0x1U &lt;&lt; PWR_CR_LPRUN_Pos)         </span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad"> 4148</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPRUN                        PWR_CR_LPRUN_Msk                   </span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305"> 4151</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Pos                     (0U)                               </span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24"> 4152</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Msk                     (0x1U &lt;&lt; PWR_CSR_WUF_Pos)          </span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 4153</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF                         PWR_CSR_WUF_Msk                    </span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f"> 4154</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Pos                     (1U)                               </span></div><div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783"> 4155</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Msk                     (0x1U &lt;&lt; PWR_CSR_SBF_Pos)          </span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 4156</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF                         PWR_CSR_SBF_Msk                    </span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532"> 4157</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Pos                    (2U)                               </span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548"> 4158</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Msk                    (0x1U &lt;&lt; PWR_CSR_PVDO_Pos)         </span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 4159</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO                        PWR_CSR_PVDO_Msk                   </span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629"> 4160</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VREFINTRDYF_Pos             (3U)                               </span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca"> 4161</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VREFINTRDYF_Msk             (0x1U &lt;&lt; PWR_CSR_VREFINTRDYF_Pos)  </span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba"> 4162</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VREFINTRDYF                 PWR_CSR_VREFINTRDYF_Msk            </span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607"> 4163</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VOSF_Pos                    (4U)                               </span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3"> 4164</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VOSF_Msk                    (0x1U &lt;&lt; PWR_CSR_VOSF_Pos)         </span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1"> 4165</a></span>&#160;<span class="preprocessor">#define PWR_CSR_VOSF                        PWR_CSR_VOSF_Msk                   </span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f"> 4166</a></span>&#160;<span class="preprocessor">#define PWR_CSR_REGLPF_Pos                  (5U)                               </span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f"> 4167</a></span>&#160;<span class="preprocessor">#define PWR_CSR_REGLPF_Msk                  (0x1U &lt;&lt; PWR_CSR_REGLPF_Pos)       </span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7"> 4168</a></span>&#160;<span class="preprocessor">#define PWR_CSR_REGLPF                      PWR_CSR_REGLPF_Msk                 </span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c"> 4170</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Pos                   (8U)                               </span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7"> 4171</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Msk                   (0x1U &lt;&lt; PWR_CSR_EWUP1_Pos)        </span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 4172</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1                       PWR_CSR_EWUP1_Msk                  </span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4"> 4173</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Pos                   (9U)                               </span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364"> 4174</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Msk                   (0x1U &lt;&lt; PWR_CSR_EWUP2_Pos)        </span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc"> 4175</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2                       PWR_CSR_EWUP2_Msk                  </span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d"> 4176</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3_Pos                   (10U)                              </span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8"> 4177</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3_Msk                   (0x1U &lt;&lt; PWR_CSR_EWUP3_Pos)        </span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3"> 4178</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP3                       PWR_CSR_EWUP3_Msk                  </span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="comment">/*                      Reset and Clock Control (RCC)                         */</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fb1e7601313ce465bab2ab4f8c1fb7"> 4188</a></span>&#160;<span class="preprocessor">#define RCC_LSECSS_SUPPORT          </span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585"> 4191</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Pos                    (0U)                               </span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 4192</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Msk                    (0x1U &lt;&lt; RCC_CR_HSION_Pos)         </span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 4193</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION                        RCC_CR_HSION_Msk                   </span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9"> 4194</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Pos                   (1U)                               </span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 4195</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Msk                   (0x1U &lt;&lt; RCC_CR_HSIRDY_Pos)        </span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 4196</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                       RCC_CR_HSIRDY_Msk                  </span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ddab7700ab98b4fcd0d8891d9b1a958"> 4198</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSION_Pos                    (8U)                               </span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29"> 4199</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSION_Msk                    (0x1U &lt;&lt; RCC_CR_MSION_Pos)         </span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795"> 4200</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSION                        RCC_CR_MSION_Msk                   </span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91dcc46b1b10474b456e92d6f3fd511f"> 4201</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRDY_Pos                   (9U)                               </span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162"> 4202</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRDY_Msk                   (0x1U &lt;&lt; RCC_CR_MSIRDY_Pos)        </span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07"> 4203</a></span>&#160;<span class="preprocessor">#define RCC_CR_MSIRDY                       RCC_CR_MSIRDY_Msk                  </span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a"> 4205</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Pos                    (16U)                              </span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 4206</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Msk                    (0x1U &lt;&lt; RCC_CR_HSEON_Pos)         </span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 4207</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                        RCC_CR_HSEON_Msk                   </span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285"> 4208</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Pos                   (17U)                              </span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 4209</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Msk                   (0x1U &lt;&lt; RCC_CR_HSERDY_Pos)        </span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 4210</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                       RCC_CR_HSERDY_Msk                  </span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9"> 4211</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Pos                   (18U)                              </span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 4212</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Msk                   (0x1U &lt;&lt; RCC_CR_HSEBYP_Pos)        </span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 4213</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                       RCC_CR_HSEBYP_Msk                  </span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3"> 4215</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Pos                    (24U)                              </span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 4216</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Msk                    (0x1U &lt;&lt; RCC_CR_PLLON_Pos)         </span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 4217</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                        RCC_CR_PLLON_Msk                   </span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4"> 4218</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Pos                   (25U)                              </span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 4219</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Msk                   (0x1U &lt;&lt; RCC_CR_PLLRDY_Pos)        </span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 4220</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                       RCC_CR_PLLRDY_Msk                  </span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa"> 4221</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Pos                    (28U)                              </span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 4222</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Msk                    (0x1U &lt;&lt; RCC_CR_CSSON_Pos)         </span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 4223</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                        RCC_CR_CSSON_Msk                   </span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefce08adf8a2817e6d04bf035d90436e"> 4225</a></span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE_Pos                   (29U)                              </span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e0c26131c2045a2e7b21ce43dd2874"> 4226</a></span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE_Msk                   (0x3U &lt;&lt; RCC_CR_RTCPRE_Pos)        </span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3"> 4227</a></span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE                       RCC_CR_RTCPRE_Msk                  </span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff"> 4228</a></span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE_0                     (0x20000000U)                      </span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829"> 4229</a></span>&#160;<span class="preprocessor">#define RCC_CR_RTCPRE_1                     (0x40000000U)                      </span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_ICSCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92"> 4232</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSICAL_Pos                (0U)                               </span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef"> 4233</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSICAL_Msk                (0xFFU &lt;&lt; RCC_ICSCR_HSICAL_Pos)    </span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b"> 4234</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSICAL                    RCC_ICSCR_HSICAL_Msk               </span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330"> 4235</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM_Pos               (8U)                               </span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa"> 4236</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM_Msk               (0x1FU &lt;&lt; RCC_ICSCR_HSITRIM_Pos)   </span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804"> 4237</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_HSITRIM                   RCC_ICSCR_HSITRIM_Msk              </span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7"> 4239</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_Pos              (13U)                              </span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0cb1af34264f5f7aedd18e692a7bb1"> 4240</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_Msk              (0x7U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)   </span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232"> 4241</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE                  RCC_ICSCR_MSIRANGE_Msk             </span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93"> 4242</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_0                (0x0U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)   </span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8"> 4243</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_1                (0x1U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)   </span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d"> 4244</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_2                (0x2U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)   </span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920"> 4245</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_3                (0x3U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)   </span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7"> 4246</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_4                (0x4U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)   </span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786"> 4247</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_5                (0x5U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)   </span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea"> 4248</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSIRANGE_6                (0x6U &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)   </span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660"> 4249</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSICAL_Pos                (16U)                              </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850"> 4250</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSICAL_Msk                (0xFFU &lt;&lt; RCC_ICSCR_MSICAL_Pos)    </span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c"> 4251</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSICAL                    RCC_ICSCR_MSICAL_Msk               </span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6"> 4252</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSITRIM_Pos               (24U)                              </span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60"> 4253</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSITRIM_Msk               (0xFFU &lt;&lt; RCC_ICSCR_MSITRIM_Pos)   </span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6"> 4254</a></span>&#160;<span class="preprocessor">#define RCC_ICSCR_MSITRIM                   RCC_ICSCR_MSITRIM_Msk              </span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 4257</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Pos                     (0U)                               </span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 4258</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Msk                     (0x3U &lt;&lt; RCC_CFGR_SW_Pos)          </span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 4259</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW                         RCC_CFGR_SW_Msk                    </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 4260</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_0                       (0x1U &lt;&lt; RCC_CFGR_SW_Pos)          </span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 4261</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_1                       (0x2U &lt;&lt; RCC_CFGR_SW_Pos)          </span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb"> 4264</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_MSI                     (0x00000000U)                      </span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 4265</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI                     (0x00000001U)                      </span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 4266</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                     (0x00000002U)                      </span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 4267</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL                     (0x00000003U)                      </span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d"> 4269</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Pos                    (2U)                               </span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 4270</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Msk                    (0x3U &lt;&lt; RCC_CFGR_SWS_Pos)         </span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 4271</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS                        RCC_CFGR_SWS_Msk                   </span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 4272</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_0                      (0x1U &lt;&lt; RCC_CFGR_SWS_Pos)         </span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 4273</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_1                      (0x2U &lt;&lt; RCC_CFGR_SWS_Pos)         </span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5"> 4276</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_MSI                    (0x00000000U)                      </span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 4277</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI                    (0x00000004U)                      </span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 4278</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                    (0x00000008U)                      </span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 4279</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL                    (0x0000000CU)                      </span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90"> 4281</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Pos                   (4U)                               </span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 4282</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Msk                   (0xFU &lt;&lt; RCC_CFGR_HPRE_Pos)        </span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 4283</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE                       RCC_CFGR_HPRE_Msk                  </span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 4284</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_0                     (0x1U &lt;&lt; RCC_CFGR_HPRE_Pos)        </span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 4285</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_1                     (0x2U &lt;&lt; RCC_CFGR_HPRE_Pos)        </span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 4286</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_2                     (0x4U &lt;&lt; RCC_CFGR_HPRE_Pos)        </span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 4287</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_3                     (0x8U &lt;&lt; RCC_CFGR_HPRE_Pos)        </span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 4290</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                  (0x00000000U)                      </span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 4291</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                  (0x00000080U)                      </span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 4292</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                  (0x00000090U)                      </span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 4293</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                  (0x000000A0U)                      </span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 4294</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                 (0x000000B0U)                      </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 4295</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                 (0x000000C0U)                      </span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 4296</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128                (0x000000D0U)                      </span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 4297</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256                (0x000000E0U)                      </span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 4298</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512                (0x000000F0U)                      </span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca"> 4300</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                  (8U)                               </span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 4301</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                  (0x7U &lt;&lt; RCC_CFGR_PPRE1_Pos)       </span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 4302</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1                      RCC_CFGR_PPRE1_Msk                 </span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 4303</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_0                    (0x1U &lt;&lt; RCC_CFGR_PPRE1_Pos)       </span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 4304</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_1                    (0x2U &lt;&lt; RCC_CFGR_PPRE1_Pos)       </span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 4305</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_2                    (0x4U &lt;&lt; RCC_CFGR_PPRE1_Pos)       </span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 4308</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                 (0x00000000U)                      </span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 4309</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                 (0x00000400U)                      </span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 4310</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                 (0x00000500U)                      </span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 4311</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                 (0x00000600U)                      </span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 4312</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16                (0x00000700U)                      </span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6"> 4314</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                  (11U)                              </span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 4315</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                  (0x7U &lt;&lt; RCC_CFGR_PPRE2_Pos)       </span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 4316</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2                      RCC_CFGR_PPRE2_Msk                 </span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 4317</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_0                    (0x1U &lt;&lt; RCC_CFGR_PPRE2_Pos)       </span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 4318</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_1                    (0x2U &lt;&lt; RCC_CFGR_PPRE2_Pos)       </span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 4319</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_2                    (0x4U &lt;&lt; RCC_CFGR_PPRE2_Pos)       </span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 4322</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                 (0x00000000U)                      </span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 4323</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                 (0x00002000U)                      </span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 4324</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                 (0x00002800U)                      </span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 4325</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                 (0x00003000U)                      </span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 4326</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16                (0x00003800U)                      </span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614b938ddf23d16f9b51da1ef82175b4"> 4329</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Pos                 (16U)                              </span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b"> 4330</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Msk                 (0x1U &lt;&lt; RCC_CFGR_PLLSRC_Pos)      </span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 4331</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC                     RCC_CFGR_PLLSRC_Msk                </span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b"> 4333</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI                 (0x00000000U)                      </span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4"> 4334</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE                 (0x00010000U)                      </span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4"> 4338</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Pos                 (18U)                              </span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65"> 4339</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Msk                 (0xFU &lt;&lt; RCC_CFGR_PLLMUL_Pos)      </span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309"> 4340</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL                     RCC_CFGR_PLLMUL_Msk                </span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3"> 4341</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_0                   (0x1U &lt;&lt; RCC_CFGR_PLLMUL_Pos)      </span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393"> 4342</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_1                   (0x2U &lt;&lt; RCC_CFGR_PLLMUL_Pos)      </span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf"> 4343</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_2                   (0x4U &lt;&lt; RCC_CFGR_PLLMUL_Pos)      </span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a"> 4344</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_3                   (0x8U &lt;&lt; RCC_CFGR_PLLMUL_Pos)      </span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b"> 4347</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL3                    (0x00000000U)                      </span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae"> 4348</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL4                    (0x00040000U)                      </span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7"> 4349</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL6                    (0x00080000U)                      </span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16"> 4350</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL8                    (0x000C0000U)                      </span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392"> 4351</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL12                   (0x00100000U)                      </span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58"> 4352</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL16                   (0x00140000U)                      </span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675"> 4353</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL24                   (0x00180000U)                      </span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4"> 4354</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL32                   (0x001C0000U)                      </span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5"> 4355</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL48                   (0x00200000U)                      </span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadaae635c8c0b9140f485129a1017d5b"> 4358</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV_Pos                 (22U)                              </span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24417b7d705119dcaf6967d261fda12e"> 4359</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV_Msk                 (0x3U &lt;&lt; RCC_CFGR_PLLDIV_Pos)      </span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede"> 4360</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV                     RCC_CFGR_PLLDIV_Msk                </span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a"> 4361</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV_0                   (0x1U &lt;&lt; RCC_CFGR_PLLDIV_Pos)      </span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b"> 4362</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV_1                   (0x2U &lt;&lt; RCC_CFGR_PLLDIV_Pos)      </span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5669c495ac2762698d349448b22a2be5"> 4366</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV1                    (0x00000000U)                      </span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14e4af99f58964c91bb6430c79f34d44"> 4367</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV2_Pos                (22U)                              </span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9486a7a4b0fecc7896dbcf5a3c73a2b1"> 4368</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV2_Msk                (0x1U &lt;&lt; RCC_CFGR_PLLDIV2_Pos)     </span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0"> 4369</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV2                    RCC_CFGR_PLLDIV2_Msk               </span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5c01a442d688581361ee345f49ed7b"> 4370</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV3_Pos                (23U)                              </span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c17beff56e6296eba1e35f3724f232"> 4371</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV3_Msk                (0x1U &lt;&lt; RCC_CFGR_PLLDIV3_Pos)     </span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32"> 4372</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV3                    RCC_CFGR_PLLDIV3_Msk               </span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc039db5ef62ffb8eab688ac9e00ba47"> 4373</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV4_Pos                (22U)                              </span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ed48f6e0b7dcb208254e827809b3ca"> 4374</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV4_Msk                (0x3U &lt;&lt; RCC_CFGR_PLLDIV4_Pos)     </span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81"> 4375</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLDIV4                    RCC_CFGR_PLLDIV4_Msk               </span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7"> 4378</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_Pos                 (24U)                              </span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b"> 4379</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_Msk                 (0x7U &lt;&lt; RCC_CFGR_MCOSEL_Pos)      </span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd"> 4380</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL                     RCC_CFGR_MCOSEL_Msk                </span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9"> 4381</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_0                   (0x1U &lt;&lt; RCC_CFGR_MCOSEL_Pos)      </span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64"> 4382</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_1                   (0x2U &lt;&lt; RCC_CFGR_MCOSEL_Pos)      </span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84"> 4383</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_2                   (0x4U &lt;&lt; RCC_CFGR_MCOSEL_Pos)      </span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b"> 4386</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_NOCLOCK             (0x00000000U)                      </span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67aa9fdd14bbed1ab3c5ff1e4ef636ae"> 4387</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK_Pos          (24U)                              </span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47711944edbbfabbc5259a25ae78f04"> 4388</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK_Msk          (0x1U &lt;&lt; RCC_CFGR_MCOSEL_SYSCLK_Pos) </span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc"> 4389</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK              RCC_CFGR_MCOSEL_SYSCLK_Msk         </span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d647e249d92b8199ee97acfbdbf43"> 4390</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI_Pos             (25U)                              </span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f19f426f58ff16ca1b67cc9c6972564"> 4391</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI_Msk             (0x1U &lt;&lt; RCC_CFGR_MCOSEL_HSI_Pos)  </span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f"> 4392</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI                 RCC_CFGR_MCOSEL_HSI_Msk            </span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga604b9939e5d3c030743d3b4f4fa2ef7f"> 4393</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI_Pos             (24U)                              </span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8a072365eff757f2c0430e417dff1fc"> 4394</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI_Msk             (0x3U &lt;&lt; RCC_CFGR_MCOSEL_MSI_Pos)  </span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3721750ce7da3a4881b749aa5c758027"> 4395</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI                 RCC_CFGR_MCOSEL_MSI_Msk            </span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e316a45c40d261eead0f8b80eb2be81"> 4396</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE_Pos             (26U)                              </span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb0ada86d1d067ab83326d81a06fc5f"> 4397</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE_Msk             (0x1U &lt;&lt; RCC_CFGR_MCOSEL_HSE_Pos)  </span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1"> 4398</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE                 RCC_CFGR_MCOSEL_HSE_Msk            </span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3324fe5b6cdedb9f8d80716fa7c003"> 4399</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_Pos             (24U)                              </span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b4e20fc6df45f7574c5dd8e89a7a677"> 4400</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_Msk             (0x5U &lt;&lt; RCC_CFGR_MCOSEL_PLL_Pos)  </span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508ae161a77bb5497fe16c0197ea7e05"> 4401</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL                 RCC_CFGR_MCOSEL_PLL_Msk            </span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a9c4b99c96740c22b5204603bfaf3f"> 4402</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI_Pos             (25U)                              </span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4364598cbb73bfe89d301cf69fa80d88"> 4403</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI_Msk             (0x3U &lt;&lt; RCC_CFGR_MCOSEL_LSI_Pos)  </span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a"> 4404</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI                 RCC_CFGR_MCOSEL_LSI_Msk            </span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee108e70c059e8d9cf9f650ed2d1db5"> 4405</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE_Pos             (24U)                              </span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eeec18f57413f02ea765e2770075079"> 4406</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE_Msk             (0x7U &lt;&lt; RCC_CFGR_MCOSEL_LSE_Pos)  </span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c"> 4407</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE                 RCC_CFGR_MCOSEL_LSE_Msk            </span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"> 4409</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos                 (28U)                              </span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831"> 4410</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk                 (0x7U &lt;&lt; RCC_CFGR_MCOPRE_Pos)      </span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 4411</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE                     RCC_CFGR_MCOPRE_Msk                </span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9"> 4412</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_0                   (0x1U &lt;&lt; RCC_CFGR_MCOPRE_Pos)      </span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b"> 4413</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_1                   (0x2U &lt;&lt; RCC_CFGR_MCOPRE_Pos)      </span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246"> 4414</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_2                   (0x4U &lt;&lt; RCC_CFGR_MCOPRE_Pos)      </span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd"> 4417</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1                (0x00000000U)                      </span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659"> 4418</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2                (0x10000000U)                      </span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd"> 4419</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4                (0x20000000U)                      </span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4"> 4420</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8                (0x30000000U)                      </span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf"> 4421</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16               (0x40000000U)                      </span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy aliases */</span><span class="preprocessor"></span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8dc46f3c11cef325d28f49a62bc4ac6"> 4424</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_DIV1                  RCC_CFGR_MCOPRE_DIV1</span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5de45047037537d2dc34f99caba9d69e"> 4425</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_DIV2                  RCC_CFGR_MCOPRE_DIV2</span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0ff81e3f81e83e9250d3bb2934012e8"> 4426</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_DIV4                  RCC_CFGR_MCOPRE_DIV4</span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac99eea3f711a169fb64bd0ddaf99e5a"> 4427</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_DIV8                  RCC_CFGR_MCOPRE_DIV8</span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8da7d9083ad13d0a8b8e7d5e35d6346c"> 4428</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_DIV16                 RCC_CFGR_MCOPRE_DIV16</span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 4429</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_NOCLOCK               RCC_CFGR_MCOSEL_NOCLOCK</span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 4430</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_SYSCLK                RCC_CFGR_MCOSEL_SYSCLK</span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 4431</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_HSI                   RCC_CFGR_MCOSEL_HSI</span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"> 4432</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_MSI                   RCC_CFGR_MCOSEL_MSI</span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70"> 4433</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_HSE                   RCC_CFGR_MCOSEL_HSE</span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6"> 4434</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_PLL                   RCC_CFGR_MCOSEL_PLL</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a"> 4435</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_LSI                   RCC_CFGR_MCOSEL_LSI</span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd"> 4436</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_LSE                   RCC_CFGR_MCOSEL_LSE</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;</div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e24ddcd9380a97107db8d483fdd9cb2"> 4439</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos                 (0U)                               </span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091"> 4440</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk                 (0x1U &lt;&lt; RCC_CIR_LSIRDYF_Pos)      </span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 4441</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF                     RCC_CIR_LSIRDYF_Msk                </span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2be1b77680f922f877e6d1b56287f3"> 4442</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Pos                 (1U)                               </span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f"> 4443</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Msk                 (0x1U &lt;&lt; RCC_CIR_LSERDYF_Pos)      </span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 4444</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF                     RCC_CIR_LSERDYF_Msk                </span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8f2d94fb254c9a2fe2c9aadcef7e147"> 4445</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos                 (2U)                               </span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6"> 4446</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk                 (0x1U &lt;&lt; RCC_CIR_HSIRDYF_Pos)      </span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 4447</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF                     RCC_CIR_HSIRDYF_Msk                </span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a0fe34b1b1c44c6982a69fa082f6c0"> 4448</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Pos                 (3U)                               </span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e"> 4449</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Msk                 (0x1U &lt;&lt; RCC_CIR_HSERDYF_Pos)      </span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 4450</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF                     RCC_CIR_HSERDYF_Msk                </span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be890d102ccff40b4e370d575940af5"> 4451</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos                 (4U)                               </span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c"> 4452</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk                 (0x1U &lt;&lt; RCC_CIR_PLLRDYF_Pos)      </span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 4453</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF                     RCC_CIR_PLLRDYF_Msk                </span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7a17a32d4bb9774179f4a9b804231"> 4454</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYF_Pos                 (5U)                               </span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17c38119bd0224a898fff3fd19d88eb"> 4455</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYF_Msk                 (0x1U &lt;&lt; RCC_CIR_MSIRDYF_Pos)      </span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3730ae0a55c59ca7581ae1e8e8319663"> 4456</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYF                     RCC_CIR_MSIRDYF_Msk                </span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02eda959459a39ed5f47150fcd03e7a"> 4457</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSECSSF_Pos                 (6U)                               </span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51976f04cb198632dc18e3b0b4d6cf1b"> 4458</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSECSSF_Msk                 (0x1U &lt;&lt; RCC_CIR_LSECSSF_Pos)      </span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84414a22392ea3454741ac25f2d68773"> 4459</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSECSSF                     RCC_CIR_LSECSSF_Msk                </span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab82aae1efb70d76f85bcad7ec0632d4c"> 4460</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Pos                    (7U)                               </span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"> 4461</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Msk                    (0x1U &lt;&lt; RCC_CIR_CSSF_Pos)         </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 4462</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                        RCC_CIR_CSSF_Msk                   </span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c2d83db641a456df4a5f67582bff5"> 4464</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos                (8U)                               </span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a"> 4465</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk                (0x1U &lt;&lt; RCC_CIR_LSIRDYIE_Pos)     </span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 4466</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE                    RCC_CIR_LSIRDYIE_Msk               </span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eabf777f7d12a95038d5408cd9a3225"> 4467</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos                (9U)                               </span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822"> 4468</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk                (0x1U &lt;&lt; RCC_CIR_LSERDYIE_Pos)     </span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 4469</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE                    RCC_CIR_LSERDYIE_Msk               </span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc61d466aac29f7fbd88b0245d6cf8c1"> 4470</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos                (10U)                              </span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e"> 4471</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk                (0x1U &lt;&lt; RCC_CIR_HSIRDYIE_Pos)     </span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 4472</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE                    RCC_CIR_HSIRDYIE_Msk               </span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a258b8f9041e6a3e30a12f371e1e289"> 4473</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos                (11U)                              </span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9"> 4474</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk                (0x1U &lt;&lt; RCC_CIR_HSERDYIE_Pos)     </span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 4475</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE                    RCC_CIR_HSERDYIE_Msk               </span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f619655facb49336e0baf439ef130b"> 4476</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos                (12U)                              </span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5"> 4477</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk                (0x1U &lt;&lt; RCC_CIR_PLLRDYIE_Pos)     </span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 4478</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE                    RCC_CIR_PLLRDYIE_Msk               </span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga879a8acba5b528a6ada8acada66bdcd5"> 4479</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYIE_Pos                (13U)                              </span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e619137cad7ce0c340b9dd40c4497"> 4480</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYIE_Msk                (0x1U &lt;&lt; RCC_CIR_MSIRDYIE_Pos)     </span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8324959b84162dd8e6c3adb479986a3"> 4481</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYIE                    RCC_CIR_MSIRDYIE_Msk               </span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a99e6ca76fd5686ad069187b96d660a"> 4482</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSECSSIE_Pos                (14U)                              </span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ce739924252d4f060e121894c96474"> 4483</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSECSSIE_Msk                (0x1U &lt;&lt; RCC_CIR_LSECSSIE_Pos)     </span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1eab92132d47cb315a38d66c5cb806d"> 4484</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSECSSIE                    RCC_CIR_LSECSSIE_Msk               </span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1baeac3a2504113deb0a65d46d7314e2"> 4486</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos                 (16U)                              </span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9"> 4487</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk                 (0x1U &lt;&lt; RCC_CIR_LSIRDYC_Pos)      </span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 4488</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC                     RCC_CIR_LSIRDYC_Msk                </span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f106e06b78f78c5a520faa1b180de2e"> 4489</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Pos                 (17U)                              </span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426"> 4490</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Msk                 (0x1U &lt;&lt; RCC_CIR_LSERDYC_Pos)      </span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 4491</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC                     RCC_CIR_LSERDYC_Msk                </span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2ccc89ed1b4d16c5f2804c216c5adc3"> 4492</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos                 (18U)                              </span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a"> 4493</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk                 (0x1U &lt;&lt; RCC_CIR_HSIRDYC_Pos)      </span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 4494</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC                     RCC_CIR_HSIRDYC_Msk                </span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e713e2755ef1c9210e3b8c8f2c718e"> 4495</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Pos                 (19U)                              </span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713"> 4496</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Msk                 (0x1U &lt;&lt; RCC_CIR_HSERDYC_Pos)      </span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 4497</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC                     RCC_CIR_HSERDYC_Msk                </span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2884b24e49761690cfc68a9929c7b10d"> 4498</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos                 (20U)                              </span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1"> 4499</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk                 (0x1U &lt;&lt; RCC_CIR_PLLRDYC_Pos)      </span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 4500</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC                     RCC_CIR_PLLRDYC_Msk                </span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbf1e2288483746bb7800a614a78ea26"> 4501</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYC_Pos                 (21U)                              </span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d6cd1baa65c75c8b9bbe9c0dd823221"> 4502</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYC_Msk                 (0x1U &lt;&lt; RCC_CIR_MSIRDYC_Pos)      </span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd6bfe7da86191d3c531151727dcb58"> 4503</a></span>&#160;<span class="preprocessor">#define RCC_CIR_MSIRDYC                     RCC_CIR_MSIRDYC_Msk                </span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53626b32d9ac437451fec25f4a6fbe81"> 4504</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSECSSC_Pos                 (22U)                              </span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7e80071b84197047efb0f52522018fa"> 4505</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSECSSC_Msk                 (0x1U &lt;&lt; RCC_CIR_LSECSSC_Pos)      </span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1955e781a884122a3f426cf50485e38e"> 4506</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSECSSC                     RCC_CIR_LSECSSC_Msk                </span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c7cf29f8c4b46a59751e6fdc44f8153"> 4507</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Pos                    (23U)                              </span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e"> 4508</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Msk                    (0x1U &lt;&lt; RCC_CIR_CSSC_Pos)         </span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 4509</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                        RCC_CIR_CSSC_Msk                   </span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_AHBRSTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10eba1aeea6d30a53c097eee949aebb5"> 4512</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_Pos            (0U)                               </span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29"> 4513</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_Msk            (0x1U &lt;&lt; RCC_AHBRSTR_GPIOARST_Pos) </span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407"> 4514</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST                RCC_AHBRSTR_GPIOARST_Msk           </span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf596b5afbf3231dc636f023aa82ccaf3"> 4515</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_Pos            (1U)                               </span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88"> 4516</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_Msk            (0x1U &lt;&lt; RCC_AHBRSTR_GPIOBRST_Pos) </span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035"> 4517</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST                RCC_AHBRSTR_GPIOBRST_Msk           </span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c737fe7686ae5f5c6c4a6b4d629b5f"> 4518</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_Pos            (2U)                               </span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1"> 4519</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_Msk            (0x1U &lt;&lt; RCC_AHBRSTR_GPIOCRST_Pos) </span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa"> 4520</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST                RCC_AHBRSTR_GPIOCRST_Msk           </span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea74aa707f355af7406caa192c7a4924"> 4521</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_Pos            (3U)                               </span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe"> 4522</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_Msk            (0x1U &lt;&lt; RCC_AHBRSTR_GPIODRST_Pos) </span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77"> 4523</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST                RCC_AHBRSTR_GPIODRST_Msk           </span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9848ca2700410fe322b00cdcbde58d"> 4524</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOERST_Pos            (4U)                               </span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f79d6e64b60bf83eea1996a68e837d8"> 4525</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOERST_Msk            (0x1U &lt;&lt; RCC_AHBRSTR_GPIOERST_Pos) </span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611"> 4526</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOERST                RCC_AHBRSTR_GPIOERST_Msk           </span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87448a4d1747070144efd6994f88821d"> 4527</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOHRST_Pos            (5U)                               </span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8caf7e3e9e9e915bf2901e71b38d5c5c"> 4528</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOHRST_Msk            (0x1U &lt;&lt; RCC_AHBRSTR_GPIOHRST_Pos) </span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4641a35381254234afb284547689e43c"> 4529</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOHRST                RCC_AHBRSTR_GPIOHRST_Msk           </span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7749df3fb371491c604660733006e83"> 4530</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_Pos            (6U)                               </span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6"> 4531</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_Msk            (0x1U &lt;&lt; RCC_AHBRSTR_GPIOFRST_Pos) </span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86"> 4532</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST                RCC_AHBRSTR_GPIOFRST_Msk           </span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87dbea680cc1e370e502f26e431c7201"> 4533</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOGRST_Pos            (7U)                               </span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96e1d4b13a270b245907a73ec4dbfba5"> 4534</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOGRST_Msk            (0x1U &lt;&lt; RCC_AHBRSTR_GPIOGRST_Pos) </span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfdb99f798146b522d736f74f32b9693"> 4535</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOGRST                RCC_AHBRSTR_GPIOGRST_Msk           </span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4cf3cffb97606f4cede77caa849cf7"> 4536</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_CRCRST_Pos              (12U)                              </span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706"> 4537</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_CRCRST_Msk              (0x1U &lt;&lt; RCC_AHBRSTR_CRCRST_Pos)   </span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde"> 4538</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_CRCRST                  RCC_AHBRSTR_CRCRST_Msk             </span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1f1ac1ab216ddfafb70eb0c9625423"> 4539</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_FLITFRST_Pos            (15U)                              </span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63d8d5b313336d7132eecac9d9a5abc1"> 4540</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_FLITFRST_Msk            (0x1U &lt;&lt; RCC_AHBRSTR_FLITFRST_Pos) </span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14792d6944967d58822d13c720f83ee8"> 4541</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_FLITFRST                RCC_AHBRSTR_FLITFRST_Msk           </span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648f02c2e2112d42a051b4f9be1d1ffb"> 4542</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMA1RST_Pos             (24U)                              </span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace5daedc1c964a6d1e35789ce3c9bd60"> 4543</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMA1RST_Msk             (0x1U &lt;&lt; RCC_AHBRSTR_DMA1RST_Pos)  </span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c"> 4544</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMA1RST                 RCC_AHBRSTR_DMA1RST_Msk            </span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bcd4e0ec5dd37f70771fb7c5efe437"> 4545</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMA2RST_Pos             (25U)                              </span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b6da79e456394e8065fdc7d69eead12"> 4546</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMA2RST_Msk             (0x1U &lt;&lt; RCC_AHBRSTR_DMA2RST_Pos)  </span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1443b5b3b8808f0b619597431f4acfe7"> 4547</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_DMA2RST                 RCC_AHBRSTR_DMA2RST_Msk            </span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47"> 4550</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos          (0U)                               </span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 4551</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk          (0x1U &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos) </span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 4552</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST              RCC_APB2RSTR_SYSCFGRST_Msk         </span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed9b13161f4dbf0f960abe15c7f9f045"> 4553</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Pos            (2U)                               </span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2"> 4554</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Msk            (0x1U &lt;&lt; RCC_APB2RSTR_TIM9RST_Pos) </span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af"> 4555</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9RST                RCC_APB2RSTR_TIM9RST_Msk           </span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01379fcaf1119cd7a25cdf930fe10458"> 4556</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_Pos           (3U)                               </span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077ef7ed92b0241e49f2ecad1a8bd241"> 4557</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_Msk           (0x1U &lt;&lt; RCC_APB2RSTR_TIM10RST_Pos) </span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42"> 4558</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10RST               RCC_APB2RSTR_TIM10RST_Msk          </span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1b402b6082b891cf838cc69119b2a1"> 4559</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Pos           (4U)                               </span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3"> 4560</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Msk           (0x1U &lt;&lt; RCC_APB2RSTR_TIM11RST_Pos) </span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c"> 4561</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11RST               RCC_APB2RSTR_TIM11RST_Msk          </span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b6fe4bb1f6fd6f16a40d7cdb79d0f"> 4562</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST_Pos            (9U)                               </span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34292524fae537377642201a554849ac"> 4563</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST_Msk            (0x1U &lt;&lt; RCC_APB2RSTR_ADC1RST_Pos) </span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a"> 4564</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST                RCC_APB2RSTR_ADC1RST_Msk           </span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946"> 4565</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos            (12U)                              </span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 4566</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk            (0x1U &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos) </span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 4567</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                RCC_APB2RSTR_SPI1RST_Msk           </span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237"> 4568</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos          (14U)                              </span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 4569</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk          (0x1U &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 4570</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST              RCC_APB2RSTR_USART1RST_Msk         </span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c"> 4573</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Pos            (0U)                               </span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb"> 4574</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos) </span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 4575</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST                RCC_APB1RSTR_TIM2RST_Msk           </span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28531a8d644672fa950cce78175c3fc0"> 4576</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos            (1U)                               </span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1"> 4577</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos) </span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 4578</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST                RCC_APB1RSTR_TIM3RST_Msk           </span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfd941245012a7ff32409d3858a0c369"> 4579</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Pos            (2U)                               </span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e"> 4580</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_TIM4RST_Pos) </span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570"> 4581</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST                RCC_APB1RSTR_TIM4RST_Msk           </span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec5440469b072778617b76dd55faf23"> 4582</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Pos            (3U)                               </span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220"> 4583</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_TIM5RST_Pos) </span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552"> 4584</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST                RCC_APB1RSTR_TIM5RST_Msk           </span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8"> 4585</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Pos            (4U)                               </span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f"> 4586</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_TIM6RST_Pos) </span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 4587</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST                RCC_APB1RSTR_TIM6RST_Msk           </span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga033243ec3d5cdaa7030b8b38d39e9989"> 4588</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Pos            (5U)                               </span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748"> 4589</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_TIM7RST_Pos) </span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 4590</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST                RCC_APB1RSTR_TIM7RST_Msk           </span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff29fde4ed85162fd6fa168713da1e1e"> 4591</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LCDRST_Pos             (9U)                               </span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ec29b9decbee7ab40fb84a50e9cad7"> 4592</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LCDRST_Msk             (0x1U &lt;&lt; RCC_APB1RSTR_LCDRST_Pos)  </span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede"> 4593</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_LCDRST                 RCC_APB1RSTR_LCDRST_Msk            </span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69"> 4594</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos            (11U)                              </span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748"> 4595</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos) </span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 4596</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST                RCC_APB1RSTR_WWDGRST_Msk           </span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100"> 4597</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Pos            (14U)                              </span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54"> 4598</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos) </span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 4599</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST                RCC_APB1RSTR_SPI2RST_Msk           </span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9458442b1f7afb7bb8c858eceb8a7e22"> 4600</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Pos            (15U)                              </span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0566a08a6cbd33046ff893d7c3b7bf1"> 4601</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_SPI3RST_Pos) </span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b"> 4602</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST                RCC_APB1RSTR_SPI3RST_Msk           </span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119"> 4603</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos          (17U)                              </span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43"> 4604</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_USART2RST_Pos) </span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 4605</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST              RCC_APB1RSTR_USART2RST_Msk         </span></div><div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d88961277f1aaaaa0088ee671319522"> 4606</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Pos          (18U)                              </span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf"> 4607</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Msk          (0x1U &lt;&lt; RCC_APB1RSTR_USART3RST_Pos) </span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194"> 4608</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST              RCC_APB1RSTR_USART3RST_Msk         </span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff8420398d7b2ac7a1845643b0e2010b"> 4609</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST_Pos           (19U)                              </span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c84c3ac04f075c4571c4518e9dc6f5d"> 4610</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_UART4RST_Pos) </span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b"> 4611</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST               RCC_APB1RSTR_UART4RST_Msk          </span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddedfda3a5db9ea42104b43d23a64495"> 4612</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST_Pos           (20U)                              </span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aaecac95d9e201eb6a3ee127881381b"> 4613</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST_Msk           (0x1U &lt;&lt; RCC_APB1RSTR_UART5RST_Pos) </span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee"> 4614</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST               RCC_APB1RSTR_UART5RST_Msk          </span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882"> 4615</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos            (21U)                              </span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 4616</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos) </span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 4617</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST                RCC_APB1RSTR_I2C1RST_Msk           </span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f"> 4618</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Pos            (22U)                              </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3"> 4619</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos) </span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 4620</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST                RCC_APB1RSTR_I2C2RST_Msk           </span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a70f943d7814f47d040c48185d4d1d"> 4621</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST_Pos             (23U)                              </span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c"> 4622</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST_Msk             (0x1U &lt;&lt; RCC_APB1RSTR_USBRST_Pos)  </span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f"> 4623</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USBRST                 RCC_APB1RSTR_USBRST_Msk            </span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0"> 4624</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos             (28U)                              </span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a"> 4625</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk             (0x1U &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)  </span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 4626</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST                 RCC_APB1RSTR_PWRRST_Msk            </span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76"> 4627</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Pos             (29U)                              </span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995"> 4628</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Msk             (0x1U &lt;&lt; RCC_APB1RSTR_DACRST_Pos)  </span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 4629</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST                 RCC_APB1RSTR_DACRST_Msk            </span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6fd230a9aeef162c32c98d48177cfec"> 4630</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_COMPRST_Pos            (31U)                              </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad213e38d0815506ab85c8232e77ce8fa"> 4631</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_COMPRST_Msk            (0x1U &lt;&lt; RCC_APB1RSTR_COMPRST_Pos) </span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8895a90782d329bed4152b0bcf8266f7"> 4632</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_COMPRST                RCC_APB1RSTR_COMPRST_Msk           </span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f1120470ed7c8b9470d0806286d72e8"> 4635</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN_Pos              (0U)                               </span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb"> 4636</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN_Msk              (0x1U &lt;&lt; RCC_AHBENR_GPIOAEN_Pos)   </span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619"> 4637</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN                  RCC_AHBENR_GPIOAEN_Msk             </span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3601e9b03059b9017f8da90df5dc08ed"> 4638</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN_Pos              (1U)                               </span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d"> 4639</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN_Msk              (0x1U &lt;&lt; RCC_AHBENR_GPIOBEN_Pos)   </span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec"> 4640</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN                  RCC_AHBENR_GPIOBEN_Msk             </span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d032f5e4d2e8c46e3cedb1149e34aae"> 4641</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN_Pos              (2U)                               </span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d"> 4642</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN_Msk              (0x1U &lt;&lt; RCC_AHBENR_GPIOCEN_Pos)   </span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b"> 4643</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN                  RCC_AHBENR_GPIOCEN_Msk             </span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5516161e868084b5f27a96d3388db63"> 4644</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN_Pos              (3U)                               </span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5"> 4645</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN_Msk              (0x1U &lt;&lt; RCC_AHBENR_GPIODEN_Pos)   </span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890"> 4646</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN                  RCC_AHBENR_GPIODEN_Msk             </span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0807659acbcf70abbac96efdf6eb970"> 4647</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOEEN_Pos              (4U)                               </span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab19a312f151c921ce9bf420d99c96b9d"> 4648</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOEEN_Msk              (0x1U &lt;&lt; RCC_AHBENR_GPIOEEN_Pos)   </span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7"> 4649</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOEEN                  RCC_AHBENR_GPIOEEN_Msk             </span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005af92108c0096c7f92f283b5df3e37"> 4650</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOHEN_Pos              (5U)                               </span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e9722e6e6eae3e99689ddd042b0601"> 4651</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOHEN_Msk              (0x1U &lt;&lt; RCC_AHBENR_GPIOHEN_Pos)   </span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843"> 4652</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOHEN                  RCC_AHBENR_GPIOHEN_Msk             </span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab306027393eee6260bf3af1c67187e4c"> 4653</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN_Pos              (6U)                               </span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15"> 4654</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN_Msk              (0x1U &lt;&lt; RCC_AHBENR_GPIOFEN_Pos)   </span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39"> 4655</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN                  RCC_AHBENR_GPIOFEN_Msk             </span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ba752ee36f911c67a148f9deb14721b"> 4656</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOGEN_Pos              (7U)                               </span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12014c50e5880f73d2aba034a776cce6"> 4657</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOGEN_Msk              (0x1U &lt;&lt; RCC_AHBENR_GPIOGEN_Pos)   </span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e8871667788c394be6b1f1f6fc011c"> 4658</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOGEN                  RCC_AHBENR_GPIOGEN_Msk             </span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc"> 4659</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Pos                (12U)                              </span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0"> 4660</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Msk                (0x1U &lt;&lt; RCC_AHBENR_CRCEN_Pos)     </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 4661</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN                    RCC_AHBENR_CRCEN_Msk               </span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fdf0f8b26093f33bef5b5d8e828f7a7"> 4662</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Pos              (15U)                              </span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9"> 4663</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Msk              (0x1U &lt;&lt; RCC_AHBENR_FLITFEN_Pos)   </span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a"> 4664</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN                  RCC_AHBENR_FLITFEN_Msk             </span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN_Pos               (24U)                              </span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209a543465500a77de162d3695ddd800"> 4667</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN_Msk               (0x1U &lt;&lt; RCC_AHBENR_DMA1EN_Pos)    </span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7"> 4668</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN                   RCC_AHBENR_DMA1EN_Msk              </span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 4669</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA2EN_Pos               (25U)                              </span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47ca59473293825a0617f745eecd3be"> 4670</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA2EN_Msk               (0x1U &lt;&lt; RCC_AHBENR_DMA2EN_Pos)    </span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4933bbd71927f2e9f8e009fc160e5389"> 4671</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA2EN                   RCC_AHBENR_DMA2EN_Msk              </span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_APB2ENR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Pos            (0U)                               </span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554"> 4675</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Msk            (0x1U &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos) </span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5"> 4676</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN                RCC_APB2ENR_SYSCFGEN_Msk           </span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 4677</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Pos              (2U)                               </span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1023b40804156535a7fd0b0fd17da26"> 4678</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Msk              (0x1U &lt;&lt; RCC_APB2ENR_TIM9EN_Pos)   </span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2"> 4679</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM9EN                  RCC_APB2ENR_TIM9EN_Msk             </span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065"> 4680</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN_Pos             (3U)                               </span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga595f4318939fac8cef4cfb6a886a0811"> 4681</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_TIM10EN_Pos)  </span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539dc20498c8b8abdf208bd2b98a46c6"> 4682</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM10EN                 RCC_APB2ENR_TIM10EN_Msk            </span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055"> 4683</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Pos             (4U)                               </span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4175c4afc573a7bdd6fa19faaaf9f735"> 4684</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_TIM11EN_Pos)  </span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec"> 4685</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM11EN                 RCC_APB2ENR_TIM11EN_Msk            </span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188"> 4686</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Pos              (9U)                               </span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabad54999d05c830541de19027fb92c97"> 4687</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Msk              (0x1U &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)   </span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe"> 4688</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN                  RCC_APB2ENR_ADC1EN_Msk             </span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 4689</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos              (12U)                              </span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309"> 4690</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk              (0x1U &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)   </span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 4691</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN                  RCC_APB2ENR_SPI1EN_Msk             </span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 4692</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos            (14U)                              </span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b"> 4693</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk            (0x1U &lt;&lt; RCC_APB2ENR_USART1EN_Pos) </span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 4694</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN                RCC_APB2ENR_USART1EN_Msk           </span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Pos              (0U)                               </span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29"> 4698</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)   </span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a"> 4699</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN                  RCC_APB1ENR_TIM2EN_Msk             </span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 4700</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos              (1U)                               </span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga512bf591e0527e83b8ae823c42da2f1e"> 4701</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)   </span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c"> 4702</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN                  RCC_APB1ENR_TIM3EN_Msk             </span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 4703</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Pos              (2U)                               </span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32ced9621c44cd74f36cbfdec22582e"> 4704</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_TIM4EN_Pos)   </span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4"> 4705</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN                  RCC_APB1ENR_TIM4EN_Msk             </span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461"> 4706</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Pos              (3U)                               </span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9022ea1b9729864c70216a4f04326f22"> 4707</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_TIM5EN_Pos)   </span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15"> 4708</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN                  RCC_APB1ENR_TIM5EN_Msk             </span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4"> 4709</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Pos              (4U)                               </span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71"> 4710</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_TIM6EN_Pos)   </span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e"> 4711</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN                  RCC_APB1ENR_TIM6EN_Msk             </span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 4712</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Pos              (5U)                               </span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c3d0403cb8a2a9daa5f789e3547d27d"> 4713</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_TIM7EN_Pos)   </span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721"> 4714</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN                  RCC_APB1ENR_TIM7EN_Msk             </span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990"> 4715</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LCDEN_Pos               (9U)                               </span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d12c7b76c1fe8be02fa6fb71eeda38f"> 4716</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LCDEN_Msk               (0x1U &lt;&lt; RCC_APB1ENR_LCDEN_Pos)    </span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cbca5fcd951e3b8b42abe3a2271bfe2"> 4717</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_LCDEN                   RCC_APB1ENR_LCDEN_Msk              </span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12"> 4718</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos              (11U)                              </span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a"> 4719</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)   </span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 4720</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN                  RCC_APB1ENR_WWDGEN_Msk             </span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 4721</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Pos              (14U)                              </span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e"> 4722</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)   </span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65"> 4723</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN                  RCC_APB1ENR_SPI2EN_Msk             </span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 4724</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Pos              (15U)                              </span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59915518ddf7e60fc5da8072b3ce6dd9"> 4725</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_SPI3EN_Pos)   </span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3852cf58a863e5b0133d5bc84bcede3f"> 4726</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN                  RCC_APB1ENR_SPI3EN_Msk             </span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083"> 4727</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos            (17U)                              </span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6"> 4728</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_USART2EN_Pos) </span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf"> 4729</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN                RCC_APB1ENR_USART2EN_Msk           </span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 4730</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Pos            (18U)                              </span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bfba28e5987744972af99c83dfd0a68"> 4731</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Msk            (0x1U &lt;&lt; RCC_APB1ENR_USART3EN_Pos) </span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2"> 4732</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN                RCC_APB1ENR_USART3EN_Msk           </span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 4733</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN_Pos             (19U)                              </span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad62b6567db40949d10c876718780f6"> 4734</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_UART4EN_Pos)  </span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f02158e2eaba91c9cbc6e499aa4471"> 4735</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN                 RCC_APB1ENR_UART4EN_Msk            </span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46"> 4736</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN_Pos             (20U)                              </span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f56067e63f26f0ecb64bdf36be19df"> 4737</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN_Msk             (0x1U &lt;&lt; RCC_APB1ENR_UART5EN_Pos)  </span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01815c1b0ced6d002d1b7590e9b8b15"> 4738</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN                 RCC_APB1ENR_UART5EN_Msk            </span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e"> 4739</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos              (21U)                              </span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918"> 4740</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)   </span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 4741</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN                  RCC_APB1ENR_I2C1EN_Msk             </span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 4742</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Pos              (22U)                              </span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6"> 4743</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)   </span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce"> 4744</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN                  RCC_APB1ENR_I2C2EN_Msk             </span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 4745</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN_Pos               (23U)                              </span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4584cb663362ae0f34c01e1d2ee266f8"> 4746</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN_Msk               (0x1U &lt;&lt; RCC_APB1ENR_USBEN_Pos)    </span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d"> 4747</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USBEN                   RCC_APB1ENR_USBEN_Msk              </span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f"> 4748</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos               (28U)                              </span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c"> 4749</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk               (0x1U &lt;&lt; RCC_APB1ENR_PWREN_Pos)    </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad"> 4750</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN                   RCC_APB1ENR_PWREN_Msk              </span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 4751</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Pos               (29U)                              </span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789"> 4752</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Msk               (0x1U &lt;&lt; RCC_APB1ENR_DACEN_Pos)    </span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d"> 4753</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN                   RCC_APB1ENR_DACEN_Msk              </span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132"> 4754</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_COMPEN_Pos              (31U)                              </span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa704714005b95169a1a03204b5222de6"> 4755</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_COMPEN_Msk              (0x1U &lt;&lt; RCC_APB1ENR_COMPEN_Pos)   </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0811b0e27ec0f29e4650f7098f2a7fc3"> 4756</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_COMPEN                  RCC_APB1ENR_COMPEN_Msk             </span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBLPENR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOALPEN_Pos          (0U)                               </span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga762c8c0e1b68a988f79e21a823ffa444"> 4760</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOALPEN_Msk          (0x1U &lt;&lt; RCC_AHBLPENR_GPIOALPEN_Pos) </span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99f4b410cc929f03fddcb3805fbae05"> 4761</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOALPEN              RCC_AHBLPENR_GPIOALPEN_Msk         </span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a"> 4762</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOBLPEN_Pos          (1U)                               </span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e9321d98c00e336b4bb607db40c137"> 4763</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOBLPEN_Msk          (0x1U &lt;&lt; RCC_AHBLPENR_GPIOBLPEN_Pos) </span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42cdbab6eff0f9048f2c2855176d6e23"> 4764</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOBLPEN              RCC_AHBLPENR_GPIOBLPEN_Msk         </span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea"> 4765</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOCLPEN_Pos          (2U)                               </span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa97f23daf3223d2e100f6987e2da3d"> 4766</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOCLPEN_Msk          (0x1U &lt;&lt; RCC_AHBLPENR_GPIOCLPEN_Pos) </span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bb52036d8633a559cb270a466ccf3e"> 4767</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOCLPEN              RCC_AHBLPENR_GPIOCLPEN_Msk         </span></div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055"> 4768</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIODLPEN_Pos          (3U)                               </span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga624a6f93a6ba33f7201d635287fb7a92"> 4769</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIODLPEN_Msk          (0x1U &lt;&lt; RCC_AHBLPENR_GPIODLPEN_Pos) </span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0525eae5a01cbf53c54142d2ab01f2"> 4770</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIODLPEN              RCC_AHBLPENR_GPIODLPEN_Msk         </span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605"> 4771</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOELPEN_Pos          (4U)                               </span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45b7930531a618086b8979c2603d538"> 4772</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOELPEN_Msk          (0x1U &lt;&lt; RCC_AHBLPENR_GPIOELPEN_Pos) </span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9e13796b285c41c0fab165e81c4872"> 4773</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOELPEN              RCC_AHBLPENR_GPIOELPEN_Msk         </span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac3d2e5547dc444ed2f7c9341a2f169"> 4774</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOHLPEN_Pos          (5U)                               </span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0419c5e6f590070eb4856dedcad072"> 4775</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOHLPEN_Msk          (0x1U &lt;&lt; RCC_AHBLPENR_GPIOHLPEN_Pos) </span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b91278f7d92359cfd8da01887040320"> 4776</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOHLPEN              RCC_AHBLPENR_GPIOHLPEN_Msk         </span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42"> 4777</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOFLPEN_Pos          (6U)                               </span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d682417020d57da0f834c921802a493"> 4778</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOFLPEN_Msk          (0x1U &lt;&lt; RCC_AHBLPENR_GPIOFLPEN_Pos) </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f7b34ae4a934679ead6e4b4ce06e41"> 4779</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOFLPEN              RCC_AHBLPENR_GPIOFLPEN_Msk         </span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf09da13567020955294a1038b1a06"> 4780</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOGLPEN_Pos          (7U)                               </span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ad8a0f3e374cc60ffb96d04f1e39b7"> 4781</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOGLPEN_Msk          (0x1U &lt;&lt; RCC_AHBLPENR_GPIOGLPEN_Pos) </span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga811aa624863d57c83113550deb4d8e71"> 4782</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_GPIOGLPEN              RCC_AHBLPENR_GPIOGLPEN_Msk         </span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3acb185874ae6fa030ad69bea267c63"> 4783</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_CRCLPEN_Pos            (12U)                              </span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f2f7f529e5dfcbb1dad6b22ca0d508"> 4784</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_CRCLPEN_Msk            (0x1U &lt;&lt; RCC_AHBLPENR_CRCLPEN_Pos) </span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e99d1a871ca5d5be75260a073433ec"> 4785</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_CRCLPEN                RCC_AHBLPENR_CRCLPEN_Msk           </span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48"> 4786</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_FLITFLPEN_Pos          (15U)                              </span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac40b3bccf0e76e3f1b6a6877f495b673"> 4787</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_FLITFLPEN_Msk          (0x1U &lt;&lt; RCC_AHBLPENR_FLITFLPEN_Pos) </span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga926e4228b89ce084e95fe5cd4d8fb455"> 4788</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_FLITFLPEN              RCC_AHBLPENR_FLITFLPEN_Msk         </span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_SRAMLPEN_Pos           (16U)                              </span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_SRAMLPEN_Msk           (0x1U &lt;&lt; RCC_AHBLPENR_SRAMLPEN_Pos) </span></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_SRAMLPEN               RCC_AHBLPENR_SRAMLPEN_Msk          </span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae482e1707863527bef87f28aac098213"> 4794</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_DMA1LPEN_Pos           (24U)                              </span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70fd4a1c37abe63358cb7e633e71f6a0"> 4795</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_DMA1LPEN_Msk           (0x1U &lt;&lt; RCC_AHBLPENR_DMA1LPEN_Pos) </span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed1d1c5701ec18542e7a22c429a1cee8"> 4796</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_DMA1LPEN               RCC_AHBLPENR_DMA1LPEN_Msk          </span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df45de31b0f9c629e86cb86b6f745cc"> 4797</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_DMA2LPEN_Pos           (25U)                              </span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7258f2e7c49aa134e61778354ed281b"> 4798</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_DMA2LPEN_Msk           (0x1U &lt;&lt; RCC_AHBLPENR_DMA2LPEN_Pos) </span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1"> 4799</a></span>&#160;<span class="preprocessor">#define RCC_AHBLPENR_DMA2LPEN               RCC_AHBLPENR_DMA2LPEN_Msk          </span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a0a9453af1c880bdb5a4e329b145d4"> 4801</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_APB2LPENR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56b87b993eaa2db8ed40878f5eb09b1"> 4802</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_Pos        (0U)                               </span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_Msk        (0x1U &lt;&lt; RCC_APB2LPENR_SYSCFGLPEN_Pos) </span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN            RCC_APB2LPENR_SYSCFGLPEN_Msk       </span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bb28885c56bf8b04da2633393c5b47"> 4805</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_Pos          (2U)                               </span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda"> 4806</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_Msk          (0x1U &lt;&lt; RCC_APB2LPENR_TIM9LPEN_Pos) </span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e"> 4807</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN              RCC_APB2LPENR_TIM9LPEN_Msk         </span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae087736e445764bceba754d1d424f8d1"> 4808</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN_Pos         (3U)                               </span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424"> 4809</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_TIM10LPEN_Pos) </span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1"> 4810</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN             RCC_APB2LPENR_TIM10LPEN_Msk        </span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74626f4a9c7d80ee37c80c18b76c9af"> 4811</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_Pos         (4U)                               </span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8e04154247e0db474da2cc8eccac1f2"> 4812</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_Msk         (0x1U &lt;&lt; RCC_APB2LPENR_TIM11LPEN_Pos) </span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6"> 4813</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN             RCC_APB2LPENR_TIM11LPEN_Msk        </span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc3b8ef34620fa6f4e82cbbf527fc27"> 4814</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_Pos          (9U)                               </span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8"> 4815</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_Msk          (0x1U &lt;&lt; RCC_APB2LPENR_ADC1LPEN_Pos) </span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94"> 4816</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN              RCC_APB2LPENR_ADC1LPEN_Msk         </span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae30aac03ac0c319cc528d35e7f459997"> 4817</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_Pos          (12U)                              </span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b"> 4818</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_Msk          (0x1U &lt;&lt; RCC_APB2LPENR_SPI1LPEN_Pos) </span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab"> 4819</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN              RCC_APB2LPENR_SPI1LPEN_Msk         </span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ddb35d5536b1e28be09ba48b0726721"> 4820</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_Pos        (14U)                              </span></div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892"> 4821</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_Msk        (0x1U &lt;&lt; RCC_APB2LPENR_USART1LPEN_Pos) </span></div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa"> 4822</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN            RCC_APB2LPENR_USART1LPEN_Msk       </span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca"> 4824</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1LPENR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98"> 4825</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN_Pos          (0U)                               </span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_TIM2LPEN_Pos) </span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN              RCC_APB1LPENR_TIM2LPEN_Msk         </span></div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66d7d011a4a85de1091644162d0fea68"> 4828</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN_Pos          (1U)                               </span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef88837af2b396c012ec1225a4d8a65"> 4829</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_TIM3LPEN_Pos) </span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44"> 4830</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN              RCC_APB1LPENR_TIM3LPEN_Msk         </span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f72d8c0899d67b6a428e4ed6167630"> 4831</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN_Pos          (2U)                               </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0231e0f1fbb26813e6a67b4e17d2578"> 4832</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_TIM4LPEN_Pos) </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa"> 4833</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN              RCC_APB1LPENR_TIM4LPEN_Msk         </span></div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaff851f048550c86bb301ed2e1dac9d"> 4834</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_Pos          (3U)                               </span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a807ed1ed77d84c24ad990e689b1600"> 4835</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_TIM5LPEN_Pos) </span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae"> 4836</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN              RCC_APB1LPENR_TIM5LPEN_Msk         </span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93219e40400c9b6541b633c0412ac43c"> 4837</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN_Pos          (4U)                               </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74"> 4838</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_TIM6LPEN_Pos) </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9"> 4839</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN              RCC_APB1LPENR_TIM6LPEN_Msk         </span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d3ba67d01b7993c45c0888a25ba77c"> 4840</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN_Pos          (5U)                               </span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6b200cfb1a2c2d2dd473b4d19213b7"> 4841</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_TIM7LPEN_Pos) </span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89"> 4842</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN              RCC_APB1LPENR_TIM7LPEN_Msk         </span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32da6d7364c7a5e303c22098fd748078"> 4843</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_LCDLPEN_Pos           (9U)                               </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e9c974f3ef148d502bb9898a230dd71"> 4844</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_LCDLPEN_Msk           (0x1U &lt;&lt; RCC_APB1LPENR_LCDLPEN_Pos) </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f"> 4845</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_LCDLPEN               RCC_APB1LPENR_LCDLPEN_Msk          </span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25bf9f13a53f9f993c6c03937d8ee174"> 4846</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_Pos          (11U)                              </span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb64b4635778177b8bdb13c272d866c"> 4847</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_WWDGLPEN_Pos) </span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15ead8015b411490cdf8fb7a2355716"> 4848</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN              RCC_APB1LPENR_WWDGLPEN_Msk         </span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96ef3e58ec8ebab942b958e1efc365a2"> 4849</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_Pos          (14U)                              </span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90"> 4850</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_SPI2LPEN_Pos) </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b"> 4851</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN              RCC_APB1LPENR_SPI2LPEN_Msk         </span></div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c7bc3dcdc95f9245977cc4de874bb1f"> 4852</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN_Pos          (15U)                              </span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a"> 4853</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_SPI3LPEN_Pos) </span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb"> 4854</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN              RCC_APB1LPENR_SPI3LPEN_Msk         </span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82b15d2ca1965ca72eb372345bb4dc1"> 4855</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_Pos        (17U)                              </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a00b05657ebd904eb04349ce6625799"> 4856</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_Msk        (0x1U &lt;&lt; RCC_APB1LPENR_USART2LPEN_Pos) </span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472"> 4857</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN            RCC_APB1LPENR_USART2LPEN_Msk       </span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36666e20226da8c9ddb2cbeb2aef1330"> 4858</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN_Pos        (18U)                              </span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb"> 4859</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN_Msk        (0x1U &lt;&lt; RCC_APB1LPENR_USART3LPEN_Pos) </span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671"> 4860</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN            RCC_APB1LPENR_USART3LPEN_Msk       </span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215925022960bd4c07052109c70bc999"> 4861</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART4LPEN_Pos         (19U)                              </span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeccde78822839765663f2482e0fd3f2"> 4862</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART4LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_UART4LPEN_Pos) </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052"> 4863</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART4LPEN             RCC_APB1LPENR_UART4LPEN_Msk        </span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8a9e913d67a5976a41240ccacbe6e14"> 4864</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART5LPEN_Pos         (20U)                              </span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff134f37108abd0d043c9f62eb250bbc"> 4865</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART5LPEN_Msk         (0x1U &lt;&lt; RCC_APB1LPENR_UART5LPEN_Pos) </span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d"> 4866</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART5LPEN             RCC_APB1LPENR_UART5LPEN_Msk        </span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c9f855673b672b235461f4cc6480beb"> 4867</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_Pos          (21U)                              </span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22aca4251bd69be2f39c31e27344975"> 4868</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_I2C1LPEN_Pos) </span></div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34"> 4869</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN              RCC_APB1LPENR_I2C1LPEN_Msk         </span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a099cd3cde1ab16cb0a8805d15df425"> 4870</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_Pos          (22U)                              </span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790"> 4871</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_I2C2LPEN_Pos) </span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7"> 4872</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN              RCC_APB1LPENR_I2C2LPEN_Msk         </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede8bc79a31bfe414f4c9bb6829b5804"> 4873</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USBLPEN_Pos           (23U)                              </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d"> 4874</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USBLPEN_Msk           (0x1U &lt;&lt; RCC_APB1LPENR_USBLPEN_Pos) </span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637"> 4875</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USBLPEN               RCC_APB1LPENR_USBLPEN_Msk          </span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898ba5fd30abe20de99b4fdde11690b8"> 4876</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_Pos           (28U)                              </span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98d757b2cf45c7e1c72da501a1d6e70e"> 4877</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_Msk           (0x1U &lt;&lt; RCC_APB1LPENR_PWRLPEN_Pos) </span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e"> 4878</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN               RCC_APB1LPENR_PWRLPEN_Msk          </span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd356139c695e461be99af8aafa297"> 4879</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_DACLPEN_Pos           (29U)                              </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0"> 4880</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_DACLPEN_Msk           (0x1U &lt;&lt; RCC_APB1LPENR_DACLPEN_Pos) </span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4"> 4881</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_DACLPEN               RCC_APB1LPENR_DACLPEN_Msk          </span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad83f868ee37a8885c4ff2e293e4df4f6"> 4882</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_COMPLPEN_Pos          (31U)                              </span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbfaa2f91227a9bdb7c6dcabddb75c7"> 4883</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_COMPLPEN_Msk          (0x1U &lt;&lt; RCC_APB1LPENR_COMPLPEN_Pos) </span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4"> 4884</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_COMPLPEN              RCC_APB1LPENR_COMPLPEN_Msk         </span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba3b9bf30432b567483555f0684e8c"> 4886</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63"> 4887</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Pos                   (0U)                               </span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Msk                   (0x1U &lt;&lt; RCC_CSR_LSION_Pos)        </span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                       RCC_CSR_LSION_Msk                  </span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8"> 4890</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                  (1U)                               </span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 4891</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                  (0x1U &lt;&lt; RCC_CSR_LSIRDY_Pos)       </span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 4892</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                      RCC_CSR_LSIRDY_Msk                 </span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 4894</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEON_Pos                   (8U)                               </span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 4895</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEON_Msk                   (0x1U &lt;&lt; RCC_CSR_LSEON_Pos)        </span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define RCC_CSR_LSEON                       RCC_CSR_LSEON_Msk                  </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5697f111cd56b0b2635ab73da0705e36"> 4897</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSERDY_Pos                  (9U)                               </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cab465853dbc54d86941f95a5d9715b"> 4898</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSERDY_Msk                  (0x1U &lt;&lt; RCC_CSR_LSERDY_Pos)       </span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a"> 4899</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSERDY                      RCC_CSR_LSERDY_Msk                 </span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaced61e87f98911f66af05dab2da5d729"> 4900</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEBYP_Pos                  (10U)                              </span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409a2887f4ae47860b2ef0d653cf9eb2"> 4901</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEBYP_Msk                  (0x1U &lt;&lt; RCC_CSR_LSEBYP_Pos)       </span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c"> 4902</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSEBYP                      RCC_CSR_LSEBYP_Msk                 </span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafede5c7d40ace7bd0f4da4d0e3d90d2e"> 4904</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSON_Pos                (11U)                              </span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b"> 4905</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSON_Msk                (0x1U &lt;&lt; RCC_CSR_LSECSSON_Pos)     </span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSON                    RCC_CSR_LSECSSON_Msk               </span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5083925274d808800806e34ff89e3993"> 4907</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSD_Pos                 (12U)                              </span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6ddb5c6f71bb44e96f0ac103d526fb"> 4908</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSD_Msk                 (0x1U &lt;&lt; RCC_CSR_LSECSSD_Pos)      </span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7"> 4909</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSECSSD                     RCC_CSR_LSECSSD_Msk                </span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffb99fe2aa8154310b96b4627017ad81"> 4911</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_Pos                  (16U)                              </span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951"> 4912</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_Msk                  (0x3U &lt;&lt; RCC_CSR_RTCSEL_Pos)       </span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL                      RCC_CSR_RTCSEL_Msk                 </span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba286b1280adc63eef8074eb64bb638"> 4914</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_0                    (0x1U &lt;&lt; RCC_CSR_RTCSEL_Pos)       </span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae262979f475d1e5681dfc5a1e31fa535"> 4915</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_1                    (0x2U &lt;&lt; RCC_CSR_RTCSEL_Pos)       </span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d"> 4918</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_NOCLOCK              (0x00000000U)                      </span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSE_Pos              (16U)                              </span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSE_Msk              (0x1U &lt;&lt; RCC_CSR_RTCSEL_LSE_Pos)   </span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446"> 4921</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSE                  RCC_CSR_RTCSEL_LSE_Msk             </span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace3919f0e904a1035e3e43332c33948b"> 4922</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSI_Pos              (17U)                              </span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e5f56b47e136e804d9eccce2bc31cb"> 4923</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSI_Msk              (0x1U &lt;&lt; RCC_CSR_RTCSEL_LSI_Pos)   </span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c"> 4924</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_LSI                  RCC_CSR_RTCSEL_LSI_Msk             </span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga462d82553e0643b10bb1bb61e92867b0"> 4925</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_HSE_Pos              (16U)                              </span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaab9fc168add00f6cad6ac8bc36a13b"> 4926</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_HSE_Msk              (0x3U &lt;&lt; RCC_CSR_RTCSEL_HSE_Pos)   </span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41"> 4927</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCSEL_HSE                  RCC_CSR_RTCSEL_HSE_Msk             </span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga665092ea4762157e0887b06f586d63da"> 4929</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCEN_Pos                   (22U)                              </span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da"> 4930</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCEN_Msk                   (0x1U &lt;&lt; RCC_CSR_RTCEN_Pos)        </span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define RCC_CSR_RTCEN                       RCC_CSR_RTCEN_Msk                  </span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4106329252011562281b8eb3ba3bfe3"> 4932</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCRST_Pos                  (23U)                              </span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6cc2d2a273c32f712211638f75f2739"> 4933</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCRST_Msk                  (0x1U &lt;&lt; RCC_CSR_RTCRST_Pos)       </span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9"> 4934</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RTCRST                      RCC_CSR_RTCRST_Msk                 </span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf70b1b52a7b47d83506698ae851879"> 4936</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Pos                    (24U)                              </span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5"> 4937</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Msk                    (0x1U &lt;&lt; RCC_CSR_RMVF_Pos)         </span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                        RCC_CSR_RMVF_Msk                   </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4"> 4939</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos                 (25U)                              </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 4940</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk                 (0x1U &lt;&lt; RCC_CSR_OBLRSTF_Pos)      </span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 4941</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF                     RCC_CSR_OBLRSTF_Msk                </span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb"> 4942</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                 (26U)                              </span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d"> 4943</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                 (0x1U &lt;&lt; RCC_CSR_PINRSTF_Pos)      </span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef"> 4944</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                     RCC_CSR_PINRSTF_Msk                </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227"> 4945</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Pos                 (27U)                              </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 4946</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Msk                 (0x1U &lt;&lt; RCC_CSR_PORRSTF_Pos)      </span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 4947</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF                     RCC_CSR_PORRSTF_Msk                </span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4"> 4948</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                 (28U)                              </span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 4949</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                 (0x1U &lt;&lt; RCC_CSR_SFTRSTF_Pos)      </span></div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 4950</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                     RCC_CSR_SFTRSTF_Msk                </span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af"> 4951</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos                (29U)                              </span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 4952</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk                (0x1U &lt;&lt; RCC_CSR_IWDGRSTF_Pos)     </span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 4953</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                    RCC_CSR_IWDGRSTF_Msk               </span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3"> 4954</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos                (30U)                              </span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 4955</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk                (0x1U &lt;&lt; RCC_CSR_WWDGRSTF_Pos)     </span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 4956</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                    RCC_CSR_WWDGRSTF_Msk               </span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81"> 4957</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos                (31U)                              </span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 4958</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk                (0x1U &lt;&lt; RCC_CSR_LPWRRSTF_Pos)     </span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 4959</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                    RCC_CSR_LPWRRSTF_Msk               </span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 4961</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 4962</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define RTC_TAMPER1_SUPPORT       </span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define RTC_TAMPER2_SUPPORT       </span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define RTC_TAMPER3_SUPPORT       </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b"> 4972</a></span>&#160;<span class="preprocessor">#define RTC_BACKUP_SUPPORT        </span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e"> 4973</a></span>&#160;<span class="preprocessor">#define RTC_WAKEUP_SUPPORT        </span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386"> 4974</a></span>&#160;<span class="preprocessor">#define RTC_SMOOTHCALIB_SUPPORT   </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd"> 4975</a></span>&#160;<span class="preprocessor">#define RTC_SUBSECOND_SUPPORT     </span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb10aa1ac4a59d3a397395b5bf502b0"> 4977</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7c43aa3b40a604039901de5c389a4e"> 4978</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM_Pos                        (22U)                             </span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define RTC_TR_PM_Msk                        (0x1U &lt;&lt; RTC_TR_PM_Pos)           </span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define RTC_TR_PM                            RTC_TR_PM_Msk                     </span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73"> 4981</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_Pos                        (20U)                             </span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 4982</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_Msk                        (0x3U &lt;&lt; RTC_TR_HT_Pos)           </span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 4983</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT                            RTC_TR_HT_Msk                     </span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c"> 4984</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                          (0x1U &lt;&lt; RTC_TR_HT_Pos)           </span></div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 4985</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                          (0x2U &lt;&lt; RTC_TR_HT_Pos)           </span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655"> 4986</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Pos                        (16U)                             </span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 4987</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Msk                        (0xFU &lt;&lt; RTC_TR_HU_Pos)           </span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 4988</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU                            RTC_TR_HU_Msk                     </span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14"> 4989</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                          (0x1U &lt;&lt; RTC_TR_HU_Pos)           </span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 4990</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                          (0x2U &lt;&lt; RTC_TR_HU_Pos)           </span></div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5"> 4991</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                          (0x4U &lt;&lt; RTC_TR_HU_Pos)           </span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 4992</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                          (0x8U &lt;&lt; RTC_TR_HU_Pos)           </span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 4993</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Pos                       (12U)                             </span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 4994</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Msk                       (0x7U &lt;&lt; RTC_TR_MNT_Pos)          </span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 4995</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT                           RTC_TR_MNT_Msk                    </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a"> 4996</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                         (0x1U &lt;&lt; RTC_TR_MNT_Pos)          </span></div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 4997</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                         (0x2U &lt;&lt; RTC_TR_MNT_Pos)          </span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 4998</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                         (0x4U &lt;&lt; RTC_TR_MNT_Pos)          </span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 4999</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Pos                       (8U)                              </span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 5000</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Msk                       (0xFU &lt;&lt; RTC_TR_MNU_Pos)          </span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 5001</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU                           RTC_TR_MNU_Msk                    </span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173"> 5002</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                         (0x1U &lt;&lt; RTC_TR_MNU_Pos)          </span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 5003</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                         (0x2U &lt;&lt; RTC_TR_MNU_Pos)          </span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06"> 5004</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                         (0x4U &lt;&lt; RTC_TR_MNU_Pos)          </span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 5005</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                         (0x8U &lt;&lt; RTC_TR_MNU_Pos)          </span></div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 5006</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Pos                        (4U)                              </span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 5007</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Msk                        (0x7U &lt;&lt; RTC_TR_ST_Pos)           </span></div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 5008</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST                            RTC_TR_ST_Msk                     </span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66"> 5009</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                          (0x1U &lt;&lt; RTC_TR_ST_Pos)           </span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 5010</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                          (0x2U &lt;&lt; RTC_TR_ST_Pos)           </span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 5011</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                          (0x4U &lt;&lt; RTC_TR_ST_Pos)           </span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 5012</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Pos                        (0U)                              </span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 5013</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Msk                        (0xFU &lt;&lt; RTC_TR_SU_Pos)           </span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 5014</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU                            RTC_TR_SU_Msk                     </span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca"> 5015</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                          (0x1U &lt;&lt; RTC_TR_SU_Pos)           </span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 5016</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                          (0x2U &lt;&lt; RTC_TR_SU_Pos)           </span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1"> 5017</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                          (0x4U &lt;&lt; RTC_TR_SU_Pos)           </span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 5018</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                          (0x8U &lt;&lt; RTC_TR_SU_Pos)           </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 5020</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 5021</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_Pos                        (20U)                             </span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define RTC_DR_YT_Msk                        (0xFU &lt;&lt; RTC_DR_YT_Pos)           </span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define RTC_DR_YT                            RTC_DR_YT_Msk                     </span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609"> 5024</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                          (0x1U &lt;&lt; RTC_DR_YT_Pos)           </span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 5025</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                          (0x2U &lt;&lt; RTC_DR_YT_Pos)           </span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 5026</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                          (0x4U &lt;&lt; RTC_DR_YT_Pos)           </span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 5027</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                          (0x8U &lt;&lt; RTC_DR_YT_Pos)           </span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 5028</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Pos                        (16U)                             </span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 5029</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Msk                        (0xFU &lt;&lt; RTC_DR_YU_Pos)           </span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 5030</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU                            RTC_DR_YU_Msk                     </span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062"> 5031</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                          (0x1U &lt;&lt; RTC_DR_YU_Pos)           </span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 5032</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                          (0x2U &lt;&lt; RTC_DR_YU_Pos)           </span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 5033</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                          (0x4U &lt;&lt; RTC_DR_YU_Pos)           </span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 5034</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                          (0x8U &lt;&lt; RTC_DR_YU_Pos)           </span></div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 5035</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Pos                       (13U)                             </span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 5036</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Msk                       (0x7U &lt;&lt; RTC_DR_WDU_Pos)          </span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 5037</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU                           RTC_DR_WDU_Msk                    </span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af"> 5038</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                         (0x1U &lt;&lt; RTC_DR_WDU_Pos)          </span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 5039</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                         (0x2U &lt;&lt; RTC_DR_WDU_Pos)          </span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f"> 5040</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                         (0x4U &lt;&lt; RTC_DR_WDU_Pos)          </span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 5041</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Pos                        (12U)                             </span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 5042</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Msk                        (0x1U &lt;&lt; RTC_DR_MT_Pos)           </span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 5043</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT                            RTC_DR_MT_Msk                     </span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab"> 5044</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_Pos                        (8U)                              </span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 5045</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_Msk                        (0xFU &lt;&lt; RTC_DR_MU_Pos)           </span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 5046</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU                            RTC_DR_MU_Msk                     </span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4"> 5047</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                          (0x1U &lt;&lt; RTC_DR_MU_Pos)           </span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 5048</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                          (0x2U &lt;&lt; RTC_DR_MU_Pos)           </span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 5049</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                          (0x4U &lt;&lt; RTC_DR_MU_Pos)           </span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 5050</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                          (0x8U &lt;&lt; RTC_DR_MU_Pos)           </span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 5051</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Pos                        (4U)                              </span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 5052</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Msk                        (0x3U &lt;&lt; RTC_DR_DT_Pos)           </span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 5053</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT                            RTC_DR_DT_Msk                     </span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a"> 5054</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                          (0x1U &lt;&lt; RTC_DR_DT_Pos)           </span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 5055</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                          (0x2U &lt;&lt; RTC_DR_DT_Pos)           </span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350"> 5056</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Pos                        (0U)                              </span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 5057</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Msk                        (0xFU &lt;&lt; RTC_DR_DU_Pos)           </span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 5058</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU                            RTC_DR_DU_Msk                     </span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d"> 5059</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                          (0x1U &lt;&lt; RTC_DR_DU_Pos)           </span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 5060</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                          (0x2U &lt;&lt; RTC_DR_DU_Pos)           </span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 5061</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                          (0x4U &lt;&lt; RTC_DR_DU_Pos)           </span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 5062</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                          (0x8U &lt;&lt; RTC_DR_DU_Pos)           </span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 5064</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 5065</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE_Pos                       (23U)                             </span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define RTC_CR_COE_Msk                       (0x1U &lt;&lt; RTC_CR_COE_Pos)          </span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define RTC_CR_COE                           RTC_CR_COE_Msk                    </span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac"> 5068</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Pos                      (21U)                             </span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 5069</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Msk                      (0x3U &lt;&lt; RTC_CR_OSEL_Pos)         </span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 5070</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                          RTC_CR_OSEL_Msk                   </span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c"> 5071</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                        (0x1U &lt;&lt; RTC_CR_OSEL_Pos)         </span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 5072</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                        (0x2U &lt;&lt; RTC_CR_OSEL_Pos)         </span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 5073</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Pos                       (20U)                             </span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 5074</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Msk                       (0x1U &lt;&lt; RTC_CR_POL_Pos)          </span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 5075</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL                           RTC_CR_POL_Msk                    </span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511"> 5076</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Pos                     (19U)                             </span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 5077</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Msk                     (0x1U &lt;&lt; RTC_CR_COSEL_Pos)        </span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 5078</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                         RTC_CR_COSEL_Msk                  </span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1"> 5079</a></span>&#160;<span class="preprocessor">#define RTC_CR_BKP_Pos                       (18U)                             </span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 5080</a></span>&#160;<span class="preprocessor">#define RTC_CR_BKP_Msk                       (0x1U &lt;&lt; RTC_CR_BKP_Pos)          </span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 5081</a></span>&#160;<span class="preprocessor">#define RTC_CR_BKP                           RTC_CR_BKP_Msk                    </span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f"> 5082</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Pos                     (17U)                             </span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2"> 5083</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Msk                     (0x1U &lt;&lt; RTC_CR_SUB1H_Pos)        </span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289"> 5084</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                         RTC_CR_SUB1H_Msk                  </span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f"> 5085</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Pos                     (16U)                             </span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 5086</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Msk                     (0x1U &lt;&lt; RTC_CR_ADD1H_Pos)        </span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 5087</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                         RTC_CR_ADD1H_Msk                  </span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0"> 5088</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Pos                      (15U)                             </span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 5089</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Msk                      (0x1U &lt;&lt; RTC_CR_TSIE_Pos)         </span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 5090</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                          RTC_CR_TSIE_Msk                   </span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700"> 5091</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Pos                     (14U)                             </span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 5092</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE_Msk                     (0x1U &lt;&lt; RTC_CR_WUTIE_Pos)        </span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d"> 5093</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                         RTC_CR_WUTIE_Msk                  </span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2"> 5094</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE_Pos                    (13U)                             </span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 5095</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE_Msk                    (0x1U &lt;&lt; RTC_CR_ALRBIE_Pos)       </span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226"> 5096</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                        RTC_CR_ALRBIE_Msk                 </span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8"> 5097</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Pos                    (12U)                             </span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260"> 5098</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Msk                    (0x1U &lt;&lt; RTC_CR_ALRAIE_Pos)       </span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 5099</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                        RTC_CR_ALRAIE_Msk                 </span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70"> 5100</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Pos                       (11U)                             </span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 5101</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Msk                       (0x1U &lt;&lt; RTC_CR_TSE_Pos)          </span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583"> 5102</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE                           RTC_CR_TSE_Msk                    </span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884"> 5103</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Pos                      (10U)                             </span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 5104</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE_Msk                      (0x1U &lt;&lt; RTC_CR_WUTE_Pos)         </span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 5105</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                          RTC_CR_WUTE_Msk                   </span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d"> 5106</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE_Pos                     (9U)                              </span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 5107</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE_Msk                     (0x1U &lt;&lt; RTC_CR_ALRBE_Pos)        </span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3"> 5108</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                         RTC_CR_ALRBE_Msk                  </span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2"> 5109</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Pos                     (8U)                              </span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a"> 5110</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Msk                     (0x1U &lt;&lt; RTC_CR_ALRAE_Pos)        </span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586"> 5111</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                         RTC_CR_ALRAE_Msk                  </span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b"> 5112</a></span>&#160;<span class="preprocessor">#define RTC_CR_DCE_Pos                       (7U)                              </span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 5113</a></span>&#160;<span class="preprocessor">#define RTC_CR_DCE_Msk                       (0x1U &lt;&lt; RTC_CR_DCE_Pos)          </span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584"> 5114</a></span>&#160;<span class="preprocessor">#define RTC_CR_DCE                           RTC_CR_DCE_Msk                    </span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab362e94b8e99714082eb0981045a28b7"> 5115</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Pos                       (6U)                              </span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3"> 5116</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Msk                       (0x1U &lt;&lt; RTC_CR_FMT_Pos)          </span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce7cb8b575142e125863d61ea4765ba"> 5117</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT                           RTC_CR_FMT_Msk                    </span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e"> 5118</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Pos                   (5U)                              </span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347"> 5119</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Msk                   (0x1U &lt;&lt; RTC_CR_BYPSHAD_Pos)      </span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3"> 5120</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                       RTC_CR_BYPSHAD_Msk                </span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130"> 5121</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Pos                   (4U)                              </span></div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 5122</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Msk                   (0x1U &lt;&lt; RTC_CR_REFCKON_Pos)      </span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054"> 5123</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                       RTC_CR_REFCKON_Msk                </span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c"> 5124</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Pos                    (3U)                              </span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 5125</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Msk                    (0x1U &lt;&lt; RTC_CR_TSEDGE_Pos)       </span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021"> 5126</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                        RTC_CR_TSEDGE_Msk                 </span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b"> 5127</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Pos                   (0U)                              </span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 5128</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_Msk                   (0x7U &lt;&lt; RTC_CR_WUCKSEL_Pos)      </span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7"> 5129</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL                       RTC_CR_WUCKSEL_Msk                </span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea"> 5130</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0                     (0x1U &lt;&lt; RTC_CR_WUCKSEL_Pos)      </span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a"> 5131</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1                     (0x2U &lt;&lt; RTC_CR_WUCKSEL_Pos)      </span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0"> 5132</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2                     (0x4U &lt;&lt; RTC_CR_WUCKSEL_Pos)      </span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 5134</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 5135</a></span>&#160;<span class="preprocessor">#define  RTC_CR_BCK_Pos RTC_CR_BKP_Pos</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define  RTC_CR_BCK_Msk RTC_CR_BKP_Msk</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define  RTC_CR_BCK     RTC_CR_BKP</span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71360f8cd9c4a952320d62838fec1f3"> 5138</a></span>&#160;</div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d97bd24d58dc469d3992a68a457a02"> 5139</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef"> 5140</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Pos                  (16U)                             </span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Msk                  (0x1U &lt;&lt; RTC_ISR_RECALPF_Pos)     </span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF                      RTC_ISR_RECALPF_Msk               </span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4"> 5143</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F_Pos                   (15U)                             </span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea"> 5144</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F_Msk                   (0x1U &lt;&lt; RTC_ISR_TAMP3F_Pos)      </span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9"> 5145</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP3F                       RTC_ISR_TAMP3F_Msk                </span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220978a367dfdd5615e1e445831ed39"> 5146</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Pos                   (14U)                             </span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a"> 5147</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Msk                   (0x1U &lt;&lt; RTC_ISR_TAMP2F_Pos)      </span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b"> 5148</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F                       RTC_ISR_TAMP2F_Msk                </span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee"> 5149</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Pos                   (13U)                             </span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914"> 5150</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Msk                   (0x1U &lt;&lt; RTC_ISR_TAMP1F_Pos)      </span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845"> 5151</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                       RTC_ISR_TAMP1F_Msk                </span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190"> 5152</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Pos                    (12U)                             </span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d"> 5153</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Msk                    (0x1U &lt;&lt; RTC_ISR_TSOVF_Pos)       </span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0"> 5154</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                        RTC_ISR_TSOVF_Msk                 </span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e"> 5155</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Pos                      (11U)                             </span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e"> 5156</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Msk                      (0x1U &lt;&lt; RTC_ISR_TSF_Pos)         </span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff"> 5157</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                          RTC_ISR_TSF_Msk                   </span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a"> 5158</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Pos                     (10U)                             </span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f"> 5159</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF_Msk                     (0x1U &lt;&lt; RTC_ISR_WUTF_Pos)        </span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484"> 5160</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                         RTC_ISR_WUTF_Msk                  </span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a"> 5161</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF_Pos                    (9U)                              </span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372"> 5162</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF_Msk                    (0x1U &lt;&lt; RTC_ISR_ALRBF_Pos)       </span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766"> 5163</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                        RTC_ISR_ALRBF_Msk                 </span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2"> 5164</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Pos                    (8U)                              </span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87"> 5165</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Msk                    (0x1U &lt;&lt; RTC_ISR_ALRAF_Pos)       </span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6"> 5166</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                        RTC_ISR_ALRAF_Msk                 </span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6"> 5167</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Pos                     (7U)                              </span></div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e"> 5168</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Msk                     (0x1U &lt;&lt; RTC_ISR_INIT_Pos)        </span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c"> 5169</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                         RTC_ISR_INIT_Msk                  </span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69"> 5170</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Pos                    (6U)                              </span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74"> 5171</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Msk                    (0x1U &lt;&lt; RTC_ISR_INITF_Pos)       </span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a"> 5172</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                        RTC_ISR_INITF_Msk                 </span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5"> 5173</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Pos                      (5U)                              </span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1"> 5174</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Msk                      (0x1U &lt;&lt; RTC_ISR_RSF_Pos)         </span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972"> 5175</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                          RTC_ISR_RSF_Msk                   </span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846"> 5176</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Pos                    (4U)                              </span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32"> 5177</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Msk                    (0x1U &lt;&lt; RTC_ISR_INITS_Pos)       </span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8"> 5178</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                        RTC_ISR_INITS_Msk                 </span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045"> 5179</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Pos                     (3U)                              </span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4"> 5180</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Msk                     (0x1U &lt;&lt; RTC_ISR_SHPF_Pos)        </span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292"> 5181</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                         RTC_ISR_SHPF_Msk                  </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad"> 5182</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Pos                    (2U)                              </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d"> 5183</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF_Msk                    (0x1U &lt;&lt; RTC_ISR_WUTWF_Pos)       </span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9"> 5184</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                        RTC_ISR_WUTWF_Msk                 </span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474"> 5185</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF_Pos                   (1U)                              </span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2"> 5186</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF_Msk                   (0x1U &lt;&lt; RTC_ISR_ALRBWF_Pos)      </span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40"> 5187</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF                       RTC_ISR_ALRBWF_Msk                </span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643"> 5188</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Pos                   (0U)                              </span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b"> 5189</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Msk                   (0x1U &lt;&lt; RTC_ISR_ALRAWF_Pos)      </span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05"> 5190</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                       RTC_ISR_ALRAWF_Msk                </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565"> 5191</a></span>&#160;</div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d"> 5192</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e"> 5193</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos                (16U)                             </span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk                (0x7FU &lt;&lt; RTC_PRER_PREDIV_A_Pos)  </span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A                    RTC_PRER_PREDIV_A_Msk             </span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe"> 5196</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos                (0U)                              </span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15"> 5197</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk                (0x7FFFU &lt;&lt; RTC_PRER_PREDIV_S_Pos) </span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711"> 5198</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S                    RTC_PRER_PREDIV_S_Msk             </span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf"> 5199</a></span>&#160;</div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab"> 5200</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb"> 5201</a></span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Pos                     (0U)                              </span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT_Msk                     (0xFFFFU &lt;&lt; RTC_WUTR_WUT_Pos)     </span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                         RTC_WUTR_WUT_Msk                  </span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e"> 5204</a></span>&#160;</div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0"> 5205</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb"> 5206</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS_Pos                   (7U)                              </span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS_Msk                   (0x1U &lt;&lt; RTC_CALIBR_DCS_Pos)      </span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS                       RTC_CALIBR_DCS_Msk                </span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b734efd7f580384b76364f8159ce2a"> 5209</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC_Pos                    (0U)                              </span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431"> 5210</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC_Msk                    (0x1FU &lt;&lt; RTC_CALIBR_DC_Pos)      </span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63841fd7262fd307f211ee8e9e8a6f0"> 5211</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC                        RTC_CALIBR_DC_Msk                 </span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga612c3ec0e88f91fd34cfb4910b5b46fb"> 5212</a></span>&#160;</div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8"> 5213</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5523cf582ebc0a987c6a2c2007bc10d"> 5214</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos                  (31U)                             </span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk                  (0x1U &lt;&lt; RTC_ALRMAR_MSK4_Pos)     </span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4                      RTC_ALRMAR_MSK4_Msk               </span></div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb"> 5217</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos                 (30U)                             </span></div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500"> 5218</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk                 (0x1U &lt;&lt; RTC_ALRMAR_WDSEL_Pos)    </span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9"> 5219</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL                     RTC_ALRMAR_WDSEL_Msk              </span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649"> 5220</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Pos                    (28U)                             </span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b"> 5221</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Msk                    (0x3U &lt;&lt; RTC_ALRMAR_DT_Pos)       </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92"> 5222</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                        RTC_ALRMAR_DT_Msk                 </span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436"> 5223</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0                      (0x1U &lt;&lt; RTC_ALRMAR_DT_Pos)       </span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f"> 5224</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1                      (0x2U &lt;&lt; RTC_ALRMAR_DT_Pos)       </span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b"> 5225</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Pos                    (24U)                             </span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 5226</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Msk                    (0xFU &lt;&lt; RTC_ALRMAR_DU_Pos)       </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 5227</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                        RTC_ALRMAR_DU_Msk                 </span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622"> 5228</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0                      (0x1U &lt;&lt; RTC_ALRMAR_DU_Pos)       </span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1"> 5229</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1                      (0x2U &lt;&lt; RTC_ALRMAR_DU_Pos)       </span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf"> 5230</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2                      (0x4U &lt;&lt; RTC_ALRMAR_DU_Pos)       </span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 5231</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3                      (0x8U &lt;&lt; RTC_ALRMAR_DU_Pos)       </span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 5232</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos                  (23U)                             </span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 5233</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk                  (0x1U &lt;&lt; RTC_ALRMAR_MSK3_Pos)     </span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 5234</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3                      RTC_ALRMAR_MSK3_Msk               </span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b"> 5235</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Pos                    (22U)                             </span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 5236</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Msk                    (0x1U &lt;&lt; RTC_ALRMAR_PM_Pos)       </span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3"> 5237</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                        RTC_ALRMAR_PM_Msk                 </span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f"> 5238</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Pos                    (20U)                             </span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 5239</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Msk                    (0x3U &lt;&lt; RTC_ALRMAR_HT_Pos)       </span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900"> 5240</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                        RTC_ALRMAR_HT_Msk                 </span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2"> 5241</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0                      (0x1U &lt;&lt; RTC_ALRMAR_HT_Pos)       </span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 5242</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1                      (0x2U &lt;&lt; RTC_ALRMAR_HT_Pos)       </span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb"> 5243</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Pos                    (16U)                             </span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 5244</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Msk                    (0xFU &lt;&lt; RTC_ALRMAR_HU_Pos)       </span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 5245</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                        RTC_ALRMAR_HU_Msk                 </span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222"> 5246</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0                      (0x1U &lt;&lt; RTC_ALRMAR_HU_Pos)       </span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 5247</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1                      (0x2U &lt;&lt; RTC_ALRMAR_HU_Pos)       </span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142"> 5248</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2                      (0x4U &lt;&lt; RTC_ALRMAR_HU_Pos)       </span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 5249</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3                      (0x8U &lt;&lt; RTC_ALRMAR_HU_Pos)       </span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 5250</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos                  (15U)                             </span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 5251</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk                  (0x1U &lt;&lt; RTC_ALRMAR_MSK2_Pos)     </span></div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 5252</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2                      RTC_ALRMAR_MSK2_Msk               </span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30"> 5253</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Pos                   (12U)                             </span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409"> 5254</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Msk                   (0x7U &lt;&lt; RTC_ALRMAR_MNT_Pos)      </span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc"> 5255</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                       RTC_ALRMAR_MNT_Msk                </span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450"> 5256</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0                     (0x1U &lt;&lt; RTC_ALRMAR_MNT_Pos)      </span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 5257</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1                     (0x2U &lt;&lt; RTC_ALRMAR_MNT_Pos)      </span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297"> 5258</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2                     (0x4U &lt;&lt; RTC_ALRMAR_MNT_Pos)      </span></div><div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 5259</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Pos                   (8U)                              </span></div><div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 5260</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Msk                   (0xFU &lt;&lt; RTC_ALRMAR_MNU_Pos)      </span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 5261</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                       RTC_ALRMAR_MNU_Msk                </span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93"> 5262</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0                     (0x1U &lt;&lt; RTC_ALRMAR_MNU_Pos)      </span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 5263</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1                     (0x2U &lt;&lt; RTC_ALRMAR_MNU_Pos)      </span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845"> 5264</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2                     (0x4U &lt;&lt; RTC_ALRMAR_MNU_Pos)      </span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 5265</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3                     (0x8U &lt;&lt; RTC_ALRMAR_MNU_Pos)      </span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 5266</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos                  (7U)                              </span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 5267</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk                  (0x1U &lt;&lt; RTC_ALRMAR_MSK1_Pos)     </span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 5268</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1                      RTC_ALRMAR_MSK1_Msk               </span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52"> 5269</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Pos                    (4U)                              </span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb"> 5270</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Msk                    (0x7U &lt;&lt; RTC_ALRMAR_ST_Pos)       </span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1"> 5271</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                        RTC_ALRMAR_ST_Msk                 </span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd"> 5272</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0                      (0x1U &lt;&lt; RTC_ALRMAR_ST_Pos)       </span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 5273</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1                      (0x2U &lt;&lt; RTC_ALRMAR_ST_Pos)       </span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a"> 5274</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2                      (0x4U &lt;&lt; RTC_ALRMAR_ST_Pos)       </span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 5275</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Pos                    (0U)                              </span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 5276</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Msk                    (0xFU &lt;&lt; RTC_ALRMAR_SU_Pos)       </span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 5277</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                        RTC_ALRMAR_SU_Msk                 </span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3"> 5278</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0                      (0x1U &lt;&lt; RTC_ALRMAR_SU_Pos)       </span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866"> 5279</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1                      (0x2U &lt;&lt; RTC_ALRMAR_SU_Pos)       </span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b"> 5280</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2                      (0x4U &lt;&lt; RTC_ALRMAR_SU_Pos)       </span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 5281</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3                      (0x8U &lt;&lt; RTC_ALRMAR_SU_Pos)       </span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 5283</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 5284</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos                  (31U)                             </span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk                  (0x1U &lt;&lt; RTC_ALRMBR_MSK4_Pos)     </span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4                      RTC_ALRMBR_MSK4_Msk               </span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a"> 5287</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos                 (30U)                             </span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320"> 5288</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk                 (0x1U &lt;&lt; RTC_ALRMBR_WDSEL_Pos)    </span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d"> 5289</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL                     RTC_ALRMBR_WDSEL_Msk              </span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37"> 5290</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_Pos                    (28U)                             </span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0"> 5291</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_Msk                    (0x3U &lt;&lt; RTC_ALRMBR_DT_Pos)       </span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285"> 5292</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                        RTC_ALRMBR_DT_Msk                 </span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022"> 5293</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0                      (0x1U &lt;&lt; RTC_ALRMBR_DT_Pos)       </span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e"> 5294</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1                      (0x2U &lt;&lt; RTC_ALRMBR_DT_Pos)       </span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b"> 5295</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_Pos                    (24U)                             </span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 5296</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_Msk                    (0xFU &lt;&lt; RTC_ALRMBR_DU_Pos)       </span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 5297</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                        RTC_ALRMBR_DU_Msk                 </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba"> 5298</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0                      (0x1U &lt;&lt; RTC_ALRMBR_DU_Pos)       </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83"> 5299</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1                      (0x2U &lt;&lt; RTC_ALRMBR_DU_Pos)       </span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671"> 5300</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2                      (0x4U &lt;&lt; RTC_ALRMBR_DU_Pos)       </span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 5301</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3                      (0x8U &lt;&lt; RTC_ALRMBR_DU_Pos)       </span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 5302</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos                  (23U)                             </span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 5303</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk                  (0x1U &lt;&lt; RTC_ALRMBR_MSK3_Pos)     </span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 5304</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3                      RTC_ALRMBR_MSK3_Msk               </span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7"> 5305</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM_Pos                    (22U)                             </span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30"> 5306</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM_Msk                    (0x1U &lt;&lt; RTC_ALRMBR_PM_Pos)       </span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4"> 5307</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                        RTC_ALRMBR_PM_Msk                 </span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e"> 5308</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_Pos                    (20U)                             </span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1"> 5309</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_Msk                    (0x3U &lt;&lt; RTC_ALRMBR_HT_Pos)       </span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b"> 5310</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                        RTC_ALRMBR_HT_Msk                 </span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1"> 5311</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0                      (0x1U &lt;&lt; RTC_ALRMBR_HT_Pos)       </span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad"> 5312</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1                      (0x2U &lt;&lt; RTC_ALRMBR_HT_Pos)       </span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d"> 5313</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_Pos                    (16U)                             </span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 5314</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_Msk                    (0xFU &lt;&lt; RTC_ALRMBR_HU_Pos)       </span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 5315</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                        RTC_ALRMBR_HU_Msk                 </span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e"> 5316</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0                      (0x1U &lt;&lt; RTC_ALRMBR_HU_Pos)       </span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a"> 5317</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1                      (0x2U &lt;&lt; RTC_ALRMBR_HU_Pos)       </span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d"> 5318</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2                      (0x4U &lt;&lt; RTC_ALRMBR_HU_Pos)       </span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 5319</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3                      (0x8U &lt;&lt; RTC_ALRMBR_HU_Pos)       </span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 5320</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos                  (15U)                             </span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 5321</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk                  (0x1U &lt;&lt; RTC_ALRMBR_MSK2_Pos)     </span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 5322</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2                      RTC_ALRMBR_MSK2_Msk               </span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0"> 5323</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_Pos                   (12U)                             </span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10"> 5324</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_Msk                   (0x7U &lt;&lt; RTC_ALRMBR_MNT_Pos)      </span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1"> 5325</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT                       RTC_ALRMBR_MNT_Msk                </span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325"> 5326</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0                     (0x1U &lt;&lt; RTC_ALRMBR_MNT_Pos)      </span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250"> 5327</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1                     (0x2U &lt;&lt; RTC_ALRMBR_MNT_Pos)      </span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571"> 5328</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2                     (0x4U &lt;&lt; RTC_ALRMBR_MNT_Pos)      </span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 5329</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_Pos                   (8U)                              </span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 5330</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_Msk                   (0xFU &lt;&lt; RTC_ALRMBR_MNU_Pos)      </span></div><div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 5331</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU                       RTC_ALRMBR_MNU_Msk                </span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93"> 5332</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0                     (0x1U &lt;&lt; RTC_ALRMBR_MNU_Pos)      </span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b"> 5333</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1                     (0x2U &lt;&lt; RTC_ALRMBR_MNU_Pos)      </span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056"> 5334</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2                     (0x4U &lt;&lt; RTC_ALRMBR_MNU_Pos)      </span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 5335</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3                     (0x8U &lt;&lt; RTC_ALRMBR_MNU_Pos)      </span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 5336</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos                  (7U)                              </span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 5337</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk                  (0x1U &lt;&lt; RTC_ALRMBR_MSK1_Pos)     </span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 5338</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1                      RTC_ALRMBR_MSK1_Msk               </span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90"> 5339</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_Pos                    (4U)                              </span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d"> 5340</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_Msk                    (0x7U &lt;&lt; RTC_ALRMBR_ST_Pos)       </span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489"> 5341</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                        RTC_ALRMBR_ST_Msk                 </span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5"> 5342</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0                      (0x1U &lt;&lt; RTC_ALRMBR_ST_Pos)       </span></div><div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7"> 5343</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1                      (0x2U &lt;&lt; RTC_ALRMBR_ST_Pos)       </span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c"> 5344</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2                      (0x4U &lt;&lt; RTC_ALRMBR_ST_Pos)       </span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 5345</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_Pos                    (0U)                              </span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 5346</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_Msk                    (0xFU &lt;&lt; RTC_ALRMBR_SU_Pos)       </span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 5347</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                        RTC_ALRMBR_SU_Msk                 </span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b"> 5348</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0                      (0x1U &lt;&lt; RTC_ALRMBR_SU_Pos)       </span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2"> 5349</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1                      (0x2U &lt;&lt; RTC_ALRMBR_SU_Pos)       </span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf"> 5350</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2                      (0x4U &lt;&lt; RTC_ALRMBR_SU_Pos)       </span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 5351</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3                      (0x8U &lt;&lt; RTC_ALRMBR_SU_Pos)       </span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 5353</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 5354</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Pos                      (0U)                              </span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Msk                      (0xFFU &lt;&lt; RTC_WPR_KEY_Pos)        </span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                          RTC_WPR_KEY_Msk                   </span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846"> 5357</a></span>&#160;</div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 5358</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07"> 5359</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Pos                       (0U)                              </span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Msk                       (0xFFFFU &lt;&lt; RTC_SSR_SS_Pos)       </span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define RTC_SSR_SS                           RTC_SSR_SS_Msk                    </span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7"> 5362</a></span>&#160;</div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304"> 5363</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed"> 5364</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos                 (0U)                              </span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk                 (0x7FFFU &lt;&lt; RTC_SHIFTR_SUBFS_Pos) </span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS                     RTC_SHIFTR_SUBFS_Msk              </span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318"> 5367</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos                 (31U)                             </span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 5368</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk                 (0x1U &lt;&lt; RTC_SHIFTR_ADD1S_Pos)    </span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450"> 5369</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S                     RTC_SHIFTR_ADD1S_Msk              </span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f"> 5370</a></span>&#160;</div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63"> 5371</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2"> 5372</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Pos                      (22U)                             </span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Msk                      (0x1U &lt;&lt; RTC_TSTR_PM_Pos)         </span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                          RTC_TSTR_PM_Msk                   </span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6"> 5375</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Pos                      (20U)                             </span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a"> 5376</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Msk                      (0x3U &lt;&lt; RTC_TSTR_HT_Pos)         </span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0"> 5377</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                          RTC_TSTR_HT_Msk                   </span></div><div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379"> 5378</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                        (0x1U &lt;&lt; RTC_TSTR_HT_Pos)         </span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba"> 5379</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                        (0x2U &lt;&lt; RTC_TSTR_HT_Pos)         </span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a"> 5380</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Pos                      (16U)                             </span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 5381</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Msk                      (0xFU &lt;&lt; RTC_TSTR_HU_Pos)         </span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 5382</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                          RTC_TSTR_HU_Msk                   </span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11"> 5383</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                        (0x1U &lt;&lt; RTC_TSTR_HU_Pos)         </span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 5384</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                        (0x2U &lt;&lt; RTC_TSTR_HU_Pos)         </span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846"> 5385</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                        (0x4U &lt;&lt; RTC_TSTR_HU_Pos)         </span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 5386</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                        (0x8U &lt;&lt; RTC_TSTR_HU_Pos)         </span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 5387</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Pos                     (12U)                             </span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 5388</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Msk                     (0x7U &lt;&lt; RTC_TSTR_MNT_Pos)        </span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 5389</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                         RTC_TSTR_MNT_Msk                  </span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23"> 5390</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                       (0x1U &lt;&lt; RTC_TSTR_MNT_Pos)        </span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 5391</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                       (0x2U &lt;&lt; RTC_TSTR_MNT_Pos)        </span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73"> 5392</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                       (0x4U &lt;&lt; RTC_TSTR_MNT_Pos)        </span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 5393</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Pos                     (8U)                              </span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 5394</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Msk                     (0xFU &lt;&lt; RTC_TSTR_MNU_Pos)        </span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 5395</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                         RTC_TSTR_MNU_Msk                  </span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8"> 5396</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                       (0x1U &lt;&lt; RTC_TSTR_MNU_Pos)        </span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57"> 5397</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                       (0x2U &lt;&lt; RTC_TSTR_MNU_Pos)        </span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9"> 5398</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                       (0x4U &lt;&lt; RTC_TSTR_MNU_Pos)        </span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 5399</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                       (0x8U &lt;&lt; RTC_TSTR_MNU_Pos)        </span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 5400</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Pos                      (4U)                              </span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 5401</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Msk                      (0x7U &lt;&lt; RTC_TSTR_ST_Pos)         </span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 5402</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                          RTC_TSTR_ST_Msk                   </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74"> 5403</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                        (0x1U &lt;&lt; RTC_TSTR_ST_Pos)         </span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 5404</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                        (0x2U &lt;&lt; RTC_TSTR_ST_Pos)         </span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15"> 5405</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                        (0x4U &lt;&lt; RTC_TSTR_ST_Pos)         </span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 5406</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Pos                      (0U)                              </span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 5407</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Msk                      (0xFU &lt;&lt; RTC_TSTR_SU_Pos)         </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 5408</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                          RTC_TSTR_SU_Msk                   </span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4"> 5409</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                        (0x1U &lt;&lt; RTC_TSTR_SU_Pos)         </span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4"> 5410</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                        (0x2U &lt;&lt; RTC_TSTR_SU_Pos)         </span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a"> 5411</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                        (0x4U &lt;&lt; RTC_TSTR_SU_Pos)         </span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 5412</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                        (0x8U &lt;&lt; RTC_TSTR_SU_Pos)         </span></div><div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 5414</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 5415</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Pos                     (13U)                             </span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Msk                     (0x7U &lt;&lt; RTC_TSDR_WDU_Pos)        </span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                         RTC_TSDR_WDU_Msk                  </span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33"> 5418</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                       (0x1U &lt;&lt; RTC_TSDR_WDU_Pos)        </span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf"> 5419</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                       (0x2U &lt;&lt; RTC_TSDR_WDU_Pos)        </span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f"> 5420</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                       (0x4U &lt;&lt; RTC_TSDR_WDU_Pos)        </span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 5421</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Pos                      (12U)                             </span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 5422</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Msk                      (0x1U &lt;&lt; RTC_TSDR_MT_Pos)         </span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 5423</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                          RTC_TSDR_MT_Msk                   </span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98"> 5424</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Pos                      (8U)                              </span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 5425</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Msk                      (0xFU &lt;&lt; RTC_TSDR_MU_Pos)         </span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7"> 5426</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                          RTC_TSDR_MU_Msk                   </span></div><div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539"> 5427</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                        (0x1U &lt;&lt; RTC_TSDR_MU_Pos)         </span></div><div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 5428</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                        (0x2U &lt;&lt; RTC_TSDR_MU_Pos)         </span></div><div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4"> 5429</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                        (0x4U &lt;&lt; RTC_TSDR_MU_Pos)         </span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 5430</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                        (0x8U &lt;&lt; RTC_TSDR_MU_Pos)         </span></div><div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 5431</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Pos                      (4U)                              </span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 5432</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Msk                      (0x3U &lt;&lt; RTC_TSDR_DT_Pos)         </span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 5433</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                          RTC_TSDR_DT_Msk                   </span></div><div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8"> 5434</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                        (0x1U &lt;&lt; RTC_TSDR_DT_Pos)         </span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 5435</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                        (0x2U &lt;&lt; RTC_TSDR_DT_Pos)         </span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e"> 5436</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Pos                      (0U)                              </span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 5437</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Msk                      (0xFU &lt;&lt; RTC_TSDR_DU_Pos)         </span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 5438</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                          RTC_TSDR_DU_Msk                   </span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c"> 5439</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                        (0x1U &lt;&lt; RTC_TSDR_DU_Pos)         </span></div><div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 5440</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                        (0x2U &lt;&lt; RTC_TSDR_DU_Pos)         </span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a"> 5441</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                        (0x4U &lt;&lt; RTC_TSDR_DU_Pos)         </span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 5442</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                        (0x8U &lt;&lt; RTC_TSDR_DU_Pos)         </span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 5444</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 5445</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Pos                     (0U)                              </span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Msk                     (0xFFFFU &lt;&lt; RTC_TSSSR_SS_Pos)     </span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                         RTC_TSSSR_SS_Msk                  </span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f"> 5448</a></span>&#160;</div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 5449</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9"> 5450</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Pos                    (15U)                             </span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Msk                    (0x1U &lt;&lt; RTC_CALR_CALP_Pos)       </span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                        RTC_CALR_CALP_Msk                 </span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d"> 5453</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Pos                   (14U)                             </span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 5454</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Msk                   (0x1U &lt;&lt; RTC_CALR_CALW8_Pos)      </span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528"> 5455</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8                       RTC_CALR_CALW8_Msk                </span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c"> 5456</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Pos                  (13U)                             </span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 5457</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Msk                  (0x1U &lt;&lt; RTC_CALR_CALW16_Pos)     </span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557"> 5458</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16                      RTC_CALR_CALW16_Msk               </span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9"> 5459</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Pos                    (0U)                              </span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 5460</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Msk                    (0x1FFU &lt;&lt; RTC_CALR_CALM_Pos)     </span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583"> 5461</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                        RTC_CALR_CALM_Msk                 </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6"> 5462</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0                      (0x001U &lt;&lt; RTC_CALR_CALM_Pos)     </span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 5463</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1                      (0x002U &lt;&lt; RTC_CALR_CALM_Pos)     </span></div><div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663"> 5464</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2                      (0x004U &lt;&lt; RTC_CALR_CALM_Pos)     </span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 5465</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3                      (0x008U &lt;&lt; RTC_CALR_CALM_Pos)     </span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 5466</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4                      (0x010U &lt;&lt; RTC_CALR_CALM_Pos)     </span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 5467</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5                      (0x020U &lt;&lt; RTC_CALR_CALM_Pos)     </span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 5468</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6                      (0x040U &lt;&lt; RTC_CALR_CALM_Pos)     </span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 5469</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7                      (0x080U &lt;&lt; RTC_CALR_CALM_Pos)     </span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 5470</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8                      (0x100U &lt;&lt; RTC_CALR_CALM_Pos)     </span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 5472</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 5473</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE_Pos           (18U)                             </span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE_Msk           (0x1U &lt;&lt; RTC_TAFCR_ALARMOUTTYPE_Pos) </span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               RTC_TAFCR_ALARMOUTTYPE_Msk        </span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288c98bc30ac4f55ee038b66deef21eb"> 5476</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Pos              (15U)                             </span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d"> 5477</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Msk              (0x1U &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos) </span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070"> 5478</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS                  RTC_TAFCR_TAMPPUDIS_Msk           </span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46c537f405a4424f17cf6f47a0bdc7c"> 5479</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Pos               (13U)                             </span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"> 5480</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Msk               (0x3U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)  </span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72"> 5481</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH                   RTC_TAFCR_TAMPPRCH_Msk            </span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292"> 5482</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                 (0x1U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)  </span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f"> 5483</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                 (0x2U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)  </span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222"> 5484</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Pos                (11U)                             </span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 5485</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Msk                (0x3U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)   </span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 5486</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT                    RTC_TAFCR_TAMPFLT_Msk             </span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622"> 5487</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0                  (0x1U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)   </span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c"> 5488</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1                  (0x2U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)   </span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67"> 5489</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Pos               (8U)                              </span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 5490</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Msk               (0x7U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)  </span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 5491</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ                   RTC_TAFCR_TAMPFREQ_Msk            </span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd"> 5492</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                 (0x1U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)  </span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb"> 5493</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                 (0x2U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)  </span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1"> 5494</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                 (0x4U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)  </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 5495</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Pos                 (7U)                              </span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 5496</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Msk                 (0x1U &lt;&lt; RTC_TAFCR_TAMPTS_Pos)    </span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 5497</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS                     RTC_TAFCR_TAMPTS_Msk              </span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e4ad22e6610c5c39fbc548b621b244"> 5498</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3TRG_Pos               (6U)                              </span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d"> 5499</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3TRG_Msk               (0x1U &lt;&lt; RTC_TAFCR_TAMP3TRG_Pos)  </span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49"> 5500</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3TRG                   RTC_TAFCR_TAMP3TRG_Msk            </span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21bcc65c63eb34b3fbce7564d54173f7"> 5501</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3E_Pos                 (5U)                              </span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96465e9dd7d9fe1634a5974d944ccfb9"> 5502</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3E_Msk                 (0x1U &lt;&lt; RTC_TAFCR_TAMP3E_Pos)    </span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga890a7b3d51af77fd381528eb6639aaf2"> 5503</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP3E                     RTC_TAFCR_TAMP3E_Msk              </span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03c38317146110f5353828b463ed5970"> 5504</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Pos               (4U)                              </span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade812a8c277de9b3a78e7bd95cbdd237"> 5505</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Msk               (0x1U &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)  </span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8b2b80932b84a1bc7d399fba1a311e"> 5506</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG                   RTC_TAFCR_TAMP2TRG_Msk            </span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d0e27811bd76fcf94c2f802df2a742f"> 5507</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Pos                 (3U)                              </span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852"> 5508</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Msk                 (0x1U &lt;&lt; RTC_TAFCR_TAMP2E_Pos)    </span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d"> 5509</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E                     RTC_TAFCR_TAMP2E_Msk              </span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46ab34c29b3dfa1dc0c3866cb52ce9f"> 5510</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Pos                 (2U)                              </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152"> 5511</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Msk                 (0x1U &lt;&lt; RTC_TAFCR_TAMPIE_Pos)    </span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c"> 5512</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE                     RTC_TAFCR_TAMPIE_Msk              </span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b58fa23a2a04d3a4a46d42fa4673ec5"> 5513</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Pos               (1U)                              </span></div><div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48"> 5514</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Msk               (0x1U &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)  </span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085"> 5515</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG                   RTC_TAFCR_TAMP1TRG_Msk            </span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6904e60d49c241ecb2347a3da9df8054"> 5516</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Pos                 (0U)                              </span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02"> 5517</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Msk                 (0x1U &lt;&lt; RTC_TAFCR_TAMP1E_Pos)    </span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33"> 5518</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E                     RTC_TAFCR_TAMP1E_Msk              </span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae207869690b2ec429b0422006ecae9ee"> 5519</a></span>&#160;</div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb"> 5520</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852"> 5521</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos              (24U)                             </span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk              (0xFU &lt;&lt; RTC_ALRMASSR_MASKSS_Pos) </span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS                  RTC_ALRMASSR_MASKSS_Msk           </span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63"> 5524</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0                (0x1U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos) </span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936"> 5525</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1                (0x2U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos) </span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c"> 5526</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2                (0x4U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos) </span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 5527</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3                (0x8U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos) </span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 5528</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Pos                  (0U)                              </span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 5529</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Msk                  (0x7FFFU &lt;&lt; RTC_ALRMASSR_SS_Pos)  </span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 5530</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS                      RTC_ALRMASSR_SS_Msk               </span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be"> 5531</a></span>&#160;</div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229"> 5532</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203"> 5533</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos              (24U)                             </span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk              (0xFU &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos) </span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS                  RTC_ALRMBSSR_MASKSS_Msk           </span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a"> 5536</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0                (0x1U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos) </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f"> 5537</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1                (0x2U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos) </span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244"> 5538</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2                (0x4U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos) </span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 5539</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3                (0x8U &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos) </span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 5540</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos                  (0U)                              </span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 5541</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk                  (0x7FFFU &lt;&lt; RTC_ALRMBSSR_SS_Pos)  </span></div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 5542</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS                      RTC_ALRMBSSR_SS_Msk               </span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76"> 5543</a></span>&#160;</div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe"> 5544</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305"> 5545</a></span>&#160;<span class="preprocessor">#define RTC_BKP0R_Pos                        (0U)                              </span></div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor">#define RTC_BKP0R_Msk                        (0xFFFFFFFFU &lt;&lt; RTC_BKP0R_Pos)    </span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#define RTC_BKP0R                            RTC_BKP0R_Msk                     </span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186"> 5548</a></span>&#160;</div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b"> 5549</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59"> 5550</a></span>&#160;<span class="preprocessor">#define RTC_BKP1R_Pos                        (0U)                              </span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">#define RTC_BKP1R_Msk                        (0xFFFFFFFFU &lt;&lt; RTC_BKP1R_Pos)    </span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="preprocessor">#define RTC_BKP1R                            RTC_BKP1R_Msk                     </span></div><div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75"> 5553</a></span>&#160;</div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686"> 5554</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56"> 5555</a></span>&#160;<span class="preprocessor">#define RTC_BKP2R_Pos                        (0U)                              </span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define RTC_BKP2R_Msk                        (0xFFFFFFFFU &lt;&lt; RTC_BKP2R_Pos)    </span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define RTC_BKP2R                            RTC_BKP2R_Msk                     </span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388"> 5558</a></span>&#160;</div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1"> 5559</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89"> 5560</a></span>&#160;<span class="preprocessor">#define RTC_BKP3R_Pos                        (0U)                              </span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define RTC_BKP3R_Msk                        (0xFFFFFFFFU &lt;&lt; RTC_BKP3R_Pos)    </span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define RTC_BKP3R                            RTC_BKP3R_Msk                     </span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483"> 5563</a></span>&#160;</div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf"> 5564</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div><div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841"> 5565</a></span>&#160;<span class="preprocessor">#define RTC_BKP4R_Pos                        (0U)                              </span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor">#define RTC_BKP4R_Msk                        (0xFFFFFFFFU &lt;&lt; RTC_BKP4R_Pos)    </span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">#define RTC_BKP4R                            RTC_BKP4R_Msk                     </span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349"> 5568</a></span>&#160;</div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab"> 5569</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c"> 5570</a></span>&#160;<span class="preprocessor">#define RTC_BKP5R_Pos                        (0U)                              </span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define RTC_BKP5R_Msk                        (0xFFFFFFFFU &lt;&lt; RTC_BKP5R_Pos)    </span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define RTC_BKP5R                            RTC_BKP5R_Msk                     </span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga025745144302ad1dd444f09687634674"> 5573</a></span>&#160;</div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190"> 5574</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c"> 5575</a></span>&#160;<span class="preprocessor">#define RTC_BKP6R_Pos                        (0U)                              </span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor">#define RTC_BKP6R_Msk                        (0xFFFFFFFFU &lt;&lt; RTC_BKP6R_Pos)    </span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define RTC_BKP6R                            RTC_BKP6R_Msk                     </span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e7347300206d08a294ba300b9dcdfd"> 5578</a></span>&#160;</div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32"> 5579</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b"> 5580</a></span>&#160;<span class="preprocessor">#define RTC_BKP7R_Pos                        (0U)                              </span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define RTC_BKP7R_Msk                        (0xFFFFFFFFU &lt;&lt; RTC_BKP7R_Pos)    </span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#define RTC_BKP7R                            RTC_BKP7R_Msk                     </span></div><div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37f3f4b5f12182f8fd48431c5b5d9fb"> 5583</a></span>&#160;</div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79"> 5584</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731"> 5585</a></span>&#160;<span class="preprocessor">#define RTC_BKP8R_Pos                        (0U)                              </span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define RTC_BKP8R_Msk                        (0xFFFFFFFFU &lt;&lt; RTC_BKP8R_Pos)    </span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor">#define RTC_BKP8R                            RTC_BKP8R_Msk                     </span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a01cc89fbe70d722025ba445143da77"> 5588</a></span>&#160;</div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544"> 5589</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82"> 5590</a></span>&#160;<span class="preprocessor">#define RTC_BKP9R_Pos                        (0U)                              </span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor">#define RTC_BKP9R_Msk                        (0xFFFFFFFFU &lt;&lt; RTC_BKP9R_Pos)    </span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define RTC_BKP9R                            RTC_BKP9R_Msk                     </span></div><div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf98c5146f622b5e7a9aef16b75f0a76f"> 5593</a></span>&#160;</div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8"> 5594</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"> 5595</a></span>&#160;<span class="preprocessor">#define RTC_BKP10R_Pos                       (0U)                              </span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor">#define RTC_BKP10R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP10R_Pos)   </span></div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="preprocessor">#define RTC_BKP10R                           RTC_BKP10R_Msk                    </span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a6b8b6fd6e38bcbb396de36791b97d"> 5598</a></span>&#160;</div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f"> 5599</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0"> 5600</a></span>&#160;<span class="preprocessor">#define RTC_BKP11R_Pos                       (0U)                              </span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define RTC_BKP11R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP11R_Pos)   </span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor">#define RTC_BKP11R                           RTC_BKP11R_Msk                    </span></div><div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f7a489ec11b5547afa3470d76ea62a"> 5603</a></span>&#160;</div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31"> 5604</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7"> 5605</a></span>&#160;<span class="preprocessor">#define RTC_BKP12R_Pos                       (0U)                              </span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define RTC_BKP12R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP12R_Pos)   </span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define RTC_BKP12R                           RTC_BKP12R_Msk                    </span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e64139e8db6dcca0efbb9e3a4e6a524"> 5608</a></span>&#160;</div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888"> 5609</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b"> 5610</a></span>&#160;<span class="preprocessor">#define RTC_BKP13R_Pos                       (0U)                              </span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor">#define RTC_BKP13R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP13R_Pos)   </span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define RTC_BKP13R                           RTC_BKP13R_Msk                    </span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga704dac9c54b7afd7e51c026ef0093eed"> 5613</a></span>&#160;</div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e"> 5614</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d"> 5615</a></span>&#160;<span class="preprocessor">#define RTC_BKP14R_Pos                       (0U)                              </span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="preprocessor">#define RTC_BKP14R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP14R_Pos)   </span></div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor">#define RTC_BKP14R                           RTC_BKP14R_Msk                    </span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35ea3d3c00bb891b7702428ab6b13526"> 5618</a></span>&#160;</div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86"> 5619</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0"> 5620</a></span>&#160;<span class="preprocessor">#define RTC_BKP15R_Pos                       (0U)                              </span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor">#define RTC_BKP15R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP15R_Pos)   </span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">#define RTC_BKP15R                           RTC_BKP15R_Msk                    </span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab300e7778a3b5f5e69b9e3c6a2f00244"> 5623</a></span>&#160;</div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee"> 5624</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div><div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863"> 5625</a></span>&#160;<span class="preprocessor">#define RTC_BKP16R_Pos                       (0U)                              </span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define RTC_BKP16R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP16R_Pos)   </span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define RTC_BKP16R                           RTC_BKP16R_Msk                    </span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a577b0955f75ea83804f5d16b7361a"> 5628</a></span>&#160;</div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a"> 5629</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0add0c768094f0de71bb4e50fbcce6e"> 5630</a></span>&#160;<span class="preprocessor">#define RTC_BKP17R_Pos                       (0U)                              </span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor">#define RTC_BKP17R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP17R_Pos)   </span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define RTC_BKP17R                           RTC_BKP17R_Msk                    </span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6036f283574a87f4d27610040c53eb1e"> 5633</a></span>&#160;</div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05"> 5634</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga059aaedb55963f39e8724d50d55d5282"> 5635</a></span>&#160;<span class="preprocessor">#define RTC_BKP18R_Pos                       (0U)                              </span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor">#define RTC_BKP18R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP18R_Pos)   </span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define RTC_BKP18R                           RTC_BKP18R_Msk                    </span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55ca335d5c133a1b773affcb87e421c"> 5638</a></span>&#160;</div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667"> 5639</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66154eb091275e87a4bd53e87ef9214e"> 5640</a></span>&#160;<span class="preprocessor">#define RTC_BKP19R_Pos                       (0U)                              </span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define RTC_BKP19R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP19R_Pos)   </span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor">#define RTC_BKP19R                           RTC_BKP19R_Msk                    </span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eee6977105e1d1972deedeeb87efe2c"> 5643</a></span>&#160;</div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1"> 5644</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP20R register  ***************/</span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4c31e33d851fde2715059ea28dac6f"> 5645</a></span>&#160;<span class="preprocessor">#define RTC_BKP20R_Pos                       (0U)                              </span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define RTC_BKP20R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP20R_Pos)   </span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor">#define RTC_BKP20R                           RTC_BKP20R_Msk                    </span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeec737badc73463bb49a095a48d67bc2"> 5648</a></span>&#160;</div><div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8b5f19073a66dcee2eaca0c90923b50"> 5649</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP21R register  ***************/</span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557a1b70122ed12292c1f816028f2d83"> 5650</a></span>&#160;<span class="preprocessor">#define RTC_BKP21R_Pos                       (0U)                              </span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor">#define RTC_BKP21R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP21R_Pos)   </span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define RTC_BKP21R                           RTC_BKP21R_Msk                    </span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7e16114a41934fbf014626b0fe7c0f5"> 5653</a></span>&#160;</div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecfa2f5cd0f514b1398e458bb5fc886"> 5654</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP22R register  ***************/</span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60ae069ac90beeb733c4620b17f45fe8"> 5655</a></span>&#160;<span class="preprocessor">#define RTC_BKP22R_Pos                       (0U)                              </span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define RTC_BKP22R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP22R_Pos)   </span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define RTC_BKP22R                           RTC_BKP22R_Msk                    </span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga604724e60c084c1bd385ee8b656972d1"> 5658</a></span>&#160;</div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7c7c67e5da8197c53cdafa2ff254160"> 5659</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP23R register  ***************/</span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga568e2225a3b5c5666a729a17189648a3"> 5660</a></span>&#160;<span class="preprocessor">#define RTC_BKP23R_Pos                       (0U)                              </span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define RTC_BKP23R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP23R_Pos)   </span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define RTC_BKP23R                           RTC_BKP23R_Msk                    </span></div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf3d3ad284ef118a7afa39674df0fd1"> 5663</a></span>&#160;</div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf14790c23a043d02c4634985264dfd2f"> 5664</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP24R register  ***************/</span></div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e40cb790b7431f723d5caec93d3cfc"> 5665</a></span>&#160;<span class="preprocessor">#define RTC_BKP24R_Pos                       (0U)                              </span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor">#define RTC_BKP24R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP24R_Pos)   </span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor">#define RTC_BKP24R                           RTC_BKP24R_Msk                    </span></div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafa647a1ceccf1ccb88dd8b33f91aa15"> 5668</a></span>&#160;</div><div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2dd76626ef5b916473f3d74b2000c5e"> 5669</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP25R register  ***************/</span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e457275021edcaba95f52d7566ee16"> 5670</a></span>&#160;<span class="preprocessor">#define RTC_BKP25R_Pos                       (0U)                              </span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define RTC_BKP25R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP25R_Pos)   </span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define RTC_BKP25R                           RTC_BKP25R_Msk                    </span></div><div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa31121083fadc9db5abcad490d293f3a"> 5673</a></span>&#160;</div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a0c53403a0c62c71fec1de162c4c9a"> 5674</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP26R register  ***************/</span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8257964f1f6451fd00400415480bf89c"> 5675</a></span>&#160;<span class="preprocessor">#define RTC_BKP26R_Pos                       (0U)                              </span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define RTC_BKP26R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP26R_Pos)   </span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor">#define RTC_BKP26R                           RTC_BKP26R_Msk                    </span></div><div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c26c5224ba41f7cac96b3a1f507605"> 5678</a></span>&#160;</div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga859f3b1aa74472f46601499d01f9dcd7"> 5679</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP27R register  ***************/</span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35d06ba20491492c8f98d1bee11144c9"> 5680</a></span>&#160;<span class="preprocessor">#define RTC_BKP27R_Pos                       (0U)                              </span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define RTC_BKP27R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP27R_Pos)   </span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define RTC_BKP27R                           RTC_BKP27R_Msk                    </span></div><div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga879711d7736399ef4b902b9f1bf4c5b6"> 5683</a></span>&#160;</div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada28f0d813aa2126009ecb2cb2a609b9"> 5684</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP28R register  ***************/</span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f341f31bf0ae28240b71994c2752766"> 5685</a></span>&#160;<span class="preprocessor">#define RTC_BKP28R_Pos                       (0U)                              </span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define RTC_BKP28R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP28R_Pos)   </span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor">#define RTC_BKP28R                           RTC_BKP28R_Msk                    </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72e1f99d44355850668438fc2a95d36"> 5688</a></span>&#160;</div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga333796bde935736450d94b4127801eab"> 5689</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP29R register  ***************/</span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8c2a2e55941ecf3e1571969310993a"> 5690</a></span>&#160;<span class="preprocessor">#define RTC_BKP29R_Pos                       (0U)                              </span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define RTC_BKP29R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP29R_Pos)   </span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define RTC_BKP29R                           RTC_BKP29R_Msk                    </span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad92fe45d92c458f93b20bc1fdf04867e"> 5693</a></span>&#160;</div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ab1e15c7f06179a39265ce4ee573c4b"> 5694</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP30R register  ***************/</span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c9d5556c654f13b2eefba1f1b556d0"> 5695</a></span>&#160;<span class="preprocessor">#define RTC_BKP30R_Pos                       (0U)                              </span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#define RTC_BKP30R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP30R_Pos)   </span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define RTC_BKP30R                           RTC_BKP30R_Msk                    </span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga730f9cc24b11fdcb6dd00bd2001009d7"> 5698</a></span>&#160;</div><div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7968c29d465d088120c8307a66f19e31"> 5699</a></span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP31R register  ***************/</span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99266fb92cace8daf6cdc0271ec0471c"> 5700</a></span>&#160;<span class="preprocessor">#define RTC_BKP31R_Pos                       (0U)                              </span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define RTC_BKP31R_Msk                       (0xFFFFFFFFU &lt;&lt; RTC_BKP31R_Pos)   </span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define RTC_BKP31R                           RTC_BKP31R_Msk                    </span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab769fd117abe49bbdbf29263dc6bc077"> 5703</a></span>&#160;</div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga720a52ec33ec62ce994f2f31d6a91b70"> 5704</a></span>&#160;<span class="comment">/******************** Number of backup registers ******************************/</span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4a6af93f8286429d9f388dab8de1ad"> 5705</a></span>&#160;<span class="preprocessor">#define RTC_BKP_NUMBER 32</span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;</div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584"> 5708</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="comment">/*                     Serial Peripheral Interface (SPI)                      */</span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;</div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F3 serie)</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define SPI_I2S_SUPPORT    </span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;</div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4758fe671118c1c69fafdf728d70aa1"> 5719</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Pos                    (0U)                               </span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Msk                    (0x1U &lt;&lt; SPI_CR1_CPHA_Pos)         </span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA                        SPI_CR1_CPHA_Msk                   </span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a"> 5722</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Pos                    (1U)                               </span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 5723</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Msk                    (0x1U &lt;&lt; SPI_CR1_CPOL_Pos)         </span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 5724</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL                        SPI_CR1_CPOL_Msk                   </span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be"> 5725</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Pos                    (2U)                               </span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 5726</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Msk                    (0x1U &lt;&lt; SPI_CR1_MSTR_Pos)         </span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 5727</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR                        SPI_CR1_MSTR_Msk                   </span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 5729</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Pos                      (3U)                               </span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 5730</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Msk                      (0x7U &lt;&lt; SPI_CR1_BR_Pos)           </span></div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define SPI_CR1_BR                          SPI_CR1_BR_Msk                     </span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9"> 5732</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_0                        (0x1U &lt;&lt; SPI_CR1_BR_Pos)           </span></div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 5733</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_1                        (0x2U &lt;&lt; SPI_CR1_BR_Pos)           </span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 5734</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_2                        (0x4U &lt;&lt; SPI_CR1_BR_Pos)           </span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 5736</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Pos                     (6U)                               </span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 5737</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Msk                     (0x1U &lt;&lt; SPI_CR1_SPE_Pos)          </span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE                         SPI_CR1_SPE_Msk                    </span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284"> 5739</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos                (7U)                               </span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 5740</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk                (0x1U &lt;&lt; SPI_CR1_LSBFIRST_Pos)     </span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 5741</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST                    SPI_CR1_LSBFIRST_Msk               </span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27"> 5742</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Pos                     (8U)                               </span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 5743</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Msk                     (0x1U &lt;&lt; SPI_CR1_SSI_Pos)          </span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 5744</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI                         SPI_CR1_SSI_Msk                    </span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e"> 5745</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Pos                     (9U)                               </span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 5746</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Msk                     (0x1U &lt;&lt; SPI_CR1_SSM_Pos)          </span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 5747</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM                         SPI_CR1_SSM_Msk                    </span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c"> 5748</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Pos                  (10U)                              </span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 5749</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Msk                  (0x1U &lt;&lt; SPI_CR1_RXONLY_Pos)       </span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 5750</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY                      SPI_CR1_RXONLY_Msk                 </span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b"> 5751</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Pos                     (11U)                              </span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 5752</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Msk                     (0x1U &lt;&lt; SPI_CR1_DFF_Pos)          </span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 5753</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF                         SPI_CR1_DFF_Msk                    </span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5290662db14690d4bcf30ed9e4694462"> 5754</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos                 (12U)                              </span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46"> 5755</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk                 (0x1U &lt;&lt; SPI_CR1_CRCNEXT_Pos)      </span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 5756</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT                     SPI_CR1_CRCNEXT_Msk                </span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7"> 5757</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Pos                   (13U)                              </span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 5758</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Msk                   (0x1U &lt;&lt; SPI_CR1_CRCEN_Pos)        </span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 5759</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN                       SPI_CR1_CRCEN_Msk                  </span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac"> 5760</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Pos                  (14U)                              </span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 5761</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Msk                  (0x1U &lt;&lt; SPI_CR1_BIDIOE_Pos)       </span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 5762</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE                      SPI_CR1_BIDIOE_Msk                 </span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d"> 5763</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos                (15U)                              </span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 5764</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk                (0x1U &lt;&lt; SPI_CR1_BIDIMODE_Pos)     </span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 5765</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE                    SPI_CR1_BIDIMODE_Msk               </span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 5767</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 5768</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos                 (0U)                               </span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk                 (0x1U &lt;&lt; SPI_CR2_RXDMAEN_Pos)      </span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN                     SPI_CR2_RXDMAEN_Msk                </span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021"> 5771</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos                 (1U)                               </span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 5772</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk                 (0x1U &lt;&lt; SPI_CR2_TXDMAEN_Pos)      </span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 5773</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN                     SPI_CR2_TXDMAEN_Msk                </span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81"> 5774</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Pos                    (2U)                               </span></div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 5775</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Msk                    (0x1U &lt;&lt; SPI_CR2_SSOE_Pos)         </span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 5776</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE                        SPI_CR2_SSOE_Msk                   </span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896"> 5777</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Pos                     (4U)                               </span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 5778</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Msk                     (0x1U &lt;&lt; SPI_CR2_FRF_Pos)          </span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 5779</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF                         SPI_CR2_FRF_Msk                    </span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222"> 5780</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Pos                   (5U)                               </span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 5781</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Msk                   (0x1U &lt;&lt; SPI_CR2_ERRIE_Pos)        </span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 5782</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE                       SPI_CR2_ERRIE_Msk                  </span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7"> 5783</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Pos                  (6U)                               </span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 5784</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Msk                  (0x1U &lt;&lt; SPI_CR2_RXNEIE_Pos)       </span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 5785</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE                      SPI_CR2_RXNEIE_Msk                 </span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971"> 5786</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Pos                   (7U)                               </span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 5787</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Msk                   (0x1U &lt;&lt; SPI_CR2_TXEIE_Pos)        </span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 5788</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE                       SPI_CR2_TXEIE_Msk                  </span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 5790</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 5791</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Pos                     (0U)                               </span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Msk                     (0x1U &lt;&lt; SPI_SR_RXNE_Pos)          </span></div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE                         SPI_SR_RXNE_Msk                    </span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b"> 5794</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Pos                      (1U)                               </span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 5795</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Msk                      (0x1U &lt;&lt; SPI_SR_TXE_Pos)           </span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 5796</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE                          SPI_SR_TXE_Msk                     </span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d"> 5797</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Pos                   (2U)                               </span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 5798</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Msk                   (0x1U &lt;&lt; SPI_SR_CHSIDE_Pos)        </span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 5799</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE                       SPI_SR_CHSIDE_Msk                  </span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c"> 5800</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Pos                      (3U)                               </span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 5801</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Msk                      (0x1U &lt;&lt; SPI_SR_UDR_Pos)           </span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 5802</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR                          SPI_SR_UDR_Msk                     </span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0"> 5803</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Pos                   (4U)                               </span></div><div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 5804</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Msk                   (0x1U &lt;&lt; SPI_SR_CRCERR_Pos)        </span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 5805</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR                       SPI_SR_CRCERR_Msk                  </span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c"> 5806</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Pos                     (5U)                               </span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 5807</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Msk                     (0x1U &lt;&lt; SPI_SR_MODF_Pos)          </span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 5808</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF                         SPI_SR_MODF_Msk                    </span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73"> 5809</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Pos                      (6U)                               </span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 5810</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Msk                      (0x1U &lt;&lt; SPI_SR_OVR_Pos)           </span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 5811</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR                          SPI_SR_OVR_Msk                     </span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be"> 5812</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Pos                      (7U)                               </span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 5813</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Msk                      (0x1U &lt;&lt; SPI_SR_BSY_Pos)           </span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 5814</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY                          SPI_SR_BSY_Msk                     </span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8"> 5815</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Pos                      (8U)                               </span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 5816</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Msk                      (0x1U &lt;&lt; SPI_SR_FRE_Pos)           </span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 5817</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE                          SPI_SR_FRE_Msk                     </span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 5819</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 5820</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR_Pos                       (0U)                               </span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Msk                       (0xFFFFU &lt;&lt; SPI_DR_DR_Pos)         </span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="preprocessor">#define SPI_DR_DR                           SPI_DR_DR_Msk                      </span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966"> 5824</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 5825</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos               (0U)                               </span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk               (0xFFFFU &lt;&lt; SPI_CRCPR_CRCPOLY_Pos) </span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY                   SPI_CRCPR_CRCPOLY_Msk              </span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056"> 5829</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 5830</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos                (0U)                               </span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk                (0xFFFFU &lt;&lt; SPI_RXCRCR_RXCRC_Pos)  </span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC                    SPI_RXCRCR_RXCRC_Msk               </span></div><div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 5834</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 5835</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos                (0U)                               </span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk                (0xFFFFU &lt;&lt; SPI_TXCRCR_TXCRC_Pos)  </span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC                    SPI_TXCRCR_TXCRC_Msk               </span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 5839</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 5840</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos               (0U)                               </span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk               (0x1U &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)    </span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN                   SPI_I2SCFGR_CHLEN_Msk              </span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 5844</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos              (1U)                               </span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 5845</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk              (0x3U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)   </span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN                  SPI_I2SCFGR_DATLEN_Msk             </span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66"> 5847</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0                (0x1U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)   </span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169"> 5848</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1                (0x2U &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)   </span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 5850</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos               (3U)                               </span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 5851</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk               (0x1U &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)    </span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL                   SPI_I2SCFGR_CKPOL_Msk              </span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 5854</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos              (4U)                               </span></div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 5855</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk              (0x3U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)   </span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD                  SPI_I2SCFGR_I2SSTD_Msk             </span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986"> 5857</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0                (0x1U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)   </span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 5858</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1                (0x2U &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)   </span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 5860</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos             (7U)                               </span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 5861</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk             (0x1U &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)  </span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC                 SPI_I2SCFGR_PCMSYNC_Msk            </span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 5864</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos              (8U)                               </span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 5865</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk              (0x3U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)   </span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG                  SPI_I2SCFGR_I2SCFG_Msk             </span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619"> 5867</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0                (0x1U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)   </span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 5868</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1                (0x2U &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)   </span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 5870</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos                (10U)                              </span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 5871</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk                (0x1U &lt;&lt; SPI_I2SCFGR_I2SE_Pos)     </span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE                    SPI_I2SCFGR_I2SE_Msk               </span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3"> 5873</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos              (11U)                              </span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 5874</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk              (0x1U &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)   </span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 5875</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD                  SPI_I2SCFGR_I2SMOD_Msk             </span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 5877</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 5878</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos                (0U)                               </span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk                (0xFFU &lt;&lt; SPI_I2SPR_I2SDIV_Pos)    </span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV                    SPI_I2SPR_I2SDIV_Msk               </span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa"> 5881</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Pos                   (8U)                               </span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 5882</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Msk                   (0x1U &lt;&lt; SPI_I2SPR_ODD_Pos)        </span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 5883</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD                       SPI_I2SPR_ODD_Msk                  </span></div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9"> 5884</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos                 (9U)                               </span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 5885</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk                 (0x1U &lt;&lt; SPI_I2SPR_MCKOE_Pos)      </span></div><div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 5886</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE                     SPI_I2SPR_MCKOE_Msk                </span></div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4"> 5888</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 5889</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="comment">/*                       System Configuration (SYSCFG)                        */</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_MEMRMP register  ****************/</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Pos      (0U)                                   </span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Msk      (0x3U &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)   </span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE          SYSCFG_MEMRMP_MEM_MODE_Msk             </span></div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20a445ef41a942b3ec617cfce8297931"> 5897</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0        (0x1U &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)   </span></div><div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d"> 5898</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1        (0x2U &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos)   </span></div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258"> 5899</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE_Pos     (8U)                                   </span></div><div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b"> 5900</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE_Msk     (0x3U &lt;&lt; SYSCFG_MEMRMP_BOOT_MODE_Pos)  </span></div><div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be"> 5901</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE         SYSCFG_MEMRMP_BOOT_MODE_Msk            </span></div><div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad5bfeb0e7a2d14881cf7387aede4a"> 5902</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE_0       (0x1U &lt;&lt; SYSCFG_MEMRMP_BOOT_MODE_Pos)  </span></div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f58de6616645ffb257308a81db67e12"> 5903</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_BOOT_MODE_1       (0x2U &lt;&lt; SYSCFG_MEMRMP_BOOT_MODE_Pos)  </span></div><div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3aac746e615c3eb9681d6561ca8b1d2"> 5905</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_PMC register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa10e1a3a5f7c6fd4a6f53c3c9b38945"> 5906</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_USB_PU_Pos           (0U)                                   </span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_USB_PU_Msk           (0x1U &lt;&lt; SYSCFG_PMC_USB_PU_Pos)        </span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define SYSCFG_PMC_USB_PU               SYSCFG_PMC_USB_PU_Msk                  </span></div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6bfb1f37dd69f4ca69ab8e75a4169f6"> 5909</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_LCD_CAPA_Pos         (1U)                                   </span></div><div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078f09c6dde4ca527471e64eff9f0759"> 5910</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_LCD_CAPA_Msk         (0x1FU &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)     </span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeacd458ca5466228f2f21c66253a9f5e"> 5911</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_LCD_CAPA             SYSCFG_PMC_LCD_CAPA_Msk                </span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e99ff70d6babdbebdb1ff04c39c251"> 5912</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_LCD_CAPA_0           (0x01U &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)     </span></div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddd8554f54991bcab155a1f04d086c7"> 5913</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_LCD_CAPA_1           (0x02U &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)     </span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eb99908abb0838a4465b3d9d7e16fae"> 5914</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_LCD_CAPA_2           (0x04U &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)     </span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60d2283504fb344923e212f8aeecc65"> 5915</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_LCD_CAPA_3           (0x08U &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)     </span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc5f9d65efe8f3735e708d8a5a36964d"> 5916</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_LCD_CAPA_4           (0x10U &lt;&lt; SYSCFG_PMC_LCD_CAPA_Pos)     </span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e4e126e451878c2a3285d8fd5bea55"> 5918</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a2273950415c30e6008800c10bacde3"> 5919</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos        (0U)                                   </span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk        (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos)     </span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            SYSCFG_EXTICR1_EXTI0_Msk               </span></div><div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8"> 5922</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos        (4U)                                   </span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 5923</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk        (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos)     </span></div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 5924</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            SYSCFG_EXTICR1_EXTI1_Msk               </span></div><div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af"> 5925</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos        (8U)                                   </span></div><div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 5926</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk        (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos)     </span></div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 5927</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            SYSCFG_EXTICR1_EXTI2_Msk               </span></div><div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457"> 5928</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos        (12U)                                  </span></div><div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545"> 5929</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk        (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos)     </span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 5930</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            SYSCFG_EXTICR1_EXTI3_Msk               </span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA         (0x00000000U)                          </span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB         (0x00000001U)                          </span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC         (0x00000002U)                          </span></div><div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 5938</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD         (0x00000003U)                          </span></div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 5939</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE         (0x00000004U)                          </span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 5940</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH         (0x00000005U)                          </span></div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 5941</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF         (0x00000006U)                          </span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef"> 5942</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PG         (0x00000007U)                          </span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA         (0x00000000U)                          </span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB         (0x00000010U)                          </span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC         (0x00000020U)                          </span></div><div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 5950</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD         (0x00000030U)                          </span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 5951</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE         (0x00000040U)                          </span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 5952</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH         (0x00000050U)                          </span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 5953</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF         (0x00000060U)                          </span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6"> 5954</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PG         (0x00000070U)                          </span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA         (0x00000000U)                          </span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB         (0x00000100U)                          </span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC         (0x00000200U)                          </span></div><div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 5962</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD         (0x00000300U)                          </span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 5963</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE         (0x00000400U)                          </span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 5964</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH         (0x00000500U)                          </span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 5965</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF         (0x00000600U)                          </span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618"> 5966</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PG         (0x00000700U)                          </span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA         (0x00000000U)                          </span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB         (0x00001000U)                          </span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC         (0x00002000U)                          </span></div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 5974</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD         (0x00003000U)                          </span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 5975</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE         (0x00004000U)                          </span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 5976</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF         (0x00003000U)                          </span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202"> 5977</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PG         (0x00004000U)                          </span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71"> 5979</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5"> 5980</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos        (0U)                                   </span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk        (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos)     </span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            SYSCFG_EXTICR2_EXTI4_Msk               </span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174"> 5983</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos        (4U)                                   </span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 5984</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk        (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos)     </span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 5985</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            SYSCFG_EXTICR2_EXTI5_Msk               </span></div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314"> 5986</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos        (8U)                                   </span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656"> 5987</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk        (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos)     </span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 5988</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            SYSCFG_EXTICR2_EXTI6_Msk               </span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893"> 5989</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos        (12U)                                  </span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 5990</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk        (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos)     </span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 5991</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            SYSCFG_EXTICR2_EXTI7_Msk               </span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA         (0x00000000U)                          </span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB         (0x00000001U)                          </span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC         (0x00000002U)                          </span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 5999</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD         (0x00000003U)                          </span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 6000</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE         (0x00000004U)                          </span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 6001</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF         (0x00000006U)                          </span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642"> 6002</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PG         (0x00000007U)                          </span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA         (0x00000000U)                          </span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB         (0x00000010U)                          </span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC         (0x00000020U)                          </span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 6010</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD         (0x00000030U)                          </span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 6011</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE         (0x00000040U)                          </span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 6012</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF         (0x00000060U)                          </span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 6013</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PG         (0x00000070U)                          </span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA         (0x00000000U)                          </span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB         (0x00000100U)                          </span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC         (0x00000200U)                          </span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 6021</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD         (0x00000300U)                          </span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 6022</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE         (0x00000400U)                          </span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 6023</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF         (0x00000600U)                          </span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc"> 6024</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PG         (0x00000700U)                          </span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA         (0x00000000U)                          </span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB         (0x00001000U)                          </span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC         (0x00002000U)                          </span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 6032</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD         (0x00003000U)                          </span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 6033</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE         (0x00004000U)                          </span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 6034</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF         (0x00006000U)                          </span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 6035</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PG         (0x00007000U)                          </span></div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4"> 6037</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539"> 6038</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos        (0U)                                   </span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk        (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos)     </span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            SYSCFG_EXTICR3_EXTI8_Msk               </span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035"> 6041</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos        (4U)                                   </span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673"> 6042</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk        (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos)     </span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 6043</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            SYSCFG_EXTICR3_EXTI9_Msk               </span></div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53"> 6044</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos       (8U)                                   </span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 6045</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk       (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos)    </span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 6046</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           SYSCFG_EXTICR3_EXTI10_Msk              </span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba"> 6047</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos       (12U)                                  </span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4"> 6048</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk       (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos)    </span></div><div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 6049</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           SYSCFG_EXTICR3_EXTI11_Msk              </span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA         (0x00000000U)                          </span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB         (0x00000001U)                          </span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC         (0x00000002U)                          </span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 6057</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD         (0x00000003U)                          </span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 6058</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE         (0x00000004U)                          </span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 6059</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF         (0x00000006U)                          </span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3"> 6060</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PG         (0x00000007U)                          </span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA         (0x00000000U)                          </span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB         (0x00000010U)                          </span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC         (0x00000020U)                          </span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 6068</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD         (0x00000030U)                          </span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 6069</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE         (0x00000040U)                          </span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 6070</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF         (0x00000060U)                          </span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 6071</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PG         (0x00000070U)                          </span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA        (0x00000000U)                          </span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB        (0x00000100U)                          </span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC        (0x00000200U)                          </span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 6079</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD        (0x00000300U)                          </span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 6080</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE        (0x00000400U)                          </span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 6081</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF        (0x00000600U)                          </span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79"> 6082</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PG        (0x00000700U)                          </span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA        (0x00000000U)                          </span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB        (0x00001000U)                          </span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC        (0x00002000U)                          </span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 6090</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD        (0x00003000U)                          </span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 6091</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE        (0x00004000U)                          </span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 6092</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF        (0x00006000U)                          </span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d"> 6093</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PG        (0x00007000U)                          </span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64"> 6095</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3"> 6096</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos       (0U)                                   </span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk       (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos)    </span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           SYSCFG_EXTICR4_EXTI12_Msk              </span></div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e"> 6099</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos       (4U)                                   </span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 6100</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk       (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos)    </span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 6101</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           SYSCFG_EXTICR4_EXTI13_Msk              </span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc"> 6102</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos       (8U)                                   </span></div><div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656"> 6103</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk       (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos)    </span></div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 6104</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           SYSCFG_EXTICR4_EXTI14_Msk              </span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5"> 6105</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos       (12U)                                  </span></div><div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 6106</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk       (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos)    </span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 6107</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           SYSCFG_EXTICR4_EXTI15_Msk              </span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA        (0x00000000U)                          </span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB        (0x00000001U)                          </span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC        (0x00000002U)                          </span></div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 6115</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD        (0x00000003U)                          </span></div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 6116</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE        (0x00000004U)                          </span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 6117</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF        (0x00000006U)                          </span></div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 6118</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PG        (0x00000007U)                          </span></div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA        (0x00000000U)                          </span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB        (0x00000010U)                          </span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC        (0x00000020U)                          </span></div><div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 6126</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD        (0x00000030U)                          </span></div><div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 6127</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE        (0x00000040U)                          </span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 6128</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF        (0x00000060U)                          </span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c"> 6129</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PG        (0x00000070U)                          </span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA        (0x00000000U)                          </span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB        (0x00000100U)                          </span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC        (0x00000200U)                          </span></div><div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 6137</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD        (0x00000300U)                          </span></div><div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 6138</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE        (0x00000400U)                          </span></div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 6139</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF        (0x00000600U)                          </span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 6140</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PG        (0x00000700U)                          </span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA        (0x00000000U)                          </span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB        (0x00001000U)                          </span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC        (0x00002000U)                          </span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 6148</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD        (0x00003000U)                          </span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 6149</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE        (0x00004000U)                          </span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 6150</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF        (0x00006000U)                          </span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885"> 6151</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PG        (0x00007000U)                          </span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54"> 6153</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b"> 6154</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="comment">/*                       Routing Interface (RI)                               */</span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;</div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="comment">/********************  Bit definition for RI_ICR register  ********************/</span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define RI_ICR_IC1OS_Pos                (0U)                                   </span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define RI_ICR_IC1OS_Msk                (0xFU &lt;&lt; RI_ICR_IC1OS_Pos)             </span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define RI_ICR_IC1OS                    RI_ICR_IC1OS_Msk                       </span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bb5497b7349eb0a5b77036d09aa0abd"> 6163</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC1OS_0                  (0x1U &lt;&lt; RI_ICR_IC1OS_Pos)             </span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5029115c867d6826bc193b6dbf83a2"> 6164</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC1OS_1                  (0x2U &lt;&lt; RI_ICR_IC1OS_Pos)             </span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82042ca9f5ac9631c5604b196f49fd15"> 6165</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC1OS_2                  (0x4U &lt;&lt; RI_ICR_IC1OS_Pos)             </span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeed98c6d5c015746c0431d5b57a364ac"> 6166</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC1OS_3                  (0x8U &lt;&lt; RI_ICR_IC1OS_Pos)             </span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369c33a587f7914c9888b8e149ef1431"> 6168</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2OS_Pos                (4U)                                   </span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ace54cb315c61e8c429c0977f7764c"> 6169</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2OS_Msk                (0xFU &lt;&lt; RI_ICR_IC2OS_Pos)             </span></div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define RI_ICR_IC2OS                    RI_ICR_IC2OS_Msk                       </span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga332da754b5b643bb1f9563496dd5b15f"> 6171</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2OS_0                  (0x1U &lt;&lt; RI_ICR_IC2OS_Pos)             </span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79ed8f037c1ccc61b63ae629909177c"> 6172</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2OS_1                  (0x2U &lt;&lt; RI_ICR_IC2OS_Pos)             </span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7ec26bc4302268965fe9638273795e"> 6173</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2OS_2                  (0x4U &lt;&lt; RI_ICR_IC2OS_Pos)             </span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6091e0fb49ec5133ca35b8c3aa82cab0"> 6174</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2OS_3                  (0x8U &lt;&lt; RI_ICR_IC2OS_Pos)             </span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2020c19e6a61a790abd460b3a2ae6930"> 6176</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3OS_Pos                (8U)                                   </span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284a1885966602a1b6de5e0d0eb14d58"> 6177</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3OS_Msk                (0xFU &lt;&lt; RI_ICR_IC3OS_Pos)             </span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define RI_ICR_IC3OS                    RI_ICR_IC3OS_Msk                       </span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0fd8eeb293415f11681bbb8f997d67"> 6179</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3OS_0                  (0x1U &lt;&lt; RI_ICR_IC3OS_Pos)             </span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78b5c0e41323074cd70e064c3536dc3"> 6180</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3OS_1                  (0x2U &lt;&lt; RI_ICR_IC3OS_Pos)             </span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159dd777613ed45b869a73b81c6664ab"> 6181</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3OS_2                  (0x4U &lt;&lt; RI_ICR_IC3OS_Pos)             </span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bee41882fe645aaff89a04c5f629a58"> 6182</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3OS_3                  (0x8U &lt;&lt; RI_ICR_IC3OS_Pos)             </span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930f8d70a890228a4880ff732718ee0d"> 6184</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4OS_Pos                (12U)                                  </span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa37f0c23f4a85cc9bf9d33d31737e2db"> 6185</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4OS_Msk                (0xFU &lt;&lt; RI_ICR_IC4OS_Pos)             </span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define RI_ICR_IC4OS                    RI_ICR_IC4OS_Msk                       </span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4888f374cd28d913dd39d9da059011"> 6187</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4OS_0                  (0x1U &lt;&lt; RI_ICR_IC4OS_Pos)             </span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1efe8d002d6107d3193e9c8fb47382df"> 6188</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4OS_1                  (0x2U &lt;&lt; RI_ICR_IC4OS_Pos)             </span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec669de80b39e432d6d890085c9a6e2e"> 6189</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4OS_2                  (0x4U &lt;&lt; RI_ICR_IC4OS_Pos)             </span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb15a536c2bea14b81e69c48ef46d8b2"> 6190</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4OS_3                  (0x8U &lt;&lt; RI_ICR_IC4OS_Pos)             </span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad25c5ef7b3fa871c2b6d5fff1da3f963"> 6192</a></span>&#160;<span class="preprocessor">#define RI_ICR_TIM_Pos                  (16U)                                  </span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50622973479f139f76933f927f8bd8b4"> 6193</a></span>&#160;<span class="preprocessor">#define RI_ICR_TIM_Msk                  (0x3U &lt;&lt; RI_ICR_TIM_Pos)               </span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define RI_ICR_TIM                      RI_ICR_TIM_Msk                         </span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd274fb94b5e76c6932869d86d9a6df"> 6195</a></span>&#160;<span class="preprocessor">#define RI_ICR_TIM_0                    (0x1U &lt;&lt; RI_ICR_TIM_Pos)               </span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca6e1faa2248fb790caef3c335cf292"> 6196</a></span>&#160;<span class="preprocessor">#define RI_ICR_TIM_1                    (0x2U &lt;&lt; RI_ICR_TIM_Pos)               </span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad850473c75d4ba29f970cc12688e7aca"> 6198</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC1_Pos                  (18U)                                  </span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bfcc48a0dc738636cfaab24db053e74"> 6199</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC1_Msk                  (0x1U &lt;&lt; RI_ICR_IC1_Pos)               </span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define RI_ICR_IC1                      RI_ICR_IC1_Msk                         </span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cf1b68f70682d5867a5ad8c72261ea3"> 6201</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2_Pos                  (19U)                                  </span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83858842081743cb28cb4c659a4bfcfa"> 6202</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2_Msk                  (0x1U &lt;&lt; RI_ICR_IC2_Pos)               </span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga991a7aa3c0986605cb45831b5f16d02e"> 6203</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2                      RI_ICR_IC2_Msk                         </span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae30304b70341ceedcc1bfc157c69c29d"> 6204</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3_Pos                  (20U)                                  </span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ebb291d8bf9de12884389ad2590be6"> 6205</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3_Msk                  (0x1U &lt;&lt; RI_ICR_IC3_Pos)               </span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5430845f1a57feef529bae0704c56968"> 6206</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3                      RI_ICR_IC3_Msk                         </span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac111bc80e474dbb89a930990ff2056f7"> 6207</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4_Pos                  (21U)                                  </span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651ec74a5afbc7c48177c21de4e79d29"> 6208</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4_Msk                  (0x1U &lt;&lt; RI_ICR_IC4_Pos)               </span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a8c41438b820e6909a8a44311d2d2e"> 6209</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4                      RI_ICR_IC4_Msk                         </span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fd1e43af7050d513092e3f63a3b429"> 6211</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASCR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaf8eea8686232d8e0e04d3c07526883"> 6212</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_Pos                 (0U)                                   </span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_Msk                 (0x7BFDFFFFU &lt;&lt; RI_ASCR1_CH_Pos)       </span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define RI_ASCR1_CH                     RI_ASCR1_CH_Msk                        </span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d734ca03fac9e1fd02c69e0272f250"> 6215</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_0                   (0x00000001U)                          </span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdee3b1a3db0ac39881e49d84d33fc07"> 6216</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_1                   (0x00000002U)                          </span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05b94fcb22e97f18851a932d73ec4fb6"> 6217</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_2                   (0x00000004U)                          </span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35c3581ed4de728efae4b8420d61b6cf"> 6218</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_3                   (0x00000008U)                          </span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476a30055082cb6239183609c321ed84"> 6219</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_4                   (0x00000010U)                          </span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3837d2221490cdbe32aa73ecccb81d6"> 6220</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_5                   (0x00000020U)                          </span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a1b76b597db291f342168ca86c592a"> 6221</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_6                   (0x00000040U)                          </span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dec0b3bcfe7befb75a43f5573a56659"> 6222</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_7                   (0x00000080U)                          </span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aca78076d819d0c1d1a3cbdce680d16"> 6223</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_8                   (0x00000100U)                          </span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5baabbaf4ba016fe7038e4e1779f56d0"> 6224</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_9                   (0x00000200U)                          </span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb20649c9e05d7a925346f863627bba2"> 6225</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_10                  (0x00000400U)                          </span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d063f26cb508e8f8ecc6e4732410dc"> 6226</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_11                  (0x00000800U)                          </span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed38883e815c56c2dfc1af1084fc04d"> 6227</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_12                  (0x00001000U)                          </span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c516346dc0c53359bd91ebce3f5d4d"> 6228</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_13                  (0x00002000U)                          </span></div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8db621c8a0d2fce4fbfb50ee99ae4842"> 6229</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_14                  (0x00004000U)                          </span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3569a064eebb7148cfc450e89e637d11"> 6230</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_15                  (0x00008000U)                          </span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed83dec747e47af6e8731ba9a386dba1"> 6231</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_31                  (0x00010000U)                          </span></div><div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd4bd779d14f04ca4f9d72dd772d0e9"> 6232</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_18                  (0x00040000U)                          </span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7171966843026503e0319c89d95dc275"> 6233</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_19                  (0x00080000U)                          </span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37b233d88f4434ce1f30c8dce56c2d2"> 6234</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_20                  (0x00100000U)                          </span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceb195ff1c181b4cfc9586ac7c19a34d"> 6235</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_21                  (0x00200000U)                          </span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7ca7729b1644b9d9ace22e5815b596e"> 6236</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_22                  (0x00400000U)                          </span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a76688e594aebf9ead13d28a4618534"> 6237</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_23                  (0x00800000U)                          </span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afe98d489b31057e3013293fbb13c8d"> 6238</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_24                  (0x01000000U)                          </span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf815cb08076563c90563eec1b746d11a"> 6239</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_25                  (0x02000000U)                          </span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee58ed0f420ae3f55141b5e540d4c9d"> 6240</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_VCOMP_Pos              (26U)                                  </span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29aa20ea8efe6e1c21dc438cbd408d8"> 6241</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_VCOMP_Msk              (0x1U &lt;&lt; RI_ASCR1_VCOMP_Pos)           </span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf632afea743545719609559260b308"> 6242</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_VCOMP                  RI_ASCR1_VCOMP_Msk                     </span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a09f40fb64bdc1d25906b62a7cbdfa"> 6243</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_27                  (0x08000000U)                          </span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90601bfaaeded1c76c0a20af165fd0e2"> 6244</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_28                  (0x10000000U)                          </span></div><div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5638ca72d0a62251410161b71037aa7"> 6245</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_29                  (0x20000000U)                          </span></div><div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dffddd190fb552db214a90c03132d03"> 6246</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH_30                  (0x40000000U)                          </span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c535a50ffe57ece70e3c97138fec7"> 6247</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_SCM_Pos                (31U)                                  </span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaefe723849bf88ffc4871aed375a711"> 6248</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_SCM_Msk                (0x1U &lt;&lt; RI_ASCR1_SCM_Pos)             </span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5680ce5a4a987095d840a7ac96b6599"> 6249</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_SCM                    RI_ASCR1_SCM_Msk                       </span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8af1db2bc7abb42d104de505da0009e"> 6251</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASCR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61a2caf9bf76335404532180c033236"> 6252</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR10_1                 (0x00000001U)                          </span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define RI_ASCR2_GR10_2                 (0x00000002U)                          </span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define RI_ASCR2_GR10_3                 (0x00000004U)                          </span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107731f14487352ff843d3c1aedd4640"> 6255</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR10_4                 (0x00000008U)                          </span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c71861e9ad11b44150b93505988b51"> 6256</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6_Pos                (4U)                                   </span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915c71a6ca56cb9ed8107a4f3d55a22"> 6257</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6_Msk                (0x1800003U &lt;&lt; RI_ASCR2_GR6_Pos)       </span></div><div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d08e89c26c8fd3948f4b1ffc821fb3"> 6258</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6                    RI_ASCR2_GR6_Msk                       </span></div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2951abc3639c26f415a3b2b3f3a8b50b"> 6259</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6_1                  (0x0000001U &lt;&lt; RI_ASCR2_GR6_Pos)       </span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70508e1904c9cc1d2c116763f8e5485f"> 6260</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6_2                  (0x0000002U &lt;&lt; RI_ASCR2_GR6_Pos)       </span></div><div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff641ad3cd48e38dac34246d361383b4"> 6261</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6_3                  (0x0800000U &lt;&lt; RI_ASCR2_GR6_Pos)       </span></div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a0445518cab86238c19ec70b1a7f82"> 6262</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6_4                  (0x1000000U &lt;&lt; RI_ASCR2_GR6_Pos)       </span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180b56b3ecc2deff88f2428b402b5631"> 6263</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR5_1                  (0x00000040U)                          </span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f32ad9d722774eafb4bf6f1f808c33e"> 6264</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR5_2                  (0x00000080U)                          </span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65214f3d0d79db1018117035a0acc5f"> 6265</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR5_3                  (0x00000100U)                          </span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b70043d76941e46c05ed954181de99"> 6266</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR4_1                  (0x00000200U)                          </span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092c8873e1ccc149ac20820165afa3a6"> 6267</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR4_2                  (0x00000400U)                          </span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga662bfe4dc3f4442594e603739e2b31f3"> 6268</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR4_3                  (0x00000800U)                          </span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa987eaf3fb4b755150aba6c1c1869541"> 6269</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR4_4                  (0x00008000U)                          </span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a3bb7d3099a87e6fd417e748f50a47"> 6270</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH0b_Pos               (16U)                                  </span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75318d892c468098e8d4ca30ff59c21b"> 6271</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH0b_Msk               (0x1U &lt;&lt; RI_ASCR2_CH0b_Pos)            </span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00c0a6a82ac65715c9850a41e55a81e6"> 6272</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH0b                   RI_ASCR2_CH0b_Msk                      </span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53c6d9eb3e16dc2cc5bc1c2b1b0b453e"> 6273</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH1b_Pos               (17U)                                  </span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84de503337b0f78ec4726c364e814a4e"> 6274</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH1b_Msk               (0x1U &lt;&lt; RI_ASCR2_CH1b_Pos)            </span></div><div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbca2c060a0bc77d7e782a406359b15"> 6275</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH1b                   RI_ASCR2_CH1b_Msk                      </span></div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75fc324f7ffcdae9b48399f9692cc8a2"> 6276</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH2b_Pos               (18U)                                  </span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f93354ee98608d2e7fbe804eed9c8cf"> 6277</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH2b_Msk               (0x1U &lt;&lt; RI_ASCR2_CH2b_Pos)            </span></div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f85a52b8922645b25897826c37d4f9"> 6278</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH2b                   RI_ASCR2_CH2b_Msk                      </span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cef9fefa5749b7b1589c482dbcd96c5"> 6279</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH3b_Pos               (19U)                                  </span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9441bab9360f77ce9cf381919fbfca6"> 6280</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH3b_Msk               (0x1U &lt;&lt; RI_ASCR2_CH3b_Pos)            </span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59889a973a900265d90d6b1a577790ce"> 6281</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH3b                   RI_ASCR2_CH3b_Msk                      </span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1117bccaa99a8fa04a3863216a00ae94"> 6282</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH6b_Pos               (20U)                                  </span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9cbfd4df0aa7d30d0833f4baec984b7"> 6283</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH6b_Msk               (0x1U &lt;&lt; RI_ASCR2_CH6b_Pos)            </span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc7700ba4ef7829dc69bcaffd71541d"> 6284</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH6b                   RI_ASCR2_CH6b_Msk                      </span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf02ae7cb5f3fe831b122fff8375a8fa"> 6285</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH7b_Pos               (21U)                                  </span></div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77bdc16756667cbed28be16e8dbb5094"> 6286</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH7b_Msk               (0x1U &lt;&lt; RI_ASCR2_CH7b_Pos)            </span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbce23f848b4474aab1ca803fcf26da"> 6287</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH7b                   RI_ASCR2_CH7b_Msk                      </span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacafcb28c7bf6f682a087263b9c44596d"> 6288</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH8b_Pos               (22U)                                  </span></div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a9fd84d41ade687eec896d3ba1eb937"> 6289</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH8b_Msk               (0x1U &lt;&lt; RI_ASCR2_CH8b_Pos)            </span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58d87fca98be04ab0903d7273780ed7f"> 6290</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH8b                   RI_ASCR2_CH8b_Msk                      </span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285f1a07864598a71a19ed6f35025034"> 6291</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH9b_Pos               (23U)                                  </span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0886f91814a78991a6883e819a568ab"> 6292</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH9b_Msk               (0x1U &lt;&lt; RI_ASCR2_CH9b_Pos)            </span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa40b4c38672fbbc691d279c4af216b0"> 6293</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH9b                   RI_ASCR2_CH9b_Msk                      </span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5325d8241bdd22a552de5938b715b0"> 6294</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH10b_Pos              (24U)                                  </span></div><div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f3b32859768bf980df3cb3f20b1d7a5"> 6295</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH10b_Msk              (0x1U &lt;&lt; RI_ASCR2_CH10b_Pos)           </span></div><div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1993e2371b816f5454213653d3e48842"> 6296</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH10b                  RI_ASCR2_CH10b_Msk                     </span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd89beb5d442cb5e470f760e000284"> 6297</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH11b_Pos              (25U)                                  </span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ff4ccde7c9871a3bf3c7f1876b16cd"> 6298</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH11b_Msk              (0x1U &lt;&lt; RI_ASCR2_CH11b_Pos)           </span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e7f2013c0ccbbe7f6ad23134f4331a"> 6299</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH11b                  RI_ASCR2_CH11b_Msk                     </span></div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40ba448cd14bdc2bce1e91cf3fed7adb"> 6300</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH12b_Pos              (26U)                                  </span></div><div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d625f0ecc38df55f3a2d8a533d6562e"> 6301</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH12b_Msk              (0x1U &lt;&lt; RI_ASCR2_CH12b_Pos)           </span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b585e25bf053bd342713566374c0bf0"> 6302</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH12b                  RI_ASCR2_CH12b_Msk                     </span></div><div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdd5fa7e9b3369ea65b9eceed254926"> 6304</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b26d554353a13de0060912aab90acc9"> 6305</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_Pos                (0U)                                   </span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_Msk                (0xFFFFU &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA                    RI_HYSCR1_PA_Msk                       </span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d611a5653ab0e2d338c91d76519938c"> 6308</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_0                  (0x0001U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6395bac797f0f1860be1846d274c291c"> 6309</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_1                  (0x0002U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5145ba33aafcf98f7f6e04ea85cfe79c"> 6310</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_2                  (0x0004U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c7061b2387d9774d4a29dfb9da7bc6"> 6311</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_3                  (0x0008U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e30e44855e8a02b007781e0b821b432"> 6312</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_4                  (0x0010U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a18ea4423a8d86d64fe4096ce99da73"> 6313</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_5                  (0x0020U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f47312df1081b99cb7bb37108025d1"> 6314</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_6                  (0x0040U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b753c36a11a65522b6085696e0fbce4"> 6315</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_7                  (0x0080U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga852c79796eb5e7b6072d28ac37d54826"> 6316</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_8                  (0x0100U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e98d5931fd04092018c0d4b2218e993"> 6317</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_9                  (0x0200U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb5bae81d4bad89eb9bea27f462136ed"> 6318</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_10                 (0x0400U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cefe1a3a06f8448c4eb82a70e13e031"> 6319</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_11                 (0x0800U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f9390916e40fc545763f727d8afdb9d"> 6320</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_12                 (0x1000U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b03d5607623e958e5230c4f62926bf"> 6321</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_13                 (0x2000U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01cb50708f61052800d6a79b314cf14c"> 6322</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_14                 (0x4000U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb78dab941bba89432af056a1b46175"> 6323</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA_15                 (0x8000U &lt;&lt; RI_HYSCR1_PA_Pos)          </span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89b9f6aed39f7ce36538a0b4386dee5"> 6325</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_Pos                (16U)                                  </span></div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc8a0f64fb157ae732ae2aee67ba1e00"> 6326</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_Msk                (0xFFFFU &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB                    RI_HYSCR1_PB_Msk                       </span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae54d53f3e955c027422561cab38b9cc0"> 6328</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_0                  (0x0001U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5fe32406a65bf9e5528f1e463fefe3f"> 6329</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_1                  (0x0002U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b6c6b02074440c8117040dab96ad00"> 6330</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_2                  (0x0004U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8867699d64da05d6da35f70aa36410"> 6331</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_3                  (0x0008U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dacaf57911add1790db2d6c7e19705e"> 6332</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_4                  (0x0010U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48f5d561a7216b3eb37335823337f4c6"> 6333</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_5                  (0x0020U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3eff836fb151eb75a68e69412cc40e"> 6334</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_6                  (0x0040U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab140dac35d8483090b7d9a1c0d98878e"> 6335</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_7                  (0x0080U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c3845ade7b349c5ab47f66262e25fd8"> 6336</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_8                  (0x0100U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043770a538224eb1e668769514d746ec"> 6337</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_9                  (0x0200U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd4ba620e0f539ffd571def4e349132d"> 6338</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_10                 (0x0400U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1913163432c3add1cba4d291a159daf6"> 6339</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_11                 (0x0800U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93361a0c779c6e7daabd0dd58613337a"> 6340</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_12                 (0x1000U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9546ac3971f865f5701c62d0cca5a2"> 6341</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_13                 (0x2000U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79cc2722419b25b769d8487038f28628"> 6342</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_14                 (0x4000U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab605e2258c53879ca5772ecb183004ca"> 6343</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB_15                 (0x8000U &lt;&lt; RI_HYSCR1_PB_Pos)          </span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8372d0faca5d921d6396789947e4768"> 6345</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1d46a1d121ba077559e59d3f979c34a"> 6346</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_Pos                (0U)                                   </span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_Msk                (0xFFFFU &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC                    RI_HYSCR2_PC_Msk                       </span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70b9116fb404385d0ae2f79802eee24"> 6349</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_0                  (0x0001U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26d6506f0063de1ae11a68d34579eb17"> 6350</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_1                  (0x0002U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09b5ddac48ee180dc7ddb1e734a66db"> 6351</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_2                  (0x0004U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9e78082b66f117d190267df32208f74"> 6352</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_3                  (0x0008U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fd01d50074e253029d67b6c5e841c8a"> 6353</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_4                  (0x0010U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c52c01282fdad197229b803c46b0461"> 6354</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_5                  (0x0020U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86584cd3651a985c3d7de1362dd3a88c"> 6355</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_6                  (0x0040U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab15e23dd1870a5ccb225a000b5e4aec1"> 6356</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_7                  (0x0080U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae56ff6827a6bee06fdd301a2bdc28"> 6357</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_8                  (0x0100U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84aee46eaa71bb7ed9e0bece7c6562a"> 6358</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_9                  (0x0200U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7233eb70e2930bad6a761ea6f144266c"> 6359</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_10                 (0x0400U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c4528b8056bbba163a718436de96b1"> 6360</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_11                 (0x0800U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610abf0d56c15a4449bceac4b003815a"> 6361</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_12                 (0x1000U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ec3d47c2b42b7af4f67f114b9e33c6"> 6362</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_13                 (0x2000U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bcc79e86da6f06ecbf44ec7d2dc09ed"> 6363</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_14                 (0x4000U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad365b14b80d22074a5eacfc853201a00"> 6364</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC_15                 (0x8000U &lt;&lt; RI_HYSCR2_PC_Pos)          </span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c762dbe6431125074802f7c6b4ff92f"> 6366</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_Pos                (16U)                                  </span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaf32949a92f0bb4f85c141992018f20"> 6367</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_Msk                (0xFFFFU &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD                    RI_HYSCR2_PD_Msk                       </span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16ebeeb9989a314a31a8cb73033688ae"> 6369</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_0                  (0x0001U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921e45833c63bed056e7687fa71ab5ef"> 6370</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_1                  (0x0002U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga312f30d2666209812bf94f22986b0035"> 6371</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_2                  (0x0004U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3565abfc787c3198f41f6292b7f3e01"> 6372</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_3                  (0x0008U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64aabec0b817ee30ac063f4f0406c75b"> 6373</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_4                  (0x0010U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5efc8b87f26b5e628301292499cbcd5"> 6374</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_5                  (0x0020U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b94eeb5e5dc65827737a0fb508c0562"> 6375</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_6                  (0x0040U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2a5e8b8513a97e22df2e63be47c5a0b"> 6376</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_7                  (0x0080U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga913f2fee0cfe1cca981a00f63a854f80"> 6377</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_8                  (0x0100U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5c54871159135db05a19d83c6c4b05"> 6378</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_9                  (0x0200U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace5c5492cdae87d9bac8e7e6fecf7aaa"> 6379</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_10                 (0x0400U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3dad96e4b6db07c99508d333b9da85a"> 6380</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_11                 (0x0800U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1d439f38d8e356869a07144d9d81b21"> 6381</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_12                 (0x1000U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb420ed8e7af3c7392f1c9546a1a2ce"> 6382</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_13                 (0x2000U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1702f6d00435aea63b648186c5b6005"> 6383</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_14                 (0x4000U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff99a77f97d3856313b5cc1b4167455c"> 6384</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD_15                 (0x8000U &lt;&lt; RI_HYSCR2_PD_Pos)          </span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a78aa687b92e98ff67cc79ce336f1a"> 6386</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4db744a01131eca82ee5a647f39fcea4"> 6387</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_Pos                (0U)                                   </span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_Msk                (0xFFFFU &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE                    RI_HYSCR3_PE_Msk                       </span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bbbf64e6de96773c9ad9ef5e8ea4b6"> 6390</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_0                  (0x0001U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed437bb1676c676b8e2a26195d47cb72"> 6391</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_1                  (0x0002U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2715175e36365aa90ef5c887075a0ebc"> 6392</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_2                  (0x0004U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57e05188e54d42cd0672dcd57cc8c2ed"> 6393</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_3                  (0x0008U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf30feb4f0d9712a7641ba617a3f5fb96"> 6394</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_4                  (0x0010U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae88eb18163a455ab3c2395629e6b964d"> 6395</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_5                  (0x0020U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98de2ed54c62d0ebe92601cd4e500c44"> 6396</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_6                  (0x0040U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d3c28a4112ab430f838788833c99f4"> 6397</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_7                  (0x0080U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4bc79bfdadc4d82e667ed6b553d554"> 6398</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_8                  (0x0100U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf943a16f55b3f68961258f07bdf8f0d3"> 6399</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_9                  (0x0200U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d6f99facfc7376af35790b212435ff"> 6400</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_10                 (0x0400U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8177365d37c0ccebbda4c3da50555d"> 6401</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_11                 (0x0800U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44e9e8d638951f1ad558b66e8f9f2db"> 6402</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_12                 (0x1000U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc7e41d4e6da2fe75f7892aef361b45"> 6403</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_13                 (0x2000U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c5f731626cb196b8a07d7f70b23097"> 6404</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_14                 (0x4000U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795256fbf9e5401d3f88e8379978848f"> 6405</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE_15                 (0x8000U &lt;&lt; RI_HYSCR3_PE_Pos)          </span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfa1b4293da7a7482867de8899f6b8"> 6406</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_Pos                (16U)                                  </span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga849d764f1d816e1c96e4bbbcc12e586c"> 6407</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_Msk                (0xFFFFU &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed33f7a7f5b03f8560764b6d14d9c6de"> 6408</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF                    RI_HYSCR3_PF_Msk                       </span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b9d4a5a31864d2210bddb4fe70b0c4"> 6409</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_0                  (0x0001U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51211d316f835a35f1a2415bc3ddcd"> 6410</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_1                  (0x0002U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c653c0a973eba715adbcbe16fbf1f2c"> 6411</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_2                  (0x0004U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga399db9aab5e9563cc63ea113417da5a1"> 6412</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_3                  (0x0008U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b0d114d395de05c2cb0f1cfe4fcd5df"> 6413</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_4                  (0x0010U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cd9b5b1f358db80d682d55413b17fe1"> 6414</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_5                  (0x0020U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb51a0832304c92e6b002b6a7de5175c"> 6415</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_6                  (0x0040U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f5eff42e415d7f15cc8e3f0a24797d"> 6416</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_7                  (0x0080U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0713b973dcd009708f653da8ba94c332"> 6417</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_8                  (0x0100U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8ab3d3057fe54fd821d93b5503b7a1"> 6418</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_9                  (0x0200U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa0cdce4d4f9fc0415bb97950700c861"> 6419</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_10                 (0x0400U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34added43063e839702bd256247b8ab3"> 6420</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_11                 (0x0800U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70bd595efa4a91f34bde1f4c7558ed09"> 6421</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_12                 (0x1000U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152d20bb4fcc24a7fd3dbf89d97a2fd"> 6422</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_13                 (0x2000U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad339f6b9b4408f6b285eac72e8c2a10b"> 6423</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_14                 (0x4000U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18385d948755306dca6836c3b1a26e6c"> 6424</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF_15                 (0x8000U &lt;&lt; RI_HYSCR3_PF_Pos)          </span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd1dabc88c3850ac790b3f7274ded5fb"> 6426</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_HYSCR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc0044525c75a349c03f060d10195c12"> 6427</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_Pos                (0U)                                   </span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_Msk                (0xFFFFU &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG                    RI_HYSCR4_PG_Msk                       </span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12482a431bf7fa13a2eef048443bcedf"> 6430</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_0                  (0x0001U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a028fca7cb981b3b5d9194806bbbef"> 6431</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_1                  (0x0002U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45ca49f69da225d66e99e033be85e02"> 6432</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_2                  (0x0004U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3008d6daa946183f827dd5a70ef9fc7d"> 6433</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_3                  (0x0008U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c2a38bbbdd9eb287404ecfd3573f3c1"> 6434</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_4                  (0x0010U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f7e582f62a85ca1fb5da0e40d602e12"> 6435</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_5                  (0x0020U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f15fce3d39f9bca6c3ec51783af844b"> 6436</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_6                  (0x0040U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9c5c6a551c9589fd7325d955d19330"> 6437</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_7                  (0x0080U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5451537366230d21b7ea68197b6ddb2e"> 6438</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_8                  (0x0100U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6589df9d1bfb0200394d76ffa22f7d8"> 6439</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_9                  (0x0200U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90fef21b5c43b576cfe26f189a1e5f94"> 6440</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_10                 (0x0400U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20912f004b0787b789e197646ddd395"> 6441</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_11                 (0x0800U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7d25e49037ab39023785c82aafcc8a"> 6442</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_12                 (0x1000U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f5180b88ab5c117b63502e3683ca7b"> 6443</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_13                 (0x2000U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e738bdf522ad90af3f1b78cb3bc3af"> 6444</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_14                 (0x4000U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12d3594dbc456fcf50fdcec0fc0c28f2"> 6445</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4_PG_15                 (0x8000U &lt;&lt; RI_HYSCR4_PG_Pos)          </span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada698fa4d7cf12deef037bc282bc8ac0"> 6447</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASMR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae76b5b44a75a91bd2a8ea32e80e49fd"> 6448</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_Pos                 (0U)                                   </span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_Msk                 (0xFFFFU &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define RI_ASMR1_PA                     RI_ASMR1_PA_Msk                        </span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377cbd7fbbbbffe49ba2b09b960c2985"> 6451</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_0                   (0x0001U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d9823cb0bb39dc37d2dabbbaa7c6a89"> 6452</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_1                   (0x0002U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02557d6fd0910a46638149552695545a"> 6453</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_2                   (0x0004U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6accbecd3c1ed047d1af51b68a5a505"> 6454</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_3                   (0x0008U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c334371832fcb99b1494f16b0f796d0"> 6455</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_4                   (0x0010U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3295456dcecf4ee4315be5214958d3c1"> 6456</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_5                   (0x0020U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79d6a50056c0a59ab69c5bd27b56af2"> 6457</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_6                   (0x0040U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga874b524a2178d90a95ee6d95b3dda6b5"> 6458</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_7                   (0x0080U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19f0dbc107bf95f2f75624742b4ec007"> 6459</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_8                   (0x0100U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef46b325517194e58567d248c0df4bd"> 6460</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_9                   (0x0200U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2102a2774d778bd477e69f03e1897905"> 6461</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_10                  (0x0400U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a9c006415fa68ef833b0fda5a1f618"> 6462</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_11                  (0x0800U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834014979bdf0825440f8d27b6fee9c2"> 6463</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_12                  (0x1000U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab241f84f2343f171cc9b3a9fd9edf768"> 6464</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_13                  (0x2000U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163eacbfa2792eef2cf8996d1c1024cb"> 6465</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_14                  (0x4000U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b355f28d7a24ffedffa2869174b301a"> 6466</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA_15                  (0x8000U &lt;&lt; RI_ASMR1_PA_Pos)           </span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57418d3248777d71fff006ffc70e300c"> 6468</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CMR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1cc126d8cf3674a879de3ce15f98ed6"> 6469</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_Pos                  (0U)                                   </span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define RI_CMR1_PA_Msk                  (0xFFFFU &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define RI_CMR1_PA                      RI_CMR1_PA_Msk                         </span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c9c22cbfcec61a86c4e684e4866c0"> 6472</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_0                    (0x0001U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b3777304f782da7f66db34d6dd8034"> 6473</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_1                    (0x0002U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e2fed5e59c08dfa75e6e81a50ce873a"> 6474</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_2                    (0x0004U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d0ae308cbe454e8d770097a3fe25029"> 6475</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_3                    (0x0008U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641fe406d681b26ba23eb68683a975f8"> 6476</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_4                    (0x0010U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23046210e35eb4749e980a348fb51f05"> 6477</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_5                    (0x0020U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf459a7a032bb0d0dd271d3fbd4909453"> 6478</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_6                    (0x0040U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fd56b5db7c1b2b5c755ed997a8aa7"> 6479</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_7                    (0x0080U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e3a6cafb616f2a3003382cc5bb98bde"> 6480</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_8                    (0x0100U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcfaea79bad34154cb996dd8192c5f9c"> 6481</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_9                    (0x0200U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25dd0b8da020b2fb8550f59a8d68f7c6"> 6482</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_10                   (0x0400U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc00631ad432dc623d848eb408516a1d"> 6483</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_11                   (0x0800U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8247da91e3994305d87918e544c5ba"> 6484</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_12                   (0x1000U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga153f062e17d0f1c608088fa1b072cae7"> 6485</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_13                   (0x2000U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868f38dc6b7ad3b089f08eb70289744e"> 6486</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_14                   (0x4000U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1b78081abcf611216b0b6f6f197ec6"> 6487</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA_15                   (0x8000U &lt;&lt; RI_CMR1_PA_Pos)            </span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa432694d5e1d847a7105ec2ee331ac"> 6489</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CICR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf786bfb8395974ed8f913f527e08db87"> 6490</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_Pos                 (0U)                                   </span></div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define RI_CICR1_PA_Msk                 (0xFFFFU &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="preprocessor">#define RI_CICR1_PA                     RI_CICR1_PA_Msk                        </span></div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf5e621e7f61adc3e3890f743d80ac6e"> 6493</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_0                   (0x0001U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f16e8b40f0d051efedd2f086c2a4a2d"> 6494</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_1                   (0x0002U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166f7dfb96068246086e8a3790d6a469"> 6495</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_2                   (0x0004U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a5d715667487417536e881abbaab6e"> 6496</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_3                   (0x0008U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cadee2fbb5f0780052597e2ea4f4697"> 6497</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_4                   (0x0010U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96b40c94adcfae8a995057cbf193dec2"> 6498</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_5                   (0x0020U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53687bcf53b6efd1ba3da8500daba4e"> 6499</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_6                   (0x0040U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d02633aaa494507b284cf12e15245c"> 6500</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_7                   (0x0080U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff0924a42aa7c082668f67989f900c3"> 6501</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_8                   (0x0100U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127a606a5f80fba0c6e08a270903b984"> 6502</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_9                   (0x0200U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f5d864ccbf3dc8fa7ad70f6a0a3f6c"> 6503</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_10                  (0x0400U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3786147b9739d2869db5d1233a05ed"> 6504</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_11                  (0x0800U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa035ee78ba86b5d6dd689d3569aefe"> 6505</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_12                  (0x1000U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8227abfa33e52cdb4c8900c3130f0b96"> 6506</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_13                  (0x2000U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0e017bfb3f6c0badc84c25b1d9215dc"> 6507</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_14                  (0x4000U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab819f51653845cdf77139b09a2990a55"> 6508</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA_15                  (0x8000U &lt;&lt; RI_CICR1_PA_Pos)           </span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59dd1165e2ff465275e57412a0043712"> 6510</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASMR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3ee48fefcfe76b129362d1167af23d"> 6511</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_Pos                 (0U)                                   </span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_Msk                 (0xFFFFU &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="preprocessor">#define RI_ASMR2_PB                     RI_ASMR2_PB_Msk                        </span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607299c07a4712008cf72a72413d4269"> 6514</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_0                   (0x0001U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf694be5d7e3382eca5b463dbfe4b438a"> 6515</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_1                   (0x0002U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a72680ef0dc557ecbfbffb98e10d477"> 6516</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_2                   (0x0004U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d404537f7c94ffcd3f23b4bbeca976"> 6517</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_3                   (0x0008U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d4da8431bb17f26a5a8f1b9809a6f4"> 6518</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_4                   (0x0010U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga320123e958bf7bc9a4bd087fa51e38c8"> 6519</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_5                   (0x0020U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15d0b436772ea961c5d3765018402844"> 6520</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_6                   (0x0040U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2423e2c7c5d0c5982f3c679f4e4c1a4"> 6521</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_7                   (0x0080U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bc895525c2d1ab8f352df576780c43"> 6522</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_8                   (0x0100U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e24b05fc590dcf3ddd057ae0423f46d"> 6523</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_9                   (0x0200U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga830936e8d8a10eae779bb024d6d877bf"> 6524</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_10                  (0x0400U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e75788d4d7a41b82af90cbbeefa1c5"> 6525</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_11                  (0x0800U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8e9c4e0fc5c3f166c535e0ff63c2dec"> 6526</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_12                  (0x1000U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0a640dcddd79b3ead8ad1336c6abfb"> 6527</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_13                  (0x2000U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6408cc11eed7a7f24cc60dbd4ec5417"> 6528</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_14                  (0x4000U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf181f171db4d4fab716f59aa67559b8e"> 6529</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB_15                  (0x8000U &lt;&lt; RI_ASMR2_PB_Pos)           </span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad822ea222d14499903fc5a7e7f169d22"> 6531</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CMR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2fdfbae06cac47282e0b6c6eb313a1c"> 6532</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_Pos                  (0U)                                   </span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="preprocessor">#define RI_CMR2_PB_Msk                  (0xFFFFU &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="preprocessor">#define RI_CMR2_PB                      RI_CMR2_PB_Msk                         </span></div><div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8ae32f6a83daafb245f7b5f806992c"> 6535</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_0                    (0x0001U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a4885c7bfcc5b33f8ac14256a37d708"> 6536</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_1                    (0x0002U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga033783f547eaf3a01d3d871f11095618"> 6537</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_2                    (0x0004U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a4415de53d2f38044162c25a7856fd"> 6538</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_3                    (0x0008U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45df06b54c3af240004781c958c241d1"> 6539</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_4                    (0x0010U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafa1795d6c0fe8ca97cca86771f0444c"> 6540</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_5                    (0x0020U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5124e5ac7c50f202c1a81252c03d68a6"> 6541</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_6                    (0x0040U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5536bffd46897b2b444997c5c7834e3e"> 6542</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_7                    (0x0080U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f4728f06f169d5ed8a0456a525a99f7"> 6543</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_8                    (0x0100U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d86551f9fab0b19a4e8649b05e27798"> 6544</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_9                    (0x0200U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f6a6225c35981a62565b7d21ae47786"> 6545</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_10                   (0x0400U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f69ec253c38e825cec20560d08a63e6"> 6546</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_11                   (0x0800U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac076eef0a2da3d454f33ee8e7b494da2"> 6547</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_12                   (0x1000U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1a09561e94c2ef3513282886e7174b"> 6548</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_13                   (0x2000U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083e71eca117d2c892f64a10515aaec0"> 6549</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_14                   (0x4000U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8dd9868a818a6e4433e3603a79840"> 6550</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB_15                   (0x8000U &lt;&lt; RI_CMR2_PB_Pos)            </span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e48f37b5da4658af72015fe695beae"> 6552</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CICR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08926da93fa6a92d49ccf2b05efbc44f"> 6553</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_Pos                 (0U)                                   </span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define RI_CICR2_PB_Msk                 (0xFFFFU &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define RI_CICR2_PB                     RI_CICR2_PB_Msk                        </span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b3c825ad3b957a95ca0042042ed7662"> 6556</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_0                   (0x0001U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65ac4191dd14b619575b4f83a94de43e"> 6557</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_1                   (0x0002U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b64a185d0995d7ef09b337ce305bc1"> 6558</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_2                   (0x0004U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a8ccbff6d9b9e06eab4b9a6e940b69e"> 6559</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_3                   (0x0008U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8850f6b66f4c420b10696a9b00e1ed67"> 6560</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_4                   (0x0010U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf474b8a649d91a6d2fe3bb465b65995d"> 6561</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_5                   (0x0020U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82f46fa632451c4d66f1a99ca7dad1e8"> 6562</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_6                   (0x0040U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e0d1222eb02bcc9dd0b0f2052eb01ce"> 6563</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_7                   (0x0080U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed9d4e85463eced529c5351089b444cf"> 6564</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_8                   (0x0100U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36da5ce1f3bcf6870c8b52d7a8e45"> 6565</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_9                   (0x0200U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9531583b8d307239f90cdd834dc53bd3"> 6566</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_10                  (0x0400U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93288b0214d15ec5c6a9bafe60e414aa"> 6567</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_11                  (0x0800U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7935fc13e448155b0277812cc6fab59"> 6568</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_12                  (0x1000U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb84317b33a232f04bb41b89c389ebf"> 6569</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_13                  (0x2000U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884dc9ca65d8adbe3444980784512e13"> 6570</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_14                  (0x4000U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae22ca4f9deb7b90e11e3392a47485f81"> 6571</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB_15                  (0x8000U &lt;&lt; RI_CICR2_PB_Pos)           </span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5bb73e0069c41b592640ab6379c02b7"> 6573</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASMR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21034063a65171e19fd9e8fe5a7d031"> 6574</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_Pos                 (0U)                                   </span></div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_Msk                 (0xFFFFU &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="preprocessor">#define RI_ASMR3_PC                     RI_ASMR3_PC_Msk                        </span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b084d5e838ba64791079455456bbd8e"> 6577</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_0                   (0x0001U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b73b36c406d19519433c882e2591295"> 6578</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_1                   (0x0002U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764ba2f27ff8ce082ceb171672f88c64"> 6579</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_2                   (0x0004U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c6a7fc955e8bc5ee095ef61ef1793c"> 6580</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_3                   (0x0008U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ee395b02898ca36bd4718505d7066e6"> 6581</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_4                   (0x0010U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff026fc0609ed219afef7a2b7d17fd22"> 6582</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_5                   (0x0020U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0cc2c1a7c2bdc6e493bfce88ced29b"> 6583</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_6                   (0x0040U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d30c53ac2db12f3b429ee32eff522be"> 6584</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_7                   (0x0080U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad16358507868f9355b252da388af2263"> 6585</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_8                   (0x0100U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa277fa69f57d440ff3f7b51beafbb29f"> 6586</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_9                   (0x0200U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1e34aecb3d43a50548f750d301199f"> 6587</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_10                  (0x0400U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175c1b5bb7499a29ad4b6cee7c6af448"> 6588</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_11                  (0x0800U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab61c72fb8df9fb9cba00ee01acafdc0a"> 6589</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_12                  (0x1000U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabb68eadc0819d395681642e1b432252"> 6590</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_13                  (0x2000U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc8fd79a1d008778e27c56a8d24dc61a"> 6591</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_14                  (0x4000U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga074d223475dc20d5f4003388540d4a9c"> 6592</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC_15                  (0x8000U &lt;&lt; RI_ASMR3_PC_Pos)           </span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79799aba835497b1a6173c9ebf1d89ad"> 6594</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CMR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d93c73b3ffcad58c305db44a381be7"> 6595</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_Pos                  (0U)                                   </span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="preprocessor">#define RI_CMR3_PC_Msk                  (0xFFFFU &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="preprocessor">#define RI_CMR3_PC                      RI_CMR3_PC_Msk                         </span></div><div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585581016513bf17874e3e151099a3f4"> 6598</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_0                    (0x0001U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f9d3c8d360d7bd131751ed066a66f9f"> 6599</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_1                    (0x0002U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70657b87328a15e28046e5900db6553"> 6600</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_2                    (0x0004U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2cdb7aa39c65b62971f4c12e9570561"> 6601</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_3                    (0x0008U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3936d5866564fdd3b3459914ac2fee5c"> 6602</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_4                    (0x0010U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab61bd9ed73f6ebf53e3e220b72d9b1aa"> 6603</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_5                    (0x0020U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6db995bfa043097c4a30bc8f60a25f"> 6604</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_6                    (0x0040U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f588a791a39f071a91e556af0c0e810"> 6605</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_7                    (0x0080U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e7e1101a1d954e4cb68a14d6fc379d"> 6606</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_8                    (0x0100U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1737ae1ff626a663cad4908153f00d3"> 6607</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_9                    (0x0200U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915ba6e2000de16d9a8f5cdf90cb59b7"> 6608</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_10                   (0x0400U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad08ce2a0d7b6513ff2ad743da2f9535"> 6609</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_11                   (0x0800U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd01694e5a3072cc1805f79289eb6bc"> 6610</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_12                   (0x1000U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45d5140e32315a02bc55620488976dcf"> 6611</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_13                   (0x2000U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9472304d7d47f376dbb322ffb2ea098"> 6612</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_14                   (0x4000U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f27045026da6392a344af477a62c79c"> 6613</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC_15                   (0x8000U &lt;&lt; RI_CMR3_PC_Pos)            </span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f57d02146fd74c8a23f9a7b710fb11"> 6615</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CICR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ebf1ef92ed91920c1c34ccb9670564"> 6616</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_Pos                 (0U)                                   </span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor">#define RI_CICR3_PC_Msk                 (0xFFFFU &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor">#define RI_CICR3_PC                     RI_CICR3_PC_Msk                        </span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caee5e5019d461cfa78c0dcb13f5eb2"> 6619</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_0                   (0x0001U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53890e034790b724d6e767cabd6ba6bf"> 6620</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_1                   (0x0002U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b42aa0613f69be2fbf70f9ab656b32"> 6621</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_2                   (0x0004U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9940bd78382fc5f64093c7477d86209"> 6622</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_3                   (0x0008U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27049b7354eb400de337cc8902c462da"> 6623</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_4                   (0x0010U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff3878f3e422c87378d47f7c24ec53aa"> 6624</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_5                   (0x0020U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d2ee9eae2eff3e79f047569521595ed"> 6625</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_6                   (0x0040U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab1a983847f209821704545489c427e"> 6626</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_7                   (0x0080U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50bad7e13751269bb498af82cbf76818"> 6627</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_8                   (0x0100U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f410f9aed368be13136b60bd83a1608"> 6628</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_9                   (0x0200U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11da331528392898203d2470f6d53fea"> 6629</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_10                  (0x0400U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7862c449be220f99e3dbb731757527f"> 6630</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_11                  (0x0800U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e68a3ced09ce8da9f9d898d74bf3dda"> 6631</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_12                  (0x1000U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaf39f3d72f391a28721040f071b96ff"> 6632</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_13                  (0x2000U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9af03f4071e300476900ac0d959018b"> 6633</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_14                  (0x4000U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b0d08622d3602b399da9add9891c542"> 6634</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC_15                  (0x8000U &lt;&lt; RI_CICR3_PC_Pos)           </span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f9bc54aa7bae75133f28c1e270d25bd"> 6636</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASMR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12918241f25396405ee257a084dd731e"> 6637</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_Pos                 (0U)                                   </span></div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_Msk                 (0xFFFFU &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define RI_ASMR4_PF                     RI_ASMR4_PF_Msk                        </span></div><div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b1e07e035a655c5e89cda461545934"> 6640</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_0                   (0x0001U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b177970be1fb97cc0c1c9a1fbc5304"> 6641</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_1                   (0x0002U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea055d99207ffe5d6bb8146298b86dfc"> 6642</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_2                   (0x0004U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75178d33027f3b550c3830c8674dd221"> 6643</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_3                   (0x0008U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf021cf0b3549bf053d6039dcf1f5c56"> 6644</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_4                   (0x0010U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a783ff1fe097312dac0cbcf42c572b3"> 6645</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_5                   (0x0020U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e5612a7fb952f3aa2c167325d69c866"> 6646</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_6                   (0x0040U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadff1ac8daa34568aa8111f3bfeefa3bd"> 6647</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_7                   (0x0080U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23231dad85252e9237af5f1a9896abfc"> 6648</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_8                   (0x0100U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f71338e421e4d50e0e2ca5429c6b159"> 6649</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_9                   (0x0200U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a185946af21875fdd3693500d135d9"> 6650</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_10                  (0x0400U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab819fcabdff26554e02bf48b4c29b93b"> 6651</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_11                  (0x0800U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78dac4dc32926851d65b19edab12cea0"> 6652</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_12                  (0x1000U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab99c3b33563d622f6b6ffad3b53092cd"> 6653</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_13                  (0x2000U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35516586b68d557621f0dcf65a29e40a"> 6654</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_14                  (0x4000U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033660fdf9f3601f25b61238921f7e8"> 6655</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF_15                  (0x8000U &lt;&lt; RI_ASMR4_PF_Pos)           </span></div><div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51b06f7473dd386414113b185a40a69"> 6657</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CMR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a4d9d214d9eb549c810c8798eb5092"> 6658</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_Pos                  (0U)                                   </span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="preprocessor">#define RI_CMR4_PF_Msk                  (0xFFFFU &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="preprocessor">#define RI_CMR4_PF                      RI_CMR4_PF_Msk                         </span></div><div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad83df8de5d12c2918108ba98aa02b17a"> 6661</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_0                    (0x0001U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2484d99f4321fb798f462e92eb365189"> 6662</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_1                    (0x0002U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7c48415d24d7a25edd15681d2335775"> 6663</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_2                    (0x0004U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32e6ed21f2398fb879cd4bee7d3c1a20"> 6664</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_3                    (0x0008U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5791af4d78464929d993db390c8fb12"> 6665</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_4                    (0x0010U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0738f6ad5b9601502b20dbb3fb3f8cc"> 6666</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_5                    (0x0020U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d41eed85b56e83f49eecb70426a060b"> 6667</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_6                    (0x0040U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f735045ac8f1f463865bbdf7087babe"> 6668</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_7                    (0x0080U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab0f459666d320b688fca500927ba00"> 6669</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_8                    (0x0100U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae313355ac2da746d32e03db5601db72f"> 6670</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_9                    (0x0200U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47051fbc01ab867d023ff55cbe48fae"> 6671</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_10                   (0x0400U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25704b990b69b161441beb679cbf4a59"> 6672</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_11                   (0x0800U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e45c342356252d4151b545c45a3919d"> 6673</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_12                   (0x1000U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39de8b57445c2f2d7ad83e4df833b794"> 6674</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_13                   (0x2000U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0986893ae3cf989e9540c4fbe693126a"> 6675</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_14                   (0x4000U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373de968deb15318bb44d2c7ef709a1b"> 6676</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF_15                   (0x8000U &lt;&lt; RI_CMR4_PF_Pos)            </span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0001490ec4b0302c4595c6b4e86b4181"> 6678</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CICR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa481cd65d887f3fe94bcfb9c32fc740c"> 6679</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_Pos                 (0U)                                   </span></div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor">#define RI_CICR4_PF_Msk                 (0xFFFFU &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define RI_CICR4_PF                     RI_CICR4_PF_Msk                        </span></div><div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6578ef2b5343bf73ddf1a735283d5c48"> 6682</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_0                   (0x0001U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5997f8e45942f0f1a79714b5f4d05f"> 6683</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_1                   (0x0002U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57c32d1b6c72010a85adabef51baf0c7"> 6684</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_2                   (0x0004U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339099779c7bf5a65c3ef68976366a11"> 6685</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_3                   (0x0008U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3254c652bafc9123fb18144332ec8be9"> 6686</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_4                   (0x0010U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga249af341f266d2bb25b099ac4fff5655"> 6687</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_5                   (0x0020U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab90cd2191cdf9453ce88a60b6eed0b62"> 6688</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_6                   (0x0040U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac70e42757cf5bc32a297c91b03c5f0a5"> 6689</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_7                   (0x0080U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f171fed5c0103997b443655dfc99b33"> 6690</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_8                   (0x0100U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0db40e0be788f594f4dc701c9a2ea71"> 6691</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_9                   (0x0200U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5340bd7ee37dc458749cc2444a651ab"> 6692</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_10                  (0x0400U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08b6474956c9a331cd3ccab30b29278"> 6693</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_11                  (0x0800U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6becaace9ccf52ad93e4e016bd343f58"> 6694</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_12                  (0x1000U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf66146518e686a80751d30a0e9646322"> 6695</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_13                  (0x2000U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3677404cf05376f7c9d89faa8a0d0df0"> 6696</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_14                  (0x4000U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga716406e022af8a7af67e52b3fba4f871"> 6697</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF_15                  (0x8000U &lt;&lt; RI_CICR4_PF_Pos)           </span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba266c6f023e114f06ce40e707eb551"> 6699</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_ASMR5 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64119c398f7b78c007b6646757aa45e8"> 6700</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_Pos                 (0U)                                   </span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_Msk                 (0xFFFFU &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define RI_ASMR5_PG                     RI_ASMR5_PG_Msk                        </span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd2e0e76388e7d855f3ddc5c285e68ce"> 6703</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_0                   (0x0001U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga420377dfc362cf12c2e0b49f8f82b35a"> 6704</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_1                   (0x0002U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4427bade45bf73c5810d06cd56c37e16"> 6705</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_2                   (0x0004U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78c7bd29fed7cd36d9810344a0cad82"> 6706</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_3                   (0x0008U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0155e2c9547c706bee237205a2ff6566"> 6707</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_4                   (0x0010U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57096179bf181a30ac760c7f8b017eb2"> 6708</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_5                   (0x0020U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9690d8418a04e51b1b7965c36fe98227"> 6709</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_6                   (0x0040U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348ab53f4b36d4babb1010601391c860"> 6710</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_7                   (0x0080U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f37c5b28dadef6b2e626a48f6b57b2c"> 6711</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_8                   (0x0100U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35313c91481b262d238bacb57ba8fe68"> 6712</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_9                   (0x0200U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b55972393b0e23a90d98134ad94ecce"> 6713</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_10                  (0x0400U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b637d93f2a70beffe0ac0fe2de0ea75"> 6714</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_11                  (0x0800U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df9f93cf35e27381b77514e5170b813"> 6715</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_12                  (0x1000U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72fa3fae252da60f6062a3c2a043cc34"> 6716</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_13                  (0x2000U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326f643717b1cdb0037e6d18b35b0601"> 6717</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_14                  (0x4000U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d54fcb3d241e7ad9a619a1c75bbc73"> 6718</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG_15                  (0x8000U &lt;&lt; RI_ASMR5_PG_Pos)           </span></div><div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb69bb025e358c3b276365c0e6d69f5"> 6720</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CMR5 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eaa4c72343c5378a04feca00f184926"> 6721</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_Pos                  (0U)                                   </span></div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="preprocessor">#define RI_CMR5_PG_Msk                  (0xFFFFU &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="preprocessor">#define RI_CMR5_PG                      RI_CMR5_PG_Msk                         </span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7fec65bd09f7e6fbdfd176d4a9dd01"> 6724</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_0                    (0x0001U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3baab78de460a10ba5b624b915a8af"> 6725</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_1                    (0x0002U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd85820768c091f2c6e2fbe60b3d5f33"> 6726</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_2                    (0x0004U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7decb6291a3ea3943e5bc0760dee38b2"> 6727</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_3                    (0x0008U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6bafe817e86ac58c79defd96323ec8"> 6728</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_4                    (0x0010U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86cff505129ccb2b1064177c503e9f6b"> 6729</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_5                    (0x0020U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e595b943efc4a5b2146f7c976163f3"> 6730</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_6                    (0x0040U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga385251bdde73c6a880c4af33fd2217b7"> 6731</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_7                    (0x0080U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aeb5642152db22b1121101fce9e55c9"> 6732</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_8                    (0x0100U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f40b5b09361642a5edefa81268c3f73"> 6733</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_9                    (0x0200U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9199c7340b9ed81da85f536b117271"> 6734</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_10                   (0x0400U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1d110de23c94b77bb095e3b1276400"> 6735</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_11                   (0x0800U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6817556c5b5fc74c511994338c57ef11"> 6736</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_12                   (0x1000U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24034f256fef6233ff42a351975008f1"> 6737</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_13                   (0x2000U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga637246b804cc322d555aedf9b409bc40"> 6738</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_14                   (0x4000U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2aeca03e3d77f2a8e5b25179baee86e"> 6739</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG_15                   (0x8000U &lt;&lt; RI_CMR5_PG_Pos)            </span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87164afc48694dd449d35c15847877f3"> 6741</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RI_CICR5 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586fb27c3607998d55ead51f565fe93d"> 6742</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_Pos                 (0U)                                   </span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define RI_CICR5_PG_Msk                 (0xFFFFU &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define RI_CICR5_PG                     RI_CICR5_PG_Msk                        </span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3091e87b6682282a9947277acf5f3ca5"> 6745</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_0                   (0x0001U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e84f63a9ecb178479b11b934acad71a"> 6746</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_1                   (0x0002U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e20ef310b198494972b9e9ead57bcbc"> 6747</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_2                   (0x0004U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2328c625b32ab02ead81f7e0ea0e3f9"> 6748</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_3                   (0x0008U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab52b936df12cbaab3ff2f1eb0504d115"> 6749</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_4                   (0x0010U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga297faa8a889d7e5abf0a02a7a87a50bb"> 6750</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_5                   (0x0020U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab782bc984ac4f33e0e509019b20d6ec7"> 6751</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_6                   (0x0040U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400a33dd2bf85ecaf631a3ee47776f4a"> 6752</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_7                   (0x0080U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0adf1e485360802fd4c7c9d9dd4a04"> 6753</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_8                   (0x0100U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga618427d9cbda384f373f4a9a366a91e9"> 6754</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_9                   (0x0200U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga112b8cb80bd9af946184807d75596def"> 6755</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_10                  (0x0400U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790efcf8a2beb5321ac20c31694273f0"> 6756</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_11                  (0x0800U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06adf1b077d39b0f8aae40e9fa9bed0c"> 6757</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_12                  (0x1000U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99b5177a3c5a7b06b0f67dcca3f26494"> 6758</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_13                  (0x2000U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2922f33c8c154eecb96c4ecc92b743f"> 6759</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_14                  (0x4000U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga000a7f4259770fd083772c9524acaad8"> 6760</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG_15                  (0x8000U &lt;&lt; RI_CICR5_PG_Pos)           </span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492123ce792bdf0d03007cdc203a48f1"> 6762</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a141d4bff788d7de83472505990df89"> 6763</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="comment">/*                               Timers (TIM)                                 */</span></div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;</div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Pos                     (0U)                               </span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Msk                     (0x1U &lt;&lt; TIM_CR1_CEN_Pos)          </span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN                         TIM_CR1_CEN_Msk                    </span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584"> 6772</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Pos                    (1U)                               </span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 6773</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Msk                    (0x1U &lt;&lt; TIM_CR1_UDIS_Pos)         </span></div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 6774</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS                        TIM_CR1_UDIS_Msk                   </span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d"> 6775</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Pos                     (2U)                               </span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 6776</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Msk                     (0x1U &lt;&lt; TIM_CR1_URS_Pos)          </span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 6777</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS                         TIM_CR1_URS_Msk                    </span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239"> 6778</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Pos                     (3U)                               </span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 6779</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Msk                     (0x1U &lt;&lt; TIM_CR1_OPM_Pos)          </span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 6780</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM                         TIM_CR1_OPM_Msk                    </span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e"> 6781</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Pos                     (4U)                               </span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 6782</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Msk                     (0x1U &lt;&lt; TIM_CR1_DIR_Pos)          </span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 6783</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR                         TIM_CR1_DIR_Msk                    </span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 6785</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Pos                     (5U)                               </span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 6786</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Msk                     (0x3U &lt;&lt; TIM_CR1_CMS_Pos)          </span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS                         TIM_CR1_CMS_Msk                    </span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a"> 6788</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0                       (0x1U &lt;&lt; TIM_CR1_CMS_Pos)          </span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 6789</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1                       (0x2U &lt;&lt; TIM_CR1_CMS_Pos)          </span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 6791</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Pos                    (7U)                               </span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 6792</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Msk                    (0x1U &lt;&lt; TIM_CR1_ARPE_Pos)         </span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE                        TIM_CR1_ARPE_Msk                   </span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 6795</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Pos                     (8U)                               </span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 6796</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Msk                     (0x3U &lt;&lt; TIM_CR1_CKD_Pos)          </span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD                         TIM_CR1_CKD_Msk                    </span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856"> 6798</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0                       (0x1U &lt;&lt; TIM_CR1_CKD_Pos)          </span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 6799</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1                       (0x2U &lt;&lt; TIM_CR1_CKD_Pos)          </span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 6801</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 6802</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Pos                    (3U)                               </span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Msk                    (0x1U &lt;&lt; TIM_CR2_CCDS_Pos)         </span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS                        TIM_CR2_CCDS_Msk                   </span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b"> 6806</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Pos                     (4U)                               </span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 6807</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Msk                     (0x7U &lt;&lt; TIM_CR2_MMS_Pos)          </span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS                         TIM_CR2_MMS_Msk                    </span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91"> 6809</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0                       (0x1U &lt;&lt; TIM_CR2_MMS_Pos)          </span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 6810</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1                       (0x2U &lt;&lt; TIM_CR2_MMS_Pos)          </span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 6811</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2                       (0x4U &lt;&lt; TIM_CR2_MMS_Pos)          </span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 6813</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Pos                    (7U)                               </span></div><div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 6814</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Msk                    (0x1U &lt;&lt; TIM_CR2_TI1S_Pos)         </span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S                        TIM_CR2_TI1S_Msk                   </span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 6817</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 6818</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Pos                    (0U)                               </span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Msk                    (0x7U &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS                        TIM_SMCR_SMS_Msk                   </span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb"> 6821</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0                      (0x1U &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 6822</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1                      (0x2U &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 6823</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2                      (0x4U &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 6825</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Pos                   (3U)                               </span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 6826</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Msk                   (0x1U &lt;&lt; TIM_SMCR_OCCS_Pos)        </span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS                       TIM_SMCR_OCCS_Msk                  </span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf5453c5f4636105b0f1a6820dd57105"> 6829</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Pos                     (4U)                               </span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9"> 6830</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Msk                     (0x7U &lt;&lt; TIM_SMCR_TS_Pos)          </span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS                         TIM_SMCR_TS_Msk                    </span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b"> 6832</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0                       (0x1U &lt;&lt; TIM_SMCR_TS_Pos)          </span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 6833</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1                       (0x2U &lt;&lt; TIM_SMCR_TS_Pos)          </span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 6834</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2                       (0x4U &lt;&lt; TIM_SMCR_TS_Pos)          </span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 6836</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Pos                    (7U)                               </span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 6837</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Msk                    (0x1U &lt;&lt; TIM_SMCR_MSM_Pos)         </span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM                        TIM_SMCR_MSM_Msk                   </span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2"> 6840</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Pos                    (8U)                               </span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 6841</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Msk                    (0xFU &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF                        TIM_SMCR_ETF_Msk                   </span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd"> 6843</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0                      (0x1U &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 6844</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1                      (0x2U &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 6845</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2                      (0x4U &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 6846</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3                      (0x8U &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 6848</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Pos                   (12U)                              </span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 6849</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Msk                   (0x3U &lt;&lt; TIM_SMCR_ETPS_Pos)        </span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS                       TIM_SMCR_ETPS_Msk                  </span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b"> 6851</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0                     (0x1U &lt;&lt; TIM_SMCR_ETPS_Pos)        </span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 6852</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1                     (0x2U &lt;&lt; TIM_SMCR_ETPS_Pos)        </span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 6854</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Pos                    (14U)                              </span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 6855</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Msk                    (0x1U &lt;&lt; TIM_SMCR_ECE_Pos)         </span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE                        TIM_SMCR_ECE_Msk                   </span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0"> 6857</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Pos                    (15U)                              </span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 6858</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Msk                    (0x1U &lt;&lt; TIM_SMCR_ETP_Pos)         </span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 6859</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP                        TIM_SMCR_ETP_Msk                   </span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3"> 6861</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 6862</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Pos                    (0U)                               </span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Msk                    (0x1U &lt;&lt; TIM_DIER_UIE_Pos)         </span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE                        TIM_DIER_UIE_Msk                   </span></div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6"> 6865</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Pos                  (1U)                               </span></div><div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 6866</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Msk                  (0x1U &lt;&lt; TIM_DIER_CC1IE_Pos)       </span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 6867</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE                      TIM_DIER_CC1IE_Msk                 </span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364"> 6868</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Pos                  (2U)                               </span></div><div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 6869</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Msk                  (0x1U &lt;&lt; TIM_DIER_CC2IE_Pos)       </span></div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 6870</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE                      TIM_DIER_CC2IE_Msk                 </span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90"> 6871</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Pos                  (3U)                               </span></div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 6872</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Msk                  (0x1U &lt;&lt; TIM_DIER_CC3IE_Pos)       </span></div><div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 6873</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE                      TIM_DIER_CC3IE_Msk                 </span></div><div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d"> 6874</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Pos                  (4U)                               </span></div><div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 6875</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Msk                  (0x1U &lt;&lt; TIM_DIER_CC4IE_Pos)       </span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 6876</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE                      TIM_DIER_CC4IE_Msk                 </span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98"> 6877</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Pos                    (6U)                               </span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 6878</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Msk                    (0x1U &lt;&lt; TIM_DIER_TIE_Pos)         </span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 6879</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE                        TIM_DIER_TIE_Msk                   </span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6"> 6880</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Pos                    (8U)                               </span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 6881</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Msk                    (0x1U &lt;&lt; TIM_DIER_UDE_Pos)         </span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 6882</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE                        TIM_DIER_UDE_Msk                   </span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3"> 6883</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Pos                  (9U)                               </span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 6884</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Msk                  (0x1U &lt;&lt; TIM_DIER_CC1DE_Pos)       </span></div><div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 6885</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE                      TIM_DIER_CC1DE_Msk                 </span></div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4"> 6886</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Pos                  (10U)                              </span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 6887</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Msk                  (0x1U &lt;&lt; TIM_DIER_CC2DE_Pos)       </span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 6888</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE                      TIM_DIER_CC2DE_Msk                 </span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420"> 6889</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Pos                  (11U)                              </span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 6890</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Msk                  (0x1U &lt;&lt; TIM_DIER_CC3DE_Pos)       </span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 6891</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE                      TIM_DIER_CC3DE_Msk                 </span></div><div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373"> 6892</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Pos                  (12U)                              </span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 6893</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Msk                  (0x1U &lt;&lt; TIM_DIER_CC4DE_Pos)       </span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 6894</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE                      TIM_DIER_CC4DE_Msk                 </span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39"> 6895</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE                      ((uint16_t)0x2000U)                </span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 6896</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Pos                    (14U)                              </span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 6897</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Msk                    (0x1U &lt;&lt; TIM_DIER_TDE_Pos)         </span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 6898</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE                        TIM_DIER_TDE_Msk                   </span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020"> 6900</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 6901</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Pos                      (0U)                               </span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Msk                      (0x1U &lt;&lt; TIM_SR_UIF_Pos)           </span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#define TIM_SR_UIF                          TIM_SR_UIF_Msk                     </span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19"> 6904</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Pos                    (1U)                               </span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 6905</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Msk                    (0x1U &lt;&lt; TIM_SR_CC1IF_Pos)         </span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 6906</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF                        TIM_SR_CC1IF_Msk                   </span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c"> 6907</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Pos                    (2U)                               </span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 6908</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Msk                    (0x1U &lt;&lt; TIM_SR_CC2IF_Pos)         </span></div><div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 6909</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF                        TIM_SR_CC2IF_Msk                   </span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae"> 6910</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Pos                    (3U)                               </span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 6911</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Msk                    (0x1U &lt;&lt; TIM_SR_CC3IF_Pos)         </span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 6912</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF                        TIM_SR_CC3IF_Msk                   </span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a"> 6913</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Pos                    (4U)                               </span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 6914</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Msk                    (0x1U &lt;&lt; TIM_SR_CC4IF_Pos)         </span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 6915</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF                        TIM_SR_CC4IF_Msk                   </span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9"> 6916</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Pos                      (6U)                               </span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 6917</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Msk                      (0x1U &lt;&lt; TIM_SR_TIF_Pos)           </span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 6918</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF                          TIM_SR_TIF_Msk                     </span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563"> 6919</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Pos                    (9U)                               </span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 6920</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Msk                    (0x1U &lt;&lt; TIM_SR_CC1OF_Pos)         </span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 6921</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF                        TIM_SR_CC1OF_Msk                   </span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6"> 6922</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Pos                    (10U)                              </span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 6923</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Msk                    (0x1U &lt;&lt; TIM_SR_CC2OF_Pos)         </span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 6924</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF                        TIM_SR_CC2OF_Msk                   </span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3"> 6925</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Pos                    (11U)                              </span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 6926</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Msk                    (0x1U &lt;&lt; TIM_SR_CC3OF_Pos)         </span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 6927</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF                        TIM_SR_CC3OF_Msk                   </span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb"> 6928</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Pos                    (12U)                              </span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 6929</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Msk                    (0x1U &lt;&lt; TIM_SR_CC4OF_Pos)         </span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 6930</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF                        TIM_SR_CC4OF_Msk                   </span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5"> 6932</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 6933</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Pos                      (0U)                               </span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Msk                      (0x1U &lt;&lt; TIM_EGR_UG_Pos)           </span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">#define TIM_EGR_UG                          TIM_EGR_UG_Msk                     </span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593"> 6936</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Pos                    (1U)                               </span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 6937</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Msk                    (0x1U &lt;&lt; TIM_EGR_CC1G_Pos)         </span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 6938</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G                        TIM_EGR_CC1G_Msk                   </span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211"> 6939</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Pos                    (2U)                               </span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 6940</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Msk                    (0x1U &lt;&lt; TIM_EGR_CC2G_Pos)         </span></div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 6941</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G                        TIM_EGR_CC2G_Msk                   </span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea"> 6942</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Pos                    (3U)                               </span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 6943</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Msk                    (0x1U &lt;&lt; TIM_EGR_CC3G_Pos)         </span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 6944</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G                        TIM_EGR_CC3G_Msk                   </span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145"> 6945</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Pos                    (4U)                               </span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 6946</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Msk                    (0x1U &lt;&lt; TIM_EGR_CC4G_Pos)         </span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 6947</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G                        TIM_EGR_CC4G_Msk                   </span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26"> 6948</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Pos                      (6U)                               </span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 6949</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Msk                      (0x1U &lt;&lt; TIM_EGR_TG_Pos)           </span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 6950</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG                          TIM_EGR_TG_Msk                     </span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 6952</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 6953</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Pos                  (0U)                               </span></div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Msk                  (0x3U &lt;&lt; TIM_CCMR1_CC1S_Pos)       </span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S                      TIM_CCMR1_CC1S_Msk                 </span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469"> 6956</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0                    (0x1U &lt;&lt; TIM_CCMR1_CC1S_Pos)       </span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 6957</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1                    (0x2U &lt;&lt; TIM_CCMR1_CC1S_Pos)       </span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 6959</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos                 (2U)                               </span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 6960</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk                 (0x1U &lt;&lt; TIM_CCMR1_OC1FE_Pos)      </span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE                     TIM_CCMR1_OC1FE_Msk                </span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"> 6962</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos                 (3U)                               </span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 6963</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk                 (0x1U &lt;&lt; TIM_CCMR1_OC1PE_Pos)      </span></div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 6964</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE                     TIM_CCMR1_OC1PE_Msk                </span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02"> 6966</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Pos                  (4U)                               </span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 6967</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Msk                  (0x7U &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M                      TIM_CCMR1_OC1M_Msk                 </span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d"> 6969</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0                    (0x1U &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 6970</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1                    (0x2U &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 6971</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2                    (0x4U &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 6973</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos                 (7U)                               </span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 6974</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk                 (0x1U &lt;&lt; TIM_CCMR1_OC1CE_Pos)      </span></div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE                     TIM_CCMR1_OC1CE_Msk                </span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045"> 6977</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Pos                  (8U)                               </span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 6978</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Msk                  (0x3U &lt;&lt; TIM_CCMR1_CC2S_Pos)       </span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S                      TIM_CCMR1_CC2S_Msk                 </span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e"> 6980</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0                    (0x1U &lt;&lt; TIM_CCMR1_CC2S_Pos)       </span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 6981</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1                    (0x2U &lt;&lt; TIM_CCMR1_CC2S_Pos)       </span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 6983</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos                 (10U)                              </span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 6984</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk                 (0x1U &lt;&lt; TIM_CCMR1_OC2FE_Pos)      </span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE                     TIM_CCMR1_OC2FE_Msk                </span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511"> 6986</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos                 (11U)                              </span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 6987</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk                 (0x1U &lt;&lt; TIM_CCMR1_OC2PE_Pos)      </span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 6988</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE                     TIM_CCMR1_OC2PE_Msk                </span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395"> 6990</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Pos                  (12U)                              </span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 6991</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Msk                  (0x7U &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M                      TIM_CCMR1_OC2M_Msk                 </span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1"> 6993</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0                    (0x1U &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 6994</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1                    (0x2U &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 6995</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2                    (0x4U &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 6997</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos                 (15U)                              </span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 6998</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk                 (0x1U &lt;&lt; TIM_CCMR1_OC2CE_Pos)      </span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE                     TIM_CCMR1_OC2CE_Msk                </span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5"> 7001</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 7002</a></span>&#160;</div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos                (2U)                               </span></div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk                (0x3U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)     </span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC                    TIM_CCMR1_IC1PSC_Msk               </span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a"> 7006</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0                  (0x1U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)     </span></div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 7007</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1                  (0x2U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)     </span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 7009</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Pos                  (4U)                               </span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 7010</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Msk                  (0xFU &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F                      TIM_CCMR1_IC1F_Msk                 </span></div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0"> 7012</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0                    (0x1U &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 7013</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1                    (0x2U &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 7014</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2                    (0x4U &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 7015</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3                    (0x8U &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 7017</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos                (10U)                              </span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 7018</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk                (0x3U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)     </span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC                    TIM_CCMR1_IC2PSC_Msk               </span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3"> 7020</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0                  (0x1U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)     </span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 7021</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1                  (0x2U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)     </span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 7023</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Pos                  (12U)                              </span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 7024</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Msk                  (0xFU &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F                      TIM_CCMR1_IC2F_Msk                 </span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964"> 7026</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0                    (0x1U &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 7027</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1                    (0x2U &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 7028</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2                    (0x4U &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 7029</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3                    (0x8U &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 7031</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 7032</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Pos                  (0U)                               </span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Msk                  (0x3U &lt;&lt; TIM_CCMR2_CC3S_Pos)       </span></div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S                      TIM_CCMR2_CC3S_Msk                 </span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b"> 7035</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0                    (0x1U &lt;&lt; TIM_CCMR2_CC3S_Pos)       </span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 7036</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1                    (0x2U &lt;&lt; TIM_CCMR2_CC3S_Pos)       </span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 7038</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos                 (2U)                               </span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 7039</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk                 (0x1U &lt;&lt; TIM_CCMR2_OC3FE_Pos)      </span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE                     TIM_CCMR2_OC3FE_Msk                </span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8"> 7041</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos                 (3U)                               </span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 7042</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk                 (0x1U &lt;&lt; TIM_CCMR2_OC3PE_Pos)      </span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 7043</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE                     TIM_CCMR2_OC3PE_Msk                </span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9"> 7045</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Pos                  (4U)                               </span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 7046</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Msk                  (0x7U &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M                      TIM_CCMR2_OC3M_Msk                 </span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91"> 7048</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0                    (0x1U &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 7049</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1                    (0x2U &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 7050</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2                    (0x4U &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 7052</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos                 (7U)                               </span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 7053</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk                 (0x1U &lt;&lt; TIM_CCMR2_OC3CE_Pos)      </span></div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE                     TIM_CCMR2_OC3CE_Msk                </span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942"> 7056</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Pos                  (8U)                               </span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 7057</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Msk                  (0x3U &lt;&lt; TIM_CCMR2_CC4S_Pos)       </span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S                      TIM_CCMR2_CC4S_Msk                 </span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6"> 7059</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0                    (0x1U &lt;&lt; TIM_CCMR2_CC4S_Pos)       </span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 7060</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1                    (0x2U &lt;&lt; TIM_CCMR2_CC4S_Pos)       </span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 7062</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos                 (10U)                              </span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 7063</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk                 (0x1U &lt;&lt; TIM_CCMR2_OC4FE_Pos)      </span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE                     TIM_CCMR2_OC4FE_Msk                </span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09"> 7065</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos                 (11U)                              </span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 7066</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk                 (0x1U &lt;&lt; TIM_CCMR2_OC4PE_Pos)      </span></div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 7067</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE                     TIM_CCMR2_OC4PE_Msk                </span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4"> 7069</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Pos                  (12U)                              </span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 7070</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Msk                  (0x7U &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M                      TIM_CCMR2_OC4M_Msk                 </span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400"> 7072</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0                    (0x1U &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 7073</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1                    (0x2U &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 7074</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2                    (0x4U &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 7076</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos                 (15U)                              </span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 7077</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk                 (0x1U &lt;&lt; TIM_CCMR2_OC4CE_Pos)      </span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE                     TIM_CCMR2_OC4CE_Msk                </span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc"> 7080</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 7081</a></span>&#160;</div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos                (2U)                               </span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk                (0x3U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)     </span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC                    TIM_CCMR2_IC3PSC_Msk               </span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2"> 7085</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0                  (0x1U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)     </span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 7086</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1                  (0x2U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)     </span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 7088</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Pos                  (4U)                               </span></div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 7089</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Msk                  (0xFU &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F                      TIM_CCMR2_IC3F_Msk                 </span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62"> 7091</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0                    (0x1U &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 7092</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1                    (0x2U &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 7093</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2                    (0x4U &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 7094</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3                    (0x8U &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 7096</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos                (10U)                              </span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 7097</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk                (0x3U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)     </span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC                    TIM_CCMR2_IC4PSC_Msk               </span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f"> 7099</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0                  (0x1U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)     </span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 7100</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1                  (0x2U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)     </span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 7102</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Pos                  (12U)                              </span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 7103</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Msk                  (0xFU &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F                      TIM_CCMR2_IC4F_Msk                 </span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2"> 7105</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0                    (0x1U &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 7106</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1                    (0x2U &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 7107</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2                    (0x4U &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 7108</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3                    (0x8U &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 7110</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 7111</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Pos                   (0U)                               </span></div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Msk                   (0x1U &lt;&lt; TIM_CCER_CC1E_Pos)        </span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E                       TIM_CCER_CC1E_Msk                  </span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1"> 7114</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Pos                   (1U)                               </span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 7115</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Msk                   (0x1U &lt;&lt; TIM_CCER_CC1P_Pos)        </span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 7116</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P                       TIM_CCER_CC1P_Msk                  </span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb"> 7117</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Pos                  (3U)                               </span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 7118</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Msk                  (0x1U &lt;&lt; TIM_CCER_CC1NP_Pos)       </span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 7119</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP                      TIM_CCER_CC1NP_Msk                 </span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3"> 7120</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Pos                   (4U)                               </span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 7121</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Msk                   (0x1U &lt;&lt; TIM_CCER_CC2E_Pos)        </span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 7122</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E                       TIM_CCER_CC2E_Msk                  </span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84"> 7123</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Pos                   (5U)                               </span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 7124</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Msk                   (0x1U &lt;&lt; TIM_CCER_CC2P_Pos)        </span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 7125</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P                       TIM_CCER_CC2P_Msk                  </span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f"> 7126</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Pos                  (7U)                               </span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 7127</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Msk                  (0x1U &lt;&lt; TIM_CCER_CC2NP_Pos)       </span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 7128</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP                      TIM_CCER_CC2NP_Msk                 </span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab"> 7129</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Pos                   (8U)                               </span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 7130</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Msk                   (0x1U &lt;&lt; TIM_CCER_CC3E_Pos)        </span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 7131</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E                       TIM_CCER_CC3E_Msk                  </span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899"> 7132</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Pos                   (9U)                               </span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 7133</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Msk                   (0x1U &lt;&lt; TIM_CCER_CC3P_Pos)        </span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 7134</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P                       TIM_CCER_CC3P_Msk                  </span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb"> 7135</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Pos                  (11U)                              </span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 7136</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Msk                  (0x1U &lt;&lt; TIM_CCER_CC3NP_Pos)       </span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 7137</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP                      TIM_CCER_CC3NP_Msk                 </span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a"> 7138</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Pos                   (12U)                              </span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 7139</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Msk                   (0x1U &lt;&lt; TIM_CCER_CC4E_Pos)        </span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 7140</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E                       TIM_CCER_CC4E_Msk                  </span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3"> 7141</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Pos                   (13U)                              </span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 7142</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Msk                   (0x1U &lt;&lt; TIM_CCER_CC4P_Pos)        </span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 7143</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P                       TIM_CCER_CC4P_Msk                  </span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8"> 7144</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Pos                  (15U)                              </span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 7145</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Msk                  (0x1U &lt;&lt; TIM_CCER_CC4NP_Pos)       </span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 7146</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP                      TIM_CCER_CC4NP_Msk                 </span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e"> 7148</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 7149</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Pos                     (0U)                               </span></div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Msk                     (0xFFFFFFFFU &lt;&lt; TIM_CNT_CNT_Pos)   </span></div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT                         TIM_CNT_CNT_Msk                    </span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0"> 7153</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 7154</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Pos                     (0U)                               </span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Msk                     (0xFFFFU &lt;&lt; TIM_PSC_PSC_Pos)       </span></div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC                         TIM_PSC_PSC_Msk                    </span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df"> 7158</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 7159</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Pos                     (0U)                               </span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Msk                     (0xFFFFFFFFU &lt;&lt; TIM_ARR_ARR_Pos)   </span></div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR                         TIM_ARR_ARR_Msk                    </span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3"> 7163</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 7164</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Pos                   (0U)                               </span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Msk                   (0xFFFFU &lt;&lt; TIM_CCR1_CCR1_Pos)     </span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1                       TIM_CCR1_CCR1_Msk                  </span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb"> 7168</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 7169</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Pos                   (0U)                               </span></div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Msk                   (0xFFFFU &lt;&lt; TIM_CCR2_CCR2_Pos)     </span></div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2                       TIM_CCR2_CCR2_Msk                  </span></div><div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1"> 7173</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 7174</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Pos                   (0U)                               </span></div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Msk                   (0xFFFFU &lt;&lt; TIM_CCR3_CCR3_Pos)     </span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3                       TIM_CCR3_CCR3_Msk                  </span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024"> 7178</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 7179</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Pos                   (0U)                               </span></div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Msk                   (0xFFFFU &lt;&lt; TIM_CCR4_CCR4_Pos)     </span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4                       TIM_CCR4_CCR4_Msk                  </span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f"> 7183</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 7184</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Pos                     (0U)                               </span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Msk                     (0x1FU &lt;&lt; TIM_DCR_DBA_Pos)         </span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA                         TIM_DCR_DBA_Msk                    </span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9"> 7187</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_0                       (0x01U &lt;&lt; TIM_DCR_DBA_Pos)         </span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 7188</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_1                       (0x02U &lt;&lt; TIM_DCR_DBA_Pos)         </span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 7189</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_2                       (0x04U &lt;&lt; TIM_DCR_DBA_Pos)         </span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 7190</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_3                       (0x08U &lt;&lt; TIM_DCR_DBA_Pos)         </span></div><div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 7191</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_4                       (0x10U &lt;&lt; TIM_DCR_DBA_Pos)         </span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 7193</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Pos                     (8U)                               </span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 7194</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Msk                     (0x1FU &lt;&lt; TIM_DCR_DBL_Pos)         </span></div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL                         TIM_DCR_DBL_Msk                    </span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610"> 7196</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_0                       (0x01U &lt;&lt; TIM_DCR_DBL_Pos)         </span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 7197</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_1                       (0x02U &lt;&lt; TIM_DCR_DBL_Pos)         </span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 7198</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_2                       (0x04U &lt;&lt; TIM_DCR_DBL_Pos)         </span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 7199</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_3                       (0x08U &lt;&lt; TIM_DCR_DBL_Pos)         </span></div><div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 7200</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_4                       (0x10U &lt;&lt; TIM_DCR_DBL_Pos)         </span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 7202</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 7203</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Pos                   (0U)                               </span></div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Msk                   (0xFFFFU &lt;&lt; TIM_DMAR_DMAB_Pos)     </span></div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB                       TIM_DMAR_DMAB_Msk                  </span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a"> 7207</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 7208</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1RMP_Pos                   (0U)                               </span></div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">#define TIM_OR_TI1RMP_Msk                   (0x3U &lt;&lt; TIM_OR_TI1RMP_Pos)        </span></div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor">#define TIM_OR_TI1RMP                       TIM_OR_TI1RMP_Msk                  </span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48326aa64beffb0af2e20a5f207a0c6a"> 7211</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1RMP_0                     (0x1U &lt;&lt; TIM_OR_TI1RMP_Pos)        </span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad86d8f217aed0993dd3d2760fd6c0c52"> 7212</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1RMP_1                     (0x2U &lt;&lt; TIM_OR_TI1RMP_Pos)        </span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f9ba136b3dca26c39de5da6eca8fbc1"> 7214</a></span>&#160;<span class="preprocessor">#define TIM_OR_ETR_RMP_Pos                  (2U)                               </span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91cb3077c1904d1e039c99725297bdb"> 7215</a></span>&#160;<span class="preprocessor">#define TIM_OR_ETR_RMP_Msk                  (0x1U &lt;&lt; TIM_OR_ETR_RMP_Pos)       </span></div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor">#define TIM_OR_ETR_RMP                      TIM_OR_ETR_RMP_Msk                 </span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae6a61e2b5524a68b167d01ceaa93da4"> 7217</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_RI_Pos               (3U)                               </span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f575599217a4e7ec9303b4e6777ab5"> 7218</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_RI_Msk               (0x1U &lt;&lt; TIM_OR_TI1_RMP_RI_Pos)    </span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0f40cdf5f919103c302c893ecca607"> 7219</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI1_RMP_RI                   TIM_OR_TI1_RMP_RI_Msk              </span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c1bdba013122b8c1ebd434f4b2d48af"> 7221</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3170c14c51925fda7420a072b3a0ea"> 7222</a></span>&#160;<span class="preprocessor">#define TIM9_OR_ITR1_RMP_Pos                (2U)                               </span></div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="preprocessor">#define TIM9_OR_ITR1_RMP_Msk                (0x1U &lt;&lt; TIM9_OR_ITR1_RMP_Pos)     </span></div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor">#define TIM9_OR_ITR1_RMP                    TIM9_OR_ITR1_RMP_Msk               </span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce8af6859842c7c10dd136805ddd23c"> 7226</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2916e9d0ca024598c2a9997a9e6c8401"> 7227</a></span>&#160;<span class="preprocessor">#define TIM2_OR_ITR1_RMP_Pos                (0U)                               </span></div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor">#define TIM2_OR_ITR1_RMP_Msk                (0x1U &lt;&lt; TIM2_OR_ITR1_RMP_Pos)     </span></div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor">#define TIM2_OR_ITR1_RMP                    TIM2_OR_ITR1_RMP_Msk               </span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac96d5aee366904a5a009bc64f95e4c16"> 7231</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968b8c51c00da52910a0a1b648d7b954"> 7232</a></span>&#160;<span class="preprocessor">#define TIM3_OR_ITR2_RMP_Pos                (0U)                               </span></div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="preprocessor">#define TIM3_OR_ITR2_RMP_Msk                (0x1U &lt;&lt; TIM3_OR_ITR2_RMP_Pos)     </span></div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="preprocessor">#define TIM3_OR_ITR2_RMP                    TIM3_OR_ITR2_RMP_Msk               </span></div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae82a80a7156c82e0c279f609930de7e3"> 7236</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7afbfa279c665933d19d54322f26f2ce"> 7237</a></span>&#160;</div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;</div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define USART_SR_PE_Pos                     (0U)                               </span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">#define USART_SR_PE_Msk                     (0x1U &lt;&lt; USART_SR_PE_Pos)          </span></div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">#define USART_SR_PE                         USART_SR_PE_Msk                    </span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0635e2ab8eac81f2a10164602121ccf2"> 7248</a></span>&#160;<span class="preprocessor">#define USART_SR_FE_Pos                     (1U)                               </span></div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a"> 7249</a></span>&#160;<span class="preprocessor">#define USART_SR_FE_Msk                     (0x1U &lt;&lt; USART_SR_FE_Pos)          </span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14"> 7250</a></span>&#160;<span class="preprocessor">#define USART_SR_FE                         USART_SR_FE_Msk                    </span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780d79584f83d2873c4026cdaa93d848"> 7251</a></span>&#160;<span class="preprocessor">#define USART_SR_NE_Pos                     (2U)                               </span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3"> 7252</a></span>&#160;<span class="preprocessor">#define USART_SR_NE_Msk                     (0x1U &lt;&lt; USART_SR_NE_Pos)          </span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 7253</a></span>&#160;<span class="preprocessor">#define USART_SR_NE                         USART_SR_NE_Msk                    </span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92528c798c4fa8ecfda09d6058cbb7f3"> 7254</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE_Pos                    (3U)                               </span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf"> 7255</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE_Msk                    (0x1U &lt;&lt; USART_SR_ORE_Pos)         </span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572"> 7256</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE                        USART_SR_ORE_Msk                   </span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1413d933bfe380829bd883ce5ae6f27b"> 7257</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE_Pos                   (4U)                               </span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5"> 7258</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE_Msk                   (0x1U &lt;&lt; USART_SR_IDLE_Pos)        </span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558"> 7259</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE                       USART_SR_IDLE_Msk                  </span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2a7cf252454c0c27e5d4327bbd3206f"> 7260</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE_Pos                   (5U)                               </span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497"> 7261</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE_Msk                   (0x1U &lt;&lt; USART_SR_RXNE_Pos)        </span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f"> 7262</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE                       USART_SR_RXNE_Msk                  </span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5895ff1c2d076cb10c291c873eedc55"> 7263</a></span>&#160;<span class="preprocessor">#define USART_SR_TC_Pos                     (6U)                               </span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9"> 7264</a></span>&#160;<span class="preprocessor">#define USART_SR_TC_Msk                     (0x1U &lt;&lt; USART_SR_TC_Pos)          </span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 7265</a></span>&#160;<span class="preprocessor">#define USART_SR_TC                         USART_SR_TC_Msk                    </span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8cdb6c85343e4287d5c07bcff25d58e"> 7266</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE_Pos                    (7U)                               </span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac"> 7267</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE_Msk                    (0x1U &lt;&lt; USART_SR_TXE_Pos)         </span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1"> 7268</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE                        USART_SR_TXE_Msk                   </span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa708cd1b36e1ee1cfed89e85620a7c00"> 7269</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD_Pos                    (8U)                               </span></div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0"> 7270</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD_Msk                    (0x1U &lt;&lt; USART_SR_LBD_Pos)         </span></div><div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980"> 7271</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD                        USART_SR_LBD_Msk                   </span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae347aead943d5b4c1044a226380b3fda"> 7272</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS_Pos                    (9U)                               </span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d"> 7273</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS_Msk                    (0x1U &lt;&lt; USART_SR_CTS_Pos)         </span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628"> 7274</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS                        USART_SR_CTS_Msk                   </span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9"> 7276</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541"> 7277</a></span>&#160;<span class="preprocessor">#define USART_DR_DR_Pos                     (0U)                               </span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define USART_DR_DR_Msk                     (0x1FFU &lt;&lt; USART_DR_DR_Pos)        </span></div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="preprocessor">#define USART_DR_DR                         USART_DR_DR_Msk                    </span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f"> 7281</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff"> 7282</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Pos          (0U)                               </span></div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Msk          (0xFU &lt;&lt; USART_BRR_DIV_FRACTION_Pos) </span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION              USART_BRR_DIV_FRACTION_Msk         </span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da3df12337bdcb5b93129db2719a5e"> 7285</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Pos          (4U)                               </span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406"> 7286</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Msk          (0xFFFU &lt;&lt; USART_BRR_DIV_MANTISSA_Pos) </span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e"> 7287</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA              USART_BRR_DIV_MANTISSA_Msk         </span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b"> 7289</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"> 7290</a></span>&#160;<span class="preprocessor">#define USART_CR1_SBK_Pos                   (0U)                               </span></div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">#define USART_CR1_SBK_Msk                   (0x1U &lt;&lt; USART_CR1_SBK_Pos)        </span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">#define USART_CR1_SBK                       USART_CR1_SBK_Msk                  </span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23eec4bbb3ac06c22aff3355f965457a"> 7293</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU_Pos                   (1U)                               </span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1"> 7294</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU_Msk                   (0x1U &lt;&lt; USART_CR1_RWU_Pos)        </span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1"> 7295</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU                       USART_CR1_RWU_Msk                  </span></div><div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a90f545fa1ee315c277fd0f06f2274"> 7296</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Pos                    (2U)                               </span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4"> 7297</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Msk                    (0x1U &lt;&lt; USART_CR1_RE_Pos)         </span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 7298</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE                        USART_CR1_RE_Msk                   </span></div><div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58"> 7299</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Pos                    (3U)                               </span></div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682"> 7300</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Msk                    (0x1U &lt;&lt; USART_CR1_TE_Pos)         </span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 7301</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE                        USART_CR1_TE_Msk                   </span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564"> 7302</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Pos                (4U)                               </span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 7303</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Msk                (0x1U &lt;&lt; USART_CR1_IDLEIE_Pos)     </span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 7304</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE                    USART_CR1_IDLEIE_Msk               </span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3"> 7305</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Pos                (5U)                               </span></div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 7306</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Msk                (0x1U &lt;&lt; USART_CR1_RXNEIE_Pos)     </span></div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 7307</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE                    USART_CR1_RXNEIE_Msk               </span></div><div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984"> 7308</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Pos                  (6U)                               </span></div><div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543"> 7309</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Msk                  (0x1U &lt;&lt; USART_CR1_TCIE_Pos)       </span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 7310</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE                      USART_CR1_TCIE_Msk                 </span></div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a"> 7311</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Pos                 (7U)                               </span></div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 7312</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Msk                 (0x1U &lt;&lt; USART_CR1_TXEIE_Pos)      </span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 7313</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE                     USART_CR1_TXEIE_Msk                </span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef"> 7314</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Pos                  (8U)                               </span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5"> 7315</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Msk                  (0x1U &lt;&lt; USART_CR1_PEIE_Pos)       </span></div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 7316</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE                      USART_CR1_PEIE_Msk                 </span></div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b"> 7317</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Pos                    (9U)                               </span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 7318</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Msk                    (0x1U &lt;&lt; USART_CR1_PS_Pos)         </span></div><div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 7319</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS                        USART_CR1_PS_Msk                   </span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16"> 7320</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Pos                   (10U)                              </span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e"> 7321</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Msk                   (0x1U &lt;&lt; USART_CR1_PCE_Pos)        </span></div><div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 7322</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE                       USART_CR1_PCE_Msk                  </span></div><div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b"> 7323</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Pos                  (11U)                              </span></div><div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 7324</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Msk                  (0x1U &lt;&lt; USART_CR1_WAKE_Pos)       </span></div><div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 7325</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE                      USART_CR1_WAKE_Msk                 </span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492"> 7326</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Pos                     (12U)                              </span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6"> 7327</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Msk                     (0x1U &lt;&lt; USART_CR1_M_Pos)          </span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 7328</a></span>&#160;<span class="preprocessor">#define USART_CR1_M                         USART_CR1_M_Msk                    </span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308"> 7329</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE_Pos                    (13U)                              </span></div><div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 7330</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE_Msk                    (0x1U &lt;&lt; USART_CR1_UE_Pos)         </span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 7331</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE                        USART_CR1_UE_Msk                   </span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb"> 7332</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Pos                 (15U)                              </span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 7333</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Msk                 (0x1U &lt;&lt; USART_CR1_OVER8_Pos)      </span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 7334</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8                     USART_CR1_OVER8_Msk                </span></div><div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02"> 7336</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 7337</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Pos                   (0U)                               </span></div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Msk                   (0xFU &lt;&lt; USART_CR2_ADD_Pos)        </span></div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="preprocessor">#define USART_CR2_ADD                       USART_CR2_ADD_Msk                  </span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3"> 7340</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Pos                  (5U)                               </span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28"> 7341</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Msk                  (0x1U &lt;&lt; USART_CR2_LBDL_Pos)       </span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 7342</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL                      USART_CR2_LBDL_Msk                 </span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624"> 7343</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Pos                 (6U)                               </span></div><div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5"> 7344</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Msk                 (0x1U &lt;&lt; USART_CR2_LBDIE_Pos)      </span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 7345</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE                     USART_CR2_LBDIE_Msk                </span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f"> 7346</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Pos                  (8U)                               </span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b"> 7347</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Msk                  (0x1U &lt;&lt; USART_CR2_LBCL_Pos)       </span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 7348</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL                      USART_CR2_LBCL_Msk                 </span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0"> 7349</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Pos                  (9U)                               </span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 7350</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Msk                  (0x1U &lt;&lt; USART_CR2_CPHA_Pos)       </span></div><div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 7351</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA                      USART_CR2_CPHA_Msk                 </span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a"> 7352</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Pos                  (10U)                              </span></div><div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 7353</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Msk                  (0x1U &lt;&lt; USART_CR2_CPOL_Pos)       </span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 7354</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL                      USART_CR2_CPOL_Msk                 </span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a"> 7355</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Pos                 (11U)                              </span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 7356</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Msk                 (0x1U &lt;&lt; USART_CR2_CLKEN_Pos)      </span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 7357</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN                     USART_CR2_CLKEN_Msk                </span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 7359</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Pos                  (12U)                              </span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 7360</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Msk                  (0x3U &lt;&lt; USART_CR2_STOP_Pos)       </span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define USART_CR2_STOP                      USART_CR2_STOP_Msk                 </span></div><div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51"> 7362</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_0                    (0x1U &lt;&lt; USART_CR2_STOP_Pos)       </span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 7363</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_1                    (0x2U &lt;&lt; USART_CR2_STOP_Pos)       </span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 7365</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Pos                 (14U)                              </span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 7366</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Msk                 (0x1U &lt;&lt; USART_CR2_LINEN_Pos)      </span></div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="preprocessor">#define USART_CR2_LINEN                     USART_CR2_LINEN_Msk                </span></div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8"> 7369</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 7370</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Pos                   (0U)                               </span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Msk                   (0x1U &lt;&lt; USART_CR3_EIE_Pos)        </span></div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor">#define USART_CR3_EIE                       USART_CR3_EIE_Msk                  </span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e"> 7373</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Pos                  (1U)                               </span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 7374</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Msk                  (0x1U &lt;&lt; USART_CR3_IREN_Pos)       </span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 7375</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN                      USART_CR3_IREN_Msk                 </span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57"> 7376</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Pos                  (2U)                               </span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c"> 7377</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Msk                  (0x1U &lt;&lt; USART_CR3_IRLP_Pos)       </span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 7378</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP                      USART_CR3_IRLP_Msk                 </span></div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5"> 7379</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Pos                 (3U)                               </span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633"> 7380</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Msk                 (0x1U &lt;&lt; USART_CR3_HDSEL_Pos)      </span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 7381</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL                     USART_CR3_HDSEL_Msk                </span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9"> 7382</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Pos                  (4U)                               </span></div><div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d"> 7383</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Msk                  (0x1U &lt;&lt; USART_CR3_NACK_Pos)       </span></div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 7384</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK                      USART_CR3_NACK_Msk                 </span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049"> 7385</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Pos                  (5U)                               </span></div><div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a"> 7386</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Msk                  (0x1U &lt;&lt; USART_CR3_SCEN_Pos)       </span></div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 7387</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN                      USART_CR3_SCEN_Msk                 </span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d"> 7388</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Pos                  (6U)                               </span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8"> 7389</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Msk                  (0x1U &lt;&lt; USART_CR3_DMAR_Pos)       </span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 7390</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR                      USART_CR3_DMAR_Msk                 </span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773"> 7391</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Pos                  (7U)                               </span></div><div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 7392</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Msk                  (0x1U &lt;&lt; USART_CR3_DMAT_Pos)       </span></div><div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 7393</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT                      USART_CR3_DMAT_Msk                 </span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f"> 7394</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Pos                  (8U)                               </span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29"> 7395</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Msk                  (0x1U &lt;&lt; USART_CR3_RTSE_Pos)       </span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 7396</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE                      USART_CR3_RTSE_Msk                 </span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563"> 7397</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Pos                  (9U)                               </span></div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152"> 7398</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Msk                  (0x1U &lt;&lt; USART_CR3_CTSE_Pos)       </span></div><div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 7399</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE                      USART_CR3_CTSE_Msk                 </span></div><div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01"> 7400</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Pos                 (10U)                              </span></div><div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4"> 7401</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Msk                 (0x1U &lt;&lt; USART_CR3_CTSIE_Pos)      </span></div><div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 7402</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE                     USART_CR3_CTSIE_Msk                </span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d"> 7403</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Pos                (11U)                              </span></div><div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 7404</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Msk                (0x1U &lt;&lt; USART_CR3_ONEBIT_Pos)     </span></div><div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 7405</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT                    USART_CR3_ONEBIT_Msk               </span></div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac"> 7407</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 7408</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Pos                  (0U)                               </span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Msk                  (0xFFU &lt;&lt; USART_GTPR_PSC_Pos)      </span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC                      USART_GTPR_PSC_Msk                 </span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2"> 7411</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_0                    (0x01U &lt;&lt; USART_GTPR_PSC_Pos)      </span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588"> 7412</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_1                    (0x02U &lt;&lt; USART_GTPR_PSC_Pos)      </span></div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 7413</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_2                    (0x04U &lt;&lt; USART_GTPR_PSC_Pos)      </span></div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb"> 7414</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_3                    (0x08U &lt;&lt; USART_GTPR_PSC_Pos)      </span></div><div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b"> 7415</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_4                    (0x10U &lt;&lt; USART_GTPR_PSC_Pos)      </span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 7416</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_5                    (0x20U &lt;&lt; USART_GTPR_PSC_Pos)      </span></div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486"> 7417</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_6                    (0x40U &lt;&lt; USART_GTPR_PSC_Pos)      </span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a"> 7418</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_7                    (0x80U &lt;&lt; USART_GTPR_PSC_Pos)      </span></div><div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a"> 7420</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Pos                   (8U)                               </span></div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc"> 7421</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Msk                   (0xFFU &lt;&lt; USART_GTPR_GT_Pos)       </span></div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="preprocessor">#define USART_GTPR_GT                       USART_GTPR_GT_Msk                  </span></div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780"> 7424</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 7425</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="comment">/*                     Universal Serial Bus (USB)                             */</span></div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;</div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="preprocessor">#define  USB_EP0R                              USB_BASE                        </span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define  USB_EP1R                             (USB_BASE + 0x00000004U)         </span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="preprocessor">#define  USB_EP2R                             (USB_BASE + 0x00000008U)         </span></div><div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952"> 7435</a></span>&#160;<span class="preprocessor">#define  USB_EP3R                             (USB_BASE + 0x0000000CU)         </span></div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307"> 7436</a></span>&#160;<span class="preprocessor">#define  USB_EP4R                             (USB_BASE + 0x00000010U)         </span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4"> 7437</a></span>&#160;<span class="preprocessor">#define  USB_EP5R                             (USB_BASE + 0x00000014U)         </span></div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2"> 7438</a></span>&#160;<span class="preprocessor">#define  USB_EP6R                             (USB_BASE + 0x00000018U)         </span></div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2"> 7439</a></span>&#160;<span class="preprocessor">#define  USB_EP7R                             (USB_BASE + 0x0000001CU)         </span></div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592"> 7441</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* bit positions */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada"> 7442</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_RX_Pos                     (15U)                            </span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="preprocessor">#define USB_EP_CTR_RX_Msk                     (0x1U &lt;&lt; USB_EP_CTR_RX_Pos)      </span></div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="preprocessor">#define USB_EP_CTR_RX                         USB_EP_CTR_RX_Msk                </span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a453111fcaa26076d687d676a4c9ec"> 7445</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_RX_Pos                    (14U)                            </span></div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa2d62dae603b7f7da3416fc3e5c270"> 7446</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_RX_Msk                    (0x1U &lt;&lt; USB_EP_DTOG_RX_Pos)     </span></div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d"> 7447</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_RX                        USB_EP_DTOG_RX_Msk               </span></div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7c003ad27a2be9b5dc2e5d7e543650"> 7448</a></span>&#160;<span class="preprocessor">#define USB_EPRX_STAT_Pos                     (12U)                            </span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf126145b3834eb5101c2f3898cb7e7f"> 7449</a></span>&#160;<span class="preprocessor">#define USB_EPRX_STAT_Msk                     (0x3U &lt;&lt; USB_EPRX_STAT_Pos)      </span></div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8"> 7450</a></span>&#160;<span class="preprocessor">#define USB_EPRX_STAT                         USB_EPRX_STAT_Msk                </span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99b1a366cac4e01bbec79a5c5ad26b3f"> 7451</a></span>&#160;<span class="preprocessor">#define USB_EP_SETUP_Pos                      (11U)                            </span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c148871595b6c11eab4d459e9eb6615"> 7452</a></span>&#160;<span class="preprocessor">#define USB_EP_SETUP_Msk                      (0x1U &lt;&lt; USB_EP_SETUP_Pos)       </span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2"> 7453</a></span>&#160;<span class="preprocessor">#define USB_EP_SETUP                          USB_EP_SETUP_Msk                 </span></div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d087cadc6e4cfd4cb47a908de9a93e"> 7454</a></span>&#160;<span class="preprocessor">#define USB_EP_T_FIELD_Pos                    (9U)                             </span></div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92c9508b6a342f25e52fe2745dc588"> 7455</a></span>&#160;<span class="preprocessor">#define USB_EP_T_FIELD_Msk                    (0x3U &lt;&lt; USB_EP_T_FIELD_Pos)     </span></div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873"> 7456</a></span>&#160;<span class="preprocessor">#define USB_EP_T_FIELD                        USB_EP_T_FIELD_Msk               </span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71411ac2717bc057efbba88a8d8e358"> 7457</a></span>&#160;<span class="preprocessor">#define USB_EP_KIND_Pos                       (8U)                             </span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed89db6de1cc7b9906313d536a8e5a8a"> 7458</a></span>&#160;<span class="preprocessor">#define USB_EP_KIND_Msk                       (0x1U &lt;&lt; USB_EP_KIND_Pos)        </span></div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66"> 7459</a></span>&#160;<span class="preprocessor">#define USB_EP_KIND                           USB_EP_KIND_Msk                  </span></div><div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f99dd586c540bb17ce61477da873e31"> 7460</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_TX_Pos                     (7U)                             </span></div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9655534f6b8cd22e37992b459d35cba0"> 7461</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_TX_Msk                     (0x1U &lt;&lt; USB_EP_CTR_TX_Pos)      </span></div><div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c"> 7462</a></span>&#160;<span class="preprocessor">#define USB_EP_CTR_TX                         USB_EP_CTR_TX_Msk                </span></div><div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98aad0a47aaea8c2d0fb9f56103840ff"> 7463</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_TX_Pos                    (6U)                             </span></div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b445a1245a07106268b67bc814f43b"> 7464</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_TX_Msk                    (0x1U &lt;&lt; USB_EP_DTOG_TX_Pos)     </span></div><div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e"> 7465</a></span>&#160;<span class="preprocessor">#define USB_EP_DTOG_TX                        USB_EP_DTOG_TX_Msk               </span></div><div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf415dc2c1fd0ad731861f120f88f4b50"> 7466</a></span>&#160;<span class="preprocessor">#define USB_EPTX_STAT_Pos                     (4U)                             </span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045703eba198c8b8d828efdb6253a8bb"> 7467</a></span>&#160;<span class="preprocessor">#define USB_EPTX_STAT_Msk                     (0x3U &lt;&lt; USB_EPTX_STAT_Pos)      </span></div><div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f"> 7468</a></span>&#160;<span class="preprocessor">#define USB_EPTX_STAT                         USB_EPTX_STAT_Msk                </span></div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a4226ef92fd14f2bf35cf2d706d75a"> 7469</a></span>&#160;<span class="preprocessor">#define USB_EPADDR_FIELD_Pos                  (0U)                             </span></div><div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf56f39e3b0bfc82d815f8b94b8d7df8"> 7470</a></span>&#160;<span class="preprocessor">#define USB_EPADDR_FIELD_Msk                  (0xFU &lt;&lt; USB_EPADDR_FIELD_Pos)   </span></div><div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e"> 7471</a></span>&#160;<span class="preprocessor">#define USB_EPADDR_FIELD                      USB_EPADDR_FIELD_Msk             </span></div><div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a3209ba840408a38f4d79e4ab16b27"> 7473</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* EndPoint REGister MASK (no toggle fields) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1"> 7474</a></span>&#160;<span class="preprocessor">#define  USB_EPREG_MASK     (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)</span></div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;</div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor">#define USB_EP_TYPE_MASK_Pos                  (9U)                             </span></div><div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156"> 7477</a></span>&#160;<span class="preprocessor">#define USB_EP_TYPE_MASK_Msk                  (0x3U &lt;&lt; USB_EP_TYPE_MASK_Pos)   </span></div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor">#define USB_EP_TYPE_MASK                      USB_EP_TYPE_MASK_Msk             </span></div><div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45251f9c2392a17d590e1b6758dc0efd"> 7479</a></span>&#160;<span class="preprocessor">#define USB_EP_BULK                           (0x00000000U)                    </span></div><div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc17be54496316530ab4523ebcac929"> 7480</a></span>&#160;<span class="preprocessor">#define USB_EP_CONTROL                        (0x00000200U)                    </span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f"> 7481</a></span>&#160;<span class="preprocessor">#define USB_EP_ISOCHRONOUS                    (0x00000400U)                    </span></div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f"> 7482</a></span>&#160;<span class="preprocessor">#define USB_EP_INTERRUPT                      (0x00000600U)                    </span></div><div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7"> 7483</a></span>&#160;<span class="preprocessor">#define  USB_EP_T_MASK      (~USB_EP_T_FIELD &amp; USB_EPREG_MASK)</span></div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b"> 7484</a></span>&#160;                                                                 </div><div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352"> 7485</a></span>&#160;<span class="preprocessor">#define  USB_EPKIND_MASK    (~USB_EP_KIND &amp; USB_EPREG_MASK)            </span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="preprocessor">#define USB_EP_TX_DIS                         (0x00000000U)                    </span></div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30320016064387ec4bbfb359009d528a"> 7488</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_STALL                       (0x00000010U)                    </span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="preprocessor">#define USB_EP_TX_NAK                         (0x00000020U)                    </span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2"> 7490</a></span>&#160;<span class="preprocessor">#define USB_EP_TX_VALID                       (0x00000030U)                    </span></div><div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc"> 7491</a></span>&#160;<span class="preprocessor">#define USB_EPTX_DTOG1                        (0x00000010U)                    </span></div><div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950"> 7492</a></span>&#160;<span class="preprocessor">#define USB_EPTX_DTOG2                        (0x00000020U)                    </span></div><div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70"> 7493</a></span>&#160;<span class="preprocessor">#define  USB_EPTX_DTOGMASK  (USB_EPTX_STAT|USB_EPREG_MASK)</span></div><div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464"> 7494</a></span>&#160;</div><div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037"> 7495</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_DIS                         (0x00000000U)                    </span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76"> 7496</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_STALL                       (0x00001000U)                    </span></div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="preprocessor">#define USB_EP_RX_NAK                         (0x00002000U)                    </span></div><div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c"> 7498</a></span>&#160;<span class="preprocessor">#define USB_EP_RX_VALID                       (0x00003000U)                    </span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6"> 7499</a></span>&#160;<span class="preprocessor">#define USB_EPRX_DTOG1                        (0x00001000U)                    </span></div><div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9"> 7500</a></span>&#160;<span class="preprocessor">#define USB_EPRX_DTOG2                        (0x00002000U)                    </span></div><div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf"> 7501</a></span>&#160;<span class="preprocessor">#define  USB_EPRX_DTOGMASK  (USB_EPRX_STAT|USB_EPREG_MASK)</span></div><div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce"> 7502</a></span>&#160;</div><div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86"> 7503</a></span>&#160;<span class="comment">/*******************  Bit definition for USB_EP0R register  *******************/</span></div><div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa939afb1c3ed0eda4001142cc60548f0"> 7504</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EA_Pos                       (0U)                             </span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="preprocessor">#define USB_EP0R_EA_Msk                       (0xFU &lt;&lt; USB_EP0R_EA_Pos)        </span></div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;<span class="preprocessor">#define USB_EP0R_EA                           USB_EP0R_EA_Msk                  </span></div><div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed668bd499093f90ed10b9f6a1e98b8"> 7508</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_TX_Pos                  (4U)                             </span></div><div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223"> 7509</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_TX_Msk                  (0x3U &lt;&lt; USB_EP0R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_TX                      USB_EP0R_STAT_TX_Msk             </span></div><div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40e2a906d957823156a7e8e7c1768a1"> 7511</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_TX_0                    (0x1U &lt;&lt; USB_EP0R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f7ecf9daafeafffc1edb19abd14419"> 7512</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_TX_1                    (0x2U &lt;&lt; USB_EP0R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4"> 7514</a></span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_TX_Pos                  (6U)                             </span></div><div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12"> 7515</a></span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_TX_Msk                  (0x1U &lt;&lt; USB_EP0R_DTOG_TX_Pos)   </span></div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_TX                      USB_EP0R_DTOG_TX_Msk             </span></div><div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3217be766b1f5db313a7f65806f65311"> 7517</a></span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_TX_Pos                   (7U)                             </span></div><div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf797451ed1f6ee2472e8a67e15bb236"> 7518</a></span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_TX_Msk                   (0x1U &lt;&lt; USB_EP0R_CTR_TX_Pos)    </span></div><div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092"> 7519</a></span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_TX                       USB_EP0R_CTR_TX_Msk              </span></div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c427ba0989e8cb92d5e7da91248f9e"> 7520</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_KIND_Pos                  (8U)                             </span></div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d009445c5ebb10e5976d6a1c74ef1"> 7521</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_KIND_Msk                  (0x1U &lt;&lt; USB_EP0R_EP_KIND_Pos)   </span></div><div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460"> 7522</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_KIND                      USB_EP0R_EP_KIND_Msk             </span></div><div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5bc0f0d08519c6ca97b958f529a7c4"> 7524</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_TYPE_Pos                  (9U)                             </span></div><div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440"> 7525</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_TYPE_Msk                  (0x3U &lt;&lt; USB_EP0R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="preprocessor">#define USB_EP0R_EP_TYPE                      USB_EP0R_EP_TYPE_Msk             </span></div><div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aea554ff4ca9742a08934d3d7746e15"> 7527</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_TYPE_0                    (0x1U &lt;&lt; USB_EP0R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b6047174a34df1e0cff5986b62faad"> 7528</a></span>&#160;<span class="preprocessor">#define USB_EP0R_EP_TYPE_1                    (0x2U &lt;&lt; USB_EP0R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4"> 7530</a></span>&#160;<span class="preprocessor">#define USB_EP0R_SETUP_Pos                    (11U)                            </span></div><div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5"> 7531</a></span>&#160;<span class="preprocessor">#define USB_EP0R_SETUP_Msk                    (0x1U &lt;&lt; USB_EP0R_SETUP_Pos)     </span></div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="preprocessor">#define USB_EP0R_SETUP                        USB_EP0R_SETUP_Msk               </span></div><div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad87384d55c29dd3e408a4520c072570c"> 7534</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_RX_Pos                  (12U)                            </span></div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e"> 7535</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_RX_Msk                  (0x3U &lt;&lt; USB_EP0R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_RX                      USB_EP0R_STAT_RX_Msk             </span></div><div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa473e30f0d557c34d6a8c7f5bdaecf19"> 7537</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_RX_0                    (0x1U &lt;&lt; USB_EP0R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6555f6ab6cdfd095add78a042c88f6a8"> 7538</a></span>&#160;<span class="preprocessor">#define USB_EP0R_STAT_RX_1                    (0x2U &lt;&lt; USB_EP0R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08"> 7540</a></span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_RX_Pos                  (14U)                            </span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690"> 7541</a></span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_RX_Msk                  (0x1U &lt;&lt; USB_EP0R_DTOG_RX_Pos)   </span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="preprocessor">#define USB_EP0R_DTOG_RX                      USB_EP0R_DTOG_RX_Msk             </span></div><div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b57b7466a74f806e29d52ec929350d"> 7543</a></span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_RX_Pos                   (15U)                            </span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga194581f2b020adf86d48de4e5d242db1"> 7544</a></span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_RX_Msk                   (0x1U &lt;&lt; USB_EP0R_CTR_RX_Pos)    </span></div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c"> 7545</a></span>&#160;<span class="preprocessor">#define USB_EP0R_CTR_RX                       USB_EP0R_CTR_RX_Msk              </span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e2ed52e2d3920f99a86c8a31a61586"> 7547</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f"> 7548</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EA_Pos                       (0U)                             </span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="preprocessor">#define USB_EP1R_EA_Msk                       (0xFU &lt;&lt; USB_EP1R_EA_Pos)        </span></div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="preprocessor">#define USB_EP1R_EA                           USB_EP1R_EA_Msk                  </span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4637409fe319cc8c0807eda0cdd102d"> 7552</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_TX_Pos                  (4U)                             </span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b"> 7553</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_TX_Msk                  (0x3U &lt;&lt; USB_EP1R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_TX                      USB_EP1R_STAT_TX_Msk             </span></div><div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503617820568141a3707c4632343c38d"> 7555</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_TX_0                    (0x1U &lt;&lt; USB_EP1R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ace5779f8fd92f95c447f9b8e25d7f"> 7556</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_TX_1                    (0x2U &lt;&lt; USB_EP1R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524"> 7558</a></span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_TX_Pos                  (6U)                             </span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c"> 7559</a></span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_TX_Msk                  (0x1U &lt;&lt; USB_EP1R_DTOG_TX_Pos)   </span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_TX                      USB_EP1R_DTOG_TX_Msk             </span></div><div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6e7451f5f6ff9174c9ee7dd852a6883"> 7561</a></span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_TX_Pos                   (7U)                             </span></div><div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840c4e4908c198718be7826ff34c4a9a"> 7562</a></span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_TX_Msk                   (0x1U &lt;&lt; USB_EP1R_CTR_TX_Pos)    </span></div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977"> 7563</a></span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_TX                       USB_EP1R_CTR_TX_Msk              </span></div><div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41fe75bce9c9cff159dae4ce5bc88a42"> 7564</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_KIND_Pos                  (8U)                             </span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4742ba8ae66e75f36cdbb59a1529789c"> 7565</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_KIND_Msk                  (0x1U &lt;&lt; USB_EP1R_EP_KIND_Pos)   </span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c"> 7566</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_KIND                      USB_EP1R_EP_KIND_Msk             </span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd0ae5ab72937b0d1a1682d1931f73d"> 7568</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_TYPE_Pos                  (9U)                             </span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3"> 7569</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_TYPE_Msk                  (0x3U &lt;&lt; USB_EP1R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="preprocessor">#define USB_EP1R_EP_TYPE                      USB_EP1R_EP_TYPE_Msk             </span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3efb973279a4513e6207497701326ff1"> 7571</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_TYPE_0                    (0x1U &lt;&lt; USB_EP1R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28380738a3e37031f07950cf8d5d7ba"> 7572</a></span>&#160;<span class="preprocessor">#define USB_EP1R_EP_TYPE_1                    (0x2U &lt;&lt; USB_EP1R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816"> 7574</a></span>&#160;<span class="preprocessor">#define USB_EP1R_SETUP_Pos                    (11U)                            </span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234"> 7575</a></span>&#160;<span class="preprocessor">#define USB_EP1R_SETUP_Msk                    (0x1U &lt;&lt; USB_EP1R_SETUP_Pos)     </span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="preprocessor">#define USB_EP1R_SETUP                        USB_EP1R_SETUP_Msk               </span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga042a98c109283e701dafc46268fc4d6c"> 7578</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_RX_Pos                  (12U)                            </span></div><div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716"> 7579</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_RX_Msk                  (0x3U &lt;&lt; USB_EP1R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_RX                      USB_EP1R_STAT_RX_Msk             </span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70e360cfb3ca7b389b230aa790859008"> 7581</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_RX_0                    (0x1U &lt;&lt; USB_EP1R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8f18871efe527c503504398dedf5b5"> 7582</a></span>&#160;<span class="preprocessor">#define USB_EP1R_STAT_RX_1                    (0x2U &lt;&lt; USB_EP1R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b"> 7584</a></span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_RX_Pos                  (14U)                            </span></div><div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2"> 7585</a></span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_RX_Msk                  (0x1U &lt;&lt; USB_EP1R_DTOG_RX_Pos)   </span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor">#define USB_EP1R_DTOG_RX                      USB_EP1R_DTOG_RX_Msk             </span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c50ccf45c9dc5bfc35e4ac4638d965"> 7587</a></span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_RX_Pos                   (15U)                            </span></div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f512a13e194c85e66a86763918103e2"> 7588</a></span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_RX_Msk                   (0x1U &lt;&lt; USB_EP1R_CTR_RX_Pos)    </span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf"> 7589</a></span>&#160;<span class="preprocessor">#define USB_EP1R_CTR_RX                       USB_EP1R_CTR_RX_Msk              </span></div><div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3a4fb07536f670aabaceecc9972872"> 7591</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f"> 7592</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EA_Pos                       (0U)                             </span></div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="preprocessor">#define USB_EP2R_EA_Msk                       (0xFU &lt;&lt; USB_EP2R_EA_Pos)        </span></div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor">#define USB_EP2R_EA                           USB_EP2R_EA_Msk                  </span></div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga323f59f0b555173f15586f12fcd06e1e"> 7596</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_TX_Pos                  (4U)                             </span></div><div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12"> 7597</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_TX_Msk                  (0x3U &lt;&lt; USB_EP2R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_TX                      USB_EP2R_STAT_TX_Msk             </span></div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b373751ef7a9dea6c70e9c2239a259"> 7599</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_TX_0                    (0x1U &lt;&lt; USB_EP2R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade376d7c77c0337fe8ac8f221df9532e"> 7600</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_TX_1                    (0x2U &lt;&lt; USB_EP2R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f"> 7602</a></span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_TX_Pos                  (6U)                             </span></div><div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272"> 7603</a></span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_TX_Msk                  (0x1U &lt;&lt; USB_EP2R_DTOG_TX_Pos)   </span></div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_TX                      USB_EP2R_DTOG_TX_Msk             </span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26bf05e45dead75b1cf75ba143028ac"> 7605</a></span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_TX_Pos                   (7U)                             </span></div><div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab93a8ce69df0ae59ab411310e88c5776"> 7606</a></span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_TX_Msk                   (0x1U &lt;&lt; USB_EP2R_CTR_TX_Pos)    </span></div><div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938"> 7607</a></span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_TX                       USB_EP2R_CTR_TX_Msk              </span></div><div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28297e8c55c1495183803b9dd35dc78e"> 7608</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_KIND_Pos                  (8U)                             </span></div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea423647b74dfe915961f85ecc09b41"> 7609</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_KIND_Msk                  (0x1U &lt;&lt; USB_EP2R_EP_KIND_Pos)   </span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135"> 7610</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_KIND                      USB_EP2R_EP_KIND_Msk             </span></div><div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d488e9e2828d82a0664b27bd99dc4d8"> 7612</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_TYPE_Pos                  (9U)                             </span></div><div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec"> 7613</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_TYPE_Msk                  (0x3U &lt;&lt; USB_EP2R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="preprocessor">#define USB_EP2R_EP_TYPE                      USB_EP2R_EP_TYPE_Msk             </span></div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b30691008cb84b660aa7e09fb0f879"> 7615</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_TYPE_0                    (0x1U &lt;&lt; USB_EP2R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0952f2849b9db07907c6f4d12ab8848b"> 7616</a></span>&#160;<span class="preprocessor">#define USB_EP2R_EP_TYPE_1                    (0x2U &lt;&lt; USB_EP2R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367"> 7618</a></span>&#160;<span class="preprocessor">#define USB_EP2R_SETUP_Pos                    (11U)                            </span></div><div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164"> 7619</a></span>&#160;<span class="preprocessor">#define USB_EP2R_SETUP_Msk                    (0x1U &lt;&lt; USB_EP2R_SETUP_Pos)     </span></div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="preprocessor">#define USB_EP2R_SETUP                        USB_EP2R_SETUP_Msk               </span></div><div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f82b4692937d0e1a0693b0abb5d951"> 7622</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_RX_Pos                  (12U)                            </span></div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f"> 7623</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_RX_Msk                  (0x3U &lt;&lt; USB_EP2R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_RX                      USB_EP2R_STAT_RX_Msk             </span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13c2c4c56714a7a074d700a31a016c11"> 7625</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_RX_0                    (0x1U &lt;&lt; USB_EP2R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b59059dc6f5e8f3db887d13a079951d"> 7626</a></span>&#160;<span class="preprocessor">#define USB_EP2R_STAT_RX_1                    (0x2U &lt;&lt; USB_EP2R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414"> 7628</a></span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_RX_Pos                  (14U)                            </span></div><div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973"> 7629</a></span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_RX_Msk                  (0x1U &lt;&lt; USB_EP2R_DTOG_RX_Pos)   </span></div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="preprocessor">#define USB_EP2R_DTOG_RX                      USB_EP2R_DTOG_RX_Msk             </span></div><div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e2a817cc0856d53cb026a1d4666d0cd"> 7631</a></span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_RX_Pos                   (15U)                            </span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60c17006b25e83236b9a8974fe777da1"> 7632</a></span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_RX_Msk                   (0x1U &lt;&lt; USB_EP2R_CTR_RX_Pos)    </span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8"> 7633</a></span>&#160;<span class="preprocessor">#define USB_EP2R_CTR_RX                       USB_EP2R_CTR_RX_Msk              </span></div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a4e3d4f4775554d178a919deb19a234"> 7635</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP3R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e"> 7636</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EA_Pos                       (0U)                             </span></div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define USB_EP3R_EA_Msk                       (0xFU &lt;&lt; USB_EP3R_EA_Pos)        </span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="preprocessor">#define USB_EP3R_EA                           USB_EP3R_EA_Msk                  </span></div><div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a11afc490c0c999563ee6069a44001"> 7640</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_TX_Pos                  (4U)                             </span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d"> 7641</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_TX_Msk                  (0x3U &lt;&lt; USB_EP3R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_TX                      USB_EP3R_STAT_TX_Msk             </span></div><div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a55224107104c1399cd210c7ac76ebd"> 7643</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_TX_0                    (0x1U &lt;&lt; USB_EP3R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd5cba08c6774cdb2b0369e367b9505"> 7644</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_TX_1                    (0x2U &lt;&lt; USB_EP3R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902"> 7646</a></span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_TX_Pos                  (6U)                             </span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9"> 7647</a></span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_TX_Msk                  (0x1U &lt;&lt; USB_EP3R_DTOG_TX_Pos)   </span></div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_TX                      USB_EP3R_DTOG_TX_Msk             </span></div><div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a7466d6cf6b2045979ea8b2edf464b"> 7649</a></span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_TX_Pos                   (7U)                             </span></div><div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed3416e0c0f00b2f9425961b67817f0"> 7650</a></span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_TX_Msk                   (0x1U &lt;&lt; USB_EP3R_CTR_TX_Pos)    </span></div><div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153"> 7651</a></span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_TX                       USB_EP3R_CTR_TX_Msk              </span></div><div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377358bc6326ab8dc2bd19be78efb6b9"> 7652</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_KIND_Pos                  (8U)                             </span></div><div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee2e4e2404d3a8a0edfd2cae4b94cf9"> 7653</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_KIND_Msk                  (0x1U &lt;&lt; USB_EP3R_EP_KIND_Pos)   </span></div><div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6"> 7654</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_KIND                      USB_EP3R_EP_KIND_Msk             </span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0127acc03d05db5038360342cc2088"> 7656</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_TYPE_Pos                  (9U)                             </span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2"> 7657</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_TYPE_Msk                  (0x3U &lt;&lt; USB_EP3R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="preprocessor">#define USB_EP3R_EP_TYPE                      USB_EP3R_EP_TYPE_Msk             </span></div><div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e60b6e1beb954f7a0d638387edca5ad"> 7659</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_TYPE_0                    (0x1U &lt;&lt; USB_EP3R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfd3a8ac9b5d89a5bdae3ad41e123af9"> 7660</a></span>&#160;<span class="preprocessor">#define USB_EP3R_EP_TYPE_1                    (0x2U &lt;&lt; USB_EP3R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3"> 7662</a></span>&#160;<span class="preprocessor">#define USB_EP3R_SETUP_Pos                    (11U)                            </span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f"> 7663</a></span>&#160;<span class="preprocessor">#define USB_EP3R_SETUP_Msk                    (0x1U &lt;&lt; USB_EP3R_SETUP_Pos)     </span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define USB_EP3R_SETUP                        USB_EP3R_SETUP_Msk               </span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e7316db268c955d5cb125a7494afdd"> 7666</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_RX_Pos                  (12U)                            </span></div><div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68"> 7667</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_RX_Msk                  (0x3U &lt;&lt; USB_EP3R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_RX                      USB_EP3R_STAT_RX_Msk             </span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3c8ffbdc13f52553bd4f8745bc007e"> 7669</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_RX_0                    (0x1U &lt;&lt; USB_EP3R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02c8419302a143037452375fbf243a7"> 7670</a></span>&#160;<span class="preprocessor">#define USB_EP3R_STAT_RX_1                    (0x2U &lt;&lt; USB_EP3R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2"> 7672</a></span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_RX_Pos                  (14U)                            </span></div><div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801"> 7673</a></span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_RX_Msk                  (0x1U &lt;&lt; USB_EP3R_DTOG_RX_Pos)   </span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor">#define USB_EP3R_DTOG_RX                      USB_EP3R_DTOG_RX_Msk             </span></div><div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4179bb0239ac38a3f8411f2863e0ad"> 7675</a></span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_RX_Pos                   (15U)                            </span></div><div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb79e98ab0ec5800acfbfaaf9dedaf5d"> 7676</a></span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_RX_Msk                   (0x1U &lt;&lt; USB_EP3R_CTR_RX_Pos)    </span></div><div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac"> 7677</a></span>&#160;<span class="preprocessor">#define USB_EP3R_CTR_RX                       USB_EP3R_CTR_RX_Msk              </span></div><div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f161fa1f27ce8250fd3d6c772d752e7"> 7679</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP4R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675"> 7680</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EA_Pos                       (0U)                             </span></div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="preprocessor">#define USB_EP4R_EA_Msk                       (0xFU &lt;&lt; USB_EP4R_EA_Pos)        </span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define USB_EP4R_EA                           USB_EP4R_EA_Msk                  </span></div><div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8dbe17550fef431b1e4983de52ba237"> 7684</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_TX_Pos                  (4U)                             </span></div><div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668"> 7685</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_TX_Msk                  (0x3U &lt;&lt; USB_EP4R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_TX                      USB_EP4R_STAT_TX_Msk             </span></div><div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f724d55a2347d09b5111e44fa7635b5"> 7687</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_TX_0                    (0x1U &lt;&lt; USB_EP4R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff67556b18db6a9e172295fffb3c786"> 7688</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_TX_1                    (0x2U &lt;&lt; USB_EP4R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46"> 7690</a></span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_TX_Pos                  (6U)                             </span></div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549"> 7691</a></span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_TX_Msk                  (0x1U &lt;&lt; USB_EP4R_DTOG_TX_Pos)   </span></div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_TX                      USB_EP4R_DTOG_TX_Msk             </span></div><div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f754b265c85e4c96db6f1a0388d0ef"> 7693</a></span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_TX_Pos                   (7U)                             </span></div><div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ea622ab9e2741dea91acc640c747b7"> 7694</a></span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_TX_Msk                   (0x1U &lt;&lt; USB_EP4R_CTR_TX_Pos)    </span></div><div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27"> 7695</a></span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_TX                       USB_EP4R_CTR_TX_Msk              </span></div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3302bc87931773bbed05b23d7bfd80"> 7696</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_KIND_Pos                  (8U)                             </span></div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga901797d5e8ab2e6ec1116b6d726adaf3"> 7697</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_KIND_Msk                  (0x1U &lt;&lt; USB_EP4R_EP_KIND_Pos)   </span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca"> 7698</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_KIND                      USB_EP4R_EP_KIND_Msk             </span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc15b2f072ef0edf95138d236c4be3a"> 7700</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_TYPE_Pos                  (9U)                             </span></div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9"> 7701</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_TYPE_Msk                  (0x3U &lt;&lt; USB_EP4R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor">#define USB_EP4R_EP_TYPE                      USB_EP4R_EP_TYPE_Msk             </span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13721c3b8b18733d1aa8ab429d666bf7"> 7703</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_TYPE_0                    (0x1U &lt;&lt; USB_EP4R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac226300b1f95f83e18c40e347a1f0f8d"> 7704</a></span>&#160;<span class="preprocessor">#define USB_EP4R_EP_TYPE_1                    (0x2U &lt;&lt; USB_EP4R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2"> 7706</a></span>&#160;<span class="preprocessor">#define USB_EP4R_SETUP_Pos                    (11U)                            </span></div><div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623"> 7707</a></span>&#160;<span class="preprocessor">#define USB_EP4R_SETUP_Msk                    (0x1U &lt;&lt; USB_EP4R_SETUP_Pos)     </span></div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">#define USB_EP4R_SETUP                        USB_EP4R_SETUP_Msk               </span></div><div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45107377224d580cedbce97531fc61b"> 7710</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_RX_Pos                  (12U)                            </span></div><div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615"> 7711</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_RX_Msk                  (0x3U &lt;&lt; USB_EP4R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_RX                      USB_EP4R_STAT_RX_Msk             </span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aba628f55fe2e5d65ce3b0fb695c4a2"> 7713</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_RX_0                    (0x1U &lt;&lt; USB_EP4R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49c9df33c04562b4a591c3e6b986497c"> 7714</a></span>&#160;<span class="preprocessor">#define USB_EP4R_STAT_RX_1                    (0x2U &lt;&lt; USB_EP4R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731"> 7716</a></span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_RX_Pos                  (14U)                            </span></div><div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846"> 7717</a></span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_RX_Msk                  (0x1U &lt;&lt; USB_EP4R_DTOG_RX_Pos)   </span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="preprocessor">#define USB_EP4R_DTOG_RX                      USB_EP4R_DTOG_RX_Msk             </span></div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d0962e665bd8e782b70446420b067b"> 7719</a></span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_RX_Pos                   (15U)                            </span></div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0833a415c85a7a6d93e9a777fc15e28"> 7720</a></span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_RX_Msk                   (0x1U &lt;&lt; USB_EP4R_CTR_RX_Pos)    </span></div><div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf"> 7721</a></span>&#160;<span class="preprocessor">#define USB_EP4R_CTR_RX                       USB_EP4R_CTR_RX_Msk              </span></div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458144dca9fd5f6a70bbc2c55e582786"> 7723</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP5R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7"> 7724</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EA_Pos                       (0U)                             </span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor">#define USB_EP5R_EA_Msk                       (0xFU &lt;&lt; USB_EP5R_EA_Pos)        </span></div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="preprocessor">#define USB_EP5R_EA                           USB_EP5R_EA_Msk                  </span></div><div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac24b5d84bb837bd1b3c4a1c6a0d5b9c9"> 7728</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_TX_Pos                  (4U)                             </span></div><div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40"> 7729</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_TX_Msk                  (0x3U &lt;&lt; USB_EP5R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_TX                      USB_EP5R_STAT_TX_Msk             </span></div><div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7bf7c75fd0625fa88e5b152455ca38e"> 7731</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_TX_0                    (0x1U &lt;&lt; USB_EP5R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f099daea63dd541c59a4df2860805a5"> 7732</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_TX_1                    (0x2U &lt;&lt; USB_EP5R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04"> 7734</a></span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_TX_Pos                  (6U)                             </span></div><div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a"> 7735</a></span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_TX_Msk                  (0x1U &lt;&lt; USB_EP5R_DTOG_TX_Pos)   </span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_TX                      USB_EP5R_DTOG_TX_Msk             </span></div><div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga874af68d920f0510ee95049a86d02b21"> 7737</a></span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_TX_Pos                   (7U)                             </span></div><div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db6e0e7bd178af76ebd49e2dd60d395"> 7738</a></span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_TX_Msk                   (0x1U &lt;&lt; USB_EP5R_CTR_TX_Pos)    </span></div><div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49"> 7739</a></span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_TX                       USB_EP5R_CTR_TX_Msk              </span></div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39439e689f92bda797a6cae22a0eac94"> 7740</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_KIND_Pos                  (8U)                             </span></div><div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eab2656784b974b35876554a21795f2"> 7741</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_KIND_Msk                  (0x1U &lt;&lt; USB_EP5R_EP_KIND_Pos)   </span></div><div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24"> 7742</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_KIND                      USB_EP5R_EP_KIND_Msk             </span></div><div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1753146edf6a3bf4fea833a3475b6ff4"> 7744</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_TYPE_Pos                  (9U)                             </span></div><div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d"> 7745</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_TYPE_Msk                  (0x3U &lt;&lt; USB_EP5R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="preprocessor">#define USB_EP5R_EP_TYPE                      USB_EP5R_EP_TYPE_Msk             </span></div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489860e1472ebe2481d2aaeb584728af"> 7747</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_TYPE_0                    (0x1U &lt;&lt; USB_EP5R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc67dcdc6df32e105f2bf439769f0211"> 7748</a></span>&#160;<span class="preprocessor">#define USB_EP5R_EP_TYPE_1                    (0x2U &lt;&lt; USB_EP5R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6"> 7750</a></span>&#160;<span class="preprocessor">#define USB_EP5R_SETUP_Pos                    (11U)                            </span></div><div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9"> 7751</a></span>&#160;<span class="preprocessor">#define USB_EP5R_SETUP_Msk                    (0x1U &lt;&lt; USB_EP5R_SETUP_Pos)     </span></div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="preprocessor">#define USB_EP5R_SETUP                        USB_EP5R_SETUP_Msk               </span></div><div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67687c66f2d88509fee752834b282182"> 7754</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_RX_Pos                  (12U)                            </span></div><div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e"> 7755</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_RX_Msk                  (0x3U &lt;&lt; USB_EP5R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_RX                      USB_EP5R_STAT_RX_Msk             </span></div><div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad89c4e82748fbf28fe6016b3a89d9832"> 7757</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_RX_0                    (0x1U &lt;&lt; USB_EP5R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00efd271f1225bb22b9ac658e8a6f88e"> 7758</a></span>&#160;<span class="preprocessor">#define USB_EP5R_STAT_RX_1                    (0x2U &lt;&lt; USB_EP5R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0"> 7760</a></span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_RX_Pos                  (14U)                            </span></div><div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02"> 7761</a></span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_RX_Msk                  (0x1U &lt;&lt; USB_EP5R_DTOG_RX_Pos)   </span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="preprocessor">#define USB_EP5R_DTOG_RX                      USB_EP5R_DTOG_RX_Msk             </span></div><div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga909c2705bc5679fd87c035b68820aff7"> 7763</a></span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_RX_Pos                   (15U)                            </span></div><div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276a7bd5efe9747fbf65f14f446a5219"> 7764</a></span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_RX_Msk                   (0x1U &lt;&lt; USB_EP5R_CTR_RX_Pos)    </span></div><div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4"> 7765</a></span>&#160;<span class="preprocessor">#define USB_EP5R_CTR_RX                       USB_EP5R_CTR_RX_Msk              </span></div><div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cce2dc4ff7825124beae3c9c4ce27a"> 7767</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP6R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25"> 7768</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EA_Pos                       (0U)                             </span></div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="preprocessor">#define USB_EP6R_EA_Msk                       (0xFU &lt;&lt; USB_EP6R_EA_Pos)        </span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="preprocessor">#define USB_EP6R_EA                           USB_EP6R_EA_Msk                  </span></div><div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eca0d1af255e8b8f0c142e5e2f96a10"> 7772</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_TX_Pos                  (4U)                             </span></div><div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18"> 7773</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_TX_Msk                  (0x3U &lt;&lt; USB_EP6R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_TX                      USB_EP6R_STAT_TX_Msk             </span></div><div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89c1e2c0d2b139217d8be001cc33248"> 7775</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_TX_0                    (0x1U &lt;&lt; USB_EP6R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga304e9ddb71f434affbc9db2591c4499d"> 7776</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_TX_1                    (0x2U &lt;&lt; USB_EP6R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e"> 7778</a></span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_TX_Pos                  (6U)                             </span></div><div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2"> 7779</a></span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_TX_Msk                  (0x1U &lt;&lt; USB_EP6R_DTOG_TX_Pos)   </span></div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_TX                      USB_EP6R_DTOG_TX_Msk             </span></div><div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef6509b22c69d0479189173e487933f"> 7781</a></span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_TX_Pos                   (7U)                             </span></div><div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46adfca0b9c87518c9f3eebc1185de8"> 7782</a></span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_TX_Msk                   (0x1U &lt;&lt; USB_EP6R_CTR_TX_Pos)    </span></div><div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c"> 7783</a></span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_TX                       USB_EP6R_CTR_TX_Msk              </span></div><div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dbe2328946445facc2a3691f50155b"> 7784</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_KIND_Pos                  (8U)                             </span></div><div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff6bdc71b81437584352d9405fa6cbd"> 7785</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_KIND_Msk                  (0x1U &lt;&lt; USB_EP6R_EP_KIND_Pos)   </span></div><div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae"> 7786</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_KIND                      USB_EP6R_EP_KIND_Msk             </span></div><div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8720482a0f5153079130fad4b5994e"> 7788</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_TYPE_Pos                  (9U)                             </span></div><div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364"> 7789</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_TYPE_Msk                  (0x3U &lt;&lt; USB_EP6R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;<span class="preprocessor">#define USB_EP6R_EP_TYPE                      USB_EP6R_EP_TYPE_Msk             </span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61feb80ff3981f18e35315af0fb539cb"> 7791</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_TYPE_0                    (0x1U &lt;&lt; USB_EP6R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee882ea9c9c14bbc66549fddcb9d023"> 7792</a></span>&#160;<span class="preprocessor">#define USB_EP6R_EP_TYPE_1                    (0x2U &lt;&lt; USB_EP6R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744"> 7794</a></span>&#160;<span class="preprocessor">#define USB_EP6R_SETUP_Pos                    (11U)                            </span></div><div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f"> 7795</a></span>&#160;<span class="preprocessor">#define USB_EP6R_SETUP_Msk                    (0x1U &lt;&lt; USB_EP6R_SETUP_Pos)     </span></div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="preprocessor">#define USB_EP6R_SETUP                        USB_EP6R_SETUP_Msk               </span></div><div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50f87975b927ef8b361a8a17e3141146"> 7798</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_RX_Pos                  (12U)                            </span></div><div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a"> 7799</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_RX_Msk                  (0x3U &lt;&lt; USB_EP6R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_RX                      USB_EP6R_STAT_RX_Msk             </span></div><div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd1cacd2c3bff2566690cd39a7030a30"> 7801</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_RX_0                    (0x1U &lt;&lt; USB_EP6R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b10885ba8e62364e79c334f0c518be"> 7802</a></span>&#160;<span class="preprocessor">#define USB_EP6R_STAT_RX_1                    (0x2U &lt;&lt; USB_EP6R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356"> 7804</a></span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_RX_Pos                  (14U)                            </span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333"> 7805</a></span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_RX_Msk                  (0x1U &lt;&lt; USB_EP6R_DTOG_RX_Pos)   </span></div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="preprocessor">#define USB_EP6R_DTOG_RX                      USB_EP6R_DTOG_RX_Msk             </span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb8dc1dddbf40c2befc7e9baca4fa582"> 7807</a></span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_RX_Pos                   (15U)                            </span></div><div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f57a3aa7d8d4c6e3379cf2c3c884afa"> 7808</a></span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_RX_Msk                   (0x1U &lt;&lt; USB_EP6R_CTR_RX_Pos)    </span></div><div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a"> 7809</a></span>&#160;<span class="preprocessor">#define USB_EP6R_CTR_RX                       USB_EP6R_CTR_RX_Msk              </span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70022817074d7c94e6857913dbd22da"> 7811</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP7R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9"> 7812</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EA_Pos                       (0U)                             </span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="preprocessor">#define USB_EP7R_EA_Msk                       (0xFU &lt;&lt; USB_EP7R_EA_Pos)        </span></div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor">#define USB_EP7R_EA                           USB_EP7R_EA_Msk                  </span></div><div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa820915a069ec788b906acb05a9aec09"> 7816</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_TX_Pos                  (4U)                             </span></div><div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2"> 7817</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_TX_Msk                  (0x3U &lt;&lt; USB_EP7R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_TX                      USB_EP7R_STAT_TX_Msk             </span></div><div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c0f82003caa2249f90acc88bb32b1de"> 7819</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_TX_0                    (0x1U &lt;&lt; USB_EP7R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5294f5dabc3d76c76332dc80b8ba9f40"> 7820</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_TX_1                    (0x2U &lt;&lt; USB_EP7R_STAT_TX_Pos)   </span></div><div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08"> 7822</a></span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_TX_Pos                  (6U)                             </span></div><div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439"> 7823</a></span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_TX_Msk                  (0x1U &lt;&lt; USB_EP7R_DTOG_TX_Pos)   </span></div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_TX                      USB_EP7R_DTOG_TX_Msk             </span></div><div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f19b57ba4a9fce8b0c4e790438eb31"> 7825</a></span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_TX_Pos                   (7U)                             </span></div><div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d941e8f8d8e2f35b19a5df529cdc92"> 7826</a></span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_TX_Msk                   (0x1U &lt;&lt; USB_EP7R_CTR_TX_Pos)    </span></div><div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e"> 7827</a></span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_TX                       USB_EP7R_CTR_TX_Msk              </span></div><div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf27711933437701cfbbcdf5ef0a43"> 7828</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_KIND_Pos                  (8U)                             </span></div><div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c65c691811f05e6e0dd62e1dcd834ae"> 7829</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_KIND_Msk                  (0x1U &lt;&lt; USB_EP7R_EP_KIND_Pos)   </span></div><div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1"> 7830</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_KIND                      USB_EP7R_EP_KIND_Msk             </span></div><div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabffb225e2c289b9e8f48236173e2e4ae"> 7832</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_TYPE_Pos                  (9U)                             </span></div><div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a"> 7833</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_TYPE_Msk                  (0x3U &lt;&lt; USB_EP7R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor">#define USB_EP7R_EP_TYPE                      USB_EP7R_EP_TYPE_Msk             </span></div><div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f5289fd4acf8bb00aa3601aebbc7cee"> 7835</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_TYPE_0                    (0x1U &lt;&lt; USB_EP7R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f0674abbfa687f9952bc9ef29b93ae"> 7836</a></span>&#160;<span class="preprocessor">#define USB_EP7R_EP_TYPE_1                    (0x2U &lt;&lt; USB_EP7R_EP_TYPE_Pos)   </span></div><div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac"> 7838</a></span>&#160;<span class="preprocessor">#define USB_EP7R_SETUP_Pos                    (11U)                            </span></div><div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f"> 7839</a></span>&#160;<span class="preprocessor">#define USB_EP7R_SETUP_Msk                    (0x1U &lt;&lt; USB_EP7R_SETUP_Pos)     </span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="preprocessor">#define USB_EP7R_SETUP                        USB_EP7R_SETUP_Msk               </span></div><div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6616333f169bc606e4cfb49fdb9317d5"> 7842</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_RX_Pos                  (12U)                            </span></div><div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40"> 7843</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_RX_Msk                  (0x3U &lt;&lt; USB_EP7R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_RX                      USB_EP7R_STAT_RX_Msk             </span></div><div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea72bab4d4865fa2e8af80d996c1dd17"> 7845</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_RX_0                    (0x1U &lt;&lt; USB_EP7R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf9468edd02d8cb751751ae8fc0594b"> 7846</a></span>&#160;<span class="preprocessor">#define USB_EP7R_STAT_RX_1                    (0x2U &lt;&lt; USB_EP7R_STAT_RX_Pos)   </span></div><div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf"> 7848</a></span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_RX_Pos                  (14U)                            </span></div><div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e"> 7849</a></span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_RX_Msk                  (0x1U &lt;&lt; USB_EP7R_DTOG_RX_Pos)   </span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="preprocessor">#define USB_EP7R_DTOG_RX                      USB_EP7R_DTOG_RX_Msk             </span></div><div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb32c1262731c693524b4c26a285dbf"> 7851</a></span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_RX_Pos                   (15U)                            </span></div><div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8ba792f37284aec0434c34979a4bf2"> 7852</a></span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_RX_Msk                   (0x1U &lt;&lt; USB_EP7R_CTR_RX_Pos)    </span></div><div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b"> 7853</a></span>&#160;<span class="preprocessor">#define USB_EP7R_CTR_RX                       USB_EP7R_CTR_RX_Msk              </span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="preprocessor">#define  USB_CNTR                             (USB_BASE + 0x00000040U)          </span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="preprocessor">#define  USB_ISTR                             (USB_BASE + 0x00000044U)          </span></div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="preprocessor">#define  USB_FNR                              (USB_BASE + 0x00000048U)          </span></div><div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2"> 7860</a></span>&#160;<span class="preprocessor">#define  USB_DADDR                            (USB_BASE + 0x0000004CU)          </span></div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2"> 7861</a></span>&#160;<span class="preprocessor">#define  USB_BTABLE                           (USB_BASE + 0x00000050U)          </span></div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_CNTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="preprocessor">#define USB_CNTR_FRES_Pos                     (0U)                             </span></div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="preprocessor">#define USB_CNTR_FRES_Msk                     (0x1U &lt;&lt; USB_CNTR_FRES_Pos)      </span></div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="preprocessor">#define USB_CNTR_FRES                         USB_CNTR_FRES_Msk                </span></div><div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a7b4044fd60834a14db54340e319bdf"> 7869</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PDWN_Pos                     (1U)                             </span></div><div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebff7a3e60df8d9f7c893a55be46ece"> 7870</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PDWN_Msk                     (0x1U &lt;&lt; USB_CNTR_PDWN_Pos)      </span></div><div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f"> 7871</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PDWN                         USB_CNTR_PDWN_Msk                </span></div><div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db18c7e10227c77133032832480c584"> 7872</a></span>&#160;<span class="preprocessor">#define USB_CNTR_LPMODE_Pos                   (2U)                             </span></div><div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec9e45c309fd383641e6f7bf1b41e962"> 7873</a></span>&#160;<span class="preprocessor">#define USB_CNTR_LPMODE_Msk                   (0x1U &lt;&lt; USB_CNTR_LPMODE_Pos)    </span></div><div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d"> 7874</a></span>&#160;<span class="preprocessor">#define USB_CNTR_LPMODE                       USB_CNTR_LPMODE_Msk              </span></div><div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c95353f9f8e559dc6badb3283856859"> 7875</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FSUSP_Pos                    (3U)                             </span></div><div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08e2c4d324378963fe39fbe6b540291"> 7876</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FSUSP_Msk                    (0x1U &lt;&lt; USB_CNTR_FSUSP_Pos)     </span></div><div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777"> 7877</a></span>&#160;<span class="preprocessor">#define USB_CNTR_FSUSP                        USB_CNTR_FSUSP_Msk               </span></div><div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09ece89449490b89e4625195e869e0b"> 7878</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESUME_Pos                   (4U)                             </span></div><div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04676ba76c4d2d7e95670f4c77d564d4"> 7879</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESUME_Msk                   (0x1U &lt;&lt; USB_CNTR_RESUME_Pos)    </span></div><div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a"> 7880</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESUME                       USB_CNTR_RESUME_Msk              </span></div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf52d68dfd463d86aebdd13a9823a5c67"> 7881</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ESOFM_Pos                    (8U)                             </span></div><div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7f627232ffe86ff701849c8ac503090"> 7882</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ESOFM_Msk                    (0x1U &lt;&lt; USB_CNTR_ESOFM_Pos)     </span></div><div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3"> 7883</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ESOFM                        USB_CNTR_ESOFM_Msk               </span></div><div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad65a10a20dc85e908b31939d47a3f948"> 7884</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SOFM_Pos                     (9U)                             </span></div><div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7beeec89742035434cf798da2b3c6f"> 7885</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SOFM_Msk                     (0x1U &lt;&lt; USB_CNTR_SOFM_Pos)      </span></div><div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c"> 7886</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SOFM                         USB_CNTR_SOFM_Msk                </span></div><div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ca44528d329acdb1672033c036bd77"> 7887</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESETM_Pos                   (10U)                            </span></div><div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3017d45a3ae9de7488932d7a25d6740e"> 7888</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESETM_Msk                   (0x1U &lt;&lt; USB_CNTR_RESETM_Pos)    </span></div><div class="line"><a name="l07889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e"> 7889</a></span>&#160;<span class="preprocessor">#define USB_CNTR_RESETM                       USB_CNTR_RESETM_Msk              </span></div><div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga969c33c4b5858c2d3a45d67ebec37814"> 7890</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SUSPM_Pos                    (11U)                            </span></div><div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga389154ae5b4b5bba2a62f2d4825f3bae"> 7891</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SUSPM_Msk                    (0x1U &lt;&lt; USB_CNTR_SUSPM_Pos)     </span></div><div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84"> 7892</a></span>&#160;<span class="preprocessor">#define USB_CNTR_SUSPM                        USB_CNTR_SUSPM_Msk               </span></div><div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga031578d8067fd0ed7c79a2828b3c88ad"> 7893</a></span>&#160;<span class="preprocessor">#define USB_CNTR_WKUPM_Pos                    (12U)                            </span></div><div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc96d8f3c452067ba0a34c6c0f47cac"> 7894</a></span>&#160;<span class="preprocessor">#define USB_CNTR_WKUPM_Msk                    (0x1U &lt;&lt; USB_CNTR_WKUPM_Pos)     </span></div><div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea"> 7895</a></span>&#160;<span class="preprocessor">#define USB_CNTR_WKUPM                        USB_CNTR_WKUPM_Msk               </span></div><div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad34110ed25b22a6cb3ee2510043db78b"> 7896</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ERRM_Pos                     (13U)                            </span></div><div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c962bf051824785892d988a53856b35"> 7897</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ERRM_Msk                     (0x1U &lt;&lt; USB_CNTR_ERRM_Pos)      </span></div><div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343"> 7898</a></span>&#160;<span class="preprocessor">#define USB_CNTR_ERRM                         USB_CNTR_ERRM_Msk                </span></div><div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de30047637a01f72e9976dd132c352"> 7899</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PMAOVRM_Pos                  (14U)                            </span></div><div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf034e5240c074d79ff451f1de4df3399"> 7900</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PMAOVRM_Msk                  (0x1U &lt;&lt; USB_CNTR_PMAOVRM_Pos)   </span></div><div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5"> 7901</a></span>&#160;<span class="preprocessor">#define USB_CNTR_PMAOVRM                      USB_CNTR_PMAOVRM_Msk             </span></div><div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8d500b50ac27d94deb7b787f1a3d5d"> 7902</a></span>&#160;<span class="preprocessor">#define USB_CNTR_CTRM_Pos                     (15U)                            </span></div><div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c54f744bffbe1057061604ac2ea66d9"> 7903</a></span>&#160;<span class="preprocessor">#define USB_CNTR_CTRM_Msk                     (0x1U &lt;&lt; USB_CNTR_CTRM_Pos)      </span></div><div class="line"><a name="l07904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6"> 7904</a></span>&#160;<span class="preprocessor">#define USB_CNTR_CTRM                         USB_CNTR_CTRM_Msk                </span></div><div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccccc402b658d5e47a7b8790c1caeb6"> 7906</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_ISTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc"> 7907</a></span>&#160;<span class="preprocessor">#define USB_ISTR_EP_ID_Pos                    (0U)                             </span></div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="preprocessor">#define USB_ISTR_EP_ID_Msk                    (0xFU &lt;&lt; USB_ISTR_EP_ID_Pos)     </span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="preprocessor">#define USB_ISTR_EP_ID                        USB_ISTR_EP_ID_Msk               </span></div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63ea61525b8b0dae8bfa82a01ad11353"> 7910</a></span>&#160;<span class="preprocessor">#define USB_ISTR_DIR_Pos                      (4U)                             </span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab452db7f0dec62553a248f4b9dbdb0d9"> 7911</a></span>&#160;<span class="preprocessor">#define USB_ISTR_DIR_Msk                      (0x1U &lt;&lt; USB_ISTR_DIR_Pos)       </span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f"> 7912</a></span>&#160;<span class="preprocessor">#define USB_ISTR_DIR                          USB_ISTR_DIR_Msk                 </span></div><div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a94edfee2b0830d15dee4b115acb093"> 7913</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ESOF_Pos                     (8U)                             </span></div><div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ca676381b09e94f28032360ae6044b"> 7914</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ESOF_Msk                     (0x1U &lt;&lt; USB_ISTR_ESOF_Pos)      </span></div><div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93"> 7915</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ESOF                         USB_ISTR_ESOF_Msk                </span></div><div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6ad1f39ed50b1d6fa5797288e38cd14"> 7916</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SOF_Pos                      (9U)                             </span></div><div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33f17e5fc1d13de7d7a6cbeb6849d08"> 7917</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SOF_Msk                      (0x1U &lt;&lt; USB_ISTR_SOF_Pos)       </span></div><div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88"> 7918</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SOF                          USB_ISTR_SOF_Msk                 </span></div><div class="line"><a name="l07919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga286f991f8619dec1477dea6d8cf2fa16"> 7919</a></span>&#160;<span class="preprocessor">#define USB_ISTR_RESET_Pos                    (10U)                            </span></div><div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b526515db1e9fb33fbfb5ab2972288a"> 7920</a></span>&#160;<span class="preprocessor">#define USB_ISTR_RESET_Msk                    (0x1U &lt;&lt; USB_ISTR_RESET_Pos)     </span></div><div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529"> 7921</a></span>&#160;<span class="preprocessor">#define USB_ISTR_RESET                        USB_ISTR_RESET_Msk               </span></div><div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad542fec4e32a18c80b6c0de331fbae9"> 7922</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SUSP_Pos                     (11U)                            </span></div><div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6af55f037e43577003f862acc79f401b"> 7923</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SUSP_Msk                     (0x1U &lt;&lt; USB_ISTR_SUSP_Pos)      </span></div><div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b"> 7924</a></span>&#160;<span class="preprocessor">#define USB_ISTR_SUSP                         USB_ISTR_SUSP_Msk                </span></div><div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa23ae6144e577aba953b4a9d2251476"> 7925</a></span>&#160;<span class="preprocessor">#define USB_ISTR_WKUP_Pos                     (12U)                            </span></div><div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f625d7d784c2754a5603331248209f"> 7926</a></span>&#160;<span class="preprocessor">#define USB_ISTR_WKUP_Msk                     (0x1U &lt;&lt; USB_ISTR_WKUP_Pos)      </span></div><div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1"> 7927</a></span>&#160;<span class="preprocessor">#define USB_ISTR_WKUP                         USB_ISTR_WKUP_Msk                </span></div><div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa44beba72741d67a995bc318b702f968"> 7928</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ERR_Pos                      (13U)                            </span></div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4052f8ad7cc0257f2ba0b513ca6e4e9d"> 7929</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ERR_Msk                      (0x1U &lt;&lt; USB_ISTR_ERR_Pos)       </span></div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532"> 7930</a></span>&#160;<span class="preprocessor">#define USB_ISTR_ERR                          USB_ISTR_ERR_Msk                 </span></div><div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd690fa6fb90db897add55a24d3dc907"> 7931</a></span>&#160;<span class="preprocessor">#define USB_ISTR_PMAOVR_Pos                   (14U)                            </span></div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9bf30e71643d9168490a27c7cf1461"> 7932</a></span>&#160;<span class="preprocessor">#define USB_ISTR_PMAOVR_Msk                   (0x1U &lt;&lt; USB_ISTR_PMAOVR_Pos)    </span></div><div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a"> 7933</a></span>&#160;<span class="preprocessor">#define USB_ISTR_PMAOVR                       USB_ISTR_PMAOVR_Msk              </span></div><div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c487263722cf42f836e2c4d9d3d40e"> 7934</a></span>&#160;<span class="preprocessor">#define USB_ISTR_CTR_Pos                      (15U)                            </span></div><div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d321de9f200f1b73032d24a0c001c8"> 7935</a></span>&#160;<span class="preprocessor">#define USB_ISTR_CTR_Msk                      (0x1U &lt;&lt; USB_ISTR_CTR_Pos)       </span></div><div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0"> 7936</a></span>&#160;<span class="preprocessor">#define USB_ISTR_CTR                          USB_ISTR_CTR_Msk                 </span></div><div class="line"><a name="l07938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63b06671927d47c05d92142d8b7008f"> 7938</a></span>&#160;<span class="preprocessor">#define  USB_CLR_CTR                          (~USB_ISTR_CTR)                  </span></div><div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575"> 7939</a></span>&#160;<span class="preprocessor">#define  USB_CLR_PMAOVRM                      (~USB_ISTR_PMAOVR)               </span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">#define  USB_CLR_ERR                          (~USB_ISTR_ERR)                  </span></div><div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5"> 7941</a></span>&#160;<span class="preprocessor">#define  USB_CLR_WKUP                         (~USB_ISTR_WKUP)                 </span></div><div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab467a9a8c33c496d8bb1bdad47160d63"> 7942</a></span>&#160;<span class="preprocessor">#define  USB_CLR_SUSP                         (~USB_ISTR_SUSP)                 </span></div><div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00"> 7943</a></span>&#160;<span class="preprocessor">#define  USB_CLR_RESET                        (~USB_ISTR_RESET)                </span></div><div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd"> 7944</a></span>&#160;<span class="preprocessor">#define  USB_CLR_SOF                          (~USB_ISTR_SOF)                  </span></div><div class="line"><a name="l07945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1"> 7945</a></span>&#160;<span class="preprocessor">#define  USB_CLR_ESOF                         (~USB_ISTR_ESOF)                 </span></div><div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4190548352ae71b0f50cd63545d7b79"> 7948</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_FNR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define USB_FNR_FN_Pos                        (0U)                             </span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="preprocessor">#define USB_FNR_FN_Msk                        (0x7FFU &lt;&lt; USB_FNR_FN_Pos)       </span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor">#define USB_FNR_FN                            USB_FNR_FN_Msk                   </span></div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e70adf06442b061a07a4a38ff52a953"> 7952</a></span>&#160;<span class="preprocessor">#define USB_FNR_LSOF_Pos                      (11U)                            </span></div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8bc71a74e75a45947d5af191edbaa6d"> 7953</a></span>&#160;<span class="preprocessor">#define USB_FNR_LSOF_Msk                      (0x3U &lt;&lt; USB_FNR_LSOF_Pos)       </span></div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7"> 7954</a></span>&#160;<span class="preprocessor">#define USB_FNR_LSOF                          USB_FNR_LSOF_Msk                 </span></div><div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8657b0cb275722bc4731b298bb3d81d1"> 7955</a></span>&#160;<span class="preprocessor">#define USB_FNR_LCK_Pos                       (13U)                            </span></div><div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga516f8ab52f122807f5984d3bab6871f5"> 7956</a></span>&#160;<span class="preprocessor">#define USB_FNR_LCK_Msk                       (0x1U &lt;&lt; USB_FNR_LCK_Pos)        </span></div><div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77"> 7957</a></span>&#160;<span class="preprocessor">#define USB_FNR_LCK                           USB_FNR_LCK_Msk                  </span></div><div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854a4ed3ebb430c1a42e71b6235dbf68"> 7958</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDM_Pos                      (14U)                            </span></div><div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d4d7d783ae9484f61c76f834bddcc0"> 7959</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDM_Msk                      (0x1U &lt;&lt; USB_FNR_RXDM_Pos)       </span></div><div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212"> 7960</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDM                          USB_FNR_RXDM_Msk                 </span></div><div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f45ec0d215eee16b7d49d7b13a08582"> 7961</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDP_Pos                      (15U)                            </span></div><div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa612be471a264709a7a6503ede0ce2e"> 7962</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDP_Msk                      (0x1U &lt;&lt; USB_FNR_RXDP_Pos)       </span></div><div class="line"><a name="l07963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2"> 7963</a></span>&#160;<span class="preprocessor">#define USB_FNR_RXDP                          USB_FNR_RXDP_Msk                 </span></div><div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526811c0f067f81e759d7c13f7b7affb"> 7965</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_DADDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933"> 7966</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD_Pos                     (0U)                             </span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD_Msk                     (0x7FU &lt;&lt; USB_DADDR_ADD_Pos)     </span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor">#define USB_DADDR_ADD                         USB_DADDR_ADD_Msk                </span></div><div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9a3e952abb17b9ef06f0e541999379"> 7969</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD0_Pos                    (0U)                             </span></div><div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bdb74665184caec6cdb7bbdec683dc4"> 7970</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD0_Msk                    (0x1U &lt;&lt; USB_DADDR_ADD0_Pos)     </span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052"> 7971</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD0                        USB_DADDR_ADD0_Msk               </span></div><div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265edf0cd28bfd887ffd2cd48b938998"> 7972</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD1_Pos                    (1U)                             </span></div><div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aa3ce1775a8de76e3b72ae275eac3ad"> 7973</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD1_Msk                    (0x1U &lt;&lt; USB_DADDR_ADD1_Pos)     </span></div><div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7"> 7974</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD1                        USB_DADDR_ADD1_Msk               </span></div><div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cbb9b97c5c1b9950cbccd36683707d"> 7975</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD2_Pos                    (2U)                             </span></div><div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9ee88f8401e46d0ce034201aff3323"> 7976</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD2_Msk                    (0x1U &lt;&lt; USB_DADDR_ADD2_Pos)     </span></div><div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda"> 7977</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD2                        USB_DADDR_ADD2_Msk               </span></div><div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b5014a56b808d0972eb60556bc8592"> 7978</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD3_Pos                    (3U)                             </span></div><div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d68df5d145b45a9771d7b6e2fec2a9"> 7979</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD3_Msk                    (0x1U &lt;&lt; USB_DADDR_ADD3_Pos)     </span></div><div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9"> 7980</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD3                        USB_DADDR_ADD3_Msk               </span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7582ecd476caa80f66a8d8e192274c1"> 7981</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD4_Pos                    (4U)                             </span></div><div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37db774a54da25f251990e33f211da8"> 7982</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD4_Msk                    (0x1U &lt;&lt; USB_DADDR_ADD4_Pos)     </span></div><div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020"> 7983</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD4                        USB_DADDR_ADD4_Msk               </span></div><div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd6bde55bc5f6e8476767cb906c26"> 7984</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD5_Pos                    (5U)                             </span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394b7675b151bec783b35f3672ee05b"> 7985</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD5_Msk                    (0x1U &lt;&lt; USB_DADDR_ADD5_Pos)     </span></div><div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6"> 7986</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD5                        USB_DADDR_ADD5_Msk               </span></div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc65c9dd555a3641b104a2154602620a"> 7987</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD6_Pos                    (6U)                             </span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3b82de8cedd7696e58d8622e1cdb98"> 7988</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD6_Msk                    (0x1U &lt;&lt; USB_DADDR_ADD6_Pos)     </span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e"> 7989</a></span>&#160;<span class="preprocessor">#define USB_DADDR_ADD6                        USB_DADDR_ADD6_Msk               </span></div><div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73beadccb507134a44a87cb7cfb4c070"> 7991</a></span>&#160;<span class="preprocessor">#define USB_DADDR_EF_Pos                      (7U)                             </span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c"> 7992</a></span>&#160;<span class="preprocessor">#define USB_DADDR_EF_Msk                      (0x1U &lt;&lt; USB_DADDR_EF_Pos)       </span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define USB_DADDR_EF                          USB_DADDR_EF_Msk                 </span></div><div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7217b51c2cb8268119e6f588f012775"> 7995</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span><span class="preprocessor">    </span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a"> 7996</a></span>&#160;<span class="preprocessor">#define USB_BTABLE_BTABLE_Pos                 (3U)                             </span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="preprocessor">#define USB_BTABLE_BTABLE_Msk                 (0x1FFFU &lt;&lt; USB_BTABLE_BTABLE_Pos) </span></div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="preprocessor">#define USB_BTABLE_BTABLE                     USB_BTABLE_BTABLE_Msk            </span></div><div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829"> 8001</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX_Pos             (1U)                             </span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX_Msk             (0x7FFFU &lt;&lt; USB_ADDR0_TX_ADDR0_TX_Pos) </span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="preprocessor">#define USB_ADDR0_TX_ADDR0_TX                 USB_ADDR0_TX_ADDR0_TX_Msk        </span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd2e0d353809b77f426afd0aa146c29"> 8006</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9"> 8007</a></span>&#160;<span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX_Pos             (1U)                             </span></div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX_Msk             (0x7FFFU &lt;&lt; USB_ADDR1_TX_ADDR1_TX_Pos) </span></div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;<span class="preprocessor">#define USB_ADDR1_TX_ADDR1_TX                 USB_ADDR1_TX_ADDR1_TX_Msk        </span></div><div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694099b1e846b60d7782971c19f92c49"> 8011</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9"> 8012</a></span>&#160;<span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX_Pos             (1U)                             </span></div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX_Msk             (0x7FFFU &lt;&lt; USB_ADDR2_TX_ADDR2_TX_Pos) </span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor">#define USB_ADDR2_TX_ADDR2_TX                 USB_ADDR2_TX_ADDR2_TX_Msk        </span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d61334f02c8f8080bcb5e13fe915b1"> 8016</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27"> 8017</a></span>&#160;<span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX_Pos             (1U)                             </span></div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX_Msk             (0x7FFFU &lt;&lt; USB_ADDR3_TX_ADDR3_TX_Pos) </span></div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="preprocessor">#define USB_ADDR3_TX_ADDR3_TX                 USB_ADDR3_TX_ADDR3_TX_Msk        </span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9811f5f2b00086183d5a23ec1431874f"> 8021</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92"> 8022</a></span>&#160;<span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX_Pos             (1U)                             </span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX_Msk             (0x7FFFU &lt;&lt; USB_ADDR4_TX_ADDR4_TX_Pos) </span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor">#define USB_ADDR4_TX_ADDR4_TX                 USB_ADDR4_TX_ADDR4_TX_Msk        </span></div><div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc17522b679ca1acd78c009ecad493d3"> 8026</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e"> 8027</a></span>&#160;<span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX_Pos             (1U)                             </span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX_Msk             (0x7FFFU &lt;&lt; USB_ADDR5_TX_ADDR5_TX_Pos) </span></div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="preprocessor">#define USB_ADDR5_TX_ADDR5_TX                 USB_ADDR5_TX_ADDR5_TX_Msk        </span></div><div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fdf6dabc27fd4e306869f5d3983dcc"> 8031</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129"> 8032</a></span>&#160;<span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX_Pos             (1U)                             </span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX_Msk             (0x7FFFU &lt;&lt; USB_ADDR6_TX_ADDR6_TX_Pos) </span></div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="preprocessor">#define USB_ADDR6_TX_ADDR6_TX                 USB_ADDR6_TX_ADDR6_TX_Msk        </span></div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5c5e456905a74b32d583b0b99f08a9"> 8036</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7"> 8037</a></span>&#160;<span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX_Pos             (1U)                             </span></div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX_Msk             (0x7FFFU &lt;&lt; USB_ADDR7_TX_ADDR7_TX_Pos) </span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor">#define USB_ADDR7_TX_ADDR7_TX                 USB_ADDR7_TX_ADDR7_TX_Msk        </span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c33f91660c9d5768db05e684e3faa5a"> 8041</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904"> 8042</a></span>&#160;</div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX_Pos           (0U)                             </span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX_Msk           (0x3FFU &lt;&lt; USB_COUNT0_TX_COUNT0_TX_Pos) </span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="preprocessor">#define USB_COUNT0_TX_COUNT0_TX               USB_COUNT0_TX_COUNT0_TX_Msk      </span></div><div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05fff10a882a434901d85f68eea433b6"> 8048</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611"> 8049</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX_Pos           (0U)                             </span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX_Msk           (0x3FFU &lt;&lt; USB_COUNT1_TX_COUNT1_TX_Pos) </span></div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor">#define USB_COUNT1_TX_COUNT1_TX               USB_COUNT1_TX_COUNT1_TX_Msk      </span></div><div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae425b7e7eb5dfa5792b261eb702f6de3"> 8053</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373"> 8054</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX_Pos           (0U)                             </span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX_Msk           (0x3FFU &lt;&lt; USB_COUNT2_TX_COUNT2_TX_Pos) </span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">#define USB_COUNT2_TX_COUNT2_TX               USB_COUNT2_TX_COUNT2_TX_Msk      </span></div><div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1c69a966c2a54889342ffa52262673"> 8058</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138"> 8059</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX_Pos           (0U)                             </span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX_Msk           (0x3FFU &lt;&lt; USB_COUNT3_TX_COUNT3_TX_Pos) </span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="preprocessor">#define USB_COUNT3_TX_COUNT3_TX               USB_COUNT3_TX_COUNT3_TX_Msk      </span></div><div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d8c8971bffd809df10276ea897a7a9"> 8063</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f"> 8064</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX_Pos           (0U)                             </span></div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX_Msk           (0x3FFU &lt;&lt; USB_COUNT4_TX_COUNT4_TX_Pos) </span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="preprocessor">#define USB_COUNT4_TX_COUNT4_TX               USB_COUNT4_TX_COUNT4_TX_Msk      </span></div><div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22953bf527a1e00703d0e09256b55c28"> 8068</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2"> 8069</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX_Pos           (0U)                             </span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX_Msk           (0x3FFU &lt;&lt; USB_COUNT5_TX_COUNT5_TX_Pos) </span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor">#define USB_COUNT5_TX_COUNT5_TX               USB_COUNT5_TX_COUNT5_TX_Msk      </span></div><div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a9b826240b4167c1b3d9a4aad965753"> 8073</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e"> 8074</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX_Pos           (0U)                             </span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX_Msk           (0x3FFU &lt;&lt; USB_COUNT6_TX_COUNT6_TX_Pos) </span></div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor">#define USB_COUNT6_TX_COUNT6_TX               USB_COUNT6_TX_COUNT6_TX_Msk      </span></div><div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06acd0828c94ac7beff198b515d4405e"> 8078</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208"> 8079</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX_Pos           (0U)                             </span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX_Msk           (0x3FFU &lt;&lt; USB_COUNT7_TX_COUNT7_TX_Pos) </span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="preprocessor">#define USB_COUNT7_TX_COUNT7_TX               USB_COUNT7_TX_COUNT7_TX_Msk      </span></div><div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27874527883cd3cffa2433756ef9dc7b"> 8083</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4"> 8084</a></span>&#160;</div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span></div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="preprocessor">#define USB_COUNT0_TX_0_COUNT0_TX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c"> 8089</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_TX_1_COUNT0_TX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9"> 8092</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_TX_0_COUNT1_TX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada"> 8095</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_TX_1_COUNT1_TX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b"> 8098</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_TX_0_COUNT2_TX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a"> 8101</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_TX_1_COUNT2_TX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5"> 8104</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_0_COUNT3_TX_0         ((uint32_t)0x00000000U03FF)        </span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e"> 8107</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_1_COUNT3_TX_1         ((uint32_t)0x000003FFU0000)        </span></div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"> 8110</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_TX_0_COUNT4_TX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27"> 8113</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_TX_1_COUNT4_TX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb"> 8116</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_TX_0_COUNT5_TX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f"> 8119</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_TX_1_COUNT5_TX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f"> 8122</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_TX_0_COUNT6_TX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329"> 8125</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_TX_1_COUNT6_TX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba"> 8128</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_TX_0_COUNT7_TX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de"> 8131</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_TX_1_COUNT7_TX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128"> 8134</a></span>&#160;</div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX_Pos             (1U)                             </span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX_Msk             (0x7FFFU &lt;&lt; USB_ADDR0_RX_ADDR0_RX_Pos) </span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="preprocessor">#define USB_ADDR0_RX_ADDR0_RX                 USB_ADDR0_RX_ADDR0_RX_Msk        </span></div><div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b1703edc346f5b4c52a75c1e6a63ff"> 8140</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11"> 8141</a></span>&#160;<span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX_Pos             (1U)                             </span></div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX_Msk             (0x7FFFU &lt;&lt; USB_ADDR1_RX_ADDR1_RX_Pos) </span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="preprocessor">#define USB_ADDR1_RX_ADDR1_RX                 USB_ADDR1_RX_ADDR1_RX_Msk        </span></div><div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa21128fad85e7b2d13f4c224d53e566"> 8145</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3"> 8146</a></span>&#160;<span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX_Pos             (1U)                             </span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX_Msk             (0x7FFFU &lt;&lt; USB_ADDR2_RX_ADDR2_RX_Pos) </span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="preprocessor">#define USB_ADDR2_RX_ADDR2_RX                 USB_ADDR2_RX_ADDR2_RX_Msk        </span></div><div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d606ac260d6205ec423c7c3939607b5"> 8150</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7"> 8151</a></span>&#160;<span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX_Pos             (1U)                             </span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX_Msk             (0x7FFFU &lt;&lt; USB_ADDR3_RX_ADDR3_RX_Pos) </span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define USB_ADDR3_RX_ADDR3_RX                 USB_ADDR3_RX_ADDR3_RX_Msk        </span></div><div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e8f20a9e0076f405952d16f73b2495f"> 8155</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7"> 8156</a></span>&#160;<span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX_Pos             (1U)                             </span></div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX_Msk             (0x7FFFU &lt;&lt; USB_ADDR4_RX_ADDR4_RX_Pos) </span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define USB_ADDR4_RX_ADDR4_RX                 USB_ADDR4_RX_ADDR4_RX_Msk        </span></div><div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f9fee2db48605506f710a56e7d7b53"> 8160</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5"> 8161</a></span>&#160;<span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX_Pos             (1U)                             </span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX_Msk             (0x7FFFU &lt;&lt; USB_ADDR5_RX_ADDR5_RX_Pos) </span></div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="preprocessor">#define USB_ADDR5_RX_ADDR5_RX                 USB_ADDR5_RX_ADDR5_RX_Msk        </span></div><div class="line"><a name="l08165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a12d683c7b8a24e7585e5dca9a0fceb"> 8165</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85"> 8166</a></span>&#160;<span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX_Pos             (1U)                             </span></div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX_Msk             (0x7FFFU &lt;&lt; USB_ADDR6_RX_ADDR6_RX_Pos) </span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define USB_ADDR6_RX_ADDR6_RX                 USB_ADDR6_RX_ADDR6_RX_Msk        </span></div><div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cfc0723f6cbd8f4b22cacd5988ede61"> 8170</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6"> 8171</a></span>&#160;<span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX_Pos             (1U)                             </span></div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX_Msk             (0x7FFFU &lt;&lt; USB_ADDR7_RX_ADDR7_RX_Pos) </span></div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="preprocessor">#define USB_ADDR7_RX_ADDR7_RX                 USB_ADDR7_RX_ADDR7_RX_Msk        </span></div><div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6704f3c117f2fb50b56d4ffd0ea4cbc"> 8175</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006"> 8176</a></span>&#160;</div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span></div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX_Pos           (0U)                             </span></div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX_Msk           (0x3FFU &lt;&lt; USB_COUNT0_RX_COUNT0_RX_Pos) </span></div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_COUNT0_RX               USB_COUNT0_RX_COUNT0_RX_Msk      </span></div><div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d09f9c8c66155cfbc83723aef5f7d1c"> 8182</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_Pos           (10U)                            </span></div><div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d"> 8183</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_Msk           (0x1FU &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK               USB_COUNT0_RX_NUM_BLOCK_Msk      </span></div><div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2193295adbbd051a6de1275e3fb8a165"> 8185</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_0             (0x01U &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga063a87d12c002ca51a68700ba1504872"> 8186</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_1             (0x02U &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb"> 8187</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_2             (0x04U &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a"> 8188</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_3             (0x08U &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0"> 8189</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_NUM_BLOCK_4             (0x10U &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c"> 8191</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_BLSIZE_Pos              (15U)                            </span></div><div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443"> 8192</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_BLSIZE_Msk              (0x1U &lt;&lt; USB_COUNT0_RX_BLSIZE_Pos) </span></div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_BLSIZE                  USB_COUNT0_RX_BLSIZE_Msk         </span></div><div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fdf147a63c16e920e3816b43fce070c"> 8195</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90"> 8196</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX_Pos           (0U)                             </span></div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX_Msk           (0x3FFU &lt;&lt; USB_COUNT1_RX_COUNT1_RX_Pos) </span></div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_COUNT1_RX               USB_COUNT1_RX_COUNT1_RX_Msk      </span></div><div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b2d78b6dafeed888d24d6b4d249b77d"> 8200</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_Pos           (10U)                            </span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a"> 8201</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_Msk           (0x1FU &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK               USB_COUNT1_RX_NUM_BLOCK_Msk      </span></div><div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1ee0b3cbe190827e87d50b28ce417e"> 8203</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_0             (0x01U &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3553d2c7c5826ffc6e106bb46faec064"> 8204</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_1             (0x02U &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217"> 8205</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_2             (0x04U &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc"> 8206</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_3             (0x08U &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d"> 8207</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_NUM_BLOCK_4             (0x10U &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351"> 8209</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_BLSIZE_Pos              (15U)                            </span></div><div class="line"><a name="l08210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85"> 8210</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_BLSIZE_Msk              (0x1U &lt;&lt; USB_COUNT1_RX_BLSIZE_Pos) </span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_BLSIZE                  USB_COUNT1_RX_BLSIZE_Msk         </span></div><div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad250969c952a2e528ba6e78ae044d07a"> 8213</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925"> 8214</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX_Pos           (0U)                             </span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX_Msk           (0x3FFU &lt;&lt; USB_COUNT2_RX_COUNT2_RX_Pos) </span></div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_COUNT2_RX               USB_COUNT2_RX_COUNT2_RX_Msk      </span></div><div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b93fc627fd5bb8a669c48dd101105b"> 8218</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_Pos           (10U)                            </span></div><div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807"> 8219</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_Msk           (0x1FU &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK               USB_COUNT2_RX_NUM_BLOCK_Msk      </span></div><div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7938e7f42b6aaa67f92d1726030df057"> 8221</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_0             (0x01U &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a1c6666d25b39f2caf38b34f7476bef"> 8222</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_1             (0x02U &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000"> 8223</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_2             (0x04U &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0"> 8224</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_3             (0x08U &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141"> 8225</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_NUM_BLOCK_4             (0x10U &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc"> 8227</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_BLSIZE_Pos              (15U)                            </span></div><div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6"> 8228</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_BLSIZE_Msk              (0x1U &lt;&lt; USB_COUNT2_RX_BLSIZE_Pos) </span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_BLSIZE                  USB_COUNT2_RX_BLSIZE_Msk         </span></div><div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96fca9466bc28074077a7ff55cc98c16"> 8231</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295"> 8232</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX_Pos           (0U)                             </span></div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX_Msk           (0x3FFU &lt;&lt; USB_COUNT3_RX_COUNT3_RX_Pos) </span></div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_COUNT3_RX               USB_COUNT3_RX_COUNT3_RX_Msk      </span></div><div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf25943b049fc9adcb71b6aa23085c4f6"> 8236</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_Pos           (10U)                            </span></div><div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7"> 8237</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_Msk           (0x1FU &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK               USB_COUNT3_RX_NUM_BLOCK_Msk      </span></div><div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2312bf1e359ff3645c8a849415db127"> 8239</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_0             (0x01U &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c46440bf6dae4fa19a130192f5c37f2"> 8240</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_1             (0x02U &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7"> 8241</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_2             (0x04U &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66"> 8242</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_3             (0x08U &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227"> 8243</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_NUM_BLOCK_4             (0x10U &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d"> 8245</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_BLSIZE_Pos              (15U)                            </span></div><div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241"> 8246</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_BLSIZE_Msk              (0x1U &lt;&lt; USB_COUNT3_RX_BLSIZE_Pos) </span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_BLSIZE                  USB_COUNT3_RX_BLSIZE_Msk         </span></div><div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896c4c14f23bcb4ae53e13b9acb29f3d"> 8249</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2"> 8250</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX_Pos           (0U)                             </span></div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX_Msk           (0x3FFU &lt;&lt; USB_COUNT4_RX_COUNT4_RX_Pos) </span></div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_COUNT4_RX               USB_COUNT4_RX_COUNT4_RX_Msk      </span></div><div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6973f6be7e77105b80f3e13a00ae3b05"> 8254</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_Pos           (10U)                            </span></div><div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae"> 8255</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_Msk           (0x1FU &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK               USB_COUNT4_RX_NUM_BLOCK_Msk      </span></div><div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3966e39ad11eeb78577eddeda32d5d"> 8257</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_0             (0x01U &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98255ee4e70f4c2a8abbc365d54a011"> 8258</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_1             (0x02U &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384"> 8259</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_2             (0x04U &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c"> 8260</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_3             (0x08U &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d"> 8261</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_NUM_BLOCK_4             (0x10U &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba"> 8263</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_BLSIZE_Pos              (15U)                            </span></div><div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d"> 8264</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_BLSIZE_Msk              (0x1U &lt;&lt; USB_COUNT4_RX_BLSIZE_Pos) </span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_BLSIZE                  USB_COUNT4_RX_BLSIZE_Msk         </span></div><div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d66e904eb6de47db510a49f7ff535b2"> 8267</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61"> 8268</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX_Pos           (0U)                             </span></div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX_Msk           (0x3FFU &lt;&lt; USB_COUNT5_RX_COUNT5_RX_Pos) </span></div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_COUNT5_RX               USB_COUNT5_RX_COUNT5_RX_Msk      </span></div><div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3505433c16bc6b39d68d56ff71e96376"> 8272</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_Pos           (10U)                            </span></div><div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba"> 8273</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_Msk           (0x1FU &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK               USB_COUNT5_RX_NUM_BLOCK_Msk      </span></div><div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc108d2b9e98e1642c765865e63eb4b"> 8275</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_0             (0x01U &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228e978a8caa06c2269171ba52709b5f"> 8276</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_1             (0x02U &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689"> 8277</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_2             (0x04U &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2"> 8278</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_3             (0x08U &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8"> 8279</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_NUM_BLOCK_4             (0x10U &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340"> 8281</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_BLSIZE_Pos              (15U)                            </span></div><div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2"> 8282</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_BLSIZE_Msk              (0x1U &lt;&lt; USB_COUNT5_RX_BLSIZE_Pos) </span></div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_BLSIZE                  USB_COUNT5_RX_BLSIZE_Msk         </span></div><div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b722878d18ede41d9e90f4603081a1"> 8285</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285"> 8286</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX_Pos           (0U)                             </span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX_Msk           (0x3FFU &lt;&lt; USB_COUNT6_RX_COUNT6_RX_Pos) </span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_COUNT6_RX               USB_COUNT6_RX_COUNT6_RX_Msk      </span></div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78106fac9b11c95043415128a32223b5"> 8290</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_Pos           (10U)                            </span></div><div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6"> 8291</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_Msk           (0x1FU &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK               USB_COUNT6_RX_NUM_BLOCK_Msk      </span></div><div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bcc0bf5adec0690035a7fa33e02a92"> 8293</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_0             (0x01U &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77be9171c6e229fded4fc77612ba841b"> 8294</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_1             (0x02U &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac"> 8295</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_2             (0x04U &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9"> 8296</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_3             (0x08U &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb"> 8297</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_NUM_BLOCK_4             (0x10U &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f"> 8299</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_BLSIZE_Pos              (15U)                            </span></div><div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6"> 8300</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_BLSIZE_Msk              (0x1U &lt;&lt; USB_COUNT6_RX_BLSIZE_Pos) </span></div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_BLSIZE                  USB_COUNT6_RX_BLSIZE_Msk         </span></div><div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eb817f417ad93f4f4dbb6bf5ef898de"> 8303</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94"> 8304</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX_Pos           (0U)                             </span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX_Msk           (0x3FFU &lt;&lt; USB_COUNT7_RX_COUNT7_RX_Pos) </span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_COUNT7_RX               USB_COUNT7_RX_COUNT7_RX_Msk      </span></div><div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea21f1d7484fb737a9bbe09e0ae02b59"> 8308</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_Pos           (10U)                            </span></div><div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d"> 8309</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_Msk           (0x1FU &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK               USB_COUNT7_RX_NUM_BLOCK_Msk      </span></div><div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f606a7edae7c3d679cf8cf7a35fdaae"> 8311</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_0             (0x01U &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga447bc1f1dce9befa4dc1465dfcdcd6e9"> 8312</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_1             (0x02U &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"> 8313</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_2             (0x04U &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21"> 8314</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_3             (0x08U &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4"> 8315</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_NUM_BLOCK_4             (0x10U &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos) </span></div><div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52"> 8317</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_BLSIZE_Pos              (15U)                            </span></div><div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf"> 8318</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_BLSIZE_Msk              (0x1U &lt;&lt; USB_COUNT7_RX_BLSIZE_Pos) </span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_BLSIZE                  USB_COUNT7_RX_BLSIZE_Msk         </span></div><div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86bfa9d4ec16c10b2dd86230d32b35ad"> 8321</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61"> 8322</a></span>&#160;</div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_COUNT0_RX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0           (0x00007C00U)                    </span></div><div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07"> 8327</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_0         (0x00000400U)                    </span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_1         (0x00000800U)                    </span></div><div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd"> 8329</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_2         (0x00001000U)                    </span></div><div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7"> 8330</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_3         (0x00002000U)                    </span></div><div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4"> 8331</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_NUM_BLOCK_0_4         (0x00004000U)                    </span></div><div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219"> 8333</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_0_BLSIZE_0              (0x00008000U)                    </span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e"> 8336</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_COUNT0_RX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1           (0x7C000000U)                    </span></div><div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7"> 8339</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_0         (0x04000000U)                    </span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_1         (0x08000000U)                    </span></div><div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed"> 8341</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_2         (0x10000000U)                    </span></div><div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767"> 8342</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_3         (0x20000000U)                    </span></div><div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d"> 8343</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_NUM_BLOCK_1_4         (0x40000000U)                    </span></div><div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2"> 8345</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_RX_1_BLSIZE_1              (0x80000000U)                    </span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94"> 8348</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_COUNT1_RX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0           (0x00007C00U)                    </span></div><div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33"> 8351</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_0         (0x00000400U)                    </span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_1         (0x00000800U)                    </span></div><div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49"> 8353</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_2         (0x00001000U)                    </span></div><div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00"> 8354</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_3         (0x00002000U)                    </span></div><div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9"> 8355</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_NUM_BLOCK_0_4         (0x00004000U)                    </span></div><div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7"> 8357</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_0_BLSIZE_0              (0x00008000U)                    </span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39"> 8360</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_COUNT1_RX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1           (0x7C000000U)                    </span></div><div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253"> 8363</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_0         (0x04000000U)                    </span></div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_1         (0x08000000U)                    </span></div><div class="line"><a name="l08365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e"> 8365</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_2         (0x10000000U)                    </span></div><div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975"> 8366</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_3         (0x20000000U)                    </span></div><div class="line"><a name="l08367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36"> 8367</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_NUM_BLOCK_1_4         (0x40000000U)                    </span></div><div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387"> 8369</a></span>&#160;<span class="preprocessor">#define USB_COUNT1_RX_1_BLSIZE_1              (0x80000000U)                    </span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65"> 8372</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_COUNT2_RX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0           (0x00007C00U)                    </span></div><div class="line"><a name="l08375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6"> 8375</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_0         (0x00000400U)                    </span></div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_1         (0x00000800U)                    </span></div><div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd"> 8377</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_2         (0x00001000U)                    </span></div><div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62"> 8378</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_3         (0x00002000U)                    </span></div><div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34"> 8379</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_NUM_BLOCK_0_4         (0x00004000U)                    </span></div><div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa"> 8381</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_0_BLSIZE_0              (0x00008000U)                    </span></div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82"> 8384</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_COUNT2_RX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1           (0x7C000000U)                    </span></div><div class="line"><a name="l08387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a"> 8387</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_0         (0x04000000U)                    </span></div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_1         (0x08000000U)                    </span></div><div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2"> 8389</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_2         (0x10000000U)                    </span></div><div class="line"><a name="l08390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8"> 8390</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_3         (0x20000000U)                    </span></div><div class="line"><a name="l08391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e"> 8391</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_NUM_BLOCK_1_4         (0x40000000U)                    </span></div><div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d"> 8393</a></span>&#160;<span class="preprocessor">#define USB_COUNT2_RX_1_BLSIZE_1              (0x80000000U)                    </span></div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510"> 8396</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_COUNT3_RX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0           (0x00007C00U)                    </span></div><div class="line"><a name="l08399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be"> 8399</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_0         (0x00000400U)                    </span></div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_1         (0x00000800U)                    </span></div><div class="line"><a name="l08401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a"> 8401</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_2         (0x00001000U)                    </span></div><div class="line"><a name="l08402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5"> 8402</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_3         (0x00002000U)                    </span></div><div class="line"><a name="l08403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f"> 8403</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_NUM_BLOCK_0_4         (0x00004000U)                    </span></div><div class="line"><a name="l08405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb"> 8405</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_0_BLSIZE_0              (0x00008000U)                    </span></div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f"> 8408</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_COUNT3_RX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1           (0x7C000000U)                    </span></div><div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0"> 8411</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_0         (0x04000000U)                    </span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_1         (0x08000000U)                    </span></div><div class="line"><a name="l08413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7"> 8413</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_2         (0x10000000U)                    </span></div><div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa"> 8414</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_3         (0x20000000U)                    </span></div><div class="line"><a name="l08415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9"> 8415</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_NUM_BLOCK_1_4         (0x40000000U)                    </span></div><div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359"> 8417</a></span>&#160;<span class="preprocessor">#define USB_COUNT3_RX_1_BLSIZE_1              (0x80000000U)                    </span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031"> 8420</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_COUNT4_RX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0           (0x00007C00U)                    </span></div><div class="line"><a name="l08423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952"> 8423</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_0         (0x00000400U)                    </span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_1         (0x00000800U)                    </span></div><div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7"> 8425</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_2         (0x00001000U)                    </span></div><div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89"> 8426</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_3         (0x00002000U)                    </span></div><div class="line"><a name="l08427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b"> 8427</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_NUM_BLOCK_0_4         (0x00004000U)                    </span></div><div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b"> 8429</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_0_BLSIZE_0              (0x00008000U)                    </span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424"> 8432</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_COUNT4_RX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1           (0x7C000000U)                    </span></div><div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb"> 8435</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_0         (0x04000000U)                    </span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_1         (0x08000000U)                    </span></div><div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e"> 8437</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_2         (0x10000000U)                    </span></div><div class="line"><a name="l08438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007"> 8438</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_3         (0x20000000U)                    </span></div><div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f"> 8439</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_NUM_BLOCK_1_4         (0x40000000U)                    </span></div><div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e"> 8441</a></span>&#160;<span class="preprocessor">#define USB_COUNT4_RX_1_BLSIZE_1              (0x80000000U)                    </span></div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d"> 8444</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_COUNT5_RX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0           (0x00007C00U)                    </span></div><div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801"> 8447</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_0         (0x00000400U)                    </span></div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_1         (0x00000800U)                    </span></div><div class="line"><a name="l08449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204"> 8449</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_2         (0x00001000U)                    </span></div><div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166"> 8450</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_3         (0x00002000U)                    </span></div><div class="line"><a name="l08451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94"> 8451</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_NUM_BLOCK_0_4         (0x00004000U)                    </span></div><div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219"> 8453</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_0_BLSIZE_0              (0x00008000U)                    </span></div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e"> 8456</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_COUNT5_RX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1           (0x7C000000U)                    </span></div><div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6"> 8459</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_0         (0x04000000U)                    </span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_1         (0x08000000U)                    </span></div><div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03"> 8461</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_2         (0x10000000U)                    </span></div><div class="line"><a name="l08462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696"> 8462</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_3         (0x20000000U)                    </span></div><div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55"> 8463</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_NUM_BLOCK_1_4         (0x40000000U)                    </span></div><div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2"> 8465</a></span>&#160;<span class="preprocessor">#define USB_COUNT5_RX_1_BLSIZE_1              (0x80000000U)                    </span></div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce"> 8468</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_COUNT6_RX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0           (0x00007C00U)                    </span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9"> 8471</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_0         (0x00000400U)                    </span></div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_1         (0x00000800U)                    </span></div><div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4"> 8473</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_2         (0x00001000U)                    </span></div><div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff"> 8474</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_3         (0x00002000U)                    </span></div><div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad"> 8475</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_NUM_BLOCK_0_4         (0x00004000U)                    </span></div><div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e"> 8477</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_0_BLSIZE_0              (0x00008000U)                    </span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c"> 8480</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_COUNT6_RX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1           (0x7C000000U)                    </span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6"> 8483</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_0         (0x04000000U)                    </span></div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_1         (0x08000000U)                    </span></div><div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81"> 8485</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_2         (0x10000000U)                    </span></div><div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992"> 8486</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_3         (0x20000000U)                    </span></div><div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225"> 8487</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_NUM_BLOCK_1_4         (0x40000000U)                    </span></div><div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc"> 8489</a></span>&#160;<span class="preprocessor">#define USB_COUNT6_RX_1_BLSIZE_1              (0x80000000U)                    </span></div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82"> 8492</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_COUNT7_RX_0           (0x000003FFU)                    </span></div><div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0           (0x00007C00U)                    </span></div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9"> 8495</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_0         (0x00000400U)                    </span></div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_1         (0x00000800U)                    </span></div><div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99"> 8497</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_2         (0x00001000U)                    </span></div><div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0"> 8498</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_3         (0x00002000U)                    </span></div><div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f"> 8499</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_NUM_BLOCK_0_4         (0x00004000U)                    </span></div><div class="line"><a name="l08501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd"> 8501</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_0_BLSIZE_0              (0x00008000U)                    </span></div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be"> 8504</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_COUNT7_RX_1           (0x03FF0000U)                    </span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1           (0x7C000000U)                    </span></div><div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d"> 8507</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_0         (0x04000000U)                    </span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_1         (0x08000000U)                    </span></div><div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9"> 8509</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_2         (0x10000000U)                    </span></div><div class="line"><a name="l08510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07"> 8510</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_3         (0x20000000U)                    </span></div><div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97"> 8511</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_NUM_BLOCK_1_4         (0x40000000U)                    </span></div><div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3"> 8513</a></span>&#160;<span class="preprocessor">#define USB_COUNT7_RX_1_BLSIZE_1              (0x80000000U)                    </span></div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff"> 8516</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;</div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Pos                       (0U)                               </span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Msk                       (0x7FU &lt;&lt; WWDG_CR_T_Pos)           </span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="preprocessor">#define WWDG_CR_T                           WWDG_CR_T_Msk                      </span></div><div class="line"><a name="l08525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e"> 8525</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_0                         (0x01U &lt;&lt; WWDG_CR_T_Pos)           </span></div><div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 8526</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_1                         (0x02U &lt;&lt; WWDG_CR_T_Pos)           </span></div><div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 8527</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_2                         (0x04U &lt;&lt; WWDG_CR_T_Pos)           </span></div><div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 8528</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_3                         (0x08U &lt;&lt; WWDG_CR_T_Pos)           </span></div><div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 8529</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_4                         (0x10U &lt;&lt; WWDG_CR_T_Pos)           </span></div><div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 8530</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_5                         (0x20U &lt;&lt; WWDG_CR_T_Pos)           </span></div><div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 8531</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_6                         (0x40U &lt;&lt; WWDG_CR_T_Pos)           </span></div><div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 8533</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 8534</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0 WWDG_CR_T_0</span></div><div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="preprocessor">#define  WWDG_CR_T1 WWDG_CR_T_1</span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="preprocessor">#define  WWDG_CR_T2 WWDG_CR_T_2</span></div><div class="line"><a name="l08537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e"> 8537</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T3 WWDG_CR_T_3</span></div><div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 8538</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T4 WWDG_CR_T_4</span></div><div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 8539</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T5 WWDG_CR_T_5</span></div><div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261"> 8540</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T6 WWDG_CR_T_6</span></div><div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 8541</a></span>&#160;</div><div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 8542</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Pos                    (7U)                               </span></div><div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268"> 8543</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Msk                    (0x1U &lt;&lt; WWDG_CR_WDGA_Pos)         </span></div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA                        WWDG_CR_WDGA_Msk                   </span></div><div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390"> 8546</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 8547</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Pos                      (0U)                               </span></div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Msk                      (0x7FU &lt;&lt; WWDG_CFR_W_Pos)          </span></div><div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;<span class="preprocessor">#define WWDG_CFR_W                          WWDG_CFR_W_Msk                     </span></div><div class="line"><a name="l08550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b"> 8550</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_0                        (0x01U &lt;&lt; WWDG_CFR_W_Pos)          </span></div><div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d"> 8551</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_1                        (0x02U &lt;&lt; WWDG_CFR_W_Pos)          </span></div><div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 8552</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_2                        (0x04U &lt;&lt; WWDG_CFR_W_Pos)          </span></div><div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 8553</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_3                        (0x08U &lt;&lt; WWDG_CFR_W_Pos)          </span></div><div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 8554</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_4                        (0x10U &lt;&lt; WWDG_CFR_W_Pos)          </span></div><div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 8555</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_5                        (0x20U &lt;&lt; WWDG_CFR_W_Pos)          </span></div><div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 8556</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_6                        (0x40U &lt;&lt; WWDG_CFR_W_Pos)          </span></div><div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 8558</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 8559</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0 WWDG_CFR_W_0</span></div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1 WWDG_CFR_W_1</span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2 WWDG_CFR_W_2</span></div><div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0"> 8562</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3 WWDG_CFR_W_3</span></div><div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4"> 8563</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4 WWDG_CFR_W_4</span></div><div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9"> 8564</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5 WWDG_CFR_W_5</span></div><div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b"> 8565</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6 WWDG_CFR_W_6</span></div><div class="line"><a name="l08566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 8566</a></span>&#160;</div><div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663"> 8567</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Pos                  (7U)                               </span></div><div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f"> 8568</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Msk                  (0x3U &lt;&lt; WWDG_CFR_WDGTB_Pos)       </span></div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB                      WWDG_CFR_WDGTB_Msk                 </span></div><div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1"> 8570</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_0                    (0x1U &lt;&lt; WWDG_CFR_WDGTB_Pos)       </span></div><div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64"> 8571</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_1                    (0x2U &lt;&lt; WWDG_CFR_WDGTB_Pos)       </span></div><div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695"> 8573</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 8574</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0</span></div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1</span></div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;</div><div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61"> 8577</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Pos                    (9U)                               </span></div><div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33"> 8578</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Msk                    (0x1U &lt;&lt; WWDG_CFR_EWI_Pos)         </span></div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI                        WWDG_CFR_EWI_Msk                   </span></div><div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117"> 8581</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 8582</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Pos                    (0U)                               </span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Msk                    (0x1U &lt;&lt; WWDG_SR_EWIF_Pos)         </span></div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF                        WWDG_SR_EWIF_Msk                   </span></div><div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c"> 8586</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 8587</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="comment">/*                        SystemTick (SysTick)                                */</span></div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;</div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="comment">/*****************  Bit definition for SysTick_CTRL register  *****************/</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE                 (0x00000001U)                      </span></div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT                (0x00000002U)                      </span></div><div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE              (0x00000004U)                      </span></div><div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef"> 8596</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG              (0x00010000U)                      </span></div><div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d"> 8598</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_LOAD register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7"> 8599</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD                 (0x00FFFFFFU)                      </span></div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_VAL register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5"> 8602</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT                 (0x00FFFFFFU)                      </span></div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_CALIB register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2"> 8605</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS                 (0x00FFFFFFU)                      </span></div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW                  (0x40000000U)                      </span></div><div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF                 (0x80000000U)                      </span></div><div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58"> 8609</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d"> 8610</a></span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="comment">/*               Nested Vectored Interrupt Controller (NVIC)                  */</span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;</div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="comment">/******************  Bit definition for NVIC_ISER register  *******************/</span></div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_Pos                (0U)                               </span></div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_Msk                (0xFFFFFFFFU &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA                    NVIC_ISER_SETENA_Msk               </span></div><div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5630b35892669d1c93e860839b6ec16"> 8619</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_0                  (0x00000001U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a261ba7aee37fafaf8c25e24e696bec"> 8620</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_1                  (0x00000002U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2"> 8621</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_2                  (0x00000004U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb"> 8622</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_3                  (0x00000008U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a"> 8623</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_4                  (0x00000010U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8"> 8624</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_5                  (0x00000020U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039"> 8625</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_6                  (0x00000040U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204"> 8626</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_7                  (0x00000080U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2"> 8627</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_8                  (0x00000100U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc"> 8628</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_9                  (0x00000200U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1"> 8629</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_10                 (0x00000400U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9"> 8630</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_11                 (0x00000800U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5"> 8631</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_12                 (0x00001000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2"> 8632</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_13                 (0x00002000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48"> 8633</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_14                 (0x00004000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd"> 8634</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_15                 (0x00008000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a"> 8635</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_16                 (0x00010000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45"> 8636</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_17                 (0x00020000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e"> 8637</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_18                 (0x00040000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a"> 8638</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_19                 (0x00080000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e"> 8639</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_20                 (0x00100000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6"> 8640</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_21                 (0x00200000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b"> 8641</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_22                 (0x00400000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4"> 8642</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_23                 (0x00800000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd"> 8643</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_24                 (0x01000000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78"> 8644</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_25                 (0x02000000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8"> 8645</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_26                 (0x04000000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a"> 8646</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_27                 (0x08000000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94"> 8647</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_28                 (0x10000000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"> 8648</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_29                 (0x20000000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2"> 8649</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_30                 (0x40000000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96"> 8650</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_31                 (0x80000000U &lt;&lt; NVIC_ISER_SETENA_Pos) </span></div><div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f"> 8652</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b"> 8653</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_Pos                (0U)                               </span></div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_Msk                (0xFFFFFFFFU &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA                    NVIC_ICER_CLRENA_Msk               </span></div><div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c7c1adc7cef25bbf99f296463cdbe1"> 8656</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_0                  (0x00000001U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674df2e2267830a6d0295181ef95c831"> 8657</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_1                  (0x00000002U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d"> 8658</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_2                  (0x00000004U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d"> 8659</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_3                  (0x00000008U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c"> 8660</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_4                  (0x00000010U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75"> 8661</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_5                  (0x00000020U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560"> 8662</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_6                  (0x00000040U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b"> 8663</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_7                  (0x00000080U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60"> 8664</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_8                  (0x00000100U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526"> 8665</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_9                  (0x00000200U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c"> 8666</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_10                 (0x00000400U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0"> 8667</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_11                 (0x00000800U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd"> 8668</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_12                 (0x00001000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7"> 8669</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_13                 (0x00002000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb"> 8670</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_14                 (0x00004000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115"> 8671</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_15                 (0x00008000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc"> 8672</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_16                 (0x00010000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0"> 8673</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_17                 (0x00020000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb"> 8674</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_18                 (0x00040000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0"> 8675</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_19                 (0x00080000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97"> 8676</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_20                 (0x00100000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b"> 8677</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_21                 (0x00200000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b"> 8678</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_22                 (0x00400000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020"> 8679</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_23                 (0x00800000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e"> 8680</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_24                 (0x01000000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f"> 8681</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_25                 (0x02000000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7"> 8682</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_26                 (0x04000000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6"> 8683</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_27                 (0x08000000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b"> 8684</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_28                 (0x10000000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9"> 8685</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_29                 (0x20000000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc"> 8686</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_30                 (0x40000000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509"> 8687</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_31                 (0x80000000U &lt;&lt; NVIC_ICER_CLRENA_Pos) </span></div><div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d"> 8689</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ISPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f"> 8690</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_Pos               (0U)                               </span></div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_Msk               (0xFFFFFFFFU &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND                   NVIC_ISPR_SETPEND_Msk              </span></div><div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa172a4bd4dc50dd5c2dc67be485b32"> 8693</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_0                 (0x00000001U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab06fe5e640658f4ced04dc8eaba5798c"> 8694</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_1                 (0x00000002U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de"> 8695</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_2                 (0x00000004U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2"> 8696</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_3                 (0x00000008U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2"> 8697</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_4                 (0x00000010U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d"> 8698</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_5                 (0x00000020U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797"> 8699</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_6                 (0x00000040U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e"> 8700</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_7                 (0x00000080U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8"> 8701</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_8                 (0x00000100U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9"> 8702</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_9                 (0x00000200U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244"> 8703</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_10                (0x00000400U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2"> 8704</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_11                (0x00000800U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae"> 8705</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_12                (0x00001000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789"> 8706</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_13                (0x00002000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f"> 8707</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_14                (0x00004000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50"> 8708</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_15                (0x00008000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620"> 8709</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_16                (0x00010000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9"> 8710</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_17                (0x00020000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"> 8711</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_18                (0x00040000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd"> 8712</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_19                (0x00080000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b"> 8713</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_20                (0x00100000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699"> 8714</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_21                (0x00200000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648"> 8715</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_22                (0x00400000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0"> 8716</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_23                (0x00800000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b"> 8717</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_24                (0x01000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5"> 8718</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_25                (0x02000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d"> 8719</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_26                (0x04000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035"> 8720</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_27                (0x08000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05"> 8721</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_28                (0x10000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f"> 8722</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_29                (0x20000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b"> 8723</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_30                (0x40000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2"> 8724</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_31                (0x80000000U &lt;&lt; NVIC_ISPR_SETPEND_Pos) </span></div><div class="line"><a name="l08726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6"> 8726</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081"> 8727</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_Pos               (0U)                               </span></div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_Msk               (0xFFFFFFFFU &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND                   NVIC_ICPR_CLRPEND_Msk              </span></div><div class="line"><a name="l08730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac06b795ec37e7e4a6df4df83b27fbd"> 8730</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_0                 (0x00000001U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e4707b716133eef2cedc0c4b41de079"> 8731</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_1                 (0x00000002U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0"> 8732</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_2                 (0x00000004U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3"> 8733</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_3                 (0x00000008U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100"> 8734</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_4                 (0x00000010U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf"> 8735</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_5                 (0x00000020U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42"> 8736</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_6                 (0x00000040U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456"> 8737</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_7                 (0x00000080U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350"> 8738</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_8                 (0x00000100U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0"> 8739</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_9                 (0x00000200U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9"> 8740</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_10                (0x00000400U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126"> 8741</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_11                (0x00000800U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df"> 8742</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_12                (0x00001000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc"> 8743</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_13                (0x00002000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73"> 8744</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_14                (0x00004000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2"> 8745</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_15                (0x00008000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139"> 8746</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_16                (0x00010000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb"> 8747</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_17                (0x00020000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e"> 8748</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_18                (0x00040000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed"> 8749</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_19                (0x00080000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf"> 8750</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_20                (0x00100000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae"> 8751</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_21                (0x00200000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c"> 8752</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_22                (0x00400000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951"> 8753</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_23                (0x00800000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f"> 8754</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_24                (0x01000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8"> 8755</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_25                (0x02000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800"> 8756</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_26                (0x04000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287"> 8757</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_27                (0x08000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99"> 8758</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_28                (0x10000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6"> 8759</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_29                (0x20000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1"> 8760</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_30                (0x40000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af"> 8761</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_31                (0x80000000U &lt;&lt; NVIC_ICPR_CLRPEND_Pos) </span></div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59"> 8763</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_IABR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee"> 8764</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_Pos                (0U)                               </span></div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_Msk                (0xFFFFFFFFU &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE                    NVIC_IABR_ACTIVE_Msk               </span></div><div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab009d7756611fdee9e6637a6553d75dc"> 8767</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_0                  (0x00000001U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac926f6a23e1abbdee26a418f1ed0bee6"> 8768</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_1                  (0x00000002U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b"> 8769</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_2                  (0x00000004U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c"> 8770</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_3                  (0x00000008U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77"> 8771</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_4                  (0x00000010U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc"> 8772</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_5                  (0x00000020U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4"> 8773</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_6                  (0x00000040U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc"> 8774</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_7                  (0x00000080U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5"> 8775</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_8                  (0x00000100U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209"> 8776</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_9                  (0x00000200U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a"> 8777</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_10                 (0x00000400U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95"> 8778</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_11                 (0x00000800U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd"> 8779</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_12                 (0x00001000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a"> 8780</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_13                 (0x00002000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9"> 8781</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_14                 (0x00004000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1"> 8782</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_15                 (0x00008000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26"> 8783</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_16                 (0x00010000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe"> 8784</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_17                 (0x00020000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4"> 8785</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_18                 (0x00040000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729"> 8786</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_19                 (0x00080000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464"> 8787</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_20                 (0x00100000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a"> 8788</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_21                 (0x00200000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77"> 8789</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_22                 (0x00400000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724"> 8790</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_23                 (0x00800000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566"> 8791</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_24                 (0x01000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3"> 8792</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_25                 (0x02000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9"> 8793</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_26                 (0x04000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0"> 8794</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_27                 (0x08000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7"> 8795</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_28                 (0x10000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702"> 8796</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_29                 (0x20000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004"> 8797</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_30                 (0x40000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb"> 8798</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_31                 (0x80000000U &lt;&lt; NVIC_IABR_ACTIVE_Pos) </span></div><div class="line"><a name="l08800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33"> 8800</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI0 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a"> 8801</a></span>&#160;<span class="preprocessor">#define NVIC_IPR0_PRI_0                     (0x000000FFU)                      </span></div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor">#define NVIC_IPR0_PRI_1                     (0x0000FF00U)                      </span></div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor">#define NVIC_IPR0_PRI_2                     (0x00FF0000U)                      </span></div><div class="line"><a name="l08804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab"> 8804</a></span>&#160;<span class="preprocessor">#define NVIC_IPR0_PRI_3                     (0xFF000000U)                      </span></div><div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446"> 8806</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145"> 8807</a></span>&#160;<span class="preprocessor">#define NVIC_IPR1_PRI_4                     (0x000000FFU)                      </span></div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="preprocessor">#define NVIC_IPR1_PRI_5                     (0x0000FF00U)                      </span></div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="preprocessor">#define NVIC_IPR1_PRI_6                     (0x00FF0000U)                      </span></div><div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501"> 8810</a></span>&#160;<span class="preprocessor">#define NVIC_IPR1_PRI_7                     (0xFF000000U)                      </span></div><div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41"> 8812</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d"> 8813</a></span>&#160;<span class="preprocessor">#define NVIC_IPR2_PRI_8                     (0x000000FFU)                      </span></div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor">#define NVIC_IPR2_PRI_9                     (0x0000FF00U)                      </span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor">#define NVIC_IPR2_PRI_10                    (0x00FF0000U)                      </span></div><div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1"> 8816</a></span>&#160;<span class="preprocessor">#define NVIC_IPR2_PRI_11                    (0xFF000000U)                      </span></div><div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041"> 8818</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1"> 8819</a></span>&#160;<span class="preprocessor">#define NVIC_IPR3_PRI_12                    (0x000000FFU)                      </span></div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;<span class="preprocessor">#define NVIC_IPR3_PRI_13                    (0x0000FF00U)                      </span></div><div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="preprocessor">#define NVIC_IPR3_PRI_14                    (0x00FF0000U)                      </span></div><div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c"> 8822</a></span>&#160;<span class="preprocessor">#define NVIC_IPR3_PRI_15                    (0xFF000000U)                      </span></div><div class="line"><a name="l08824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c"> 8824</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094"> 8825</a></span>&#160;<span class="preprocessor">#define NVIC_IPR4_PRI_16                    (0x000000FFU)                      </span></div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="preprocessor">#define NVIC_IPR4_PRI_17                    (0x0000FF00U)                      </span></div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="preprocessor">#define NVIC_IPR4_PRI_18                    (0x00FF0000U)                      </span></div><div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3"> 8828</a></span>&#160;<span class="preprocessor">#define NVIC_IPR4_PRI_19                    (0xFF000000U)                      </span></div><div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05"> 8830</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8"> 8831</a></span>&#160;<span class="preprocessor">#define NVIC_IPR5_PRI_20                    (0x000000FFU)                      </span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor">#define NVIC_IPR5_PRI_21                    (0x0000FF00U)                      </span></div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="preprocessor">#define NVIC_IPR5_PRI_22                    (0x00FF0000U)                      </span></div><div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833"> 8834</a></span>&#160;<span class="preprocessor">#define NVIC_IPR5_PRI_23                    (0xFF000000U)                      </span></div><div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200"> 8836</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13"> 8837</a></span>&#160;<span class="preprocessor">#define NVIC_IPR6_PRI_24                    (0x000000FFU)                      </span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor">#define NVIC_IPR6_PRI_25                    (0x0000FF00U)                      </span></div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor">#define NVIC_IPR6_PRI_26                    (0x00FF0000U)                      </span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746"> 8840</a></span>&#160;<span class="preprocessor">#define NVIC_IPR6_PRI_27                    (0xFF000000U)                      </span></div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa"> 8842</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152"> 8843</a></span>&#160;<span class="preprocessor">#define NVIC_IPR7_PRI_28                    (0x000000FFU)                      </span></div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="preprocessor">#define NVIC_IPR7_PRI_29                    (0x0000FF00U)                      </span></div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="preprocessor">#define NVIC_IPR7_PRI_30                    (0x00FF0000U)                      </span></div><div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9"> 8846</a></span>&#160;<span class="preprocessor">#define NVIC_IPR7_PRI_31                    (0xFF000000U)                      </span></div><div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443"> 8848</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_CPUID register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe"> 8849</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION                  (0x0000000FU)                      </span></div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO                    (0x0000FFF0U)                      </span></div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="preprocessor">#define SCB_CPUID_Constant                  (0x000F0000U)                      </span></div><div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3"> 8852</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT                   (0x00F00000U)                      </span></div><div class="line"><a name="l08853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c"> 8853</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER               (0xFF000000U)                      </span></div><div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac"> 8855</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_ICSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9"> 8856</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE                 (0x000001FFU)                      </span></div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE                  (0x00000800U)                      </span></div><div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING                (0x003FF000U)                      </span></div><div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493"> 8859</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING                 (0x00400000U)                      </span></div><div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c"> 8860</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT                 (0x00800000U)                      </span></div><div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af"> 8861</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR                  (0x02000000U)                      </span></div><div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2"> 8862</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET                  (0x04000000U)                      </span></div><div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21"> 8863</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR                  (0x08000000U)                      </span></div><div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892"> 8864</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET                  (0x10000000U)                      </span></div><div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898"> 8865</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET                 (0x80000000U)                      </span></div><div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35"> 8867</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_VTOR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a"> 8868</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF                     (0x1FFFFF80U)                      </span></div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLBASE                    (0x20000000U)                      </span></div><div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c"> 8872</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET                 (0x00000001U)                      </span></div><div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE             (0x00000002U)                      </span></div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ               (0x00000004U)                      </span></div><div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3"> 8876</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP                  (0x00000700U)                      </span></div><div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8"> 8877</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_0                (0x00000100U)                      </span></div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_1                (0x00000200U)                      </span></div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457"> 8879</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_2                (0x00000400U)                      </span></div><div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd"> 8881</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* prority group configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e"> 8882</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP0                 (0x00000000U)                      </span></div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP1                 (0x00000100U)                      </span></div><div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP2                 (0x00000200U)                      </span></div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d"> 8885</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP3                 (0x00000300U)                      </span></div><div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692"> 8886</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP4                 (0x00000400U)                      </span></div><div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780"> 8887</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP5                 (0x00000500U)                      </span></div><div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1"> 8888</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP6                 (0x00000600U)                      </span></div><div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5"> 8889</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP7                 (0x00000700U)                      </span></div><div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54"> 8891</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS                 (0x00008000U)                      </span></div><div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c"> 8892</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY                   (0xFFFF0000U)                      </span></div><div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d"> 8894</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d"> 8895</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT                 (0x00000002U)                      </span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP                   (0x00000004U)                      </span></div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND                   (0x00000010U)                      </span></div><div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92"> 8899</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SCB_CCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5"> 8900</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA              (0x00000001U)                      </span></div><div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND                (0x00000002U)                      </span></div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP                 (0x00000008U)                      </span></div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307"> 8903</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP                   (0x00000010U)                      </span></div><div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786"> 8904</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN                   (0x00000100U)                      </span></div><div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9"> 8905</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN                    (0x00000200U)                      </span></div><div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d"> 8907</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SHPR register ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9"> 8908</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N_Pos                  (0U)                               </span></div><div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N_Msk                  (0xFFU &lt;&lt; SCB_SHPR_PRI_N_Pos)      </span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N                      SCB_SHPR_PRI_N_Msk                 </span></div><div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0934e8b12493bfd45abda2ef28ba53bd"> 8911</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N1_Pos                 (8U)                               </span></div><div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec07bfafe92d44bf85412d3d105e679"> 8912</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N1_Msk                 (0xFFU &lt;&lt; SCB_SHPR_PRI_N1_Pos)     </span></div><div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae"> 8913</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N1                     SCB_SHPR_PRI_N1_Msk                </span></div><div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf536fe3f919d7495c7f5be6d208ee020"> 8914</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N2_Pos                 (16U)                              </span></div><div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ba62199b5ffa38eb3001bdedfe300cb"> 8915</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N2_Msk                 (0xFFU &lt;&lt; SCB_SHPR_PRI_N2_Pos)     </span></div><div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8"> 8916</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N2                     SCB_SHPR_PRI_N2_Msk                </span></div><div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776948be1916af0eed6818f181a33834"> 8917</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N3_Pos                 (24U)                              </span></div><div class="line"><a name="l08918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6c5b564e502bbe1da409f84bfcaa93d"> 8918</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N3_Msk                 (0xFFU &lt;&lt; SCB_SHPR_PRI_N3_Pos)     </span></div><div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc"> 8919</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_N3                     SCB_SHPR_PRI_N3_Msk                </span></div><div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6e3b533dd6666b8786f224721d992a"> 8921</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_SHCSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a"> 8922</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT               (0x00000001U)                      </span></div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT               (0x00000002U)                      </span></div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT               (0x00000008U)                      </span></div><div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1"> 8925</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT                 (0x00000080U)                      </span></div><div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598"> 8926</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT                (0x00000100U)                      </span></div><div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990"> 8927</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT                 (0x00000400U)                      </span></div><div class="line"><a name="l08928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d"> 8928</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT                (0x00000800U)                      </span></div><div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75"> 8929</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED            (0x00001000U)                      </span></div><div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017"> 8930</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED            (0x00002000U)                      </span></div><div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb"> 8931</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED            (0x00004000U)                      </span></div><div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0"> 8932</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED              (0x00008000U)                      </span></div><div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d"> 8933</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA               (0x00010000U)                      </span></div><div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c"> 8934</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA               (0x00020000U)                      </span></div><div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73"> 8935</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA               (0x00040000U)                      </span></div><div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d"> 8937</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_CFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a"> 8938</a></span>&#160;</div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)    </span></div><div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)  </span></div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL                   SCB_CFSR_IACCVIOL_Msk              </span></div><div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964f0465dfaca775e31db26e50f395d5"> 8942</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)    </span></div><div class="line"><a name="l08943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a8e6525cd6c610f05d99640b40e6b7"> 8943</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)      </span></div><div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242"> 8944</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL                   SCB_CFSR_DACCVIOL_Msk              </span></div><div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c22daf6e72e64259673b55ae095725"> 8945</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)    </span></div><div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd585d5b620c175f80dd99aecbe42bcf"> 8946</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)     </span></div><div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d"> 8947</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR                  SCB_CFSR_MUNSTKERR_Msk             </span></div><div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5bd9bcd654e271a3e78c5c0a39444d"> 8948</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)    </span></div><div class="line"><a name="l08949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d77850270c5ca96e63e456315609876"> 8949</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)       </span></div><div class="line"><a name="l08950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc"> 8950</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR                    SCB_CFSR_MSTKERR_Msk               </span></div><div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76517c60f54396e7cf075876e8af7a62"> 8951</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)    </span></div><div class="line"><a name="l08952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30331822fa13db8ee288173cfbcbbf72"> 8952</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)     </span></div><div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb"> 8953</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID                  SCB_CFSR_MMARVALID_Msk             </span></div><div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f17b24b05b0405de908ce185bef5c3"> 8955</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)       </span></div><div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214"> 8956</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)        </span></div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR                    SCB_CFSR_IBUSERR_Msk               </span></div><div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad01f4e7c1daa67e2ca8eb4411fd80df4"> 8958</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)       </span></div><div class="line"><a name="l08959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a0907c95aabc4b9d77c3e28d14a717f"> 8959</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)      </span></div><div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50"> 8960</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR                  SCB_CFSR_PRECISERR_Msk             </span></div><div class="line"><a name="l08961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4744e87d7f6eddbff803977901d6ad0"> 8961</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)       </span></div><div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8fc0d1f80364470e52d3dcf941f38cc"> 8962</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)    </span></div><div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803"> 8963</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR                SCB_CFSR_IMPRECISERR_Msk           </span></div><div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec426f59eb8d75acd48b32953ac154f5"> 8964</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)       </span></div><div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e6b3b643e1c2e14c96f10b42d59fc64"> 8965</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)       </span></div><div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3"> 8966</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR                   SCB_CFSR_UNSTKERR_Msk              </span></div><div class="line"><a name="l08967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8"> 8967</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)       </span></div><div class="line"><a name="l08968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dfce5c289681884651f92377d09380e"> 8968</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)         </span></div><div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe"> 8969</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR                     SCB_CFSR_STKERR_Msk                </span></div><div class="line"><a name="l08970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f"> 8970</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)       </span></div><div class="line"><a name="l08971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77076fdfa5941327d4d8f0cb99653872"> 8971</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)      </span></div><div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7"> 8972</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID                  SCB_CFSR_BFARVALID_Msk             </span></div><div class="line"><a name="l08974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56dd2218996bebbf2a38180ae6f9fcf7"> 8974</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)       </span></div><div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9"> 8975</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)     </span></div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR                 SCB_CFSR_UNDEFINSTR_Msk            </span></div><div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28219a6a1ae6b6118ffd1682c362c63d"> 8977</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)       </span></div><div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96e201c8da2bd76df35e184f31b89f1e"> 8978</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)       </span></div><div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92"> 8979</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE                   SCB_CFSR_INVSTATE_Msk              </span></div><div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ecc14a387d790129e9a3fb1312407a"> 8980</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)       </span></div><div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8088a459ac3900a43a54f5cd4252484d"> 8981</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)          </span></div><div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c"> 8982</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC                      SCB_CFSR_INVPC_Msk                 </span></div><div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526d3cebe0e96962941e5e3a729307c2"> 8983</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)       </span></div><div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7f0192bfedbde5d313fe7e637f55f1"> 8984</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)           </span></div><div class="line"><a name="l08985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b"> 8985</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP                       SCB_CFSR_NOCP_Msk                  </span></div><div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769b841a38d4e7b8c5e7e74cf0455754"> 8986</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)       </span></div><div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cbafe22a9550ca20427cd7e2f2bed7f"> 8987</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)      </span></div><div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d"> 8988</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED                  SCB_CFSR_UNALIGNED_Msk             </span></div><div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8836da99a7e569d7a5a79ab4eaa85690"> 8989</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)       </span></div><div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7d2aa508a08a2cab97aa8683c87d125"> 8990</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)      </span></div><div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10"> 8991</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO                  SCB_CFSR_DIVBYZERO_Msk             </span></div><div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d91a0850b4962ad1335b2eadac6777e"> 8993</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_HFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84"> 8994</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL                    (0x00000002U)                      </span></div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED                     (0x40000000U)                      </span></div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT                   (0x80000000U)                      </span></div><div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93"> 8998</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_DFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156"> 8999</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED                     (0x00000001U)                      </span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT                       (0x00000002U)                      </span></div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP                    (0x00000004U)                      </span></div><div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f"> 9002</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH                     (0x00000008U)                      </span></div><div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16"> 9003</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL                   (0x00000010U)                      </span></div><div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a"> 9005</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_MMFAR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197"> 9006</a></span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS_Pos               (0U)                               </span></div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS_Msk               (0xFFFFFFFFU &lt;&lt; SCB_MMFAR_ADDRESS_Pos) </span></div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS                   SCB_MMFAR_ADDRESS_Msk              </span></div><div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb55b41d169d2a9cabf95077e6d1c0f1"> 9010</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_BFAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6"> 9011</a></span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS_Pos                (0U)                               </span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS_Msk                (0xFFFFFFFFU &lt;&lt; SCB_BFAR_ADDRESS_Pos) </span></div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS                    SCB_BFAR_ADDRESS_Msk               </span></div><div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabba90818914316390e20868ab6aba589"> 9015</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_afsr register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b"> 9016</a></span>&#160;<span class="preprocessor">#define SCB_AFSR_IMPDEF_Pos                 (0U)                               </span></div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor">#define SCB_AFSR_IMPDEF_Msk                 (0xFFFFFFFFU &lt;&lt; SCB_AFSR_IMPDEF_Pos) </span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor">#define SCB_AFSR_IMPDEF                     SCB_AFSR_IMPDEF_Msk                </span></div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="preprocessor"></span><span class="comment">/****************************** ADC Instances *********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;</div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)</span></div><div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga2204b62b378bcf08b3b9006c184c7c23"> 9034</a></span>&#160;</div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="comment">/******************************** COMP Instances ******************************/</span></div><div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gad8a5831c786b6b265531b890a194cbe2"> 9036</a></span>&#160;<span class="preprocessor">#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \</span></div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == COMP2))</span></div><div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;</div><div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaefa161742156617f25fb34aec6354427"> 9039</a></span>&#160;<span class="preprocessor">#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)</span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;</div><div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;<span class="comment">/****************************** CRC Instances *********************************/</span></div><div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaa7c8a0729f6b2a35ce000556078fa737"> 9042</a></span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;</div><div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="comment">/****************************** DAC Instances *********************************/</span></div><div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaa514941a7f02f65eb27450c05e4e8dd1"> 9045</a></span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC)</span></div><div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;</div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="comment">/****************************** DMA Instances *********************************/</span></div><div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga94426b97cc5f1644d67f291cbcdba6d8"> 9048</a></span>&#160;<span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div><div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div><div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga40beb02b397c5f47e22a83fc28034afe"> 9051</a></span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div><div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7) || \</span></div><div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel1) || \</span></div><div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel2) || \</span></div><div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel3) || \</span></div><div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel4) || \</span></div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel5))</span></div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;</div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="comment">/******************************* GPIO Instances *******************************/</span></div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga783626dd2431afebea836a102e318957"> 9065</a></span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div><div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOF) || \</span></div><div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOG) || \</span></div><div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;</div><div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="comment">/**************************** GPIO Alternate Function Instances ***************/</span></div><div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;<span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;</div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="comment">/**************************** GPIO Lock Instances *****************************/</span></div><div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga9d2e0c4bb80b983730a3a5d98d56f535"> 9075</a></span>&#160;<span class="comment">/* On L1, all GPIO Bank support the Lock mechanism */</span></div><div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;</div><div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="comment">/******************************** I2C Instances *******************************/</span></div><div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaa84537785f7bf8425db6e392187ea2e6"> 9079</a></span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C2))</span></div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;</div><div class="line"><a name="l09082"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gacdf0149a4e8c41a6814c13613c38a6b2"> 9082</a></span>&#160;<span class="comment">/****************************** SMBUS Instances *******************************/</span></div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)</span></div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;</div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="comment">/******************************** I2S Instances *******************************/</span></div><div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaf492fcfe71eab8d1dadf4d837b840af6"> 9086</a></span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div><div class="line"><a name="l09089"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga0b35685911e3c7a38ee89e5cdc5a82fa"> 9089</a></span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;</div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="comment">/****************************** OPAMP Instances *******************************/</span></div><div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gad9ec4c52f0572ee67d043e006f1d5e39"> 9092</a></span>&#160;<span class="preprocessor">#define IS_OPAMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || \</span></div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == OPAMP2))</span></div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;</div><div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gae5b0e32617bd58801736b0d18218df98"> 9095</a></span>&#160;<span class="preprocessor">#define IS_OPAMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == OPAMP12_COMMON)</span></div><div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;</div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div><div class="line"><a name="l09098"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gac0fc14c0073103622ba7145f16303182"> 9098</a></span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div><div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;</div><div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;<span class="comment">/******************************** SPI Instances *******************************/</span></div><div class="line"><a name="l09101"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gab4230e8bd4d88adc4250f041d67375ce"> 9101</a></span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div><div class="line"><a name="l09104"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga59c7619a86c03df3ebeb4bd8aaef982c"> 9104</a></span>&#160;</div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="comment">/****************************** TIM Instances *********************************/</span> </div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaba506eb03409b21388d7c5a6401a4f98"> 9109</a></span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM5)    || \</span></div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM7)    || \</span></div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM9)    || \</span></div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM10)   || \</span></div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM11))</span></div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;</div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga0c02efc77b1bfb640d7f6593f58ad464"> 9119</a></span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM9)  || \</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM10) || \</span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM11))</span></div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;</div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga6ef84d278cf917c7e420b94687b39c7c"> 9127</a></span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;</div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga0c37cb8f925fd43622cce7a4c00fd95e"> 9133</a></span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;</div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gae72b7182a73d81c33196265b31091c07"> 9138</a></span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;</div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga0ca20886f56bf7611ad511433b9caade"> 9143</a></span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;</div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga7beb8f84094e6a1567d10177cc4fdae9"> 9149</a></span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM9)  || \</span></div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM10) || \</span></div><div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;<span class="preprocessor">                                                        ((INSTANCE) == TIM11))</span></div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;</div><div class="line"><a name="l09154"></a><span class="lineno"> 9154</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09155"></a><span class="lineno"> 9155</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gacbd23fd1f9f73dc249b16c89131a671c"> 9157</a></span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;</div><div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="preprocessor">                                                    ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;<span class="preprocessor">                                                    ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df"> 9163</a></span>&#160;<span class="preprocessor">                                                    ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="preprocessor">                                                    ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;</div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="preprocessor">                                                ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;<span class="preprocessor">                                                ((INSTANCE) == TIM4))</span></div><div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga7bf2abf939c55a4c8284c184735accdc"> 9169</a></span>&#160;</div><div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga6e06388143bb7bb111c78a3686dd753a"> 9173</a></span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;                                       </div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;<span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gac71942c3817f1a893ef84fefe69496b7"> 9178</a></span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;</div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;</div><div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09182"></a><span class="lineno"> 9182</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga98104b1522d066b0c20205ca179d0eba"> 9184</a></span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09185"></a><span class="lineno"> 9185</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM6)  || \</span></div><div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM7)  || \</span></div><div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;</div><div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga3ba7d4187dba8dfb4ffd610312e8af14"> 9192</a></span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;</div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) ((INSTANCE) == TIM5)</span></div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;</div><div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gac41867bf288927ff8ff10a85e67a591b"> 9198</a></span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga1ed43d4e9823446a1b9d43afc452f42e"> 9200</a></span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;</div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l09203"></a><span class="lineno"> 9203</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM2) &amp;&amp;                   \</span></div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga6517a51ea79512a42bc53c718a77f18e"> 9205</a></span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div><div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM4) &amp;&amp;                   \</span></div><div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM5) &amp;&amp;                   \</span></div><div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM9) &amp;&amp;                  \</span></div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM10) &amp;&amp;                  \</span></div><div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM11) &amp;&amp;                  \</span></div><div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div><div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;</div><div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gac54b9f42e8ab07c41abe7d96d13d698a"> 9240</a></span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM9)  || \</span></div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM10) || \</span></div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="preprocessor">                                                  ((INSTANCE) == TIM11))</span></div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;</div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gad51d77b3bcc12a3a5c308d727b561371"> 9248</a></span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5)    || \</span></div><div class="line"><a name="l09249"></a><span class="lineno"> 9249</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM6)    || \</span></div><div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM7))</span></div><div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;    </div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gad80a186286ce3daa92249a8d52111aaf"> 9255</a></span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;</div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM4)    || \</span></div><div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be"> 9260</a></span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM5)    || \</span></div><div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;<span class="preprocessor">                                                       ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160;</div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09265"></a><span class="lineno"> 9265</span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gacb14170c4996e004849647d8cb626402"> 9266</a></span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == TIM9))</span></div><div class="line"><a name="l09268"></a><span class="lineno"> 9268</span>&#160;</div><div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)    || \</span></div><div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM9)    || \</span></div><div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9"> 9272</a></span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM10)   || \</span></div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;</div><div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span>                                           </div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART3))</span></div><div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gafbce654f84a7c994817453695ac91cbe"> 9279</a></span>&#160;</div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gacbd2efab4cd39d4867c4dbeacb87e84b"> 9284</a></span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5))</span></div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;</div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga69c4aa0c561c4c39c621710fbbb0cb7b"> 9291</a></span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;<span class="preprocessor">                                                 ((INSTANCE) == UART5))                                       </span></div><div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;</div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;<span class="comment">/******************** UART Instances : LIN mode **********************/</span></div><div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;<span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga7d2763df993c77cfa6e249ec7bc80482"> 9298</a></span>&#160;<span class="preprocessor">                                          ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == UART5)) </span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;</div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span>                                    </div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART3))</span></div><div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaf9a11d0720f3efa780126414a4ac50ad"> 9305</a></span>&#160;</div><div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;<span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div><div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART3))</span></div><div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gab2734c105403831749ccb34eeb058988"> 9310</a></span>&#160;</div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l09313"></a><span class="lineno"> 9313</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l09315"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga98ae6698dc54d8441fce553a65bf5429"> 9315</a></span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5))</span></div><div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;</div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;<span class="comment">/***************** UART Instances : Multi-Processor mode **********************/</span></div><div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;<span class="preprocessor">#define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gaa814dadfb961c5b8f8db363e249f2313"> 9322</a></span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;<span class="preprocessor">                                                     ((INSTANCE) == UART5)) </span></div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;</div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;</div><div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;</div><div class="line"><a name="l09329"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gac2a8aaec233e19987232455643a04d6f"> 9329</a></span>&#160;<span class="comment">/****************************** LCD Instances ********************************/</span></div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;<span class="preprocessor">#define IS_LCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == LCD)</span></div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;</div><div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="comment">/****************************** USB Instances ********************************/</span></div><div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gab7d694aaa5c10f07fdfd6be38b526076"> 9333</a></span>&#160;<span class="preprocessor">#define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)</span></div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;</div><div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32L1xx device product       */</span></div><div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div><div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span> </div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="comment">/*  product lines within the same STM32L1 Family                              */</span></div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;</div><div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;</div><div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div><div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;</div><div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;}</div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;</div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32L152xE_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;</div><div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;</div><div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;</div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_s_p_i___type_def_html_a60f1f0e77c52e89cfd738999bee5c9d0"><div class="ttname"><a href="struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:557</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_acedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="struct_t_i_m___type_def.html#acedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:572</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a52c4943c64904227a559bf6f14ce4de6"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a52c4943c64904227a559bf6f14ce4de6">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:310</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:568</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_aaf432a8a8948613f4f66fcace5d2e5fe"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#aaf432a8a8948613f4f66fcace5d2e5fe">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:304</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a51dbdba74c4d3559157392109af68fc6"><div class="ttname"><a href="struct_a_d_c___type_def.html#a51dbdba74c4d3559157392109af68fc6">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:188</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a5879b0d3796b1c291f64dbaa57653624"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5879b0d3796b1c291f64dbaa57653624">RTC_TypeDef::BKP27R</a></div><div class="ttdeci">__IO uint32_t BKP27R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:539</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a4a1547c0ed26f31108910c35d2876b83"><div class="ttname"><a href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:559</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a9816616e1f00955c8982469d0dd9c953"><div class="ttname"><a href="struct_r_t_c___type_def.html#a9816616e1f00955c8982469d0dd9c953">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:500</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a639be124227c03bb3f5fe0e7faf84995"><div class="ttname"><a href="struct_i2_c___type_def.html#a639be124227c03bb3f5fe0e7faf84995">I2C_TypeDef::SR1</a></div><div class="ttdeci">__IO uint32_t SR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:393</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a865d8a496ae0ff076e2d8794796f48ac"><div class="ttname"><a href="struct_u_s_b___type_def.html#a865d8a496ae0ff076e2d8794796f48ac">USB_TypeDef::EP4R</a></div><div class="ttdeci">__IO uint16_t EP4R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:619</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a052e275100e4b202808fa4bbe9d5515d"><div class="ttname"><a href="struct_r_t_c___type_def.html#a052e275100e4b202808fa4bbe9d5515d">RTC_TypeDef::BKP25R</a></div><div class="ttdeci">__IO uint32_t BKP25R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:537</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">SysTem Configuration. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:375</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_aa3703eaa40e447dcacc69c0827595532"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:407</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:550</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a3b096b71656f8fb32cd18b4c8b1d2334"><div class="ttname"><a href="struct_d_a_c___type_def.html#a3b096b71656f8fb32cd18b4c8b1d2334">DAC_TypeDef::DHR8R2</a></div><div class="ttdeci">__IO uint32_t DHR8R2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:246</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a793cd13a4636c9785fdb99316f7fd7ab"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:309</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a266d53ada048f0f62a78809fcd63637c"><div class="ttname"><a href="struct_r_i___type_def.html#a266d53ada048f0f62a78809fcd63637c">RI_TypeDef::ASMR4</a></div><div class="ttdeci">__IO uint32_t ASMR4</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:479</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a595086949677f98d2cc1900af3f08c1c"><div class="ttname"><a href="struct_u_s_b___type_def.html#a595086949677f98d2cc1900af3f08c1c">USB_TypeDef::BTABLE</a></div><div class="ttdeci">__IO uint16_t BTABLE</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:635</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a7ad4bfc3a492d1cd23aaffc9af72e174"><div class="ttname"><a href="struct_u_s_b___type_def.html#a7ad4bfc3a492d1cd23aaffc9af72e174">USB_TypeDef::EP5R</a></div><div class="ttdeci">__IO uint16_t EP5R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:621</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a910885e4d881c3a459dd11640237107f"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:360</div></div>
<div class="ttc" id="struct_r_i___type_def_html_ada63b9af8e49cf86f4f5f84daf478681"><div class="ttname"><a href="struct_r_i___type_def.html#ada63b9af8e49cf86f4f5f84daf478681">RI_TypeDef::CMR3</a></div><div class="ttdeci">__IO uint32_t CMR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:477</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a03f8d95bbf0ce3a53cb79506d5bf995a"><div class="ttname"><a href="struct_d_a_c___type_def.html#a03f8d95bbf0ce3a53cb79506d5bf995a">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:249</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a4063fdb02d5f7c244eebacfb5ece688b"><div class="ttname"><a href="struct_r_i___type_def.html#a4063fdb02d5f7c244eebacfb5ece688b">RI_TypeDef::ASMR1</a></div><div class="ttdeci">__IO uint32_t ASMR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:470</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a5438a76a93ac1bd2526e92ef298dc193"><div class="ttname"><a href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:191</div></div>
<div class="ttc" id="struct_l_c_d___type_def_html_a426998a4ef847067fbc78606e2464e4b"><div class="ttname"><a href="struct_l_c_d___type_def.html#a426998a4ef847067fbc78606e2464e4b">LCD_TypeDef::CLR</a></div><div class="ttdeci">__IO uint32_t CLR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:420</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_adcd6a7e5d75022e46ce60291f4b8544c"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#adcd6a7e5d75022e46ce60291f4b8544c">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:645</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a9e68fe36c4c8fbbac294b5496ccf7130"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9e68fe36c4c8fbbac294b5496ccf7130">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:178</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a619b4c22f630a269dfd0c331f90f6868"><div class="ttname"><a href="struct_r_c_c___type_def.html#a619b4c22f630a269dfd0c331f90f6868">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:449</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_a15655cda4854cc794db1f27b3c0bba38"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#a15655cda4854cc794db1f27b3c0bba38">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:646</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a138903d4681455a660dccbaf3409263d"><div class="ttname"><a href="struct_r_t_c___type_def.html#a138903d4681455a660dccbaf3409263d">RTC_TypeDef::BKP13R</a></div><div class="ttdeci">__IO uint32_t BKP13R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:525</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a44ada3bfbe891e2efc1e06bda4c8014e"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:362</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a6082856c9191f5003b6163c0d3afcaff"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6082856c9191f5003b6163c0d3afcaff">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:503</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a297ac2d83a1837bfdc0333474b977de0"><div class="ttname"><a href="struct_a_d_c___type_def.html#a297ac2d83a1837bfdc0333474b977de0">ADC_TypeDef::HTR</a></div><div class="ttdeci">__IO uint32_t HTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:184</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a4bccd0b2feecc2e2159898857bab6d89"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4bccd0b2feecc2e2159898857bab6d89">RTC_TypeDef::BKP31R</a></div><div class="ttdeci">__IO uint32_t BKP31R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:543</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a02ef206dd5bb270e1f17fedd71284422"><div class="ttname"><a href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:555</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a89b1ff4376683dd2896ea8b32ded05b2"><div class="ttname"><a href="struct_a_d_c___type_def.html#a89b1ff4376683dd2896ea8b32ded05b2">ADC_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:175</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a1e8b4b987496ee1c0c6f16b0a94ea1a1"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:506</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:127</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:146</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a4f1ca99eb41a95117de38bb0c66808f3"><div class="ttname"><a href="struct_t_i_m___type_def.html#a4f1ca99eb41a95117de38bb0c66808f3">TIM_TypeDef::RESERVED17</a></div><div class="ttdeci">uint32_t RESERVED17</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:585</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a4d2d3515b92eb74072bb91990542dcb3"><div class="ttname"><a href="struct_u_s_b___type_def.html#a4d2d3515b92eb74072bb91990542dcb3">USB_TypeDef::RESERVED1</a></div><div class="ttdeci">__IO uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:614</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a2b9ef7debd928ed814c6349452a6453b"><div class="ttname"><a href="struct_u_s_b___type_def.html#a2b9ef7debd928ed814c6349452a6453b">USB_TypeDef::EP7R</a></div><div class="ttdeci">__IO uint16_t EP7R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:625</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a133294b87dbe6a01e8d9584338abc39a"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:296</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:570</div></div>
<div class="ttc" id="struct_o_p_a_m_p___common___type_def_html_a2a4a84fec9ac7511fedd4a1f7235e793"><div class="ttname"><a href="struct_o_p_a_m_p___common___type_def.html#a2a4a84fec9ac7511fedd4a1f7235e793">OPAMP_Common_TypeDef::OTR</a></div><div class="ttdeci">__IO uint32_t OTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:350</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a5aa77c68f2409fff241e949f3d6129b5"><div class="ttname"><a href="struct_r_c_c___type_def.html#a5aa77c68f2409fff241e949f3d6129b5">RCC_TypeDef::ICSCR</a></div><div class="ttdeci">__IO uint32_t ICSCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:442</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_a0cc3561c124d06bb57dfa855e43ed99f"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:261</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a90a305a8e00b357f28daef5041e5a8b1"><div class="ttname"><a href="struct_r_t_c___type_def.html#a90a305a8e00b357f28daef5041e5a8b1">RTC_TypeDef::BKP17R</a></div><div class="ttdeci">__IO uint32_t BKP17R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:529</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:147</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:107</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_ac019d211d8c880b327a1b90a06cc0675"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:293</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:109</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:136</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a29eb47db03d5ad7e9b399f8895f1768c"><div class="ttname"><a href="struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:389</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_a8ce1c9c2742eaaa0e97ddbb3a06154cc"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:275</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:289</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ad7e54d5c5a4b9fd1e26aca85b1e36c7f"><div class="ttname"><a href="struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:499</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a807f9b63b7cb1357354fb8f7e07bfbb0"><div class="ttname"><a href="struct_r_i___type_def.html#a807f9b63b7cb1357354fb8f7e07bfbb0">RI_TypeDef::HYSCR1</a></div><div class="ttdeci">__IO uint32_t HYSCR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:466</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a8f94f0938663804b2d9de2002a4e7e67"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a8f94f0938663804b2d9de2002a4e7e67">FLASH_TypeDef::WRPR1</a></div><div class="ttdeci">__IO uint32_t WRPR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:312</div></div>
<div class="ttc" id="struct_r_i___type_def_html_ad54de1fa4e48c8bd79e0afcfeb2bac27"><div class="ttname"><a href="struct_r_i___type_def.html#ad54de1fa4e48c8bd79e0afcfeb2bac27">RI_TypeDef::HYSCR4</a></div><div class="ttdeci">__IO uint32_t HYSCR4</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:469</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:271</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a9934af6ae6b3f5660204d48ceb2f3192"><div class="ttname"><a href="struct_r_t_c___type_def.html#a9934af6ae6b3f5660204d48ceb2f3192">RTC_TypeDef::BKP7R</a></div><div class="ttdeci">__IO uint32_t BKP7R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:519</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a5f43a11e0873212f598e41db5f2dcf6a"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:496</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:588</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:129</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a6131b2f2896c122cf223206e4cfd2bd0"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6131b2f2896c122cf223206e4cfd2bd0">RTC_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:516</div></div>
<div class="ttc" id="struct_r_i___type_def_html_ae81ea65b0b1754359eb5255746373440"><div class="ttname"><a href="struct_r_i___type_def.html#ae81ea65b0b1754359eb5255746373440">RI_TypeDef::CMR1</a></div><div class="ttdeci">__IO uint32_t CMR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:471</div></div>
<div class="ttc" id="struct_c_o_m_p___common___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:215</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:140</div></div>
<div class="ttc" id="struct_l_c_d___type_def_html_a10f3d5e534f8a6f59a2dcf9d897fba22"><div class="ttname"><a href="struct_l_c_d___type_def.html#a10f3d5e534f8a6f59a2dcf9d897fba22">LCD_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:417</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html"><div class="ttname"><a href="struct_u_s_b___type_def.html">USB_TypeDef</a></div><div class="ttdoc">Universal Serial Bus Full Speed Device. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:609</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:569</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a345a18bbd483ef44e3c2530a5c7cccfb"><div class="ttname"><a href="struct_u_s_b___type_def.html#a345a18bbd483ef44e3c2530a5c7cccfb">USB_TypeDef::ISTR</a></div><div class="ttdeci">__IO uint16_t ISTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:629</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe396b0c790fb592adb3813c718d2dcd">DAC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:120</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:95</div></div>
<div class="ttc" id="struct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:322</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:119</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab32c76ca1f3bd0f0f46d42c2dfa74524"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab32c76ca1f3bd0f0f46d42c2dfa74524">RTC_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:512</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:224</div></div>
<div class="ttc" id="struct_c_o_m_p___common___type_def_html_ab5d98b35671e3c035bdf64e8b4a0528c"><div class="ttname"><a href="struct_c_o_m_p___common___type_def.html#ab5d98b35671e3c035bdf64e8b4a0528c">COMP_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:217</div></div>
<div class="ttc" id="struct_o_p_a_m_p___type_def_html_a6a80544bc693d9c51045b3652c43fd22"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html#a6a80544bc693d9c51045b3652c43fd22">OPAMP_TypeDef::OTR</a></div><div class="ttdeci">__IO uint32_t OTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:343</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a170847c24f166be0939a6eaeed7eeeee"><div class="ttname"><a href="struct_r_t_c___type_def.html#a170847c24f166be0939a6eaeed7eeeee">RTC_TypeDef::BKP21R</a></div><div class="ttdeci">__IO uint32_t BKP21R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:533</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:102</div></div>
<div class="ttc" id="struct_o_p_a_m_p___type_def_html_aa3123f8a6ca8605b6687b9ee3f11e8ef"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html#aa3123f8a6ca8605b6687b9ee3f11e8ef">OPAMP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:342</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_aa7ede2de6204c3fc4bd9fb328801c99a"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:600</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a5e7bbbb02a304e95db0f47927613aecc"><div class="ttname"><a href="struct_u_s_b___type_def.html#a5e7bbbb02a304e95db0f47927613aecc">USB_TypeDef::RESERVED2</a></div><div class="ttdeci">__IO uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:616</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_abadf1ac26350bf00575428be6a05708b"><div class="ttname"><a href="struct_r_t_c___type_def.html#abadf1ac26350bf00575428be6a05708b">RTC_TypeDef::BKP9R</a></div><div class="ttdeci">__IO uint32_t BKP9R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:521</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a7e913b8bf59d4351e1f3d19387bd05b9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7e913b8bf59d4351e1f3d19387bd05b9">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:454</div></div>
<div class="ttc" id="struct_l_c_d___type_def_html_ad54495b57709dac1909e1f90d147606b"><div class="ttname"><a href="struct_l_c_d___type_def.html#ad54495b57709dac1909e1f90d147606b">LCD_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:419</div></div>
<div class="ttc" id="struct_o_b___type_def_html_acaba2c9c4bd8bebe7b72f8ffc0bee63d"><div class="ttname"><a href="struct_o_b___type_def.html#acaba2c9c4bd8bebe7b72f8ffc0bee63d">OB_TypeDef::WRP23</a></div><div class="ttdeci">__IO uint32_t WRP23</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:327</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a88f013eaee07f62c2138879084332de6"><div class="ttname"><a href="struct_u_s_b___type_def.html#a88f013eaee07f62c2138879084332de6">USB_TypeDef::RESERVEDC</a></div><div class="ttdeci">__IO uint16_t RESERVEDC</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:636</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ad54765af56784498a3ae08686b79a1ff"><div class="ttname"><a href="struct_r_t_c___type_def.html#ad54765af56784498a3ae08686b79a1ff">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:501</div></div>
<div class="ttc" id="struct_r_i___type_def_html_ae7eaf8edd5c94b81df8de1200a0c66b9"><div class="ttname"><a href="struct_r_i___type_def.html#ae7eaf8edd5c94b81df8de1200a0c66b9">RI_TypeDef::CICR5</a></div><div class="ttdeci">__IO uint32_t CICR5</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:484</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_ab49b7f13f436cf3909e256646e330b78"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ab49b7f13f436cf3909e256646e330b78">FLASH_TypeDef::WRPR4</a></div><div class="ttdeci">__IO uint32_t WRPR4</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:316</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a92f5c1a5aaa8b286317f923482e09d35"><div class="ttname"><a href="struct_a_d_c___type_def.html#a92f5c1a5aaa8b286317f923482e09d35">ADC_TypeDef::JOFR4</a></div><div class="ttdeci">__IO uint32_t JOFR4</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:183</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aa845c401b24d2ef1049f489f26d35626"><div class="ttname"><a href="struct_r_t_c___type_def.html#aa845c401b24d2ef1049f489f26d35626">RTC_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:514</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:134</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a766e2071c5826e3a299ae1cd5bbf06f7"><div class="ttname"><a href="struct_r_t_c___type_def.html#a766e2071c5826e3a299ae1cd5bbf06f7">RTC_TypeDef::BKP6R</a></div><div class="ttdeci">__IO uint32_t BKP6R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:518</div></div>
<div class="ttc" id="struct_r_i___type_def_html_addceda51c65c2dd65358b57d2bfe427f"><div class="ttname"><a href="struct_r_i___type_def.html#addceda51c65c2dd65358b57d2bfe427f">RI_TypeDef::ASMR5</a></div><div class="ttdeci">__IO uint32_t ASMR5</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:482</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af8a4820524e679a24d26b662217878bd"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8a4820524e679a24d26b662217878bd">TAMPER_STAMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:101</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html_ae17097e69c88b6c00033d6fb84a8182b"><div class="ttname"><a href="struct_p_w_r___type_def.html#ae17097e69c88b6c00033d6fb84a8182b">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:432</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a5a7b104d80b48b5708b50cdc487d6a78"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:495</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a9f1a5aee4a26b2fb30e08f88586c436d"><div class="ttname"><a href="struct_i2_c___type_def.html#a9f1a5aee4a26b2fb30e08f88586c436d">I2C_TypeDef::TRISE</a></div><div class="ttdeci">__IO uint32_t TRISE</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:396</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_aac341c7e09cd5224327eeb7d9f122bed"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#aac341c7e09cd5224327eeb7d9f122bed">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:263</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a70dfd1730dba65041550ef55a44db87c"><div class="ttname"><a href="struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:228</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:279</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:89</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_ac2505d096b6b650f1647b8e0ff8b196b"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac2505d096b6b650f1647b8e0ff8b196b">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:359</div></div>
<div class="ttc" id="struct_o_p_a_m_p___common___type_def_html_a97a88e56aeda9139ce5f97e5358aa33a"><div class="ttname"><a href="struct_o_p_a_m_p___common___type_def.html#a97a88e56aeda9139ce5f97e5358aa33a">OPAMP_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:349</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a394324f0b573837ca15a87127b2a37ea"><div class="ttname"><a href="struct_d_a_c___type_def.html#a394324f0b573837ca15a87127b2a37ea">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:239</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a0d233d720f18ae2050f9131fa6faf7c6"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:361</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a431dc8b09670085199c380017243c0ea"><div class="ttname"><a href="struct_o_b___type_def.html#a431dc8b09670085199c380017243c0ea">OB_TypeDef::RDP</a></div><div class="ttdeci">__IO uint32_t RDP</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:324</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:642</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_ad84e8694cd4b5375ee533c2d875c3b5a"><div class="ttname"><a href="struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:227</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_afaad4e722a535b9881668f07b898daa2"><div class="ttname"><a href="struct_a_d_c___type_def.html#afaad4e722a535b9881668f07b898daa2">ADC_TypeDef::SMPR0</a></div><div class="ttdeci">__IO uint32_t SMPR0</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:197</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:135</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a8420afd46307f2496b891ace29b83d75"><div class="ttname"><a href="struct_r_i___type_def.html#a8420afd46307f2496b891ace29b83d75">RI_TypeDef::CMR5</a></div><div class="ttdeci">__IO uint32_t CMR5</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:483</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_acf11156409414ad8841bb0b62959ee96"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:363</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ae8269169fcbdc2ecb580208d99c2f89f"><div class="ttname"><a href="struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:390</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aefbd38be87117d1fced289bf9c534414"><div class="ttname"><a href="struct_r_t_c___type_def.html#aefbd38be87117d1fced289bf9c534414">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:502</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html_ab5c47c570566cb8ff9d0436c17cc9241"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ab5c47c570566cb8ff9d0436c17cc9241">SYSCFG_TypeDef::PMC</a></div><div class="ttdeci">__IO uint32_t PMC</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:378</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a5c8e710c40b642dcbf296201a7ecb2da"><div class="ttname"><a href="struct_r_c_c___type_def.html#a5c8e710c40b642dcbf296201a7ecb2da">RCC_TypeDef::APB1LPENR</a></div><div class="ttdeci">__IO uint32_t APB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:453</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:123</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_abcb9ff48b9afb990283fefad0554b5b3"><div class="ttname"><a href="struct_r_c_c___type_def.html#abcb9ff48b9afb990283fefad0554b5b3">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:441</div></div>
<div class="ttc" id="struct_o_p_a_m_p___common___type_def_html"><div class="ttname"><a href="struct_o_p_a_m_p___common___type_def.html">OPAMP_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:347</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_aa005e656f528aaad28d70d61c9db9b81"><div class="ttname"><a href="struct_a_d_c___type_def.html#aa005e656f528aaad28d70d61c9db9b81">ADC_TypeDef::JOFR1</a></div><div class="ttdeci">__IO uint32_t JOFR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:180</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a2b8a23d4df42b1d0ca4d902e1f13a61d"><div class="ttname"><a href="struct_r_i___type_def.html#a2b8a23d4df42b1d0ca4d902e1f13a61d">RI_TypeDef::HYSCR2</a></div><div class="ttdeci">__IO uint32_t HYSCR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:467</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:578</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a6fb78f4a978a36032cdeac93ac3c9c8b"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:364</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a6ecd5cb63b85c381bd67dc90dd4f573a"><div class="ttname"><a href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:552</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="struct_t_i_m___type_def.html#a22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:571</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a0f3a33de81247ec5729e400a1261f917"><div class="ttname"><a href="struct_r_t_c___type_def.html#a0f3a33de81247ec5729e400a1261f917">RTC_TypeDef::BKP5R</a></div><div class="ttdeci">__IO uint32_t BKP5R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:517</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:142</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a4ccb66068a1ebee1179574dda20206b6"><div class="ttname"><a href="struct_d_a_c___type_def.html#a4ccb66068a1ebee1179574dda20206b6">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:240</div></div>
<div class="ttc" id="struct_r_i___type_def_html_afc3328085320fa08ef3da923ad8de58b"><div class="ttname"><a href="struct_r_i___type_def.html#afc3328085320fa08ef3da923ad8de58b">RI_TypeDef::CICR4</a></div><div class="ttdeci">__IO uint32_t CICR4</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:481</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:104</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a5a0e73266695441ad0ff3e4c03d4ea1e"><div class="ttname"><a href="struct_r_i___type_def.html#a5a0e73266695441ad0ff3e4c03d4ea1e">RI_TypeDef::ASMR3</a></div><div class="ttdeci">__IO uint32_t ASMR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:476</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aea4d055e3697999b44cdcf2702d79d40"><div class="ttname"><a href="struct_d_a_c___type_def.html#aea4d055e3697999b44cdcf2702d79d40">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:248</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a3a8069bbd10ce243a750f5e18346ce2e"><div class="ttname"><a href="struct_u_s_b___type_def.html#a3a8069bbd10ce243a750f5e18346ce2e">USB_TypeDef::DADDR</a></div><div class="ttdeci">__IO uint16_t DADDR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:633</div></div>
<div class="ttc" id="core__cm3_8h_html"><div class="ttname"><a href="core__cm3_8h.html">core_cm3.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_aeadf3a69dd5795db4638f71938704ff0"><div class="ttname"><a href="struct_r_c_c___type_def.html#aeadf3a69dd5795db4638f71938704ff0">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:444</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a4498c5c5730133fd8f3d032333df1622"><div class="ttname"><a href="struct_u_s_b___type_def.html#a4498c5c5730133fd8f3d032333df1622">USB_TypeDef::CNTR</a></div><div class="ttdeci">__IO uint16_t CNTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:627</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a9cc66bea4b86f1312a7b34f931c3895a"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9cc66bea4b86f1312a7b34f931c3895a">ADC_TypeDef::SQR5</a></div><div class="ttdeci">__IO uint32_t SQR5</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:190</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_affa5cc9fe0cc9eb594d703bdc9d9abd9"><div class="ttname"><a href="struct_d_a_c___type_def.html#affa5cc9fe0cc9eb594d703bdc9d9abd9">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:247</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:94</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a21dbc215f1bc3a7b2d26538a7a5fdfdd"><div class="ttname"><a href="struct_o_b___type_def.html#a21dbc215f1bc3a7b2d26538a7a5fdfdd">OB_TypeDef::USER</a></div><div class="ttdeci">__IO uint32_t USER</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:325</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a8750eae683cb3d382476dc7cdcd92b96"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:493</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a9a81559cab1ddf49b2a028d368ad81c8"><div class="ttname"><a href="struct_u_s_b___type_def.html#a9a81559cab1ddf49b2a028d368ad81c8">USB_TypeDef::RESERVED6</a></div><div class="ttdeci">__IO uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:624</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html_ac38e24f600f9e134a54a0c43b976a4f4"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#ac38e24f600f9e134a54a0c43b976a4f4">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:202</div></div>
<div class="ttc" id="struct_r_i___type_def_html"><div class="ttname"><a href="struct_r_i___type_def.html">RI_TypeDef</a></div><div class="ttdoc">Routing Interface. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:461</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:584</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:88</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_a7a9886b5f9e0edaf5ced3d1870b33ad7"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a7a9886b5f9e0edaf5ced3d1870b33ad7">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:276</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a8fef38e1e122778601e18f5b757c037a"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8fef38e1e122778601e18f5b757c037a">RTC_TypeDef::BKP11R</a></div><div class="ttdeci">__IO uint32_t BKP11R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:523</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32L1xx Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:85</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a47af06105b059a6968c01b5c33e77f5c"><div class="ttname"><a href="struct_o_b___type_def.html#a47af06105b059a6968c01b5c33e77f5c">OB_TypeDef::WRP89</a></div><div class="ttdeci">__IO uint32_t WRP89</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:330</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose IO. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:357</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_ace8692e7bd4ee1a79268313bed47b4ba"><div class="ttname"><a href="struct_u_s_b___type_def.html#ace8692e7bd4ee1a79268313bed47b4ba">USB_TypeDef::RESERVED8</a></div><div class="ttdeci">__IO uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:628</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aa240211cf23c5822f4ac9c690a7a248c"><div class="ttname"><a href="struct_r_t_c___type_def.html#aa240211cf23c5822f4ac9c690a7a248c">RTC_TypeDef::BKP29R</a></div><div class="ttdeci">__IO uint32_t BKP29R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:541</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a40999cd0a255ef62b2340e2726695063"><div class="ttname"><a href="struct_a_d_c___type_def.html#a40999cd0a255ef62b2340e2726695063">ADC_TypeDef::JDR3</a></div><div class="ttdeci">__IO uint32_t JDR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:194</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a6606b5d249f923aa15ab74b382cbaf7e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6606b5d249f923aa15ab74b382cbaf7e">RTC_TypeDef::BKP12R</a></div><div class="ttdeci">__IO uint32_t BKP12R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:524</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aea66ea813830c2f3ff207464794397a4"><div class="ttname"><a href="struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:507</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_a011f892d86367dbe786964b14bc515a6"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a011f892d86367dbe786964b14bc515a6">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:264</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:91</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a38cb89a872e456e6ecd29b6c71d85600"><div class="ttname"><a href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:553</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a404abfb80f04249dbbcd2beffe6565cf"><div class="ttname"><a href="struct_r_i___type_def.html#a404abfb80f04249dbbcd2beffe6565cf">RI_TypeDef::CMR2</a></div><div class="ttdeci">__IO uint32_t CMR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:474</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a84ae96e8e67a2e25231c369ec3ce64fd"><div class="ttname"><a href="struct_r_i___type_def.html#a84ae96e8e67a2e25231c369ec3ce64fd">RI_TypeDef::ASMR2</a></div><div class="ttdeci">__IO uint32_t ASMR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:473</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a609d2a279b1927846a991deb9d0dc0b0"><div class="ttname"><a href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:556</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:93</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:100</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aa4633dbcdb5dd41a714020903fd67c82"><div class="ttname"><a href="struct_r_t_c___type_def.html#aa4633dbcdb5dd41a714020903fd67c82">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:505</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_afbfd2855cdb81939b4efc58e08aaf3e5"><div class="ttname"><a href="struct_d_a_c___type_def.html#afbfd2855cdb81939b4efc58e08aaf3e5">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:241</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ac509048af4b9ac67c808d584fdbc712e"><div class="ttname"><a href="struct_i2_c___type_def.html#ac509048af4b9ac67c808d584fdbc712e">I2C_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:394</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a0b5a7f6383eb478bbcc22a36c5e95ae6"><div class="ttname"><a href="struct_s_p_i___type_def.html#a0b5a7f6383eb478bbcc22a36c5e95ae6">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:558</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_abfe68a89c3a7c2620bb0f286d3f58eea"><div class="ttname"><a href="struct_r_t_c___type_def.html#abfe68a89c3a7c2620bb0f286d3f58eea">RTC_TypeDef::BKP24R</a></div><div class="ttdeci">__IO uint32_t BKP24R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:536</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:172</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a249009cd672e7bcd52df1a41de4619e1"><div class="ttname"><a href="struct_r_t_c___type_def.html#a249009cd672e7bcd52df1a41de4619e1">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:510</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a7836b793c4ecc58a27733329f26550a7"><div class="ttname"><a href="struct_r_t_c___type_def.html#a7836b793c4ecc58a27733329f26550a7">RTC_TypeDef::BKP23R</a></div><div class="ttdeci">__IO uint32_t BKP23R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:535</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a3c470f54858e246365f56e5fe4d2a618"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a3c470f54858e246365f56e5fe4d2a618">FLASH_TypeDef::PEKEYR</a></div><div class="ttdeci">__IO uint32_t PEKEYR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:307</div></div>
<div class="ttc" id="struct_o_p_a_m_p___type_def_html"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a></div><div class="ttdoc">Operational Amplifier (OPAMP) </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:340</div></div>
<div class="ttc" id="struct_r_i___type_def_html_adb5a93377d850e81160dc037c5995029"><div class="ttname"><a href="struct_r_i___type_def.html#adb5a93377d850e81160dc037c5995029">RI_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:463</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a95a59d4b1d52be521f3246028be32f3e"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:366</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_aab918bfbfae459789db1fd0b220c7f21"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#aab918bfbfae459789db1fd0b220c7f21">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:368</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:574</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:112</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:586</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_aec7622ba90341c9faf843d9ee54a759f"><div class="ttname"><a href="struct_r_c_c___type_def.html#aec7622ba90341c9faf843d9ee54a759f">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:450</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a1db25b74d47af33dc4f4fe2177fc5da0"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a1db25b74d47af33dc4f4fe2177fc5da0">USART_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:597</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_adaae50f5c3213014fb9818eaee389676"><div class="ttname"><a href="struct_r_t_c___type_def.html#adaae50f5c3213014fb9818eaee389676">RTC_TypeDef::BKP14R</a></div><div class="ttdeci">__IO uint32_t BKP14R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:526</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a32b51e2f18c68ea5af816d1f231b7ec6"><div class="ttname"><a href="struct_r_t_c___type_def.html#a32b51e2f18c68ea5af816d1f231b7ec6">RTC_TypeDef::BKP30R</a></div><div class="ttdeci">__IO uint32_t BKP30R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:542</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a4cc338562401a6c35c89bd9ab99156c2"><div class="ttname"><a href="struct_u_s_b___type_def.html#a4cc338562401a6c35c89bd9ab99156c2">USB_TypeDef::EP2R</a></div><div class="ttdeci">__IO uint16_t EP2R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:615</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aebbca147242a5ef58c8d5fe097df2ca5"><div class="ttname"><a href="struct_t_i_m___type_def.html#aebbca147242a5ef58c8d5fe097df2ca5">TIM_TypeDef::RESERVED12</a></div><div class="ttdeci">uint32_t RESERVED12</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:580</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_a4caf530d45f7428c9700d9c0057135f8"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#a4caf530d45f7428c9700d9c0057135f8">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:644</div></div>
<div class="ttc" id="struct_l_c_d___type_def_html_a556dfa8484476079c2ab593766754d02"><div class="ttname"><a href="struct_l_c_d___type_def.html#a556dfa8484476079c2ab593766754d02">LCD_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:421</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:113</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a3e391ffa70a17dc5f95a841b5ec7554c"><div class="ttname"><a href="struct_r_t_c___type_def.html#a3e391ffa70a17dc5f95a841b5ec7554c">RTC_TypeDef::BKP20R</a></div><div class="ttdeci">__IO uint32_t BKP20R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:532</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a18778e034221d6d0faf533b0304c6ab6"><div class="ttname"><a href="struct_o_b___type_def.html#a18778e034221d6d0faf533b0304c6ab6">OB_TypeDef::WRP1213</a></div><div class="ttdeci">__IO uint32_t WRP1213</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:333</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:594</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:566</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a0dd74384be92e97899cb4d7477962d50"><div class="ttname"><a href="struct_r_i___type_def.html#a0dd74384be92e97899cb4d7477962d50">RI_TypeDef::HYSCR3</a></div><div class="ttdeci">__IO uint32_t HYSCR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:468</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a706005f59139b9ff8ee5755677e12bc7"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a706005f59139b9ff8ee5755677e12bc7">USART_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:596</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a3a382d341fb608a04390bacb8c00b0f0"><div class="ttname"><a href="struct_d_a_c___type_def.html#a3a382d341fb608a04390bacb8c00b0f0">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:243</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a79b0e64b11e40d304573f0b501355aab"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a79b0e64b11e40d304573f0b501355aab">FLASH_TypeDef::WRPR2</a></div><div class="ttdeci">__IO uint32_t WRPR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:314</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaa6029fc5b60dd418567194c5190eb4e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa6029fc5b60dd418567194c5190eb4e">TIM11_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:126</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_aee667dc148250bbf37fdc66dc4a9874d"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#aee667dc148250bbf37fdc66dc4a9874d">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:294</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:137</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:237</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:151</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a4d81b61d23a54d0d1e28646c3bb9aac5"><div class="ttname"><a href="struct_i2_c___type_def.html#a4d81b61d23a54d0d1e28646c3bb9aac5">I2C_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:395</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:302</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:143</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab4b0a79a9e4a9d5b0a24d7285cf55bdc"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:192</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:132</div></div>
<div class="ttc" id="struct_r_i___type_def_html_ab3cf44093000cbee15ecd8a1f4d72a76"><div class="ttname"><a href="struct_r_i___type_def.html#ab3cf44093000cbee15ecd8a1f4d72a76">RI_TypeDef::CICR2</a></div><div class="ttdeci">__IO uint32_t CICR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:475</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:429</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d8e5345fd5bd531ec1ac689a75bdb5e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d8e5345fd5bd531ec1ac689a75bdb5e">COMP_ACQ_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:153</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:128</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:403</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:106</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a1bde8391647d6422b39ab5ba4f13848b"><div class="ttname"><a href="struct_d_a_c___type_def.html#a1bde8391647d6422b39ab5ba4f13848b">DAC_TypeDef::DOR2</a></div><div class="ttdeci">__IO uint32_t DOR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:251</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_aa341a859df2f59bf6c0f7a000ab8734b"><div class="ttname"><a href="struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:281</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a50cb22870dbb9001241cec694994e5ef"><div class="ttname"><a href="struct_c_r_c___type_def.html#a50cb22870dbb9001241cec694994e5ef">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:226</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a5c1f538e64ee90918cd158b808f5d4de"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a5c1f538e64ee90918cd158b808f5d4de">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:295</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:581</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a498ecce9715c916dd09134fddd0072c0"><div class="ttname"><a href="struct_r_t_c___type_def.html#a498ecce9715c916dd09134fddd0072c0">RTC_TypeDef::TAFCR</a></div><div class="ttdeci">__IO uint32_t TAFCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:508</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a33f3dd6a505d06fe6c466b63be451891"><div class="ttname"><a href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:554</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ab1f777540c487c26bf27e6fa37a644cc"><div class="ttname"><a href="struct_d_a_c___type_def.html#ab1f777540c487c26bf27e6fa37a644cc">DAC_TypeDef::DHR12R2</a></div><div class="ttdeci">__IO uint32_t DHR12R2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:244</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_ae23acff49b4ff96fd29093e80fc7d72e"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ae23acff49b4ff96fd29093e80fc7d72e">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:602</div></div>
<div class="ttc" id="struct_c_o_m_p___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></div><div class="ttdoc">Comparator. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:210</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a731d9209ce40dce6ea61fcc6f818c892"><div class="ttname"><a href="struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:494</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:200</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab66c9816c1ca151a6ec728ec55655264"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab66c9816c1ca151a6ec728ec55655264">ADC_TypeDef::SQR4</a></div><div class="ttdeci">__IO uint32_t SQR4</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:189</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a84114accead82bd11a0e12a429cdfed9"><div class="ttname"><a href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:196</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a181ad73082bde7d74010aac16bd373fc"><div class="ttname"><a href="struct_r_t_c___type_def.html#a181ad73082bde7d74010aac16bd373fc">RTC_TypeDef::BKP16R</a></div><div class="ttdeci">__IO uint32_t BKP16R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:528</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_abd26829bfe028b5882d523e7035eb497"><div class="ttname"><a href="struct_r_t_c___type_def.html#abd26829bfe028b5882d523e7035eb497">RTC_TypeDef::BKP28R</a></div><div class="ttdeci">__IO uint32_t BKP28R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:540</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a98a43d6cc0dfca44214d5e78115e8c51"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a98a43d6cc0dfca44214d5e78115e8c51">FLASH_TypeDef::PRGKEYR</a></div><div class="ttdeci">__IO uint32_t PRGKEYR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:308</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:150</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a1053a65a21af0d27afe1bf9cf7b7aca7"><div class="ttname"><a href="struct_a_d_c___type_def.html#a1053a65a21af0d27afe1bf9cf7b7aca7">ADC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:176</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:439</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a5eb63912e39085e3e13d64bdb0cf38bd"><div class="ttname"><a href="struct_d_a_c___type_def.html#a5eb63912e39085e3e13d64bdb0cf38bd">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:242</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a46a098b026c5e85770e7a7f05a35d49c"><div class="ttname"><a href="struct_r_c_c___type_def.html#a46a098b026c5e85770e7a7f05a35d49c">RCC_TypeDef::AHBRSTR</a></div><div class="ttdeci">__IO uint32_t AHBRSTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:445</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ad93017bb0a778a2aad9cd71211fc770a"><div class="ttname"><a href="struct_r_t_c___type_def.html#ad93017bb0a778a2aad9cd71211fc770a">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:497</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_aa4938d438293f76ff6d9a262715c23eb"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#aa4938d438293f76ff6d9a262715c23eb">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:273</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_acd6f21e08912b484c030ca8b18e11cd6"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#acd6f21e08912b484c030ca8b18e11cd6">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:365</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a67c8085fd9ff7b534fb6a09ab6205012"><div class="ttname"><a href="struct_u_s_b___type_def.html#a67c8085fd9ff7b534fb6a09ab6205012">USB_TypeDef::EP3R</a></div><div class="ttdeci">__IO uint16_t EP3R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:617</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a600f4d6d592f43edb2fc653c5cba023a"><div class="ttname"><a href="struct_r_c_c___type_def.html#a600f4d6d592f43edb2fc653c5cba023a">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:447</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:103</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_af33fa5c173e1c102e6d0242fe60e569f"><div class="ttname"><a href="struct_c_r_c___type_def.html#af33fa5c173e1c102e6d0242fe60e569f">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:230</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af7dd6ab0916846014b6ab0b0268ea66b"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af7dd6ab0916846014b6ab0b0268ea66b">TIM9_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:124</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:96</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a685a55b2faf733279cc119cb226414ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a685a55b2faf733279cc119cb226414ab">TIM10_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:125</div></div>
<div class="ttc" id="struct_c_o_m_p___type_def_html_ab894a4f70da24aa3c39b2c9a3790cbf8"><div class="ttname"><a href="struct_c_o_m_p___type_def.html#ab894a4f70da24aa3c39b2c9a3790cbf8">COMP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:212</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a73988a218be320999c74a641b3d6e3c1"><div class="ttname"><a href="struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:391</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_a63089aaa5f4ad34ee2677ebcdee49cd9"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a63089aaa5f4ad34ee2677ebcdee49cd9">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:405</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:573</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_aea51e93434766c9507d6a3911a0e7e91"><div class="ttname"><a href="struct_u_s_b___type_def.html#aea51e93434766c9507d6a3911a0e7e91">USB_TypeDef::FNR</a></div><div class="ttdeci">__IO uint16_t FNR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:631</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:117</div></div>
<div class="ttc" id="struct_o_b___type_def_html_aeee96ac5e2dea75ccaec85ef502ec441"><div class="ttname"><a href="struct_o_b___type_def.html#aeee96ac5e2dea75ccaec85ef502ec441">OB_TypeDef::WRP67</a></div><div class="ttdeci">__IO uint32_t WRP67</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:329</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:490</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:133</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a6ef06ba9d8dc2dc2a0855766369fa7c9"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:598</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a91782f7b81475b0e3c3779273abd26aa"><div class="ttname"><a href="struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:388</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a898b87cab4f099bcca981cc4c9318b51"><div class="ttname"><a href="struct_a_d_c___type_def.html#a898b87cab4f099bcca981cc4c9318b51">ADC_TypeDef::JDR2</a></div><div class="ttdeci">__IO uint32_t JDR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:193</div></div>
<div class="ttc" id="struct_l_c_d___type_def_html_a3caccc4b0b894d7b27ed5a4d508154ea"><div class="ttname"><a href="struct_l_c_d___type_def.html#a3caccc4b0b894d7b27ed5a4d508154ea">LCD_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:418</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a8b205c6e25b1808ac016db2356b3021d"><div class="ttname"><a href="struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:229</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a099ecaa23da9e2aa5da40e7d8cacc2fc"><div class="ttname"><a href="struct_o_b___type_def.html#a099ecaa23da9e2aa5da40e7d8cacc2fc">OB_TypeDef::WRP1415</a></div><div class="ttdeci">__IO uint32_t WRP1415</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:334</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a4491ab20a44b70bf7abd247791676a59"><div class="ttname"><a href="struct_r_c_c___type_def.html#a4491ab20a44b70bf7abd247791676a59">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:446</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_abd2c17178853fe4ec3491bab206042d8"><div class="ttname"><a href="struct_a_d_c___type_def.html#abd2c17178853fe4ec3491bab206042d8">ADC_TypeDef::SMPR3</a></div><div class="ttdeci">__IO uint32_t SMPR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:179</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a2e8783857f8644a4eb80ebc51e1cba42"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2e8783857f8644a4eb80ebc51e1cba42">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:492</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_afb7114ac49dba07ba5d250c507dbf23d"><div class="ttname"><a href="struct_t_i_m___type_def.html#afb7114ac49dba07ba5d250c507dbf23d">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:587</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a0e22b5b4cb660a876e185c9c2225f45f"><div class="ttname"><a href="struct_r_i___type_def.html#a0e22b5b4cb660a876e185c9c2225f45f">RI_TypeDef::ASCR1</a></div><div class="ttdeci">__IO uint32_t ASCR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:464</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:577</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a2a8eba97668e6960f5c3836bdecbe210"><div class="ttname"><a href="struct_u_s_b___type_def.html#a2a8eba97668e6960f5c3836bdecbe210">USB_TypeDef::EP6R</a></div><div class="ttdeci">__IO uint16_t EP6R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:623</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_abae6e9d688b16ef350878998f5e21c0b"><div class="ttname"><a href="struct_a_d_c___type_def.html#abae6e9d688b16ef350878998f5e21c0b">ADC_TypeDef::JDR4</a></div><div class="ttdeci">__IO uint32_t JDR4</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:195</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a17d6fcde53db4cb932b3fbfe08235b31"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a17d6fcde53db4cb932b3fbfe08235b31">FLASH_TypeDef::PDKEYR</a></div><div class="ttdeci">__IO uint32_t PDKEYR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:306</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a58afa3377dd5f4ffa93eb3da4c653cba"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a58afa3377dd5f4ffa93eb3da4c653cba">FLASH_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:305</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:115</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:92</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:145</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_abaebc9204bbc1708356435a5a01e70eb"><div class="ttname"><a href="struct_r_c_c___type_def.html#abaebc9204bbc1708356435a5a01e70eb">RCC_TypeDef::AHBENR</a></div><div class="ttdeci">__IO uint32_t AHBENR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:448</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:122</div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:386</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a46ff092e0d02d59a9cccb770944953c4"><div class="ttname"><a href="struct_u_s_b___type_def.html#a46ff092e0d02d59a9cccb770944953c4">USB_TypeDef::EP1R</a></div><div class="ttdeci">__IO uint16_t EP1R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:613</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a6db927d69c0fa4753d732278702f5ba1"><div class="ttname"><a href="struct_o_b___type_def.html#a6db927d69c0fa4753d732278702f5ba1">OB_TypeDef::WRP01</a></div><div class="ttdeci">__IO uint32_t WRP01</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:326</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a24dece1e3b3185456afe34c3dc6add2e"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a24dece1e3b3185456afe34c3dc6add2e">FLASH_TypeDef::OBR</a></div><div class="ttdeci">__IO uint32_t OBR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:311</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_aa20f76044c11042dde41c1060853fb82"><div class="ttname"><a href="struct_a_d_c___type_def.html#aa20f76044c11042dde41c1060853fb82">ADC_TypeDef::JOFR2</a></div><div class="ttdeci">__IO uint32_t JOFR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:181</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:130</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a5439bfca3708c6b8be6a74626f06111f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5439bfca3708c6b8be6a74626f06111f">RTC_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:513</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a6b6e55e6c667042e5a46a76518b73d5a"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6b6e55e6c667042e5a46a76518b73d5a">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:187</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a5a89bd730b7710a0e24d068cb6e4c90f"><div class="ttname"><a href="struct_r_c_c___type_def.html#a5a89bd730b7710a0e24d068cb6e4c90f">RCC_TypeDef::AHBLPENR</a></div><div class="ttdeci">__IO uint32_t AHBLPENR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:451</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_abaadc15d64249004eafbed98f8d9236c"><div class="ttname"><a href="struct_u_s_b___type_def.html#abaadc15d64249004eafbed98f8d9236c">USB_TypeDef::RESERVED0</a></div><div class="ttdeci">__IO uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:612</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ae9c78142f6edf8122384263878d09015"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae9c78142f6edf8122384263878d09015">ADC_TypeDef::JOFR3</a></div><div class="ttdeci">__IO uint32_t JOFR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:182</div></div>
<div class="ttc" id="struct_r_i___type_def_html_adb8dc783b491b761709af5dccadc146c"><div class="ttname"><a href="struct_r_i___type_def.html#adb8dc783b491b761709af5dccadc146c">RI_TypeDef::CICR1</a></div><div class="ttdeci">__IO uint32_t CICR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:472</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:131</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_af2991da9a4e1539530cd6b7b327199cc"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:601</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a7e9fb00f640fdadfa2142c85b562467e"><div class="ttname"><a href="struct_o_b___type_def.html#a7e9fb00f640fdadfa2142c85b562467e">OB_TypeDef::WRP45</a></div><div class="ttdeci">__IO uint32_t WRP45</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:328</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_aad38b822edd9ae72cf99585aad5b8e7e"><div class="ttname"><a href="struct_u_s_b___type_def.html#aad38b822edd9ae72cf99585aad5b8e7e">USB_TypeDef::RESERVED5</a></div><div class="ttdeci">__IO uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:622</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a2403d29b2bfffb734ebef6642c0d2724"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2403d29b2bfffb734ebef6642c0d2724">RTC_TypeDef::CALIBR</a></div><div class="ttdeci">__IO uint32_t CALIBR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:498</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_ac9558c2899f9540e56c8cfbca2fb3ff1"><div class="ttname"><a href="struct_u_s_b___type_def.html#ac9558c2899f9540e56c8cfbca2fb3ff1">USB_TypeDef::EP0R</a></div><div class="ttdeci">__IO uint16_t EP0R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:611</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a1ddbb2a5eaa54ff43835026dec99ae1c"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1ddbb2a5eaa54ff43835026dec99ae1c">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:504</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:576</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a6d7dcd3972a162627bc3470cbf992ec4"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:599</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_a5f2717885ff171e686e0347af9e6b68d"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:406</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:259</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a654f411ab93f1115801fae502576f983"><div class="ttname"><a href="struct_o_b___type_def.html#a654f411ab93f1115801fae502576f983">OB_TypeDef::WRP1011</a></div><div class="ttdeci">__IO uint32_t WRP1011</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:331</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:110</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a0fb31d18b68c68b52235c835855cd42b"><div class="ttname"><a href="struct_u_s_b___type_def.html#a0fb31d18b68c68b52235c835855cd42b">USB_TypeDef::RESERVED4</a></div><div class="ttdeci">__IO uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:620</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:114</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:118</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a679ec46535cae5149dc4d84e7c5d985c"><div class="ttname"><a href="struct_r_t_c___type_def.html#a679ec46535cae5149dc4d84e7c5d985c">RTC_TypeDef::BKP22R</a></div><div class="ttdeci">__IO uint32_t BKP22R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:534</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:116</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4999a6402308f49bffd5e9df72d74ba4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4999a6402308f49bffd5e9df72d74ba4">USB_FS_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:141</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a993f54e8feff9254f795dfd3e000fc55"><div class="ttname"><a href="struct_r_t_c___type_def.html#a993f54e8feff9254f795dfd3e000fc55">RTC_TypeDef::BKP19R</a></div><div class="ttdeci">__IO uint32_t BKP19R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:531</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_ac04bb0c39c1419d049cb23e2c18240b3"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ac04bb0c39c1419d049cb23e2c18240b3">FLASH_TypeDef::WRPR3</a></div><div class="ttdeci">__IO uint32_t WRPR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:315</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac5b2e3c0dcdcb569f3fe15dfe3794bc1"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:509</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a171288f82cab2623832de779fb435d74"><div class="ttname"><a href="struct_r_t_c___type_def.html#a171288f82cab2623832de779fb435d74">RTC_TypeDef::BKP18R</a></div><div class="ttdeci">__IO uint32_t BKP18R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:530</div></div>
<div class="ttc" id="struct_o_p_a_m_p___type_def_html_a285131c897741d5290937f8f4f297e08"><div class="ttname"><a href="struct_o_p_a_m_p___type_def.html#a285131c897741d5290937f8f4f297e08">OPAMP_TypeDef::LPOTR</a></div><div class="ttdeci">__IO uint32_t LPOTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:344</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_afdaf8050fb01739206a92c9ad610f396"><div class="ttname"><a href="struct_a_d_c___type_def.html#afdaf8050fb01739206a92c9ad610f396">ADC_TypeDef::LTR</a></div><div class="ttdeci">__IO uint32_t LTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:185</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a09936292ef8d82974b55a03a1080534e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a09936292ef8d82974b55a03a1080534e">RTC_TypeDef::RESERVED7</a></div><div class="ttdeci">uint32_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:511</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a5feba3d5adae3f234b3d172459163c5a"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5feba3d5adae3f234b3d172459163c5a">RTC_TypeDef::BKP10R</a></div><div class="ttdeci">__IO uint32_t BKP10R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:522</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:111</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:99</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a17d061db586d4a5aa646b68495a8e6a4"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a17d061db586d4a5aa646b68495a8e6a4">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:291</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_a9bbfbe921f2acfaf58251849bd0a511c"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a9bbfbe921f2acfaf58251849bd0a511c">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:408</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a50b4f0b0d2a376f729c8d7acf47864c3"><div class="ttname"><a href="struct_d_a_c___type_def.html#a50b4f0b0d2a376f729c8d7acf47864c3">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:250</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a5c1beaa4935359da1c8f0ceb287f90be"><div class="ttname"><a href="struct_i2_c___type_def.html#a5c1beaa4935359da1c8f0ceb287f90be">I2C_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:392</div></div>
<div class="ttc" id="struct_r_i___type_def_html_a19be14627876a809ff22635b08c36c00"><div class="ttname"><a href="struct_r_i___type_def.html#a19be14627876a809ff22635b08c36c00">RI_TypeDef::CICR3</a></div><div class="ttdeci">__IO uint32_t CICR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:478</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a9745df96e98f3cdc2d05ccefce681f64"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9745df96e98f3cdc2d05ccefce681f64">ADC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:174</div></div>
<div class="ttc" id="struct_l_c_d___type_def_html"><div class="ttname"><a href="struct_l_c_d___type_def.html">LCD_TypeDef</a></div><div class="ttdoc">LCD. </div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:415</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a1d3fd83d6ed8b2d90b471db4509b0e70"><div class="ttname"><a href="struct_d_a_c___type_def.html#a1d3fd83d6ed8b2d90b471db4509b0e70">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:252</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_aff2f386a2566c722f7962377b495f1a2"><div class="ttname"><a href="struct_s_p_i___type_def.html#aff2f386a2566c722f7962377b495f1a2">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint32_t I2SPR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:560</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_a15981828f2b915d38570cf6684e99a53"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a15981828f2b915d38570cf6684e99a53">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:262</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_aefd02bb2a6dcb3fd77d3bc4c418fcdc4"><div class="ttname"><a href="struct_u_s_b___type_def.html#aefd02bb2a6dcb3fd77d3bc4c418fcdc4">USB_TypeDef::RESERVED9</a></div><div class="ttdeci">__IO uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:630</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:582</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:139</div></div>
<div class="ttc" id="struct_r_i___type_def_html_aeef72e9f5e1d864dde15d636219ac58d"><div class="ttname"><a href="struct_r_i___type_def.html#aeef72e9f5e1d864dde15d636219ac58d">RI_TypeDef::ASCR2</a></div><div class="ttdeci">__IO uint32_t ASCR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:465</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:583</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:579</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:105</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a7e46c65220f00a6858a5b35b74a37b51"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7e46c65220f00a6858a5b35b74a37b51">RCC_TypeDef::APB2LPENR</a></div><div class="ttdeci">__IO uint32_t APB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:452</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a797f43f9cc1858baebd1799be288dff6"><div class="ttname"><a href="struct_r_t_c___type_def.html#a797f43f9cc1858baebd1799be288dff6">RTC_TypeDef::BKP15R</a></div><div class="ttdeci">__IO uint32_t BKP15R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:527</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a29a2b0fc48938cd5bc79f892546fadf3"><div class="ttname"><a href="struct_u_s_b___type_def.html#a29a2b0fc48938cd5bc79f892546fadf3">USB_TypeDef::RESERVEDB</a></div><div class="ttdeci">__IO uint16_t RESERVEDB</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:634</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a73009a8122fcc628f467a4e997109347"><div class="ttname"><a href="struct_a_d_c___type_def.html#a73009a8122fcc628f467a4e997109347">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:177</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html_aeb6bcdb2b99d58b9a0ffd86deb606eac"><div class="ttname"><a href="struct_p_w_r___type_def.html#aeb6bcdb2b99d58b9a0ffd86deb606eac">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:431</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_a30576220ca1968e61666d92092e8911e"><div class="ttname"><a href="struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:282</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_ac729616a1792efd2891f8d938692071e"><div class="ttname"><a href="struct_u_s_b___type_def.html#ac729616a1792efd2891f8d938692071e">USB_TypeDef::RESERVEDA</a></div><div class="ttdeci">__IO uint16_t RESERVEDA</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:632</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a0e7fca11f1c953270ee0ee6028860add"><div class="ttname"><a href="struct_r_t_c___type_def.html#a0e7fca11f1c953270ee0ee6028860add">RTC_TypeDef::BKP8R</a></div><div class="ttdeci">__IO uint32_t BKP8R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:520</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:148</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac3802c3b17482a0667fb34ddd1863434"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac3802c3b17482a0667fb34ddd1863434">RTC_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:515</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:144</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a0185aa54962ba987f192154fb7a2d673"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:186</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html_aee6d4af7571a1bad2fec9e7b53733277"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#aee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:203</div></div>
<div class="ttc" id="struct_r_i___type_def_html_ab315f735e34d8cf08f237985c14189de"><div class="ttname"><a href="struct_r_i___type_def.html#ab315f735e34d8cf08f237985c14189de">RI_TypeDef::CMR4</a></div><div class="ttdeci">__IO uint32_t CMR4</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:480</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a0721b1b729c313211126709559fad371"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0721b1b729c313211126709559fad371">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:443</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:152</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html_a85b9d3df2274b730327b181c402a7bf5"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a85b9d3df2274b730327b181c402a7bf5">SYSCFG_TypeDef::MEMRMP</a></div><div class="ttdeci">__IO uint32_t MEMRMP</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:377</div></div>
<div class="ttc" id="struct_u_s_b___type_def_html_a0c92b14da7ba0df757ff11ff20e1bc6a"><div class="ttname"><a href="struct_u_s_b___type_def.html#a0c92b14da7ba0df757ff11ff20e1bc6a">USB_TypeDef::RESERVED3</a></div><div class="ttdeci">__IO uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:618</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:108</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:138</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_af1c675e412fb96e38b6b4630b88c5676"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#af1c675e412fb96e38b6b4630b88c5676">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:274</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa8129ca70a2232c91c8cfcaf375249f6"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:575</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a9c5bff67bf9499933959df7eb91a1bd6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a9c5bff67bf9499933959df7eb91a1bd6">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:292</div></div>
<div class="ttc" id="system__stm32l1xx_8h_html"><div class="ttname"><a href="system__stm32l1xx_8h.html">system_stm32l1xx.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Device System Source File for STM32L1xx devices. </div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616">COMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:121</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a9f612b6b3e065e810e5a2fb254d6a40b"><div class="ttname"><a href="struct_d_a_c___type_def.html#a9f612b6b3e065e810e5a2fb254d6a40b">DAC_TypeDef::DHR12L2</a></div><div class="ttdeci">__IO uint32_t DHR12L2</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:245</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:149</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:90</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aaa12210df2df47a6276270a2b7b2d038"><div class="ttname"><a href="struct_r_t_c___type_def.html#aaa12210df2df47a6276270a2b7b2d038">RTC_TypeDef::BKP26R</a></div><div class="ttdeci">__IO uint32_t BKP26R</div><div class="ttdef"><b>Definition:</b> stm32l152xe.h:538</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
