#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x265a360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2631f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x265b660 .functor NOT 1, L_0x2688710, C4<0>, C4<0>, C4<0>;
L_0x26884a0 .functor XOR 1, L_0x2688360, L_0x2688400, C4<0>, C4<0>;
L_0x2688600 .functor XOR 1, L_0x26884a0, L_0x2688560, C4<0>, C4<0>;
v0x2682e30_0 .net *"_ivl_10", 0 0, L_0x2688560;  1 drivers
v0x2682f30_0 .net *"_ivl_12", 0 0, L_0x2688600;  1 drivers
v0x2683010_0 .net *"_ivl_2", 0 0, L_0x2685960;  1 drivers
v0x26830d0_0 .net *"_ivl_4", 0 0, L_0x2688360;  1 drivers
v0x26831b0_0 .net *"_ivl_6", 0 0, L_0x2688400;  1 drivers
v0x26832e0_0 .net *"_ivl_8", 0 0, L_0x26884a0;  1 drivers
v0x26833c0_0 .net "a", 0 0, v0x267f450_0;  1 drivers
v0x2683460_0 .net "b", 0 0, v0x267f4f0_0;  1 drivers
v0x2683500_0 .net "c", 0 0, v0x267f590_0;  1 drivers
v0x26835a0_0 .var "clk", 0 0;
v0x2683640_0 .net "d", 0 0, v0x267f700_0;  1 drivers
v0x26836e0_0 .net "out_dut", 0 0, L_0x2688080;  1 drivers
v0x2683780_0 .net "out_ref", 0 0, L_0x2684640;  1 drivers
v0x2683820_0 .var/2u "stats1", 159 0;
v0x26838c0_0 .var/2u "strobe", 0 0;
v0x2683960_0 .net "tb_match", 0 0, L_0x2688710;  1 drivers
v0x2683a20_0 .net "tb_mismatch", 0 0, L_0x265b660;  1 drivers
v0x2683ae0_0 .net "wavedrom_enable", 0 0, v0x267f7f0_0;  1 drivers
v0x2683b80_0 .net "wavedrom_title", 511 0, v0x267f890_0;  1 drivers
L_0x2685960 .concat [ 1 0 0 0], L_0x2684640;
L_0x2688360 .concat [ 1 0 0 0], L_0x2684640;
L_0x2688400 .concat [ 1 0 0 0], L_0x2688080;
L_0x2688560 .concat [ 1 0 0 0], L_0x2684640;
L_0x2688710 .cmp/eeq 1, L_0x2685960, L_0x2688600;
S_0x264ae90 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2631f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x264b930 .functor NOT 1, v0x267f590_0, C4<0>, C4<0>, C4<0>;
L_0x265bf20 .functor NOT 1, v0x267f4f0_0, C4<0>, C4<0>, C4<0>;
L_0x2683d90 .functor AND 1, L_0x264b930, L_0x265bf20, C4<1>, C4<1>;
L_0x2683e30 .functor NOT 1, v0x267f700_0, C4<0>, C4<0>, C4<0>;
L_0x2683f60 .functor NOT 1, v0x267f450_0, C4<0>, C4<0>, C4<0>;
L_0x2684060 .functor AND 1, L_0x2683e30, L_0x2683f60, C4<1>, C4<1>;
L_0x2684140 .functor OR 1, L_0x2683d90, L_0x2684060, C4<0>, C4<0>;
L_0x2684200 .functor AND 1, v0x267f450_0, v0x267f590_0, C4<1>, C4<1>;
L_0x26842c0 .functor AND 1, L_0x2684200, v0x267f700_0, C4<1>, C4<1>;
L_0x2684380 .functor OR 1, L_0x2684140, L_0x26842c0, C4<0>, C4<0>;
L_0x26844f0 .functor AND 1, v0x267f4f0_0, v0x267f590_0, C4<1>, C4<1>;
L_0x2684560 .functor AND 1, L_0x26844f0, v0x267f700_0, C4<1>, C4<1>;
L_0x2684640 .functor OR 1, L_0x2684380, L_0x2684560, C4<0>, C4<0>;
v0x265b8d0_0 .net *"_ivl_0", 0 0, L_0x264b930;  1 drivers
v0x265b970_0 .net *"_ivl_10", 0 0, L_0x2684060;  1 drivers
v0x267dc40_0 .net *"_ivl_12", 0 0, L_0x2684140;  1 drivers
v0x267dd00_0 .net *"_ivl_14", 0 0, L_0x2684200;  1 drivers
v0x267dde0_0 .net *"_ivl_16", 0 0, L_0x26842c0;  1 drivers
v0x267df10_0 .net *"_ivl_18", 0 0, L_0x2684380;  1 drivers
v0x267dff0_0 .net *"_ivl_2", 0 0, L_0x265bf20;  1 drivers
v0x267e0d0_0 .net *"_ivl_20", 0 0, L_0x26844f0;  1 drivers
v0x267e1b0_0 .net *"_ivl_22", 0 0, L_0x2684560;  1 drivers
v0x267e290_0 .net *"_ivl_4", 0 0, L_0x2683d90;  1 drivers
v0x267e370_0 .net *"_ivl_6", 0 0, L_0x2683e30;  1 drivers
v0x267e450_0 .net *"_ivl_8", 0 0, L_0x2683f60;  1 drivers
v0x267e530_0 .net "a", 0 0, v0x267f450_0;  alias, 1 drivers
v0x267e5f0_0 .net "b", 0 0, v0x267f4f0_0;  alias, 1 drivers
v0x267e6b0_0 .net "c", 0 0, v0x267f590_0;  alias, 1 drivers
v0x267e770_0 .net "d", 0 0, v0x267f700_0;  alias, 1 drivers
v0x267e830_0 .net "out", 0 0, L_0x2684640;  alias, 1 drivers
S_0x267e990 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2631f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x267f450_0 .var "a", 0 0;
v0x267f4f0_0 .var "b", 0 0;
v0x267f590_0 .var "c", 0 0;
v0x267f660_0 .net "clk", 0 0, v0x26835a0_0;  1 drivers
v0x267f700_0 .var "d", 0 0;
v0x267f7f0_0 .var "wavedrom_enable", 0 0;
v0x267f890_0 .var "wavedrom_title", 511 0;
S_0x267ec30 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x267e990;
 .timescale -12 -12;
v0x267ee90_0 .var/2s "count", 31 0;
E_0x2645d70/0 .event negedge, v0x267f660_0;
E_0x2645d70/1 .event posedge, v0x267f660_0;
E_0x2645d70 .event/or E_0x2645d70/0, E_0x2645d70/1;
E_0x2645fc0 .event negedge, v0x267f660_0;
E_0x262e9f0 .event posedge, v0x267f660_0;
S_0x267ef90 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x267e990;
 .timescale -12 -12;
v0x267f190_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x267f270 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x267e990;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x267f9f0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2631f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x26847a0 .functor NOT 1, v0x267f4f0_0, C4<0>, C4<0>, C4<0>;
L_0x2684810 .functor AND 1, v0x267f450_0, L_0x26847a0, C4<1>, C4<1>;
L_0x26848f0 .functor NOT 1, v0x267f450_0, C4<0>, C4<0>, C4<0>;
L_0x2684960 .functor AND 1, L_0x26848f0, v0x267f4f0_0, C4<1>, C4<1>;
L_0x2684a50 .functor AND 1, L_0x2684960, v0x267f590_0, C4<1>, C4<1>;
L_0x2684b10 .functor OR 1, L_0x2684810, L_0x2684a50, C4<0>, C4<0>;
L_0x2684c60 .functor NOT 1, v0x267f450_0, C4<0>, C4<0>, C4<0>;
L_0x2684de0 .functor AND 1, L_0x2684c60, v0x267f4f0_0, C4<1>, C4<1>;
L_0x2685000 .functor NOT 1, v0x267f700_0, C4<0>, C4<0>, C4<0>;
L_0x2685070 .functor AND 1, L_0x2684de0, L_0x2685000, C4<1>, C4<1>;
L_0x26851e0 .functor OR 1, L_0x2684b10, L_0x2685070, C4<0>, C4<0>;
L_0x26852a0 .functor AND 1, v0x267f450_0, v0x267f4f0_0, C4<1>, C4<1>;
L_0x2685380 .functor NOT 1, v0x267f450_0, C4<0>, C4<0>, C4<0>;
L_0x26853f0 .functor AND 1, L_0x2685380, v0x267f4f0_0, C4<1>, C4<1>;
L_0x2685310 .functor AND 1, L_0x26853f0, v0x267f590_0, C4<1>, C4<1>;
L_0x2685690 .functor OR 1, L_0x26852a0, L_0x2685310, C4<0>, C4<0>;
L_0x2685830 .functor NOT 1, v0x267f450_0, C4<0>, C4<0>, C4<0>;
L_0x26858a0 .functor AND 1, L_0x2685830, v0x267f4f0_0, C4<1>, C4<1>;
L_0x2685a00 .functor AND 1, L_0x26858a0, v0x267f700_0, C4<1>, C4<1>;
L_0x2685bd0 .functor OR 1, L_0x2685690, L_0x2685a00, C4<0>, C4<0>;
L_0x2685d90 .functor NOT 1, v0x267f4f0_0, C4<0>, C4<0>, C4<0>;
L_0x2685e00 .functor AND 1, v0x267f450_0, L_0x2685d90, C4<1>, C4<1>;
L_0x2685f80 .functor AND 1, v0x267f450_0, v0x267f4f0_0, C4<1>, C4<1>;
L_0x2685ff0 .functor OR 1, L_0x2685e00, L_0x2685f80, C4<0>, C4<0>;
L_0x26861d0 .functor AND 1, v0x267f4f0_0, v0x267f700_0, C4<1>, C4<1>;
L_0x2686240 .functor OR 1, L_0x2685ff0, L_0x26861d0, C4<0>, C4<0>;
L_0x2686430 .functor NOT 1, v0x267f450_0, C4<0>, C4<0>, C4<0>;
L_0x26864a0 .functor NOT 1, v0x267f4f0_0, C4<0>, C4<0>, C4<0>;
L_0x2686600 .functor AND 1, L_0x2686430, L_0x26864a0, C4<1>, C4<1>;
L_0x2686710 .functor NOT 1, v0x267f700_0, C4<0>, C4<0>, C4<0>;
L_0x2686880 .functor AND 1, L_0x2686600, L_0x2686710, C4<1>, C4<1>;
L_0x2686990 .functor NOT 1, v0x267f450_0, C4<0>, C4<0>, C4<0>;
L_0x2686b10 .functor AND 1, L_0x2686990, v0x267f4f0_0, C4<1>, C4<1>;
L_0x2686de0 .functor AND 1, L_0x2686b10, v0x267f700_0, C4<1>, C4<1>;
L_0x2686fc0 .functor OR 1, L_0x2686880, L_0x2686de0, C4<0>, C4<0>;
L_0x26870d0 .functor NOT 1, v0x267f4f0_0, C4<0>, C4<0>, C4<0>;
L_0x2687270 .functor AND 1, v0x267f450_0, L_0x26870d0, C4<1>, C4<1>;
L_0x2687540 .functor NOT 1, v0x267f700_0, C4<0>, C4<0>, C4<0>;
L_0x2687140 .functor AND 1, L_0x2687270, L_0x2687540, C4<1>, C4<1>;
L_0x26876f0 .functor OR 1, L_0x2686fc0, L_0x2687140, C4<0>, C4<0>;
L_0x2687950 .functor AND 1, v0x267f450_0, v0x267f4f0_0, C4<1>, C4<1>;
L_0x26879c0 .functor AND 1, L_0x2687950, v0x267f590_0, C4<1>, C4<1>;
L_0x2687be0 .functor OR 1, L_0x26876f0, L_0x26879c0, C4<0>, C4<0>;
L_0x2687cf0 .functor OR 1, L_0x26851e0, L_0x2685bd0, C4<0>, C4<0>;
L_0x2687f70 .functor OR 1, L_0x2687cf0, L_0x2686240, C4<0>, C4<0>;
L_0x2688080 .functor OR 1, L_0x2687f70, L_0x2687be0, C4<0>, C4<0>;
v0x267fce0_0 .net *"_ivl_0", 0 0, L_0x26847a0;  1 drivers
v0x267fdc0_0 .net *"_ivl_10", 0 0, L_0x2684b10;  1 drivers
v0x267fea0_0 .net *"_ivl_12", 0 0, L_0x2684c60;  1 drivers
v0x267ff90_0 .net *"_ivl_14", 0 0, L_0x2684de0;  1 drivers
v0x2680070_0 .net *"_ivl_16", 0 0, L_0x2685000;  1 drivers
v0x26801a0_0 .net *"_ivl_18", 0 0, L_0x2685070;  1 drivers
v0x2680280_0 .net *"_ivl_2", 0 0, L_0x2684810;  1 drivers
v0x2680360_0 .net *"_ivl_22", 0 0, L_0x26852a0;  1 drivers
v0x2680440_0 .net *"_ivl_24", 0 0, L_0x2685380;  1 drivers
v0x2680520_0 .net *"_ivl_26", 0 0, L_0x26853f0;  1 drivers
v0x2680600_0 .net *"_ivl_28", 0 0, L_0x2685310;  1 drivers
v0x26806e0_0 .net *"_ivl_30", 0 0, L_0x2685690;  1 drivers
v0x26807c0_0 .net *"_ivl_32", 0 0, L_0x2685830;  1 drivers
v0x26808a0_0 .net *"_ivl_34", 0 0, L_0x26858a0;  1 drivers
v0x2680980_0 .net *"_ivl_36", 0 0, L_0x2685a00;  1 drivers
v0x2680a60_0 .net *"_ivl_4", 0 0, L_0x26848f0;  1 drivers
v0x2680b40_0 .net *"_ivl_40", 0 0, L_0x2685d90;  1 drivers
v0x2680d30_0 .net *"_ivl_42", 0 0, L_0x2685e00;  1 drivers
v0x2680e10_0 .net *"_ivl_44", 0 0, L_0x2685f80;  1 drivers
v0x2680ef0_0 .net *"_ivl_46", 0 0, L_0x2685ff0;  1 drivers
v0x2680fd0_0 .net *"_ivl_48", 0 0, L_0x26861d0;  1 drivers
v0x26810b0_0 .net *"_ivl_52", 0 0, L_0x2686430;  1 drivers
v0x2681190_0 .net *"_ivl_54", 0 0, L_0x26864a0;  1 drivers
v0x2681270_0 .net *"_ivl_56", 0 0, L_0x2686600;  1 drivers
v0x2681350_0 .net *"_ivl_58", 0 0, L_0x2686710;  1 drivers
v0x2681430_0 .net *"_ivl_6", 0 0, L_0x2684960;  1 drivers
v0x2681510_0 .net *"_ivl_60", 0 0, L_0x2686880;  1 drivers
v0x26815f0_0 .net *"_ivl_62", 0 0, L_0x2686990;  1 drivers
v0x26816d0_0 .net *"_ivl_64", 0 0, L_0x2686b10;  1 drivers
v0x26817b0_0 .net *"_ivl_66", 0 0, L_0x2686de0;  1 drivers
v0x2681890_0 .net *"_ivl_68", 0 0, L_0x2686fc0;  1 drivers
v0x2681970_0 .net *"_ivl_70", 0 0, L_0x26870d0;  1 drivers
v0x2681a50_0 .net *"_ivl_72", 0 0, L_0x2687270;  1 drivers
v0x2681d40_0 .net *"_ivl_74", 0 0, L_0x2687540;  1 drivers
v0x2681e20_0 .net *"_ivl_76", 0 0, L_0x2687140;  1 drivers
v0x2681f00_0 .net *"_ivl_78", 0 0, L_0x26876f0;  1 drivers
v0x2681fe0_0 .net *"_ivl_8", 0 0, L_0x2684a50;  1 drivers
v0x26820c0_0 .net *"_ivl_80", 0 0, L_0x2687950;  1 drivers
v0x26821a0_0 .net *"_ivl_82", 0 0, L_0x26879c0;  1 drivers
v0x2682280_0 .net *"_ivl_86", 0 0, L_0x2687cf0;  1 drivers
v0x2682360_0 .net *"_ivl_88", 0 0, L_0x2687f70;  1 drivers
v0x2682440_0 .net "a", 0 0, v0x267f450_0;  alias, 1 drivers
v0x26824e0_0 .net "b", 0 0, v0x267f4f0_0;  alias, 1 drivers
v0x26825d0_0 .net "c", 0 0, v0x267f590_0;  alias, 1 drivers
v0x26826c0_0 .net "d", 0 0, v0x267f700_0;  alias, 1 drivers
v0x26827b0_0 .net "out", 0 0, L_0x2688080;  alias, 1 drivers
v0x2682870_0 .net "w1", 0 0, L_0x26851e0;  1 drivers
v0x2682930_0 .net "w2", 0 0, L_0x2685bd0;  1 drivers
v0x26829f0_0 .net "w3", 0 0, L_0x2686240;  1 drivers
v0x2682ab0_0 .net "w4", 0 0, L_0x2687be0;  1 drivers
S_0x2682c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2631f20;
 .timescale -12 -12;
E_0x2645b10 .event anyedge, v0x26838c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26838c0_0;
    %nor/r;
    %assign/vec4 v0x26838c0_0, 0;
    %wait E_0x2645b10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x267e990;
T_3 ;
    %fork t_1, S_0x267ec30;
    %jmp t_0;
    .scope S_0x267ec30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x267ee90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267f700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267f590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267f4f0_0, 0;
    %assign/vec4 v0x267f450_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x262e9f0;
    %load/vec4 v0x267ee90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x267ee90_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x267f700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267f590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267f4f0_0, 0;
    %assign/vec4 v0x267f450_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2645fc0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x267f270;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2645d70;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x267f450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267f4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267f590_0, 0;
    %assign/vec4 v0x267f700_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x267e990;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2631f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26835a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26838c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2631f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x26835a0_0;
    %inv;
    %store/vec4 v0x26835a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2631f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x267f660_0, v0x2683a20_0, v0x26833c0_0, v0x2683460_0, v0x2683500_0, v0x2683640_0, v0x2683780_0, v0x26836e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2631f20;
T_7 ;
    %load/vec4 v0x2683820_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2683820_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2683820_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2683820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2683820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2683820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2683820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2631f20;
T_8 ;
    %wait E_0x2645d70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2683820_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2683820_0, 4, 32;
    %load/vec4 v0x2683960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2683820_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2683820_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2683820_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2683820_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2683780_0;
    %load/vec4 v0x2683780_0;
    %load/vec4 v0x26836e0_0;
    %xor;
    %load/vec4 v0x2683780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2683820_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2683820_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2683820_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2683820_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/kmap2/iter1/response2/top_module.sv";
