#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jan 12 14:13:09 2018
# Process ID: 18172
# Current directory: /home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.runs/impl_1
# Command line: vivado -log ublaze_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source ublaze_wrapper.tcl -notrace
# Log file: /home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.runs/impl_1/ublaze_wrapper.vdi
# Journal file: /home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ublaze_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.xdc] for cell 'ublaze_i/microblaze_0/U0'
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.xdc] for cell 'ublaze_i/microblaze_0/U0'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc] for cell 'ublaze_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1684.387 ; gain = 459.445 ; free physical = 1056 ; free virtual = 7519
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc] for cell 'ublaze_i/mdm_1/U0'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_board.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_board.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_board.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_board.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0.xdc] for cell 'ublaze_i/axi_timer_0'
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0.xdc] for cell 'ublaze_i/axi_timer_0'
Parsing XDC File [/home/tayspen72/Documents/Vivado/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [/home/tayspen72/Documents/Vivado/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tayspen72/Documents/Vivado/Basys3_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [/home/tayspen72/Documents/Vivado/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tayspen72/Documents/Vivado/Basys3_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [/home/tayspen72/Documents/Vivado/Basys3_Master.xdc:9]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports sys_clk]'. [/home/tayspen72/Documents/Vivado/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/tayspen72/Documents/Vivado/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ublaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1685.387 ; gain = 782.996 ; free physical = 1081 ; free virtual = 7517
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1725.406 ; gain = 32.016 ; free physical = 1081 ; free virtual = 7517

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 2239f3f97
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 38 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 264b293e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1728.406 ; gain = 3.000 ; free physical = 1077 ; free virtual = 7515

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 373 cells.
Phase 2 Constant Propagation | Checksum: 24d0051db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.406 ; gain = 3.000 ; free physical = 1073 ; free virtual = 7514

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/EX_CarryIn.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/EX_CarryIn.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Ready.
WARNING: [Opt 31-6] Deleting driverless net: ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 3729 unconnected nets.
INFO: [Opt 31-11] Eliminated 2115 unconnected cells.
Phase 3 Sweep | Checksum: 1d71553ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.406 ; gain = 3.000 ; free physical = 1075 ; free virtual = 7513

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1728.406 ; gain = 0.000 ; free physical = 1075 ; free virtual = 7513
Ending Logic Optimization Task | Checksum: 1d71553ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.406 ; gain = 3.000 ; free physical = 1076 ; free virtual = 7513
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 42 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1728.406 ; gain = 0.000 ; free physical = 1075 ; free virtual = 7513
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.runs/impl_1/ublaze_wrapper_drc_opted.rpt.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1728.406 ; gain = 0.000 ; free physical = 1069 ; free virtual = 7511
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1728.406 ; gain = 0.000 ; free physical = 1069 ; free virtual = 7511

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 9a0767d8

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1728.406 ; gain = 0.000 ; free physical = 1069 ; free virtual = 7511
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 9a0767d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1735.406 ; gain = 7.000 ; free physical = 1064 ; free virtual = 7510

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 9a0767d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1735.406 ; gain = 7.000 ; free physical = 1064 ; free virtual = 7510

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 9be4e5dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1735.406 ; gain = 7.000 ; free physical = 1064 ; free virtual = 7510
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16804d02c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1735.406 ; gain = 7.000 ; free physical = 1064 ; free virtual = 7510

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 126cc0426

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1735.406 ; gain = 7.000 ; free physical = 1062 ; free virtual = 7510
Phase 1.2.1 Place Init Design | Checksum: 1320f141a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1746.051 ; gain = 17.645 ; free physical = 1051 ; free virtual = 7500
Phase 1.2 Build Placer Netlist Model | Checksum: 1320f141a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1746.051 ; gain = 17.645 ; free physical = 1051 ; free virtual = 7500

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1320f141a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1746.051 ; gain = 17.645 ; free physical = 1051 ; free virtual = 7500
Phase 1.3 Constrain Clocks/Macros | Checksum: 1320f141a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1746.051 ; gain = 17.645 ; free physical = 1051 ; free virtual = 7500
Phase 1 Placer Initialization | Checksum: 1320f141a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1746.051 ; gain = 17.645 ; free physical = 1051 ; free virtual = 7500

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 163bd1215

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1042 ; free virtual = 7493

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 163bd1215

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1042 ; free virtual = 7493

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159f5f554

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1042 ; free virtual = 7493

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19c66dbdd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1042 ; free virtual = 7493

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 19c66dbdd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1042 ; free virtual = 7493

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b197d446

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1043 ; free virtual = 7494

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b197d446

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1043 ; free virtual = 7494

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 10554da62

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1040 ; free virtual = 7492
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 10554da62

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1040 ; free virtual = 7492

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 10554da62

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1040 ; free virtual = 7492

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 10554da62

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1040 ; free virtual = 7492
Phase 3.7 Small Shape Detail Placement | Checksum: 10554da62

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1040 ; free virtual = 7492

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15276e644

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1040 ; free virtual = 7492
Phase 3 Detail Placement | Checksum: 15276e644

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1040 ; free virtual = 7492

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 227518027

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7491

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 227518027

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7491

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 227518027

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7491

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: ed691b7f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7491
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: ed691b7f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7491
Phase 4.1.3.1 PCOPT Shape updates | Checksum: ed691b7f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7491

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.505. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: fbf2b275

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492
Phase 4.1.3 Post Placement Optimization | Checksum: fbf2b275

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492
Phase 4.1 Post Commit Optimization | Checksum: fbf2b275

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: fbf2b275

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: fbf2b275

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: fbf2b275

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492
Phase 4.4 Placer Reporting | Checksum: fbf2b275

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 165a7285d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 165a7285d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492
Ending Placer Task | Checksum: 1433a148d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 42 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1770.062 ; gain = 41.656 ; free physical = 1039 ; free virtual = 7492
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1770.062 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7491
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1770.062 ; gain = 0.000 ; free physical = 1035 ; free virtual = 7490
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1770.062 ; gain = 0.000 ; free physical = 1035 ; free virtual = 7490
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1770.062 ; gain = 0.000 ; free physical = 1035 ; free virtual = 7490
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: cadec76e ConstDB: 0 ShapeSum: 785b4d1f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15fcd14b7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1800.727 ; gain = 30.664 ; free physical = 983 ; free virtual = 7439

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15fcd14b7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1804.727 ; gain = 34.664 ; free physical = 982 ; free virtual = 7438

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15fcd14b7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1818.727 ; gain = 48.664 ; free physical = 968 ; free virtual = 7425
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ea6de3aa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1832.727 ; gain = 62.664 ; free physical = 946 ; free virtual = 7416
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.684  | TNS=0.000  | WHS=-0.174 | THS=-37.392|

Phase 2 Router Initialization | Checksum: 2002f4b30

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1832.727 ; gain = 62.664 ; free physical = 947 ; free virtual = 7416

Phase 3 Initial Routing
#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jan 12 14:14:30 2018
# Process ID: 19791
# Current directory: /home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.runs/impl_1
# Command line: vivado -log ublaze_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source ublaze_wrapper.tcl -notrace
# Log file: /home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.runs/impl_1/ublaze_wrapper.vdi
# Journal file: /home/tayspen72/Documents/Vivado/Lab1/1_1_ublaze_system/1_1_ublaze_system.runs/impl_1/vivado.jou
#-----------------------------------------------------------
