# TCL File Generated by Component Editor 16.1
# Tue Feb 21 18:33:48 JST 2017
# DO NOT MODIFY


# 
# i2s_wrapper "i2s_wrapper" v1.0
#  2017.02.21.18:33:48
# Open i2s wrapper
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module i2s_wrapper
# 
set_module_property DESCRIPTION "Open i2s wrapper"
set_module_property NAME i2s_wrapper
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Interface Protocols/Audio & Video"
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME i2s_wrapper
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL i2s_core_wrapper
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file i2s_core_wrapper.v VERILOG PATH i2s_core_wrapper.v TOP_LEVEL_FILE
add_fileset_file capture_fifo.qip OTHER PATH capture_fifo.qip
add_fileset_file capture_fifo.v VERILOG PATH capture_fifo.v
add_fileset_file i2s_clkctrl_apb.v VERILOG PATH i2s_clkctrl_apb.v
add_fileset_file i2s_output_apb.v VERILOG PATH i2s_output_apb.v
add_fileset_file playback_fifo.qip OTHER PATH playback_fifo.qip
add_fileset_file playback_fifo.v VERILOG PATH playback_fifo.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL i2s_core_wrapper
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file i2s_core_wrapper.v VERILOG PATH i2s_core_wrapper.v
add_fileset_file capture_fifo.qip OTHER PATH capture_fifo.qip
add_fileset_file capture_fifo.v VERILOG PATH capture_fifo.v
add_fileset_file i2s_clkctrl_apb.v VERILOG PATH i2s_clkctrl_apb.v
add_fileset_file i2s_output_apb.v VERILOG PATH i2s_output_apb.v
add_fileset_file playback_fifo.qip OTHER PATH playback_fifo.qip
add_fileset_file playback_fifo.v VERILOG PATH playback_fifo.v

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL i2s_core_wrapper
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file i2s_core_wrapper.v VERILOG PATH i2s_core_wrapper.v
add_fileset_file capture_fifo.qip OTHER PATH capture_fifo.qip
add_fileset_file capture_fifo.v VERILOG PATH capture_fifo.v
add_fileset_file i2s_clkctrl_apb.v VERILOG PATH i2s_clkctrl_apb.v
add_fileset_file i2s_output_apb.v VERILOG PATH i2s_output_apb.v
add_fileset_file playback_fifo.qip OTHER PATH playback_fifo.qip
add_fileset_file playback_fifo.v VERILOG PATH playback_fifo.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point playback_fifo
# 
add_interface playback_fifo conduit end
set_interface_property playback_fifo associatedClock ""
set_interface_property playback_fifo associatedReset ""
set_interface_property playback_fifo ENABLED true
set_interface_property playback_fifo EXPORT_OF ""
set_interface_property playback_fifo PORT_NAME_MAP ""
set_interface_property playback_fifo CMSIS_SVD_VARIABLES ""
set_interface_property playback_fifo SVD_ADDRESS_GROUP ""

add_interface_port playback_fifo playback_fifo_read_opt read Input 1
add_interface_port playback_fifo playback_fifo_clk_opt clk Input 1
add_interface_port playback_fifo playback_fifo_data_opt data Output 64
add_interface_port playback_fifo playback_fifo_empty_opt empty Output 1
add_interface_port playback_fifo playback_fifo_full_opt full Output 1


# 
# connection point capture_fifo
# 
add_interface capture_fifo conduit end
set_interface_property capture_fifo associatedClock ""
set_interface_property capture_fifo associatedReset ""
set_interface_property capture_fifo ENABLED true
set_interface_property capture_fifo EXPORT_OF ""
set_interface_property capture_fifo PORT_NAME_MAP ""
set_interface_property capture_fifo CMSIS_SVD_VARIABLES ""
set_interface_property capture_fifo SVD_ADDRESS_GROUP ""

add_interface_port capture_fifo capture_fifo_write_opt write Input 1
add_interface_port capture_fifo capture_fifo_clk_opt clk Input 1
add_interface_port capture_fifo capture_fifo_data_opt data Input 64
add_interface_port capture_fifo capture_fifo_empty_opt empty Output 1
add_interface_port capture_fifo capture_fifo_full_opt full Output 1


# 
# connection point clk_44
# 
add_interface clk_44 clock end
set_interface_property clk_44 clockRate 0
set_interface_property clk_44 ENABLED true
set_interface_property clk_44 EXPORT_OF ""
set_interface_property clk_44 PORT_NAME_MAP ""
set_interface_property clk_44 CMSIS_SVD_VARIABLES ""
set_interface_property clk_44 SVD_ADDRESS_GROUP ""

add_interface_port clk_44 clk_44_ckctrl clk Input 1


# 
# connection point clk_48
# 
add_interface clk_48 clock end
set_interface_property clk_48 clockRate 0
set_interface_property clk_48 ENABLED true
set_interface_property clk_48 EXPORT_OF ""
set_interface_property clk_48 PORT_NAME_MAP ""
set_interface_property clk_48 CMSIS_SVD_VARIABLES ""
set_interface_property clk_48 SVD_ADDRESS_GROUP ""

add_interface_port clk_48 clk_48_ckctrl clk Input 1


# 
# connection point apb_slave_clkctrl
# 
add_interface apb_slave_clkctrl apb end
set_interface_property apb_slave_clkctrl associatedClock clock_clkcntrl
set_interface_property apb_slave_clkctrl associatedReset reset_clkcntrl
set_interface_property apb_slave_clkctrl ENABLED true
set_interface_property apb_slave_clkctrl EXPORT_OF ""
set_interface_property apb_slave_clkctrl PORT_NAME_MAP ""
set_interface_property apb_slave_clkctrl CMSIS_SVD_VARIABLES ""
set_interface_property apb_slave_clkctrl SVD_ADDRESS_GROUP ""

add_interface_port apb_slave_clkctrl paddr_ckctrl paddr Input 5
add_interface_port apb_slave_clkctrl penable_ckctrl penable Input 1
add_interface_port apb_slave_clkctrl pwrite_ckctrl pwrite Input 1
add_interface_port apb_slave_clkctrl pwdata_ckctrl pwdata Input 32
add_interface_port apb_slave_clkctrl psel_ckctrl psel Input 1
add_interface_port apb_slave_clkctrl prdata_ckctrl prdata Output 32
add_interface_port apb_slave_clkctrl pready_ckctrl pready Output 1


# 
# connection point apb_slave_output
# 
add_interface apb_slave_output apb end
set_interface_property apb_slave_output associatedClock clock_opt
set_interface_property apb_slave_output associatedReset reset_opt
set_interface_property apb_slave_output ENABLED true
set_interface_property apb_slave_output EXPORT_OF ""
set_interface_property apb_slave_output PORT_NAME_MAP ""
set_interface_property apb_slave_output CMSIS_SVD_VARIABLES ""
set_interface_property apb_slave_output SVD_ADDRESS_GROUP ""

add_interface_port apb_slave_output prdata_opt prdata Output 32
add_interface_port apb_slave_output pready_opt pready Output 1
add_interface_port apb_slave_output psel_opt psel Input 1
add_interface_port apb_slave_output pwdata_opt pwdata Input 32
add_interface_port apb_slave_output pwrite_opt pwrite Input 1
add_interface_port apb_slave_output paddr_opt paddr Input 5
add_interface_port apb_slave_output penable_opt penable Input 1


# 
# connection point ext
# 
add_interface ext conduit end
set_interface_property ext associatedClock ""
set_interface_property ext associatedReset ""
set_interface_property ext ENABLED true
set_interface_property ext EXPORT_OF ""
set_interface_property ext PORT_NAME_MAP ""
set_interface_property ext CMSIS_SVD_VARIABLES ""
set_interface_property ext SVD_ADDRESS_GROUP ""

add_interface_port ext ext_bclk_ckctrl bclk Input 1
add_interface_port ext ext_capture_lrclk_ckctrl capture_lrclk Input 1
add_interface_port ext ext_playback_lrclk_ckctrl playback_lrclk Input 1


# 
# connection point mclk
# 
add_interface mclk clock start
set_interface_property mclk associatedDirectClock ""
set_interface_property mclk clockRate 0
set_interface_property mclk clockRateKnown false
set_interface_property mclk ENABLED true
set_interface_property mclk EXPORT_OF ""
set_interface_property mclk PORT_NAME_MAP ""
set_interface_property mclk CMSIS_SVD_VARIABLES ""
set_interface_property mclk SVD_ADDRESS_GROUP ""

add_interface_port mclk mclk_ckctrl clk Output 1


# 
# connection point clock_clkcntrl
# 
add_interface clock_clkcntrl clock end
set_interface_property clock_clkcntrl clockRate 0
set_interface_property clock_clkcntrl ENABLED true
set_interface_property clock_clkcntrl EXPORT_OF ""
set_interface_property clock_clkcntrl PORT_NAME_MAP ""
set_interface_property clock_clkcntrl CMSIS_SVD_VARIABLES ""
set_interface_property clock_clkcntrl SVD_ADDRESS_GROUP ""

add_interface_port clock_clkcntrl clk_ckctrl clk Input 1


# 
# connection point reset_clkcntrl
# 
add_interface reset_clkcntrl reset end
set_interface_property reset_clkcntrl associatedClock clock_clkcntrl
set_interface_property reset_clkcntrl synchronousEdges DEASSERT
set_interface_property reset_clkcntrl ENABLED true
set_interface_property reset_clkcntrl EXPORT_OF ""
set_interface_property reset_clkcntrl PORT_NAME_MAP ""
set_interface_property reset_clkcntrl CMSIS_SVD_VARIABLES ""
set_interface_property reset_clkcntrl SVD_ADDRESS_GROUP ""

add_interface_port reset_clkcntrl reset_n_ckctrl reset_n Input 1


# 
# connection point clock_opt
# 
add_interface clock_opt clock end
set_interface_property clock_opt clockRate 0
set_interface_property clock_opt ENABLED true
set_interface_property clock_opt EXPORT_OF ""
set_interface_property clock_opt PORT_NAME_MAP ""
set_interface_property clock_opt CMSIS_SVD_VARIABLES ""
set_interface_property clock_opt SVD_ADDRESS_GROUP ""

add_interface_port clock_opt clk_opt clk Input 1


# 
# connection point capture_dma
# 
add_interface capture_dma conduit end
set_interface_property capture_dma associatedClock ""
set_interface_property capture_dma associatedReset ""
set_interface_property capture_dma ENABLED true
set_interface_property capture_dma EXPORT_OF ""
set_interface_property capture_dma PORT_NAME_MAP ""
set_interface_property capture_dma CMSIS_SVD_VARIABLES ""
set_interface_property capture_dma SVD_ADDRESS_GROUP ""

add_interface_port capture_dma capture_dma_ack_opt ack Input 1
add_interface_port capture_dma capture_dma_enable_opt enable Output 1
add_interface_port capture_dma capture_dma_req_opt req Output 1


# 
# connection point playback_dma
# 
add_interface playback_dma conduit end
set_interface_property playback_dma associatedClock ""
set_interface_property playback_dma associatedReset ""
set_interface_property playback_dma ENABLED true
set_interface_property playback_dma EXPORT_OF ""
set_interface_property playback_dma PORT_NAME_MAP ""
set_interface_property playback_dma CMSIS_SVD_VARIABLES ""
set_interface_property playback_dma SVD_ADDRESS_GROUP ""

add_interface_port playback_dma playback_dma_ack_opt ack Input 1
add_interface_port playback_dma playback_dma_enable_opt enable Output 1
add_interface_port playback_dma playback_dma_req_opt req Output 1


# 
# connection point reset_opt
# 
add_interface reset_opt reset end
set_interface_property reset_opt associatedClock clock_opt
set_interface_property reset_opt synchronousEdges DEASSERT
set_interface_property reset_opt ENABLED true
set_interface_property reset_opt EXPORT_OF ""
set_interface_property reset_opt PORT_NAME_MAP ""
set_interface_property reset_opt CMSIS_SVD_VARIABLES ""
set_interface_property reset_opt SVD_ADDRESS_GROUP ""

add_interface_port reset_opt reset_n_opt reset_n Input 1


# 
# connection point conduit
# 
add_interface conduit conduit end
set_interface_property conduit associatedClock ""
set_interface_property conduit associatedReset ""
set_interface_property conduit ENABLED true
set_interface_property conduit EXPORT_OF ""
set_interface_property conduit PORT_NAME_MAP ""
set_interface_property conduit CMSIS_SVD_VARIABLES ""
set_interface_property conduit SVD_ADDRESS_GROUP ""

add_interface_port conduit bclk_ckctrl bclk Output 1
add_interface_port conduit capture_lrclk_ckctrl capture_lrclk Output 1
add_interface_port conduit clk_sel_48_44_ckctrl clk_sel_48_44 Output 1
add_interface_port conduit master_slave_mode_ckctrl master_slave_mode Output 1
add_interface_port conduit playback_lrclk_ckctrl playback_lrclk Output 1


#
# customize by nrs
#
set_module_assignment embeddedsw.dts.vendor "opencores"
set_module_assignment embeddedsw.dts.name "i2s"
set_module_assignment embeddedsw.dts.group "i2s"
set_module_assignment {embeddedsw.dts.params.#sound-dai-cells} 1
set_module_assignment embeddedsw.dts.params.dma-names {"tx", "rx"}


