/// Auto-generated register definitions for I2S0
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::espressif::esp32::esp32::i2s0 {

// ============================================================================
// I2S0 - I2S (Inter-IC Sound) Controller 0
// Base Address: 0x3FF4F000
// ============================================================================

/// I2S0 Register Structure
struct I2S0_Registers {
    uint8_t RESERVED_0000[8]; ///< Reserved

    /// CONF
    /// Offset: 0x0008
    /// Reset value: 0x00030300
    volatile uint32_t CONF;

    /// INT_RAW
    /// Offset: 0x000C
    volatile uint32_t INT_RAW;

    /// INT_ST
    /// Offset: 0x0010
    volatile uint32_t INT_ST;

    /// INT_ENA
    /// Offset: 0x0014
    volatile uint32_t INT_ENA;

    /// INT_CLR
    /// Offset: 0x0018
    volatile uint32_t INT_CLR;

    /// TIMING
    /// Offset: 0x001C
    volatile uint32_t TIMING;

    /// FIFO_CONF
    /// Offset: 0x0020
    /// Reset value: 0x00001820
    volatile uint32_t FIFO_CONF;

    /// RXEOF_NUM
    /// Offset: 0x0024
    /// Reset value: 0x00000040
    volatile uint32_t RXEOF_NUM;

    /// CONF_SIGLE_DATA
    /// Offset: 0x0028
    volatile uint32_t CONF_SIGLE_DATA;

    /// CONF_CHAN
    /// Offset: 0x002C
    volatile uint32_t CONF_CHAN;

    /// OUT_LINK
    /// Offset: 0x0030
    volatile uint32_t OUT_LINK;

    /// IN_LINK
    /// Offset: 0x0034
    volatile uint32_t IN_LINK;

    /// OUT_EOF_DES_ADDR
    /// Offset: 0x0038
    volatile uint32_t OUT_EOF_DES_ADDR;

    /// IN_EOF_DES_ADDR
    /// Offset: 0x003C
    volatile uint32_t IN_EOF_DES_ADDR;

    /// OUT_EOF_BFR_DES_ADDR
    /// Offset: 0x0040
    volatile uint32_t OUT_EOF_BFR_DES_ADDR;

    /// AHB_TEST
    /// Offset: 0x0044
    volatile uint32_t AHB_TEST;

    /// INLINK_DSCR
    /// Offset: 0x0048
    volatile uint32_t INLINK_DSCR;

    /// INLINK_DSCR_BF0
    /// Offset: 0x004C
    volatile uint32_t INLINK_DSCR_BF0;

    /// INLINK_DSCR_BF1
    /// Offset: 0x0050
    volatile uint32_t INLINK_DSCR_BF1;

    /// OUTLINK_DSCR
    /// Offset: 0x0054
    volatile uint32_t OUTLINK_DSCR;

    /// OUTLINK_DSCR_BF0
    /// Offset: 0x0058
    volatile uint32_t OUTLINK_DSCR_BF0;

    /// OUTLINK_DSCR_BF1
    /// Offset: 0x005C
    volatile uint32_t OUTLINK_DSCR_BF1;

    /// LC_CONF
    /// Offset: 0x0060
    /// Reset value: 0x00000100
    volatile uint32_t LC_CONF;

    /// OUTFIFO_PUSH
    /// Offset: 0x0064
    volatile uint32_t OUTFIFO_PUSH;

    /// INFIFO_POP
    /// Offset: 0x0068
    volatile uint32_t INFIFO_POP;

    /// LC_STATE0
    /// Offset: 0x006C
    volatile uint32_t LC_STATE0;

    /// LC_STATE1
    /// Offset: 0x0070
    volatile uint32_t LC_STATE1;

    /// LC_HUNG_CONF
    /// Offset: 0x0074
    /// Reset value: 0x00000810
    volatile uint32_t LC_HUNG_CONF;
    uint8_t RESERVED_0078[8]; ///< Reserved

    /// CVSD_CONF0
    /// Offset: 0x0080
    /// Reset value: 0x80007FFF
    volatile uint32_t CVSD_CONF0;

    /// CVSD_CONF1
    /// Offset: 0x0084
    /// Reset value: 0x000A0500
    volatile uint32_t CVSD_CONF1;

    /// CVSD_CONF2
    /// Offset: 0x0088
    /// Reset value: 0x000502A4
    volatile uint32_t CVSD_CONF2;

    /// PLC_CONF0
    /// Offset: 0x008C
    /// Reset value: 0x08A80339
    volatile uint32_t PLC_CONF0;

    /// PLC_CONF1
    /// Offset: 0x0090
    /// Reset value: 0xA0178A05
    volatile uint32_t PLC_CONF1;

    /// PLC_CONF2
    /// Offset: 0x0094
    /// Reset value: 0x00000028
    volatile uint32_t PLC_CONF2;

    /// ESCO_CONF0
    /// Offset: 0x0098
    volatile uint32_t ESCO_CONF0;

    /// SCO_CONF0
    /// Offset: 0x009C
    volatile uint32_t SCO_CONF0;

    /// CONF1
    /// Offset: 0x00A0
    /// Reset value: 0x00000089
    volatile uint32_t CONF1;

    /// PD_CONF
    /// Offset: 0x00A4
    /// Reset value: 0x0000000A
    volatile uint32_t PD_CONF;

    /// CONF2
    /// Offset: 0x00A8
    volatile uint32_t CONF2;

    /// CLKM_CONF
    /// Offset: 0x00AC
    /// Reset value: 0x00000004
    volatile uint32_t CLKM_CONF;

    /// SAMPLE_RATE_CONF
    /// Offset: 0x00B0
    /// Reset value: 0x00410186
    volatile uint32_t SAMPLE_RATE_CONF;

    /// PDM_CONF
    /// Offset: 0x00B4
    /// Reset value: 0x01550020
    volatile uint32_t PDM_CONF;

    /// PDM_FREQ_CONF
    /// Offset: 0x00B8
    /// Reset value: 0x000F01E0
    volatile uint32_t PDM_FREQ_CONF;

    /// STATE
    /// Offset: 0x00BC
    /// Reset value: 0x00000007
    volatile uint32_t STATE;
    uint8_t RESERVED_00C0[60]; ///< Reserved

    /// DATE
    /// Offset: 0x00FC
    /// Reset value: 0x01604201
    volatile uint32_t DATE;
};

static_assert(sizeof(I2S0_Registers) >= 256, "I2S0_Registers size mismatch");

/// I2S0 peripheral instance
constexpr I2S0_Registers* I2S0 = 
    reinterpret_cast<I2S0_Registers*>(0x3FF4F000);

}  // namespace alloy::hal::espressif::esp32::esp32::i2s0
