INFO: [v++ 60-1548] Creating build summary session with primary output /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/primary_caps_accel.hlscompile_summary, at Mon Aug  5 14:32:03 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel -config /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg -cmdlineconfig /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Aug  5 14:32:04 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/jjos425/Desktop/P4P33-2024/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jjos425' on host 'en432999.uoa.auckland.ac.nz' (Linux_x86_64 version 5.15.0-113-generic) on Mon Aug 05 14:32:04 NZST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel'
INFO: [HLS 200-2005] Using work_dir /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/constants.h' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/constants.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.cpp' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.h' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCaps.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/testing_suite.h' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/testing_suite.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=PrimaryCapsTestbench.cpp' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/PrimaryCapsTestbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=process_features' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.28 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.35 seconds; current allocated memory: 299.672 MB.
INFO: [HLS 200-10] Analyzing design file 'PrimaryCaps.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.72 seconds. CPU system time: 0.69 seconds. Elapsed time: 10.42 seconds; current allocated memory: 305.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 491 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74,918 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53,342 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,963 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,948 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,884 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,884 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,884 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,884 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,934 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,940 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,955 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43,080 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,998 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43,009 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43,052 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/jjos425/Documents/vivado_projects/project_1/primary_caps_accel/primary_caps_accel/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'biases' for cosimulation. (PrimaryCaps.cpp:158:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'output' for cosimulation. (PrimaryCaps.cpp:158:0)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'result'. (PrimaryCaps.cpp:144:9)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_109_5' (PrimaryCaps.cpp:109:34) in function 'conv_2d' partially with a factor of 64 (PrimaryCaps.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_6' (PrimaryCaps.cpp:115:38) in function 'conv_2d' completely with a factor of 9 (PrimaryCaps.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_7' (PrimaryCaps.cpp:118:20) in function 'conv_2d' completely with a factor of 9 (PrimaryCaps.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'coalesce_partial_sums(float*, float*)' into 'conv_2d(float*, hls::stream<float, 0>&, float*, float*)' (PrimaryCaps.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'reshape(float*, float*)' into 'process_features(float*, float*, float*, float*)' (PrimaryCaps.cpp:158:0)
INFO: [HLS 214-178] Inlining function 'squash(float*, float*)' into 'process_features(float*, float*, float*, float*)' (PrimaryCaps.cpp:158:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at PrimaryCaps.cpp:81:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at PrimaryCaps.cpp:82:4 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_109_5> at PrimaryCaps.cpp:109:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_98_2> at PrimaryCaps.cpp:98:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at PrimaryCaps.cpp:133:4 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_175_1> at PrimaryCaps.cpp:175:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at PrimaryCaps.cpp:207:4 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_225_4> at PrimaryCaps.cpp:225:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at PrimaryCaps.cpp:237:4 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at PrimaryCaps.cpp:252:4 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_258_2> at PrimaryCaps.cpp:258:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_266_3> at PrimaryCaps.cpp:266:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_279_6> at PrimaryCaps.cpp:279:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at PrimaryCaps.cpp:286:4 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_4' is marked as complete unroll implied by the pipeline pragma (PrimaryCaps.cpp:268:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_4' (PrimaryCaps.cpp:268:26) in function 'process_features' completely with a factor of 8 (PrimaryCaps.cpp:158:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'squared_input.i' due to pipeline pragma (PrimaryCaps.cpp:247:10)
INFO: [HLS 214-248] Applying array_partition to 'squared_input.i': Cyclic partitioning with factor 4 on dimension 1. (PrimaryCaps.cpp:247:10)
INFO: [HLS 214-115] Multiple burst reads of length 6400 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PrimaryCaps.cpp:81:2)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PrimaryCaps.cpp:82:4)
INFO: [HLS 214-115] Multiple burst reads of length 331776 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PrimaryCaps.cpp:175:23)
INFO: [HLS 214-115] Multiple burst writes of length 576 and bit width 512 has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (PrimaryCaps.cpp:286:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 356.76 seconds. CPU system time: 0.4 seconds. Elapsed time: 358.35 seconds; current allocated memory: 314.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 314.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 18.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 18.72 seconds; current allocated memory: 382.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.32 seconds. CPU system time: 0 seconds. Elapsed time: 10.34 seconds; current allocated memory: 389.301 MB.
WARNING: [HLS 200-805] An internal stream 'weights_stream' (PrimaryCaps.cpp:174) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 31.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 31.49 seconds; current allocated memory: 542.219 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_223_3'(PrimaryCaps.cpp:223:30) and 'VITIS_LOOP_225_4'(PrimaryCaps.cpp:225:34) in function 'process_features' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_221_2'(PrimaryCaps.cpp:221:26) and 'VITIS_LOOP_223_3'(PrimaryCaps.cpp:223:30) in function 'process_features' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_219_1'(PrimaryCaps.cpp:219:22) and 'VITIS_LOOP_221_2'(PrimaryCaps.cpp:221:26) in function 'process_features' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_256_1'(PrimaryCaps.cpp:256:22) and 'VITIS_LOOP_258_2'(PrimaryCaps.cpp:258:26) in function 'process_features' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_277_5'(PrimaryCaps.cpp:277:22) and 'VITIS_LOOP_279_6'(PrimaryCaps.cpp:279:26) in function 'process_features' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_139_1'(PrimaryCaps.cpp:139:20) and 'VITIS_LOOP_141_2'(PrimaryCaps.cpp:141:21) in function 'conv_2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_223_3' (PrimaryCaps.cpp:223:30) in function 'process_features'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_221_2' (PrimaryCaps.cpp:221:26) in function 'process_features'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_1' (PrimaryCaps.cpp:219:22) in function 'process_features'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_256_1' (PrimaryCaps.cpp:256:22) in function 'process_features'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_277_5' (PrimaryCaps.cpp:277:22) in function 'process_features'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_1' (PrimaryCaps.cpp:139:20) in function 'conv_2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 35.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 35.13 seconds; current allocated memory: 780.949 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_features' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_features_Pipeline_VITIS_LOOP_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_175_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.49 seconds. CPU system time: 0.07 seconds. Elapsed time: 15.56 seconds; current allocated memory: 785.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 785.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 785.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 785.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 785.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 785.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_Pipeline_VITIS_LOOP_98_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_98_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 785.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 785.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 787.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 787.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_Pipeline_VITIS_LOOP_109_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_5'.
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'conv_2d_Pipeline_VITIS_LOOP_109_5' (loop 'VITIS_LOOP_109_5'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation 0 bit ('partial_sums_addr_write_ln123', PrimaryCaps.cpp:123) of variable 'add47_63', PrimaryCaps.cpp:123 on array 'partial_sums' and 'load' operation 32 bit ('partial_sums_load_80', PrimaryCaps.cpp:123) on array 'partial_sums'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_109_5': unable to pipeline.
