// Seed: 1017064840
`timescale 1ps / 1ps
module module_0 #(
    parameter id_10 = 32'd36,
    parameter id_9  = 32'd4
) (
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output logic id_6
    , id_7,
    output id_8
);
  logic _id_9 = id_1;
  assign id_5 = 1 ? 1 : id_7;
  logic _id_10;
  logic id_11;
  assign id_2[id_10] = id_8;
  always @(posedge 1, posedge id_7) begin
    id_7 <= id_8[1 : id_9];
  end
endmodule
