{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708028863332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708028863334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 15:27:43 2024 " "Processing started: Thu Feb 15 15:27:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708028863334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708028863334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simplealu -c simplealu " "Command: quartus_map --read_settings_files=on --write_settings_files=off simplealu -c simplealu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708028863334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708028863781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708028863781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/alu/tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/alu/tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriStateBuffer-Arch_tristate16 " "Found design unit 1: TriStateBuffer-Arch_tristate16" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889635 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriStateBuffer " "Found entity 1: TriStateBuffer" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708028889635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/alu/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/alu/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-Arch_mux2to1 " "Found design unit 1: Multiplexer-Arch_mux2to1" {  } { { "../ALU/Multiplexer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/Multiplexer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../ALU/Multiplexer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/Multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708028889641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/alu/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/alu/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-behav_display " "Found design unit 1: Display-behav_display" {  } { { "../ALU/Display.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889644 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "../ALU/Display.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708028889644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/alu/alutoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/alu/alutoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alutoplevel-Arch_topLevelALU " "Found design unit 1: alutoplevel-Arch_topLevelALU" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889655 ""} { "Info" "ISGN_ENTITY_NAME" "1 alutoplevel " "Found entity 1: alutoplevel" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708028889655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/alu/aluregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/alu/aluregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUregister-Arch_Register16 " "Found design unit 1: ALUregister-Arch_Register16" {  } { { "../ALU/ALURegister.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/ALURegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889660 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUregister " "Found entity 1: ALUregister" {  } { { "../ALU/ALURegister.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/ALURegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708028889660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/alu/alukernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/alu/alukernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUKernel-kernelalu " "Found design unit 1: ALUKernel-kernelalu" {  } { { "../ALU/ALUKernel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/ALUKernel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889664 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUKernel " "Found entity 1: ALUKernel" {  } { { "../ALU/ALUKernel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/ALUKernel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708028889664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708028889664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alutoplevel " "Elaborating entity \"alutoplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708028889780 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S5 alutoplevel.vhd(66) " "Verilog HDL or VHDL warning at alutoplevel.vhd(66): object \"S5\" assigned a value but never read" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708028889786 "|alutoplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUregister ALUregister:AX0 " "Elaborating entity \"ALUregister\" for hierarchy \"ALUregister:AX0\"" {  } { { "../ALU/alutoplevel.vhd" "AX0" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708028889847 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load ALURegister.vhd(22) " "VHDL Process Statement warning at ALURegister.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALURegister.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/ALURegister.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1708028889849 "|alutoplevel|ALUregister:AX0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:MUX1 " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:MUX1\"" {  } { { "../ALU/alutoplevel.vhd" "MUX1" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708028889853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriStateBuffer TriStateBuffer:TSB0 " "Elaborating entity \"TriStateBuffer\" for hierarchy \"TriStateBuffer:TSB0\"" {  } { { "../ALU/alutoplevel.vhd" "TSB0" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708028889858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUKernel ALUKernel:ALU " "Elaborating entity \"ALUKernel\" for hierarchy \"ALUKernel:ALU\"" {  } { { "../ALU/alutoplevel.vhd" "ALU" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708028889866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:ledpass1 " "Elaborating entity \"Display\" for hierarchy \"Display:ledpass1\"" {  } { { "../ALU/alutoplevel.vhd" "ledpass1" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708028889885 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[0\] DMD\[0\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[0\]\" to the node \"DMD\[0\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[0\] DMD\[0\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[0\]\" to the node \"DMD\[0\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[1\] DMD\[1\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[1\]\" to the node \"DMD\[1\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[1\] DMD\[1\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[1\]\" to the node \"DMD\[1\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[2\] DMD\[2\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[2\]\" to the node \"DMD\[2\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[2\] DMD\[2\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[2\]\" to the node \"DMD\[2\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[3\] DMD\[3\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[3\]\" to the node \"DMD\[3\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[3\] DMD\[3\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[3\]\" to the node \"DMD\[3\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[4\] DMD\[4\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[4\]\" to the node \"DMD\[4\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[5\] DMD\[5\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[5\]\" to the node \"DMD\[5\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[6\] DMD\[6\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[6\]\" to the node \"DMD\[6\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[7\] DMD\[7\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[7\]\" to the node \"DMD\[7\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[8\] DMD\[8\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[8\]\" to the node \"DMD\[8\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[9\] DMD\[9\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[9\]\" to the node \"DMD\[9\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[10\] DMD\[10\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[10\]\" to the node \"DMD\[10\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[11\] DMD\[11\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[11\]\" to the node \"DMD\[11\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[12\] DMD\[12\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[12\]\" to the node \"DMD\[12\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[13\] DMD\[13\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[13\]\" to the node \"DMD\[13\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[14\] DMD\[14\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[14\]\" to the node \"DMD\[14\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB2\|dataout\[15\] DMD\[15\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB2\|dataout\[15\]\" to the node \"DMD\[15\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[4\] DMD\[4\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[4\]\" to the node \"DMD\[4\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[5\] DMD\[5\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[5\]\" to the node \"DMD\[5\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[6\] DMD\[6\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[6\]\" to the node \"DMD\[6\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[7\] DMD\[7\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[7\]\" to the node \"DMD\[7\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[8\] DMD\[8\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[8\]\" to the node \"DMD\[8\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[9\] DMD\[9\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[9\]\" to the node \"DMD\[9\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[10\] DMD\[10\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[10\]\" to the node \"DMD\[10\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[11\] DMD\[11\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[11\]\" to the node \"DMD\[11\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[12\] DMD\[12\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[12\]\" to the node \"DMD\[12\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[13\] DMD\[13\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[13\]\" to the node \"DMD\[13\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[14\] DMD\[14\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[14\]\" to the node \"DMD\[14\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "TriStateBuffer:TSB1\|dataout\[15\] DMD\[15\] " "Removed fan-out from the always-disabled I/O buffer \"TriStateBuffer:TSB1\|dataout\[15\]\" to the node \"DMD\[15\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1708028890813 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1708028890813 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "TriStateBuffer:TSB0\|dataout\[0\] " "Node \"TriStateBuffer:TSB0\|dataout\[0\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028890841 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TriStateBuffer:TSB0\|dataout\[1\] " "Node \"TriStateBuffer:TSB0\|dataout\[1\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028890841 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TriStateBuffer:TSB0\|dataout\[2\] " "Node \"TriStateBuffer:TSB0\|dataout\[2\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028890841 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TriStateBuffer:TSB0\|dataout\[3\] " "Node \"TriStateBuffer:TSB0\|dataout\[3\]\"" {  } { { "../ALU/TriStateBuffer.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/TriStateBuffer.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028890841 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1708028890841 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AC GND " "Pin \"AC\" is stuck at GND" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708028890842 "|alutoplevel|AC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708028890842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708028890957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708028891586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708028891586 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L\[0\] " "No output dependent on input pin \"L\[0\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|L[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L\[1\] " "No output dependent on input pin \"L\[1\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|L[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L\[2\] " "No output dependent on input pin \"L\[2\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|L[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L\[3\] " "No output dependent on input pin \"L\[3\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|L[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sel\[0\] " "No output dependent on input pin \"Sel\[0\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|Sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[0\] " "No output dependent on input pin \"PMD\[0\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[1\] " "No output dependent on input pin \"PMD\[1\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[2\] " "No output dependent on input pin \"PMD\[2\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[3\] " "No output dependent on input pin \"PMD\[3\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[4\] " "No output dependent on input pin \"PMD\[4\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[5\] " "No output dependent on input pin \"PMD\[5\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[6\] " "No output dependent on input pin \"PMD\[6\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[7\] " "No output dependent on input pin \"PMD\[7\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[8\] " "No output dependent on input pin \"PMD\[8\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[9\] " "No output dependent on input pin \"PMD\[9\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[10\] " "No output dependent on input pin \"PMD\[10\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[11\] " "No output dependent on input pin \"PMD\[11\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[12\] " "No output dependent on input pin \"PMD\[12\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[13\] " "No output dependent on input pin \"PMD\[13\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[14\] " "No output dependent on input pin \"PMD\[14\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[15\] " "No output dependent on input pin \"PMD\[15\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[16\] " "No output dependent on input pin \"PMD\[16\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[17\] " "No output dependent on input pin \"PMD\[17\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[18\] " "No output dependent on input pin \"PMD\[18\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[19\] " "No output dependent on input pin \"PMD\[19\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[20\] " "No output dependent on input pin \"PMD\[20\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[21\] " "No output dependent on input pin \"PMD\[21\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[22\] " "No output dependent on input pin \"PMD\[22\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMD\[23\] " "No output dependent on input pin \"PMD\[23\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|PMD[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AMF\[0\] " "No output dependent on input pin \"AMF\[0\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|AMF[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AMF\[1\] " "No output dependent on input pin \"AMF\[1\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|AMF[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AMF\[2\] " "No output dependent on input pin \"AMF\[2\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|AMF[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AMF\[3\] " "No output dependent on input pin \"AMF\[3\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|AMF[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AMF\[4\] " "No output dependent on input pin \"AMF\[4\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|AMF[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CI " "No output dependent on input pin \"CI\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|CI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "En\[0\] " "No output dependent on input pin \"En\[0\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|En[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "En\[1\] " "No output dependent on input pin \"En\[1\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|En[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "En\[2\] " "No output dependent on input pin \"En\[2\]\"" {  } { { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708028891690 "|alutoplevel|En[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708028891690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708028891694 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708028891694 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1708028891694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708028891694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708028891694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708028891725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 15:28:11 2024 " "Processing ended: Thu Feb 15 15:28:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708028891725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708028891725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708028891725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708028891725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708028893384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708028893385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 15:28:12 2024 " "Processing started: Thu Feb 15 15:28:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708028893385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708028893385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simplealu -c simplealu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simplealu -c simplealu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708028893385 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708028893720 ""}
{ "Info" "0" "" "Project  = simplealu" {  } {  } 0 0 "Project  = simplealu" 0 0 "Fitter" 0 0 1708028893721 ""}
{ "Info" "0" "" "Revision = simplealu" {  } {  } 0 0 "Revision = simplealu" 0 0 "Fitter" 0 0 1708028893721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708028894066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708028894067 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simplealu 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"simplealu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708028894077 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1708028894212 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1708028894212 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708028894910 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708028894975 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708028895199 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 113 " "No exact pin location assignment(s) for 71 pins of 113 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708028895495 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1708028911345 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 33 global CLKCTRL_G2 " "CLK~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1708028911722 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1708028911722 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1708028911722 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver CLK~inputCLKENA0 CLKCTRL_G2 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver CLK~inputCLKENA0, placed at CLKCTRL_G2" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CLK PIN_AE12 " "Refclk input I/O pad CLK is placed onto PIN_AE12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1708028911726 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1708028911726 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1708028911726 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708028911726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708028911744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708028911745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708028911747 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708028911748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708028911749 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708028911750 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simplealu.sdc " "Synopsys Design Constraints File file not found: 'simplealu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708028912917 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708028912920 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708028912925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1708028912925 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708028912926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708028912947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1708028912948 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708028912948 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708028913134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708028923092 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1708028923707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708028927929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708028943787 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708028959425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708028959425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708028966013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708028988050 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708028988050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708028993422 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708028993422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708028993434 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.48 " "Total time spent on timing analysis during the Fitter is 1.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708029003835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708029003959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708029006388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708029006389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708029009438 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708029020321 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[0\] a permanently disabled " "Pin DMD\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[0] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[1\] a permanently disabled " "Pin DMD\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[1] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[2\] a permanently disabled " "Pin DMD\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[2] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[3\] a permanently disabled " "Pin DMD\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[3] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[4\] a permanently disabled " "Pin DMD\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[4] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[5\] a permanently disabled " "Pin DMD\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[5] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[6\] a permanently disabled " "Pin DMD\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[6] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[7\] a permanently disabled " "Pin DMD\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[7] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[8\] a permanently disabled " "Pin DMD\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[8] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[9\] a permanently disabled " "Pin DMD\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[9] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[10\] a permanently disabled " "Pin DMD\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[10] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[11\] a permanently disabled " "Pin DMD\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[11] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[12\] a permanently disabled " "Pin DMD\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[12] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[13\] a permanently disabled " "Pin DMD\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[13] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[14\] a permanently disabled " "Pin DMD\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[14] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMD\[15\] a permanently disabled " "Pin DMD\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMD[15] } } } { "../ALU/alutoplevel.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/ALU/alutoplevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708029021192 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1708029021192 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/output_files/simplealu.fit.smsg " "Generated suppressed messages file C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/output_files/simplealu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708029021464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6173 " "Peak virtual memory: 6173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708029022906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 15:30:22 2024 " "Processing ended: Thu Feb 15 15:30:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708029022906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708029022906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708029022906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708029022906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708029025357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708029025358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 15:30:25 2024 " "Processing started: Thu Feb 15 15:30:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708029025358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708029025358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simplealu -c simplealu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simplealu -c simplealu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708029025358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708029027267 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708029047643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708029049854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 15:30:49 2024 " "Processing ended: Thu Feb 15 15:30:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708029049854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708029049854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708029049854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708029049854 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708029052837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708029054634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708029054636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 15:30:53 2024 " "Processing started: Thu Feb 15 15:30:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708029054636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708029054636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simplealu -c simplealu " "Command: quartus_sta simplealu -c simplealu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708029054636 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708029054956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708029056386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708029056386 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1708029056484 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1708029056485 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simplealu.sdc " "Synopsys Design Constraints File file not found: 'simplealu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708029057958 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029057959 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708029057960 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708029057960 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1708029057966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708029057967 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708029057970 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708029058031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708029058122 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708029058122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.295 " "Worst-case setup slack is -2.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029058134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029058134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.295             -54.627 CLK  " "   -2.295             -54.627 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029058134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029058134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029058165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029058165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 CLK  " "    0.224               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029058165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029058165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708029058171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708029058176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029058215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029058215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.033 CLK  " "   -0.394             -20.033 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029058215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029058215 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708029058239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708029058344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708029060808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708029060933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708029060945 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708029060945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.319 " "Worst-case setup slack is -2.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029060950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029060950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319             -55.690 CLK  " "   -2.319             -55.690 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029060950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029060950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.211 " "Worst-case hold slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029060955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029060955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 CLK  " "    0.211               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029060955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029060955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708029060960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708029060964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029060969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029060969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -19.149 CLK  " "   -0.394             -19.149 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029060969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029060969 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708029060988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708029061317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708029063303 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708029063434 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708029063436 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708029063436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.915 " "Worst-case setup slack is -0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915             -16.422 CLK  " "   -0.915             -16.422 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029063441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 CLK  " "    0.134               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029063458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708029063471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708029063481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.303 " "Worst-case minimum pulse width slack is -0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.303             -10.045 CLK  " "   -0.303             -10.045 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029063513 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708029063544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708029063924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1708029063925 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708029063925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.809 " "Worst-case setup slack is -0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.809             -14.117 CLK  " "   -0.809             -14.117 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029063929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029063929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029064427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029064427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 CLK  " "    0.122               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029064427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029064427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708029064432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708029064436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.300 " "Worst-case minimum pulse width slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029064441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029064441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300             -10.010 CLK  " "   -0.300             -10.010 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708029064441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708029064441 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708029069413 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708029069422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5121 " "Peak virtual memory: 5121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708029069876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 15:31:09 2024 " "Processing ended: Thu Feb 15 15:31:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708029069876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708029069876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708029069876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708029069876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1708029072143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708029072144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 15:31:11 2024 " "Processing started: Thu Feb 15 15:31:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708029072144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708029072144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simplealu -c simplealu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simplealu -c simplealu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708029072144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1708029074760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simplealu.vo C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/simulation/modelsim/ simulation " "Generated file simplealu.vo in folder \"C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Projects/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708029074910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708029074994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 15:31:14 2024 " "Processing ended: Thu Feb 15 15:31:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708029074994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708029074994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708029074994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708029074994 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Quartus Prime Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708029075770 ""}
