# Compile of TB_SRAM.vhd was successful.
# Compile of TB_top.vhd was successful.
# Compile of blank_syncr.vhd was successful.
# Compile of blank_video.vhd was successful.
# Compile of clock_gen.vhd was successful.
# Compile of group_no.vhd was successful.
# Compile of hsyncr.vhd was successful.
# Compile of linecounter.vhd was successful.
# Compile of pixel_reg.vhd was successful.
# Compile of pixelcounter.vhd was successful.
# Compile of PLL.vhd was successful.
# Compile of PLL_inst.vhd failed with 1 errors.
# Compile of RAM_control.vhd was successful.
# Compile of VGA_contr.vhd was successful.
# Compile of vga_gen.vhd was successful.
# Compile of vsyncr.vhd was successful.
# 16 compiles, 1 failed with 1 error. 
# Compile of TB_SRAM.vhd was successful.
# Compile of TB_top.vhd was successful.
# Compile of blank_syncr.vhd was successful.
# Compile of blank_video.vhd was successful.
# Compile of clock_gen.vhd was successful.
# Compile of group_no.vhd was successful.
# Compile of hsyncr.vhd was successful.
# Compile of linecounter.vhd was successful.
# Compile of pixel_reg.vhd was successful.
# Compile of pixelcounter.vhd was successful.
# Compile of PLL.vhd was successful.
# Compile of RAM_control.vhd was successful.
# Compile of VGA_contr.vhd was successful.
# Compile of vga_gen.vhd was successful.
# Compile of vsyncr.vhd was successful.
# 15 compiles, 0 failed with no errors. 
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Error: J:/TSIU03/Lab3_VGA/MSim/TB_top.vhd(68): (vopt-1133) Type mismatch for port "sram_data" in component "VGA_contr" when binding to entity "VGA_contr".
# 
# ** Error: J:/TSIU03/Lab3_VGA/MSim/TB_top.vhd(68): (vopt-1133) Type mismatch for port "sram_addr" in component "VGA_contr" when binding to entity "VGA_contr".
# 
# ** Error: J:/TSIU03/Lab3_VGA/MSim/TB_top.vhd(68): (vopt-1133) Type mismatch for port "vga_b" in component "VGA_contr" when binding to entity "VGA_contr".
# 
# ** Error: J:/TSIU03/Lab3_VGA/MSim/TB_top.vhd(68): (vopt-1133) Type mismatch for port "vga_g" in component "VGA_contr" when binding to entity "VGA_contr".
# 
# ** Error: J:/TSIU03/Lab3_VGA/MSim/TB_top.vhd(68): (vopt-1133) Type mismatch for port "vga_r" in component "VGA_contr" when binding to entity "VGA_contr".
# 
# ** Error: J:/TSIU03/Lab3_VGA/VGA_contr.vhd(50): Vopt Compiler exiting
# Error loading design
# Compile of TB_SRAM.vhd was successful.
# Compile of TB_top.vhd was successful.
# Compile of blank_syncr.vhd was successful.
# Compile of blank_video.vhd was successful.
# Compile of clock_gen.vhd was successful.
# Compile of group_no.vhd was successful.
# Compile of hsyncr.vhd was successful.
# Compile of linecounter.vhd was successful.
# Compile of pixel_reg.vhd was successful.
# Compile of pixelcounter.vhd was successful.
# Compile of PLL.vhd was successful.
# Compile of RAM_control.vhd was successful.
# Compile of VGA_contr.vhd failed with 1 errors.
# Compile of vga_gen.vhd was successful.
# Compile of vsyncr.vhd was successful.
# 15 compiles, 1 failed with 1 error. 
# Compile of TB_SRAM.vhd was successful.
# Compile of TB_top.vhd was successful.
# Compile of blank_syncr.vhd was successful.
# Compile of blank_video.vhd was successful.
# Compile of clock_gen.vhd was successful.
# Compile of group_no.vhd was successful.
# Compile of hsyncr.vhd was successful.
# Compile of linecounter.vhd was successful.
# Compile of pixel_reg.vhd was successful.
# Compile of pixelcounter.vhd was successful.
# Compile of PLL.vhd was successful.
# Compile of RAM_control.vhd was successful.
# Compile of VGA_contr.vhd failed with 1 errors.
# Compile of vga_gen.vhd was successful.
# Compile of vsyncr.vhd was successful.
# 15 compiles, 1 failed with 1 error. 
# Compile of TB_SRAM.vhd was successful.
# Compile of TB_top.vhd was successful.
# Compile of blank_syncr.vhd was successful.
# Compile of blank_video.vhd was successful.
# Compile of clock_gen.vhd was successful.
# Compile of group_no.vhd was successful.
# Compile of hsyncr.vhd was successful.
# Compile of linecounter.vhd was successful.
# Compile of pixel_reg.vhd was successful.
# Compile of pixelcounter.vhd was successful.
# Compile of PLL.vhd was successful.
# Compile of RAM_control.vhd was successful.
# Compile of VGA_contr.vhd was successful.
# Compile of vga_gen.vhd was successful.
# Compile of vsyncr.vhd was successful.
# 15 compiles, 0 failed with no errors. 
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Error: J:/TSIU03/Lab3_VGA/MSim/TB_top.vhd(68): (vopt-1272) Length of sram_addr is 20; length of component port is 18.
# 
# ** Error: J:/TSIU03/Lab3_VGA/MSim/TB_top.vhd(68): (vopt-1272) Length of vga_b is 8; length of component port is 10.
# 
# ** Error: J:/TSIU03/Lab3_VGA/MSim/TB_top.vhd(68): (vopt-1272) Length of vga_g is 8; length of component port is 10.
# 
# ** Error: J:/TSIU03/Lab3_VGA/MSim/TB_top.vhd(68): (vopt-1272) Length of vga_r is 8; length of component port is 10.
# 
# ** Error: J:/TSIU03/Lab3_VGA/VGA_contr.vhd(51): Vopt Compiler exiting
# Error loading design
# Compile of TB_SRAM.vhd was successful.
# Compile of TB_top.vhd failed with 5 errors.
# Compile of blank_syncr.vhd was successful.
# Compile of blank_video.vhd was successful.
# Compile of clock_gen.vhd was successful.
# Compile of group_no.vhd was successful.
# Compile of hsyncr.vhd was successful.
# Compile of linecounter.vhd was successful.
# Compile of pixel_reg.vhd was successful.
# Compile of pixelcounter.vhd was successful.
# Compile of PLL.vhd was successful.
# Compile of RAM_control.vhd was successful.
# Compile of VGA_contr.vhd was successful.
# Compile of vga_gen.vhd was successful.
# Compile of vsyncr.vhd was successful.
# 15 compiles, 1 failed with 5 errors. 
# Compile of TB_SRAM.vhd was successful.
# Compile of TB_top.vhd failed with 3 errors.
# Compile of blank_syncr.vhd was successful.
# Compile of blank_video.vhd was successful.
# Compile of clock_gen.vhd was successful.
# Compile of group_no.vhd was successful.
# Compile of hsyncr.vhd was successful.
# Compile of linecounter.vhd was successful.
# Compile of pixel_reg.vhd was successful.
# Compile of pixelcounter.vhd was successful.
# Compile of PLL.vhd was successful.
# Compile of RAM_control.vhd was successful.
# Compile of VGA_contr.vhd was successful.
# Compile of vga_gen.vhd was successful.
# Compile of vsyncr.vhd was successful.
# 15 compiles, 1 failed with 3 errors. 
# Compile of TB_SRAM.vhd was successful.
# Compile of TB_top.vhd failed with 2 errors.
# Compile of blank_syncr.vhd was successful.
# Compile of blank_video.vhd was successful.
# Compile of clock_gen.vhd was successful.
# Compile of group_no.vhd was successful.
# Compile of hsyncr.vhd was successful.
# Compile of linecounter.vhd was successful.
# Compile of pixel_reg.vhd was successful.
# Compile of pixelcounter.vhd was successful.
# Compile of PLL.vhd was successful.
# Compile of RAM_control.vhd was successful.
# Compile of VGA_contr.vhd was successful.
# Compile of vga_gen.vhd was successful.
# Compile of vsyncr.vhd was successful.
# 15 compiles, 1 failed with 2 errors. 
# Compile of TB_SRAM.vhd was successful.
# Compile of TB_top.vhd was successful.
# Compile of blank_syncr.vhd was successful.
# Compile of blank_video.vhd was successful.
# Compile of clock_gen.vhd was successful.
# Compile of group_no.vhd was successful.
# Compile of hsyncr.vhd was successful.
# Compile of linecounter.vhd was successful.
# Compile of pixel_reg.vhd was successful.
# Compile of pixelcounter.vhd was successful.
# Compile of PLL.vhd was successful.
# Compile of RAM_control.vhd was successful.
# Compile of VGA_contr.vhd was successful.
# Compile of vga_gen.vhd was successful.
# Compile of vsyncr.vhd was successful.
# 15 compiles, 0 failed with no errors. 
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top(sim)#1
add wave -position insertpoint  \
sim:/tb_top/clk \
sim:/tb_top/rstn \
sim:/tb_top/sram_addr \
sim:/tb_top/sram_data \
sim:/tb_top/sram_we \
sim:/tb_top/sram_oe \
sim:/tb_top/vga_r \
sim:/tb_top/vga_g \
sim:/tb_top/vga_b \
sim:/tb_top/hsync \
sim:/tb_top/vsync \
sim:/tb_top/vga_clk \
sim:/tb_top/vga_blank \
sim:/tb_top/blank3 \
sim:/tb_top/blank4 \
sim:/tb_top/pixcode3 \
sim:/tb_top/pixcode4 \
sim:/tb_top/t0 \
sim:/tb_top/t1 \
sim:/tb_top/t2 \
sim:/tb_top/t3 \
sim:/tb_top/t4 \
sim:/tb_top/hsync_del \
sim:/tb_top/line_cnt \
sim:/tb_top/y0 \
sim:/tb_top/y1 \
sim:/tb_top/y2 \
sim:/tb_top/y3 \
sim:/tb_top/y4 \
sim:/tb_top/done_h \
sim:/tb_top/done_v \
sim:/tb_top/done_c \
sim:/tb_top/vga_sync \
sim:/tb_top/sram_ub \
sim:/tb_top/sram_lb \
sim:/tb_top/sram_ce
add wave -position insertpoint sim:/tb_top/DUT/*
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/b2v_inst17
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/b2v_inst17
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_top/iSRAM
# ** Error: vga_sync error
#    Time: 1 ns  Iteration: 0  Instance: /tb_top
# ** Note: VGA_clk timing: OK
#    Time: 1060 ns  Iteration: 3  Instance: /tb_top
# ** Error: Pixel Error: invalid pixel value.
#    Time: 25840 ns  Iteration: 3  Instance: /tb_top
run
# ** Error: Horizontal timing: NOK
#    Time: 121581 ns  Iteration: 0  Instance: /tb_top
run
run
# Compile of TB_SRAM.vhd was successful.
# Compile of TB_top.vhd was successful.
# Compile of blank_syncr.vhd was successful.
# Compile of blank_video.vhd was successful.
# Compile of clock_gen.vhd was successful.
# Compile of group_no.vhd was successful.
# Compile of hsyncr.vhd was successful.
# Compile of linecounter.vhd was successful.
# Compile of pixel_reg.vhd was successful.
# Compile of pixelcounter.vhd was successful.
# Compile of PLL.vhd was successful.
# Compile of RAM_control.vhd was successful.
# Compile of VGA_contr.vhd was successful.
# Compile of vga_gen.vhd was successful.
# Compile of vsyncr.vhd was successful.
# 15 compiles, 0 failed with no errors. 
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top(sim)#1
add wave -position insertpoint  \
sim:/tb_top/clk \
sim:/tb_top/rstn \
sim:/tb_top/sram_addr \
sim:/tb_top/sram_data \
sim:/tb_top/sram_we \
sim:/tb_top/sram_oe \
sim:/tb_top/vga_r \
sim:/tb_top/vga_g \
sim:/tb_top/vga_b \
sim:/tb_top/hsync \
sim:/tb_top/vsync \
sim:/tb_top/vga_clk \
sim:/tb_top/vga_blank \
sim:/tb_top/blank3 \
sim:/tb_top/blank4 \
sim:/tb_top/pixcode3 \
sim:/tb_top/pixcode4 \
sim:/tb_top/t0 \
sim:/tb_top/t1 \
sim:/tb_top/t2 \
sim:/tb_top/t3 \
sim:/tb_top/t4 \
sim:/tb_top/hsync_del \
sim:/tb_top/line_cnt \
sim:/tb_top/y0 \
sim:/tb_top/y1 \
sim:/tb_top/y2 \
sim:/tb_top/y3 \
sim:/tb_top/y4 \
sim:/tb_top/done_h \
sim:/tb_top/done_v \
sim:/tb_top/done_c \
sim:/tb_top/vga_sync \
sim:/tb_top/sram_ub \
sim:/tb_top/sram_lb \
sim:/tb_top/sram_ce
add wave -position insertpoint sim:/tb_top/DUT/*
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/b2v_inst17
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/b2v_inst17
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_top/iSRAM
# ** Note: VGA_clk timing: OK
#    Time: 1060 ns  Iteration: 3  Instance: /tb_top
# ** Error: Pixel Error: invalid pixel value.
#    Time: 25840 ns  Iteration: 3  Instance: /tb_top
run
# ** Error: Horizontal timing: NOK
#    Time: 121581 ns  Iteration: 0  Instance: /tb_top
run
run
vsim -gui work.tb_top
# vsim -gui work.tb_top 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top(sim)#1
add wave -position insertpoint  \
sim:/tb_top/clk \
sim:/tb_top/rstn \
sim:/tb_top/sram_addr \
sim:/tb_top/sram_data \
sim:/tb_top/sram_we \
sim:/tb_top/sram_oe \
sim:/tb_top/vga_r \
sim:/tb_top/vga_g \
sim:/tb_top/vga_b \
sim:/tb_top/hsync \
sim:/tb_top/vsync \
sim:/tb_top/vga_clk \
sim:/tb_top/vga_blank \
sim:/tb_top/blank3 \
sim:/tb_top/blank4 \
sim:/tb_top/pixcode3 \
sim:/tb_top/pixcode4 \
sim:/tb_top/t0 \
sim:/tb_top/t1 \
sim:/tb_top/t2 \
sim:/tb_top/t3 \
sim:/tb_top/t4 \
sim:/tb_top/hsync_del \
sim:/tb_top/line_cnt \
sim:/tb_top/y0 \
sim:/tb_top/y1 \
sim:/tb_top/y2 \
sim:/tb_top/y3 \
sim:/tb_top/y4 \
sim:/tb_top/done_h \
sim:/tb_top/done_v \
sim:/tb_top/done_c \
sim:/tb_top/vga_sync \
sim:/tb_top/sram_ub \
sim:/tb_top/sram_lb \
sim:/tb_top/sram_ce
add wave -position insertpoint sim:/tb_top/DUT/*
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/b2v_inst17
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/DUT/b2v_inst17
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_top/iSRAM
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_top/iSRAM
# ** Note: VGA_clk timing: OK
#    Time: 1060 ns  Iteration: 3  Instance: /tb_top
# ** Error: Pixel Error: invalid pixel value.
#    Time: 25840 ns  Iteration: 3  Instance: /tb_top
run
# ** Error: Horizontal timing: NOK
#    Time: 121581 ns  Iteration: 0  Instance: /tb_top
