# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator. 
#


namespace eval ::xilinx::dsp::planaheaddriver {
	set Compilation {IP Catalog}
	set CompilationFlow {IP}
	set CreateInterfaceDocument {off}
	set DSPDevice {xcku115}
	set DSPFamily {kintexu}
	set DSPPackage {flvf1924}
	set DSPSpeed {-2-e}
	set FPGAClockPeriod 5
	set GenerateTestBench 0
	set HDLLanguage {vhdl}
	set IPOOCCacheRootPath {/home/jackh/.Xilinx/Sysgen/SysgenVivado/lnx64.o/ip}
	set IP_Auto_Infer {1}
	set IP_Categories_Text {System_Generator_for_DSP}
	set IP_Common_Repos {0}
	set IP_Description {}
	set IP_Dir {}
	set IP_Library_Text {SysGen}
	set IP_LifeCycle_Menu {2}
	set IP_Logo {sysgen_icon_100.png}
	set IP_Name {}
	set IP_Revision {249398693}
	set IP_Socket_IP {0}
	set IP_Socket_IP_Proj_Path {}
	set IP_Vendor_Text {User_Company}
	set IP_Version_Text {1.0}
	set ImplStrategyName {Vivado Implementation Defaults}
	set PostProjectCreationProc {dsp_package_for_vivado_ip_integrator}
	set Project {pfb_fir_1024c_32i_core}
	set ProjectFiles {
		{{conv_pkg.vhd} -lib {xil_defaultlib}}
		{{synth_reg.vhd} -lib {xil_defaultlib}}
		{{synth_reg_w_init.vhd} -lib {xil_defaultlib}}
		{{srl17e.vhd} -lib {xil_defaultlib}}
		{{srl33e.vhd} -lib {xil_defaultlib}}
		{{synth_reg_reg.vhd} -lib {xil_defaultlib}}
		{{single_reg_w_init.vhd} -lib {xil_defaultlib}}
		{{xlclockdriver_rd.vhd} -lib {xil_defaultlib}}
		{{vivado_ip.tcl}}
		{{xpm_1e23e0_vivado.mem}}
		{{xpm_275636_vivado.mem}}
		{{xpm_2c6ce7_vivado.mem}}
		{{xpm_f4b4f4_vivado.mem}}
		{{xpm_283da9_vivado.mem}}
		{{xpm_3767c8_vivado.mem}}
		{{xpm_e2003f_vivado.mem}}
		{{xpm_3c1d5d_vivado.mem}}
		{{xpm_fb924d_vivado.mem}}
		{{xpm_79c942_vivado.mem}}
		{{xpm_2a5581_vivado.mem}}
		{{xpm_6a20f1_vivado.mem}}
		{{xpm_3593d4_vivado.mem}}
		{{xpm_72b343_vivado.mem}}
		{{xpm_720c31_vivado.mem}}
		{{xpm_ad3270_vivado.mem}}
		{{xpm_f8d22a_vivado.mem}}
		{{xpm_b4a5a7_vivado.mem}}
		{{xpm_2b1efe_vivado.mem}}
		{{xpm_0b0ed5_vivado.mem}}
		{{xpm_32035c_vivado.mem}}
		{{xpm_d53bbc_vivado.mem}}
		{{xpm_3c4aba_vivado.mem}}
		{{xpm_114867_vivado.mem}}
		{{xpm_59b0a1_vivado.mem}}
		{{xpm_e82ddc_vivado.mem}}
		{{xpm_4306e5_vivado.mem}}
		{{xpm_45c35c_vivado.mem}}
		{{xpm_a85d21_vivado.mem}}
		{{xpm_5557fb_vivado.mem}}
		{{xpm_4d0b09_vivado.mem}}
		{{xpm_dea56b_vivado.mem}}
		{{xpm_cd7cff_vivado.mem}}
		{{xpm_6169aa_vivado.mem}}
		{{xpm_c0e68d_vivado.mem}}
		{{xpm_2f70ca_vivado.mem}}
		{{xpm_c9811a_vivado.mem}}
		{{xpm_c39a0c_vivado.mem}}
		{{xpm_9495ef_vivado.mem}}
		{{xpm_b6c489_vivado.mem}}
		{{xpm_c2b7c3_vivado.mem}}
		{{xpm_24aa47_vivado.mem}}
		{{xpm_74ebb7_vivado.mem}}
		{{xpm_80d576_vivado.mem}}
		{{xpm_dc8b23_vivado.mem}}
		{{xpm_d43648_vivado.mem}}
		{{xpm_0979a0_vivado.mem}}
		{{xpm_cfea2e_vivado.mem}}
		{{xpm_8d01fd_vivado.mem}}
		{{xpm_358abe_vivado.mem}}
		{{xpm_392ba9_vivado.mem}}
		{{xpm_9cb543_vivado.mem}}
		{{xpm_627143_vivado.mem}}
		{{xpm_b7510a_vivado.mem}}
		{{xpm_2697b4_vivado.mem}}
		{{xpm_91b408_vivado.mem}}
		{{xpm_bc9f44_vivado.mem}}
		{{xpm_0dc670_vivado.mem}}
		{{xpm_6b32b4_vivado.mem}}
		{{xpm_cade68_vivado.mem}}
		{{xpm_63b801_vivado.mem}}
		{{xpm_8b02a9_vivado.mem}}
		{{xpm_4cfc7f_vivado.mem}}
		{{xpm_596f2f_vivado.mem}}
		{{xpm_c5d5ab_vivado.mem}}
		{{xpm_c375de_vivado.mem}}
		{{xpm_960d7e_vivado.mem}}
		{{xpm_3a90a3_vivado.mem}}
		{{xpm_2259f8_vivado.mem}}
		{{xpm_b3b631_vivado.mem}}
		{{xpm_1683d2_vivado.mem}}
		{{xpm_d330f1_vivado.mem}}
		{{xpm_9b13e8_vivado.mem}}
		{{xpm_1ef890_vivado.mem}}
		{{xpm_8b0361_vivado.mem}}
		{{xpm_471020_vivado.mem}}
		{{xpm_0fefbf_vivado.mem}}
		{{xpm_732310_vivado.mem}}
		{{xpm_c986b9_vivado.mem}}
		{{xpm_5b9eb4_vivado.mem}}
		{{xpm_1a7ccd_vivado.mem}}
		{{xpm_798422_vivado.mem}}
		{{xpm_07409a_vivado.mem}}
		{{xpm_408e57_vivado.mem}}
		{{xpm_e40337_vivado.mem}}
		{{xpm_48b2f0_vivado.mem}}
		{{xpm_c2c678_vivado.mem}}
		{{xpm_8ca778_vivado.mem}}
		{{xpm_7633a1_vivado.mem}}
		{{xpm_b8ee9d_vivado.mem}}
		{{xpm_1aaa6b_vivado.mem}}
		{{xpm_65bba2_vivado.mem}}
		{{xpm_941a07_vivado.mem}}
		{{xpm_9f1156_vivado.mem}}
		{{xpm_2169e2_vivado.mem}}
		{{xpm_e6ce40_vivado.mem}}
		{{xpm_a7c81d_vivado.mem}}
		{{xpm_6316c8_vivado.mem}}
		{{xpm_d5bdb5_vivado.mem}}
		{{xpm_ea9915_vivado.mem}}
		{{xpm_918ea4_vivado.mem}}
		{{xpm_c6dbe4_vivado.mem}}
		{{xpm_b7849a_vivado.mem}}
		{{xpm_026411_vivado.mem}}
		{{xpm_be9b0d_vivado.mem}}
		{{xpm_3f485a_vivado.mem}}
		{{xpm_988274_vivado.mem}}
		{{xpm_f4705a_vivado.mem}}
		{{xpm_71eda3_vivado.mem}}
		{{xpm_bd28a7_vivado.mem}}
		{{xpm_ab6224_vivado.mem}}
		{{xpm_c15522_vivado.mem}}
		{{xpm_987c85_vivado.mem}}
		{{xpm_5846c4_vivado.mem}}
		{{xpm_a97e40_vivado.mem}}
		{{xpm_8f8de2_vivado.mem}}
		{{xpm_92cc81_vivado.mem}}
		{{xpm_c25162_vivado.mem}}
		{{xpm_cc29d3_vivado.mem}}
		{{xpm_e0dda0_vivado.mem}}
		{{xpm_96a5e7_vivado.mem}}
		{{xpm_ed4ca8_vivado.mem}}
		{{xpm_f5f6cd_vivado.mem}}
		{{xpm_9ebdbb_vivado.mem}}
		{{xpm_f73f8b_vivado.mem}}
		{{xpm_cf60fe_vivado.mem}}
		{{xpm_997b2f_vivado.mem}}
		{{xpm_f4981d_vivado.mem}}
		{{xpm_e8aa52_vivado.mem}}
		{{xpm_4df2fd_vivado.mem}}
		{{xpm_af1025_vivado.mem}}
		{{xpm_dc1631_vivado.mem}}
		{{xpm_ec8ffa_vivado.mem}}
		{{xpm_9817d8_vivado.mem}}
		{{xpm_582a24_vivado.mem}}
		{{xpm_c5a5b6_vivado.mem}}
		{{xpm_fd6ad8_vivado.mem}}
		{{xpm_78e36c_vivado.mem}}
		{{xpm_a469d1_vivado.mem}}
		{{xpm_dcfa20_vivado.mem}}
		{{xpm_7c1a74_vivado.mem}}
		{{xpm_70d58c_vivado.mem}}
		{{xpm_012dd3_vivado.mem}}
		{{xpm_87b6ea_vivado.mem}}
		{{xpm_f0ed96_vivado.mem}}
		{{xpm_e247aa_vivado.mem}}
		{{xpm_e06352_vivado.mem}}
		{{xpm_a175ff_vivado.mem}}
		{{xpm_db4dae_vivado.mem}}
		{{xpm_23066c_vivado.mem}}
		{{xpm_672383_vivado.mem}}
		{{xpm_e5734e_vivado.mem}}
		{{xpm_6c57b3_vivado.mem}}
		{{xpm_836a94_vivado.mem}}
		{{xpm_fc32b3_vivado.mem}}
		{{xpm_49b888_vivado.mem}}
		{{xpm_53bed4_vivado.mem}}
		{{xpm_6a8f5c_vivado.mem}}
		{{xpm_b6bd8e_vivado.mem}}
		{{xpm_5104ac_vivado.mem}}
		{{xpm_aa0cf6_vivado.mem}}
		{{xpm_934403_vivado.mem}}
		{{xpm_7fec89_vivado.mem}}
		{{xpm_aa2b06_vivado.mem}}
		{{xpm_e4cb5e_vivado.mem}}
		{{xpm_22cb26_vivado.mem}}
		{{xpm_f79f8f_vivado.mem}}
		{{xpm_813378_vivado.mem}}
		{{xpm_5aa73d_vivado.mem}}
		{{xpm_6f7408_vivado.mem}}
		{{xpm_49df34_vivado.mem}}
		{{xpm_9e6aff_vivado.mem}}
		{{xpm_67fec1_vivado.mem}}
		{{xpm_37ed28_vivado.mem}}
		{{xpm_e042a4_vivado.mem}}
		{{xpm_c9e0e0_vivado.mem}}
		{{xpm_5a9ac9_vivado.mem}}
		{{xpm_b33f59_vivado.mem}}
		{{xpm_eacc80_vivado.mem}}
		{{xpm_73caf0_vivado.mem}}
		{{xpm_a7b155_vivado.mem}}
		{{xpm_5cd922_vivado.mem}}
		{{xpm_1fbc09_vivado.mem}}
		{{xpm_aad6a0_vivado.mem}}
		{{xpm_e7564d_vivado.mem}}
		{{xpm_5a7a93_vivado.mem}}
		{{xpm_052c0e_vivado.mem}}
		{{xpm_9f379d_vivado.mem}}
		{{xpm_adf196_vivado.mem}}
		{{xpm_d8f62d_vivado.mem}}
		{{xpm_8d58a2_vivado.mem}}
		{{xpm_2011ba_vivado.mem}}
		{{xpm_e5a737_vivado.mem}}
		{{xpm_1360da_vivado.mem}}
		{{xpm_a25e15_vivado.mem}}
		{{xpm_9f3306_vivado.mem}}
		{{xpm_08b06f_vivado.mem}}
		{{xpm_5f7d7c_vivado.mem}}
		{{xpm_3ec2fa_vivado.mem}}
		{{xpm_ec3b79_vivado.mem}}
		{{xpm_7df444_vivado.mem}}
		{{xpm_eafed2_vivado.mem}}
		{{xpm_bdc67c_vivado.mem}}
		{{xpm_1ac24b_vivado.mem}}
		{{xpm_d32cd0_vivado.mem}}
		{{xpm_def008_vivado.mem}}
		{{xpm_a6b466_vivado.mem}}
		{{xpm_ccc67e_vivado.mem}}
		{{xpm_912423_vivado.mem}}
		{{xpm_882de6_vivado.mem}}
		{{xpm_aa54d6_vivado.mem}}
		{{xpm_fb3ceb_vivado.mem}}
		{{xpm_21626a_vivado.mem}}
		{{xpm_a9b4c1_vivado.mem}}
		{{xpm_6a9f65_vivado.mem}}
		{{xpm_e3389f_vivado.mem}}
		{{xpm_9c502c_vivado.mem}}
		{{xpm_9a2f96_vivado.mem}}
		{{xpm_1c404b_vivado.mem}}
		{{xpm_6f82c7_vivado.mem}}
		{{xpm_d21374_vivado.mem}}
		{{xpm_2599cc_vivado.mem}}
		{{xpm_a06131_vivado.mem}}
		{{xpm_16b22d_vivado.mem}}
		{{xpm_465ac1_vivado.mem}}
		{{xpm_825593_vivado.mem}}
		{{xpm_a86a1d_vivado.mem}}
		{{xpm_7aa626_vivado.mem}}
		{{xpm_bc8078_vivado.mem}}
		{{xpm_7b2bdc_vivado.mem}}
		{{xpm_5b0f70_vivado.mem}}
		{{xpm_68c013_vivado.mem}}
		{{xpm_d2bc38_vivado.mem}}
		{{xpm_820d11_vivado.mem}}
		{{xpm_ab5dfb_vivado.mem}}
		{{xpm_02d3ab_vivado.mem}}
		{{xpm_8c71b2_vivado.mem}}
		{{xpm_b31aa0_vivado.mem}}
		{{xpm_1ee1c1_vivado.mem}}
		{{xpm_0bdabf_vivado.mem}}
		{{xpm_259767_vivado.mem}}
		{{xpm_66b539_vivado.mem}}
		{{xpm_2a9584_vivado.mem}}
		{{xpm_e03ac7_vivado.mem}}
		{{xpm_0fd9bc_vivado.mem}}
		{{xpm_11d30e_vivado.mem}}
		{{xpm_7df9f9_vivado.mem}}
		{{xpm_b5fe28_vivado.mem}}
		{{xpm_0a62c2_vivado.mem}}
		{{xpm_f52688_vivado.mem}}
		{{xpm_75447a_vivado.mem}}
		{{xpm_8a77bc_vivado.mem}}
		{{xpm_14fd20_vivado.mem}}
		{{xpm_f136a1_vivado.mem}}
		{{xpm_1c189b_vivado.mem}}
		{{xpm_df915f_vivado.mem}}
		{{xpm_390272_vivado.mem}}
		{{pfb_fir_1024c_32i_core_entity_declarations.vhd} -lib {xil_defaultlib}}
		{{pfb_fir_1024c_32i_core.vhd} -lib {xil_defaultlib}}
		{{pfb_fir_1024c_32i_core_clock.xdc}}
		{{pfb_fir_1024c_32i_core.xdc}}
	}
	set SimPeriod 1
	set SimTime 10
	set SimulationTime {255.00000000 ns}
	set SynthStrategyName {Vivado Synthesis Defaults}
	set SynthesisTool {Vivado}
	set TargetDir {/home/jackh/src/vla-dev/dsp/pfb_fir_1024c_32i_core}
	set TopLevelModule {pfb_fir_1024c_32i_core}
	set TopLevelSimulinkHandle 83456
	set VHDLLib {xil_defaultlib}
	set TopLevelPortInterface {}
	dict set TopLevelPortInterface sync Name {sync}
	dict set TopLevelPortInterface sync Type UFix_32_0
	dict set TopLevelPortInterface sync ArithmeticType xlUnsigned
	dict set TopLevelPortInterface sync BinaryPoint 0
	dict set TopLevelPortInterface sync Width 32
	dict set TopLevelPortInterface sync DatFile {pfb_fir_1024c_32i_core_sync.dat}
	dict set TopLevelPortInterface sync IconText {sync}
	dict set TopLevelPortInterface sync Direction in
	dict set TopLevelPortInterface sync Period 1
	dict set TopLevelPortInterface sync Interface 0
	dict set TopLevelPortInterface sync InterfaceName {}
	dict set TopLevelPortInterface sync InterfaceString {DATA}
	dict set TopLevelPortInterface sync ClockDomain {pfb_fir_1024c_32i_core}
	dict set TopLevelPortInterface sync Locs {}
	dict set TopLevelPortInterface sync IOStandard {}
	dict set TopLevelPortInterface pol_in Name {pol_in}
	dict set TopLevelPortInterface pol_in Type UFix_256_0
	dict set TopLevelPortInterface pol_in ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_in BinaryPoint 0
	dict set TopLevelPortInterface pol_in Width 256
	dict set TopLevelPortInterface pol_in DatFile {pfb_fir_1024c_32i_core_pol_in.dat}
	dict set TopLevelPortInterface pol_in IconText {pol_in}
	dict set TopLevelPortInterface pol_in Direction in
	dict set TopLevelPortInterface pol_in Period 1
	dict set TopLevelPortInterface pol_in Interface 0
	dict set TopLevelPortInterface pol_in InterfaceName {}
	dict set TopLevelPortInterface pol_in InterfaceString {DATA}
	dict set TopLevelPortInterface pol_in ClockDomain {pfb_fir_1024c_32i_core}
	dict set TopLevelPortInterface pol_in Locs {}
	dict set TopLevelPortInterface pol_in IOStandard {}
	dict set TopLevelPortInterface pol_out Name {pol_out}
	dict set TopLevelPortInterface pol_out Type UFix_576_0
	dict set TopLevelPortInterface pol_out ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_out BinaryPoint 0
	dict set TopLevelPortInterface pol_out Width 576
	dict set TopLevelPortInterface pol_out DatFile {pfb_fir_1024c_32i_core_pol_out.dat}
	dict set TopLevelPortInterface pol_out IconText {pol_out}
	dict set TopLevelPortInterface pol_out Direction out
	dict set TopLevelPortInterface pol_out Period 1
	dict set TopLevelPortInterface pol_out Interface 0
	dict set TopLevelPortInterface pol_out InterfaceName {}
	dict set TopLevelPortInterface pol_out InterfaceString {DATA}
	dict set TopLevelPortInterface pol_out ClockDomain {pfb_fir_1024c_32i_core}
	dict set TopLevelPortInterface pol_out Locs {}
	dict set TopLevelPortInterface pol_out IOStandard {}
	dict set TopLevelPortInterface sync_out Name {sync_out}
	dict set TopLevelPortInterface sync_out Type Bool
	dict set TopLevelPortInterface sync_out ArithmeticType xlUnsigned
	dict set TopLevelPortInterface sync_out BinaryPoint 0
	dict set TopLevelPortInterface sync_out Width 1
	dict set TopLevelPortInterface sync_out DatFile {pfb_fir_1024c_32i_core_sync_out.dat}
	dict set TopLevelPortInterface sync_out IconText {sync_out}
	dict set TopLevelPortInterface sync_out Direction out
	dict set TopLevelPortInterface sync_out Period 1
	dict set TopLevelPortInterface sync_out Interface 0
	dict set TopLevelPortInterface sync_out InterfaceName {}
	dict set TopLevelPortInterface sync_out InterfaceString {DATA}
	dict set TopLevelPortInterface sync_out ClockDomain {pfb_fir_1024c_32i_core}
	dict set TopLevelPortInterface sync_out Locs {}
	dict set TopLevelPortInterface sync_out IOStandard {}
	dict set TopLevelPortInterface clk Name {clk}
	dict set TopLevelPortInterface clk Type -
	dict set TopLevelPortInterface clk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface clk BinaryPoint 0
	dict set TopLevelPortInterface clk Width 1
	dict set TopLevelPortInterface clk DatFile {}
	dict set TopLevelPortInterface clk Direction in
	dict set TopLevelPortInterface clk Period 1
	dict set TopLevelPortInterface clk Interface 6
	dict set TopLevelPortInterface clk InterfaceName {}
	dict set TopLevelPortInterface clk InterfaceString {CLOCK}
	dict set TopLevelPortInterface clk ClockDomain {pfb_fir_1024c_32i_core}
	dict set TopLevelPortInterface clk Locs {}
	dict set TopLevelPortInterface clk IOStandard {}
	dict set TopLevelPortInterface clk AssociatedInterfaces {}
	dict set TopLevelPortInterface clk AssociatedResets {}
	set MemoryMappedPort {}
}

source SgPaProject.tcl
::xilinx::dsp::planaheadworker::dsp_create_project