--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rd_uart     |    2.198(R)|    0.279(R)|clk_BUFGP         |   0.000|
rx          |    1.552(R)|    0.753(R)|clk_BUFGP         |   0.000|
w_data<0>   |    0.221(R)|    1.211(R)|clk_BUFGP         |   0.000|
w_data<1>   |   -0.047(R)|    1.426(R)|clk_BUFGP         |   0.000|
w_data<2>   |   -0.238(R)|    1.579(R)|clk_BUFGP         |   0.000|
w_data<3>   |    0.173(R)|    1.251(R)|clk_BUFGP         |   0.000|
w_data<4>   |    0.258(R)|    1.182(R)|clk_BUFGP         |   0.000|
w_data<5>   |    0.297(R)|    1.150(R)|clk_BUFGP         |   0.000|
w_data<6>   |   -0.033(R)|    1.416(R)|clk_BUFGP         |   0.000|
w_data<7>   |    0.069(R)|    1.333(R)|clk_BUFGP         |   0.000|
wr_uart     |    2.520(R)|    0.297(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
r_data<0>   |    8.961(R)|clk_BUFGP         |   0.000|
r_data<1>   |    8.839(R)|clk_BUFGP         |   0.000|
r_data<2>   |    8.321(R)|clk_BUFGP         |   0.000|
r_data<3>   |    8.321(R)|clk_BUFGP         |   0.000|
r_data<4>   |    8.500(R)|clk_BUFGP         |   0.000|
r_data<5>   |    8.581(R)|clk_BUFGP         |   0.000|
r_data<6>   |    9.143(R)|clk_BUFGP         |   0.000|
r_data<7>   |    9.146(R)|clk_BUFGP         |   0.000|
rx_empty    |    7.429(R)|clk_BUFGP         |   0.000|
tx          |    7.219(R)|clk_BUFGP         |   0.000|
tx_full     |    7.167(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.976|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 18 13:45:56 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



