{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740517674601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740517674601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 16:07:54 2025 " "Processing started: Tue Feb 25 16:07:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740517674601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740517674601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl_servo_controller -c vhdl_servo_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl_servo_controller -c vhdl_servo_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740517674601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740517675263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740517675263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/state_machine_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/state_machine_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_core-beh " "Found design unit 1: state_machine_core-beh" {  } { { "../../src/state_machine_core.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/state_machine_core.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740517682097 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine_core " "Found entity 1: state_machine_core" {  } { { "../../src/state_machine_core.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/state_machine_core.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740517682097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740517682097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/generic_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/generic_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter-beh " "Found design unit 1: generic_counter-beh" {  } { { "../../src/generic_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/generic_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740517682109 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "../../src/generic_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/generic_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740517682109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740517682109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/angle_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/angle_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 angle_counter-beh " "Found design unit 1: angle_counter-beh" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740517682127 ""} { "Info" "ISGN_ENTITY_NAME" "1 angle_counter " "Found entity 1: angle_counter" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740517682127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740517682127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/vhdl_servo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet561/cpet_561/de1_soc_lab4/custom_ip_component/src/vhdl_servo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_servo_controller-beh " "Found design unit 1: vhdl_servo_controller-beh" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740517682137 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_servo_controller " "Found entity 1: vhdl_servo_controller" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740517682137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740517682137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vhdl_servo_controller " "Elaborating entity \"vhdl_servo_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740517682177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_next_s vhdl_servo_controller.vhd(37) " "Verilog HDL or VHDL warning at vhdl_servo_controller.vhd(37): object \"state_next_s\" assigned a value but never read" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740517682177 "|vhdl_servo_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addr_i vhdl_servo_controller.vhd(53) " "VHDL Signal Declaration warning at vhdl_servo_controller.vhd(53): used explicit default value for signal \"addr_i\" because signal was never assigned a value" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1740517682177 "|vhdl_servo_controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "write_en_i vhdl_servo_controller.vhd(54) " "VHDL Signal Declaration warning at vhdl_servo_controller.vhd(54): used explicit default value for signal \"write_en_i\" because signal was never assigned a value" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1740517682177 "|vhdl_servo_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irq_s vhdl_servo_controller.vhd(172) " "VHDL Process Statement warning at vhdl_servo_controller.vhd(172): signal \"irq_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1740517682187 "|vhdl_servo_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm_s vhdl_servo_controller.vhd(187) " "VHDL Process Statement warning at vhdl_servo_controller.vhd(187): signal \"pwm_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1740517682187 "|vhdl_servo_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "angle_counter angle_counter:angle_proc " "Elaborating entity \"angle_counter\" for hierarchy \"angle_counter:angle_proc\"" {  } { { "../../src/vhdl_servo_controller.vhd" "angle_proc" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740517682268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter generic_counter:counter " "Elaborating entity \"generic_counter\" for hierarchy \"generic_counter:counter\"" {  } { { "../../src/vhdl_servo_controller.vhd" "counter" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740517682338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_core state_machine_core:state_machine " "Elaborating entity \"state_machine_core\" for hierarchy \"state_machine_core:state_machine\"" {  } { { "../../src/vhdl_servo_controller.vhd" "state_machine" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740517682420 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_pres_s state_machine_core.vhd(37) " "VHDL Process Statement warning at state_machine_core.vhd(37): signal \"state_pres_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/state_machine_core.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/state_machine_core.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1740517682420 "|vhdl_servo_controller|state_machine_core:state_machine"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1740517683511 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1740517683511 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[13\] angle_counter:angle_proc\|angle_s\[13\]~_emulated angle_counter:angle_proc\|angle_s\[13\]~1 " "Register \"angle_counter:angle_proc\|angle_s\[13\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[13\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[13\]~1\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1740517683511 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[12\] angle_counter:angle_proc\|angle_s\[12\]~_emulated angle_counter:angle_proc\|angle_s\[13\]~1 " "Register \"angle_counter:angle_proc\|angle_s\[12\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[12\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[13\]~1\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1740517683511 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[9\] angle_counter:angle_proc\|angle_s\[9\]~_emulated angle_counter:angle_proc\|angle_s\[9\]~7 " "Register \"angle_counter:angle_proc\|angle_s\[9\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[9\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[9\]~7\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1740517683511 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "angle_counter:angle_proc\|angle_s\[8\] angle_counter:angle_proc\|angle_s\[8\]~_emulated angle_counter:angle_proc\|angle_s\[9\]~7 " "Register \"angle_counter:angle_proc\|angle_s\[8\]\" is converted into an equivalent circuit using register \"angle_counter:angle_proc\|angle_s\[8\]~_emulated\" and latch \"angle_counter:angle_proc\|angle_s\[9\]~7\"" {  } { { "../../src/angle_counter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/angle_counter.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1740517683511 "|vhdl_servo_controller|angle_counter:angle_proc|angle_s[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1740517683511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740517683726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740517685052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740517685052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[0\] " "No output dependent on input pin \"write_data_i\[0\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[1\] " "No output dependent on input pin \"write_data_i\[1\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[2\] " "No output dependent on input pin \"write_data_i\[2\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[3\] " "No output dependent on input pin \"write_data_i\[3\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[4\] " "No output dependent on input pin \"write_data_i\[4\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[5\] " "No output dependent on input pin \"write_data_i\[5\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[6\] " "No output dependent on input pin \"write_data_i\[6\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[7\] " "No output dependent on input pin \"write_data_i\[7\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[8\] " "No output dependent on input pin \"write_data_i\[8\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[9\] " "No output dependent on input pin \"write_data_i\[9\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[10\] " "No output dependent on input pin \"write_data_i\[10\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[11\] " "No output dependent on input pin \"write_data_i\[11\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[12\] " "No output dependent on input pin \"write_data_i\[12\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[13\] " "No output dependent on input pin \"write_data_i\[13\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[14\] " "No output dependent on input pin \"write_data_i\[14\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[15\] " "No output dependent on input pin \"write_data_i\[15\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[16\] " "No output dependent on input pin \"write_data_i\[16\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[17\] " "No output dependent on input pin \"write_data_i\[17\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[18\] " "No output dependent on input pin \"write_data_i\[18\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[19\] " "No output dependent on input pin \"write_data_i\[19\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[20\] " "No output dependent on input pin \"write_data_i\[20\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[21\] " "No output dependent on input pin \"write_data_i\[21\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[22\] " "No output dependent on input pin \"write_data_i\[22\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[23\] " "No output dependent on input pin \"write_data_i\[23\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[24\] " "No output dependent on input pin \"write_data_i\[24\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[25\] " "No output dependent on input pin \"write_data_i\[25\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[26\] " "No output dependent on input pin \"write_data_i\[26\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[27\] " "No output dependent on input pin \"write_data_i\[27\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[28\] " "No output dependent on input pin \"write_data_i\[28\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[29\] " "No output dependent on input pin \"write_data_i\[29\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[30\] " "No output dependent on input pin \"write_data_i\[30\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_i\[31\] " "No output dependent on input pin \"write_data_i\[31\]\"" {  } { { "../../src/vhdl_servo_controller.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab4/Custom_IP_Component/src/vhdl_servo_controller.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740517685528 "|vhdl_servo_controller|write_data_i[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740517685528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740517685528 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740517685528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740517685528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740517685528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740517685731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 16:08:05 2025 " "Processing ended: Tue Feb 25 16:08:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740517685731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740517685731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740517685731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740517685731 ""}
