// Seed: 3461002743
module module_0 #(
    parameter id_1 = 32'd63,
    parameter id_8 = 32'd26
) (
    output _id_1,
    input logic id_2,
    output id_3,
    input id_4
    , id_5,
    input id_6,
    output id_7,
    output _id_8
);
  logic id_9;
  reg   id_10;
  type_19(
      id_3 - 1, id_5 & !{1, 1, id_7, 1'b0, 1, 1, 1}, ~id_5
  );
  assign id_4[id_8 : id_1] = 1 - 1'h0;
  reg id_11, id_12;
  logic id_13;
  logic id_14 (
      ~id_11,
      1,
      id_12[1 : 1'b0]
  );
  logic id_15 = 1;
  always @(*) begin
    id_10 <= id_11;
  end
endmodule
