// Seed: 3147480313
module module_0 (
    input  tri   id_0,
    output tri   id_1,
    output uwire id_2
);
  always disable id_4;
  wire id_5;
  always id_4 <= -1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input supply0 id_2,
    input wand id_3
    , id_9,
    input wor id_4,
    input wire id_5
    , id_10,
    output wire id_6,
    input tri1 id_7
);
  wire [1 : 1] id_11;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6
  );
  assign modCall_1.id_4 = 0;
  assign id_10 = -1;
  wire id_12;
endmodule
