---
GeneratedFiles:

  - module: design_test_2
    file: /afs/eecs.umich.edu/vlsida/projects/FASoC/TSMC_65LP/fasoc/soc/test/design_test_2_socrates_proj/logical/design_test_2/verilog/design_test_2.v

