{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 03:25:27 2023 " "Info: Processing started: Sun Aug 27 03:25:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Multiplier -c Multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multiplier -c Multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register BoothMultiplierDatapath:datapath\|new_multiplier\[2\] register BoothMultiplierDatapath:datapath\|new_multiplier\[0\] 148.13 MHz 6.751 ns Internal " "Info: Clock \"clk\" has Internal fmax of 148.13 MHz between source register \"BoothMultiplierDatapath:datapath\|new_multiplier\[2\]\" and destination register \"BoothMultiplierDatapath:datapath\|new_multiplier\[0\]\" (period= 6.751 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.512 ns + Longest register register " "Info: + Longest register to register delay is 6.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BoothMultiplierDatapath:datapath\|new_multiplier\[2\] 1 REG LCFF_X10_Y19_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y19_N15; Fanout = 5; REG Node = 'BoothMultiplierDatapath:datapath\|new_multiplier\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BoothMultiplierDatapath:datapath|new_multiplier[2] } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.545 ns) 1.129 ns BoothMultiplierControlUnit:control\|rightMost~4 2 COMB LCCOMB_X10_Y19_N10 8 " "Info: 2: + IC(0.584 ns) + CELL(0.545 ns) = 1.129 ns; Loc. = LCCOMB_X10_Y19_N10; Fanout = 8; COMB Node = 'BoothMultiplierControlUnit:control\|rightMost~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { BoothMultiplierDatapath:datapath|new_multiplier[2] BoothMultiplierControlUnit:control|rightMost~4 } "NODE_NAME" } } { "BoothMultiplierControlUnit.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierControlUnit.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.545 ns) 2.018 ns BoothMultiplierControlUnit:control\|LessThan1~0 3 COMB LCCOMB_X10_Y19_N12 1 " "Info: 3: + IC(0.344 ns) + CELL(0.545 ns) = 2.018 ns; Loc. = LCCOMB_X10_Y19_N12; Fanout = 1; COMB Node = 'BoothMultiplierControlUnit:control\|LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { BoothMultiplierControlUnit:control|rightMost~4 BoothMultiplierControlUnit:control|LessThan1~0 } "NODE_NAME" } } { "BoothMultiplierControlUnit.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierControlUnit.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 2.494 ns BoothMultiplierControlUnit:control\|LessThan1~1 4 COMB LCCOMB_X10_Y19_N30 4 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 2.494 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 4; COMB Node = 'BoothMultiplierControlUnit:control\|LessThan1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { BoothMultiplierControlUnit:control|LessThan1~0 BoothMultiplierControlUnit:control|LessThan1~1 } "NODE_NAME" } } { "BoothMultiplierControlUnit.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierControlUnit.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.178 ns) 2.995 ns BoothMultiplierControlUnit:control\|booth_bits\[1\]~4 5 COMB LCCOMB_X10_Y19_N26 9 " "Info: 5: + IC(0.323 ns) + CELL(0.178 ns) = 2.995 ns; Loc. = LCCOMB_X10_Y19_N26; Fanout = 9; COMB Node = 'BoothMultiplierControlUnit:control\|booth_bits\[1\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { BoothMultiplierControlUnit:control|LessThan1~1 BoothMultiplierControlUnit:control|booth_bits[1]~4 } "NODE_NAME" } } { "BoothMultiplierControlUnit.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierControlUnit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.322 ns) 4.822 ns BoothMultiplierDatapath:datapath\|new_multiplier~32 6 COMB LCCOMB_X9_Y19_N12 2 " "Info: 6: + IC(1.505 ns) + CELL(0.322 ns) = 4.822 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 2; COMB Node = 'BoothMultiplierDatapath:datapath\|new_multiplier~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { BoothMultiplierControlUnit:control|booth_bits[1]~4 BoothMultiplierDatapath:datapath|new_multiplier~32 } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.178 ns) 5.547 ns BoothMultiplierDatapath:datapath\|new_multiplier~21 7 COMB LCCOMB_X10_Y19_N20 1 " "Info: 7: + IC(0.547 ns) + CELL(0.178 ns) = 5.547 ns; Loc. = LCCOMB_X10_Y19_N20; Fanout = 1; COMB Node = 'BoothMultiplierDatapath:datapath\|new_multiplier~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { BoothMultiplierDatapath:datapath|new_multiplier~32 BoothMultiplierDatapath:datapath|new_multiplier~21 } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.545 ns) 6.416 ns BoothMultiplierDatapath:datapath\|new_multiplier~23 8 COMB LCCOMB_X10_Y19_N0 1 " "Info: 8: + IC(0.324 ns) + CELL(0.545 ns) = 6.416 ns; Loc. = LCCOMB_X10_Y19_N0; Fanout = 1; COMB Node = 'BoothMultiplierDatapath:datapath\|new_multiplier~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { BoothMultiplierDatapath:datapath|new_multiplier~21 BoothMultiplierDatapath:datapath|new_multiplier~23 } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.512 ns BoothMultiplierDatapath:datapath\|new_multiplier\[0\] 9 REG LCFF_X10_Y19_N1 12 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.512 ns; Loc. = LCFF_X10_Y19_N1; Fanout = 12; REG Node = 'BoothMultiplierDatapath:datapath\|new_multiplier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { BoothMultiplierDatapath:datapath|new_multiplier~23 BoothMultiplierDatapath:datapath|new_multiplier[0] } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.587 ns ( 39.73 % ) " "Info: Total cell delay = 2.587 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.925 ns ( 60.27 % ) " "Info: Total interconnect delay = 3.925 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.512 ns" { BoothMultiplierDatapath:datapath|new_multiplier[2] BoothMultiplierControlUnit:control|rightMost~4 BoothMultiplierControlUnit:control|LessThan1~0 BoothMultiplierControlUnit:control|LessThan1~1 BoothMultiplierControlUnit:control|booth_bits[1]~4 BoothMultiplierDatapath:datapath|new_multiplier~32 BoothMultiplierDatapath:datapath|new_multiplier~21 BoothMultiplierDatapath:datapath|new_multiplier~23 BoothMultiplierDatapath:datapath|new_multiplier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.512 ns" { BoothMultiplierDatapath:datapath|new_multiplier[2] {} BoothMultiplierControlUnit:control|rightMost~4 {} BoothMultiplierControlUnit:control|LessThan1~0 {} BoothMultiplierControlUnit:control|LessThan1~1 {} BoothMultiplierControlUnit:control|booth_bits[1]~4 {} BoothMultiplierDatapath:datapath|new_multiplier~32 {} BoothMultiplierDatapath:datapath|new_multiplier~21 {} BoothMultiplierDatapath:datapath|new_multiplier~23 {} BoothMultiplierDatapath:datapath|new_multiplier[0] {} } { 0.000ns 0.584ns 0.344ns 0.298ns 0.323ns 1.505ns 0.547ns 0.324ns 0.000ns } { 0.000ns 0.545ns 0.545ns 0.178ns 0.178ns 0.322ns 0.178ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns BoothMultiplierDatapath:datapath\|new_multiplier\[0\] 3 REG LCFF_X10_Y19_N1 12 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X10_Y19_N1; Fanout = 12; REG Node = 'BoothMultiplierDatapath:datapath\|new_multiplier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[0] } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierDatapath:datapath|new_multiplier[0] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns BoothMultiplierDatapath:datapath\|new_multiplier\[2\] 3 REG LCFF_X10_Y19_N15 5 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X10_Y19_N15; Fanout = 5; REG Node = 'BoothMultiplierDatapath:datapath\|new_multiplier\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[2] } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierDatapath:datapath|new_multiplier[2] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierDatapath:datapath|new_multiplier[0] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierDatapath:datapath|new_multiplier[2] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.512 ns" { BoothMultiplierDatapath:datapath|new_multiplier[2] BoothMultiplierControlUnit:control|rightMost~4 BoothMultiplierControlUnit:control|LessThan1~0 BoothMultiplierControlUnit:control|LessThan1~1 BoothMultiplierControlUnit:control|booth_bits[1]~4 BoothMultiplierDatapath:datapath|new_multiplier~32 BoothMultiplierDatapath:datapath|new_multiplier~21 BoothMultiplierDatapath:datapath|new_multiplier~23 BoothMultiplierDatapath:datapath|new_multiplier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.512 ns" { BoothMultiplierDatapath:datapath|new_multiplier[2] {} BoothMultiplierControlUnit:control|rightMost~4 {} BoothMultiplierControlUnit:control|LessThan1~0 {} BoothMultiplierControlUnit:control|LessThan1~1 {} BoothMultiplierControlUnit:control|booth_bits[1]~4 {} BoothMultiplierDatapath:datapath|new_multiplier~32 {} BoothMultiplierDatapath:datapath|new_multiplier~21 {} BoothMultiplierDatapath:datapath|new_multiplier~23 {} BoothMultiplierDatapath:datapath|new_multiplier[0] {} } { 0.000ns 0.584ns 0.344ns 0.298ns 0.323ns 1.505ns 0.547ns 0.324ns 0.000ns } { 0.000ns 0.545ns 0.545ns 0.178ns 0.178ns 0.322ns 0.178ns 0.545ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierDatapath:datapath|new_multiplier[0] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierDatapath:datapath|new_multiplier[2] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BoothMultiplierControlUnit:control\|counter\[1\] str clk 5.396 ns register " "Info: tsu for register \"BoothMultiplierControlUnit:control\|counter\[1\]\" (data pin = \"str\", clock pin = \"clk\") is 5.396 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.285 ns + Longest pin register " "Info: + Longest pin to register delay is 8.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns str 1 PIN PIN_P9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_P9; Fanout = 8; PIN Node = 'str'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { str } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.866 ns) + CELL(0.521 ns) 7.250 ns BoothMultiplierControlUnit:control\|counter\[1\]~11 2 COMB LCCOMB_X8_Y19_N24 3 " "Info: 2: + IC(5.866 ns) + CELL(0.521 ns) = 7.250 ns; Loc. = LCCOMB_X8_Y19_N24; Fanout = 3; COMB Node = 'BoothMultiplierControlUnit:control\|counter\[1\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { str BoothMultiplierControlUnit:control|counter[1]~11 } "NODE_NAME" } } { "BoothMultiplierControlUnit.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierControlUnit.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.758 ns) 8.285 ns BoothMultiplierControlUnit:control\|counter\[1\] 3 REG LCFF_X8_Y19_N17 8 " "Info: 3: + IC(0.277 ns) + CELL(0.758 ns) = 8.285 ns; Loc. = LCFF_X8_Y19_N17; Fanout = 8; REG Node = 'BoothMultiplierControlUnit:control\|counter\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { BoothMultiplierControlUnit:control|counter[1]~11 BoothMultiplierControlUnit:control|counter[1] } "NODE_NAME" } } { "BoothMultiplierControlUnit.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierControlUnit.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 25.85 % ) " "Info: Total cell delay = 2.142 ns ( 25.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.143 ns ( 74.15 % ) " "Info: Total interconnect delay = 6.143 ns ( 74.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.285 ns" { str BoothMultiplierControlUnit:control|counter[1]~11 BoothMultiplierControlUnit:control|counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.285 ns" { str {} str~combout {} BoothMultiplierControlUnit:control|counter[1]~11 {} BoothMultiplierControlUnit:control|counter[1] {} } { 0.000ns 0.000ns 5.866ns 0.277ns } { 0.000ns 0.863ns 0.521ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "BoothMultiplierControlUnit.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierControlUnit.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns BoothMultiplierControlUnit:control\|counter\[1\] 3 REG LCFF_X8_Y19_N17 8 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X8_Y19_N17; Fanout = 8; REG Node = 'BoothMultiplierControlUnit:control\|counter\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl BoothMultiplierControlUnit:control|counter[1] } "NODE_NAME" } } { "BoothMultiplierControlUnit.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierControlUnit.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl BoothMultiplierControlUnit:control|counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierControlUnit:control|counter[1] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.285 ns" { str BoothMultiplierControlUnit:control|counter[1]~11 BoothMultiplierControlUnit:control|counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.285 ns" { str {} str~combout {} BoothMultiplierControlUnit:control|counter[1]~11 {} BoothMultiplierControlUnit:control|counter[1] {} } { 0.000ns 0.000ns 5.866ns 0.277ns } { 0.000ns 0.863ns 0.521ns 0.758ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl BoothMultiplierControlUnit:control|counter[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierControlUnit:control|counter[1] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result\[2\] BoothMultiplierDatapath:datapath\|new_multiplier\[2\] 9.669 ns register " "Info: tco from clock \"clk\" to destination pin \"result\[2\]\" through register \"BoothMultiplierDatapath:datapath\|new_multiplier\[2\]\" is 9.669 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.852 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns BoothMultiplierDatapath:datapath\|new_multiplier\[2\] 3 REG LCFF_X10_Y19_N15 5 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X10_Y19_N15; Fanout = 5; REG Node = 'BoothMultiplierDatapath:datapath\|new_multiplier\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[2] } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierDatapath:datapath|new_multiplier[2] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.540 ns + Longest register pin " "Info: + Longest register to pin delay is 6.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BoothMultiplierDatapath:datapath\|new_multiplier\[2\] 1 REG LCFF_X10_Y19_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y19_N15; Fanout = 5; REG Node = 'BoothMultiplierDatapath:datapath\|new_multiplier\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BoothMultiplierDatapath:datapath|new_multiplier[2] } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.840 ns) 6.540 ns result\[2\] 2 PIN PIN_G21 0 " "Info: 2: + IC(3.700 ns) + CELL(2.840 ns) = 6.540 ns; Loc. = PIN_G21; Fanout = 0; PIN Node = 'result\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { BoothMultiplierDatapath:datapath|new_multiplier[2] result[2] } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 43.43 % ) " "Info: Total cell delay = 2.840 ns ( 43.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 56.57 % ) " "Info: Total interconnect delay = 3.700 ns ( 56.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { BoothMultiplierDatapath:datapath|new_multiplier[2] result[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { BoothMultiplierDatapath:datapath|new_multiplier[2] {} result[2] {} } { 0.000ns 3.700ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl BoothMultiplierDatapath:datapath|new_multiplier[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierDatapath:datapath|new_multiplier[2] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { BoothMultiplierDatapath:datapath|new_multiplier[2] result[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { BoothMultiplierDatapath:datapath|new_multiplier[2] {} result[2] {} } { 0.000ns 3.700ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BoothMultiplierDatapath:datapath\|temp_multiplicand\[2\] multiplicand\[2\] clk -3.493 ns register " "Info: th for register \"BoothMultiplierDatapath:datapath\|temp_multiplicand\[2\]\" (data pin = \"multiplicand\[2\]\", clock pin = \"clk\") is -3.493 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.856 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns BoothMultiplierDatapath:datapath\|temp_multiplicand\[2\] 3 REG LCFF_X8_Y18_N15 1 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X8_Y18_N15; Fanout = 1; REG Node = 'BoothMultiplierDatapath:datapath\|temp_multiplicand\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk~clkctrl BoothMultiplierDatapath:datapath|temp_multiplicand[2] } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl BoothMultiplierDatapath:datapath|temp_multiplicand[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierDatapath:datapath|temp_multiplicand[2] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.635 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns multiplicand\[2\] 1 PIN PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_J2; Fanout = 1; PIN Node = 'multiplicand\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { multiplicand[2] } "NODE_NAME" } } { "BoothMultiplier.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplier.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.388 ns) + CELL(0.413 ns) 6.635 ns BoothMultiplierDatapath:datapath\|temp_multiplicand\[2\] 2 REG LCFF_X8_Y18_N15 1 " "Info: 2: + IC(5.388 ns) + CELL(0.413 ns) = 6.635 ns; Loc. = LCFF_X8_Y18_N15; Fanout = 1; REG Node = 'BoothMultiplierDatapath:datapath\|temp_multiplicand\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { multiplicand[2] BoothMultiplierDatapath:datapath|temp_multiplicand[2] } "NODE_NAME" } } { "BoothMultiplierDatapath.v" "" { Text "D:/Term 06/Digital System Design/New folder/BoothMultiplierDatapath.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 18.79 % ) " "Info: Total cell delay = 1.247 ns ( 18.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.388 ns ( 81.21 % ) " "Info: Total interconnect delay = 5.388 ns ( 81.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { multiplicand[2] BoothMultiplierDatapath:datapath|temp_multiplicand[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { multiplicand[2] {} multiplicand[2]~combout {} BoothMultiplierDatapath:datapath|temp_multiplicand[2] {} } { 0.000ns 0.000ns 5.388ns } { 0.000ns 0.834ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl BoothMultiplierDatapath:datapath|temp_multiplicand[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk {} clk~combout {} clk~clkctrl {} BoothMultiplierDatapath:datapath|temp_multiplicand[2] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { multiplicand[2] BoothMultiplierDatapath:datapath|temp_multiplicand[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { multiplicand[2] {} multiplicand[2]~combout {} BoothMultiplierDatapath:datapath|temp_multiplicand[2] {} } { 0.000ns 0.000ns 5.388ns } { 0.000ns 0.834ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 27 03:25:29 2023 " "Info: Processing ended: Sun Aug 27 03:25:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
