Immediate opening For Aix Administrator For Mumbai Location,"  Greetings from Future Focus Infotech!!!   This is Ria from FFI-Mumbai; we have an opportunity for Aix Administrator with our Client   Experience: 1+ yrs   Skill: Working As Aix Administrator Knowledge on Installation, Configure & Administering AIX 7.2  Maintaining daily Checklist for disk space on AIX server.  Error Monitoring.  Performance Monitoring using vmstat, topas etc.  Call log with IBM and upload the log.  Monitor system space.  Shutdown & Start-up of various server and services.  Knowledge on managing disk space using AIX - LVM  Call Logging to IBM for hardware and troubleshoot system related Issue  Taking DB2 Database Logs  Daily Database Archive logs Backup  Taking Online/Offline Database Backup of Production Server (DB2)  IP configuration on server.  Monitoring database between Production and Replication Server  File system creation. Notice period: Immediate    Job location: Mumbai (Powai)  CTC to be offered: up to 39000 per month   Only interested candidates apply for the opening. Fresher do not apply.   Job Type- This is a Permanent position with Future Focus Infotech Pvt Ltd & you will be deputed with our client which is a CMMi level 5 company.   A small glimpse about Future Focus Infotech Pvt Ltd. (Company URL: - www.focusinfotech.com)   If you are interested in above opportunity, send updated CV and below information to ria.c@focusite.com. Kindly mention the below details.   Current Company:-   Payroll Company:-   Total Exp-   Rel Exp-   Current Location & Address:-   Current CTC -   Expected CTC-   Notice Period-   It would be highly appreciated if you can refer this job opportunity to your friends/ colleagues who would be interested for this position.   Only interested candidates reply on the same and the CTC criteria would the same as mentioned above.   --   Regards,   Ria C  Executive - Delivery  Future Focus Infotech Pvt. Ltd.  Website: www.focusinfotech.com  E-mail: ria.c@focusite.com 9004604938 Future Focus Infotech Pvt. Ltd. Future Focus Infotech Pvt. Ltd, are pioneers, in India, providing Strategic IT HR Consulting (IT Contract Staffing & Placement services) and Managed Solutions (End-to-end Software Project management) to the Top ranked Software & IT Consulting companies in India, the USA and the UAE. Our business interests are national, catered through our offices located in Chennai, Bangalore, Hyderabad, Delhi, Mumbai, Pune, Kochi and Kolkata in India.   Over the past 25 years we have established ourselves as Strategic IT HR consulting partners with Top IT Organizations like TCS, Wipro, IBM etc. Additionally we have also forged several valuable relationships with tier-1 IT companies like, Infosys etc.   (Company URL: - www.focusinfotech.com)  Roles and Responsibilities   Desired Candidate Profile   Perks and Benefits  ",1.60E+11,26-04-2024,25-07-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Aix Administration, LPAR, Dlpar",-,9am-6pm,"Full Time, Permanent",Future Focus Infotech,Organization,Future Focus Infotech,https://img.naukimg.com/logo_images/groups/v1/247000.gif,Mumbai (All Areas),Mumbai (All Areas),-,-,-,1-4.5 Lacs P.A ,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Audio and Video Engineer,"Job Summary:  We are looking for an experienced Audio and Video Engineer to join our team. The ideal candidate will have a strong background in audio and video technology, equipment, and systems. The role involves designing, implementing, and maintaining audio and video systems for various projects, such as live events, presentations, and multimedia installations. You will work closely with clients and project teams to ensure the highest quality audio and visual experiences. Responsibilities: Design, install, and maintain audio and video systems for a variety of projects, including live events, presentations, and multimedia installations. Work with clients to understand their needs and requirements, providing technical expertise and recommendations. Perform setup, testing, and troubleshooting of audio and video equipment, including microphones, speakers, projectors, cameras, and displays. Operate audio and video equipment during events and presentations to ensure optimal performance and quality. Collaborate with project managers and other team members to ensure seamless integration of audio and video systems. Stay up-to-date with the latest trends and technologies in audio and video engineering. Provide training and support to clients and team members on the use and operation of audio and video systems. Maintain detailed records of equipment inventory, usage, and maintenance schedules. Ensure compliance with safety regulations and industry standards in all audio and video installations. Provide technical support for clients and team members during events and presentations. Manage and resolve technical issues promptly and efficiently. Conduct routine maintenance and repairs on audio and video equipment. Requirements: Bachelor's degree in audio engineering, video production, or a related field (or equivalent experience). 3 - 4 years of experience in audio and video engineering, including design, installation, and maintenance. Proficiency with audio and video equipment and systems, such as mixers, amplifiers, microphones, projectors, and displays. Strong technical skills in troubleshooting and problem-solving for audio and video systems. Knowledge of industry standards and best practices for audio and video engineering. Excellent communication and interpersonal skills, with the ability to work effectively with clients and team members. Strong organizational skills, with the ability to manage multiple projects and tasks simultaneously. Ability to work flexible hours, including evenings and weekends, as required by project schedules. Experience with live events, presentations, or multimedia installations is a plus.",1.50E+11,15-04-2024,14-07-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Audio Equipment, System Design, Multimedia Installations, Video Equipment, Troubleshooting Expertise, Industry Standards, Project Management, Live Events, Technical Support, Design Engineering, Client Interaction",-,9am-6pm,"Full Time, Permanent",Rox Hi-tech,Organization,Rox Hi-tech,-,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
"Principal Engineer, PHYSICAL DESIGN","     + P&R Lead with hands on experience in P&R, power planning, floor planning, clock tree building, congestion analysis for complex multi power domain designs          + Strong in problem solving with deep understanding of technical issues       + Candidate should have keen eye to improve existing flow and methods with positive impact on PPA     + The ideal candidate should have thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate with all members of the technical staff, both analog and digital, regarding overall project development progress and status      + Good understanding of IR & power analysis and hands on experience in using related tools/flows      + Solid understanding of Verilog, TCL and Perl/Python programming languages **onsemi** (Nasdaq: ON) is driving disruptive innovations to help build a better future     With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure     With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world s most complex challenges and leads the way in creating a safer, cleaner, and smarter world   ",1.01E+11,10-05-2024,08-08-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"Digital design, Power management, Analog, Verilog, Perl, New product development, Automotive, Python, Physical design, Recruitment",-,9am-6pm,"Full Time, Permanent",ON Semiconductor,Organization,ON Semiconductor,https://img.naukimg.com/logo_images/groups/v1/4615709.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
"R&D Engineer, Sr I","                 Looking for innovative out of the box thinking Layout Engineer to be part of the Analog and Mixed Signal IP Methodology Team at Synopsys.                                  In this role you will be responsible for                  developing and maintaining layout automation scripts to support the development                  of custom analog and digital blocks for multi-Gb/s SERDES IP. Challenges include coming up with solutions to problems imposed by advanced technology nodes.                                  A successful candidate will be expected to have a strong commitment to write efficient and stable scripts and keep up with advancements in IC design and methodology.                                  As part of the Methodology team you will be exposed to SerDes PHY layout for PCIe, SATA, XAUI, and other protocols.                                  Our environment is best in class with a full suite of IC design tools supplemented by custom, in-house tools supported by an experienced software/CAD team.                                                                    Responsibilities also include                                      Providing quick solutions (usually TCL/Perl prototypes) to show that engines in design tools can be extended to meet internal requirements                                      Working closely with PDK and IC design tools team by actively participating and influencing the technical strategy and execution to improve methodology                                            Requirements                                        BS/MS in Electrical Engineering, Computer Engineering, or related discipline with 2 years experience in programming EDA software.                                      Good understanding of Linux and common scripting languages (BASH, CSH, Python, Perl, Tcl)                                      Attentive to strict performance and quality requirements.                                      Hands-on experience of working on high-performance cores and advanced node technologies (10nm, 7nm, 5nm,4nm)                                      Knowledge of VLSI design flow and methodology.                                      Ability to be proactive and have a strategic mindset in addition to having tactical problem-solving experience                                      Prior knowledge and experience of Synopsys EDA tool development would be a plus.                                      Effective written and oral communication skills                                      In depth familiarity with layout of analog and mixed signal CMOS circuits                                      Good understanding of how layout tools function and have had experience using them.                                      Resolves issues in creative ways and exercises independent judgement in selecting methods and techniques to obtain solutions                                      Strong desire to learn and explore new technologies                    ",60224500894.0,06-02-2024,06-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Automation, Linux, Analog, Mixed signal, CAD, Tool design, Perl, PCIE, SATA, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,"Noida, Hyderabad, Pune","Noida, Hyderabad, Pune",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Infra DV Sr Staff Engineer / Manager,"       Looking for an experience Verification Staff/Architect Engineer, who will be responsible Verification of next generation Infrastructure IPs (     DDRSS, Memory Controllers etc     ) which goes into System-on-chip (SoC) for smartphones, tablets and other product categories. In this position you will be expected to plan and implement IP/Cluster/Formal verification flows for the Infra IPs. Also expected to coordinate with different Design and SOC teams throughout the IP development cycle.                            ?         Job responsibilities include                                                 Ownership of DV test bench and other associated collaterals (Checkers, Trackers, Scoreboards, Assertion, Functional Coverage)                                             Develop test plan and test cases to cover design feature set, follow up with stake holders on code coverage, functional coverage closure at different levels of test bench                                             Work closely with System Architects, Design, emulation teams on failure debugs, code/functional coverage closure                                             Debug of regression signatures and identifying bug fixes                                             Responsible for Quality sign off and required documentation                                             Developing/Deploying scripts/tools for validation (Certitude, VC Formal, VPlan)                                             Debug and root cause post silicon issues in collaboration with Design, SW and test teams                                             Work with SoC level performance modeling team on latency, bandwidth analysis                           Required skillset include                                               Strong debugging, Analytical and problem-solving skills                                             Expertise on UVM based verification                                              Knowledgeable about ARM bus protocols, Virtual Memory concepts, SoC system architecture                                             Experience in developing Monitors, Scoreboards, Sequencers that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved                                             Communication and collaboration skills to work with a large world-wide design organization                 Desired skillset includes                                                 Experience in designs optimized for low power - Dynamic clock gating, Logic/ Memory power collapse                                              Experience in verifying designs meeting Automotive Safety Integrity Levels (ASIL)                                             Proficiency in Scripting languages (Python or Perl) for Automation initiatives, C/C++/SystemC for performance models                                             Post-si bring-up and HW-SW debug experience would be a plus. Knowledge & exposure to silicon debug tool chains would be an added advantage                 Qualification :                                                 ?       Bachelor/       masters    Degree in Electronics & Communication / Micro Electronics                                                   12+ Years of Experience in IP verification or related                                           Experience with UVM and ARM Bus protocols.                                ?         Minimum Qualifications:         Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. ",80524501606.0,08-05-2024,06-08-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"Automation, C++, Analytical, SOC, Perl, System verilog, UVM, Automotive, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
"ASIC Physical Design Engr, Sr Staff","     In this role, you will be responsible for the Physical Implementation of high speed interface IPs and test-chips, driving all aspects from RTL to GDS including timing and physical sign-off      You will work in close interaction and collaborative team work with multiple functional groups (front end digital, analog design and layout, CAD) and the product team      As a Senior Staff SerDes Physical Implementation Engineer, the successful candidate    will work on a variety of advanced SERDES developments including the latest    56G/112G/224G PAM4/6 standards, all at the latest process nodes.      The Mixed-Signal IP organization is seeking a highly motivated individual responsible for the physical implementation of complex      Mixed signal IPs and testchips across multiple process technologies with a specific focus on very advanced high speed SERDES platforms.        The successful candidate will have the following:        12 + years of digital or physical design experience with recent contribution to project tape-outs, as a technical driver and/or project lead.        Intimate knowledge of the full design cycle from RTL to GDSII, including chip level.        Experience with advanced FinFET nodes, TSMC 16 nanometer or below, including low-power design techniques        A solid engineering understanding of the underlying concepts of digital design and architecture, implementation flows and physical and timing signoff        Development of timing constraints and design architectures to ensure on-time delivery, and to meet or exceed power and area targets        Excellent communication skills, ability to think and communicate at different levels of abstraction, with peer groups as well as customers.    Methodology driven with strong software and scripting skills (Perl, Tcl, Python); knowledge of CAD automation methods.        Solid understanding of the challenges inherent in analog/digital interfaces.        Autonomous, timely decision maker and able to cope with interrupts.      Requirements:        MSEE and 12+ years or BSEE and 15+ years        Previous project leadership experience        Solid understanding of digital / mixed signal verification flows and SOC integration challenges.    ",60224500848.0,06-02-2024,06-05-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Automation, ASIC, Front end, Digital design, SOC, Mixed signal, CAD, Perl, Physical design, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Staff Static Timing Analysis (STA) Engineer,"   The Central Engineering CAD & design services (CCDS-PD) team at Marvell is seeking candidates for a Staff Static Timing Analysis (STA) engineering position     Common projects within CCDS range from IP, Testchip and Accelerated Infrastructure with the latest technology nodes (upto 2nm)     The team utilizes the latest EDA software tools, and work through the technical challenges to insure we meet the performance, power, and area requirements of the design     This position will work in tandem with the Design team, Physical Design, Design For Test, and other teams both at a local and global level             What You Can Expect           In this hybrid role at a CCDS-PD team, you will be a Timing Sub-System/Partition/IP Lead, responsible for timing closure at your hierarchical level, and all blocks within         Work with design teams across various disciplines such as DFT, RTL, and IP in the process of iterative timing feedback and closure         Deliver to the SoC level all necessary collateral of your sub-system/partition per the required schedule         Conduct and adjust timing correlation between PD tools and signoff, along with participating in early feasibility studies         Provide pushdown timing ECOs to blocks within the sub-system/partition         Work closely with the block level PD engineers in debugging and resolving timing issues at their level, but also interface timing at the sub-system/partition level         Provide technical direction, coaching, and mentoring to employees on your team and others when necessary to achieve successful project outcomes         Write scripts in Perl, Python and TCL to extract data and achieve productivity enhancements through automation         Responsible for managing tool independent timing constraints that will work for synthesis, place & route and static timing analysis               What We're Looking For         bachelors degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience. OR masters degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience.       3 years practical experience in Timing Analysis and Closure on multiple ASICs/SOCs, at a block and sub-system (ie. partition) level          Worked in the latest technology nodes, and experience in advanced timing concepts such as SI, CDC, LVF, POCV, and MIS          Good understanding of Verilog/VHDL, along with general digital logic and architecture         Proficient at running sub-system (ie. partition) level timing signoff         Proficient in UNIX, and shell based scripting         Knowledge and Experience in both TCL and Python languages         Have some proficiency in Synthesis and Physical Design         Diligent, detail-oriented, and able to handle assignments with minimal supervision         Must possess good communication skills, be a self-driven individual and a good team player         Familiar and experienced with the balancing the trade-offs of Performance, Power, and Area         Leading timing closure effort with a small team of engineers         Practical experience with Synopsys Timing Tools, such as Primetime and Tweaker          Experience in timing methodology and flow development     ",40424500595.0,04-04-2024,03-07-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"Unix, Automation, VHDL, Semiconductor, DFT, CAD, Verilog, Perl, Automotive, Physical design",-,9am-6pm,"Full Time, Permanent",Marvell Semiconductors,Organization,Marvell Semiconductors,https://img.naukimg.com/logo_images/groups/v1/4611321.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Principal Engineer - ASIC Development Engineering,"   You are responsible for the further development of concepts and methods for the EDA design environments with focus on analog / mixed signal ASIC design in advanced nodes.     Solid understanding of PDK s, effectively manage PDK libraries, collaterals and drive migration of design environments for incremental releases.     Development of Calibre Physical Verification decks for cmos PLANAR and FINFET technologies including DRC, LVS, PERC, FILL LPE and shape generation decks and scripts.     Layout Automation and Utilities development in Cadence SKILL/SKILL++.     Development and validation of PV tools and flows like parasitic extraction, EMIR drop and substrate noise analysis.     Responsibilities will include testing, validation, customer support and new tool/methods evaluations, development of methods and procedures for quality improvement, automation of deck/techFiles generation and validation.     Experience with Cadence custom IC Virtuoso platform to create layout test structures, to validate verification rules and to troubleshoot errors.     Experience with physical verification tools for DRC, LVS and parasitic extraction, Calibre, starRC, ICV etc is plus.     Working knowledge of revision control software (Git, Perforce, Subversion, Synchronicity, etc)     Collaboration with the IT team to fulfil advanced nodes specific requests (Linux, Exceed-on-Demand, Grid, VMWare-ESX, Storage-system, etc).     Ensuring the operation and support within the CAD / IT-team for all ASIC designers worldwide.     Managing the quality and ISO26262 requirements for the EDA tools, both for in-house developments and vendor products.         Education:    University degree (Master/PhD) in electrical engineering or a comparable subject       Personality and working practice:    communicative, problem-solving mindset, responsible, initiative, flexible and target oriented. Comfortable in working in a fast paced, dynamic environment with changing priorities.       Experience and Knowledge:    Minimum 10+ years of development experience of Mixed Signal CAD design Flows from Front to Back ,expert knowledge and experience of state-of-the-art design tools (EDA-vendors e.g. Cadence, Synopsys, Mentor) and Software-development methodologies and tools (Linux, script- and programming?languages as well as Cadence Skill), thorough understanding of Custom Analog development flow, design tools and Software / Hardware environment       Qualifications:    ability to identify and analyse tasks efficiently within the scope of your work and to develop pragmatic application-specific solutions; pronounced ability to communicate, relevant experience in the methodology of problem solving as well as in the cooperation and leadership of international and cross-functional teams       Technical Skills:    Cadence SKILL, Calibre SVRF/TVF, Python, Shell Scripting.       Languages:    fluent in English and German written and spoken   ",210000000000.0,21-03-2024,19-06-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"Automation, ASIC, Linux, Analog, Subversion, Shell scripting, CAD, Physical verification, Customer support, Python",-,9am-6pm,"Full Time, Permanent",Western Digital,Organization,Western Digital,https://img.naukimg.com/logo_images/groups/v1/4627297.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Technologist - ASIC Development Engineering,"   You are responsible for the further development of concepts and methods for the EDA design environments with focus on analog / mixed signal ASIC design in advanced nodes.     Solid understanding of PDKs, effectively manage PDK libraries, collaterals and drive migration of design environments for incremental releases.     Development of Calibre Physical Verification decks for cmos PLANAR and FINFET technologies including DRC, LVS, PERC, FILL LPE and shape generation decks and scripts.     Layout Automation and Utilities development in Cadence SKILL/SKILL++.     Development and validation of PV tools and flows like parasitic extraction, EMIR drop and substrate noise analysis.     Responsibilities will include testing, validation, customer support and new tool/methods evaluations, development of methods and procedures for quality improvement, automation of deck/techFiles generation and validation.     Experience with Cadence custom IC Virtuoso platform to create layout test structures, to validate verification rules and to troubleshoot errors.     Experience with physical verification tools for DRC, LVS and parasitic extraction, Calibre, starRC, ICV etc is plus.     Working knowledge of revision control software (Git, Perforce, Subversion, Synchronicity, etc)     Collaboration with the IT team to fulfil advanced nodes specific requests (Linux, Exceed-on-Demand, Grid, VMWare-ESX, Storage-system, etc).     Ensuring the operation and support within the CAD / IT-team for all ASIC designers worldwide.     Managing the quality and ISO26262 requirements for the EDA tools, both for in-house developments and vendor products.         Education:    University degree (Master/PhD) in electrical engineering or a comparable subject       Personality and working practice:    communicative, problem-solving mindset, responsible, initiative, flexible and target oriented. Comfortable in working in a fast paced, dynamic environment with changing priorities.       Experience and Knowledge:    Minimum 10+ years of development experience of Mixed Signal CAD design Flows from Front to Back ,expert knowledge and experience of state-of-the-art design tools (EDA-vendors e.g. Cadence, Synopsys, Mentor) and Software-development methodologies and tools (Linux, script- and programming-languages as well as Cadence Skill), thorough understanding of Custom Analog development flow, design tools and Software / Hardware environment       Qualifications:    ability to identify and analyse tasks efficiently within the scope of your work and to develop pragmatic application-specific solutions; pronounced ability to communicate, relevant experience in the methodology of problem solving as well as in the cooperation and leadership of international and cross-functional teams       Technical Skills:    Cadence SKILL, Calibre SVRF/TVF, Python, Shell Scripting.       Languages:    fluent in English and German written and spoken   ",200000000000.0,20-03-2024,18-06-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"Linux, Shell scripting, Automation, Python, ASIC, CAD, Customer support, Physical verification, Analog, Subversion",-,9am-6pm,"Full Time, Permanent",Western Digital,Organization,Western Digital,https://img.naukimg.com/logo_images/groups/v1/4627297.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Principal Design Engineer,"   Education: BE/ B Tech/ ME/ M Tech / MS        B.Tech/BE/ME/Mtech with hands-on experience physical design , timing closure and physical verification.      Exp with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues.      Solid knowledge on physical design flow, Timing closure and physical verification. Knowledge of formal verification, EM-IR .      Good track records of working on complex IP s & SoC s at 16/10/7 nm      Power user of Cadence implementation tools, such as Genus, Innovus, Quantus,Tempus, PVS, Voltus.      Automation and programming-minded, coding experience in    Makefile/Tcl/Tk/Perl.        Self-motivated, able to work independently or as a team player, excellent verbal and written communication skills.      ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Head - Hardware Engineering,Software Product,"Automation, Timing closure, formal verification, TCL/TK, Coding, SOC, Physical verification, Perl, ASIC Design, Physical design",-,9am-6pm,"Full Time, Permanent",Cadence,Organization,Cadence,https://img.naukimg.com/logo_images/groups/v1/4660.gif,Pune,Pune,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Physical Design Engineer,"Chip level floorplanning, partitioning, timing budget generations, power planning, top PnR, CTS, block integration and ECO generation. Hands on experience in ICC and primetime. Block level implementation from netlist to GDS. Handling timing closure of high frequency blocks. Expertise in signoff closure Timing with SI and OCV, Power, IR and physical verification at both block and chip level. Handling blocks of high instance counts 1M instance and above. Understanding constraints and fixing techniques. Understanding SI prevention, fixing methodology and implementation. Proficient in layout edit techniques. Proficient in Synopsys ICC or Mentor Olympus and Atoptech tool set. Experience in Design Automation and UNIX system. Experience in Tcl/ PERL is a plus.",141000000000.0,14-05-2024,12-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Physical Design, Unix, floor planning, timing closure, Synopsys ICC, Perl, power planning",-,9am-6pm,"Full Time, Permanent",Capgemini,Organization,Capgemini,https://www.naukri.com/hotjobs/images/v3/captech_jun20.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"     we're looking fordedicated individuals with the skills and vision to build a better tomorrow                   ?         you'll make a difference by:                          Electronic circuit design for newrequirements and redesigning of existing modules.                     Proto electronic board testing andtrouble shooting.                     Work effectively both within a team andcross-functional team to drive identification and resolution of issuesefficiently.                     Provide technical mentorship to juniorengineers, provide necessary help to teammates.             You d describeyourself as:              A graduate with 3 to 5 years of experience in Embedded hardware design and development             Experience in Embedded hardware design using microcontroller, microprocessor, FPGA, CPLD, Soc s.         Exposure in high-speed memory circuit design using DDR, SRAM, EEPROM, SD Card, signal converter design using ADC and DAC, analog circuit design using BJT, MOSFET, diode, OPAMP etc         Designing the DC-DC converter topologies like LDO, Buck, Boost, and flyback.         Working knowledge on communication protocols like I2C, SPI, UART, USB, Profibus, CAN and Ethernet etc         Working knowledge in mixed signal PCB design and in-depth knowledge of SI, PI analysis, redesigning, testing and qualification of the highspeed electronic boards.         Hands on experience in SPICE based simulation tool like LTSPICE, ECAD tools like Altium, Zuken, Mentor graphics etc         Designing the electronic circuit to qualify for EMI and EMC certification.         Exposure in lab equipment like oscilloscope, logic analyzer, BOM cost analysis, alternate part selection, Obsolescence management, reliability analysis like FMEA and MTBF.         Characterizing RF circuits.       ",150000000000.0,15-04-2024,14-07-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Industrial Automation,"EMI, Simulation, RF, FPGA, USB, Hardware design, EMC, PCB designing, analog circuit design, SPI",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
HVDC C&P Hardware Engineer,"   Implementation of Control and Protection- Hardware solutions for High Voltage Direct Current (HVDC) plants within a team of project engineers           Preparation of Design Specifications, Overview Diagrams and Concept Clarifications in close cooperation with the concept coordinators           Cubicle design, integration of all HW components into the cubicles and integration of cubicles into a plant on Engineering Base platform           Creating Bill of material and terminal diagrams for Control & Protection equipments           Coordination with cubicles manufacturer and Visits for Inspection of cubicles as necessary           Preparation of Cable list and Cable termination schedule           Providing necessary support during Functional Performance tests and Site Commissioning           Ensures that engineering deliverables meet the project schedule dates in line with customer requirements             We don t need superheroes, just super minds.             A bachelor s degree in electrical engineering or any related field           3-6 years of experience in Control & Protection Design in HVDC/FACTS/Substation projects           Knowledge of Engineering Base/ELCAD is preferable           Basic knowledge of HVDC technology is preferable           Knowledge in TDC systems / SIPROTEC systems is preferable           Good knowledge of Microsoft Office applications (Outlook, Word, Excel, Visio)           High ability to work in a multi-national and multi-cultural team           Open minded and creative in cooperation with colleagues and customers           High commitment and willingness to perform           Must be quick learner and flexible to work well under tight schedules in a fast-paced team environment   ",220000000000.0,22-03-2024,20-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Industrial Automation,"Electrical engineering, Substation, Excel, Agile, Siemens, Manager Technology, Project scheduling, Hardware, Visio, MS Office",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Gurugram,Gurugram,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Physical Design Engineer / Lead Physical Design Engineer,"In Depth experience in Physical Design Implementation & Signoff at block level at 16/7nm technology nodes.  Good exposure in Floor planning, CTS, STA, Physical Verification, Basic understanding of timing constraints.  Good exposure to ICC2/Innovus/Calibre/Formality/LEC tool set.  Well versed in automation skills using shell/tcl/perl/python. Location : - Noida,Bengaluru,Pune,Chennai,Ahmedabad",101000000000.0,10-05-2024,08-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"python, STA, CTS, Physical Verification, shell, Physical Design, Floor planning, perl, tcl",-,9am-6pm,"Full Time, Permanent",4Bell Technology,Organization,4Bell Technology,-,"Noida, Pune, Bengaluru","Noida, Pune, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
SOC Physical design,"                                                             Location: Bangalore, Hyderabad, Noida, and Coimbatore.                  Skills:                  Soc level floorplanning, partitioning, timing budget generations, power planning, SOC PnR, CTS, block integration                  Handling timing closure of high frequency blocks.                  Expertise in signoff closure - Timing with SI and OCV, Power, IR and physical verification at both block and chip level.                  Understanding constraints and fixing techniques.                  Experience in physical verification                  Understanding SI prevention, fixing methodology and implementation.                  Proficient in Synopsys ICC or Cadence or Mentor Olympus and Atoptech tool set.                  Experience in Design Automation and UNIX system.                  Experience in Tcl/ PERL is a plus.                          Primary Skills:                  Able to handle Soc PNR activities , SOC timing closure and SOC physical verification                          Secondary Skills:                  Able to handle SOC Synthesis, SOC IR drop, SOC Lec, SOC CLP          ",71223500447.0,07-12-2023,06-03-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Unix, Timing closure, Automation, SOC, Physical verification, Mentor, Perl, Floor planning, Budgeting, Physical design",-,9am-6pm,"Full Time, Permanent",IDESLABS,Organization,IDESLABS,https://img.naukimg.com/logo_images/groups/v1/4601085.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Validation Engineer,   Schematic Diagrams Generation.         Component Selection.         Knowledge of PCB Layout and Editing.         Stacking         Signal Integrity         Antenna layout reviews         BoM Creation PCB Footprints / Sourcing techniques.         Cost Analysis both sub system and Full system.         Electrical Measurement Techniques.         Test cases and plan creation.         Test jigs Design.         RF and WiFi evaluation in a system.         Board bring-ups.         Bring-up of systems.         Maintenance of the Equipments/ Board /Systems.         Automation of the measurement.         Characterization of the subsystem and Full systems.         Thorough knowledge of equipments in use.         Report Generation   ,200000000000.0,20-02-2024,20-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"RF, Networking, AutoCAD, Analog, Ethernet, Debugging, Power supply, ORCAD, Signal integrity",-,9am-6pm,"Full Time, Permanent",Silvan Innovation Labs,Organization,Silvan Innovation Labs,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Principal Silicon Front-End Implementation,"         We are looking for a            Principal     Design Engineer           to work on leading edge IP development as part of the SCIPS Semi-custom and Central IP Silicon team. The candidate should be a motivated self-starter who will thrive in this      cutting-edge     technical environment.                             Microsoft s mission is to empower every person and every organization on the planet to achieve more. As      employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.                             We re     committed to a diverse and inclusive workplace and strongly encourage applicants from all      background     and      walks of life     . Difference makes us better.                               ?           Required                           Bachelor of Science in Electrical or Computer Engineering                     15     + years of experience in hardware design                     10     + years of experience in Synthesis, Timing constraints,     Front-end design checks and     Power Performance Area (PPA) trade-offs                     Proficiency     in collateral development including timing and synthesis constraints                     Proficiency     in front-end design checks including LEC, Lint, Formal Equivalence, and CDC/RDC                     Proficiency     in recent synthesis tool capabilities and methods for      QoR     improvement                      Proficiency     in static timing analysis                     Familiarity with RTL and gate-level power analysis/optimization, UPF, and power-intent verification                     Experience with the project-level setup and configuration of 1 or more of the tools related to above disciplines                     Proficiency     in translating physical design results into feedback for flow or RTL improvement                     Proficiency     in      Tcl     , Perl, Python, shell programming                                         Preferred                             Knowledge of full RTL2GDS flow                     Experience in ICC, power integrity analysis, ESD, PV                     Good communication     and self-     motivated     that can collaborate with larger teams within Microsoft     .                     Occasional travel                                     Ability     to meet Microsoft, customer and/or government security screening requirements      are     required     for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud        ",150000000000.0,15-03-2024,13-06-2024,EducationalOccupationalCredential,180,Engineering - Hardware & Networks,Head - Hardware Engineering,Software Product,"Automation, DFT, static timing analysis, CAD, Hardware design, Perl, Silicon, microsoft, Physical design, Python",-,9am-6pm,"Full Time, Permanent",Microsoft,Organization,Microsoft,https://img.naukimg.com/logo_images/groups/v1/614576.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
SOC Physical design,"   Skills:        Soc level floorplanning, partitioning, timing budget generations, power planning, SOC PnR, CTS, block integration      Handling timing closure of high frequency blocks.      Expertise in signoff closure - Timing with SI and OCV, Power, IR and physical verification at both block and chip level.      Understanding constraints and fixing techniques.      Experience in physical verification      Understanding SI prevention, fixing methodology and implementation.      Proficient in Synopsys ICC or Cadence or Mentor Olympus and Atoptech tool set.      Experience in Design Automation and UNIX system.      Experience in Tcl/ PERL is a plus.                    Primary Skills:        Able to handle Soc PNR activities , SOC timing closure and SOC physical verification                    Secondary Skills:        Able to handle SOC Synthesis, SOC IR drop, SOC Lec, SOC CLP        ",2.81E+11,28-08-2023,26-11-2023,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Unix, Automation, Timing closure, SOC, Physical verification, Mentor, Perl, Floor planning, Budgeting, Physical design",-,9am-6pm,"Full Time, Permanent",Coders Brain Pvt Ltd,Organization,Coders Brain Pvt Ltd,-,Pune,Pune,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
"R&D Engineer, Sr I","     Synopsys is seeking a creative, enthusiastic and talented engineer to fill a full time RD position in NOIDA NCR      We are looking for people who are able to work in multi-functional teams, are capable of understanding requirements and come up with imaginative solutions      We are looking for people who will be responsible and have a passion to work with and support RD, and to automate design processes to increase the quality and productivity of IC design flow              Responsibilities    :            Design, develop, troubleshoot, or debug software tools for the development of integrated circuits      Support a global design team      Interface with foundries, configure the IP Project environment and design flows for IOLIBS ESD.      Develop routines and utility programs to automate the design environment      Build productive internal/external working relationships          Qualifications:          Degree in electronic/micro electronic engineering or computer science      4+ years of relevant experience      Good knowledge of hardware integrated circuits and UNIX/Linux user knowledge      Proficiency with at least one programming language and scripting languages to automate processes      Good English communication skills      Good analysis and problem-solving skills and the ability to exercise good judgment          Favored Requirements          Experience in Python, TCL or Shell scripting      Experience with VLSI domain like familiarity with DRC/LVS Extraction/Simulation/EMIR      Cadence, Custom Compiler EDA tool usage      IC design experience      Experience in data management and job schedule tool like LSF/GRID Engine    ",60224500732,06-02-2024,06-05-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Unix, Computer science, Simulation, Linux, VLSI, Data management, Chip design, Analog, SOC, Python",-,9am-6pm,"Full Time, Permanent",Synopsys,Organization,Synopsys,https://img.naukimg.com/logo_images/groups/v1/448420.gif,Noida,Noida,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"   We are looking for a 1-3 years experienced Hardware Engineer.      Embedded HW engineer will responsible to performs the design, layout, testing, and validation of electrical printed circuit boards, Strong fundamental knowledge in electronics design,      Mastery of digital and analog circuitry,      Proficient in PCB design software like Cadsoft Eagle or Altium, Experience working with electronics tools,      Strong grasp of mathematics, specifically math that is related to circuitry and processing,      Knowledge of integration processes and software languages, Experience with prototyping,      Knowledge of manufacturing processes, Attention to detail, Excellent precision,      Strong analytical thinking,      Exceptional problem-solving skills, Perform circuit simulation design analysis, Test sample circuits and prototypes to verify that design meets requirements,      Development of security specifications and tools as needed, Support major product programs and new features.    ",10524501305,01-05-2024,30-07-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Head - Hardware Engineering,BPO / Call Centre,"Software design, Simulation, Analytical, Analog, Electronics, Mathematics, Hardware, Design analysis, PCB designing, Electricals",-,9am-6pm,"Full Time, Permanent",Upstair Technologies(d & K Group),Organization,Upstair Technologies(d & K Group),-,Surat,Surat,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
SMTS Analog Engineering,"       Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional SMTS Analog Design to join our memory interface chip design team in Bangalore     Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer       As a SMTS Analog Design, the candidate will be reporting to Manager Analog Engineering and is a Full-Time position     The candidate will be leading the analog mixed signal circuit design activities for high-performance mixed signal chip products     Rambus memory interface chips team delivers the most advanced chipset solutions for server memory sub-system     This role gives opportunities to invent solutions to improve performance of next generation high-performance mixed signal products and learnings opportunities working through all the phases of chip product design all the way from concept to volume production        Responsibilities              Ownership of Analog/Mixed designs at chip and/or block level.         Design, simulate and characterize high-performance and high-speed circuits (eg Transmitter, Receiver, LDO, PLL, DLL, PI circuits).          Create high level models for design tradeoff analysis and behavior model for verification simulations.         Create floorplan and work with layout team to demonstrate post extraction performance.          Document analysis and simulation to show that design achieves critical electrical, timing parameters and pre-silicon verification flow.             Qualifications              Master s with 4+ years (or PhD with 3+ years) of experience in CMOS analog/mixed-signal circuit design.         Prior experience in some of the following circuits: Transmitter, Receiver (with CTLE, DFE), PLL, DLL, PI, LDO regulators.          Good knowledge of design principles for practical design tradeoffs.         Knowledge of high-speed chip to chip interfaces (memory PHY, SerDes) is a strong plus.         Experience in modeling (Verilog-A, Verilog) and scripting is desirable.         The position requires good written verbal communication skills as well a strong commitment and ability to work in cross functional and globally dispersed teams.             ",2.20E+11,22-04-2024,21-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Head - Hardware Engineering,Hardware & Networking,"Semiconductor, Simulation, Chip design, Analog, Circuit designing, Mixed signal, Verilog, Product design, Silicon, Recruitment",-,9am-6pm,"Full Time, Permanent",Rambus Chip Technologies,Organization,Rambus Chip Technologies,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Sr. Silicon Design Engineer ( Digital Signal Processing Engineer ),"   We are looking for an adaptive, self-motivative design verification engineer to join our growing team      As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market      The Verification Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development      THE PERSON: You have a passion for modern, complex processor architecture, digital design, and verification in general      You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones      You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems        KEY RESPONSIBILITIES:        Design and Implement DSP blocks related to Digital front end for 4G/5G base-stations      Responsible for design, optimization and testing of communication signal processing algorithms and its fixed precision implementation and test with matlab, embedded C/C++ and HDL on AMD FPGA devices      Execute module level and system level verification/validation of DSP blocks      Develop test plan to get functional and code coverage      Work within the team to define detailed design requirements, as well as providing FPGA based architectural expertise and guidance      Work with geographically distributed teams, lead technical activities and obtain good understanding of dependencies to re-prioritize the tasks accordingly      Candidate will participate in different phases of a project, including architecture, system design, coding, unit testing, integration and maintenance and customer support      Responsible for writing Matlab based test scenarios to configure and analyze DSP block s performance on FPGA evaluation platform Develops innovative but practical solutions to advanced technical problems in engineering      Create internal and external facing detailed documentation (micro-architecture design documents, test specifications, test reports, userguides, etc)      PREFERRED EXPERIENCE: Master s/Bachelor s degree in Electronics and Communication Engineering or equivalent preferred      8+ years of implementing DSP designs in wireless/wired Communication Systems      4+ years of hands on experience developing Communication systems on FPGAs      4+ years of hands on experience implementing performance optimized, fixed-point optimized and resource optimized DSP blocks      Hands on experience in designing and implementing Digital Signal Processing blocks using VHDL/Verilog      Ability to translate a software model into fixed point hardware implementation      Experience with coding signal processing kernels on DSP processors and/or SIMD and VLIW processor architectures is a plus      Must have strong competency in simulating complex communication and signal processing algorithms      Excellent understanding of cellular systems building blocks, with focus on LTE and 5G      Experience in integrating these building blocks is required      Practical experience with designing the 5G wireless solutions a definite plus      Deep understanding of wireless systems performance and features impact/trade-offs      Experience in validation with Emulators and FPGA evaluation boards is highly desirable      Understanding of data interfacing protocols eCPRI, AXI-Stream, AXI etc is desirable      Demonstrable proficiency with scripting language like Perl/Python/Tcl is required      Understanding of formal verification/assertions, LINT and CDC tool is desirable      Excellent documentation, presentation, and communications skills      ACADEMIC CREDENTIALS: Bachelors or Masters degree in Electronics and Communitcation Engineering/Electrical Engineering with 7+Yrs of exp    ",50324501985,11-03-2024,09-06-2024,EducationalOccupationalCredential,84,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"Wireless, Embedded C, C++, VHDL, Coding, FPGA, Verilog, Perl, MATLAB, Python",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
HVDC C&P Hardware Engineer,"   Implementation of Control and Protection- Hardware solutions for High Voltage Direct Current (HVDC) plants within a team of project engineers           Preparation of Design Specifications, Overview Diagrams and Concept Clarifications in close cooperation with the concept coordinators           Cubicle design, integration of all HW components into the cubicles and integration of cubicles into a plant on Engineering Base platform           Creating Bill of material and terminal diagrams for Control & Protection equipments           Coordination with cubicles manufacturer and Visits for Inspection of cubicles as necessary           Preparation of Cable list and Cable termination schedule           Providing necessary support during Functional Performance tests and Site Commissioning           Ensures that engineering deliverables meet the project schedule dates in line with customer requirements             We don t need superheroes, just super minds.             A bachelor s degree in electrical engineering or any related field           3-6 years of experience in Control & Protection Design in HVDC/FACTS/Substation projects           Knowledge of Engineering Base/ELCAD is preferable           Basic knowledge of HVDC technology is preferable           Knowledge in TDC systems / SIPROTEC systems is preferable           Good knowledge of Microsoft Office applications (Outlook, Word, Excel, Visio)           High ability to work in a multi-national and multi-cultural team           Open minded and creative in cooperation with colleagues and customers           High commitment and willingness to perform           Must be quick learner and flexible to work well under tight schedules in a fast-paced team environment   ",220000000000.0,22-03-2024,20-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Electrical engineering, Substation, Excel, Agile, Siemens, Manager Technology, Project scheduling, Hardware, Visio, MS Office",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Gurugram,Gurugram,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
ExcelHer - ECU HW Engineer,"       The assignments are for a tenure of 9 months. The participant of this program would have access to professional development programs, mentoring assistance by a business leader, apart from the experience of working with people from different functions/technologies/culture.         Go ahead and apply if you find the opportunities in line with your experience and career interest.         ?           Roles Responsibilities:             Hardware Electronics Engineer is responsible for development of Automotive ECU s ie Driver Vehicle Security (Anti-Theft Protection) and Generic ECUs      You will be involved in requirement gathering, writing of technical specifications and integration of components in the electrical system, release of component documentation in the PDM system.      To drive discussions with suppliers on issues related to requirements definition, design, validation, and follow-up. This work can be done in close collaboration with other stakeholders and project managers at all sites.      Involved in close collaboration with business stakeholders, teams, customers, suppliers, and third-party stakeholders in defining the technology infrastructure, decomposing solutions, and systems into components and subsystems, and defining and managing their interfaces      Working with suppliers on new technology and accelerating innovation in the security areas              Responsibilities:             Define and balance all the requirements to be considered in the development of these components to ensure maximum commonality      Responsible for component development in collaboration with suppliers and global counterparts      Analyze project and technical needs and lead development of ECUs such as body control module, Axle ECUs, I/O Modules etc      Drive technical concepts and ensure supplier agreements in place.      Define and follow the validation plan      Participate in project risk analyzes. DFMEA, SFMEA etc      Drive installation and ensure Documentation of our solutions (releases)      Lead critical issues problem solving in collaboration with the supplier s and within the team.      Capitalize knowledge around protection and distribution components      Contribute to continuous improvement on tools, work methods and the development process      Coach and mentor to team members              Mandatory Skill Sets:         Deep understanding of the EE system of a vehicle and sub-systems.      Knowledge of Electrical Electronics architectural principles and strategies      Knowledge on functional safety cyber security.                  Secondary Skill Sets:              Developing Vehicle Anti-Theft solutions and Keyless Entry Systems.      Knowledge on data driven development.                  Education Experience Required:          BE or M.Tech in Electrical / Electronics / Instrumentation or equivalent      4-6 years of experience in an automotive domain (OEM/Tier-1 s)      Experience from working in distributed automotive electrical and electronic systems      Should have a special attention to maintain control over quality, cost, time and feature criterion.     ",171000000000.0,17-05-2024,15-08-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Head - Hardware Engineering,Banking,"Architecture, cyber security, Construction equipment, Manager Technology, Instrumentation, Continuous improvement, Automotive, functional safety, Financial services, Electricals",-,9am-6pm,"Full Time, Permanent",Volvo Financial Services,Organization,Volvo Financial Services,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Sr. Manager Silicon Design Engineering,"               WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                    THE ROLE:              AMD is looking for an experienced Design Verification Manager/Lead willing to take on the challenges of leading a Design Verification team within the I/O and PHY Technology Group.  This group delivers critical Mixed Signal IP such as highly configurable high-speed memory I/Os/PHYs and Chiplet Interconnect IP (e. g.  UCIE) to various Business Units/SoCs within AMD.  The DV team is responsible for functional verification of these IP by creating advanced testbenches and using leading-edge verification techniques.             A successful candidate will work with architects and fellow design and verification leads.  The candidate will be detail-oriented,  possessing strong communication,  mentoring,  leadership and problem-solving skills.  Can work well with cross functional teams.  Skilled at driving team and tasks from start to completion with superior quality.  Drives to learn and perform at his or her highest potential in a technical capacity.  Flexible in working hours to accommodate working with co-workers in different time-zones.               KEY RESPONSIBILITIES:                 Manage and lead a team of design verification engineers with focus on mixed-signal IP (MSIP) verification domain.         Own the plan and lead the verif team activities on functional verification execution from test plan to verification signoff.  Planning includes resource estimation and allocation to ensure high confidence execution.         Collaborate with MSIP architects and designers to understand the IP and/or Sub-System features.         Write/Implement/Review Test Plans for all layers of the design including digital,  mixed signal and analog parts.         Verification of critical high speed digital designs using coverage driven random and directed testing techniques as well as Formal Verification.         Own all aspects of the Verification flow from initial test planning to coverage convergence and sign-off for one or more IP.         Build testbench components as well as test and sequence libraries,  by applying Objected Oriented Programming Verification techniques following UVM methodology.         Conduct and participate in Test Reviews for each plan milestone,  including tapeout readiness reviews.         Technical leadership,  including driving IP projects from start to the finish and Design verification sign-off.                 PREFERRED EXPERIENCE:                 Proven experience in verifying commercially successful IPs,  Sub-Systems or SoCs.         Strong ability to provide mentorship and guidance to junior and senior engineers,  a very effective team player,  must have strong technical management skills and provide a positive influence on team morale and culture.         Experience with work and task breakdown and planning,  and IP project management.         Must be expert in SystemVerilog,  UVM.         Proficient in object-oriented programming,  scripting (Shell/Python/Perl/Tcl/Ruby),  and low-level programming languages.         Deep system architecture knowledge of Memory Systems(DDR/LPDDR/HBM), high speed I/O interconnects technologies (UCIE,   ) and PHYs desirable.         Excellent knowledge of standard bus interface protocols (i. e. ,  RDI,  PIPE,  DFI etc).         Experience in Verification of Multi-Voltage Domain designs        Analog/Digital co-verification experience a plus including Industry verification experience with Mixed-Signal blocks and SOCs.         Expertise building/using Mixed-Signal testbenches,  checkers and tests using System Verilog and in creating and/or using real-numbered analog behavioral models in System Verilog/Verilog-AMS are highly desirable.             Self-motivated,  disciplined,  organized,  and detailed orientated.   Able to drive independently to solve problems and to be collaborative with the global org/global AMD design community to identify optimum solutions to novel problems.  Strike the right balance between the speed and quality of required decisions.         Strong communications,  time management and presentation skills combined with broad technical skills.   This is a highly visible role in which the team will look to you as the guide for leading execution and design activities on a day-to-day basis.                 ACADEMIC CREDENTIALS:                PhD/MS/BS in Electrical Engineering or Computer Engineering or related equivalent            ",161000000000.0,16-05-2024,14-08-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"System architecture, Project management, Analog, Test planning, Perl, Ruby, Gaming, IPS, Python, Recruitment",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"Candidate Skill: Hardware Design | PCB Layout | Analog & Digital Circuit Design | Embedded Systems | IoT | Altium Designer | Eagle | Microcontrollers | Sensor Integration | Communication Interfaces | Signal Integrity Analysis | Regulatory Compliance Experience: 3-9 years Notice Period: Immediate to 15 days  Responsibilities:  Design, develop, and test electronic hardware components and systems according to project requirements.  Collaborate with cross-functional teams to define hardware specifications and ensure compatibility with software and mechanical components.  Conduct feasibility studies and performance analysis to evaluate design alternatives and select optimal solutions.  Create schematic diagrams, PCB layouts, and Bill of Materials (BOM) using CAD tools. Prototype, assemble, and debug hardware systems, identifying and resolving issues in a timely manner.  Perform functional testing and validation to verify hardware performance and compliance with industry standards.  Document design specifications, test procedures, and troubleshooting guidelines.  Stay updated with emerging technologies and industry trends in hardware development.  Requirements:  Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.  3-9 years of experience in hardware design and development, preferably in embedded systems or IoT.  Proficiency in schematic capture and PCB layout tools such as Altium Designer or Eagle.  Strong understanding of analog and digital circuit design principles.  Experience with microcontrollers, sensors, and communication interfaces (e.g., SPI, I2C, UART).  Knowledge of signal integrity analysis, power distribution, and thermal management.  Familiarity with regulatory compliance standards and certification processes.  Excellent problem-solving skills and attention to detail.  Ability to work independently and as part of a team in a fast-paced environment.",50624907096.0,05-06-2024,03-09-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Hardware Design, microcontroller, schematic capture, hardware engineering, uart, electrical engineering, power distribution, altium designer, i2c",-,9am-6pm,"Full Time, Permanent",Mobile Programming,Organization,Mobile Programming,https://img.naukimg.com/logo_images/groups/v1/1403926.gif,Pune,Pune,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"    Masters or Bachelor?? degree in Electrical/Electronics engineering or related field or equivalent.       9+ years overall experience with strong technical experience in Product design, architecture and implementation. Also should have demonstrated proficiency in working with system/software/Firmware/hardware/ Electrical requirements development and validation       Perform Product cost out opportunity in a target-oriented manner through VAVE methodology and cost analytics       Work with cross functional teams to identify the Products for cost out, analyze and execute the Cost reduction VAVE projects       Experience with design tools - DFMEA, Pugh Matrix. etc       Knowledge on ROI, Pareto, cost saving calculation, cost out concepts, RCA       Candidate needs to own & implement technically sophisticated projects right from scoping to implementation.??       Experience in embedded system design with 8/16/32-bit microprocessor design       Experience gate / technical review process, good at documentation for technical solution       Capable of analyzing the root cause when there is a failure related to electrical component and can provide the mitigation and long-term solution;       Familiar with knowledge of EMC/EMI       Proficient in debugging instruments (digital oscilloscopes, logic analyzers, spectrum analyzers);       Experience in practices for? Design For Test (DFT), DFR and Design For Manufacturing(DFM) background.       Deliver designs to schedule, accountable for meeting deadlines, following up on outstanding issues and tracking project issues to resolution.       Prepare test plans, test results, design changes and provides inputs to meet the technical & product requirements.       Excellent problem-solving skills, communication skills       Working experience with Global team       Familiar with knowledge of EMC/EMI, CCC, UL, RoHS ;      ?",301000000000.0,30-05-2024,28-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"emi, ccc, electronics, oscilloscope, matrix, instruments, embedded systems, rcfa, debugging, firmware, hardware, communication skills, architecture, digital, development, requirements, hardware engineering, dfm, spectrum analyzer, vave, product design, microcontroller, dft, system, dfmea, emc",-,9am-6pm,"Full Time, Permanent",Cyient,Organization,Cyient,https://img.naukimg.com/logo_images/groups/v1/1030122.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Sr. Manager Engineering,"             WHAT YOU DO AT AMD CHANGES EVERYTHING          We care deeply about transforming lives with AMD technology to enrich our industry,  our communities,  and the world.  Our mission is to build great products that accelerate next-generation computing experiences   the building blocks for the data center,  artificial intelligence,  PCs,  gaming and embedded.  Underpinning our mission is the AMD culture.  We push the limits of innovation to solve the world s most important challenges.  We strive for execution excellence while being direct,  humble,  collaborative,  and inclusive of diverse perspectives.          AMD together we advance_                  We are seeking an experienced RTL Design Leader/Manager with strong technical and leadership skills,  who thrives in a fast-paced environment,  to lead a talented team of engineers.  It is a challenging position that involves working at a fast pace & agility to meet Quality & schedule for the IP delivery.  Come join the AMD team!                  THE ROLE    :          We are looking for a Senior Manager RTL Design to lead a team of talented engineers in developing next generation IPU IP/AI silicon.  This IP goes to several products including client products & serve as ML inference accelerator.               This role will require deep understanding of design implementation and flows,  tools and methodologies ,  including power intent UPF specifications.  This role requries 15+ years of experience in logic design & 5+ years of experience managing teams.               THE PERSON  :        Successful candidate will have an ASIC Design background/education,  would have participated in silicon design projects as Technical lead/Manager and has a history of achieving quality deliverables meeting schedule in fast pace,  Innovation & stakeholder interaction.  Basic knowledge of ML,  power-performance-Area optimizations,  low power designs preferred.               KEY RESPONISIBILITES  :          Manage Logic design team for IPU / AI Engine building blocks and necessary infrastructure based on architecture,  PPA,  DFX,  Functional Safety requirement etc. . .         Drive the design execution using technical expertise,  mentoring team of engineers & being responsbile for overall execution Quality & schedule.  Define and implement RTL design methodologies and best practices.  Lead team,  meet schedule commitments and provide strong support to various customers.         Ensure Design meets performance,  power and Area targets & good verificaiton coverage for zero bugs in silicon.         RTL design and debug of relevant blocks to realize the low power architecture in silicon.          Work with verification and physical design teams to achieve high quality design and successful tape out        Contribute in cross-functional teams to solve novel problems across multiple functional areas in development of required features and/or algorithms            Collaborate with cross-functional teams to solve novel problems across multiple        functional areas.             Perform RTL-Level design verfication and debugging as needed.               PREFERRED EXPERIENCES  :          Atleast 5+ years of experience managing design teams.         15+ years of Strong design expertise in ASIC designs,  RTL design in Verilog/System Verilog,  preferably in complex IP like CPU/GPU etc. .         Modern SOC tools such as Spyglass,  Questa CDC,  Cadence Conformal Low Power,  VCS simulation        Expertise in Low power digital design and analysis.  Low Power Design Experience for power domains and power islands using UPF flows and Cadence Conformal Low Power.         Expertise in circuit timing/STA,  and practical experience with Prime Time or equivalent tools        Good Understanding of Machine learning concepts.         hands-on with TCL,  Perl,  Python scripting,          Strong verbal and written communication skills        Ability to organize and present complex technical information                  ACADEMIC CREDENTIALS:                    Bachelors or   Masters   degree in computer engineering/Electrical Engineering                    ",151000000000.0,15-05-2024,13-08-2024,EducationalOccupationalCredential,180,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"ASIC, Simulation, SOC, Machine learning, Perl, System verilog, Gaming, Python, Physical design, Recruitment",-,9am-6pm,"Full Time, Permanent","Advanced Micro Devices, Inc",Organization,"Advanced Micro Devices, Inc",https://img.naukimg.com/logo_images/groups/v1/181534.gif,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Physical Design Engineer,"   PNR implementation for Qualcomm Hexagon DSP IPs     Good hands-on experience on Floorplanning, PNR and STA flows     Good knowledge on Placement/Clock Tree Synthesis (CTS), optimization, etc     Good understanding on signoff domains- LEC/CLP/PDN knowledge, etc     Good knowledge on Unix/Linux - Perl/TCL    fundamentals/scripting             Principal Duties and responsibilities:            Complete ownership on PNR implementation (Floorplanning, Placement, CTS, post_route,etc) on latest nodes.     Signoff knowledge is mandatory (STA,Power analysis,FV, low power verification, PV,etc)     Quick learner with good analytical and problem solving skills               Minimum Qualifications:         Bachelors degree in Electrical/Electronics Engineering, Computer Engineering, or related field and 3+ years of Hardware Applications Engineering or Hardware Design experience or related work experience.    OR   Masters degree in Electrical/Electronics Engineering, Computer Engineering, or related field and 2+ years of Hardware Applications Engineering or Hardware Design experience or related work experience.    OR   PhD in Electrical/Electronics Engineering, Computer Engineering, or related field and 1+ year of Hardware Applications Engineering or Hardware Design experience or related work experience. ",271000000000.0,27-05-2024,25-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"Unix, Linux, Staffing, Analytical, Hardware design, Perl, Floor planning, Principal, Electronics engineering, Physical design",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Principal Design Engineer,"   We are looking for a    Principal Design Engineer    to work on leading edge IP development as part of the SCIPS Semi-custom and Central IP Silicon team. The candidate should be a motivated self-starter who will thrive in this cutting-edge technical environment.     Microsoft s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.                       We re committed to a diverse and inclusive workplace and strongly encourage applicants from all background and walks of life. Difference makes us better.                             Bachelor of Science in Electrical or Computer Engineering         12+ years of experience in hardware design         10+ years of experience in Synthesis, Timing constraints, Power Performance Area (PPA) trade-offs         10+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/LINT closure.         Worked with leading-edge technologies 5 nm+         Experience with leading design teams         Experience in developing high speed CMOS designs         Proficient in System Verilog, C/C++, and scripting languages such as Python, Ruby or Perl               Preferred               Knowledge of the ARM architecture and experience with high-speed IO protocols such as PCI Express or USB          Strong design knowledge of the industry standard bus interfaces such as AMBA AXI protocol         Experienced in Basic floor planning, static timing analysis, closure and working with Physical design team.         Experience in high-performance/power efficient floating-point design         Experience with chip design quality through design and checklist reviews         Good communication and self-motivated that can collaborate with larger teams within Microsoft         Occasional travel     ",230000000000.0,23-02-2024,23-05-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"C++, static timing analysis, Digital design, USB, Chip design, Hardware design, Perl, System verilog, Physical design, Python",-,9am-6pm,"Full Time, Permanent",Microsoft,Organization,Microsoft,https://img.naukimg.com/logo_images/groups/v1/614576.gif,"Kolkata, Mumbai, New Delhi, Hyderabad, Pune, Chennai, Bengaluru","Kolkata, Mumbai, New Delhi, Hyderabad, Pune, Chennai, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
"RTL Design Engineer - Security- Engineer, Staff","       As a Qualcomm Systems Engineer, you will research, design, develop, simulate, and/or validate systems-level software, hardware, architecture, algorithms, and solutions that enables the development of cutting-edge technology       Qualcomm Systems Engineers collaborate across functional teams to meet and exceed system-level requirements and standards                Minimum Qualifications:       Bachelors degree in Engineering, Information Systems, Computer Science, or related field and 4+ years of Systems Engineering or related work experience.    OR   Masters degree in Engineering, Information Systems, Computer Science, or related field and 3+ years of Systems Engineering or related work experience.    OR   PhD in Engineering, Information Systems, Computer Science, or related field and 2+ years of Systems Engineering or related work experience.                    ?           Job Overview                   ?         Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age and this is where you come in. You will be joining a successful engineering team whose deliveries can be found in billions of mobile, compute and IoT products worldwide. Based out of Qualcomms Bangalore office, this role offers a position in Digital Design working on IP subsystem and cores targeted to a variety of industry leading SoCs.                          ?           Responsibilities                 Develop micro-architecture and RTL design for Cores related to security. Responsible for block level design.             Micro architecture and enabling SW teams to use HW blocks.             Running ASIC development tools including Lint and CDC.             Report status and communicate progress against expectations.                 Minimum Qualifications                 Bachelors degree in Engineering, Information Systems, Computer Science, or related field.             2+ years Hardware Engineering experience or related work experience.                 Preferred Qualifications                 2 to 4 years of work experience in ASIC/SoC Design             Experienced in RTL design using Verilog / System Verilog.             Knowledge of cryptography, public/private key, hash functions, random number generator,    encryption/signatures    algorithms (AES, SHA, GMAC, etc) will be a plus.             Experienced in Linting, CDC and LEC.             Experienced in database management flows with    Clearcase/Clearquest.               Ability to program effectively in Verilog, C/C++, Python, Perl             Excellent oral and written communications skills             Proactive, creative, curious, motivated to learn and contribute with good collaboration skills.                 Keywords                 AES, SHA, RSA, GMAC, HMAC, PRNG, RNG, Security, Elliptic Curve, Cryptography, TLS, Crypto                  Educational Requirements                   Required: Bachelors, Electrical Engineering Preferred: Masters, Electrical Engineering         ",241000000000.0,24-05-2024,22-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"RTL design, C++, ASIC, Architecture, Staffing, SOC, Perl, Python, Recruitment",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
ASIC Digital Design Engineer (Low Power Controller Design),"       As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,            Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.        OR       Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.        OR       PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.                  ASIC Digital Design Engineer (Low power controller design)                  Key Responsibilities         Micro-architecture and RTL design for Cores / subsystems related to Low Power controllers.     Work in close coordination with Systems, Verification, SoC, SW, PD & DFT teams for design convergence.     Enable SW teams to use HW blocks.     Qualify designs using static tool checks including Lint, CDC, LEC and CLP.     Report status and communicate progress against expectations.               Preferred Qualifications             5 to 10 years of strong experience in digital front end design (RTL design) for ASICs         Expertise in RTL coding in Verilog/SV/VHDL of complex designs with multiple clock domains and multiple power domains         Familiar with UPF and power domain crossing         Familiarity with various bus protocols like AHB, AXI, SPMI, I2C, SPI         Experience in low power design methodology and clock domain crossing designs         Experience in Spyglass Lint/CDC checks and waiver creation         Experience in formal verification with Cadence LEC         Understanding of full RTL to GDS flow to interact with DFT and PD teams         Expertise in Perl/TCL/Python language           Experienced in database management flows with Clearcase/Clearquest.           Expertise in post-Si debug is a plus           Excellent oral and written communications skills    to ensure effective interaction with Engineering Management and team members.             Team player, self-motivated, should be able to work with minimal supervision.     ",100000000000.0,10-01-2024,09-04-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"VHDL, ASIC, DFT, RF, Digital design, FPGA, Analog, Verilog, Packaging, Automotive",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
ASIC Digital Design Engineer,"         As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical           systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products     Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                      Key Responsibilities         Micro-architecture and RTL design for Cores / subsystems related to Low Power controllers.     Work in close coordination with Systems, Verification, SoC, SW, PD DFT teams for design convergence.     Enable SW teams to use HW blocks.     Qualify designs using static tool checks including Lint, CDC, LEC and CLP.     Report status and communicate progress against expectations.               Preferred Qualifications             5 to 10 years of strong experience in digital front end design (RTL design) for ASICs         Expertise in RTL coding in Verilog/SV/VHDL of complex designs with multiple clock domains and multiple power domains         Familiar with UPF and power domain crossing         Familiarity with various bus protocols like AHB, AXI, SPMI, I2C, SPI         Experience in low power design methodology and clock domain crossing designs         Experience in Spyglass Lint/CDC checks and waiver creation         Experience in formal verification with Cadence LEC         Understanding of full RTL to GDS flow to interact with DFT and PD teams         Expertise in Perl/TCL/Python language           Experienced in database management flows with Clearcase/Clearquest.           Expertise in post-Si debug is a plus           Excellent oral and written communications skills    to ensure effective interaction with Engineering Management and team members.             Team player, self-motivated, should be able to work with minimal supervision.       ",40124501322.0,04-01-2024,03-04-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"VHDL, ASIC, DFT, RF, Digital design, FPGA, Analog, Verilog, Packaging, Automotive",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Power Core IP DV Sr Staff Engineer,"   As verification engineer candidate will be responsible to manage    UFS/Ethernet/PCIe/high    speed IP verification at one or more SoC (System On Chip) during project work.                     ?       Responsibilities :         Understand the design specification and implementation, define the verification scope, develop test plans, tests, and the verification infrastructure and verify the correctness of the design.     Responsible to implement and analyze system Verilog assertion and coverage(code, toggle, functional) .     Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide relevant solution to issue.      Collaborate with architects, designers, and pre and post silicon verification teams to accomplish your tasks.     Adhere to quality standards and good test and verification practices.                  B.E/B. Tech/M.E/M. Tech in electronics with 8+ year experience in verification domain.      Prior work experience on IP level or Soc level.     Prior work on UFS (Universal Flash Storage),Ethernet and PCIe Protocol is desirable.     Good understanding of processor based Soc level    verification which    includes native ,Verilog ,system Verilog and UVM mix environment.     Hand on experience with verification tools such as VCS, waveform analyzer and third party VIP integration (such as Synopsys VIPs).     Hands on experience in UVM. C/C++ ,System Verilog verification language.     Good understanding of    AXI-AMBA protocol    variants.     Can work with scripting language (shell, Makefile, Perl )     Strong understanding of design concepts and ASIC flow.     Good problem solving , analytical and debugging skill is must.                       Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience ",40624500221.0,04-06-2024,02-09-2024,EducationalOccupationalCredential,96,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"C++, ASIC, Analytical, SOC, Ethernet, Perl, System verilog, PCIE, UVM",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Digital ASICS R&D Engineer,"       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                     ?         Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.                ?       QCTs Design Technology Team is actively seeking candidates for VLSI R&D positions. You will be part of the design methodology team that develops innovative solutions for Qualcomm s chip implementation flow.           As a digital ASIC R&D Engineer, you will play a vital role in addressing challenges with Performance, Power, and Area (PPA) scaling tradeoffs to qualify technology entitlement of advance process nodes. You will be responsible for research and develop methods to improve efficiency of digital ASIC design flow and chip quality/yield. The job scope includes design automation, post-silicon yield debug and data mining.                   ?           Required Skills              Coding with Python, Perl, TCL and/or C     Strong fundamentals in digital design     Working knowledge of digital VLSI implementation (netlist to GDS) with expertise in STA     Hands on experience with EDA tools (Primetime, ICC2, Innovus, Tempus, etc)               Expected Experience:           2 - 8 years of relevant industry experience      ",50624501943.0,05-06-2024,03-09-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"Automation, RF, VLSI, FPGA, Digital design, Coding, Analog, Packaging, Perl, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Engineer,"       Firmware Engineer that can capably work on Firmware design and development tasks while working within the common core code base used within Coherent Corps high-performance transceiver and optical modules.     Must develop a complete understanding of the Coherent Corp. common core code base and assist with implementation and/or debug for all assigned development projects.     Develop Firmware for transceiver modules as schedules and target dates require.     Coordinate Firmware development with hardware, manufacturing, test, and other groups.     Be familiar with industry standards and customer requirements.      Evaluate future requirements and define/develop the needed Firmware architecture to meet these requirements.     Perform training and support of Coherent Inc. personnel in field of expertise.     Interact with critical customers to provide technical support, as needed.               Education & Experience           Bachelors / masters degree in engineering.     Minimum 2 years of experience in Firmware Development with a focus on Linux-based systems.     Proficient in C, C++, assembly, Embedded programming, and python scripting is a plus.     Experience with i2c, SPI, UART, CAN, and MDIO protocols a plus.     Good Knowledge in CMAKE/MAKE.     Familiarity with Linux device drivers development.      Strong understanding of ARM architecture, Linux kernel, device drivers, and real-time operating systems, including schedulers, concurrency, and memory management.     Experience with Yocto/OpenWRT or other build systems for embedded Linux is a plus.     Familiarity with common electronic components and comfort reading circuit design schematics and contributing to hardware design discussions.     Expertise with bench electrical engineering tools such as oscilloscopes, logic analyzers, and debuggers.     Ability to work in a collaborative, cross-functional team environment.           Skills           Must be hard-working with good communication skills.     Must be able to work both independently with minimal guidance, as well as part of a team.     Be flexible and ability to excel in a cross-organizational, cross-cultural, global team environment.           Working Conditions               Should be flexible to work outside of business hours to support remote teams in US and Europe time zones.     The work mode of Finisar India is Hybrid i.e. 3 days at office.            ",221000000000.0,22-05-2024,20-08-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"C++, Circuit designing, Linux kernel, Hardware design, Embedded Linux, Firmware development, Device drivers, SPI, Technical support, Python",-,9am-6pm,"Full Time, Permanent",Rofin Baasel Laser,Organization,Rofin Baasel Laser,-,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
LPASS DV Sr Lead Engineer,"   The role of LPASS DV Engineer will involve a deep understanding of the HW architecture while getting an opportunity to work with the latest DV tools and technologies.     ?       Individual responsibility will include         DV ownership of one or more features in the Low power audio subsystem(LPASS) core     Developing a robust testbench, optimized for the specific feature/DUT     Explore innovative DV methodologies (formal, simulation and emulation based) to continuously push the quality and efficiency of test benches and process improvements.     Ensure a bug free silicon for Tape Out which eventually leads to a superb user experience of Snapdragon based computing devices               Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.   ?       Individual responsibility will include         DV ownership of one or more features in the Low power audio subsystem(LPASS) core     Developing a robust testbench, optimized for the specific feature/DUT     Explore innovative DV methodologies (formal, simulation and emulation based) to continuously push the quality and efficiency of test benches and process improvements.     Ensure a bug free silicon for Tape Out which eventually leads to a superb user experience of Snapdragon based computing devices                   Minimum Qualifications           Minimum 3+ years of VLSI industry experience     Strong debugging and analytical skills     Strong knowledge of HDLs like Verilog, System Verilog     Proficiency in developing SV/UVM based test benches     Proficient in debugging RTL/TB issues using Verdi or similar tools     Proficient with scripting languages such as Perl and(or) Python           Preferred Qualifications *           Knowledge of UPF, low power architecture     ",231000000000.0,23-05-2024,21-08-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"Simulation, VLSI, Staffing, Debugging, Perl, System verilog, Silicon, UVM, Python",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Engineer - DV,"   Strong knowledge of digital design and SOC architecture.     Good understanding of OOP concepts Experience in HVL such as System Verilog, UVM/OVM & System C     Experience in HDL such as Verilog     Knowledge of ARM/DSP CPU architecture, High Speed Peripherals like USB2/3, PCIE or Audio/Multimedia     Familiarity with Power-aware Verification, GLS, Test vector generation is a plus     Scripting language like Perl, Tcl or Python     Analytical and Debugging skills               Minimum Qualifications:           Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field   ",90424500014.0,09-04-2024,08-07-2024,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"Hardware engineering, Staffing, SOC, Analytical, Debugging, Perl, Electronics engineering, Python, Recruitment",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
PDN Sign off Engineer,"       As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all        As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,            Digital/Analog/RF/optical            systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products      Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements                 Minimum Qualifications:        Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR    Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR    PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.                              EMIR (PDN) Signoff :    Minimum years of experience : 5 to 10 Yrs                                              Job Description    :          IR Signoff for High Performance DSP Cores.      Signal EM Power EM Signoff for High Performance DSP Cores.      Development of PG Grid spec for different DSP cores.      ESD Signoff for High Performance DSP Cores.      Validating the PG Grid using Grid Resistance Secondary PG Resistance Checks      Validating the IR Drops using Static IR , Dynamic IR Vless VCD Checks for validating Die Pkg Components of IR Drops.      Working with SOC and Packaging Teams on Bumps Assignments / RDL Enablement / Pkg Routing Optimizations to improve overall PDN Design.      Good knowledge on PD would be helpful.      Perl , TCL Scripting Skills.            Skill Set :            Hands - on experience in PDN Signoff using Redhawk / RHSC / Voltus at block level / SOC Level.      Good understanding on Power Integrity Signoff Checks.      Proficient in scripting languages (Tcl and Perl).      Familiarity with Innovus for RDL / Bump Planning.      Ability to communicate effectively with multiple global cross-functional teams            ",120000000000.0,12-03-2024,10-06-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"DSP, RF, FPGA, Staffing, Analog, SOC, Packaging, Perl, Electronics engineering",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Physical Design Engineer,"       We are seeking experienced Physical Design (PD) Engineers withexpertise in Innovus flow to join our team in Bangalore      As a PD Engineer, youwill be responsible for the implementation and optimization of designs usingindustry-standard EDA tools, primarily focusing on the Innovus flow             Responsibilities:              Execute complete PD flow including floor planning, placement, CTS,routing, and timing closure using Innovus.          Collaborate with the design and architecture teams to achievedesign goals and performance targets.          Work on power optimization techniques and methodologies.          Analyze and debug issues related to timing, area, power, andphysical verification.          Drive methodologies to improve design quality and productivity.            Requirements:              Bachelor's/Master's degree in Electrical/Computer Engineering orrelated field.          4-8 years of experience in ASIC physical design.          Proficiency in using Innovus for full chip implementation.          Strong understanding of timing closure, physical verification, anddesign methodologies.          Experience in scripting languages such as Tcl, Perl, or Python forautomation.          Ability to collaborate effectively in a team environment andstrong communication skills.          Prior experience in advanced process nodes is a plus.      ",2.90E+11,29-02-2024,29-05-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"asic, sta, physical design, python, cts, eda, primetime, innovus, timing analysis, floorplan, physical verification, node, routing, scripting, floor planning, timing closure, pnr, perl, placement, tcl, eda tools, clock tree synthesis, communication skills, architecture",-,9am-6pm,"Full Time, Permanent",Meithee Tech,Organization,Meithee Tech,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Principal Engineer - ASIC Development Engineering,"   You are responsible for the further development of concepts and methods for the EDA design environments with focus on analog / mixed signal ASIC design in advanced nodes.     Solid understanding of PDK s, effectively manage PDK libraries, collaterals and drive migration of design environments for incremental releases.     Development of Calibre Physical Verification decks for cmos PLANAR and FINFET technologies including DRC, LVS, PERC, FILL LPE and shape generation decks and scripts.     Layout Automation and Utilities development in Cadence SKILL/SKILL++.     Development and validation of PV tools and flows like parasitic extraction, EMIR drop and substrate noise analysis.     Responsibilities will include testing, validation, customer support and new tool/methods evaluations, development of methods and procedures for quality improvement, automation of deck/techFiles generation and validation.     Experience with Cadence custom IC Virtuoso platform to create layout test structures, to validate verification rules and to troubleshoot errors.     Experience with physical verification tools for DRC, LVS and parasitic extraction, Calibre, starRC, ICV etc is plus.     Working knowledge of revision control software (Git, Perforce, Subversion, Synchronicity, etc)     Collaboration with the IT team to fulfil advanced nodes specific requests (Linux, Exceed-on-Demand, Grid, VMWare-ESX, Storage-system, etc).     Ensuring the operation and support within the CAD / IT-team for all ASIC designers worldwide.     Managing the quality and ISO26262 requirements for the EDA tools, both for in-house developments and vendor products.         Education:    University degree (Master/PhD) in electrical engineering or a comparable subject       Personality and working practice:    communicative, problem-solving mindset, responsible, initiative, flexible and target oriented. Comfortable in working in a fast paced, dynamic environment with changing priorities.       Experience and Knowledge:    Minimum 10+ years of development experience of Mixed Signal CAD design Flows from Front to Back ,expert knowledge and experience of state-of-the-art design tools (EDA-vendors e.g. Cadence, Synopsys, Mentor) and Software-development methodologies and tools (Linux, script- and programming?languages as well as Cadence Skill), thorough understanding of Custom Analog development flow, design tools and Software / Hardware environment       Qualifications:    ability to identify and analyse tasks efficiently within the scope of your work and to develop pragmatic application-specific solutions; pronounced ability to communicate, relevant experience in the methodology of problem solving as well as in the cooperation and leadership of international and cross-functional teams       Technical Skills:    Cadence SKILL, Calibre SVRF/TVF, Python, Shell Scripting.       Languages:    fluent in English and German written and spoken   ",2.10E+11,21-03-2024,19-06-2024,EducationalOccupationalCredential,120,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"Automation, ASIC, Linux, Analog, Subversion, Shell scripting, CAD, Physical verification, Customer support, Python",-,9am-6pm,"Full Time, Permanent",Western Digital,Organization,Western Digital,https://img.naukimg.com/logo_images/groups/v1/4627297.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Principal Engineer - ASIC Development Engineering (DFT),"     Understanding of DFT Architecture and SoC development flows     Leading different DFT tasks and providing solutions for DFT problems.     Collaborate with cross-functional teams to define and refine SoC DFT requirements, ensuring alignment with industry standards and customer needs.     Working closely with the internal DFT team and ensure timelines and quality of deliveries are met.     Work closely with the Product Engineering team and understand the test requirements, get involved in silicon debugs.     Continuously monitor the enhancement needs on internal DFT and ensure all flow requirements are implemented by CAD.         B.Tech / M,Tech / Phd in Electronics, Computer science or Electrical Engineering     Minimum 9 years of experience in DFT     Strong understanding of DFT Architecture         SKILLS   :       E",90524500930,09-05-2024,07-08-2024,EducationalOccupationalCredential,108,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"ASIC, JTAG, Semiconductor, DFT, Simulation, SOC, CAD, atpg, IPS",-,9am-6pm,"Full Time, Permanent",Western Digital,Organization,Western Digital,https://img.naukimg.com/logo_images/groups/v1/4627297.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Technologist - ASIC Development Engineering (DFT),"   We are seeking a highly skilled and experienced DFT Engineer to join our dynamic team of engineers to develop the next-generation Flash Controllers. As an SoC DFT Engineer, you will be responsible for defining and implementing industry leading DFT solutions, with emphasis on SCAN, MBIST, BSDL etc The ideal candidate will have a deep understanding of DFT Architecture, Implementation flow, MBIST, SCAN ATPG & Simulation expertise.             ?       ESSENTIAL DUTIES AND RESPONSIBILITIES:         DFT Architecture definitions for SoC development     Leading complex activities and providing solutions for complex DFT problems.     Collaborate with cross-functional teams to define and refine SoC DFT requirements, ensuring alignment with industry standards and customer needs.     Working closely with the Design, Verification, Physical Design & Test Engineering teams while guiding them on the test requirements and methodologies.     Work closely with the Product Engineering team and understand the test requirements, get involved in complex silicon debugs.     Evaluate all aspects of the SoC DFT flow from requirements, through detailed definitions, and work closely with the CAD to continuously improve the DFT methodology.         B.Tech / M,Tech / Phd in Electronics, Computer science or Electrical Engineering     Minimum 15+ years of experience in DFT     Strong understanding of DFT Architecture         SKILLS   :       Extensive experience in SoC DFT architecture, DFT IP development and DFT methodology.     Proven track record of driving DFT architecture in complex ASIC designs.     Work independently on multiple complex DFT problems across different projects.     Proficiency in ASIC DFT Implementation tools, simulation methodologies, and hardware description languages (HDLs).     Proficiency in SCAN, MBIST implementation.     Solid understanding of JTAG & BSDL standards.     Good understanding on Test clocking requirements, Test mode timing closure.     Proficiency in complex silicon debugs and yield analysis.     Solid understanding of SoC architecture and low-power design principles.     Understanding of High-Speed interfaces (PCIe or UFS protocols) and experience with SSD/Flash is advantage.     Excellent analytical and problem-solving skills.     Strong communication skills and the ability to work effectively in cross-functional teams.   ",90524500653,09-05-2024,07-08-2024,EducationalOccupationalCredential,180,Engineering - Hardware & Networks,Head - Hardware Engineering,Electronic Components / Semiconductors,"ASIC, JTAG, DFT, Simulation, SOC, CAD, atpg, PCIE, Physical design",-,9am-6pm,"Full Time, Permanent",Western Digital,Organization,Western Digital,https://img.naukimg.com/logo_images/groups/v1/4627297.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Controls Hardware Engineer,"   3-5 Years experience Control Automation hardware design,      Rockwell PLC HMI Design     Other PLC HMI brands a plus     Control Panel Design     AutoCAD Electrical Drawing Design     Instrumentation Drive Design     Robot Specifications Design         Skills:         Auto CAD Electrical, HMI Design, Drive design, Panel Designing, manufacturing engineering, fides, SolidWorks         Top Skills Details:         Auto CAD Electrical, HMI Design, Drive design, Panel Designing         Additional Skills Qualifications:         PLC, Scada   ",50624500881,05-06-2024,03-09-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Automation, HMI, AutoCAD, Industrial products, Hardware design, Manufacturing engineering, Instrumentation, Control panel, Solid works, SCADA",-,9am-6pm,"Full Time, Permanent",Easi,Organization,Easi,https://img.naukimg.com/logo_images/groups/v1/353116.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Silicon Engineer,"                                     Are you seeking an opportunity to work on delivering silicon solutions that have a planet-scale impactThe Data Processing Unit (DPU) team within the Azure Hardware Systems Infrastructure group is seeking a Senior      Silicon     Engineer       You will join our front-end silicon team and     be responsible for     delivering      cutting-edge     , high performance, low power, scalable and programmable DPU silicon                       BS and/or MS in Electrical Engineering or equivalent degree                         5     + years of RTL design and/or architecture experience                         Knowledge of DMA engine,      Compression,      hardware offloading, programmable logic. Prior experience in designing Accelerator engines is a plus.                         Experience on      ARM/RISC processor is a plus                         Proven      track record     with the definition and development of complex SoCs. In depth understanding of processors and peripheral interconnect bus protocols and architectures                         High performance (low latency, high bandwidth) design techniques                         Understanding of low power microarchitecture techniques. Strong knowledge of Verilog, System Verilog, Synthesis and Static Timing Analysis                         Self-motivated and able to work effectively both independently and in a team.         ",1.61E+11,16-05-2024,14-08-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Front end, static timing analysis, Architecture, Data processing, System verilog, Silicon, Hardware, microsoft, data center infrastructure, infrastructure security",-,9am-6pm,"Full Time, Permanent",Microsoft,Organization,Microsoft,https://img.naukimg.com/logo_images/groups/v1/614576.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
IOT Hardware Engineer,"     We are seeking a highly skilled IoT Hardware Engineer to join our team. The successful candidate will be responsible for designing, developing, and testing IoT hardware devices and systems. This includes microcontrollers, sensors, and communication modules.        Responsibilities:        Design and develop IoT hardware devices and systems that meet specifications and requirements      Collaborate with cross-functional teams to integrate hardware and software systems Write and maintain code for microcontrollers and communication modules      Test and debug hardware and software systems to ensure proper functionality      Perform research and stay current with the latest IoT hardware and programming technologies      Document design decisions and technical specifications Collaborate with other engineers, software developers, and product managers to develop new products or features.        Qualifications:        Bachelors degree in Electrical Engineering, Computer Engineering, or a related field      Minimum of 1 year of experience in IoT hardware design and development      Strong programming skills in C/C++, Python or other high-level programming languages Experience with microcontroller programming and debugging Strong understanding of communication protocols such as WiFi, Bluetooth, and Zigbee      Experience with PCB design and layout tools Familiarity with design for manufacturing and testability concepts Strong problem-solving and analytical skills      Excellent written and verbal communication skills Strong team player and ability to work well in a fast-paced, collaborative environment.      The ideal candidate will have a passion for IoT and experience in the field of connected devices, hardware and software development              ",2.61E+11,26-08-2023,24-11-2023,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"Analytical skills, C++, Bluetooth, Communication protocols, Hardware design, Hardware, Sensors, WiFi, PCB designing, Python",-,9am-6pm,"Full Time, Permanent",GM Infotech,Organization,GM Infotech,-,Mumbai,Mumbai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer - Controls,"           The Hardware Engineer role is a part of WU PD Controls Global Team. The position is responsible for Design and Development of controllers using expert level knowledge of electronics, process development and finding the solutions to development problems using available resources.                                 Key Accountabilities                                 Overall, your tasks will cover:                                Should be capable of taking the designs to a final Prototype through the paths of Requirement, Specifications.                             Experience in Designing & testing of electronics controllers and monitoring devices e.g. VFD, Soft Starters, communication devices etc                             Good knowledge on Interfacing the Microcontrollers (8/16/32 bit) with ADC, DAC,GPIO, Memory interfaces of SDRAM, EPROM etc.                             Experience in Hardware Communication interfaces and Buses of RS232, RS485, SPI, I2C,CAN, USB interfaces, 4G/Satellite communication                              Experience in system Design & Modelling in SaberRD/MATLAB Simulink simulations                             Work independently on Schematic Designs using Altium, DxDesigner, PADS LOGIC, with proficiency on Simulation using PSPICE/LT SPICE.                             Good knowledge on Interfacing of Power and Control Electronics Devices                              Experience in Control System Design ( PID control)                             Experience in switching & conduction losses calculation                             Experience in 3phase 2 level & 3 level Inverter hardware design                              Experience in Boost Converter hardware design                             Knowledge of Design documentation process and full hardware project life cycle.                             Experience in developing Safety critical products using safety standards                             Experience in Design FMEA and MTBF                             Knowledge in Power Electronics PCB Design Clearance & Creepages                             Experience in Magnetics Design - Inductor, Ferrite Transformer, Driver transformer, Flyback transformer, Input & output Filters                             Experience in EMC Filter Design & testing products for EMC & Compliance                             Experience in testing and handling of high Voltage Systems                             Experience in Harmonic filter Design for VFD Drive output                             Experience in Fault finding and defect resolution                             Experience in System level integration and Board level testing & Trouble shooting                             Experience in coordination with firmware team during code development & testing.                             Knowledge on Induction / BLDC / PMSM motors is an added advantage                             Knowledge on Induction / PMSM motor control theory & FOC control Algorithm is an added advantage                             Knowledge on 3 phase Transformations (abc to dq)                             Knowledge on third party labs for product testing, compliance and certifications                             Working closely with the cross functional teams Mechanical and Software Teams for Product requirements                                  Your Background?                                   Bachelor s/Master s Degree in Electrical/Electronics Engineering with at least 6-10 years of experience working in hardware design in power electronics domain                             Good knowledge of electronics Hardware, Schematics design, architecture, latest technologies                ",2.41E+11,24-05-2024,22-08-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Head - Hardware Engineering,Industrial Equipment / Machinery,"Prototype, Simulation, Hardware design, Power electronics, EMC, Firmware, Simulink, PCB designing, MATLAB, SPI",-,9am-6pm,"Full Time, Permanent",GRUNDFOS,Organization,GRUNDFOS,https://img.naukimg.com/logo_images/groups/v1/4598985.gif,New Delhi,New Delhi,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
SMTS Analog Engineering,"       Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional SMTS Analog Design to join our memory interface chip design team in Bangalore     Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer       As a SMTS Analog Design, the candidate will be reporting to Manager Analog Engineering and is a Full-Time position     The candidate will be leading the analog mixed signal circuit design activities for high-performance mixed signal chip products     Rambus memory interface chips team delivers the most advanced chipset solutions for server memory sub-system     This role gives opportunities to invent solutions to improve performance of next generation high-performance mixed signal products and learnings opportunities working through all the phases of chip product design all the way from concept to volume production        Responsibilities              Ownership of Analog/Mixed designs at chip and/or block level.         Design, simulate and characterize high-performance and high-speed circuits (eg Transmitter, Receiver, LDO, PLL, DLL, PI circuits).          Create high level models for design tradeoff analysis and behavior model for verification simulations.         Create floorplan and work with layout team to demonstrate post extraction performance.          Document analysis and simulation to show that design achieves critical electrical, timing parameters and pre-silicon verification flow.             Qualifications              Master s with 4+ years (or PhD with 3+ years) of experience in CMOS analog/mixed-signal circuit design.         Prior experience in some of the following circuits: Transmitter, Receiver (with CTLE, DFE), PLL, DLL, PI, LDO regulators.          Good knowledge of design principles for practical design tradeoffs.         Knowledge of high-speed chip to chip interfaces (memory PHY, SerDes) is a strong plus.         Experience in modeling (Verilog-A, Verilog) and scripting is desirable.         The position requires good written verbal communication skills as well a strong commitment and ability to work in cross functional and globally dispersed teams.             ",2.20E+11,22-04-2024,21-07-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Head - Hardware Engineering,Hardware & Networking,"Semiconductor, Simulation, Chip design, Analog, Circuit designing, Mixed signal, Verilog, Product design, Silicon, Recruitment",-,9am-6pm,"Full Time, Permanent",Rambus Chip Technologies,Organization,Rambus Chip Technologies,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer E&E Components,"                                       Hardware Electrical and Electronics Engineer is responsible for development of Automotive Electrical components for TEA2BP, TEA2+ platform HMI components like Stalk switch , AC control panel, Dash board switches with LIN/CAN expertise, Flexible switches etc     -You will be involved in requirement gathering, writing of Technical specifications and integration of components in the electrical system, release of component documentation in the PDM system.      -To drive discussions with suppliers on issues related to requirements definition, design, validation and follow-up. This work can be done in close collaboration with other stakeholders , Global component owners, OTSRs, & project managers at all sites.       Responsibilities:     -Define and balance all the requirements to be considered in the development of these components to ensure maximum commonality   -Responsible for component development in collaboration with suppliers and global counterparts   -Analyze project and technical needs and lead development within the electrical components areas on sensors, HMI & Power management.   -Drive technical concepts and ensure supplier agreements in place.   -Define and follow the validation plan review with suppliers   -Participate in project risk analyzes. DFMEA, SFMEA etc.   -Drive installation and ensure Documentation of our solutions (releases)   -Drive critical issues problem solving in collaboration with the suppliers and within the team.   -Capitalize knowledge around protection and distribution components   -Contribute to continuous improvement on tools, work methods and the development process   -Providing the Innovation / Unique ideas towards product / process, Driving the AE Backlogs   -Guide team members in daily operational deliveries.   -Basic Agile methodology   -Basic Software understanding of requirements   -Basic EMI/EMC understanding & review of test reports for components   -Expert in understanding of durability and reliability test requirements - understanding of test reports and product validation         Qualifications & Experience                             BE or M.Tech in Electrical / Electronics / Instrumentation or equivalent      Excellent Passion working on vehicles & Creating new Ideas.     4-7 years of experience in an automotive domain only (OEM/Tier-1s).      In addition to your technical skills and knowledge, you should be good communicator, organized, systematic and fair in your analysis, and have a special attention to maintain control over quality, cost, time and feature criteria.     Should have excellent System level knowledge of the components.     True Team player with Player mindset       ",3.11E+11,31-08-2023,29-11-2023,EducationalOccupationalCredential,12,Engineering - Hardware & Networks,Head - Hardware Engineering,Software Product,"EMI, Power management, Instrumentation, Hardware, EMC, Sensors, Control panel, Continuous improvement, Operations, Automotive",-,9am-6pm,"Full Time, Permanent",KG Information Systems (KGISL),Organization,KG Information Systems (KGISL),https://img.naukimg.com/logo_images/groups/v1/36358.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Validation Engineer,   Schematic Diagrams Generation.         Component Selection.         Knowledge of PCB Layout and Editing.         Stacking         Signal Integrity         Antenna layout reviews         BoM Creation PCB Footprints / Sourcing techniques.         Cost Analysis both sub system and Full system.         Electrical Measurement Techniques.         Test cases and plan creation.         Test jigs Design.         RF and WiFi evaluation in a system.         Board bring-ups.         Bring-up of systems.         Maintenance of the Equipments/ Board /Systems.         Automation of the measurement.         Characterization of the subsystem and Full systems.         Thorough knowledge of equipments in use.         Report Generation   ,2.00E+11,20-02-2024,20-05-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"RF, Networking, AutoCAD, Analog, Ethernet, Debugging, Power supply, ORCAD, Signal integrity",-,9am-6pm,"Full Time, Permanent",Silvan Innovation Labs,Organization,Silvan Innovation Labs,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
HW Engineers,"     You will be involved in architecture design, defining the module specifications and features, you should be able to develop the device hardware, and product design/testing methodologies and reliability guidelines.      You will collaborate with internal and external stakeholder and cross-functional teams to drive key aspect of product solution definition, execution and validation.      You will be involved in reviews and evaluation of designs and project activities for compliance with systems design and development guidelines and standards, in providing tangible feedback to improve product quality and mitigate failure risk.      You will (As you grow into senior roles) mentor new members of team and motivate them to be proactive.      You will (as you grow into senior roles) lead, motivate and guide the excellent hardware design team, providing support to firmware and test engineers, planning project schedule with key deliverables, making high judgment decisions on how to accomplish and prioritize product delivery.      You will (as you grow senior) be responsible for leads design reviews and technical innovation within the team.              Skills:          Knowledge of High Speed Board Design      Experience in designing with memories like DDR3 / DDR4 / RLDRAM / GDDR / NAND / NOR etc      Experience in designing with High speed communication protocol like PCIe / SATA / USB3.0 / SGMII / SFP+ /10G/100G/      Experience in designing with Low speed protocol like I2C / SPI / UART.      Familiarity in designing products conforming to worldwide EMC and safety standards      Responsibilities include Schematic Capture, Component Selection, Library Creation and Guiding Board Layout.      Experience in working with complex ASSPs, Microprocessors/controllers and FPGAs      Experience in Signal Integrity / Power Integrity      Should have worked on testing equipment like high speed Oscilloscope, Network analysers, spectrum analysers etc          Good to have skills:          Experience of working with Mentor Graphics DxDesigner and Cadence Allegro would be preferred      Experience in designing Point of Load DC-DC converters would be preferred      Experience in working in optical products would be preferred      Should have knowledge of PCB Materials and familiarity with stack-up design      Knowledge of scripting (bash/Tcl /VB) would be an added advantage      Knowledge of Verilog HDL would be an added advantage      Should have excellent troubleshooting skills on Electrical / Electronic boards to find the root cause and to debug      Experience in working on synchronisation and knowledge of syncE/1588 are added advantage.      ",1.61E+11,16-11-2023,14-02-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"Product quality, Hardware design, Product design, EMC, PCIE, Firmware, Troubleshooting, VB, SPI, Signal integrity",-,9am-6pm,"Full Time, Permanent",Tejas Networks,Organization,Tejas Networks,https://img.naukimg.com/logo_images/groups/v1/748558.gif,"Mumbai, Gurugram, Bengaluru","Mumbai, Gurugram, Bengaluru",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Design Implementation (Synthesis/Power) - Turing (AI/ML),"       As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,              Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                     ?         Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.                     ?         Preferred Qualifications:             Masters degree in Computer Science, Engineering, Information Systems, or related field.       3+ years of Hardware Engineering or related work experience.     2+ years of experience with circuit design (eg, digital, analog, RF).     2+ years of experience utilizing schematic capture and circuit simulation software.       2+ years of experience with hardware design and measurement instruments such as oscilloscopes, spectrum analyzers, RF tools, etc                 Principal Duties and Responsibilities:           Applies Hardware knowledge and experience to plan, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems.     Integrates features and functionality into hardware designs in line with proposals or roadmaps.     Conducts simulations and analyses of designs as well as implements designs with the best power, performance, and area.     Collaborates with teams (eg, design, verification, validation, software and systems engineering, architecture development teams, etc) to implement new requirements and incorporate the latest test solutions in the production program to improve the yield, test time, and quality.     Evaluates, characterizes, and develops the manufacturing solutions for leading edge products in processes and bring-up product to meet customer expectations and schedules.     Evaluates reliability of materials, properties, and techniques and brings innovation, automation, and optimization to maximize productivity.     Assists in the assessment of complex design features to identify potential flaws, compatibility issues, and/or compliance issues.     Writes detailed technical documentation for Hardware projects.               Level of Responsibility:               Works independently with minimal supervision.             Decision-making    may affect work beyond immediate work group.           Requires verbal and written communication skills to convey information. May require basic negotiation, influence, tact, etc      Tasks require multiple steps which can be performed in various orders; some planning, problem-solving, and prioritization must occur to complete the tasks effectively.     ",50624501941,05-06-2024,03-09-2024,EducationalOccupationalCredential,24,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"Automation, Simulation, RF, FPGA, Analog, Circuit designing, Hardware design, Packaging, Principal, Technical documentation",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Design Implementation Professional (Synthesis) - Camera,"   As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems,          Digital/Analog/RF/optical             systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.                   ?         Minimum Qualifications:       Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.    OR   Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.    OR   PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.                   ?         Preferred Qualifications:           Masters degree in Computer Science, Engineering, Information Systems, or related field.       8+ years of Hardware Engineering or related work experience.     2+ years of experience with circuit design (eg, digital, analog, RF).     2+ years of experience utilizing schematic capture and circuit simulation software.       2+ years of experience with hardware design and measurement instruments such as oscilloscopes, spectrum analyzers, RF tools, etc         1+ year in a technical leadership role with or without direct reports.                 Principal Duties and Responsibilities:           Leverages advanced Hardware knowledge and experience to plan, optimize, verify, and test critical electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems.     Integrates complex features and functionality into hardware designs in line with proposals or roadmaps for complex products.     Conducts complex simulations and analyses of designs as well as implements designs with the best power, performance, and area.     Collaborates with cross-functional teams (eg, design, verification, validation, software and systems engineering, architecture development teams, etc) to implement new requirements and incorporate the latest test solutions in the production program to improve the yield, test time, and quality.     Evaluates, characterizes, and develops the novel manufacturing of solutions for leading edge products in the most advanced processes and bring-up product to meet customer expectations and schedules.     Evaluates reliability of critical materials, properties, and techniques and brings innovation, automation, and optimization to maximize productivity.     Evaluates complex design features to identify potential flaws, compatibility issues, and/or compliance issues.     Writes detailed technical documentation for complex Hardware projects.               Level of Responsibility:               Works independently with minimal supervision.               Provides supervision/guidance to other team members.                 Decision-making    is significant in nature and affects work beyond immediate work group.     Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc      Has a moderate amount of influence over key organizational decisions    ",30624502933,03-06-2024,01-09-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Head - Hardware Engineering,Telecom / ISP,"Automation, Simulation, RF, FPGA, Analog, Circuit designing, Hardware design, Packaging, Principal, Technical documentation",-,9am-6pm,"Full Time, Permanent","Qualcomm Technologies, Inc",Organization,"Qualcomm Technologies, Inc",https://img.naukimg.com/logo_images/groups/v1/356782.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Technical Hardware Manager,"Duties of Position: (Include specific duties and responsibilities) ??Manage team of a team of development engineers (Electrical and SW engineers) supporting the design and sustainment of server and storage products. ??Lead electrical design of storage and server systems. ??Lead embedded FW development and sustaining efforts as required. ??Use of JIRA for tracking and reporting bugs found during development cycles. ??Support sustaining activities on an as needed basis. ??Working closely with Storage/Server Firmware team to provide feedback on product quality, performance and conformance to documented requirements. ??Execute product development plans against committed objectives and schedules. ??Provide and maintain test execution results that can later be used to audit the program. ??Support sustaining and development efforts by replicating failing environments and reproducing reported failures for purposes of debug and problem resolution as required. ??Participate in regular team meetings on product reviews ??Building systems in a lab environment ??Replicate customer configurations in our lab and perform qualification and issue debug ??Actively drive test results and product improvement feedback into the design teams",50624007258,05-06-2024,03-09-2024,EducationalOccupationalCredential,144,Engineering - Hardware & Networks,Head - Hardware Engineering,Electrical Equipment,"Hardware Board Design, USB, Ethernet, X86 Architecture, PCIE, Ddr 5, server and storage, High Speed Board Design",-,9am-6pm,"Full Time, Permanent",Sanmina Corporation,Organization,Sanmina Corporation,https://img.naukimg.com/logo_images/groups/v1/2484026.gif,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"       Graduate/Post Graduate in Electronics Engineering      Good experience in Analog and Digital circuit design      Experience on design around Microcontroller and Microprocessor     Experienced in signal conditioning circuits for Voltage, Current, Temperature etc     Experience on small power supply using LDO and switching regulators experience on writing test plans and execution of tests      experience on EMI/ EMC tests and knowledge     experience on operating Test equipment like Oscilloscope (DSO, MSO), Logic analyser etc     Good written and oral communication skills     Experience in HW design, Schematic and CAD tools, Layout review                   ",2.21E+11,22-11-2023,20-02-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Pharmaceutical & Life Sciences,"EMI, DSO, Analog, Circuit designing, CAD, oscilloscope, Hardware, EMC, Power supply, Electronics engineering",-,9am-6pm,"Full Time, Permanent",Global Pharma Tek,Organization,Global Pharma Tek,https://img.naukimg.com/logo_images/groups/v1/1012164.gif,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
HW Engineer,"         Experience in Embedded product design, development, and testing.             Hardware Digital electronics design (MCU, MPU, Communication protocol)             Hardware Analog electronics, Power Supply Design Experience             Experience in Electronic circuit simulation (LT Spice / TI TINA, OrCAD etc)             Board Bring-up & prototype testing, System/product level testing.             EMI-EMC             Troubleshooting skills on electronic boards.             Experience in handling various tools like Oscilloscopes, Multi-meter, power supply, Power Analyzer etc.         ",2.91E+11,29-07-2023,27-10-2023,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Head - Hardware Engineering,Recruitment / Staffing,"EMI, Prototype, Simulation, Power supply, Product design, EMC, ORCAD, Troubleshooting, Analog electronics, Testing",-,9am-6pm,"Full Time, Permanent",Capleo Global,Organization,Capleo Global,-,Mysuru,Mysuru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
HW Engineer,"           Experience in Embedded product design, development, and testing.             Hardware Digital electronics design (MCU, MPU, Communication protocol)             Hardware Analog electronics, Power Supply Design Experience             Experience in Electronic circuit simulation (LT Spice / TI TINA, OrCAD etc)             Board Bring-up & prototype testing, System/product level testing.             EMI-EMC             Troubleshooting skills on electronic boards.             Experience in handling various tools like Oscilloscopes, Multi-meter, power supply, Power Analyzer etc.           ",2.21E+11,22-11-2023,20-02-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Head - Hardware Engineering,Pharmaceutical & Life Sciences,"EMI, Prototype, Simulation, Power supply, Product design, EMC, ORCAD, Troubleshooting, Analog electronics, Testing",-,9am-6pm,"Full Time, Permanent",Global Pharma Tek,Organization,Global Pharma Tek,https://img.naukimg.com/logo_images/groups/v1/1012164.gif,Mysuru,Mysuru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware PTE Engineer-I,"           As part of the Post Silicon Engineering group , you will be responsible for developing Test strategy executing Bench characterization for leading edge LPDDR PCDDR Subsystem components (DRAM, DRAM Controller, DRAM PHY, IOs, PLL/DLL, Clocking architecture, Delay circuits, Power Distribution Network) and High Speed IO interfaces ( PCIe, USB2/3, Display Port, HDMI, MIPI-CSI/DSI, UFS PLL ).      You will drive first Silicon debug, qualify semiconductor fabrication process, , evaluate parametric performance of DDR High Speed IO IPs and perform failure analysis to root-cause a design problem.      You with be working with IC design engineering, system engineering and Hardware applications engineering teams across the globe in a time critical environment. -      MTech , B.Tech or Equivalent in Electronics or Electrical Engineering with 3-5 years of related work experience      Candidate must be familiar with Test and characterization of DDR and High-Speed IO interfaces with in-depth understanding of Mobile PC DDR 2/3/4 protocol , timing diagrams, HSIO IPs PHY level understanding and Electrical parametric compliance specifications ( eye diagram, differential signaling, jitter analysis, Receiver-Jitter-Tolerance, signal integrity, transmission line considerations, de-embedding).      Hands-on experience using Bench instruments (oscilloscopes, J-BERT, network / spectrum analyzers, signal generators, logic analyzers) is a must.      Required programming skills: C, C++, C-Sharp (or equivalent) and LabView.      Decent understanding of VLSI technologies, analog and digital integrated circuits, semiconductor physics. Strong interpersonal, problem solving debugging skills.     Need proven ability to work effectively in a fast-paced environment with strong verbal and written communication skills    ",30624503629,03-06-2024,01-09-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Pharmaceutical & Life Sciences,"C#, C++, Semiconductor, VLSI, Test strategy, Analog, Labview, PCIE, IPS, Signal integrity",-,9am-6pm,"Full Time, Permanent",Global Pharma Tek,Organization,Global Pharma Tek,https://img.naukimg.com/logo_images/groups/v1/1012164.gif,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"       Work as part of the Hardware Engineering team     Participate in HW development from concept to production     Schematic and PCB Layout design     Board Bring up and testing     In-depth knowledge and experience in active and passive components.     Component Selection and BOM Generation     Knowledge in RoHS, REACH, CE and UL standards     Hands-on with PCB Design and Layout tools     Hands-on with Analog and Digital Circuit Design     Hands-on with efficient Power supply design     Should be able to do technical documentation such as prepare feasibility comparison study during initial phase of the product development.     Develop test plans and procedures to verify and validate electronic designs, including functional testing, design margin testing, and compliance testing     Knowledge of EMI/EMC testing and safety testing     Experience in using Multi-meter, Oscilloscope, Function generator, data loggers are required and operations of lab test chambers for environmental testing     Identify and troubleshoot issues during design, prototyping, and testing phases, implementing corrective actions     Experience in component soldering including SMD, ESD sensitive components.     Work with cross functional teams such as Mechanical, Firmware, and Testing teams     Stay updated on emerging technologies, industry trends, and best practices in electronics design to improve design processes and outcomes.         Skills Needed         PCB design using Mentor Graphics and Altium Design.     Experience in working with Microcontroller based designs.     Able to design Wireless/RF interfaces in products such as Wi-Fi, BT and Zigbee     Experience in working with UART (RS-232, RS-485), I2C, SPI and Wi-Fi, Ethernet and USB based designs.     Experience in working with DC-DC regulators, LDO regulators, Charge controllers.     Hand-on in Analog and Digital Sensors integration like Thermocouples, RTDs, T/RH digital sensors etc     Good Communication skill to discuss the project status with stakeholder       ",80524500749,08-05-2024,06-08-2024,EducationalOccupationalCredential,48,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"EMI, Wireless, RF, Pharma, Analog, Product design, Power supply, Firmware, Sensors, SPI",-,9am-6pm,"Full Time, Permanent",Dutech Systems Inc,Organization,Dutech Systems Inc,-,Hyderabad,Hyderabad,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"     we're looking fordedicated individuals with the skills and vision to build a better tomorrow                   ?         you'll make a difference by:                          Electronic circuit design for newrequirements and redesigning of existing modules.                     Proto electronic board testing andtrouble shooting.                     Work effectively both within a team andcross-functional team to drive identification and resolution of issuesefficiently.                     Provide technical mentorship to juniorengineers, provide necessary help to teammates.             You d describeyourself as:              A graduate with 3 to 5 years of experience in Embedded hardware design and development             Experience in Embedded hardware design using microcontroller, microprocessor, FPGA, CPLD, Soc s.         Exposure in high-speed memory circuit design using DDR, SRAM, EEPROM, SD Card, signal converter design using ADC and DAC, analog circuit design using BJT, MOSFET, diode, OPAMP etc         Designing the DC-DC converter topologies like LDO, Buck, Boost, and flyback.         Working knowledge on communication protocols like I2C, SPI, UART, USB, Profibus, CAN and Ethernet etc         Working knowledge in mixed signal PCB design and in-depth knowledge of SI, PI analysis, redesigning, testing and qualification of the highspeed electronic boards.         Hands on experience in SPICE based simulation tool like LTSPICE, ECAD tools like Altium, Zuken, Mentor graphics etc         Designing the electronic circuit to qualify for EMI and EMC certification.         Exposure in lab equipment like oscilloscope, logic analyzer, BOM cost analysis, alternate part selection, Obsolescence management, reliability analysis like FMEA and MTBF.         Characterizing RF circuits.       ",1.50E+11,15-04-2024,14-07-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,IT Services & Consulting,"EMI, Simulation, RF, FPGA, USB, Hardware design, EMC, PCB designing, analog circuit design, SPI",-,9am-6pm,"Full Time, Permanent",Siemens,Organization,Siemens,https://img.naukimg.com/logo_images/groups/v1/40604.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer Build,"     Graduate/Postgraduate in Electronics Engineering          Good experience in Analog and Digital circuit design         Experience on design around Microcontroller and Microprocessor.         Experienced in signal conditioning circuits for Voltage, Current, Temperature etc.         Experience on small power supply using LDO and switching regulators         experience on writing test plans and execution of tests         experience on EMI/ EMC tests and knowledge             experience on operating Test equipments like Oscilloscope (DSO, MSO), Logic analyser etc.             Good written and oral communication skills.         Experience in HW design, Schematic and CAD tools, Layout review     ",2.21E+11,22-11-2023,20-02-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Pharmaceutical & Life Sciences,"EMI, DSO, Analog, Circuit designing, CAD, oscilloscope, Hardware, EMC, Power supply, Testing",-,9am-6pm,"Full Time, Permanent",Global Pharma Tek,Organization,Global Pharma Tek,https://img.naukimg.com/logo_images/groups/v1/1012164.gif,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"     Experience in Embedded product design, development, and testing.           Hardware Digital electronics design (MCU, MPU, Communication protocol)           Hardware Analog electronics, Power Supply Design Experience           Experience in Electronic circuit simulation (LT Spice / TI TINA, OrCAD etc)           Board Bring-up & prototype testing, System/product level testing.           EMI-EMC           Troubleshooting skills on electronic boards.           Experience in handling various tools like Oscilloscopes, Multi-meter, power supply, Power Analyzer etc.       ",3.11E+11,31-08-2023,29-11-2023,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Head - Hardware Engineering,Recruitment / Staffing,"EMI, Prototype, Simulation, Product design, EMC, Power supply, Hardware, ORCAD, Troubleshooting, Testing",-,9am-6pm,"Full Time, Permanent",Capleo Global,Organization,Capleo Global,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"   Exp: 5-10 years        Experience in Embedded product design, development, and testing.           Hardware Digital electronics design (MCU, MPU, Communication protocol)           Hardware Analog electronics, Power Supply Design Experience           Experience in Electronic circuit simulation (LT Spice / TI TINA, OrCAD etc)           Board Bring-up & prototype testing, System/product level testing.           EMI-EMC           Troubleshooting skills on electronic boards.           Experience in handling various tools like Oscilloscopes, Multi-meter, power supply, Power Analyzer etc.         ",2.21E+11,22-11-2023,20-02-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Head - Hardware Engineering,Pharmaceutical & Life Sciences,"EMI, Prototype, Simulation, Product design, EMC, Power supply, Hardware, ORCAD, Troubleshooting, Testing",-,9am-6pm,"Full Time, Permanent",Global Pharma Tek,Organization,Global Pharma Tek,https://img.naukimg.com/logo_images/groups/v1/1012164.gif,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"   6+ years of experience in Analog & Digital systems and handling projects in the Analog, Digital & Mixed Signal hardware domain.    Familiarized with board bring up and lab testing environment.    Strong understanding of Analog & Digital circuit design and theories.   Must have strong knowledge of Analog & Digital system including at a detailed level how microprocessors, power conversion, control circuits, and high-speed data/clock lines operate.    Must have a solid understanding of electronic circuits and overall interface protocols as an overall background for board level understanding.    Must be able to create schematics, Design calculations, Design Analysis and PCB layout diagrams.    Ability to multi-task while maintaining organization and tracking deadlines.    Experience in board/hardware design.    Experience with hardware troubleshooting at the component level. Power circuitry calculations and designs   Ability to handle job stress and interact effectively with cross functional team in the workplace. Customer Support. Vendor Management & Negotiation   ",2.21E+11,22-11-2023,20-02-2024,EducationalOccupationalCredential,72,Engineering - Hardware & Networks,Head - Hardware Engineering,Pharmaceutical & Life Sciences,"Lab testing, Analog, Circuit designing, Mixed signal, Design calculations, Hardware design, Customer support, Design analysis, Project handling, Hardware troubleshooting",-,9am-6pm,"Full Time, Permanent",Global Pharma Tek,Organization,Global Pharma Tek,https://img.naukimg.com/logo_images/groups/v1/1012164.gif,Chennai,Chennai,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
Hardware Engineer,"       We are seeking a talented and experienced Hardware Engineer to join our team and contribute to the design and development of cutting-edge electronic circuits. In this role, you will be responsible for PCB design using industry-leading software like Altium and Allegro. Your expertise will be instrumental in verifying, reviewing, and optimizing existing circuits and PCB layouts. You will work closely with the Mechanical and Production teams to finalize designs that meet the highest standards of quality and reliability.           Key Responsibilities:             Design and develop new electronic circuits or modify existing ones to meet market requirements.     Conduct circuit simulations and collaborate with the firmware team for comprehensive hardware support.     Troubleshoot and conduct thorough testing of electronic circuits to ensure optimal performance.     Prepare and verify Bill of Materials (BOM) while proactively seeking alternatives for critical components.     Manage component obsolescence and explore opportunities for cost reduction without compromising quality.     Engage in continuous R&D to identify design improvements and enhance product performance.     Adhere to departmental processes and ensure compliance with safety and security norms.     Maintain detailed documentation related to hardware design, including schematic reviews, Gerber files, and BOMs.     Demonstrate awareness of quality standards, such as ISO 9001:2015 and ISO/IEC 80079-34:2018.             Candidate Profile:           We are looking for a dynamic candidate, regardless of gender, with a Bachelor s degree in Electronics or Electronics and Telecommunication. The ideal candidate should have 3 to 9 years of experience in PCB designing, Altium, and analog and digital designing.       ",1.81E+11,18-12-2023,17-03-2024,EducationalOccupationalCredential,36,Engineering - Hardware & Networks,Head - Hardware Engineering,Oil & Gas,"Quality standards, ISO 9001, Digital design, Analog, Hardware design, Cost reduction, Telecommunication, Firmware, PCB designing, ISO IEC",-,9am-6pm,"Full Time, Permanent",Tatsuno India,Organization,Tatsuno India,https://img.naukimg.com/logo_images/groups/v1/4633757.gif,"Mumbai, Navi Mumbai","Mumbai, Navi Mumbai",-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
IP Design Engineer,"                 PhD / Masters / Bachelors Degree in Electronics or Computer Engineering                                 Minimum 5 + yrs Industry experience                                 Should have been part of multiple tape-outs                                 Experience on multiple frontend tools flow ( spyglass, synthesis, constraint validation, power analysis, LEC)                                 Should have good understanding of AXI / ACE / CHI protocols.                                   Should have owned up large IPs / IP Subsystems with in depth domain knowledge of one or multiple areas below                                   Networking IPs like PCIE, Ethernet ( MAC and PCS), JESD                                  Memory controller / DDR                                 AXI / ACE Interconnect, NOCs                 ",1.30E+11,13-03-2024,11-06-2024,EducationalOccupationalCredential,60,Engineering - Hardware & Networks,Head - Hardware Engineering,Software Product,"Wireless communication, SAN, Front end, Networking, Chip design, Ethernet, Signal processing, PCIE, IPS, Automotive",-,9am-6pm,"Full Time, Permanent",Leapfrog Semiconductor,Organization,Leapfrog Semiconductor,-,Bengaluru,Bengaluru,-,-,-,Not disclosed,,,,,,,,,,,,,,,,,,,,,,,Head - Hardware Engineering
