
../repos/prog2/7.1:     file format elf32-littlearm


Disassembly of section .init:

00010e28 <.init>:
   10e28:	push	{r3, lr}
   10e2c:	bl	10f38 <_start@@Base+0x3c>
   10e30:	pop	{r3, pc}

Disassembly of section .plt:

00010e34 <strcmp@plt-0x14>:
   10e34:	push	{lr}		; (str lr, [sp, #-4]!)
   10e38:	ldr	lr, [pc, #4]	; 10e44 <strcmp@plt-0x4>
   10e3c:	add	lr, pc, lr
   10e40:	ldr	pc, [lr, #8]!
   10e44:			; <UNDEFINED> instruction: 0x000121bc

00010e48 <strcmp@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #73728	; 0x12000
   10e50:	ldr	pc, [ip, #444]!	; 0x1bc

00010e54 <printf@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #73728	; 0x12000
   10e5c:	ldr	pc, [ip, #436]!	; 0x1b4

00010e60 <fopen@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #73728	; 0x12000
   10e68:	ldr	pc, [ip, #428]!	; 0x1ac

00010e6c <free@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #73728	; 0x12000
   10e74:	ldr	pc, [ip, #420]!	; 0x1a4

00010e78 <fgets@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #73728	; 0x12000
   10e80:	ldr	pc, [ip, #412]!	; 0x19c

00010e84 <memcpy@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #73728	; 0x12000
   10e8c:	ldr	pc, [ip, #404]!	; 0x194

00010e90 <realloc@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #73728	; 0x12000
   10e98:	ldr	pc, [ip, #396]!	; 0x18c

00010e9c <strcpy@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #73728	; 0x12000
   10ea4:	ldr	pc, [ip, #388]!	; 0x184

00010ea8 <malloc@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #73728	; 0x12000
   10eb0:	ldr	pc, [ip, #380]!	; 0x17c

00010eb4 <__libc_start_main@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #73728	; 0x12000
   10ebc:	ldr	pc, [ip, #372]!	; 0x174

00010ec0 <__gmon_start__@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #73728	; 0x12000
   10ec8:	ldr	pc, [ip, #364]!	; 0x16c

00010ecc <strlen@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #73728	; 0x12000
   10ed4:	ldr	pc, [ip, #356]!	; 0x164

00010ed8 <fclose@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #73728	; 0x12000
   10ee0:	ldr	pc, [ip, #348]!	; 0x15c

00010ee4 <strtok@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #73728	; 0x12000
   10eec:	ldr	pc, [ip, #340]!	; 0x154

00010ef0 <abort@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #73728	; 0x12000
   10ef8:	ldr	pc, [ip, #332]!	; 0x14c

Disassembly of section .text:

00010efc <_start@@Base>:
   10efc:	mov	fp, #0
   10f00:	mov	lr, #0
   10f04:	pop	{r1}		; (ldr r1, [sp], #4)
   10f08:	mov	r2, sp
   10f0c:	push	{r2}		; (str r2, [sp, #-4]!)
   10f10:	push	{r0}		; (str r0, [sp, #-4]!)
   10f14:	ldr	ip, [pc, #16]	; 10f2c <_start@@Base+0x30>
   10f18:	push	{ip}		; (str ip, [sp, #-4]!)
   10f1c:	ldr	r0, [pc, #12]	; 10f30 <_start@@Base+0x34>
   10f20:	ldr	r3, [pc, #12]	; 10f34 <_start@@Base+0x38>
   10f24:	bl	10eb4 <__libc_start_main@plt>
   10f28:	bl	10ef0 <abort@plt>
   10f2c:	ldrdeq	r2, [r1], -r4
   10f30:	andeq	r0, r1, ip, ror #31
   10f34:	andeq	r2, r1, r4, ror r8
   10f38:	ldr	r3, [pc, #20]	; 10f54 <_start@@Base+0x58>
   10f3c:	ldr	r2, [pc, #20]	; 10f58 <_start@@Base+0x5c>
   10f40:	add	r3, pc, r3
   10f44:	ldr	r2, [r3, r2]
   10f48:	cmp	r2, #0
   10f4c:	bxeq	lr
   10f50:	b	10ec0 <__gmon_start__@plt>
   10f54:	strheq	r2, [r1], -r8
   10f58:	andeq	r0, r0, ip, asr #32
   10f5c:	ldr	r0, [pc, #24]	; 10f7c <_start@@Base+0x80>
   10f60:	ldr	r3, [pc, #24]	; 10f80 <_start@@Base+0x84>
   10f64:	cmp	r3, r0
   10f68:	bxeq	lr
   10f6c:	ldr	r3, [pc, #16]	; 10f84 <_start@@Base+0x88>
   10f70:	cmp	r3, #0
   10f74:	bxeq	lr
   10f78:	bx	r3
   10f7c:	andeq	r3, r2, ip, asr r0
   10f80:	andeq	r3, r2, ip, asr r0
   10f84:	andeq	r0, r0, r0
   10f88:	ldr	r0, [pc, #36]	; 10fb4 <_start@@Base+0xb8>
   10f8c:	ldr	r1, [pc, #36]	; 10fb8 <_start@@Base+0xbc>
   10f90:	sub	r1, r1, r0
   10f94:	asr	r1, r1, #2
   10f98:	add	r1, r1, r1, lsr #31
   10f9c:	asrs	r1, r1, #1
   10fa0:	bxeq	lr
   10fa4:	ldr	r3, [pc, #16]	; 10fbc <_start@@Base+0xc0>
   10fa8:	cmp	r3, #0
   10fac:	bxeq	lr
   10fb0:	bx	r3
   10fb4:	andeq	r3, r2, ip, asr r0
   10fb8:	andeq	r3, r2, ip, asr r0
   10fbc:	andeq	r0, r0, r0
   10fc0:	push	{r4, lr}
   10fc4:	ldr	r4, [pc, #24]	; 10fe4 <_start@@Base+0xe8>
   10fc8:	ldrb	r3, [r4]
   10fcc:	cmp	r3, #0
   10fd0:	popne	{r4, pc}
   10fd4:	bl	10f5c <_start@@Base+0x60>
   10fd8:	mov	r3, #1
   10fdc:	strb	r3, [r4]
   10fe0:	pop	{r4, pc}
   10fe4:	andeq	r3, r2, ip, asr r0
   10fe8:	b	10f88 <_start@@Base+0x8c>

00010fec <main@@Base>:
   10fec:	push	{r4, r5, fp, lr}
   10ff0:	add	fp, sp, #8
   10ff4:	sub	sp, sp, #240	; 0xf0
   10ff8:	ldr	r0, [pc, #684]	; 112ac <main@@Base+0x2c0>
   10ffc:	add	r0, pc, r0
   11000:	movw	r1, #0
   11004:	str	r1, [fp, #-12]
   11008:	bl	10e54 <printf@plt>
   1100c:	ldr	r1, [pc, #656]	; 112a4 <main@@Base+0x2b8>
   11010:	ldr	r1, [pc, r1]
   11014:	ldr	lr, [pc, #652]	; 112a8 <main@@Base+0x2bc>
   11018:	add	lr, pc, lr
   1101c:	sub	r2, fp, #52	; 0x34
   11020:	str	r0, [sp, #72]	; 0x48
   11024:	mov	r0, r2
   11028:	str	r1, [sp, #68]	; 0x44
   1102c:	mov	r1, lr
   11030:	movw	r2, #40	; 0x28
   11034:	bl	10e84 <memcpy@plt>
   11038:	ldr	r0, [sp, #68]	; 0x44
   1103c:	blx	r0
   11040:	str	r0, [sp, #88]	; 0x58
   11044:	movw	r0, #0
   11048:	str	r0, [sp, #92]	; 0x5c
   1104c:	ldr	r0, [sp, #92]	; 0x5c
   11050:	cmp	r0, #10
   11054:	bge	11084 <main@@Base+0x98>
   11058:	ldr	r0, [sp, #88]	; 0x58
   1105c:	ldr	r1, [sp, #92]	; 0x5c
   11060:	sub	r2, fp, #52	; 0x34
   11064:	add	r1, r2, r1, lsl #2
   11068:	ldr	r1, [r1]
   1106c:	bl	123c8 <bst_insere@@Base>
   11070:	str	r0, [sp, #64]	; 0x40
   11074:	ldr	r0, [sp, #92]	; 0x5c
   11078:	add	r0, r0, #1
   1107c:	str	r0, [sp, #92]	; 0x5c
   11080:	b	1104c <main@@Base+0x60>
   11084:	ldr	r0, [sp, #88]	; 0x58
   11088:	ldr	r0, [r0]
   1108c:	bl	127a4 <bst_altura@@Base>
   11090:	ldr	lr, [pc, #552]	; 112c0 <main@@Base+0x2d4>
   11094:	add	lr, pc, lr
   11098:	str	r0, [sp, #60]	; 0x3c
   1109c:	mov	r0, lr
   110a0:	ldr	r1, [sp, #60]	; 0x3c
   110a4:	bl	10e54 <printf@plt>
   110a8:	ldr	r1, [sp, #88]	; 0x58
   110ac:	str	r0, [sp, #56]	; 0x38
   110b0:	mov	r0, r1
   110b4:	bl	12668 <bst_imprime@@Base>
   110b8:	ldr	r0, [pc, #508]	; 112bc <main@@Base+0x2d0>
   110bc:	add	r0, pc, r0
   110c0:	bl	10e54 <printf@plt>
   110c4:	ldr	r1, [pc, #492]	; 112b8 <main@@Base+0x2cc>
   110c8:	ldr	r1, [pc, r1]
   110cc:	str	r0, [sp, #52]	; 0x34
   110d0:	blx	r1
   110d4:	ldr	r1, [pc, #468]	; 112b0 <main@@Base+0x2c4>
   110d8:	add	r1, pc, r1
   110dc:	ldr	lr, [pc, #464]	; 112b4 <main@@Base+0x2c8>
   110e0:	add	lr, pc, lr
   110e4:	str	r0, [sp, #84]	; 0x54
   110e8:	mov	r0, r1
   110ec:	mov	r1, lr
   110f0:	bl	10e60 <fopen@plt>
   110f4:	str	r0, [sp, #80]	; 0x50
   110f8:	add	r0, sp, #96	; 0x60
   110fc:	ldr	r2, [sp, #80]	; 0x50
   11100:	movw	r1, #100	; 0x64
   11104:	bl	10e78 <fgets@plt>
   11108:	movw	r1, #0
   1110c:	cmp	r0, r1
   11110:	beq	111bc <main@@Base+0x1d0>
   11114:	ldr	r0, [pc, #452]	; 112e0 <main@@Base+0x2f4>
   11118:	add	r1, pc, r0
   1111c:	add	r0, sp, #96	; 0x60
   11120:	str	r0, [sp, #48]	; 0x30
   11124:	bl	10ee4 <strtok@plt>
   11128:	ldr	r1, [pc, #428]	; 112dc <main@@Base+0x2f0>
   1112c:	add	r1, pc, r1
   11130:	add	lr, sp, #96	; 0x60
   11134:	ldr	r2, [sp, #48]	; 0x30
   11138:	str	r0, [sp, #44]	; 0x2c
   1113c:	mov	r0, r2
   11140:	ldr	r3, [sp, #44]	; 0x2c
   11144:	str	r1, [sp, #40]	; 0x28
   11148:	mov	r1, r3
   1114c:	str	lr, [sp, #36]	; 0x24
   11150:	bl	10e9c <strcpy@plt>
   11154:	movw	r1, #0
   11158:	str	r0, [sp, #32]
   1115c:	mov	r0, r1
   11160:	ldr	r1, [sp, #40]	; 0x28
   11164:	bl	10ee4 <strtok@plt>
   11168:	add	r1, sp, #96	; 0x60
   1116c:	ldr	r2, [sp, #36]	; 0x24
   11170:	str	r0, [sp, #28]
   11174:	mov	r0, r2
   11178:	ldr	r3, [sp, #28]
   1117c:	str	r1, [sp, #24]
   11180:	mov	r1, r3
   11184:	bl	10e9c <strcpy@plt>
   11188:	ldr	r1, [sp, #24]
   1118c:	str	r0, [sp, #20]
   11190:	mov	r0, r1
   11194:	bl	10ecc <strlen@plt>
   11198:	sub	r0, r0, #1
   1119c:	ldr	r1, [sp, #24]
   111a0:	add	r0, r1, r0
   111a4:	movw	r2, #0
   111a8:	strb	r2, [r0]
   111ac:	ldr	r0, [sp, #84]	; 0x54
   111b0:	bl	11830 <avl_insere@@Base>
   111b4:	str	r0, [sp, #16]
   111b8:	b	110f8 <main@@Base+0x10c>
   111bc:	ldr	r0, [sp, #80]	; 0x50
   111c0:	bl	10ed8 <fclose@plt>
   111c4:	ldr	lr, [pc, #248]	; 112c4 <main@@Base+0x2d8>
   111c8:	add	r1, pc, lr
   111cc:	ldr	lr, [sp, #84]	; 0x54
   111d0:	str	r0, [sp, #12]
   111d4:	mov	r0, lr
   111d8:	bl	1172c <avl_pesquisa@@Base>
   111dc:	str	r0, [sp, #76]	; 0x4c
   111e0:	ldr	r0, [sp, #76]	; 0x4c
   111e4:	movw	r1, #0
   111e8:	cmp	r0, r1
   111ec:	beq	11210 <main@@Base+0x224>
   111f0:	ldr	r0, [pc, #208]	; 112c8 <main@@Base+0x2dc>
   111f4:	add	r0, pc, r0
   111f8:	ldr	r1, [sp, #76]	; 0x4c
   111fc:	ldr	r1, [r1]
   11200:	ldr	r2, [sp, #76]	; 0x4c
   11204:	ldr	r2, [r2, #16]
   11208:	bl	10e54 <printf@plt>
   1120c:	str	r0, [sp, #8]
   11210:	ldr	r0, [pc, #180]	; 112cc <main@@Base+0x2e0>
   11214:	add	r1, pc, r0
   11218:	ldr	r0, [sp, #84]	; 0x54
   1121c:	bl	1172c <avl_pesquisa@@Base>
   11220:	str	r0, [sp, #76]	; 0x4c
   11224:	ldr	r0, [sp, #76]	; 0x4c
   11228:	movw	r1, #0
   1122c:	cmp	r0, r1
   11230:	beq	11254 <main@@Base+0x268>
   11234:	ldr	r0, [pc, #148]	; 112d0 <main@@Base+0x2e4>
   11238:	add	r0, pc, r0
   1123c:	ldr	r1, [sp, #76]	; 0x4c
   11240:	ldr	r1, [r1]
   11244:	ldr	r2, [sp, #76]	; 0x4c
   11248:	ldr	r2, [r2, #16]
   1124c:	bl	10e54 <printf@plt>
   11250:	str	r0, [sp, #4]
   11254:	ldr	r0, [pc, #120]	; 112d4 <main@@Base+0x2e8>
   11258:	add	r1, pc, r0
   1125c:	ldr	r0, [sp, #84]	; 0x54
   11260:	bl	1172c <avl_pesquisa@@Base>
   11264:	str	r0, [sp, #76]	; 0x4c
   11268:	ldr	r0, [sp, #76]	; 0x4c
   1126c:	movw	r1, #0
   11270:	cmp	r0, r1
   11274:	beq	11298 <main@@Base+0x2ac>
   11278:	ldr	r0, [pc, #88]	; 112d8 <main@@Base+0x2ec>
   1127c:	add	r0, pc, r0
   11280:	ldr	r1, [sp, #76]	; 0x4c
   11284:	ldr	r1, [r1]
   11288:	ldr	r2, [sp, #76]	; 0x4c
   1128c:	ldr	r2, [r2, #16]
   11290:	bl	10e54 <printf@plt>
   11294:	str	r0, [sp]
   11298:	movw	r0, #0
   1129c:	sub	sp, fp, #8
   112a0:	pop	{r4, r5, fp, pc}
   112a4:	andeq	r2, r1, r0, lsr r0
   112a8:	andeq	r1, r1, r8, asr #29
   112ac:	andeq	r1, r0, r0, ror #17
   112b0:	andeq	r1, r0, r6, lsr r8
   112b4:	andeq	r1, r0, sl, lsr r8
   112b8:	andeq	r1, r1, r0, lsl #31
   112bc:	andeq	r1, r0, sp, asr #16
   112c0:	andeq	r1, r0, r1, ror #16
   112c4:	andeq	r1, r0, r6, asr r7
   112c8:	andeq	r1, r0, r3, lsr r7
   112cc:	andeq	r1, r0, ip, lsl r7
   112d0:	andeq	r1, r0, pc, ror #13
   112d4:	ldrdeq	r1, [r0], -lr
   112d8:	andeq	r1, r0, fp, lsr #13
   112dc:	strdeq	r1, [r0], -r0
   112e0:	andeq	r1, r0, r4, lsl #16

000112e4 <avl_nova@@Base>:
   112e4:	push	{fp, lr}
   112e8:	mov	fp, sp
   112ec:	sub	sp, sp, #8
   112f0:	movw	r0, #4
   112f4:	bl	10ea8 <malloc@plt>
   112f8:	str	r0, [sp]
   112fc:	ldr	r0, [sp]
   11300:	movw	lr, #0
   11304:	cmp	r0, lr
   11308:	bne	11318 <avl_nova@@Base+0x34>
   1130c:	movw	r0, #0
   11310:	str	r0, [sp, #4]
   11314:	b	1132c <avl_nova@@Base+0x48>
   11318:	ldr	r0, [sp]
   1131c:	movw	r1, #0
   11320:	str	r1, [r0]
   11324:	ldr	r0, [sp]
   11328:	str	r0, [sp, #4]
   1132c:	ldr	r0, [sp, #4]
   11330:	mov	sp, fp
   11334:	pop	{fp, pc}

00011338 <avl_apaga@@Base>:
   11338:	push	{fp, lr}
   1133c:	mov	fp, sp
   11340:	sub	sp, sp, #8
   11344:	str	r0, [sp, #4]
   11348:	ldr	r0, [sp, #4]
   1134c:	movw	r1, #0
   11350:	cmp	r0, r1
   11354:	bne	1135c <avl_apaga@@Base+0x24>
   11358:	b	113a0 <avl_apaga@@Base+0x68>
   1135c:	b	11360 <avl_apaga@@Base+0x28>
   11360:	ldr	r0, [sp, #4]
   11364:	ldr	r0, [r0]
   11368:	movw	r1, #0
   1136c:	cmp	r0, r1
   11370:	beq	11398 <avl_apaga@@Base+0x60>
   11374:	ldr	r0, [sp, #4]
   11378:	ldr	r0, [r0]
   1137c:	ldr	r1, [sp, #4]
   11380:	ldr	r1, [r1]
   11384:	ldr	r1, [r1]
   11388:	bl	113a8 <avl_remove_impl@@Base>
   1138c:	ldr	r1, [sp, #4]
   11390:	str	r0, [r1]
   11394:	b	11360 <avl_apaga@@Base+0x28>
   11398:	ldr	r0, [sp, #4]
   1139c:	bl	10e6c <free@plt>
   113a0:	mov	sp, fp
   113a4:	pop	{fp, pc}

000113a8 <avl_remove_impl@@Base>:
   113a8:	push	{fp, lr}
   113ac:	mov	fp, sp
   113b0:	sub	sp, sp, #72	; 0x48
   113b4:	str	r0, [fp, #-8]
   113b8:	str	r1, [fp, #-12]
   113bc:	ldr	r0, [fp, #-8]
   113c0:	movw	r1, #0
   113c4:	cmp	r0, r1
   113c8:	bne	113d8 <avl_remove_impl@@Base+0x30>
   113cc:	ldr	r0, [fp, #-8]
   113d0:	str	r0, [fp, #-4]
   113d4:	b	11720 <avl_remove_impl@@Base+0x378>
   113d8:	ldr	r0, [fp, #-12]
   113dc:	ldr	r1, [fp, #-8]
   113e0:	ldr	r1, [r1]
   113e4:	bl	10e48 <strcmp@plt>
   113e8:	cmp	r0, #0
   113ec:	bge	1140c <avl_remove_impl@@Base+0x64>
   113f0:	ldr	r0, [fp, #-8]
   113f4:	ldr	r0, [r0, #4]
   113f8:	ldr	r1, [fp, #-12]
   113fc:	bl	113a8 <avl_remove_impl@@Base>
   11400:	ldr	r1, [fp, #-8]
   11404:	str	r0, [r1, #4]
   11408:	b	11604 <avl_remove_impl@@Base+0x25c>
   1140c:	ldr	r0, [fp, #-12]
   11410:	ldr	r1, [fp, #-8]
   11414:	ldr	r1, [r1]
   11418:	bl	10e48 <strcmp@plt>
   1141c:	cmp	r0, #0
   11420:	ble	11440 <avl_remove_impl@@Base+0x98>
   11424:	ldr	r0, [fp, #-8]
   11428:	ldr	r0, [r0, #8]
   1142c:	ldr	r1, [fp, #-12]
   11430:	bl	113a8 <avl_remove_impl@@Base>
   11434:	ldr	r1, [fp, #-8]
   11438:	str	r0, [r1, #8]
   1143c:	b	11600 <avl_remove_impl@@Base+0x258>
   11440:	ldr	r0, [fp, #-8]
   11444:	ldr	r0, [r0, #4]
   11448:	movw	r1, #0
   1144c:	cmp	r0, r1
   11450:	beq	11468 <avl_remove_impl@@Base+0xc0>
   11454:	ldr	r0, [fp, #-8]
   11458:	ldr	r0, [r0, #8]
   1145c:	movw	r1, #0
   11460:	cmp	r0, r1
   11464:	bne	1156c <avl_remove_impl@@Base+0x1c4>
   11468:	ldr	r0, [fp, #-8]
   1146c:	ldr	r0, [r0, #4]
   11470:	movw	r1, #0
   11474:	cmp	r0, r1
   11478:	beq	1148c <avl_remove_impl@@Base+0xe4>
   1147c:	ldr	r0, [fp, #-8]
   11480:	ldr	r0, [r0, #4]
   11484:	str	r0, [fp, #-28]	; 0xffffffe4
   11488:	b	11498 <avl_remove_impl@@Base+0xf0>
   1148c:	ldr	r0, [fp, #-8]
   11490:	ldr	r0, [r0, #8]
   11494:	str	r0, [fp, #-28]	; 0xffffffe4
   11498:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1149c:	str	r0, [fp, #-16]
   114a0:	ldr	r0, [fp, #-16]
   114a4:	movw	r1, #0
   114a8:	cmp	r0, r1
   114ac:	bne	114c4 <avl_remove_impl@@Base+0x11c>
   114b0:	ldr	r0, [fp, #-8]
   114b4:	str	r0, [fp, #-16]
   114b8:	movw	r0, #0
   114bc:	str	r0, [fp, #-8]
   114c0:	b	11554 <avl_remove_impl@@Base+0x1ac>
   114c4:	ldr	r0, [fp, #-8]
   114c8:	ldr	r0, [r0]
   114cc:	ldr	r1, [fp, #-16]
   114d0:	ldr	r1, [r1]
   114d4:	str	r0, [fp, #-32]	; 0xffffffe0
   114d8:	mov	r0, r1
   114dc:	bl	10ecc <strlen@plt>
   114e0:	add	r0, r0, #1
   114e4:	mov	r1, r0
   114e8:	ldr	lr, [fp, #-32]	; 0xffffffe0
   114ec:	str	r0, [sp, #36]	; 0x24
   114f0:	mov	r0, lr
   114f4:	ldr	r2, [sp, #36]	; 0x24
   114f8:	str	r1, [sp, #32]
   114fc:	mov	r1, r2
   11500:	bl	10e90 <realloc@plt>
   11504:	ldr	r1, [fp, #-8]
   11508:	str	r0, [r1]
   1150c:	ldr	r0, [fp, #-8]
   11510:	ldr	r0, [r0]
   11514:	ldr	r1, [fp, #-16]
   11518:	ldr	r1, [r1]
   1151c:	bl	10e9c <strcpy@plt>
   11520:	ldr	r1, [fp, #-16]
   11524:	ldr	r1, [r1, #4]
   11528:	ldr	r2, [fp, #-8]
   1152c:	str	r1, [r2, #4]
   11530:	ldr	r1, [fp, #-16]
   11534:	ldr	r1, [r1, #8]
   11538:	ldr	r2, [fp, #-8]
   1153c:	str	r1, [r2, #8]
   11540:	ldr	r1, [fp, #-16]
   11544:	ldr	r1, [r1, #12]
   11548:	ldr	r2, [fp, #-8]
   1154c:	str	r1, [r2, #12]
   11550:	str	r0, [sp, #28]
   11554:	ldr	r0, [fp, #-16]
   11558:	ldr	r0, [r0]
   1155c:	bl	10e6c <free@plt>
   11560:	ldr	r0, [fp, #-16]
   11564:	bl	10e6c <free@plt>
   11568:	b	115fc <avl_remove_impl@@Base+0x254>
   1156c:	ldr	r0, [fp, #-8]
   11570:	ldr	r0, [r0, #8]
   11574:	bl	11b38 <avl_no_valormin@@Base>
   11578:	str	r0, [fp, #-20]	; 0xffffffec
   1157c:	ldr	r0, [fp, #-8]
   11580:	ldr	r0, [r0]
   11584:	ldr	lr, [fp, #-20]	; 0xffffffec
   11588:	ldr	lr, [lr]
   1158c:	str	r0, [sp, #24]
   11590:	mov	r0, lr
   11594:	bl	10ecc <strlen@plt>
   11598:	add	r0, r0, #1
   1159c:	mov	lr, r0
   115a0:	ldr	r1, [sp, #24]
   115a4:	str	r0, [sp, #20]
   115a8:	mov	r0, r1
   115ac:	ldr	r1, [sp, #20]
   115b0:	str	lr, [sp, #16]
   115b4:	bl	10e90 <realloc@plt>
   115b8:	ldr	r1, [fp, #-8]
   115bc:	str	r0, [r1]
   115c0:	ldr	r0, [fp, #-8]
   115c4:	ldr	r0, [r0]
   115c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   115cc:	ldr	r1, [r1]
   115d0:	bl	10e9c <strcpy@plt>
   115d4:	ldr	r1, [fp, #-8]
   115d8:	ldr	r1, [r1, #8]
   115dc:	ldr	lr, [fp, #-20]	; 0xffffffec
   115e0:	ldr	lr, [lr]
   115e4:	str	r0, [sp, #12]
   115e8:	mov	r0, r1
   115ec:	mov	r1, lr
   115f0:	bl	113a8 <avl_remove_impl@@Base>
   115f4:	ldr	r1, [fp, #-8]
   115f8:	str	r0, [r1, #8]
   115fc:	b	11600 <avl_remove_impl@@Base+0x258>
   11600:	b	11604 <avl_remove_impl@@Base+0x25c>
   11604:	ldr	r0, [fp, #-8]
   11608:	movw	r1, #0
   1160c:	cmp	r0, r1
   11610:	bne	11620 <avl_remove_impl@@Base+0x278>
   11614:	ldr	r0, [fp, #-8]
   11618:	str	r0, [fp, #-4]
   1161c:	b	11720 <avl_remove_impl@@Base+0x378>
   11620:	ldr	r0, [fp, #-8]
   11624:	ldr	r0, [r0, #4]
   11628:	bl	11cbc <avl_altura@@Base>
   1162c:	ldr	lr, [fp, #-8]
   11630:	ldr	lr, [lr, #8]
   11634:	str	r0, [sp, #8]
   11638:	mov	r0, lr
   1163c:	bl	11cbc <avl_altura@@Base>
   11640:	ldr	lr, [sp, #8]
   11644:	str	r0, [sp, #4]
   11648:	mov	r0, lr
   1164c:	ldr	r1, [sp, #4]
   11650:	bl	11cf8 <max@@Base>
   11654:	add	r0, r0, #1
   11658:	ldr	r1, [fp, #-8]
   1165c:	str	r0, [r1, #12]
   11660:	ldr	r0, [fp, #-8]
   11664:	bl	11f54 <calc_balanceamento@@Base>
   11668:	str	r0, [fp, #-24]	; 0xffffffe8
   1166c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11670:	cmp	r0, #1
   11674:	ble	116c0 <avl_remove_impl@@Base+0x318>
   11678:	ldr	r0, [fp, #-8]
   1167c:	ldr	r0, [r0, #8]
   11680:	bl	11f54 <calc_balanceamento@@Base>
   11684:	cmp	r0, #0
   11688:	bge	116b0 <avl_remove_impl@@Base+0x308>
   1168c:	ldr	r0, [fp, #-8]
   11690:	ldr	r0, [r0, #8]
   11694:	bl	11dbc <roda_direita@@Base>
   11698:	ldr	lr, [fp, #-8]
   1169c:	str	r0, [lr, #8]
   116a0:	ldr	r0, [fp, #-8]
   116a4:	bl	11e88 <roda_esquerda@@Base>
   116a8:	str	r0, [fp, #-4]
   116ac:	b	11720 <avl_remove_impl@@Base+0x378>
   116b0:	ldr	r0, [fp, #-8]
   116b4:	bl	11e88 <roda_esquerda@@Base>
   116b8:	str	r0, [fp, #-4]
   116bc:	b	11720 <avl_remove_impl@@Base+0x378>
   116c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   116c4:	cmn	r0, #1
   116c8:	bge	11714 <avl_remove_impl@@Base+0x36c>
   116cc:	ldr	r0, [fp, #-8]
   116d0:	ldr	r0, [r0, #4]
   116d4:	bl	11f54 <calc_balanceamento@@Base>
   116d8:	cmp	r0, #0
   116dc:	ble	11704 <avl_remove_impl@@Base+0x35c>
   116e0:	ldr	r0, [fp, #-8]
   116e4:	ldr	r0, [r0, #4]
   116e8:	bl	11e88 <roda_esquerda@@Base>
   116ec:	ldr	lr, [fp, #-8]
   116f0:	str	r0, [lr, #4]
   116f4:	ldr	r0, [fp, #-8]
   116f8:	bl	11dbc <roda_direita@@Base>
   116fc:	str	r0, [fp, #-4]
   11700:	b	11720 <avl_remove_impl@@Base+0x378>
   11704:	ldr	r0, [fp, #-8]
   11708:	bl	11dbc <roda_direita@@Base>
   1170c:	str	r0, [fp, #-4]
   11710:	b	11720 <avl_remove_impl@@Base+0x378>
   11714:	b	11718 <avl_remove_impl@@Base+0x370>
   11718:	ldr	r0, [fp, #-8]
   1171c:	str	r0, [fp, #-4]
   11720:	ldr	r0, [fp, #-4]
   11724:	mov	sp, fp
   11728:	pop	{fp, pc}

0001172c <avl_pesquisa@@Base>:
   1172c:	push	{fp, lr}
   11730:	mov	fp, sp
   11734:	sub	sp, sp, #16
   11738:	str	r0, [sp, #8]
   1173c:	str	r1, [sp, #4]
   11740:	ldr	r0, [sp, #8]
   11744:	movw	r1, #0
   11748:	cmp	r0, r1
   1174c:	beq	11760 <avl_pesquisa@@Base+0x34>
   11750:	ldr	r0, [sp, #4]
   11754:	movw	r1, #0
   11758:	cmp	r0, r1
   1175c:	bne	1176c <avl_pesquisa@@Base+0x40>
   11760:	movw	r0, #0
   11764:	str	r0, [fp, #-4]
   11768:	b	11780 <avl_pesquisa@@Base+0x54>
   1176c:	ldr	r0, [sp, #8]
   11770:	ldr	r0, [r0]
   11774:	ldr	r1, [sp, #4]
   11778:	bl	1178c <avl_pesquisa_impl@@Base>
   1177c:	str	r0, [fp, #-4]
   11780:	ldr	r0, [fp, #-4]
   11784:	mov	sp, fp
   11788:	pop	{fp, pc}

0001178c <avl_pesquisa_impl@@Base>:
   1178c:	push	{fp, lr}
   11790:	mov	fp, sp
   11794:	sub	sp, sp, #16
   11798:	str	r0, [sp, #8]
   1179c:	str	r1, [sp, #4]
   117a0:	ldr	r0, [sp, #8]
   117a4:	movw	r1, #0
   117a8:	cmp	r0, r1
   117ac:	bne	117bc <avl_pesquisa_impl@@Base+0x30>
   117b0:	movw	r0, #0
   117b4:	str	r0, [fp, #-4]
   117b8:	b	11824 <avl_pesquisa_impl@@Base+0x98>
   117bc:	ldr	r0, [sp, #4]
   117c0:	ldr	r1, [sp, #8]
   117c4:	ldr	r1, [r1]
   117c8:	bl	10e48 <strcmp@plt>
   117cc:	cmp	r0, #0
   117d0:	bge	117ec <avl_pesquisa_impl@@Base+0x60>
   117d4:	ldr	r0, [sp, #8]
   117d8:	ldr	r0, [r0, #4]
   117dc:	ldr	r1, [sp, #4]
   117e0:	bl	1178c <avl_pesquisa_impl@@Base>
   117e4:	str	r0, [fp, #-4]
   117e8:	b	11824 <avl_pesquisa_impl@@Base+0x98>
   117ec:	ldr	r0, [sp, #4]
   117f0:	ldr	r1, [sp, #8]
   117f4:	ldr	r1, [r1]
   117f8:	bl	10e48 <strcmp@plt>
   117fc:	cmp	r0, #0
   11800:	ble	1181c <avl_pesquisa_impl@@Base+0x90>
   11804:	ldr	r0, [sp, #8]
   11808:	ldr	r0, [r0, #8]
   1180c:	ldr	r1, [sp, #4]
   11810:	bl	1178c <avl_pesquisa_impl@@Base>
   11814:	str	r0, [fp, #-4]
   11818:	b	11824 <avl_pesquisa_impl@@Base+0x98>
   1181c:	ldr	r0, [sp, #8]
   11820:	str	r0, [fp, #-4]
   11824:	ldr	r0, [fp, #-4]
   11828:	mov	sp, fp
   1182c:	pop	{fp, pc}

00011830 <avl_insere@@Base>:
   11830:	push	{fp, lr}
   11834:	mov	fp, sp
   11838:	sub	sp, sp, #16
   1183c:	str	r0, [sp, #8]
   11840:	str	r1, [sp, #4]
   11844:	ldr	r0, [sp, #8]
   11848:	movw	r1, #0
   1184c:	cmp	r0, r1
   11850:	beq	11864 <avl_insere@@Base+0x34>
   11854:	ldr	r0, [sp, #4]
   11858:	movw	r1, #0
   1185c:	cmp	r0, r1
   11860:	bne	11870 <avl_insere@@Base+0x40>
   11864:	mvn	r0, #0
   11868:	str	r0, [fp, #-4]
   1186c:	b	11890 <avl_insere@@Base+0x60>
   11870:	ldr	r0, [sp, #8]
   11874:	ldr	r0, [r0]
   11878:	ldr	r1, [sp, #4]
   1187c:	bl	1189c <avl_insere_impl@@Base>
   11880:	ldr	r1, [sp, #8]
   11884:	str	r0, [r1]
   11888:	movw	r0, #0
   1188c:	str	r0, [fp, #-4]
   11890:	ldr	r0, [fp, #-4]
   11894:	mov	sp, fp
   11898:	pop	{fp, pc}

0001189c <avl_insere_impl@@Base>:
   1189c:	push	{fp, lr}
   118a0:	mov	fp, sp
   118a4:	sub	sp, sp, #24
   118a8:	str	r0, [fp, #-8]
   118ac:	str	r1, [sp, #12]
   118b0:	ldr	r0, [fp, #-8]
   118b4:	movw	r1, #0
   118b8:	cmp	r0, r1
   118bc:	bne	118d0 <avl_insere_impl@@Base+0x34>
   118c0:	ldr	r0, [sp, #12]
   118c4:	bl	11d34 <avl_novo_no@@Base>
   118c8:	str	r0, [fp, #-4]
   118cc:	b	11a74 <avl_insere_impl@@Base+0x1d8>
   118d0:	ldr	r0, [sp, #12]
   118d4:	ldr	r1, [fp, #-8]
   118d8:	ldr	r1, [r1]
   118dc:	bl	10e48 <strcmp@plt>
   118e0:	cmp	r0, #0
   118e4:	bge	11904 <avl_insere_impl@@Base+0x68>
   118e8:	ldr	r0, [fp, #-8]
   118ec:	ldr	r0, [r0, #4]
   118f0:	ldr	r1, [sp, #12]
   118f4:	bl	1189c <avl_insere_impl@@Base>
   118f8:	ldr	r1, [fp, #-8]
   118fc:	str	r0, [r1, #4]
   11900:	b	11974 <avl_insere_impl@@Base+0xd8>
   11904:	ldr	r0, [sp, #12]
   11908:	ldr	r1, [fp, #-8]
   1190c:	ldr	r1, [r1]
   11910:	bl	10e48 <strcmp@plt>
   11914:	cmp	r0, #0
   11918:	ble	11938 <avl_insere_impl@@Base+0x9c>
   1191c:	ldr	r0, [fp, #-8]
   11920:	ldr	r0, [r0, #8]
   11924:	ldr	r1, [sp, #12]
   11928:	bl	1189c <avl_insere_impl@@Base>
   1192c:	ldr	r1, [fp, #-8]
   11930:	str	r0, [r1, #8]
   11934:	b	11970 <avl_insere_impl@@Base+0xd4>
   11938:	ldr	r0, [sp, #12]
   1193c:	ldr	r1, [fp, #-8]
   11940:	ldr	r1, [r1]
   11944:	bl	10e48 <strcmp@plt>
   11948:	cmp	r0, #0
   1194c:	bne	1196c <avl_insere_impl@@Base+0xd0>
   11950:	ldr	r0, [fp, #-8]
   11954:	ldr	r1, [r0, #16]
   11958:	add	r1, r1, #1
   1195c:	str	r1, [r0, #16]
   11960:	ldr	r0, [fp, #-8]
   11964:	str	r0, [fp, #-4]
   11968:	b	11a74 <avl_insere_impl@@Base+0x1d8>
   1196c:	b	11970 <avl_insere_impl@@Base+0xd4>
   11970:	b	11974 <avl_insere_impl@@Base+0xd8>
   11974:	ldr	r0, [fp, #-8]
   11978:	ldr	r0, [r0, #4]
   1197c:	bl	11cbc <avl_altura@@Base>
   11980:	ldr	lr, [fp, #-8]
   11984:	ldr	lr, [lr, #8]
   11988:	str	r0, [sp, #4]
   1198c:	mov	r0, lr
   11990:	bl	11cbc <avl_altura@@Base>
   11994:	ldr	lr, [sp, #4]
   11998:	str	r0, [sp]
   1199c:	mov	r0, lr
   119a0:	ldr	r1, [sp]
   119a4:	bl	11cf8 <max@@Base>
   119a8:	add	r0, r0, #1
   119ac:	ldr	r1, [fp, #-8]
   119b0:	str	r0, [r1, #12]
   119b4:	ldr	r0, [fp, #-8]
   119b8:	bl	11f54 <calc_balanceamento@@Base>
   119bc:	str	r0, [sp, #8]
   119c0:	ldr	r0, [sp, #8]
   119c4:	cmp	r0, #1
   119c8:	ble	11a14 <avl_insere_impl@@Base+0x178>
   119cc:	ldr	r0, [fp, #-8]
   119d0:	ldr	r0, [r0, #8]
   119d4:	bl	11f54 <calc_balanceamento@@Base>
   119d8:	cmp	r0, #0
   119dc:	bge	11a04 <avl_insere_impl@@Base+0x168>
   119e0:	ldr	r0, [fp, #-8]
   119e4:	ldr	r0, [r0, #8]
   119e8:	bl	11dbc <roda_direita@@Base>
   119ec:	ldr	lr, [fp, #-8]
   119f0:	str	r0, [lr, #8]
   119f4:	ldr	r0, [fp, #-8]
   119f8:	bl	11e88 <roda_esquerda@@Base>
   119fc:	str	r0, [fp, #-4]
   11a00:	b	11a74 <avl_insere_impl@@Base+0x1d8>
   11a04:	ldr	r0, [fp, #-8]
   11a08:	bl	11e88 <roda_esquerda@@Base>
   11a0c:	str	r0, [fp, #-4]
   11a10:	b	11a74 <avl_insere_impl@@Base+0x1d8>
   11a14:	ldr	r0, [sp, #8]
   11a18:	cmn	r0, #1
   11a1c:	bge	11a68 <avl_insere_impl@@Base+0x1cc>
   11a20:	ldr	r0, [fp, #-8]
   11a24:	ldr	r0, [r0, #4]
   11a28:	bl	11f54 <calc_balanceamento@@Base>
   11a2c:	cmp	r0, #0
   11a30:	ble	11a58 <avl_insere_impl@@Base+0x1bc>
   11a34:	ldr	r0, [fp, #-8]
   11a38:	ldr	r0, [r0, #4]
   11a3c:	bl	11e88 <roda_esquerda@@Base>
   11a40:	ldr	lr, [fp, #-8]
   11a44:	str	r0, [lr, #4]
   11a48:	ldr	r0, [fp, #-8]
   11a4c:	bl	11dbc <roda_direita@@Base>
   11a50:	str	r0, [fp, #-4]
   11a54:	b	11a74 <avl_insere_impl@@Base+0x1d8>
   11a58:	ldr	r0, [fp, #-8]
   11a5c:	bl	11dbc <roda_direita@@Base>
   11a60:	str	r0, [fp, #-4]
   11a64:	b	11a74 <avl_insere_impl@@Base+0x1d8>
   11a68:	b	11a6c <avl_insere_impl@@Base+0x1d0>
   11a6c:	ldr	r0, [fp, #-8]
   11a70:	str	r0, [fp, #-4]
   11a74:	ldr	r0, [fp, #-4]
   11a78:	mov	sp, fp
   11a7c:	pop	{fp, pc}

00011a80 <avl_remove@@Base>:
   11a80:	push	{fp, lr}
   11a84:	mov	fp, sp
   11a88:	sub	sp, sp, #16
   11a8c:	str	r0, [sp, #8]
   11a90:	str	r1, [sp, #4]
   11a94:	ldr	r0, [sp, #8]
   11a98:	movw	r1, #0
   11a9c:	cmp	r0, r1
   11aa0:	beq	11ab4 <avl_remove@@Base+0x34>
   11aa4:	ldr	r0, [sp, #4]
   11aa8:	movw	r1, #0
   11aac:	cmp	r0, r1
   11ab0:	bne	11ac0 <avl_remove@@Base+0x40>
   11ab4:	mvn	r0, #0
   11ab8:	str	r0, [fp, #-4]
   11abc:	b	11ae0 <avl_remove@@Base+0x60>
   11ac0:	ldr	r0, [sp, #8]
   11ac4:	ldr	r0, [r0]
   11ac8:	ldr	r1, [sp, #4]
   11acc:	bl	113a8 <avl_remove_impl@@Base>
   11ad0:	ldr	r1, [sp, #8]
   11ad4:	str	r0, [r1]
   11ad8:	movw	r0, #0
   11adc:	str	r0, [fp, #-4]
   11ae0:	ldr	r0, [fp, #-4]
   11ae4:	mov	sp, fp
   11ae8:	pop	{fp, pc}

00011aec <avl_min@@Base>:
   11aec:	push	{fp, lr}
   11af0:	mov	fp, sp
   11af4:	sub	sp, sp, #8
   11af8:	str	r0, [sp]
   11afc:	ldr	r0, [sp]
   11b00:	movw	r1, #0
   11b04:	cmp	r0, r1
   11b08:	bne	11b18 <avl_min@@Base+0x2c>
   11b0c:	movw	r0, #0
   11b10:	str	r0, [sp, #4]
   11b14:	b	11b2c <avl_min@@Base+0x40>
   11b18:	ldr	r0, [sp]
   11b1c:	ldr	r0, [r0]
   11b20:	bl	11b38 <avl_no_valormin@@Base>
   11b24:	ldr	r0, [r0]
   11b28:	str	r0, [sp, #4]
   11b2c:	ldr	r0, [sp, #4]
   11b30:	mov	sp, fp
   11b34:	pop	{fp, pc}

00011b38 <avl_no_valormin@@Base>:
   11b38:	sub	sp, sp, #8
   11b3c:	str	r0, [sp, #4]
   11b40:	ldr	r0, [sp, #4]
   11b44:	str	r0, [sp]
   11b48:	ldr	r0, [sp]
   11b4c:	ldr	r0, [r0, #4]
   11b50:	movw	r1, #0
   11b54:	cmp	r0, r1
   11b58:	beq	11b6c <avl_no_valormin@@Base+0x34>
   11b5c:	ldr	r0, [sp]
   11b60:	ldr	r0, [r0, #4]
   11b64:	str	r0, [sp]
   11b68:	b	11b48 <avl_no_valormin@@Base+0x10>
   11b6c:	ldr	r0, [sp]
   11b70:	add	sp, sp, #8
   11b74:	bx	lr

00011b78 <avl_max@@Base>:
   11b78:	push	{fp, lr}
   11b7c:	mov	fp, sp
   11b80:	sub	sp, sp, #8
   11b84:	str	r0, [sp]
   11b88:	ldr	r0, [sp]
   11b8c:	movw	r1, #0
   11b90:	cmp	r0, r1
   11b94:	bne	11ba4 <avl_max@@Base+0x2c>
   11b98:	movw	r0, #0
   11b9c:	str	r0, [sp, #4]
   11ba0:	b	11bb8 <avl_max@@Base+0x40>
   11ba4:	ldr	r0, [sp]
   11ba8:	ldr	r0, [r0]
   11bac:	bl	11bc4 <avl_no_valormax@@Base>
   11bb0:	ldr	r0, [r0]
   11bb4:	str	r0, [sp, #4]
   11bb8:	ldr	r0, [sp, #4]
   11bbc:	mov	sp, fp
   11bc0:	pop	{fp, pc}

00011bc4 <avl_no_valormax@@Base>:
   11bc4:	sub	sp, sp, #8
   11bc8:	str	r0, [sp, #4]
   11bcc:	ldr	r0, [sp, #4]
   11bd0:	str	r0, [sp]
   11bd4:	ldr	r0, [sp]
   11bd8:	ldr	r0, [r0, #8]
   11bdc:	movw	r1, #0
   11be0:	cmp	r0, r1
   11be4:	beq	11bf8 <avl_no_valormax@@Base+0x34>
   11be8:	ldr	r0, [sp]
   11bec:	ldr	r0, [r0, #8]
   11bf0:	str	r0, [sp]
   11bf4:	b	11bd4 <avl_no_valormax@@Base+0x10>
   11bf8:	ldr	r0, [sp]
   11bfc:	add	sp, sp, #8
   11c00:	bx	lr

00011c04 <avl_imprime@@Base>:
   11c04:	push	{fp, lr}
   11c08:	mov	fp, sp
   11c0c:	sub	sp, sp, #8
   11c10:	str	r0, [sp, #4]
   11c14:	ldr	r0, [sp, #4]
   11c18:	movw	r1, #0
   11c1c:	cmp	r0, r1
   11c20:	bne	11c28 <avl_imprime@@Base+0x24>
   11c24:	b	11c44 <avl_imprime@@Base+0x40>
   11c28:	ldr	r0, [sp, #4]
   11c2c:	ldr	r0, [r0]
   11c30:	bl	11c50 <avl_preordem_impl@@Base>
   11c34:	ldr	r0, [pc, #16]	; 11c4c <avl_imprime@@Base+0x48>
   11c38:	add	r0, pc, r0
   11c3c:	bl	10e54 <printf@plt>
   11c40:	str	r0, [sp]
   11c44:	mov	sp, fp
   11c48:	pop	{fp, pc}
   11c4c:	ldrdeq	r0, [r0], -r4

00011c50 <avl_preordem_impl@@Base>:
   11c50:	push	{fp, lr}
   11c54:	mov	fp, sp
   11c58:	sub	sp, sp, #8
   11c5c:	str	r0, [sp, #4]
   11c60:	ldr	r0, [sp, #4]
   11c64:	movw	r1, #0
   11c68:	cmp	r0, r1
   11c6c:	bne	11c74 <avl_preordem_impl@@Base+0x24>
   11c70:	b	11cb0 <avl_preordem_impl@@Base+0x60>
   11c74:	ldr	r0, [pc, #60]	; 11cb8 <avl_preordem_impl@@Base+0x68>
   11c78:	add	r0, pc, r0
   11c7c:	ldr	r1, [sp, #4]
   11c80:	ldr	r1, [r1]
   11c84:	ldr	r2, [sp, #4]
   11c88:	ldr	r2, [r2, #16]
   11c8c:	bl	10e54 <printf@plt>
   11c90:	ldr	r1, [sp, #4]
   11c94:	ldr	r1, [r1, #4]
   11c98:	str	r0, [sp]
   11c9c:	mov	r0, r1
   11ca0:	bl	11c50 <avl_preordem_impl@@Base>
   11ca4:	ldr	r0, [sp, #4]
   11ca8:	ldr	r0, [r0, #8]
   11cac:	bl	11c50 <avl_preordem_impl@@Base>
   11cb0:	mov	sp, fp
   11cb4:	pop	{fp, pc}
   11cb8:	andeq	r0, r0, r5, asr #25

00011cbc <avl_altura@@Base>:
   11cbc:	sub	sp, sp, #8
   11cc0:	str	r0, [sp]
   11cc4:	ldr	r0, [sp]
   11cc8:	movw	r1, #0
   11ccc:	cmp	r0, r1
   11cd0:	bne	11ce0 <avl_altura@@Base+0x24>
   11cd4:	mvn	r0, #0
   11cd8:	str	r0, [sp, #4]
   11cdc:	b	11cec <avl_altura@@Base+0x30>
   11ce0:	ldr	r0, [sp]
   11ce4:	ldr	r0, [r0, #12]
   11ce8:	str	r0, [sp, #4]
   11cec:	ldr	r0, [sp, #4]
   11cf0:	add	sp, sp, #8
   11cf4:	bx	lr

00011cf8 <max@@Base>:
   11cf8:	sub	sp, sp, #12
   11cfc:	str	r0, [sp, #8]
   11d00:	str	r1, [sp, #4]
   11d04:	ldr	r0, [sp, #8]
   11d08:	ldr	r1, [sp, #4]
   11d0c:	cmp	r0, r1
   11d10:	ble	11d20 <max@@Base+0x28>
   11d14:	ldr	r0, [sp, #8]
   11d18:	str	r0, [sp]
   11d1c:	b	11d28 <max@@Base+0x30>
   11d20:	ldr	r0, [sp, #4]
   11d24:	str	r0, [sp]
   11d28:	ldr	r0, [sp]
   11d2c:	add	sp, sp, #12
   11d30:	bx	lr

00011d34 <avl_novo_no@@Base>:
   11d34:	push	{fp, lr}
   11d38:	mov	fp, sp
   11d3c:	sub	sp, sp, #16
   11d40:	str	r0, [fp, #-4]
   11d44:	mov	r0, #20
   11d48:	bl	10ea8 <malloc@plt>
   11d4c:	str	r0, [sp, #8]
   11d50:	ldr	r0, [fp, #-4]
   11d54:	bl	10ecc <strlen@plt>
   11d58:	add	r0, r0, #1
   11d5c:	mov	lr, r0
   11d60:	str	lr, [sp, #4]
   11d64:	bl	10ea8 <malloc@plt>
   11d68:	ldr	lr, [sp, #8]
   11d6c:	str	r0, [lr]
   11d70:	ldr	r0, [sp, #8]
   11d74:	ldr	r0, [r0]
   11d78:	ldr	r1, [fp, #-4]
   11d7c:	bl	10e9c <strcpy@plt>
   11d80:	ldr	r1, [sp, #8]
   11d84:	movw	lr, #0
   11d88:	str	lr, [r1, #4]
   11d8c:	ldr	r1, [sp, #8]
   11d90:	str	lr, [r1, #8]
   11d94:	ldr	r1, [sp, #8]
   11d98:	str	lr, [r1, #12]
   11d9c:	ldr	r1, [sp, #8]
   11da0:	movw	lr, #1
   11da4:	str	lr, [r1, #16]
   11da8:	ldr	r1, [sp, #8]
   11dac:	str	r0, [sp]
   11db0:	mov	r0, r1
   11db4:	mov	sp, fp
   11db8:	pop	{fp, pc}

00011dbc <roda_direita@@Base>:
   11dbc:	push	{fp, lr}
   11dc0:	mov	fp, sp
   11dc4:	sub	sp, sp, #32
   11dc8:	str	r0, [fp, #-4]
   11dcc:	ldr	r0, [fp, #-4]
   11dd0:	ldr	r0, [r0, #4]
   11dd4:	str	r0, [fp, #-8]
   11dd8:	ldr	r0, [fp, #-8]
   11ddc:	ldr	r0, [r0, #8]
   11de0:	str	r0, [fp, #-12]
   11de4:	ldr	r0, [fp, #-4]
   11de8:	ldr	r1, [fp, #-8]
   11dec:	str	r0, [r1, #8]
   11df0:	ldr	r0, [fp, #-12]
   11df4:	ldr	r1, [fp, #-4]
   11df8:	str	r0, [r1, #4]
   11dfc:	ldr	r0, [fp, #-4]
   11e00:	ldr	r0, [r0, #4]
   11e04:	bl	11cbc <avl_altura@@Base>
   11e08:	ldr	r1, [fp, #-4]
   11e0c:	ldr	r1, [r1, #8]
   11e10:	str	r0, [sp, #16]
   11e14:	mov	r0, r1
   11e18:	bl	11cbc <avl_altura@@Base>
   11e1c:	ldr	r1, [sp, #16]
   11e20:	str	r0, [sp, #12]
   11e24:	mov	r0, r1
   11e28:	ldr	r1, [sp, #12]
   11e2c:	bl	11cf8 <max@@Base>
   11e30:	add	r0, r0, #1
   11e34:	ldr	r1, [fp, #-4]
   11e38:	str	r0, [r1, #12]
   11e3c:	ldr	r0, [fp, #-8]
   11e40:	ldr	r0, [r0, #4]
   11e44:	bl	11cbc <avl_altura@@Base>
   11e48:	ldr	r1, [fp, #-8]
   11e4c:	ldr	r1, [r1, #8]
   11e50:	str	r0, [sp, #8]
   11e54:	mov	r0, r1
   11e58:	bl	11cbc <avl_altura@@Base>
   11e5c:	ldr	r1, [sp, #8]
   11e60:	str	r0, [sp, #4]
   11e64:	mov	r0, r1
   11e68:	ldr	r1, [sp, #4]
   11e6c:	bl	11cf8 <max@@Base>
   11e70:	add	r0, r0, #1
   11e74:	ldr	r1, [fp, #-8]
   11e78:	str	r0, [r1, #12]
   11e7c:	ldr	r0, [fp, #-8]
   11e80:	mov	sp, fp
   11e84:	pop	{fp, pc}

00011e88 <roda_esquerda@@Base>:
   11e88:	push	{fp, lr}
   11e8c:	mov	fp, sp
   11e90:	sub	sp, sp, #32
   11e94:	str	r0, [fp, #-4]
   11e98:	ldr	r0, [fp, #-4]
   11e9c:	ldr	r0, [r0, #8]
   11ea0:	str	r0, [fp, #-8]
   11ea4:	ldr	r0, [fp, #-8]
   11ea8:	ldr	r0, [r0, #4]
   11eac:	str	r0, [fp, #-12]
   11eb0:	ldr	r0, [fp, #-4]
   11eb4:	ldr	r1, [fp, #-8]
   11eb8:	str	r0, [r1, #4]
   11ebc:	ldr	r0, [fp, #-12]
   11ec0:	ldr	r1, [fp, #-4]
   11ec4:	str	r0, [r1, #8]
   11ec8:	ldr	r0, [fp, #-4]
   11ecc:	ldr	r0, [r0, #4]
   11ed0:	bl	11cbc <avl_altura@@Base>
   11ed4:	ldr	r1, [fp, #-4]
   11ed8:	ldr	r1, [r1, #8]
   11edc:	str	r0, [sp, #16]
   11ee0:	mov	r0, r1
   11ee4:	bl	11cbc <avl_altura@@Base>
   11ee8:	ldr	r1, [sp, #16]
   11eec:	str	r0, [sp, #12]
   11ef0:	mov	r0, r1
   11ef4:	ldr	r1, [sp, #12]
   11ef8:	bl	11cf8 <max@@Base>
   11efc:	add	r0, r0, #1
   11f00:	ldr	r1, [fp, #-4]
   11f04:	str	r0, [r1, #12]
   11f08:	ldr	r0, [fp, #-8]
   11f0c:	ldr	r0, [r0, #4]
   11f10:	bl	11cbc <avl_altura@@Base>
   11f14:	ldr	r1, [fp, #-8]
   11f18:	ldr	r1, [r1, #8]
   11f1c:	str	r0, [sp, #8]
   11f20:	mov	r0, r1
   11f24:	bl	11cbc <avl_altura@@Base>
   11f28:	ldr	r1, [sp, #8]
   11f2c:	str	r0, [sp, #4]
   11f30:	mov	r0, r1
   11f34:	ldr	r1, [sp, #4]
   11f38:	bl	11cf8 <max@@Base>
   11f3c:	add	r0, r0, #1
   11f40:	ldr	r1, [fp, #-8]
   11f44:	str	r0, [r1, #12]
   11f48:	ldr	r0, [fp, #-8]
   11f4c:	mov	sp, fp
   11f50:	pop	{fp, pc}

00011f54 <calc_balanceamento@@Base>:
   11f54:	push	{fp, lr}
   11f58:	mov	fp, sp
   11f5c:	sub	sp, sp, #16
   11f60:	str	r0, [sp, #8]
   11f64:	ldr	r0, [sp, #8]
   11f68:	movw	r1, #0
   11f6c:	cmp	r0, r1
   11f70:	bne	11f80 <calc_balanceamento@@Base+0x2c>
   11f74:	movw	r0, #0
   11f78:	str	r0, [fp, #-4]
   11f7c:	b	11fac <calc_balanceamento@@Base+0x58>
   11f80:	ldr	r0, [sp, #8]
   11f84:	ldr	r0, [r0, #8]
   11f88:	bl	11cbc <avl_altura@@Base>
   11f8c:	ldr	lr, [sp, #8]
   11f90:	ldr	lr, [lr, #4]
   11f94:	str	r0, [sp, #4]
   11f98:	mov	r0, lr
   11f9c:	bl	11cbc <avl_altura@@Base>
   11fa0:	ldr	lr, [sp, #4]
   11fa4:	sub	r0, lr, r0
   11fa8:	str	r0, [fp, #-4]
   11fac:	ldr	r0, [fp, #-4]
   11fb0:	mov	sp, fp
   11fb4:	pop	{fp, pc}

00011fb8 <bst_nova@@Base>:
   11fb8:	push	{fp, lr}
   11fbc:	mov	fp, sp
   11fc0:	sub	sp, sp, #8
   11fc4:	movw	r0, #4
   11fc8:	bl	10ea8 <malloc@plt>
   11fcc:	str	r0, [sp]
   11fd0:	ldr	r0, [sp]
   11fd4:	movw	lr, #0
   11fd8:	cmp	r0, lr
   11fdc:	bne	11fec <bst_nova@@Base+0x34>
   11fe0:	movw	r0, #0
   11fe4:	str	r0, [sp, #4]
   11fe8:	b	12000 <bst_nova@@Base+0x48>
   11fec:	ldr	r0, [sp]
   11ff0:	movw	r1, #0
   11ff4:	str	r1, [r0]
   11ff8:	ldr	r0, [sp]
   11ffc:	str	r0, [sp, #4]
   12000:	ldr	r0, [sp, #4]
   12004:	mov	sp, fp
   12008:	pop	{fp, pc}

0001200c <bst_apaga@@Base>:
   1200c:	push	{fp, lr}
   12010:	mov	fp, sp
   12014:	sub	sp, sp, #8
   12018:	str	r0, [sp, #4]
   1201c:	ldr	r0, [sp, #4]
   12020:	ldr	r0, [r0]
   12024:	movw	r1, #0
   12028:	cmp	r0, r1
   1202c:	beq	12054 <bst_apaga@@Base+0x48>
   12030:	ldr	r0, [sp, #4]
   12034:	ldr	r0, [r0]
   12038:	ldr	r1, [sp, #4]
   1203c:	ldr	r1, [r1]
   12040:	ldr	r1, [r1]
   12044:	bl	12064 <bst_remove_impl@@Base>
   12048:	ldr	r1, [sp, #4]
   1204c:	str	r0, [r1]
   12050:	b	1201c <bst_apaga@@Base+0x10>
   12054:	ldr	r0, [sp, #4]
   12058:	bl	10e6c <free@plt>
   1205c:	mov	sp, fp
   12060:	pop	{fp, pc}

00012064 <bst_remove_impl@@Base>:
   12064:	push	{fp, lr}
   12068:	mov	fp, sp
   1206c:	sub	sp, sp, #56	; 0x38
   12070:	str	r0, [fp, #-8]
   12074:	str	r1, [fp, #-12]
   12078:	ldr	r0, [fp, #-8]
   1207c:	movw	r1, #0
   12080:	cmp	r0, r1
   12084:	bne	12094 <bst_remove_impl@@Base+0x30>
   12088:	ldr	r0, [fp, #-8]
   1208c:	str	r0, [fp, #-4]
   12090:	b	122b8 <bst_remove_impl@@Base+0x254>
   12094:	ldr	r0, [fp, #-12]
   12098:	ldr	r1, [fp, #-8]
   1209c:	ldr	r1, [r1]
   120a0:	bl	10e48 <strcmp@plt>
   120a4:	cmp	r0, #0
   120a8:	bge	120c8 <bst_remove_impl@@Base+0x64>
   120ac:	ldr	r0, [fp, #-8]
   120b0:	ldr	r0, [r0, #4]
   120b4:	ldr	r1, [fp, #-12]
   120b8:	bl	12064 <bst_remove_impl@@Base>
   120bc:	ldr	r1, [fp, #-8]
   120c0:	str	r0, [r1, #4]
   120c4:	b	122b0 <bst_remove_impl@@Base+0x24c>
   120c8:	ldr	r0, [fp, #-12]
   120cc:	ldr	r1, [fp, #-8]
   120d0:	ldr	r1, [r1]
   120d4:	bl	10e48 <strcmp@plt>
   120d8:	cmp	r0, #0
   120dc:	ble	120fc <bst_remove_impl@@Base+0x98>
   120e0:	ldr	r0, [fp, #-8]
   120e4:	ldr	r0, [r0, #8]
   120e8:	ldr	r1, [fp, #-12]
   120ec:	bl	12064 <bst_remove_impl@@Base>
   120f0:	ldr	r1, [fp, #-8]
   120f4:	str	r0, [r1, #8]
   120f8:	b	122ac <bst_remove_impl@@Base+0x248>
   120fc:	ldr	r0, [fp, #-8]
   12100:	ldr	r0, [r0, #4]
   12104:	movw	r1, #0
   12108:	cmp	r0, r1
   1210c:	beq	12124 <bst_remove_impl@@Base+0xc0>
   12110:	ldr	r0, [fp, #-8]
   12114:	ldr	r0, [r0, #8]
   12118:	movw	r1, #0
   1211c:	cmp	r0, r1
   12120:	bne	12218 <bst_remove_impl@@Base+0x1b4>
   12124:	ldr	r0, [fp, #-8]
   12128:	ldr	r0, [r0, #4]
   1212c:	movw	r1, #0
   12130:	cmp	r0, r1
   12134:	beq	12148 <bst_remove_impl@@Base+0xe4>
   12138:	ldr	r0, [fp, #-8]
   1213c:	ldr	r0, [r0, #4]
   12140:	str	r0, [fp, #-24]	; 0xffffffe8
   12144:	b	12154 <bst_remove_impl@@Base+0xf0>
   12148:	ldr	r0, [fp, #-8]
   1214c:	ldr	r0, [r0, #8]
   12150:	str	r0, [fp, #-24]	; 0xffffffe8
   12154:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12158:	str	r0, [fp, #-16]
   1215c:	ldr	r0, [fp, #-16]
   12160:	movw	r1, #0
   12164:	cmp	r0, r1
   12168:	bne	12180 <bst_remove_impl@@Base+0x11c>
   1216c:	ldr	r0, [fp, #-8]
   12170:	str	r0, [fp, #-16]
   12174:	movw	r0, #0
   12178:	str	r0, [fp, #-8]
   1217c:	b	12200 <bst_remove_impl@@Base+0x19c>
   12180:	ldr	r0, [fp, #-8]
   12184:	ldr	r0, [r0]
   12188:	ldr	r1, [fp, #-16]
   1218c:	ldr	r1, [r1]
   12190:	str	r0, [sp, #28]
   12194:	mov	r0, r1
   12198:	bl	10ecc <strlen@plt>
   1219c:	add	r0, r0, #1
   121a0:	mov	r1, r0
   121a4:	ldr	lr, [sp, #28]
   121a8:	str	r0, [sp, #24]
   121ac:	mov	r0, lr
   121b0:	ldr	r2, [sp, #24]
   121b4:	str	r1, [sp, #20]
   121b8:	mov	r1, r2
   121bc:	bl	10e90 <realloc@plt>
   121c0:	ldr	r1, [fp, #-8]
   121c4:	str	r0, [r1]
   121c8:	ldr	r0, [fp, #-8]
   121cc:	ldr	r0, [r0]
   121d0:	ldr	r1, [fp, #-16]
   121d4:	ldr	r1, [r1]
   121d8:	bl	10e9c <strcpy@plt>
   121dc:	ldr	r1, [fp, #-16]
   121e0:	ldr	r1, [r1, #4]
   121e4:	ldr	r2, [fp, #-8]
   121e8:	str	r1, [r2, #4]
   121ec:	ldr	r1, [fp, #-16]
   121f0:	ldr	r1, [r1, #8]
   121f4:	ldr	r2, [fp, #-8]
   121f8:	str	r1, [r2, #8]
   121fc:	str	r0, [sp, #16]
   12200:	ldr	r0, [fp, #-16]
   12204:	ldr	r0, [r0]
   12208:	bl	10e6c <free@plt>
   1220c:	ldr	r0, [fp, #-16]
   12210:	bl	10e6c <free@plt>
   12214:	b	122a8 <bst_remove_impl@@Base+0x244>
   12218:	ldr	r0, [fp, #-8]
   1221c:	ldr	r0, [r0, #8]
   12220:	bl	1259c <bst_no_valormin@@Base>
   12224:	str	r0, [fp, #-20]	; 0xffffffec
   12228:	ldr	r0, [fp, #-8]
   1222c:	ldr	r0, [r0]
   12230:	ldr	lr, [fp, #-20]	; 0xffffffec
   12234:	ldr	lr, [lr]
   12238:	str	r0, [sp, #12]
   1223c:	mov	r0, lr
   12240:	bl	10ecc <strlen@plt>
   12244:	add	r0, r0, #1
   12248:	mov	lr, r0
   1224c:	ldr	r1, [sp, #12]
   12250:	str	r0, [sp, #8]
   12254:	mov	r0, r1
   12258:	ldr	r1, [sp, #8]
   1225c:	str	lr, [sp, #4]
   12260:	bl	10e90 <realloc@plt>
   12264:	ldr	r1, [fp, #-8]
   12268:	str	r0, [r1]
   1226c:	ldr	r0, [fp, #-8]
   12270:	ldr	r0, [r0]
   12274:	ldr	r1, [fp, #-20]	; 0xffffffec
   12278:	ldr	r1, [r1]
   1227c:	bl	10e9c <strcpy@plt>
   12280:	ldr	r1, [fp, #-8]
   12284:	ldr	r1, [r1, #8]
   12288:	ldr	lr, [fp, #-20]	; 0xffffffec
   1228c:	ldr	lr, [lr]
   12290:	str	r0, [sp]
   12294:	mov	r0, r1
   12298:	mov	r1, lr
   1229c:	bl	12064 <bst_remove_impl@@Base>
   122a0:	ldr	r1, [fp, #-8]
   122a4:	str	r0, [r1, #8]
   122a8:	b	122ac <bst_remove_impl@@Base+0x248>
   122ac:	b	122b0 <bst_remove_impl@@Base+0x24c>
   122b0:	ldr	r0, [fp, #-8]
   122b4:	str	r0, [fp, #-4]
   122b8:	ldr	r0, [fp, #-4]
   122bc:	mov	sp, fp
   122c0:	pop	{fp, pc}

000122c4 <bst_pesquisa@@Base>:
   122c4:	push	{fp, lr}
   122c8:	mov	fp, sp
   122cc:	sub	sp, sp, #16
   122d0:	str	r0, [sp, #8]
   122d4:	str	r1, [sp, #4]
   122d8:	ldr	r0, [sp, #8]
   122dc:	movw	r1, #0
   122e0:	cmp	r0, r1
   122e4:	beq	122f8 <bst_pesquisa@@Base+0x34>
   122e8:	ldr	r0, [sp, #4]
   122ec:	movw	r1, #0
   122f0:	cmp	r0, r1
   122f4:	bne	12304 <bst_pesquisa@@Base+0x40>
   122f8:	movw	r0, #0
   122fc:	str	r0, [fp, #-4]
   12300:	b	12318 <bst_pesquisa@@Base+0x54>
   12304:	ldr	r0, [sp, #8]
   12308:	ldr	r0, [r0]
   1230c:	ldr	r1, [sp, #4]
   12310:	bl	12324 <bst_pesquisa_impl@@Base>
   12314:	str	r0, [fp, #-4]
   12318:	ldr	r0, [fp, #-4]
   1231c:	mov	sp, fp
   12320:	pop	{fp, pc}

00012324 <bst_pesquisa_impl@@Base>:
   12324:	push	{fp, lr}
   12328:	mov	fp, sp
   1232c:	sub	sp, sp, #16
   12330:	str	r0, [sp, #8]
   12334:	str	r1, [sp, #4]
   12338:	ldr	r0, [sp, #8]
   1233c:	movw	r1, #0
   12340:	cmp	r0, r1
   12344:	bne	12354 <bst_pesquisa_impl@@Base+0x30>
   12348:	movw	r0, #0
   1234c:	str	r0, [fp, #-4]
   12350:	b	123bc <bst_pesquisa_impl@@Base+0x98>
   12354:	ldr	r0, [sp, #4]
   12358:	ldr	r1, [sp, #8]
   1235c:	ldr	r1, [r1]
   12360:	bl	10e48 <strcmp@plt>
   12364:	cmp	r0, #0
   12368:	bge	12384 <bst_pesquisa_impl@@Base+0x60>
   1236c:	ldr	r0, [sp, #8]
   12370:	ldr	r0, [r0, #4]
   12374:	ldr	r1, [sp, #4]
   12378:	bl	12324 <bst_pesquisa_impl@@Base>
   1237c:	str	r0, [fp, #-4]
   12380:	b	123bc <bst_pesquisa_impl@@Base+0x98>
   12384:	ldr	r0, [sp, #4]
   12388:	ldr	r1, [sp, #8]
   1238c:	ldr	r1, [r1]
   12390:	bl	10e48 <strcmp@plt>
   12394:	cmp	r0, #0
   12398:	ble	123b4 <bst_pesquisa_impl@@Base+0x90>
   1239c:	ldr	r0, [sp, #8]
   123a0:	ldr	r0, [r0, #8]
   123a4:	ldr	r1, [sp, #4]
   123a8:	bl	12324 <bst_pesquisa_impl@@Base>
   123ac:	str	r0, [fp, #-4]
   123b0:	b	123bc <bst_pesquisa_impl@@Base+0x98>
   123b4:	ldr	r0, [sp, #8]
   123b8:	str	r0, [fp, #-4]
   123bc:	ldr	r0, [fp, #-4]
   123c0:	mov	sp, fp
   123c4:	pop	{fp, pc}

000123c8 <bst_insere@@Base>:
   123c8:	push	{fp, lr}
   123cc:	mov	fp, sp
   123d0:	sub	sp, sp, #16
   123d4:	str	r0, [sp, #8]
   123d8:	str	r1, [sp, #4]
   123dc:	ldr	r0, [sp, #8]
   123e0:	movw	r1, #0
   123e4:	cmp	r0, r1
   123e8:	beq	123fc <bst_insere@@Base+0x34>
   123ec:	ldr	r0, [sp, #4]
   123f0:	movw	r1, #0
   123f4:	cmp	r0, r1
   123f8:	bne	12408 <bst_insere@@Base+0x40>
   123fc:	mvn	r0, #0
   12400:	str	r0, [fp, #-4]
   12404:	b	12428 <bst_insere@@Base+0x60>
   12408:	ldr	r0, [sp, #8]
   1240c:	ldr	r0, [r0]
   12410:	ldr	r1, [sp, #4]
   12414:	bl	12434 <bst_insere_impl@@Base>
   12418:	ldr	r1, [sp, #8]
   1241c:	str	r0, [r1]
   12420:	movw	r0, #0
   12424:	str	r0, [fp, #-4]
   12428:	ldr	r0, [fp, #-4]
   1242c:	mov	sp, fp
   12430:	pop	{fp, pc}

00012434 <bst_insere_impl@@Base>:
   12434:	push	{fp, lr}
   12438:	mov	fp, sp
   1243c:	sub	sp, sp, #16
   12440:	str	r0, [sp, #8]
   12444:	str	r1, [sp, #4]
   12448:	ldr	r0, [sp, #8]
   1244c:	movw	r1, #0
   12450:	cmp	r0, r1
   12454:	bne	12468 <bst_insere_impl@@Base+0x34>
   12458:	ldr	r0, [sp, #4]
   1245c:	bl	12730 <bst_novo_no@@Base>
   12460:	str	r0, [fp, #-4]
   12464:	b	124d8 <bst_insere_impl@@Base+0xa4>
   12468:	ldr	r0, [sp, #4]
   1246c:	ldr	r1, [sp, #8]
   12470:	ldr	r1, [r1]
   12474:	bl	10e48 <strcmp@plt>
   12478:	cmp	r0, #0
   1247c:	bge	1249c <bst_insere_impl@@Base+0x68>
   12480:	ldr	r0, [sp, #8]
   12484:	ldr	r0, [r0, #4]
   12488:	ldr	r1, [sp, #4]
   1248c:	bl	12434 <bst_insere_impl@@Base>
   12490:	ldr	r1, [sp, #8]
   12494:	str	r0, [r1, #4]
   12498:	b	124d0 <bst_insere_impl@@Base+0x9c>
   1249c:	ldr	r0, [sp, #4]
   124a0:	ldr	r1, [sp, #8]
   124a4:	ldr	r1, [r1]
   124a8:	bl	10e48 <strcmp@plt>
   124ac:	cmp	r0, #0
   124b0:	ble	124cc <bst_insere_impl@@Base+0x98>
   124b4:	ldr	r0, [sp, #8]
   124b8:	ldr	r0, [r0, #8]
   124bc:	ldr	r1, [sp, #4]
   124c0:	bl	12434 <bst_insere_impl@@Base>
   124c4:	ldr	r1, [sp, #8]
   124c8:	str	r0, [r1, #8]
   124cc:	b	124d0 <bst_insere_impl@@Base+0x9c>
   124d0:	ldr	r0, [sp, #8]
   124d4:	str	r0, [fp, #-4]
   124d8:	ldr	r0, [fp, #-4]
   124dc:	mov	sp, fp
   124e0:	pop	{fp, pc}

000124e4 <bst_remove@@Base>:
   124e4:	push	{fp, lr}
   124e8:	mov	fp, sp
   124ec:	sub	sp, sp, #16
   124f0:	str	r0, [sp, #8]
   124f4:	str	r1, [sp, #4]
   124f8:	ldr	r0, [sp, #8]
   124fc:	movw	r1, #0
   12500:	cmp	r0, r1
   12504:	beq	12518 <bst_remove@@Base+0x34>
   12508:	ldr	r0, [sp, #4]
   1250c:	movw	r1, #0
   12510:	cmp	r0, r1
   12514:	bne	12524 <bst_remove@@Base+0x40>
   12518:	mvn	r0, #0
   1251c:	str	r0, [fp, #-4]
   12520:	b	12544 <bst_remove@@Base+0x60>
   12524:	ldr	r0, [sp, #8]
   12528:	ldr	r0, [r0]
   1252c:	ldr	r1, [sp, #4]
   12530:	bl	12064 <bst_remove_impl@@Base>
   12534:	ldr	r1, [sp, #8]
   12538:	str	r0, [r1]
   1253c:	movw	r0, #0
   12540:	str	r0, [fp, #-4]
   12544:	ldr	r0, [fp, #-4]
   12548:	mov	sp, fp
   1254c:	pop	{fp, pc}

00012550 <bst_min@@Base>:
   12550:	push	{fp, lr}
   12554:	mov	fp, sp
   12558:	sub	sp, sp, #8
   1255c:	str	r0, [sp]
   12560:	ldr	r0, [sp]
   12564:	movw	r1, #0
   12568:	cmp	r0, r1
   1256c:	bne	1257c <bst_min@@Base+0x2c>
   12570:	movw	r0, #0
   12574:	str	r0, [sp, #4]
   12578:	b	12590 <bst_min@@Base+0x40>
   1257c:	ldr	r0, [sp]
   12580:	ldr	r0, [r0]
   12584:	bl	1259c <bst_no_valormin@@Base>
   12588:	ldr	r0, [r0]
   1258c:	str	r0, [sp, #4]
   12590:	ldr	r0, [sp, #4]
   12594:	mov	sp, fp
   12598:	pop	{fp, pc}

0001259c <bst_no_valormin@@Base>:
   1259c:	sub	sp, sp, #8
   125a0:	str	r0, [sp, #4]
   125a4:	ldr	r0, [sp, #4]
   125a8:	str	r0, [sp]
   125ac:	ldr	r0, [sp]
   125b0:	ldr	r0, [r0, #4]
   125b4:	movw	r1, #0
   125b8:	cmp	r0, r1
   125bc:	beq	125d0 <bst_no_valormin@@Base+0x34>
   125c0:	ldr	r0, [sp]
   125c4:	ldr	r0, [r0, #4]
   125c8:	str	r0, [sp]
   125cc:	b	125ac <bst_no_valormin@@Base+0x10>
   125d0:	ldr	r0, [sp]
   125d4:	add	sp, sp, #8
   125d8:	bx	lr

000125dc <bst_max@@Base>:
   125dc:	push	{fp, lr}
   125e0:	mov	fp, sp
   125e4:	sub	sp, sp, #8
   125e8:	str	r0, [sp]
   125ec:	ldr	r0, [sp]
   125f0:	movw	r1, #0
   125f4:	cmp	r0, r1
   125f8:	bne	12608 <bst_max@@Base+0x2c>
   125fc:	movw	r0, #0
   12600:	str	r0, [sp, #4]
   12604:	b	1261c <bst_max@@Base+0x40>
   12608:	ldr	r0, [sp]
   1260c:	ldr	r0, [r0]
   12610:	bl	12628 <bst_no_valormax@@Base>
   12614:	ldr	r0, [r0]
   12618:	str	r0, [sp, #4]
   1261c:	ldr	r0, [sp, #4]
   12620:	mov	sp, fp
   12624:	pop	{fp, pc}

00012628 <bst_no_valormax@@Base>:
   12628:	sub	sp, sp, #8
   1262c:	str	r0, [sp, #4]
   12630:	ldr	r0, [sp, #4]
   12634:	str	r0, [sp]
   12638:	ldr	r0, [sp]
   1263c:	ldr	r0, [r0, #8]
   12640:	movw	r1, #0
   12644:	cmp	r0, r1
   12648:	beq	1265c <bst_no_valormax@@Base+0x34>
   1264c:	ldr	r0, [sp]
   12650:	ldr	r0, [r0, #8]
   12654:	str	r0, [sp]
   12658:	b	12638 <bst_no_valormax@@Base+0x10>
   1265c:	ldr	r0, [sp]
   12660:	add	sp, sp, #8
   12664:	bx	lr

00012668 <bst_imprime@@Base>:
   12668:	push	{fp, lr}
   1266c:	mov	fp, sp
   12670:	sub	sp, sp, #16
   12674:	str	r0, [fp, #-4]
   12678:	ldr	r0, [fp, #-4]
   1267c:	movw	r1, #0
   12680:	cmp	r0, r1
   12684:	bne	1268c <bst_imprime@@Base+0x24>
   12688:	b	126bc <bst_imprime@@Base+0x54>
   1268c:	ldr	r0, [pc, #52]	; 126c8 <bst_imprime@@Base+0x60>
   12690:	add	r0, pc, r0
   12694:	bl	10e54 <printf@plt>
   12698:	ldr	lr, [fp, #-4]
   1269c:	ldr	lr, [lr]
   126a0:	str	r0, [sp, #8]
   126a4:	mov	r0, lr
   126a8:	bl	126cc <bst_preordem_impl@@Base>
   126ac:	ldr	r0, [pc, #16]	; 126c4 <bst_imprime@@Base+0x5c>
   126b0:	add	r0, pc, r0
   126b4:	bl	10e54 <printf@plt>
   126b8:	str	r0, [sp, #4]
   126bc:	mov	sp, fp
   126c0:	pop	{fp, pc}
   126c4:	andeq	r0, r0, ip, asr r2
   126c8:			; <UNDEFINED> instruction: 0x000002b4

000126cc <bst_preordem_impl@@Base>:
   126cc:	push	{fp, lr}
   126d0:	mov	fp, sp
   126d4:	sub	sp, sp, #8
   126d8:	str	r0, [sp, #4]
   126dc:	ldr	r0, [sp, #4]
   126e0:	movw	r1, #0
   126e4:	cmp	r0, r1
   126e8:	bne	126f0 <bst_preordem_impl@@Base+0x24>
   126ec:	b	12724 <bst_preordem_impl@@Base+0x58>
   126f0:	ldr	r0, [pc, #52]	; 1272c <bst_preordem_impl@@Base+0x60>
   126f4:	add	r0, pc, r0
   126f8:	ldr	r1, [sp, #4]
   126fc:	ldr	r1, [r1]
   12700:	bl	10e54 <printf@plt>
   12704:	ldr	r1, [sp, #4]
   12708:	ldr	r1, [r1, #4]
   1270c:	str	r0, [sp]
   12710:	mov	r0, r1
   12714:	bl	126cc <bst_preordem_impl@@Base>
   12718:	ldr	r0, [sp, #4]
   1271c:	ldr	r0, [r0, #8]
   12720:	bl	126cc <bst_preordem_impl@@Base>
   12724:	mov	sp, fp
   12728:	pop	{fp, pc}
   1272c:	andeq	r0, r0, fp, asr r2

00012730 <bst_novo_no@@Base>:
   12730:	push	{fp, lr}
   12734:	mov	fp, sp
   12738:	sub	sp, sp, #16
   1273c:	str	r0, [fp, #-4]
   12740:	mov	r0, #12
   12744:	bl	10ea8 <malloc@plt>
   12748:	str	r0, [sp, #8]
   1274c:	ldr	r0, [fp, #-4]
   12750:	bl	10ecc <strlen@plt>
   12754:	add	r0, r0, #1
   12758:	mov	lr, r0
   1275c:	str	lr, [sp, #4]
   12760:	bl	10ea8 <malloc@plt>
   12764:	ldr	lr, [sp, #8]
   12768:	str	r0, [lr]
   1276c:	ldr	r0, [sp, #8]
   12770:	ldr	r0, [r0]
   12774:	ldr	r1, [fp, #-4]
   12778:	bl	10e9c <strcpy@plt>
   1277c:	ldr	r1, [sp, #8]
   12780:	movw	lr, #0
   12784:	str	lr, [r1, #4]
   12788:	ldr	r1, [sp, #8]
   1278c:	str	lr, [r1, #8]
   12790:	ldr	r1, [sp, #8]
   12794:	str	r0, [sp]
   12798:	mov	r0, r1
   1279c:	mov	sp, fp
   127a0:	pop	{fp, pc}

000127a4 <bst_altura@@Base>:
   127a4:	push	{fp, lr}
   127a8:	mov	fp, sp
   127ac:	sub	sp, sp, #16
   127b0:	str	r0, [sp, #8]
   127b4:	movw	r0, #0
   127b8:	str	r0, [sp, #4]
   127bc:	str	r0, [sp]
   127c0:	ldr	r1, [sp, #8]
   127c4:	cmp	r1, r0
   127c8:	bne	127d8 <bst_altura@@Base+0x34>
   127cc:	mvn	r0, #0
   127d0:	str	r0, [fp, #-4]
   127d4:	b	12868 <bst_altura@@Base+0xc4>
   127d8:	ldr	r0, [sp, #8]
   127dc:	ldr	r0, [r0, #8]
   127e0:	movw	r1, #0
   127e4:	cmp	r0, r1
   127e8:	bne	1280c <bst_altura@@Base+0x68>
   127ec:	ldr	r0, [sp, #8]
   127f0:	ldr	r0, [r0, #4]
   127f4:	movw	r1, #0
   127f8:	cmp	r0, r1
   127fc:	bne	1280c <bst_altura@@Base+0x68>
   12800:	movw	r0, #0
   12804:	str	r0, [fp, #-4]
   12808:	b	12868 <bst_altura@@Base+0xc4>
   1280c:	ldr	r0, [sp, #8]
   12810:	ldr	r0, [r0, #4]
   12814:	bl	127a4 <bst_altura@@Base>
   12818:	str	r0, [sp, #4]
   1281c:	ldr	r0, [sp, #8]
   12820:	ldr	r0, [r0, #8]
   12824:	bl	127a4 <bst_altura@@Base>
   12828:	str	r0, [sp]
   1282c:	ldr	r0, [sp, #4]
   12830:	ldr	lr, [sp]
   12834:	cmp	r0, lr
   12838:	ble	12854 <bst_altura@@Base+0xb0>
   1283c:	ldr	r0, [sp, #8]
   12840:	ldr	r0, [r0, #4]
   12844:	bl	127a4 <bst_altura@@Base>
   12848:	add	r0, r0, #1
   1284c:	str	r0, [fp, #-4]
   12850:	b	12868 <bst_altura@@Base+0xc4>
   12854:	ldr	r0, [sp, #8]
   12858:	ldr	r0, [r0, #8]
   1285c:	bl	127a4 <bst_altura@@Base>
   12860:	add	r0, r0, #1
   12864:	str	r0, [fp, #-4]
   12868:	ldr	r0, [fp, #-4]
   1286c:	mov	sp, fp
   12870:	pop	{fp, pc}

00012874 <__libc_csu_init@@Base>:
   12874:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12878:	mov	r7, r0
   1287c:	ldr	r6, [pc, #72]	; 128cc <__libc_csu_init@@Base+0x58>
   12880:	ldr	r5, [pc, #72]	; 128d0 <__libc_csu_init@@Base+0x5c>
   12884:	add	r6, pc, r6
   12888:	add	r5, pc, r5
   1288c:	sub	r6, r6, r5
   12890:	mov	r8, r1
   12894:	mov	r9, r2
   12898:	bl	10e28 <strcmp@plt-0x20>
   1289c:	asrs	r6, r6, #2
   128a0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   128a4:	mov	r4, #0
   128a8:	add	r4, r4, #1
   128ac:	ldr	r3, [r5], #4
   128b0:	mov	r2, r9
   128b4:	mov	r1, r8
   128b8:	mov	r0, r7
   128bc:	blx	r3
   128c0:	cmp	r6, r4
   128c4:	bne	128a8 <__libc_csu_init@@Base+0x34>
   128c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   128cc:	andeq	r0, r1, r8, asr r6
   128d0:	andeq	r0, r1, r0, asr r6

000128d4 <__libc_csu_fini@@Base>:
   128d4:	bx	lr

Disassembly of section .fini:

000128d8 <.fini>:
   128d8:	push	{r3, lr}
   128dc:	pop	{r3, pc}
