Design Entry;SmartDesign Check||(null)||SmartDesign 'prj_2_memory_sb' design rules check succeeded, but with warnings||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin prj_2_memory_sb_sb_0:FAB_CCC_LOCK||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/prj_2_memory_sb/pins/prj_2_memory_sb_sb_0:FAB_CCC_LOCK
HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/57||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/59||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/61||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/63||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/65||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/67||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/71||prj_2_memory_sb_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb_MSS\prj_2_memory_sb_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal bit2; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/90||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal bit1; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/92||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal bit3; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/94||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/95||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/96||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/97||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CG133||@W:Object sumSP is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/103||MRSC_decoder.sv(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/13
Implementation;Synthesis||CG133||@W:Object sumSDi is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/104||MRSC_decoder.sv(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/13
Implementation;Synthesis||CG133||@W:Object red is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/105||MRSC_decoder.sv(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/4
Implementation;Synthesis||CG133||@W:Object decoder_output3 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/109||ecc_design.sv(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/24
Implementation;Synthesis||CG133||@W:Object encoder_output3 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/110||ecc_design.sv(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/25
Implementation;Synthesis||CG133||@W:Object decoder_output4 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/111||ecc_design.sv(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/27
Implementation;Synthesis||CG133||@W:Object encoder_output4 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/112||ecc_design.sv(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/28
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/174||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/175||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/176||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/177||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/178||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/179||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/180||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/181||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/182||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/183||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/184||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/185||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/186||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/187||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/188||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/189||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/190||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/191||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/192||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/193||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||prj_2_memory_sb.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/194||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||prj_2_memory_sb.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/195||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||prj_2_memory_sb.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/196||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||prj_2_memory_sb.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/197||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||prj_2_memory_sb.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/198||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||prj_2_memory_sb.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/199||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/200||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/201||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/202||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/203||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||prj_2_memory_sb.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/204||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/214||prj_2_memory_sb_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/215||prj_2_memory_sb_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/216||prj_2_memory_sb_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/217||prj_2_memory_sb_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||prj_2_memory_sb.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/245||prj_2_memory_sb_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||prj_2_memory_sb.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/252||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||prj_2_memory_sb.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/253||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||prj_2_memory_sb.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/254||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||prj_2_memory_sb.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/255||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||prj_2_memory_sb.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/256||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||prj_2_memory_sb.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/263||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||prj_2_memory_sb.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/270||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||prj_2_memory_sb.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/277||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||prj_2_memory_sb.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/284||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||prj_2_memory_sb.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/294||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||prj_2_memory_sb.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/295||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||prj_2_memory_sb.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/296||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||prj_2_memory_sb.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/297||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||prj_2_memory_sb.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/298||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||prj_2_memory_sb.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/299||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||prj_2_memory_sb.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/300||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||prj_2_memory_sb.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/301||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||prj_2_memory_sb.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/302||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||prj_2_memory_sb.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/303||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||prj_2_memory_sb.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/304||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||prj_2_memory_sb.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/305||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||prj_2_memory_sb.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/306||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||prj_2_memory_sb.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/307||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||prj_2_memory_sb.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/308||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||prj_2_memory_sb.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/309||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||prj_2_memory_sb.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/310||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||prj_2_memory_sb.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/311||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||prj_2_memory_sb.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/312||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||prj_2_memory_sb.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/313||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||prj_2_memory_sb.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/314||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||prj_2_memory_sb.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/315||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||prj_2_memory_sb.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/316||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||prj_2_memory_sb.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/317||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||prj_2_memory_sb.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/318||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||prj_2_memory_sb.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/319||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||prj_2_memory_sb.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/320||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||prj_2_memory_sb.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/321||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||prj_2_memory_sb.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/322||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||prj_2_memory_sb.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/323||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||prj_2_memory_sb.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/324||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||prj_2_memory_sb.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/325||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||prj_2_memory_sb.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/326||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||FX1171||@N: Found instance fpga_top_design_0.flag_out[0:2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||prj_2_memory_sb.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/480||design.sv(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\design.sv'/linenumber/55
Implementation;Synthesis||BN132||@W:Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance prj_2_memory_sb_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||prj_2_memory_sb.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/481||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/488||prj_2_memory_sb_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/489||prj_2_memory_sb_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/490||prj_2_memory_sb_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/491||prj_2_memory_sb_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||prj_2_memory_sb.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/492||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||prj_2_memory_sb.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/493||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||prj_2_memory_sb.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/494||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||prj_2_memory_sb.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/495||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||prj_2_memory_sb.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/496||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||prj_2_memory_sb.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/497||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/504||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/505||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/506||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/507||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/508||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/509||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/510||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/511||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/512||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/513||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/514||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||prj_2_memory_sb.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/515||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||prj_2_memory_sb.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/516||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||prj_2_memory_sb.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/517||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||prj_2_memory_sb.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/518||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||prj_2_memory_sb.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/519||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||prj_2_memory_sb.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/520||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||prj_2_memory_sb.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/521||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||prj_2_memory_sb.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/522||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||prj_2_memory_sb.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/523||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||prj_2_memory_sb.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/524||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||prj_2_memory_sb.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/525||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||prj_2_memory_sb.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/526||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||prj_2_memory_sb.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/527||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist prj_2_memory_sb ||prj_2_memory_sb.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/528||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 39 sequential elements including prj_2_memory_sb_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/570||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock prj_2_memory_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including prj_2_memory_sb_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/571||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||MT530||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_3_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit1. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/572||tbec_rsc_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||MT530||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_2_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit2. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/573||tbec_rsc_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||MT530||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit3. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/574||tbec_rsc_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||prj_2_memory_sb.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/576||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/648||prj_2_memory_sb_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/649||prj_2_memory_sb_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/650||prj_2_memory_sb_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.prj_2_memory_sb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/651||prj_2_memory_sb_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\FABOSC_0\prj_2_memory_sb_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance prj_2_memory_sb_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||prj_2_memory_sb.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/652||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance prj_2_memory_sb_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||prj_2_memory_sb.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/653||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||prj_2_memory_sb.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/654||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||prj_2_memory_sb.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/655||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/671||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_state[6] (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/672||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN114||@W:Removing instance prj_2_memory_sb_sb_0.SYSRESET_POR (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/693||prj_2_memory_sb_sb.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\prj_2_memory_sb_sb\prj_2_memory_sb_sb.v'/linenumber/294
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif2_core (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/694||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif1_core (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/696||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif0_core (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/698||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/700||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.RESET_N_M2F_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/701||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/702||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/703||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/705||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/707||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/709||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/711||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/713||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/714||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/715||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/716||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/717||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/718||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/719||coreresetp.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/526
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.RESET_N_M2F_clk_base (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/720||coreresetp.v(511);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/511
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/721||coreresetp.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/496
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/722||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/723||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/724||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/725||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/726||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.ddr_settled (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/727||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.release_sdif3_core (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/729||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/731||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/732||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/733||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/734||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/735||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/736||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/737||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/738||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.MSS_HPMS_READY_int (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/739||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_state[5] (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/740||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_state[4] (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/741||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_state[3] (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/742||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_state[2] (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/743||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_state[1] (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/744||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.sm0_state[0] (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/745||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.mss_ready_state (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/746||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||BN362||@N: Removing sequential instance prj_2_memory_sb_sb_0.CORERESETP_0.mss_ready_select (in view: work.prj_2_memory_sb(verilog)) because it does not drive other instances.||prj_2_memory_sb.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/747||coreresetp.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/545
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/784||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/785||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/786||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/787||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/788||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock prj_2_memory_sb_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net prj_2_memory_sb_sb_0.CCC_0.GL0_net.||prj_2_memory_sb.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/799||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock prj_2_memory_sb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net prj_2_memory_sb_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||prj_2_memory_sb.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/800||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.decodificador1.un1_quad118_3.||prj_2_memory_sb.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/801||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.decodificador1.un1_quad118_2.||prj_2_memory_sb.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/802||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.decodificador1.un1_quad118.||prj_2_memory_sb.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/803||null;null
Implementation;Place and Route;RootName:prj_2_memory_sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 4 Info(s)||prj_2_memory_sb_layout_log.log;liberoaction://open_report/file/prj_2_memory_sb_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:prj_2_memory_sb
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||prj_2_memory_sb_generateBitstream.log;liberoaction://open_report/file/prj_2_memory_sb_generateBitstream.log||(null);(null)
