vunit u_wb_sram(wb_sram(rtl))
{
  default clock is rising_edge(clk_i);

  -- Wishbone protocol
  -- Rule 3.05
  f_rst_wb_gen : assume {rst_i};
  -- Rule 3.20
  f_rst_wb_ins : assume always {rst_i} |=> {not wb_cyc_i and not wb_stb_i};

  f_rst_wb_outs : assert always {rst_i} |=> {not wb_ack_o};

  -- SRAM interaction
  f_rst_sram_outs : assert always {rst_i} |=> {not sram_we_o};
}
