#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001dd8bd7bfc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001dd8bfd29c0 .scope module, "top" "top" 3 5;
 .timescale 0 0;
v000001dd8bfd2b50_0 .var "st_packed", 7 0;
    .scope S_000001dd8bfd29c0;
T_0 ;
    %vpi_call/w 3 20 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 21 "$dumpvars" {0 0 0};
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001dd8bfd2b50_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001dd8bfd2b50_0, 4, 4;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001dd8bfd2b50_0, 4, 4;
    %delay 100, 0;
    %vpi_call/w 3 33 "$display", "at time = %0d", $time, ", end of the sim" {0 0 0};
    %vpi_call/w 3 34 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "src/top.sv";
