// Seed: 1378014709
module module_0 #(
    parameter id_1 = 32'd29,
    parameter id_2 = 32'd59
);
  wire _id_1;
  wire _id_2;
  supply0 id_3;
  assign id_3 = -1;
  logic [id_2  &&  ~  id_2 : id_1] id_4;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd96,
    parameter id_16 = 32'd18,
    parameter id_7  = 32'd41
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout logic [7:0] id_8;
  output wire _id_7;
  inout supply1 id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  assign id_6  = 1;
  assign id_7  = id_1;
  assign id_12 = id_6;
  wire _id_16["" : id_1];
  ;
  final $unsigned(id_7);
  ;
  wire id_17;
  wire id_18;
  wire id_19;
  wire [id_7 : -1] id_20;
endmodule
