.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DE */
.set DE__0__MASK, 0x40
.set DE__0__PC, CYREG_PRT6_PC6
.set DE__0__PORT, 6
.set DE__0__SHIFT, 6
.set DE__AG, CYREG_PRT6_AG
.set DE__AMUX, CYREG_PRT6_AMUX
.set DE__BIE, CYREG_PRT6_BIE
.set DE__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DE__BYP, CYREG_PRT6_BYP
.set DE__CTL, CYREG_PRT6_CTL
.set DE__DM0, CYREG_PRT6_DM0
.set DE__DM1, CYREG_PRT6_DM1
.set DE__DM2, CYREG_PRT6_DM2
.set DE__DR, CYREG_PRT6_DR
.set DE__INP_DIS, CYREG_PRT6_INP_DIS
.set DE__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DE__LCD_EN, CYREG_PRT6_LCD_EN
.set DE__MASK, 0x40
.set DE__PORT, 6
.set DE__PRT, CYREG_PRT6_PRT
.set DE__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DE__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DE__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DE__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DE__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DE__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DE__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DE__PS, CYREG_PRT6_PS
.set DE__SHIFT, 6
.set DE__SLW, CYREG_PRT6_SLW

/* DI */
.set DI__0__MASK, 0x20
.set DI__0__PC, CYREG_PRT6_PC5
.set DI__0__PORT, 6
.set DI__0__SHIFT, 5
.set DI__AG, CYREG_PRT6_AG
.set DI__AMUX, CYREG_PRT6_AMUX
.set DI__BIE, CYREG_PRT6_BIE
.set DI__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DI__BYP, CYREG_PRT6_BYP
.set DI__CTL, CYREG_PRT6_CTL
.set DI__DM0, CYREG_PRT6_DM0
.set DI__DM1, CYREG_PRT6_DM1
.set DI__DM2, CYREG_PRT6_DM2
.set DI__DR, CYREG_PRT6_DR
.set DI__INP_DIS, CYREG_PRT6_INP_DIS
.set DI__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DI__LCD_EN, CYREG_PRT6_LCD_EN
.set DI__MASK, 0x20
.set DI__PORT, 6
.set DI__PRT, CYREG_PRT6_PRT
.set DI__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DI__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DI__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DI__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DI__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DI__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DI__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DI__PS, CYREG_PRT6_PS
.set DI__SHIFT, 5
.set DI__SLW, CYREG_PRT6_SLW

/* H1 */
.set H1__0__MASK, 0x04
.set H1__0__PC, CYREG_PRT4_PC2
.set H1__0__PORT, 4
.set H1__0__SHIFT, 2
.set H1__AG, CYREG_PRT4_AG
.set H1__AMUX, CYREG_PRT4_AMUX
.set H1__BIE, CYREG_PRT4_BIE
.set H1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set H1__BYP, CYREG_PRT4_BYP
.set H1__CTL, CYREG_PRT4_CTL
.set H1__DM0, CYREG_PRT4_DM0
.set H1__DM1, CYREG_PRT4_DM1
.set H1__DM2, CYREG_PRT4_DM2
.set H1__DR, CYREG_PRT4_DR
.set H1__INP_DIS, CYREG_PRT4_INP_DIS
.set H1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set H1__LCD_EN, CYREG_PRT4_LCD_EN
.set H1__MASK, 0x04
.set H1__PORT, 4
.set H1__PRT, CYREG_PRT4_PRT
.set H1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set H1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set H1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set H1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set H1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set H1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set H1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set H1__PS, CYREG_PRT4_PS
.set H1__SHIFT, 2
.set H1__SLW, CYREG_PRT4_SLW

/* H2 */
.set H2__0__MASK, 0x80
.set H2__0__PC, CYREG_PRT0_PC7
.set H2__0__PORT, 0
.set H2__0__SHIFT, 7
.set H2__AG, CYREG_PRT0_AG
.set H2__AMUX, CYREG_PRT0_AMUX
.set H2__BIE, CYREG_PRT0_BIE
.set H2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set H2__BYP, CYREG_PRT0_BYP
.set H2__CTL, CYREG_PRT0_CTL
.set H2__DM0, CYREG_PRT0_DM0
.set H2__DM1, CYREG_PRT0_DM1
.set H2__DM2, CYREG_PRT0_DM2
.set H2__DR, CYREG_PRT0_DR
.set H2__INP_DIS, CYREG_PRT0_INP_DIS
.set H2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set H2__LCD_EN, CYREG_PRT0_LCD_EN
.set H2__MASK, 0x80
.set H2__PORT, 0
.set H2__PRT, CYREG_PRT0_PRT
.set H2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set H2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set H2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set H2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set H2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set H2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set H2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set H2__PS, CYREG_PRT0_PS
.set H2__SHIFT, 7
.set H2__SLW, CYREG_PRT0_SLW

/* H3 */
.set H3__0__MASK, 0x40
.set H3__0__PC, CYREG_PRT0_PC6
.set H3__0__PORT, 0
.set H3__0__SHIFT, 6
.set H3__AG, CYREG_PRT0_AG
.set H3__AMUX, CYREG_PRT0_AMUX
.set H3__BIE, CYREG_PRT0_BIE
.set H3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set H3__BYP, CYREG_PRT0_BYP
.set H3__CTL, CYREG_PRT0_CTL
.set H3__DM0, CYREG_PRT0_DM0
.set H3__DM1, CYREG_PRT0_DM1
.set H3__DM2, CYREG_PRT0_DM2
.set H3__DR, CYREG_PRT0_DR
.set H3__INP_DIS, CYREG_PRT0_INP_DIS
.set H3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set H3__LCD_EN, CYREG_PRT0_LCD_EN
.set H3__MASK, 0x40
.set H3__PORT, 0
.set H3__PRT, CYREG_PRT0_PRT
.set H3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set H3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set H3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set H3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set H3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set H3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set H3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set H3__PS, CYREG_PRT0_PS
.set H3__SHIFT, 6
.set H3__SLW, CYREG_PRT0_SLW

/* RO */
.set RO__0__MASK, 0x80
.set RO__0__PC, CYREG_PRT2_PC7
.set RO__0__PORT, 2
.set RO__0__SHIFT, 7
.set RO__AG, CYREG_PRT2_AG
.set RO__AMUX, CYREG_PRT2_AMUX
.set RO__BIE, CYREG_PRT2_BIE
.set RO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RO__BYP, CYREG_PRT2_BYP
.set RO__CTL, CYREG_PRT2_CTL
.set RO__DM0, CYREG_PRT2_DM0
.set RO__DM1, CYREG_PRT2_DM1
.set RO__DM2, CYREG_PRT2_DM2
.set RO__DR, CYREG_PRT2_DR
.set RO__INP_DIS, CYREG_PRT2_INP_DIS
.set RO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RO__LCD_EN, CYREG_PRT2_LCD_EN
.set RO__MASK, 0x80
.set RO__PORT, 2
.set RO__PRT, CYREG_PRT2_PRT
.set RO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RO__PS, CYREG_PRT2_PS
.set RO__SHIFT, 7
.set RO__SLW, CYREG_PRT2_SLW

/* C8M */
.set C8M__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set C8M__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set C8M__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set C8M__CFG2_SRC_SEL_MASK, 0x07
.set C8M__INDEX, 0x03
.set C8M__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set C8M__PM_ACT_MSK, 0x08
.set C8M__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set C8M__PM_STBY_MSK, 0x08

/* CS1 */
.set CS1__0__MASK, 0x08
.set CS1__0__PC, CYREG_PRT3_PC3
.set CS1__0__PORT, 3
.set CS1__0__SHIFT, 3
.set CS1__AG, CYREG_PRT3_AG
.set CS1__AMUX, CYREG_PRT3_AMUX
.set CS1__BIE, CYREG_PRT3_BIE
.set CS1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CS1__BYP, CYREG_PRT3_BYP
.set CS1__CTL, CYREG_PRT3_CTL
.set CS1__DM0, CYREG_PRT3_DM0
.set CS1__DM1, CYREG_PRT3_DM1
.set CS1__DM2, CYREG_PRT3_DM2
.set CS1__DR, CYREG_PRT3_DR
.set CS1__INP_DIS, CYREG_PRT3_INP_DIS
.set CS1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CS1__LCD_EN, CYREG_PRT3_LCD_EN
.set CS1__MASK, 0x08
.set CS1__PORT, 3
.set CS1__PRT, CYREG_PRT3_PRT
.set CS1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CS1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CS1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CS1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CS1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CS1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CS1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CS1__PS, CYREG_PRT3_PS
.set CS1__SHIFT, 3
.set CS1__SLW, CYREG_PRT3_SLW

/* CS2 */
.set CS2__0__MASK, 0x01
.set CS2__0__PC, CYREG_PRT3_PC0
.set CS2__0__PORT, 3
.set CS2__0__SHIFT, 0
.set CS2__AG, CYREG_PRT3_AG
.set CS2__AMUX, CYREG_PRT3_AMUX
.set CS2__BIE, CYREG_PRT3_BIE
.set CS2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CS2__BYP, CYREG_PRT3_BYP
.set CS2__CTL, CYREG_PRT3_CTL
.set CS2__DM0, CYREG_PRT3_DM0
.set CS2__DM1, CYREG_PRT3_DM1
.set CS2__DM2, CYREG_PRT3_DM2
.set CS2__DR, CYREG_PRT3_DR
.set CS2__INP_DIS, CYREG_PRT3_INP_DIS
.set CS2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CS2__LCD_EN, CYREG_PRT3_LCD_EN
.set CS2__MASK, 0x01
.set CS2__PORT, 3
.set CS2__PRT, CYREG_PRT3_PRT
.set CS2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CS2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CS2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CS2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CS2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CS2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CS2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CS2__PS, CYREG_PRT3_PS
.set CS2__SHIFT, 0
.set CS2__SLW, CYREG_PRT3_SLW

/* CS3 */
.set CS3__0__MASK, 0x04
.set CS3__0__PC, CYREG_PRT3_PC2
.set CS3__0__PORT, 3
.set CS3__0__SHIFT, 2
.set CS3__AG, CYREG_PRT3_AG
.set CS3__AMUX, CYREG_PRT3_AMUX
.set CS3__BIE, CYREG_PRT3_BIE
.set CS3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CS3__BYP, CYREG_PRT3_BYP
.set CS3__CTL, CYREG_PRT3_CTL
.set CS3__DM0, CYREG_PRT3_DM0
.set CS3__DM1, CYREG_PRT3_DM1
.set CS3__DM2, CYREG_PRT3_DM2
.set CS3__DR, CYREG_PRT3_DR
.set CS3__INP_DIS, CYREG_PRT3_INP_DIS
.set CS3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CS3__LCD_EN, CYREG_PRT3_LCD_EN
.set CS3__MASK, 0x04
.set CS3__PORT, 3
.set CS3__PRT, CYREG_PRT3_PRT
.set CS3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CS3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CS3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CS3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CS3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CS3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CS3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CS3__PS, CYREG_PRT3_PS
.set CS3__SHIFT, 2
.set CS3__SLW, CYREG_PRT3_SLW

/* DE2 */
.set DE2__0__MASK, 0x10
.set DE2__0__PC, CYREG_PRT2_PC4
.set DE2__0__PORT, 2
.set DE2__0__SHIFT, 4
.set DE2__AG, CYREG_PRT2_AG
.set DE2__AMUX, CYREG_PRT2_AMUX
.set DE2__BIE, CYREG_PRT2_BIE
.set DE2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DE2__BYP, CYREG_PRT2_BYP
.set DE2__CTL, CYREG_PRT2_CTL
.set DE2__DM0, CYREG_PRT2_DM0
.set DE2__DM1, CYREG_PRT2_DM1
.set DE2__DM2, CYREG_PRT2_DM2
.set DE2__DR, CYREG_PRT2_DR
.set DE2__INP_DIS, CYREG_PRT2_INP_DIS
.set DE2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DE2__LCD_EN, CYREG_PRT2_LCD_EN
.set DE2__MASK, 0x10
.set DE2__PORT, 2
.set DE2__PRT, CYREG_PRT2_PRT
.set DE2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DE2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DE2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DE2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DE2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DE2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DE2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DE2__PS, CYREG_PRT2_PS
.set DE2__SHIFT, 4
.set DE2__SLW, CYREG_PRT2_SLW

/* DE3 */
.set DE3__0__MASK, 0x02
.set DE3__0__PC, CYREG_PRT6_PC1
.set DE3__0__PORT, 6
.set DE3__0__SHIFT, 1
.set DE3__AG, CYREG_PRT6_AG
.set DE3__AMUX, CYREG_PRT6_AMUX
.set DE3__BIE, CYREG_PRT6_BIE
.set DE3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DE3__BYP, CYREG_PRT6_BYP
.set DE3__CTL, CYREG_PRT6_CTL
.set DE3__DM0, CYREG_PRT6_DM0
.set DE3__DM1, CYREG_PRT6_DM1
.set DE3__DM2, CYREG_PRT6_DM2
.set DE3__DR, CYREG_PRT6_DR
.set DE3__INP_DIS, CYREG_PRT6_INP_DIS
.set DE3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DE3__LCD_EN, CYREG_PRT6_LCD_EN
.set DE3__MASK, 0x02
.set DE3__PORT, 6
.set DE3__PRT, CYREG_PRT6_PRT
.set DE3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DE3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DE3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DE3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DE3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DE3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DE3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DE3__PS, CYREG_PRT6_PS
.set DE3__SHIFT, 1
.set DE3__SLW, CYREG_PRT6_SLW

/* MV1 */
.set MV1__0__MASK, 0x04
.set MV1__0__PC, CYREG_PRT2_PC2
.set MV1__0__PORT, 2
.set MV1__0__SHIFT, 2
.set MV1__AG, CYREG_PRT2_AG
.set MV1__AMUX, CYREG_PRT2_AMUX
.set MV1__BIE, CYREG_PRT2_BIE
.set MV1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MV1__BYP, CYREG_PRT2_BYP
.set MV1__CTL, CYREG_PRT2_CTL
.set MV1__DM0, CYREG_PRT2_DM0
.set MV1__DM1, CYREG_PRT2_DM1
.set MV1__DM2, CYREG_PRT2_DM2
.set MV1__DR, CYREG_PRT2_DR
.set MV1__INP_DIS, CYREG_PRT2_INP_DIS
.set MV1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MV1__LCD_EN, CYREG_PRT2_LCD_EN
.set MV1__MASK, 0x04
.set MV1__PORT, 2
.set MV1__PRT, CYREG_PRT2_PRT
.set MV1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MV1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MV1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MV1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MV1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MV1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MV1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MV1__PS, CYREG_PRT2_PS
.set MV1__SHIFT, 2
.set MV1__SLW, CYREG_PRT2_SLW

/* MV2 */
.set MV2__0__MASK, 0x02
.set MV2__0__PC, CYREG_PRT2_PC1
.set MV2__0__PORT, 2
.set MV2__0__SHIFT, 1
.set MV2__AG, CYREG_PRT2_AG
.set MV2__AMUX, CYREG_PRT2_AMUX
.set MV2__BIE, CYREG_PRT2_BIE
.set MV2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MV2__BYP, CYREG_PRT2_BYP
.set MV2__CTL, CYREG_PRT2_CTL
.set MV2__DM0, CYREG_PRT2_DM0
.set MV2__DM1, CYREG_PRT2_DM1
.set MV2__DM2, CYREG_PRT2_DM2
.set MV2__DR, CYREG_PRT2_DR
.set MV2__INP_DIS, CYREG_PRT2_INP_DIS
.set MV2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MV2__LCD_EN, CYREG_PRT2_LCD_EN
.set MV2__MASK, 0x02
.set MV2__PORT, 2
.set MV2__PRT, CYREG_PRT2_PRT
.set MV2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MV2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MV2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MV2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MV2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MV2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MV2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MV2__PS, CYREG_PRT2_PS
.set MV2__SHIFT, 1
.set MV2__SLW, CYREG_PRT2_SLW

/* MV3 */
.set MV3__0__MASK, 0x01
.set MV3__0__PC, CYREG_PRT2_PC0
.set MV3__0__PORT, 2
.set MV3__0__SHIFT, 0
.set MV3__AG, CYREG_PRT2_AG
.set MV3__AMUX, CYREG_PRT2_AMUX
.set MV3__BIE, CYREG_PRT2_BIE
.set MV3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MV3__BYP, CYREG_PRT2_BYP
.set MV3__CTL, CYREG_PRT2_CTL
.set MV3__DM0, CYREG_PRT2_DM0
.set MV3__DM1, CYREG_PRT2_DM1
.set MV3__DM2, CYREG_PRT2_DM2
.set MV3__DR, CYREG_PRT2_DR
.set MV3__INP_DIS, CYREG_PRT2_INP_DIS
.set MV3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MV3__LCD_EN, CYREG_PRT2_LCD_EN
.set MV3__MASK, 0x01
.set MV3__PORT, 2
.set MV3__PRT, CYREG_PRT2_PRT
.set MV3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MV3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MV3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MV3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MV3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MV3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MV3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MV3__PS, CYREG_PRT2_PS
.set MV3__SHIFT, 0
.set MV3__SLW, CYREG_PRT2_SLW

/* REF */
.set REF__0__MASK, 0x20
.set REF__0__PC, CYREG_PRT3_PC5
.set REF__0__PORT, 3
.set REF__0__SHIFT, 5
.set REF__AG, CYREG_PRT3_AG
.set REF__AMUX, CYREG_PRT3_AMUX
.set REF__BIE, CYREG_PRT3_BIE
.set REF__BIT_MASK, CYREG_PRT3_BIT_MASK
.set REF__BYP, CYREG_PRT3_BYP
.set REF__CTL, CYREG_PRT3_CTL
.set REF__DM0, CYREG_PRT3_DM0
.set REF__DM1, CYREG_PRT3_DM1
.set REF__DM2, CYREG_PRT3_DM2
.set REF__DR, CYREG_PRT3_DR
.set REF__INP_DIS, CYREG_PRT3_INP_DIS
.set REF__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set REF__LCD_EN, CYREG_PRT3_LCD_EN
.set REF__MASK, 0x20
.set REF__PORT, 3
.set REF__PRT, CYREG_PRT3_PRT
.set REF__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set REF__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set REF__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set REF__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set REF__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set REF__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set REF__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set REF__PS, CYREG_PRT3_PS
.set REF__SHIFT, 5
.set REF__SLW, CYREG_PRT3_SLW

/* RX2 */
.set RX2__0__MASK, 0x40
.set RX2__0__PC, CYREG_PRT2_PC6
.set RX2__0__PORT, 2
.set RX2__0__SHIFT, 6
.set RX2__AG, CYREG_PRT2_AG
.set RX2__AMUX, CYREG_PRT2_AMUX
.set RX2__BIE, CYREG_PRT2_BIE
.set RX2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RX2__BYP, CYREG_PRT2_BYP
.set RX2__CTL, CYREG_PRT2_CTL
.set RX2__DM0, CYREG_PRT2_DM0
.set RX2__DM1, CYREG_PRT2_DM1
.set RX2__DM2, CYREG_PRT2_DM2
.set RX2__DR, CYREG_PRT2_DR
.set RX2__INP_DIS, CYREG_PRT2_INP_DIS
.set RX2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RX2__LCD_EN, CYREG_PRT2_LCD_EN
.set RX2__MASK, 0x40
.set RX2__PORT, 2
.set RX2__PRT, CYREG_PRT2_PRT
.set RX2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RX2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RX2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RX2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RX2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RX2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RX2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RX2__PS, CYREG_PRT2_PS
.set RX2__SHIFT, 6
.set RX2__SLW, CYREG_PRT2_SLW

/* RX3 */
.set RX3__0__MASK, 0x20
.set RX3__0__PC, CYREG_PRT2_PC5
.set RX3__0__PORT, 2
.set RX3__0__SHIFT, 5
.set RX3__AG, CYREG_PRT2_AG
.set RX3__AMUX, CYREG_PRT2_AMUX
.set RX3__BIE, CYREG_PRT2_BIE
.set RX3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RX3__BYP, CYREG_PRT2_BYP
.set RX3__CTL, CYREG_PRT2_CTL
.set RX3__DM0, CYREG_PRT2_DM0
.set RX3__DM1, CYREG_PRT2_DM1
.set RX3__DM2, CYREG_PRT2_DM2
.set RX3__DR, CYREG_PRT2_DR
.set RX3__INP_DIS, CYREG_PRT2_INP_DIS
.set RX3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RX3__LCD_EN, CYREG_PRT2_LCD_EN
.set RX3__MASK, 0x20
.set RX3__PORT, 2
.set RX3__PRT, CYREG_PRT2_PRT
.set RX3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RX3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RX3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RX3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RX3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RX3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RX3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RX3__PS, CYREG_PRT2_PS
.set RX3__SHIFT, 5
.set RX3__SLW, CYREG_PRT2_SLW

/* TX2 */
.set TX2__0__MASK, 0x08
.set TX2__0__PC, CYREG_PRT2_PC3
.set TX2__0__PORT, 2
.set TX2__0__SHIFT, 3
.set TX2__AG, CYREG_PRT2_AG
.set TX2__AMUX, CYREG_PRT2_AMUX
.set TX2__BIE, CYREG_PRT2_BIE
.set TX2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TX2__BYP, CYREG_PRT2_BYP
.set TX2__CTL, CYREG_PRT2_CTL
.set TX2__DM0, CYREG_PRT2_DM0
.set TX2__DM1, CYREG_PRT2_DM1
.set TX2__DM2, CYREG_PRT2_DM2
.set TX2__DR, CYREG_PRT2_DR
.set TX2__INP_DIS, CYREG_PRT2_INP_DIS
.set TX2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TX2__LCD_EN, CYREG_PRT2_LCD_EN
.set TX2__MASK, 0x08
.set TX2__PORT, 2
.set TX2__PRT, CYREG_PRT2_PRT
.set TX2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TX2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TX2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TX2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TX2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TX2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TX2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TX2__PS, CYREG_PRT2_PS
.set TX2__SHIFT, 3
.set TX2__SLW, CYREG_PRT2_SLW

/* TX3 */
.set TX3__0__MASK, 0x01
.set TX3__0__PC, CYREG_PRT6_PC0
.set TX3__0__PORT, 6
.set TX3__0__SHIFT, 0
.set TX3__AG, CYREG_PRT6_AG
.set TX3__AMUX, CYREG_PRT6_AMUX
.set TX3__BIE, CYREG_PRT6_BIE
.set TX3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set TX3__BYP, CYREG_PRT6_BYP
.set TX3__CTL, CYREG_PRT6_CTL
.set TX3__DM0, CYREG_PRT6_DM0
.set TX3__DM1, CYREG_PRT6_DM1
.set TX3__DM2, CYREG_PRT6_DM2
.set TX3__DR, CYREG_PRT6_DR
.set TX3__INP_DIS, CYREG_PRT6_INP_DIS
.set TX3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set TX3__LCD_EN, CYREG_PRT6_LCD_EN
.set TX3__MASK, 0x01
.set TX3__PORT, 6
.set TX3__PRT, CYREG_PRT6_PRT
.set TX3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set TX3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set TX3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set TX3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set TX3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set TX3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set TX3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set TX3__PS, CYREG_PRT6_PS
.set TX3__SHIFT, 0
.set TX3__SLW, CYREG_PRT6_SLW

/* VR1 */
.set VR1__0__MASK, 0x02
.set VR1__0__PC, CYREG_PRT0_PC1
.set VR1__0__PORT, 0
.set VR1__0__SHIFT, 1
.set VR1__AG, CYREG_PRT0_AG
.set VR1__AMUX, CYREG_PRT0_AMUX
.set VR1__BIE, CYREG_PRT0_BIE
.set VR1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VR1__BYP, CYREG_PRT0_BYP
.set VR1__CTL, CYREG_PRT0_CTL
.set VR1__DM0, CYREG_PRT0_DM0
.set VR1__DM1, CYREG_PRT0_DM1
.set VR1__DM2, CYREG_PRT0_DM2
.set VR1__DR, CYREG_PRT0_DR
.set VR1__INP_DIS, CYREG_PRT0_INP_DIS
.set VR1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VR1__LCD_EN, CYREG_PRT0_LCD_EN
.set VR1__MASK, 0x02
.set VR1__PORT, 0
.set VR1__PRT, CYREG_PRT0_PRT
.set VR1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VR1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VR1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VR1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VR1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VR1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VR1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VR1__PS, CYREG_PRT0_PS
.set VR1__SHIFT, 1
.set VR1__SLW, CYREG_PRT0_SLW

/* VR1_PRE */
.set VR1_PRE__0__MASK, 0x02
.set VR1_PRE__0__PC, CYREG_PRT4_PC1
.set VR1_PRE__0__PORT, 4
.set VR1_PRE__0__SHIFT, 1
.set VR1_PRE__AG, CYREG_PRT4_AG
.set VR1_PRE__AMUX, CYREG_PRT4_AMUX
.set VR1_PRE__BIE, CYREG_PRT4_BIE
.set VR1_PRE__BIT_MASK, CYREG_PRT4_BIT_MASK
.set VR1_PRE__BYP, CYREG_PRT4_BYP
.set VR1_PRE__CTL, CYREG_PRT4_CTL
.set VR1_PRE__DM0, CYREG_PRT4_DM0
.set VR1_PRE__DM1, CYREG_PRT4_DM1
.set VR1_PRE__DM2, CYREG_PRT4_DM2
.set VR1_PRE__DR, CYREG_PRT4_DR
.set VR1_PRE__INP_DIS, CYREG_PRT4_INP_DIS
.set VR1_PRE__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set VR1_PRE__LCD_EN, CYREG_PRT4_LCD_EN
.set VR1_PRE__MASK, 0x02
.set VR1_PRE__PORT, 4
.set VR1_PRE__PRT, CYREG_PRT4_PRT
.set VR1_PRE__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set VR1_PRE__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set VR1_PRE__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set VR1_PRE__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set VR1_PRE__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set VR1_PRE__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set VR1_PRE__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set VR1_PRE__PS, CYREG_PRT4_PS
.set VR1_PRE__SHIFT, 1
.set VR1_PRE__SLW, CYREG_PRT4_SLW

/* VR2 */
.set VR2__0__MASK, 0x01
.set VR2__0__PC, CYREG_PRT0_PC0
.set VR2__0__PORT, 0
.set VR2__0__SHIFT, 0
.set VR2__AG, CYREG_PRT0_AG
.set VR2__AMUX, CYREG_PRT0_AMUX
.set VR2__BIE, CYREG_PRT0_BIE
.set VR2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VR2__BYP, CYREG_PRT0_BYP
.set VR2__CTL, CYREG_PRT0_CTL
.set VR2__DM0, CYREG_PRT0_DM0
.set VR2__DM1, CYREG_PRT0_DM1
.set VR2__DM2, CYREG_PRT0_DM2
.set VR2__DR, CYREG_PRT0_DR
.set VR2__INP_DIS, CYREG_PRT0_INP_DIS
.set VR2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VR2__LCD_EN, CYREG_PRT0_LCD_EN
.set VR2__MASK, 0x01
.set VR2__PORT, 0
.set VR2__PRT, CYREG_PRT0_PRT
.set VR2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VR2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VR2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VR2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VR2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VR2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VR2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VR2__PS, CYREG_PRT0_PS
.set VR2__SHIFT, 0
.set VR2__SLW, CYREG_PRT0_SLW

/* EXP0 */
.set EXP0__0__MASK, 0x04
.set EXP0__0__PC, CYREG_PRT1_PC2
.set EXP0__0__PORT, 1
.set EXP0__0__SHIFT, 2
.set EXP0__AG, CYREG_PRT1_AG
.set EXP0__AMUX, CYREG_PRT1_AMUX
.set EXP0__BIE, CYREG_PRT1_BIE
.set EXP0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set EXP0__BYP, CYREG_PRT1_BYP
.set EXP0__CTL, CYREG_PRT1_CTL
.set EXP0__DM0, CYREG_PRT1_DM0
.set EXP0__DM1, CYREG_PRT1_DM1
.set EXP0__DM2, CYREG_PRT1_DM2
.set EXP0__DR, CYREG_PRT1_DR
.set EXP0__INP_DIS, CYREG_PRT1_INP_DIS
.set EXP0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set EXP0__LCD_EN, CYREG_PRT1_LCD_EN
.set EXP0__MASK, 0x04
.set EXP0__PORT, 1
.set EXP0__PRT, CYREG_PRT1_PRT
.set EXP0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set EXP0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set EXP0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set EXP0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set EXP0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set EXP0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set EXP0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set EXP0__PS, CYREG_PRT1_PS
.set EXP0__SHIFT, 2
.set EXP0__SLW, CYREG_PRT1_SLW

/* EXP1 */
.set EXP1__0__MASK, 0x10
.set EXP1__0__PC, CYREG_PRT1_PC4
.set EXP1__0__PORT, 1
.set EXP1__0__SHIFT, 4
.set EXP1__AG, CYREG_PRT1_AG
.set EXP1__AMUX, CYREG_PRT1_AMUX
.set EXP1__BIE, CYREG_PRT1_BIE
.set EXP1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set EXP1__BYP, CYREG_PRT1_BYP
.set EXP1__CTL, CYREG_PRT1_CTL
.set EXP1__DM0, CYREG_PRT1_DM0
.set EXP1__DM1, CYREG_PRT1_DM1
.set EXP1__DM2, CYREG_PRT1_DM2
.set EXP1__DR, CYREG_PRT1_DR
.set EXP1__INP_DIS, CYREG_PRT1_INP_DIS
.set EXP1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set EXP1__LCD_EN, CYREG_PRT1_LCD_EN
.set EXP1__MASK, 0x10
.set EXP1__PORT, 1
.set EXP1__PRT, CYREG_PRT1_PRT
.set EXP1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set EXP1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set EXP1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set EXP1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set EXP1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set EXP1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set EXP1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set EXP1__PS, CYREG_PRT1_PS
.set EXP1__SHIFT, 4
.set EXP1__SLW, CYREG_PRT1_SLW

/* EXP2 */
.set EXP2__0__MASK, 0x80
.set EXP2__0__PC, CYREG_PRT3_PC7
.set EXP2__0__PORT, 3
.set EXP2__0__SHIFT, 7
.set EXP2__AG, CYREG_PRT3_AG
.set EXP2__AMUX, CYREG_PRT3_AMUX
.set EXP2__BIE, CYREG_PRT3_BIE
.set EXP2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set EXP2__BYP, CYREG_PRT3_BYP
.set EXP2__CTL, CYREG_PRT3_CTL
.set EXP2__DM0, CYREG_PRT3_DM0
.set EXP2__DM1, CYREG_PRT3_DM1
.set EXP2__DM2, CYREG_PRT3_DM2
.set EXP2__DR, CYREG_PRT3_DR
.set EXP2__INP_DIS, CYREG_PRT3_INP_DIS
.set EXP2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set EXP2__LCD_EN, CYREG_PRT3_LCD_EN
.set EXP2__MASK, 0x80
.set EXP2__PORT, 3
.set EXP2__PRT, CYREG_PRT3_PRT
.set EXP2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set EXP2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set EXP2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set EXP2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set EXP2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set EXP2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set EXP2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set EXP2__PS, CYREG_PRT3_PS
.set EXP2__SHIFT, 7
.set EXP2__SLW, CYREG_PRT3_SLW

/* EXP3 */
.set EXP3__0__MASK, 0x20
.set EXP3__0__PC, CYREG_IO_PC_PRT15_PC5
.set EXP3__0__PORT, 15
.set EXP3__0__SHIFT, 5
.set EXP3__AG, CYREG_PRT15_AG
.set EXP3__AMUX, CYREG_PRT15_AMUX
.set EXP3__BIE, CYREG_PRT15_BIE
.set EXP3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set EXP3__BYP, CYREG_PRT15_BYP
.set EXP3__CTL, CYREG_PRT15_CTL
.set EXP3__DM0, CYREG_PRT15_DM0
.set EXP3__DM1, CYREG_PRT15_DM1
.set EXP3__DM2, CYREG_PRT15_DM2
.set EXP3__DR, CYREG_PRT15_DR
.set EXP3__INP_DIS, CYREG_PRT15_INP_DIS
.set EXP3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set EXP3__LCD_EN, CYREG_PRT15_LCD_EN
.set EXP3__MASK, 0x20
.set EXP3__PORT, 15
.set EXP3__PRT, CYREG_PRT15_PRT
.set EXP3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set EXP3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set EXP3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set EXP3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set EXP3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set EXP3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set EXP3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set EXP3__PS, CYREG_PRT15_PS
.set EXP3__SHIFT, 5
.set EXP3__SLW, CYREG_PRT15_SLW

/* EXP4 */
.set EXP4__0__MASK, 0x10
.set EXP4__0__PC, CYREG_IO_PC_PRT15_PC4
.set EXP4__0__PORT, 15
.set EXP4__0__SHIFT, 4
.set EXP4__AG, CYREG_PRT15_AG
.set EXP4__AMUX, CYREG_PRT15_AMUX
.set EXP4__BIE, CYREG_PRT15_BIE
.set EXP4__BIT_MASK, CYREG_PRT15_BIT_MASK
.set EXP4__BYP, CYREG_PRT15_BYP
.set EXP4__CTL, CYREG_PRT15_CTL
.set EXP4__DM0, CYREG_PRT15_DM0
.set EXP4__DM1, CYREG_PRT15_DM1
.set EXP4__DM2, CYREG_PRT15_DM2
.set EXP4__DR, CYREG_PRT15_DR
.set EXP4__INP_DIS, CYREG_PRT15_INP_DIS
.set EXP4__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set EXP4__LCD_EN, CYREG_PRT15_LCD_EN
.set EXP4__MASK, 0x10
.set EXP4__PORT, 15
.set EXP4__PRT, CYREG_PRT15_PRT
.set EXP4__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set EXP4__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set EXP4__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set EXP4__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set EXP4__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set EXP4__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set EXP4__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set EXP4__PS, CYREG_PRT15_PS
.set EXP4__SHIFT, 4
.set EXP4__SLW, CYREG_PRT15_SLW

/* EXP5 */
.set EXP5__0__MASK, 0x08
.set EXP5__0__PC, CYREG_PRT6_PC3
.set EXP5__0__PORT, 6
.set EXP5__0__SHIFT, 3
.set EXP5__AG, CYREG_PRT6_AG
.set EXP5__AMUX, CYREG_PRT6_AMUX
.set EXP5__BIE, CYREG_PRT6_BIE
.set EXP5__BIT_MASK, CYREG_PRT6_BIT_MASK
.set EXP5__BYP, CYREG_PRT6_BYP
.set EXP5__CTL, CYREG_PRT6_CTL
.set EXP5__DM0, CYREG_PRT6_DM0
.set EXP5__DM1, CYREG_PRT6_DM1
.set EXP5__DM2, CYREG_PRT6_DM2
.set EXP5__DR, CYREG_PRT6_DR
.set EXP5__INP_DIS, CYREG_PRT6_INP_DIS
.set EXP5__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set EXP5__LCD_EN, CYREG_PRT6_LCD_EN
.set EXP5__MASK, 0x08
.set EXP5__PORT, 6
.set EXP5__PRT, CYREG_PRT6_PRT
.set EXP5__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set EXP5__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set EXP5__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set EXP5__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set EXP5__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set EXP5__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set EXP5__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set EXP5__PS, CYREG_PRT6_PS
.set EXP5__SHIFT, 3
.set EXP5__SLW, CYREG_PRT6_SLW

/* EXP8 */
.set EXP8__0__MASK, 0x08
.set EXP8__0__PC, CYREG_PRT12_PC3
.set EXP8__0__PORT, 12
.set EXP8__0__SHIFT, 3
.set EXP8__AG, CYREG_PRT12_AG
.set EXP8__BIE, CYREG_PRT12_BIE
.set EXP8__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EXP8__BYP, CYREG_PRT12_BYP
.set EXP8__DM0, CYREG_PRT12_DM0
.set EXP8__DM1, CYREG_PRT12_DM1
.set EXP8__DM2, CYREG_PRT12_DM2
.set EXP8__DR, CYREG_PRT12_DR
.set EXP8__INP_DIS, CYREG_PRT12_INP_DIS
.set EXP8__MASK, 0x08
.set EXP8__PORT, 12
.set EXP8__PRT, CYREG_PRT12_PRT
.set EXP8__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EXP8__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EXP8__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EXP8__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EXP8__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EXP8__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EXP8__PS, CYREG_PRT12_PS
.set EXP8__SHIFT, 3
.set EXP8__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EXP8__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EXP8__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EXP8__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EXP8__SLW, CYREG_PRT12_SLW

/* EXP9 */
.set EXP9__0__MASK, 0x04
.set EXP9__0__PC, CYREG_PRT12_PC2
.set EXP9__0__PORT, 12
.set EXP9__0__SHIFT, 2
.set EXP9__AG, CYREG_PRT12_AG
.set EXP9__BIE, CYREG_PRT12_BIE
.set EXP9__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EXP9__BYP, CYREG_PRT12_BYP
.set EXP9__DM0, CYREG_PRT12_DM0
.set EXP9__DM1, CYREG_PRT12_DM1
.set EXP9__DM2, CYREG_PRT12_DM2
.set EXP9__DR, CYREG_PRT12_DR
.set EXP9__INP_DIS, CYREG_PRT12_INP_DIS
.set EXP9__MASK, 0x04
.set EXP9__PORT, 12
.set EXP9__PRT, CYREG_PRT12_PRT
.set EXP9__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EXP9__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EXP9__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EXP9__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EXP9__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EXP9__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EXP9__PS, CYREG_PRT12_PS
.set EXP9__SHIFT, 2
.set EXP9__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EXP9__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EXP9__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EXP9__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EXP9__SLW, CYREG_PRT12_SLW

/* MUXO */
.set MUXO__0__MASK, 0x02
.set MUXO__0__PC, CYREG_PRT3_PC1
.set MUXO__0__PORT, 3
.set MUXO__0__SHIFT, 1
.set MUXO__AG, CYREG_PRT3_AG
.set MUXO__AMUX, CYREG_PRT3_AMUX
.set MUXO__BIE, CYREG_PRT3_BIE
.set MUXO__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MUXO__BYP, CYREG_PRT3_BYP
.set MUXO__CTL, CYREG_PRT3_CTL
.set MUXO__DM0, CYREG_PRT3_DM0
.set MUXO__DM1, CYREG_PRT3_DM1
.set MUXO__DM2, CYREG_PRT3_DM2
.set MUXO__DR, CYREG_PRT3_DR
.set MUXO__INP_DIS, CYREG_PRT3_INP_DIS
.set MUXO__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MUXO__LCD_EN, CYREG_PRT3_LCD_EN
.set MUXO__MASK, 0x02
.set MUXO__PORT, 3
.set MUXO__PRT, CYREG_PRT3_PRT
.set MUXO__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MUXO__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MUXO__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MUXO__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MUXO__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MUXO__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MUXO__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MUXO__PS, CYREG_PRT3_PS
.set MUXO__SHIFT, 1
.set MUXO__SLW, CYREG_PRT3_SLW

/* Q1_A */
.set Q1_A__0__MASK, 0x08
.set Q1_A__0__PC, CYREG_PRT4_PC3
.set Q1_A__0__PORT, 4
.set Q1_A__0__SHIFT, 3
.set Q1_A__AG, CYREG_PRT4_AG
.set Q1_A__AMUX, CYREG_PRT4_AMUX
.set Q1_A__BIE, CYREG_PRT4_BIE
.set Q1_A__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Q1_A__BYP, CYREG_PRT4_BYP
.set Q1_A__CTL, CYREG_PRT4_CTL
.set Q1_A__DM0, CYREG_PRT4_DM0
.set Q1_A__DM1, CYREG_PRT4_DM1
.set Q1_A__DM2, CYREG_PRT4_DM2
.set Q1_A__DR, CYREG_PRT4_DR
.set Q1_A__INP_DIS, CYREG_PRT4_INP_DIS
.set Q1_A__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Q1_A__LCD_EN, CYREG_PRT4_LCD_EN
.set Q1_A__MASK, 0x08
.set Q1_A__PORT, 4
.set Q1_A__PRT, CYREG_PRT4_PRT
.set Q1_A__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Q1_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Q1_A__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Q1_A__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Q1_A__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Q1_A__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Q1_A__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Q1_A__PS, CYREG_PRT4_PS
.set Q1_A__SHIFT, 3
.set Q1_A__SLW, CYREG_PRT4_SLW

/* Q1_B */
.set Q1_B__0__MASK, 0x10
.set Q1_B__0__PC, CYREG_PRT4_PC4
.set Q1_B__0__PORT, 4
.set Q1_B__0__SHIFT, 4
.set Q1_B__AG, CYREG_PRT4_AG
.set Q1_B__AMUX, CYREG_PRT4_AMUX
.set Q1_B__BIE, CYREG_PRT4_BIE
.set Q1_B__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Q1_B__BYP, CYREG_PRT4_BYP
.set Q1_B__CTL, CYREG_PRT4_CTL
.set Q1_B__DM0, CYREG_PRT4_DM0
.set Q1_B__DM1, CYREG_PRT4_DM1
.set Q1_B__DM2, CYREG_PRT4_DM2
.set Q1_B__DR, CYREG_PRT4_DR
.set Q1_B__INP_DIS, CYREG_PRT4_INP_DIS
.set Q1_B__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Q1_B__LCD_EN, CYREG_PRT4_LCD_EN
.set Q1_B__MASK, 0x10
.set Q1_B__PORT, 4
.set Q1_B__PRT, CYREG_PRT4_PRT
.set Q1_B__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Q1_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Q1_B__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Q1_B__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Q1_B__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Q1_B__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Q1_B__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Q1_B__PS, CYREG_PRT4_PS
.set Q1_B__SHIFT, 4
.set Q1_B__SLW, CYREG_PRT4_SLW

/* Q1_I */
.set Q1_I__0__MASK, 0x20
.set Q1_I__0__PC, CYREG_PRT4_PC5
.set Q1_I__0__PORT, 4
.set Q1_I__0__SHIFT, 5
.set Q1_I__AG, CYREG_PRT4_AG
.set Q1_I__AMUX, CYREG_PRT4_AMUX
.set Q1_I__BIE, CYREG_PRT4_BIE
.set Q1_I__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Q1_I__BYP, CYREG_PRT4_BYP
.set Q1_I__CTL, CYREG_PRT4_CTL
.set Q1_I__DM0, CYREG_PRT4_DM0
.set Q1_I__DM1, CYREG_PRT4_DM1
.set Q1_I__DM2, CYREG_PRT4_DM2
.set Q1_I__DR, CYREG_PRT4_DR
.set Q1_I__INP_DIS, CYREG_PRT4_INP_DIS
.set Q1_I__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Q1_I__LCD_EN, CYREG_PRT4_LCD_EN
.set Q1_I__MASK, 0x20
.set Q1_I__PORT, 4
.set Q1_I__PRT, CYREG_PRT4_PRT
.set Q1_I__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Q1_I__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Q1_I__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Q1_I__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Q1_I__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Q1_I__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Q1_I__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Q1_I__PS, CYREG_PRT4_PS
.set Q1_I__SHIFT, 5
.set Q1_I__SLW, CYREG_PRT4_SLW

/* DMA_1 */
.set DMA_1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_1__DRQ_NUMBER, 0
.set DMA_1__NUMBEROF_TDS, 0
.set DMA_1__PRIORITY, 2
.set DMA_1__TERMIN_EN, 0
.set DMA_1__TERMIN_SEL, 0
.set DMA_1__TERMOUT0_EN, 1
.set DMA_1__TERMOUT0_SEL, 0
.set DMA_1__TERMOUT1_EN, 0
.set DMA_1__TERMOUT1_SEL, 0

/* DMA_2 */
.set DMA_2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set DMA_2__DRQ_NUMBER, 10
.set DMA_2__NUMBEROF_TDS, 0
.set DMA_2__PRIORITY, 2
.set DMA_2__TERMIN_EN, 0
.set DMA_2__TERMIN_SEL, 0
.set DMA_2__TERMOUT0_EN, 1
.set DMA_2__TERMOUT0_SEL, 10
.set DMA_2__TERMOUT1_EN, 0
.set DMA_2__TERMOUT1_SEL, 0

/* DMA_3 */
.set DMA_3__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_3__DRQ_NUMBER, 1
.set DMA_3__NUMBEROF_TDS, 0
.set DMA_3__PRIORITY, 2
.set DMA_3__TERMIN_EN, 0
.set DMA_3__TERMIN_SEL, 0
.set DMA_3__TERMOUT0_EN, 1
.set DMA_3__TERMOUT0_SEL, 1
.set DMA_3__TERMOUT1_EN, 0
.set DMA_3__TERMOUT1_SEL, 0

/* DMA_4 */
.set DMA_4__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_4__DRQ_NUMBER, 2
.set DMA_4__NUMBEROF_TDS, 0
.set DMA_4__PRIORITY, 2
.set DMA_4__TERMIN_EN, 0
.set DMA_4__TERMIN_SEL, 0
.set DMA_4__TERMOUT0_EN, 1
.set DMA_4__TERMOUT0_SEL, 2
.set DMA_4__TERMOUT1_EN, 0
.set DMA_4__TERMOUT1_SEL, 0

/* EXP10 */
.set EXP10__0__MASK, 0x40
.set EXP10__0__PC, CYREG_PRT12_PC6
.set EXP10__0__PORT, 12
.set EXP10__0__SHIFT, 6
.set EXP10__AG, CYREG_PRT12_AG
.set EXP10__BIE, CYREG_PRT12_BIE
.set EXP10__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EXP10__BYP, CYREG_PRT12_BYP
.set EXP10__DM0, CYREG_PRT12_DM0
.set EXP10__DM1, CYREG_PRT12_DM1
.set EXP10__DM2, CYREG_PRT12_DM2
.set EXP10__DR, CYREG_PRT12_DR
.set EXP10__INP_DIS, CYREG_PRT12_INP_DIS
.set EXP10__MASK, 0x40
.set EXP10__PORT, 12
.set EXP10__PRT, CYREG_PRT12_PRT
.set EXP10__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EXP10__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EXP10__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EXP10__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EXP10__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EXP10__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EXP10__PS, CYREG_PRT12_PS
.set EXP10__SHIFT, 6
.set EXP10__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EXP10__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EXP10__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EXP10__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EXP10__SLW, CYREG_PRT12_SLW

/* EXP11 */
.set EXP11__0__MASK, 0x80
.set EXP11__0__PC, CYREG_PRT12_PC7
.set EXP11__0__PORT, 12
.set EXP11__0__SHIFT, 7
.set EXP11__AG, CYREG_PRT12_AG
.set EXP11__BIE, CYREG_PRT12_BIE
.set EXP11__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EXP11__BYP, CYREG_PRT12_BYP
.set EXP11__DM0, CYREG_PRT12_DM0
.set EXP11__DM1, CYREG_PRT12_DM1
.set EXP11__DM2, CYREG_PRT12_DM2
.set EXP11__DR, CYREG_PRT12_DR
.set EXP11__INP_DIS, CYREG_PRT12_INP_DIS
.set EXP11__MASK, 0x80
.set EXP11__PORT, 12
.set EXP11__PRT, CYREG_PRT12_PRT
.set EXP11__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EXP11__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EXP11__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EXP11__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EXP11__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EXP11__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EXP11__PS, CYREG_PRT12_PS
.set EXP11__SHIFT, 7
.set EXP11__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EXP11__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EXP11__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EXP11__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EXP11__SLW, CYREG_PRT12_SLW

/* HalfV */
.set HalfV__0__MASK, 0x01
.set HalfV__0__PC, CYREG_PRT4_PC0
.set HalfV__0__PORT, 4
.set HalfV__0__SHIFT, 0
.set HalfV__AG, CYREG_PRT4_AG
.set HalfV__AMUX, CYREG_PRT4_AMUX
.set HalfV__BIE, CYREG_PRT4_BIE
.set HalfV__BIT_MASK, CYREG_PRT4_BIT_MASK
.set HalfV__BYP, CYREG_PRT4_BYP
.set HalfV__CTL, CYREG_PRT4_CTL
.set HalfV__DM0, CYREG_PRT4_DM0
.set HalfV__DM1, CYREG_PRT4_DM1
.set HalfV__DM2, CYREG_PRT4_DM2
.set HalfV__DR, CYREG_PRT4_DR
.set HalfV__INP_DIS, CYREG_PRT4_INP_DIS
.set HalfV__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set HalfV__LCD_EN, CYREG_PRT4_LCD_EN
.set HalfV__MASK, 0x01
.set HalfV__PORT, 4
.set HalfV__PRT, CYREG_PRT4_PRT
.set HalfV__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set HalfV__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set HalfV__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set HalfV__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set HalfV__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set HalfV__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set HalfV__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set HalfV__PS, CYREG_PRT4_PS
.set HalfV__SHIFT, 0
.set HalfV__SLW, CYREG_PRT4_SLW

/* I2C_1_bI2C_UDB */
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB05_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB05_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB05_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB05_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB05_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB05_F1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set I2C_1_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set I2C_1_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set I2C_1_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set I2C_1_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set I2C_1_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set I2C_1_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_1_bI2C_UDB_StsReg__0__POS, 0
.set I2C_1_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_StsReg__1__POS, 1
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set I2C_1_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_StsReg__2__POS, 2
.set I2C_1_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_1_bI2C_UDB_StsReg__3__POS, 3
.set I2C_1_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_StsReg__4__POS, 4
.set I2C_1_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_StsReg__5__POS, 5
.set I2C_1_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_1_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB06_ST
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB07_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* I2C_1_I2C_IRQ */
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x08
.set I2C_1_I2C_IRQ__INTC_NUMBER, 3
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 5
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_2_I2C_FF */
.set I2C_2_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_2_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_2_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_2_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_2_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_2_I2C_FF__D, CYREG_I2C_D
.set I2C_2_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_2_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_2_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_2_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_2_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_2_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_2_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_2_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_2_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_2_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_2_I2C_IRQ */
.set I2C_2_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_2_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_2_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_2_I2C_IRQ__INTC_NUMBER, 15
.set I2C_2_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_2_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_2_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_2_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED_B */
.set LED_B__0__MASK, 0x04
.set LED_B__0__PC, CYREG_PRT5_PC2
.set LED_B__0__PORT, 5
.set LED_B__0__SHIFT, 2
.set LED_B__AG, CYREG_PRT5_AG
.set LED_B__AMUX, CYREG_PRT5_AMUX
.set LED_B__BIE, CYREG_PRT5_BIE
.set LED_B__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED_B__BYP, CYREG_PRT5_BYP
.set LED_B__CTL, CYREG_PRT5_CTL
.set LED_B__DM0, CYREG_PRT5_DM0
.set LED_B__DM1, CYREG_PRT5_DM1
.set LED_B__DM2, CYREG_PRT5_DM2
.set LED_B__DR, CYREG_PRT5_DR
.set LED_B__INP_DIS, CYREG_PRT5_INP_DIS
.set LED_B__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED_B__LCD_EN, CYREG_PRT5_LCD_EN
.set LED_B__MASK, 0x04
.set LED_B__PORT, 5
.set LED_B__PRT, CYREG_PRT5_PRT
.set LED_B__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED_B__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED_B__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED_B__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED_B__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED_B__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED_B__PS, CYREG_PRT5_PS
.set LED_B__SHIFT, 2
.set LED_B__SLW, CYREG_PRT5_SLW

/* LED_G */
.set LED_G__0__MASK, 0x01
.set LED_G__0__PC, CYREG_PRT5_PC0
.set LED_G__0__PORT, 5
.set LED_G__0__SHIFT, 0
.set LED_G__AG, CYREG_PRT5_AG
.set LED_G__AMUX, CYREG_PRT5_AMUX
.set LED_G__BIE, CYREG_PRT5_BIE
.set LED_G__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED_G__BYP, CYREG_PRT5_BYP
.set LED_G__CTL, CYREG_PRT5_CTL
.set LED_G__DM0, CYREG_PRT5_DM0
.set LED_G__DM1, CYREG_PRT5_DM1
.set LED_G__DM2, CYREG_PRT5_DM2
.set LED_G__DR, CYREG_PRT5_DR
.set LED_G__INP_DIS, CYREG_PRT5_INP_DIS
.set LED_G__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED_G__LCD_EN, CYREG_PRT5_LCD_EN
.set LED_G__MASK, 0x01
.set LED_G__PORT, 5
.set LED_G__PRT, CYREG_PRT5_PRT
.set LED_G__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED_G__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED_G__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED_G__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED_G__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED_G__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED_G__PS, CYREG_PRT5_PS
.set LED_G__SHIFT, 0
.set LED_G__SLW, CYREG_PRT5_SLW

/* LED_R */
.set LED_R__0__MASK, 0x02
.set LED_R__0__PC, CYREG_PRT5_PC1
.set LED_R__0__PORT, 5
.set LED_R__0__SHIFT, 1
.set LED_R__AG, CYREG_PRT5_AG
.set LED_R__AMUX, CYREG_PRT5_AMUX
.set LED_R__BIE, CYREG_PRT5_BIE
.set LED_R__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED_R__BYP, CYREG_PRT5_BYP
.set LED_R__CTL, CYREG_PRT5_CTL
.set LED_R__DM0, CYREG_PRT5_DM0
.set LED_R__DM1, CYREG_PRT5_DM1
.set LED_R__DM2, CYREG_PRT5_DM2
.set LED_R__DR, CYREG_PRT5_DR
.set LED_R__INP_DIS, CYREG_PRT5_INP_DIS
.set LED_R__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED_R__LCD_EN, CYREG_PRT5_LCD_EN
.set LED_R__MASK, 0x02
.set LED_R__PORT, 5
.set LED_R__PRT, CYREG_PRT5_PRT
.set LED_R__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED_R__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED_R__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED_R__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED_R__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED_R__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED_R__PS, CYREG_PRT5_PS
.set LED_R__SHIFT, 1
.set LED_R__SLW, CYREG_PRT5_SLW

/* PGA_1_SC */
.set PGA_1_SC__BST, CYREG_SC3_BST
.set PGA_1_SC__CLK, CYREG_SC3_CLK
.set PGA_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_1_SC__CMPINV_MASK, 0x08
.set PGA_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_1_SC__CPTR_MASK, 0x08
.set PGA_1_SC__CR0, CYREG_SC3_CR0
.set PGA_1_SC__CR1, CYREG_SC3_CR1
.set PGA_1_SC__CR2, CYREG_SC3_CR2
.set PGA_1_SC__MSK, CYREG_SC_MSK
.set PGA_1_SC__MSK_MASK, 0x08
.set PGA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_1_SC__PM_ACT_MSK, 0x08
.set PGA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_1_SC__PM_STBY_MSK, 0x08
.set PGA_1_SC__SR, CYREG_SC_SR
.set PGA_1_SC__SR_MASK, 0x08
.set PGA_1_SC__SW0, CYREG_SC3_SW0
.set PGA_1_SC__SW10, CYREG_SC3_SW10
.set PGA_1_SC__SW2, CYREG_SC3_SW2
.set PGA_1_SC__SW3, CYREG_SC3_SW3
.set PGA_1_SC__SW4, CYREG_SC3_SW4
.set PGA_1_SC__SW6, CYREG_SC3_SW6
.set PGA_1_SC__SW7, CYREG_SC3_SW7
.set PGA_1_SC__SW8, CYREG_SC3_SW8
.set PGA_1_SC__WRK1, CYREG_SC_WRK1
.set PGA_1_SC__WRK1_MASK, 0x08

/* PWMH1 */
.set PWMH1__0__MASK, 0x08
.set PWMH1__0__PC, CYREG_IO_PC_PRT15_PC3
.set PWMH1__0__PORT, 15
.set PWMH1__0__SHIFT, 3
.set PWMH1__AG, CYREG_PRT15_AG
.set PWMH1__AMUX, CYREG_PRT15_AMUX
.set PWMH1__BIE, CYREG_PRT15_BIE
.set PWMH1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PWMH1__BYP, CYREG_PRT15_BYP
.set PWMH1__CTL, CYREG_PRT15_CTL
.set PWMH1__DM0, CYREG_PRT15_DM0
.set PWMH1__DM1, CYREG_PRT15_DM1
.set PWMH1__DM2, CYREG_PRT15_DM2
.set PWMH1__DR, CYREG_PRT15_DR
.set PWMH1__INP_DIS, CYREG_PRT15_INP_DIS
.set PWMH1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PWMH1__LCD_EN, CYREG_PRT15_LCD_EN
.set PWMH1__MASK, 0x08
.set PWMH1__PORT, 15
.set PWMH1__PRT, CYREG_PRT15_PRT
.set PWMH1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PWMH1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PWMH1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PWMH1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PWMH1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PWMH1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PWMH1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PWMH1__PS, CYREG_PRT15_PS
.set PWMH1__SHIFT, 3
.set PWMH1__SLW, CYREG_PRT15_SLW

/* PWMH2 */
.set PWMH2__0__MASK, 0x20
.set PWMH2__0__PC, CYREG_PRT5_PC5
.set PWMH2__0__PORT, 5
.set PWMH2__0__SHIFT, 5
.set PWMH2__AG, CYREG_PRT5_AG
.set PWMH2__AMUX, CYREG_PRT5_AMUX
.set PWMH2__BIE, CYREG_PRT5_BIE
.set PWMH2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PWMH2__BYP, CYREG_PRT5_BYP
.set PWMH2__CTL, CYREG_PRT5_CTL
.set PWMH2__DM0, CYREG_PRT5_DM0
.set PWMH2__DM1, CYREG_PRT5_DM1
.set PWMH2__DM2, CYREG_PRT5_DM2
.set PWMH2__DR, CYREG_PRT5_DR
.set PWMH2__INP_DIS, CYREG_PRT5_INP_DIS
.set PWMH2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PWMH2__LCD_EN, CYREG_PRT5_LCD_EN
.set PWMH2__MASK, 0x20
.set PWMH2__PORT, 5
.set PWMH2__PRT, CYREG_PRT5_PRT
.set PWMH2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PWMH2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PWMH2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PWMH2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PWMH2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PWMH2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PWMH2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PWMH2__PS, CYREG_PRT5_PS
.set PWMH2__SHIFT, 5
.set PWMH2__SLW, CYREG_PRT5_SLW

/* PWMH3 */
.set PWMH3__0__MASK, 0x80
.set PWMH3__0__PC, CYREG_PRT1_PC7
.set PWMH3__0__PORT, 1
.set PWMH3__0__SHIFT, 7
.set PWMH3__AG, CYREG_PRT1_AG
.set PWMH3__AMUX, CYREG_PRT1_AMUX
.set PWMH3__BIE, CYREG_PRT1_BIE
.set PWMH3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PWMH3__BYP, CYREG_PRT1_BYP
.set PWMH3__CTL, CYREG_PRT1_CTL
.set PWMH3__DM0, CYREG_PRT1_DM0
.set PWMH3__DM1, CYREG_PRT1_DM1
.set PWMH3__DM2, CYREG_PRT1_DM2
.set PWMH3__DR, CYREG_PRT1_DR
.set PWMH3__INP_DIS, CYREG_PRT1_INP_DIS
.set PWMH3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PWMH3__LCD_EN, CYREG_PRT1_LCD_EN
.set PWMH3__MASK, 0x80
.set PWMH3__PORT, 1
.set PWMH3__PRT, CYREG_PRT1_PRT
.set PWMH3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PWMH3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PWMH3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PWMH3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PWMH3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PWMH3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PWMH3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PWMH3__PS, CYREG_PRT1_PS
.set PWMH3__SHIFT, 7
.set PWMH3__SLW, CYREG_PRT1_SLW

/* PWML1 */
.set PWML1__0__MASK, 0x04
.set PWML1__0__PC, CYREG_IO_PC_PRT15_PC2
.set PWML1__0__PORT, 15
.set PWML1__0__SHIFT, 2
.set PWML1__AG, CYREG_PRT15_AG
.set PWML1__AMUX, CYREG_PRT15_AMUX
.set PWML1__BIE, CYREG_PRT15_BIE
.set PWML1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PWML1__BYP, CYREG_PRT15_BYP
.set PWML1__CTL, CYREG_PRT15_CTL
.set PWML1__DM0, CYREG_PRT15_DM0
.set PWML1__DM1, CYREG_PRT15_DM1
.set PWML1__DM2, CYREG_PRT15_DM2
.set PWML1__DR, CYREG_PRT15_DR
.set PWML1__INP_DIS, CYREG_PRT15_INP_DIS
.set PWML1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PWML1__LCD_EN, CYREG_PRT15_LCD_EN
.set PWML1__MASK, 0x04
.set PWML1__PORT, 15
.set PWML1__PRT, CYREG_PRT15_PRT
.set PWML1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PWML1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PWML1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PWML1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PWML1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PWML1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PWML1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PWML1__PS, CYREG_PRT15_PS
.set PWML1__SHIFT, 2
.set PWML1__SLW, CYREG_PRT15_SLW

/* PWML2 */
.set PWML2__0__MASK, 0x10
.set PWML2__0__PC, CYREG_PRT5_PC4
.set PWML2__0__PORT, 5
.set PWML2__0__SHIFT, 4
.set PWML2__AG, CYREG_PRT5_AG
.set PWML2__AMUX, CYREG_PRT5_AMUX
.set PWML2__BIE, CYREG_PRT5_BIE
.set PWML2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PWML2__BYP, CYREG_PRT5_BYP
.set PWML2__CTL, CYREG_PRT5_CTL
.set PWML2__DM0, CYREG_PRT5_DM0
.set PWML2__DM1, CYREG_PRT5_DM1
.set PWML2__DM2, CYREG_PRT5_DM2
.set PWML2__DR, CYREG_PRT5_DR
.set PWML2__INP_DIS, CYREG_PRT5_INP_DIS
.set PWML2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PWML2__LCD_EN, CYREG_PRT5_LCD_EN
.set PWML2__MASK, 0x10
.set PWML2__PORT, 5
.set PWML2__PRT, CYREG_PRT5_PRT
.set PWML2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PWML2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PWML2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PWML2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PWML2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PWML2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PWML2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PWML2__PS, CYREG_PRT5_PS
.set PWML2__SHIFT, 4
.set PWML2__SLW, CYREG_PRT5_SLW

/* PWML3 */
.set PWML3__0__MASK, 0x40
.set PWML3__0__PC, CYREG_PRT1_PC6
.set PWML3__0__PORT, 1
.set PWML3__0__SHIFT, 6
.set PWML3__AG, CYREG_PRT1_AG
.set PWML3__AMUX, CYREG_PRT1_AMUX
.set PWML3__BIE, CYREG_PRT1_BIE
.set PWML3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PWML3__BYP, CYREG_PRT1_BYP
.set PWML3__CTL, CYREG_PRT1_CTL
.set PWML3__DM0, CYREG_PRT1_DM0
.set PWML3__DM1, CYREG_PRT1_DM1
.set PWML3__DM2, CYREG_PRT1_DM2
.set PWML3__DR, CYREG_PRT1_DR
.set PWML3__INP_DIS, CYREG_PRT1_INP_DIS
.set PWML3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PWML3__LCD_EN, CYREG_PRT1_LCD_EN
.set PWML3__MASK, 0x40
.set PWML3__PORT, 1
.set PWML3__PRT, CYREG_PRT1_PRT
.set PWML3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PWML3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PWML3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PWML3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PWML3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PWML3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PWML3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PWML3__PS, CYREG_PRT1_PS
.set PWML3__SHIFT, 6
.set PWML3__SLW, CYREG_PRT1_SLW

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1

/* PWM_2_PWMHW */
.set PWM_2_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_2_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_2_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_2_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_2_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_2_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_2_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_2_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_2_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_2_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_2_PWMHW__PM_ACT_MSK, 0x01
.set PWM_2_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_2_PWMHW__PM_STBY_MSK, 0x01
.set PWM_2_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_2_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_2_PWMHW__SR0, CYREG_TMR0_SR0

/* SCL_1 */
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* WDCLK */
.set WDCLK__0__MASK, 0x40
.set WDCLK__0__PC, CYREG_PRT5_PC6
.set WDCLK__0__PORT, 5
.set WDCLK__0__SHIFT, 6
.set WDCLK__AG, CYREG_PRT5_AG
.set WDCLK__AMUX, CYREG_PRT5_AMUX
.set WDCLK__BIE, CYREG_PRT5_BIE
.set WDCLK__BIT_MASK, CYREG_PRT5_BIT_MASK
.set WDCLK__BYP, CYREG_PRT5_BYP
.set WDCLK__CTL, CYREG_PRT5_CTL
.set WDCLK__DM0, CYREG_PRT5_DM0
.set WDCLK__DM1, CYREG_PRT5_DM1
.set WDCLK__DM2, CYREG_PRT5_DM2
.set WDCLK__DR, CYREG_PRT5_DR
.set WDCLK__INP_DIS, CYREG_PRT5_INP_DIS
.set WDCLK__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set WDCLK__LCD_EN, CYREG_PRT5_LCD_EN
.set WDCLK__MASK, 0x40
.set WDCLK__PORT, 5
.set WDCLK__PRT, CYREG_PRT5_PRT
.set WDCLK__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set WDCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set WDCLK__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set WDCLK__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set WDCLK__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set WDCLK__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set WDCLK__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set WDCLK__PS, CYREG_PRT5_PS
.set WDCLK__SHIFT, 6
.set WDCLK__SLW, CYREG_PRT5_SLW

/* AOP_IN */
.set AOP_IN__0__MASK, 0x10
.set AOP_IN__0__PC, CYREG_PRT3_PC4
.set AOP_IN__0__PORT, 3
.set AOP_IN__0__SHIFT, 4
.set AOP_IN__AG, CYREG_PRT3_AG
.set AOP_IN__AMUX, CYREG_PRT3_AMUX
.set AOP_IN__BIE, CYREG_PRT3_BIE
.set AOP_IN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set AOP_IN__BYP, CYREG_PRT3_BYP
.set AOP_IN__CTL, CYREG_PRT3_CTL
.set AOP_IN__DM0, CYREG_PRT3_DM0
.set AOP_IN__DM1, CYREG_PRT3_DM1
.set AOP_IN__DM2, CYREG_PRT3_DM2
.set AOP_IN__DR, CYREG_PRT3_DR
.set AOP_IN__INP_DIS, CYREG_PRT3_INP_DIS
.set AOP_IN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set AOP_IN__LCD_EN, CYREG_PRT3_LCD_EN
.set AOP_IN__MASK, 0x10
.set AOP_IN__PORT, 3
.set AOP_IN__PRT, CYREG_PRT3_PRT
.set AOP_IN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set AOP_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set AOP_IN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set AOP_IN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set AOP_IN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set AOP_IN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set AOP_IN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set AOP_IN__PS, CYREG_PRT3_PS
.set AOP_IN__SHIFT, 4
.set AOP_IN__SLW, CYREG_PRT3_SLW

/* CLUTCH */
.set CLUTCH__0__MASK, 0x20
.set CLUTCH__0__PC, CYREG_PRT1_PC5
.set CLUTCH__0__PORT, 1
.set CLUTCH__0__SHIFT, 5
.set CLUTCH__AG, CYREG_PRT1_AG
.set CLUTCH__AMUX, CYREG_PRT1_AMUX
.set CLUTCH__BIE, CYREG_PRT1_BIE
.set CLUTCH__BIT_MASK, CYREG_PRT1_BIT_MASK
.set CLUTCH__BYP, CYREG_PRT1_BYP
.set CLUTCH__CTL, CYREG_PRT1_CTL
.set CLUTCH__DM0, CYREG_PRT1_DM0
.set CLUTCH__DM1, CYREG_PRT1_DM1
.set CLUTCH__DM2, CYREG_PRT1_DM2
.set CLUTCH__DR, CYREG_PRT1_DR
.set CLUTCH__INP_DIS, CYREG_PRT1_INP_DIS
.set CLUTCH__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set CLUTCH__LCD_EN, CYREG_PRT1_LCD_EN
.set CLUTCH__MASK, 0x20
.set CLUTCH__PORT, 1
.set CLUTCH__PRT, CYREG_PRT1_PRT
.set CLUTCH__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set CLUTCH__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set CLUTCH__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set CLUTCH__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set CLUTCH__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set CLUTCH__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set CLUTCH__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set CLUTCH__PS, CYREG_PRT1_PS
.set CLUTCH__SHIFT, 5
.set CLUTCH__SLW, CYREG_PRT1_SLW

/* LED_HB */
.set LED_HB__0__MASK, 0x08
.set LED_HB__0__PC, CYREG_PRT5_PC3
.set LED_HB__0__PORT, 5
.set LED_HB__0__SHIFT, 3
.set LED_HB__AG, CYREG_PRT5_AG
.set LED_HB__AMUX, CYREG_PRT5_AMUX
.set LED_HB__BIE, CYREG_PRT5_BIE
.set LED_HB__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED_HB__BYP, CYREG_PRT5_BYP
.set LED_HB__CTL, CYREG_PRT5_CTL
.set LED_HB__DM0, CYREG_PRT5_DM0
.set LED_HB__DM1, CYREG_PRT5_DM1
.set LED_HB__DM2, CYREG_PRT5_DM2
.set LED_HB__DR, CYREG_PRT5_DR
.set LED_HB__INP_DIS, CYREG_PRT5_INP_DIS
.set LED_HB__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED_HB__LCD_EN, CYREG_PRT5_LCD_EN
.set LED_HB__MASK, 0x08
.set LED_HB__PORT, 5
.set LED_HB__PRT, CYREG_PRT5_PRT
.set LED_HB__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED_HB__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED_HB__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED_HB__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED_HB__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED_HB__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED_HB__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED_HB__PS, CYREG_PRT5_PS
.set LED_HB__SHIFT, 3
.set LED_HB__SLW, CYREG_PRT5_SLW

/* NOT_RE */
.set NOT_RE__0__MASK, 0x80
.set NOT_RE__0__PC, CYREG_PRT6_PC7
.set NOT_RE__0__PORT, 6
.set NOT_RE__0__SHIFT, 7
.set NOT_RE__AG, CYREG_PRT6_AG
.set NOT_RE__AMUX, CYREG_PRT6_AMUX
.set NOT_RE__BIE, CYREG_PRT6_BIE
.set NOT_RE__BIT_MASK, CYREG_PRT6_BIT_MASK
.set NOT_RE__BYP, CYREG_PRT6_BYP
.set NOT_RE__CTL, CYREG_PRT6_CTL
.set NOT_RE__DM0, CYREG_PRT6_DM0
.set NOT_RE__DM1, CYREG_PRT6_DM1
.set NOT_RE__DM2, CYREG_PRT6_DM2
.set NOT_RE__DR, CYREG_PRT6_DR
.set NOT_RE__INP_DIS, CYREG_PRT6_INP_DIS
.set NOT_RE__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set NOT_RE__LCD_EN, CYREG_PRT6_LCD_EN
.set NOT_RE__MASK, 0x80
.set NOT_RE__PORT, 6
.set NOT_RE__PRT, CYREG_PRT6_PRT
.set NOT_RE__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set NOT_RE__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set NOT_RE__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set NOT_RE__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set NOT_RE__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set NOT_RE__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set NOT_RE__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set NOT_RE__PS, CYREG_PRT6_PS
.set NOT_RE__SHIFT, 7
.set NOT_RE__SLW, CYREG_PRT6_SLW

/* SG_VO1 */
.set SG_VO1__0__MASK, 0x08
.set SG_VO1__0__PC, CYREG_PRT0_PC3
.set SG_VO1__0__PORT, 0
.set SG_VO1__0__SHIFT, 3
.set SG_VO1__AG, CYREG_PRT0_AG
.set SG_VO1__AMUX, CYREG_PRT0_AMUX
.set SG_VO1__BIE, CYREG_PRT0_BIE
.set SG_VO1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SG_VO1__BYP, CYREG_PRT0_BYP
.set SG_VO1__CTL, CYREG_PRT0_CTL
.set SG_VO1__DM0, CYREG_PRT0_DM0
.set SG_VO1__DM1, CYREG_PRT0_DM1
.set SG_VO1__DM2, CYREG_PRT0_DM2
.set SG_VO1__DR, CYREG_PRT0_DR
.set SG_VO1__INP_DIS, CYREG_PRT0_INP_DIS
.set SG_VO1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SG_VO1__LCD_EN, CYREG_PRT0_LCD_EN
.set SG_VO1__MASK, 0x08
.set SG_VO1__PORT, 0
.set SG_VO1__PRT, CYREG_PRT0_PRT
.set SG_VO1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SG_VO1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SG_VO1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SG_VO1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SG_VO1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SG_VO1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SG_VO1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SG_VO1__PS, CYREG_PRT0_PS
.set SG_VO1__SHIFT, 3
.set SG_VO1__SLW, CYREG_PRT0_SLW

/* SG_VO2 */
.set SG_VO2__0__MASK, 0x20
.set SG_VO2__0__PC, CYREG_PRT0_PC5
.set SG_VO2__0__PORT, 0
.set SG_VO2__0__SHIFT, 5
.set SG_VO2__AG, CYREG_PRT0_AG
.set SG_VO2__AMUX, CYREG_PRT0_AMUX
.set SG_VO2__BIE, CYREG_PRT0_BIE
.set SG_VO2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SG_VO2__BYP, CYREG_PRT0_BYP
.set SG_VO2__CTL, CYREG_PRT0_CTL
.set SG_VO2__DM0, CYREG_PRT0_DM0
.set SG_VO2__DM1, CYREG_PRT0_DM1
.set SG_VO2__DM2, CYREG_PRT0_DM2
.set SG_VO2__DR, CYREG_PRT0_DR
.set SG_VO2__INP_DIS, CYREG_PRT0_INP_DIS
.set SG_VO2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SG_VO2__LCD_EN, CYREG_PRT0_LCD_EN
.set SG_VO2__MASK, 0x20
.set SG_VO2__PORT, 0
.set SG_VO2__PRT, CYREG_PRT0_PRT
.set SG_VO2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SG_VO2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SG_VO2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SG_VO2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SG_VO2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SG_VO2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SG_VO2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SG_VO2__PS, CYREG_PRT0_PS
.set SG_VO2__SHIFT, 5
.set SG_VO2__SLW, CYREG_PRT0_SLW

/* UART_2_BUART */
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_2_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_2_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_2_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_2_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_2_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_2_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_2_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_2_BUART_sRX_RxSts__3__POS, 3
.set UART_2_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_2_BUART_sRX_RxSts__4__POS, 4
.set UART_2_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_2_BUART_sRX_RxSts__5__POS, 5
.set UART_2_BUART_sRX_RxSts__MASK, 0x38
.set UART_2_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_2_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB12_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB12_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB12_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB12_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB12_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB12_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_2_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set UART_2_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_2_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set UART_2_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_2_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set UART_2_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set UART_2_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_2_BUART_sTX_TxSts__0__POS, 0
.set UART_2_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_2_BUART_sTX_TxSts__1__POS, 1
.set UART_2_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_2_BUART_sTX_TxSts__2__POS, 2
.set UART_2_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_2_BUART_sTX_TxSts__3__POS, 3
.set UART_2_BUART_sTX_TxSts__MASK, 0x0F
.set UART_2_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB15_MSK
.set UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_2_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB15_ST

/* VB_SNS */
.set VB_SNS__0__MASK, 0x40
.set VB_SNS__0__PC, CYREG_PRT4_PC6
.set VB_SNS__0__PORT, 4
.set VB_SNS__0__SHIFT, 6
.set VB_SNS__AG, CYREG_PRT4_AG
.set VB_SNS__AMUX, CYREG_PRT4_AMUX
.set VB_SNS__BIE, CYREG_PRT4_BIE
.set VB_SNS__BIT_MASK, CYREG_PRT4_BIT_MASK
.set VB_SNS__BYP, CYREG_PRT4_BYP
.set VB_SNS__CTL, CYREG_PRT4_CTL
.set VB_SNS__DM0, CYREG_PRT4_DM0
.set VB_SNS__DM1, CYREG_PRT4_DM1
.set VB_SNS__DM2, CYREG_PRT4_DM2
.set VB_SNS__DR, CYREG_PRT4_DR
.set VB_SNS__INP_DIS, CYREG_PRT4_INP_DIS
.set VB_SNS__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set VB_SNS__LCD_EN, CYREG_PRT4_LCD_EN
.set VB_SNS__MASK, 0x40
.set VB_SNS__PORT, 4
.set VB_SNS__PRT, CYREG_PRT4_PRT
.set VB_SNS__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set VB_SNS__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set VB_SNS__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set VB_SNS__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set VB_SNS__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set VB_SNS__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set VB_SNS__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set VB_SNS__PS, CYREG_PRT4_PS
.set VB_SNS__SHIFT, 6
.set VB_SNS__SLW, CYREG_PRT4_SLW

/* i2cclk */
.set i2cclk__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set i2cclk__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set i2cclk__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set i2cclk__CFG2_SRC_SEL_MASK, 0x07
.set i2cclk__INDEX, 0x04
.set i2cclk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set i2cclk__PM_ACT_MSK, 0x10
.set i2cclk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set i2cclk__PM_STBY_MSK, 0x10

/* isr_ds */
.set isr_ds__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ds__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ds__INTC_MASK, 0x400
.set isr_ds__INTC_NUMBER, 10
.set isr_ds__INTC_PRIOR_NUM, 1
.set isr_ds__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set isr_ds__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ds__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_t1 */
.set isr_t1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_t1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_t1__INTC_MASK, 0x40000
.set isr_t1__INTC_NUMBER, 18
.set isr_t1__INTC_PRIOR_NUM, 6
.set isr_t1__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set isr_t1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_t1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_t2 */
.set isr_t2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_t2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_t2__INTC_MASK, 0x80000
.set isr_t2__INTC_NUMBER, 19
.set isr_t2__INTC_PRIOR_NUM, 7
.set isr_t2__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set isr_t2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_t2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_CLK */
.set ADC_CLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ADC_CLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ADC_CLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ADC_CLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_CLK__INDEX, 0x02
.set ADC_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_CLK__PM_ACT_MSK, 0x04
.set ADC_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_CLK__PM_STBY_MSK, 0x04

/* AOP_OUT */
.set AOP_OUT__0__MASK, 0x40
.set AOP_OUT__0__PC, CYREG_PRT3_PC6
.set AOP_OUT__0__PORT, 3
.set AOP_OUT__0__SHIFT, 6
.set AOP_OUT__AG, CYREG_PRT3_AG
.set AOP_OUT__AMUX, CYREG_PRT3_AMUX
.set AOP_OUT__BIE, CYREG_PRT3_BIE
.set AOP_OUT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set AOP_OUT__BYP, CYREG_PRT3_BYP
.set AOP_OUT__CTL, CYREG_PRT3_CTL
.set AOP_OUT__DM0, CYREG_PRT3_DM0
.set AOP_OUT__DM1, CYREG_PRT3_DM1
.set AOP_OUT__DM2, CYREG_PRT3_DM2
.set AOP_OUT__DR, CYREG_PRT3_DR
.set AOP_OUT__INP_DIS, CYREG_PRT3_INP_DIS
.set AOP_OUT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set AOP_OUT__LCD_EN, CYREG_PRT3_LCD_EN
.set AOP_OUT__MASK, 0x40
.set AOP_OUT__PORT, 3
.set AOP_OUT__PRT, CYREG_PRT3_PRT
.set AOP_OUT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set AOP_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set AOP_OUT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set AOP_OUT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set AOP_OUT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set AOP_OUT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set AOP_OUT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set AOP_OUT__PS, CYREG_PRT3_PS
.set AOP_OUT__SHIFT, 6
.set AOP_OUT__SLW, CYREG_PRT3_SLW

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x05
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x20
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x20

/* NOT_RE2 */
.set NOT_RE2__0__MASK, 0x10
.set NOT_RE2__0__PC, CYREG_PRT6_PC4
.set NOT_RE2__0__PORT, 6
.set NOT_RE2__0__SHIFT, 4
.set NOT_RE2__AG, CYREG_PRT6_AG
.set NOT_RE2__AMUX, CYREG_PRT6_AMUX
.set NOT_RE2__BIE, CYREG_PRT6_BIE
.set NOT_RE2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set NOT_RE2__BYP, CYREG_PRT6_BYP
.set NOT_RE2__CTL, CYREG_PRT6_CTL
.set NOT_RE2__DM0, CYREG_PRT6_DM0
.set NOT_RE2__DM1, CYREG_PRT6_DM1
.set NOT_RE2__DM2, CYREG_PRT6_DM2
.set NOT_RE2__DR, CYREG_PRT6_DR
.set NOT_RE2__INP_DIS, CYREG_PRT6_INP_DIS
.set NOT_RE2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set NOT_RE2__LCD_EN, CYREG_PRT6_LCD_EN
.set NOT_RE2__MASK, 0x10
.set NOT_RE2__PORT, 6
.set NOT_RE2__PRT, CYREG_PRT6_PRT
.set NOT_RE2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set NOT_RE2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set NOT_RE2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set NOT_RE2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set NOT_RE2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set NOT_RE2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set NOT_RE2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set NOT_RE2__PS, CYREG_PRT6_PS
.set NOT_RE2__SHIFT, 4
.set NOT_RE2__SLW, CYREG_PRT6_SLW

/* NOT_RE3 */
.set NOT_RE3__0__MASK, 0x04
.set NOT_RE3__0__PC, CYREG_PRT6_PC2
.set NOT_RE3__0__PORT, 6
.set NOT_RE3__0__SHIFT, 2
.set NOT_RE3__AG, CYREG_PRT6_AG
.set NOT_RE3__AMUX, CYREG_PRT6_AMUX
.set NOT_RE3__BIE, CYREG_PRT6_BIE
.set NOT_RE3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set NOT_RE3__BYP, CYREG_PRT6_BYP
.set NOT_RE3__CTL, CYREG_PRT6_CTL
.set NOT_RE3__DM0, CYREG_PRT6_DM0
.set NOT_RE3__DM1, CYREG_PRT6_DM1
.set NOT_RE3__DM2, CYREG_PRT6_DM2
.set NOT_RE3__DR, CYREG_PRT6_DR
.set NOT_RE3__INP_DIS, CYREG_PRT6_INP_DIS
.set NOT_RE3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set NOT_RE3__LCD_EN, CYREG_PRT6_LCD_EN
.set NOT_RE3__MASK, 0x04
.set NOT_RE3__PORT, 6
.set NOT_RE3__PRT, CYREG_PRT6_PRT
.set NOT_RE3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set NOT_RE3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set NOT_RE3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set NOT_RE3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set NOT_RE3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set NOT_RE3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set NOT_RE3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set NOT_RE3__PS, CYREG_PRT6_PS
.set NOT_RE3__SHIFT, 2
.set NOT_RE3__SLW, CYREG_PRT6_SLW

/* Opamp_1_ABuf */
.set Opamp_1_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x02
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x02
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP1_TR1

/* Opamp_2_ABuf */
.set Opamp_2_ABuf__CR, CYREG_OPAMP0_CR
.set Opamp_2_ABuf__MX, CYREG_OPAMP0_MX
.set Opamp_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_2_ABuf__PM_ACT_MSK, 0x01
.set Opamp_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_2_ABuf__PM_STBY_MSK, 0x01
.set Opamp_2_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set Opamp_2_ABuf__SW, CYREG_OPAMP0_SW
.set Opamp_2_ABuf__TR0, CYREG_OPAMP0_TR0
.set Opamp_2_ABuf__TR1, CYREG_OPAMP0_TR1

/* Opamp_3_ABuf */
.set Opamp_3_ABuf__CR, CYREG_OPAMP2_CR
.set Opamp_3_ABuf__MX, CYREG_OPAMP2_MX
.set Opamp_3_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_3_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_3_ABuf__PM_ACT_MSK, 0x04
.set Opamp_3_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_3_ABuf__PM_STBY_MSK, 0x04
.set Opamp_3_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set Opamp_3_ABuf__SW, CYREG_OPAMP2_SW
.set Opamp_3_ABuf__TR0, CYREG_OPAMP2_TR0
.set Opamp_3_ABuf__TR1, CYREG_OPAMP2_TR1

/* Timer_1_TimerHW */
.set Timer_1_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x02
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x02
.set Timer_1_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR1_SR0

/* Timer_2_TimerHW */
.set Timer_2_TimerHW__CAP0, CYREG_TMR2_CAP0
.set Timer_2_TimerHW__CAP1, CYREG_TMR2_CAP1
.set Timer_2_TimerHW__CFG0, CYREG_TMR2_CFG0
.set Timer_2_TimerHW__CFG1, CYREG_TMR2_CFG1
.set Timer_2_TimerHW__CFG2, CYREG_TMR2_CFG2
.set Timer_2_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Timer_2_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Timer_2_TimerHW__PER0, CYREG_TMR2_PER0
.set Timer_2_TimerHW__PER1, CYREG_TMR2_PER1
.set Timer_2_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_2_TimerHW__PM_ACT_MSK, 0x04
.set Timer_2_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_2_TimerHW__PM_STBY_MSK, 0x04
.set Timer_2_TimerHW__RT0, CYREG_TMR2_RT0
.set Timer_2_TimerHW__RT1, CYREG_TMR2_RT1
.set Timer_2_TimerHW__SR0, CYREG_TMR2_SR0

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC3_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* VDAC8_2_viDAC8 */
.set VDAC8_2_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_2_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_2_viDAC8__D, CYREG_DAC2_D
.set VDAC8_2_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_2_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_2_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_2_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_2_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_2_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_2_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_2_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_2_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_2_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_2_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_2_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_2_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_2_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_2_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_2_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_2_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_2_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_2_viDAC8__TST, CYREG_DAC2_TST

/* VDAC8_3_viDAC8 */
.set VDAC8_3_viDAC8__CR0, CYREG_DAC0_CR0
.set VDAC8_3_viDAC8__CR1, CYREG_DAC0_CR1
.set VDAC8_3_viDAC8__D, CYREG_DAC0_D
.set VDAC8_3_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_3_viDAC8__PM_ACT_MSK, 0x01
.set VDAC8_3_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_3_viDAC8__PM_STBY_MSK, 0x01
.set VDAC8_3_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VDAC8_3_viDAC8__SW0, CYREG_DAC0_SW0
.set VDAC8_3_viDAC8__SW2, CYREG_DAC0_SW2
.set VDAC8_3_viDAC8__SW3, CYREG_DAC0_SW3
.set VDAC8_3_viDAC8__SW4, CYREG_DAC0_SW4
.set VDAC8_3_viDAC8__TR, CYREG_DAC0_TR
.set VDAC8_3_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VDAC8_3_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VDAC8_3_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VDAC8_3_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VDAC8_3_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VDAC8_3_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VDAC8_3_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VDAC8_3_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VDAC8_3_viDAC8__TST, CYREG_DAC0_TST

/* isr_dma */
.set isr_dma__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_dma__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_dma__INTC_MASK, 0x01
.set isr_dma__INTC_NUMBER, 0
.set isr_dma__INTC_PRIOR_NUM, 7
.set isr_dma__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_dma__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_dma__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_dma_uart */
.set isr_dma_uart__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_dma_uart__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_dma_uart__INTC_MASK, 0x100
.set isr_dma_uart__INTC_NUMBER, 8
.set isr_dma_uart__INTC_PRIOR_NUM, 7
.set isr_dma_uart__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_dma_uart__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_dma_uart__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_dma_uart_tx */
.set isr_dma_uart_tx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_dma_uart_tx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_dma_uart_tx__INTC_MASK, 0x200
.set isr_dma_uart_tx__INTC_NUMBER, 9
.set isr_dma_uart_tx__INTC_PRIOR_NUM, 7
.set isr_dma_uart_tx__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set isr_dma_uart_tx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_dma_uart_tx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* EXP6_SDA */
.set EXP6_SDA__0__MASK, 0x20
.set EXP6_SDA__0__PC, CYREG_PRT12_PC5
.set EXP6_SDA__0__PORT, 12
.set EXP6_SDA__0__SHIFT, 5
.set EXP6_SDA__AG, CYREG_PRT12_AG
.set EXP6_SDA__BIE, CYREG_PRT12_BIE
.set EXP6_SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EXP6_SDA__BYP, CYREG_PRT12_BYP
.set EXP6_SDA__DM0, CYREG_PRT12_DM0
.set EXP6_SDA__DM1, CYREG_PRT12_DM1
.set EXP6_SDA__DM2, CYREG_PRT12_DM2
.set EXP6_SDA__DR, CYREG_PRT12_DR
.set EXP6_SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set EXP6_SDA__MASK, 0x20
.set EXP6_SDA__PORT, 12
.set EXP6_SDA__PRT, CYREG_PRT12_PRT
.set EXP6_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EXP6_SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EXP6_SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EXP6_SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EXP6_SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EXP6_SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EXP6_SDA__PS, CYREG_PRT12_PS
.set EXP6_SDA__SHIFT, 5
.set EXP6_SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EXP6_SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EXP6_SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EXP6_SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EXP6_SDA__SLW, CYREG_PRT12_SLW

/* EXP7_SCL */
.set EXP7_SCL__0__MASK, 0x10
.set EXP7_SCL__0__PC, CYREG_PRT12_PC4
.set EXP7_SCL__0__PORT, 12
.set EXP7_SCL__0__SHIFT, 4
.set EXP7_SCL__AG, CYREG_PRT12_AG
.set EXP7_SCL__BIE, CYREG_PRT12_BIE
.set EXP7_SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EXP7_SCL__BYP, CYREG_PRT12_BYP
.set EXP7_SCL__DM0, CYREG_PRT12_DM0
.set EXP7_SCL__DM1, CYREG_PRT12_DM1
.set EXP7_SCL__DM2, CYREG_PRT12_DM2
.set EXP7_SCL__DR, CYREG_PRT12_DR
.set EXP7_SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set EXP7_SCL__MASK, 0x10
.set EXP7_SCL__PORT, 12
.set EXP7_SCL__PRT, CYREG_PRT12_PRT
.set EXP7_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EXP7_SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EXP7_SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EXP7_SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EXP7_SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EXP7_SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EXP7_SCL__PS, CYREG_PRT12_PS
.set EXP7_SCL__SHIFT, 4
.set EXP7_SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EXP7_SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EXP7_SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EXP7_SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EXP7_SCL__SLW, CYREG_PRT12_SLW

/* T2_RESET */
.set T2_RESET_Sync_ctrl_reg__0__MASK, 0x01
.set T2_RESET_Sync_ctrl_reg__0__POS, 0
.set T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set T2_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set T2_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set T2_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set T2_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set T2_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set T2_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set T2_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set T2_RESET_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set T2_RESET_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set T2_RESET_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set T2_RESET_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set T2_RESET_Sync_ctrl_reg__MASK, 0x01
.set T2_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set T2_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set T2_RESET_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 6
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x06
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x40
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x40

/* ADC_SAR_2_ADC_SAR */
.set ADC_SAR_2_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_2_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_2_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_2_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_2_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_2_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_2_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_2_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_2_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_2_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_2_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_2_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_2_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_2_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_2_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_2_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_2_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_2_IRQ */
.set ADC_SAR_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_2_IRQ__INTC_MASK, 0x04
.set ADC_SAR_2_IRQ__INTC_NUMBER, 2
.set ADC_SAR_2_IRQ__INTC_PRIOR_NUM, 1
.set ADC_SAR_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_SAR_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* QuadDec_1_bQuadDec */
.set QuadDec_1_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_1_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_1_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_1_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set QuadDec_1_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_1_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_1_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_1_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_1_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_1_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* QuadDec_1_Cnt16_CounterUDB */
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB00_ST

/* QuadDec_1_isr */
.set QuadDec_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_1_isr__INTC_MASK, 0x10
.set QuadDec_1_isr__INTC_NUMBER, 4
.set QuadDec_1_isr__INTC_PRIOR_NUM, 7
.set QuadDec_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set QuadDec_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_arb_int */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_1_Dp */
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x20
.set USBUART_1_ep_1__INTC_NUMBER, 5
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x40
.set USBUART_1_ep_2__INTC_NUMBER, 6
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x80
.set USBUART_1_ep_3__INTC_NUMBER, 7
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ord_int */
.set USBUART_1_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ord_int__INTC_MASK, 0x2000000
.set USBUART_1_ord_int__INTC_NUMBER, 25
.set USBUART_1_ord_int__INTC_PRIOR_NUM, 7
.set USBUART_1_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_1_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* I2C_OPT_PU */
.set I2C_OPT_PU__0__MASK, 0x80
.set I2C_OPT_PU__0__PC, CYREG_PRT4_PC7
.set I2C_OPT_PU__0__PORT, 4
.set I2C_OPT_PU__0__SHIFT, 7
.set I2C_OPT_PU__AG, CYREG_PRT4_AG
.set I2C_OPT_PU__AMUX, CYREG_PRT4_AMUX
.set I2C_OPT_PU__BIE, CYREG_PRT4_BIE
.set I2C_OPT_PU__BIT_MASK, CYREG_PRT4_BIT_MASK
.set I2C_OPT_PU__BYP, CYREG_PRT4_BYP
.set I2C_OPT_PU__CTL, CYREG_PRT4_CTL
.set I2C_OPT_PU__DM0, CYREG_PRT4_DM0
.set I2C_OPT_PU__DM1, CYREG_PRT4_DM1
.set I2C_OPT_PU__DM2, CYREG_PRT4_DM2
.set I2C_OPT_PU__DR, CYREG_PRT4_DR
.set I2C_OPT_PU__INP_DIS, CYREG_PRT4_INP_DIS
.set I2C_OPT_PU__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set I2C_OPT_PU__LCD_EN, CYREG_PRT4_LCD_EN
.set I2C_OPT_PU__MASK, 0x80
.set I2C_OPT_PU__PORT, 4
.set I2C_OPT_PU__PRT, CYREG_PRT4_PRT
.set I2C_OPT_PU__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set I2C_OPT_PU__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set I2C_OPT_PU__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set I2C_OPT_PU__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set I2C_OPT_PU__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set I2C_OPT_PU__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set I2C_OPT_PU__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set I2C_OPT_PU__PS, CYREG_PRT4_PS
.set I2C_OPT_PU__SHIFT, 7
.set I2C_OPT_PU__SLW, CYREG_PRT4_SLW

/* Coast_Brake */
.set Coast_Brake_Sync_ctrl_reg__0__MASK, 0x01
.set Coast_Brake_Sync_ctrl_reg__0__POS, 0
.set Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Coast_Brake_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Coast_Brake_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Coast_Brake_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Coast_Brake_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Coast_Brake_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Coast_Brake_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Coast_Brake_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Coast_Brake_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Coast_Brake_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Coast_Brake_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Coast_Brake_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Coast_Brake_Sync_ctrl_reg__MASK, 0x01
.set Coast_Brake_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Coast_Brake_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Coast_Brake_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* ADC_DelSig_1_DEC */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x02
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x02

/* ADC_DelSig_1_IRQ */
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* UART_DMA_XMIT */
.set UART_DMA_XMIT_Sync_ctrl_reg__0__MASK, 0x01
.set UART_DMA_XMIT_Sync_ctrl_reg__0__POS, 0
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__MASK, 0x01
.set UART_DMA_XMIT_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_DMA_XMIT_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_DMA_XMIT_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* MotorDirection */
.set MotorDirection_Sync_ctrl_reg__0__MASK, 0x01
.set MotorDirection_Sync_ctrl_reg__0__POS, 0
.set MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set MotorDirection_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set MotorDirection_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set MotorDirection_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set MotorDirection_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set MotorDirection_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set MotorDirection_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set MotorDirection_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set MotorDirection_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set MotorDirection_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set MotorDirection_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set MotorDirection_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set MotorDirection_Sync_ctrl_reg__MASK, 0x01
.set MotorDirection_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MotorDirection_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set MotorDirection_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 80000000
.set BCLK__BUS_CLK__KHZ, 80000
.set BCLK__BUS_CLK__MHZ, 80
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000C831E
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CyHBUS_40MHZ__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CyHBUS_40MHZ__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CyHBUS_40MHZ__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CyHBUS_40MHZ__CFG2_SRC_SEL_MASK, 0x07
.set CyHBUS_40MHZ__INDEX, 0x00
.set CyHBUS_40MHZ__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CyHBUS_40MHZ__PM_ACT_MSK, 0x01
.set CyHBUS_40MHZ__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CyHBUS_40MHZ__PM_STBY_MSK, 0x01
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000407
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
