/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [40:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [5:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  reg [2:0] celloutsig_0_64z;
  reg [5:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [15:0] celloutsig_0_9z;
  reg [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_29z & celloutsig_0_29z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z[0] & in_data[163]);
  assign celloutsig_0_17z = ~(celloutsig_0_12z & celloutsig_0_14z);
  assign celloutsig_0_6z = !(1'h1 ? celloutsig_0_1z[3] : celloutsig_0_1z[0]);
  assign celloutsig_1_13z = !(celloutsig_1_11z[1] ? celloutsig_1_0z[2] : celloutsig_1_5z[4]);
  assign celloutsig_1_19z = !(celloutsig_1_11z[1] ? celloutsig_1_9z : celloutsig_1_13z);
  assign celloutsig_1_12z = celloutsig_1_3z[8] | ~(celloutsig_1_0z[0]);
  assign celloutsig_0_11z = celloutsig_0_10z[5] | ~(celloutsig_0_10z[1]);
  assign celloutsig_0_15z = celloutsig_0_13z | ~(celloutsig_0_14z);
  assign celloutsig_0_29z = celloutsig_0_13z | ~(celloutsig_0_9z[7]);
  assign celloutsig_0_36z = celloutsig_0_2z ^ celloutsig_0_13z;
  assign celloutsig_1_2z = in_data[182] ^ celloutsig_1_1z;
  assign celloutsig_0_12z = celloutsig_0_3z ^ celloutsig_0_6z;
  assign celloutsig_0_16z = celloutsig_0_2z ^ celloutsig_0_7z[1];
  assign celloutsig_0_3z = ~(in_data[45] ^ in_data[84]);
  assign celloutsig_0_8z = ~(celloutsig_0_3z ^ celloutsig_0_4z);
  assign celloutsig_0_7z = { in_data[63:59], 1'h1, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z } + { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, 1'h1, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_7z[8:0], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_13z, 1'h1, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_11z, 1'h1, celloutsig_0_11z, celloutsig_0_4z } + { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_1_5z = { in_data[147:141], celloutsig_1_4z, celloutsig_1_1z } / { 1'h1, celloutsig_1_3z[8:1] };
  assign celloutsig_1_7z = { in_data[165:141], celloutsig_1_2z } == { celloutsig_1_3z[8:2], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_9z = { in_data[138:133], celloutsig_1_2z } == { celloutsig_1_5z[6:3], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_4z, 1'h1, celloutsig_0_11z } == celloutsig_0_1z[2:0];
  assign celloutsig_0_20z = celloutsig_0_19z[15:9] == in_data[75:69];
  assign celloutsig_0_37z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_32z } === celloutsig_0_21z[2:0];
  assign celloutsig_0_4z = in_data[75:67] === { in_data[33:30], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_10z = in_data[143:139] === { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_6z = { in_data[132:121], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z } >= { in_data[162:156], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_27z = { celloutsig_0_9z, celloutsig_0_13z } >= { celloutsig_0_1z[2], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[7:1] > in_data[76:70];
  assign celloutsig_1_4z = celloutsig_1_3z[7:1] > in_data[140:134];
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z } > { in_data[126:123], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_15z = celloutsig_1_5z[6:0] > in_data[122:116];
  assign celloutsig_0_14z = celloutsig_0_10z[3:1] > celloutsig_0_1z[3:1];
  assign celloutsig_0_18z = celloutsig_0_0z & ~(celloutsig_0_14z);
  assign celloutsig_0_46z = { celloutsig_0_15z, celloutsig_0_37z, celloutsig_0_42z } % { 1'h1, celloutsig_0_6z, celloutsig_0_32z };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z } % { 1'h1, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_32z = { celloutsig_0_25z[8:3], celloutsig_0_20z } != { celloutsig_0_23z[4:3], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_6z };
  assign celloutsig_1_18z = { in_data[182:178], celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_4z } != { celloutsig_1_0z[1:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_50z = - { celloutsig_0_27z, celloutsig_0_46z, celloutsig_0_36z, celloutsig_0_36z };
  assign celloutsig_1_3z = - in_data[145:136];
  assign celloutsig_0_23z = - { celloutsig_0_1z[2:1], celloutsig_0_14z, 1'h1, celloutsig_0_15z };
  assign celloutsig_0_25z = - { celloutsig_0_21z[5:1], celloutsig_0_23z };
  assign celloutsig_1_1z = in_data[124] & in_data[180];
  assign celloutsig_0_1z = in_data[30:27] >> in_data[89:86];
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | in_data[49]);
  assign celloutsig_0_24z = ~((celloutsig_0_16z & celloutsig_0_9z[3]) | in_data[43]);
  always_latch
    if (clkin_data[64]) celloutsig_0_64z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_64z = { celloutsig_0_0z, celloutsig_0_37z, celloutsig_0_12z };
  always_latch
    if (clkin_data[64]) celloutsig_0_65z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_65z = celloutsig_0_50z;
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[190:187];
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 16'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_9z = { in_data[28:22], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, 1'h1, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, 1'h1 };
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_10z = in_data[25:14];
  always_latch
    if (!clkin_data[32]) celloutsig_0_21z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_21z = celloutsig_0_7z[8:3];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
