SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS}:{$HPEESOF_DIR}/custom/{%PROJECT1}/symbols
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=
DATA_FILES=./data:{%PROJECT_SEARCH_DATA_FILES}:{%DESIGN_KIT_DATA_FILES}
DESIGN_KIT_DATA_FILES=
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS}:{$HPEESOF_DIR}/custom/{%PROJECT1}/designs
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS=
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH}
DESIGN_KIT_VIA_CONFIG_PATH=
LAST_LIBRARY_SELECTED=RF_Double_Stage_Amplifier_lib
SCHEM_FILE_OPEN_HISTORY_1=RF_Double_Stage_Amplifier_lib:Cascade with Transmission Line:schematic
SCHEM_FILE_OPEN_HISTORY_2=RF_Double_Stage_Amplifier_lib:Impedance Matching Cascade Optim:schematic
SCHEM_FILE_OPEN_HISTORY_3=RF_Double_Stage_Amplifier_lib:Cascade with Transmission Line Partial:schematic
SCHEM_FILE_OPEN_HISTORY_4=RF_Double_Stage_Amplifier_lib:Impedance Matching Cascade Synthesis:schematic
LAYOUT_FILE_OPEN_HISTORY_1=test_model_ce3512k2_lib:pad_trasistor:layout
SUBSTRATE_FILE_OPEN_HISTORY_1=test_model_ce3512k2_lib:teflon_762um
LAYOUT_FILE_OPEN_HISTORY_2=test_model_ce3512k2_lib:CEL_CE3512K2_modele:layout
