============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May  6 11:22:52 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(85)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/PLL_VGA.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_VGA.v(65)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(114)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 36 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.337701s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (68.9%)

RUN-1004 : used memory is 297 MB, reserved memory is 274 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75720273428480"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75720273428480"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1111001110101110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 25890/18 useful/useless nets, 14934/10 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 25619/4 useful/useless nets, 15329/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25603/16 useful/useless nets, 15317/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 25340/30 useful/useless nets, 15054/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.369848s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (81.0%)

RUN-1004 : used memory is 308 MB, reserved memory is 283 MB, peak memory is 310 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 25787/2 useful/useless nets, 15504/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83025, tnet num: 17339, tinst num: 15503, tnode num: 96527, tedge num: 135153.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.53), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 204 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 343 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.364506s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (67.4%)

RUN-1004 : used memory is 329 MB, reserved memory is 321 MB, peak memory is 443 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.885284s wall, 2.734375s user + 0.078125s system = 2.812500s CPU (72.4%)

RUN-1004 : used memory is 330 MB, reserved memory is 322 MB, peak memory is 443 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[5] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[15] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[4] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[14] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[3] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[13] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[2] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[12] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[1] will be merged to another kept net isp_out_data[11]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[11] will be merged to another kept net isp_out_data[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25094/1 useful/useless nets, 14804/0 useful/useless insts
SYN-4016 : Net sd_reader/clk driven by BUFG (279 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net clk_148m_vga_dup_1 is clkc0 of pll U_PLL_VGA/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll U_PLL_VGA/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "sdclk_syn_6" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdclk_syn_6 as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net sdclk_syn_6 to drive 115 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14805 instances
RUN-0007 : 8816 luts, 2914 seqs, 1949 mslices, 994 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 25095 nets
RUN-1001 : 14622 nets have 2 pins
RUN-1001 : 9051 nets have [3 - 5] pins
RUN-1001 : 815 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 73 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1369     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     546     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  51   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 68
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14803 instances, 8816 luts, 2914 seqs, 2943 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81520, tnet num: 16645, tinst num: 14803, tnode num: 94798, tedge num: 133576.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.308233s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (62.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.36127e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14803.
PHY-3001 : Level 1 #clusters 1954.
PHY-3001 : End clustering;  0.120687s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (64.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.13543e+06, overlap = 834.656
PHY-3002 : Step(2): len = 1.0077e+06, overlap = 919.062
PHY-3002 : Step(3): len = 701579, overlap = 1232.5
PHY-3002 : Step(4): len = 591571, overlap = 1354.47
PHY-3002 : Step(5): len = 479556, overlap = 1481.38
PHY-3002 : Step(6): len = 405209, overlap = 1570.28
PHY-3002 : Step(7): len = 334044, overlap = 1637.25
PHY-3002 : Step(8): len = 284899, overlap = 1716.56
PHY-3002 : Step(9): len = 251063, overlap = 1779.62
PHY-3002 : Step(10): len = 216306, overlap = 1831.25
PHY-3002 : Step(11): len = 195955, overlap = 1871
PHY-3002 : Step(12): len = 173568, overlap = 1897.16
PHY-3002 : Step(13): len = 159465, overlap = 1919.75
PHY-3002 : Step(14): len = 145200, overlap = 1935.06
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.06099e-07
PHY-3002 : Step(15): len = 151241, overlap = 1956.22
PHY-3002 : Step(16): len = 173306, overlap = 1915.53
PHY-3002 : Step(17): len = 156946, overlap = 1871.88
PHY-3002 : Step(18): len = 156323, overlap = 1802.59
PHY-3002 : Step(19): len = 142015, overlap = 1789.88
PHY-3002 : Step(20): len = 141065, overlap = 1792.69
PHY-3002 : Step(21): len = 131445, overlap = 1753.47
PHY-3002 : Step(22): len = 131723, overlap = 1741.38
PHY-3002 : Step(23): len = 125197, overlap = 1724.56
PHY-3002 : Step(24): len = 126305, overlap = 1738.28
PHY-3002 : Step(25): len = 124357, overlap = 1756.94
PHY-3002 : Step(26): len = 126399, overlap = 1750.59
PHY-3002 : Step(27): len = 123826, overlap = 1771.94
PHY-3002 : Step(28): len = 124499, overlap = 1752.94
PHY-3002 : Step(29): len = 122844, overlap = 1764.84
PHY-3002 : Step(30): len = 122219, overlap = 1793.44
PHY-3002 : Step(31): len = 118746, overlap = 1817.31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.12198e-07
PHY-3002 : Step(32): len = 129984, overlap = 1778.06
PHY-3002 : Step(33): len = 148284, overlap = 1740.88
PHY-3002 : Step(34): len = 150639, overlap = 1688.78
PHY-3002 : Step(35): len = 155074, overlap = 1623.47
PHY-3002 : Step(36): len = 155285, overlap = 1620.44
PHY-3002 : Step(37): len = 156745, overlap = 1620.28
PHY-3002 : Step(38): len = 154244, overlap = 1608.12
PHY-3002 : Step(39): len = 154537, overlap = 1597.84
PHY-3002 : Step(40): len = 152493, overlap = 1621.09
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.2244e-06
PHY-3002 : Step(41): len = 166722, overlap = 1576.22
PHY-3002 : Step(42): len = 180030, overlap = 1548.12
PHY-3002 : Step(43): len = 181842, overlap = 1488.59
PHY-3002 : Step(44): len = 185898, overlap = 1456.06
PHY-3002 : Step(45): len = 187668, overlap = 1378.22
PHY-3002 : Step(46): len = 189416, overlap = 1343.88
PHY-3002 : Step(47): len = 186071, overlap = 1331.03
PHY-3002 : Step(48): len = 185479, overlap = 1372.59
PHY-3002 : Step(49): len = 185094, overlap = 1422.09
PHY-3002 : Step(50): len = 185533, overlap = 1425.84
PHY-3002 : Step(51): len = 182485, overlap = 1445.69
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.44879e-06
PHY-3002 : Step(52): len = 201056, overlap = 1467
PHY-3002 : Step(53): len = 209593, overlap = 1464.12
PHY-3002 : Step(54): len = 210029, overlap = 1431.03
PHY-3002 : Step(55): len = 211519, overlap = 1373.44
PHY-3002 : Step(56): len = 210802, overlap = 1315.84
PHY-3002 : Step(57): len = 211582, overlap = 1291.88
PHY-3002 : Step(58): len = 208830, overlap = 1273.22
PHY-3002 : Step(59): len = 208797, overlap = 1278.22
PHY-3002 : Step(60): len = 208504, overlap = 1289.19
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.89758e-06
PHY-3002 : Step(61): len = 223396, overlap = 1278.62
PHY-3002 : Step(62): len = 232848, overlap = 1304.03
PHY-3002 : Step(63): len = 235605, overlap = 1271.91
PHY-3002 : Step(64): len = 238590, overlap = 1263.81
PHY-3002 : Step(65): len = 241446, overlap = 1297.19
PHY-3002 : Step(66): len = 242765, overlap = 1286.75
PHY-3002 : Step(67): len = 240183, overlap = 1296.38
PHY-3002 : Step(68): len = 240714, overlap = 1283.38
PHY-3002 : Step(69): len = 238217, overlap = 1290.41
PHY-3002 : Step(70): len = 238615, overlap = 1275
PHY-3002 : Step(71): len = 236875, overlap = 1260.72
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.79517e-06
PHY-3002 : Step(72): len = 251032, overlap = 1267.69
PHY-3002 : Step(73): len = 260929, overlap = 1192.09
PHY-3002 : Step(74): len = 266590, overlap = 1182.59
PHY-3002 : Step(75): len = 269862, overlap = 1158.62
PHY-3002 : Step(76): len = 273293, overlap = 1096.62
PHY-3002 : Step(77): len = 276735, overlap = 1079.56
PHY-3002 : Step(78): len = 275165, overlap = 1075.66
PHY-3002 : Step(79): len = 275500, overlap = 1074.41
PHY-3002 : Step(80): len = 276160, overlap = 1085.91
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.95903e-05
PHY-3002 : Step(81): len = 291889, overlap = 1077.22
PHY-3002 : Step(82): len = 307334, overlap = 994.094
PHY-3002 : Step(83): len = 313126, overlap = 938.438
PHY-3002 : Step(84): len = 315554, overlap = 889.344
PHY-3002 : Step(85): len = 317782, overlap = 850.75
PHY-3002 : Step(86): len = 318553, overlap = 851.312
PHY-3002 : Step(87): len = 317517, overlap = 854.344
PHY-3002 : Step(88): len = 318576, overlap = 853.469
PHY-3002 : Step(89): len = 318384, overlap = 864.406
PHY-3002 : Step(90): len = 318431, overlap = 899.062
PHY-3002 : Step(91): len = 317260, overlap = 888.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.91807e-05
PHY-3002 : Step(92): len = 331357, overlap = 846.312
PHY-3002 : Step(93): len = 340406, overlap = 825.938
PHY-3002 : Step(94): len = 343032, overlap = 791.094
PHY-3002 : Step(95): len = 344268, overlap = 784.656
PHY-3002 : Step(96): len = 346203, overlap = 771.562
PHY-3002 : Step(97): len = 347587, overlap = 765.75
PHY-3002 : Step(98): len = 346477, overlap = 762.844
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.71662e-05
PHY-3002 : Step(99): len = 356051, overlap = 724.125
PHY-3002 : Step(100): len = 363332, overlap = 697
PHY-3002 : Step(101): len = 366215, overlap = 657.188
PHY-3002 : Step(102): len = 367836, overlap = 644.438
PHY-3002 : Step(103): len = 369282, overlap = 632.438
PHY-3002 : Step(104): len = 370297, overlap = 614.094
PHY-3002 : Step(105): len = 370299, overlap = 614.438
PHY-3002 : Step(106): len = 371208, overlap = 601.094
PHY-3002 : Step(107): len = 373013, overlap = 593.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000154332
PHY-3002 : Step(108): len = 380253, overlap = 576.312
PHY-3002 : Step(109): len = 385548, overlap = 555.531
PHY-3002 : Step(110): len = 387568, overlap = 553.844
PHY-3002 : Step(111): len = 389220, overlap = 529.594
PHY-3002 : Step(112): len = 391086, overlap = 536.594
PHY-3002 : Step(113): len = 392251, overlap = 540.125
PHY-3002 : Step(114): len = 391864, overlap = 544.031
PHY-3002 : Step(115): len = 392954, overlap = 539.781
PHY-3002 : Step(116): len = 394653, overlap = 530.875
PHY-3002 : Step(117): len = 395637, overlap = 519.469
PHY-3002 : Step(118): len = 394703, overlap = 529.625
PHY-3002 : Step(119): len = 394538, overlap = 530.438
PHY-3002 : Step(120): len = 395166, overlap = 530.094
PHY-3002 : Step(121): len = 395337, overlap = 533.594
PHY-3002 : Step(122): len = 394413, overlap = 524.094
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00028282
PHY-3002 : Step(123): len = 397827, overlap = 514.812
PHY-3002 : Step(124): len = 401420, overlap = 502
PHY-3002 : Step(125): len = 403325, overlap = 509.438
PHY-3002 : Step(126): len = 404846, overlap = 522.5
PHY-3002 : Step(127): len = 406306, overlap = 507.844
PHY-3002 : Step(128): len = 407563, overlap = 486.062
PHY-3002 : Step(129): len = 407882, overlap = 491.656
PHY-3002 : Step(130): len = 408018, overlap = 493.875
PHY-3002 : Step(131): len = 407906, overlap = 487.438
PHY-3002 : Step(132): len = 407939, overlap = 476.625
PHY-3002 : Step(133): len = 407931, overlap = 478.156
PHY-3002 : Step(134): len = 408047, overlap = 473.906
PHY-3002 : Step(135): len = 408101, overlap = 465.625
PHY-3002 : Step(136): len = 408530, overlap = 461.281
PHY-3002 : Step(137): len = 408721, overlap = 468.5
PHY-3002 : Step(138): len = 408865, overlap = 469
PHY-3002 : Step(139): len = 408846, overlap = 463.594
PHY-3002 : Step(140): len = 408968, overlap = 456.969
PHY-3002 : Step(141): len = 409035, overlap = 459.312
PHY-3002 : Step(142): len = 409191, overlap = 447.594
PHY-3002 : Step(143): len = 409040, overlap = 446.781
PHY-3002 : Step(144): len = 409031, overlap = 447.188
PHY-3002 : Step(145): len = 409032, overlap = 444.469
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000520233
PHY-3002 : Step(146): len = 412012, overlap = 445.344
PHY-3002 : Step(147): len = 414038, overlap = 447.219
PHY-3002 : Step(148): len = 413919, overlap = 450
PHY-3002 : Step(149): len = 414097, overlap = 449.844
PHY-3002 : Step(150): len = 415282, overlap = 447.531
PHY-3002 : Step(151): len = 416075, overlap = 445.312
PHY-3002 : Step(152): len = 416063, overlap = 449.469
PHY-3002 : Step(153): len = 416356, overlap = 447.469
PHY-3002 : Step(154): len = 417199, overlap = 442.781
PHY-3002 : Step(155): len = 417594, overlap = 441.062
PHY-3002 : Step(156): len = 417523, overlap = 441.188
PHY-3002 : Step(157): len = 417496, overlap = 441.281
PHY-3002 : Step(158): len = 417916, overlap = 435.469
PHY-3002 : Step(159): len = 418053, overlap = 435.469
PHY-3002 : Step(160): len = 417770, overlap = 437.031
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000893054
PHY-3002 : Step(161): len = 419373, overlap = 445.25
PHY-3002 : Step(162): len = 421356, overlap = 452.125
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00156487
PHY-3002 : Step(163): len = 421061, overlap = 452.312
PHY-3002 : Step(164): len = 421276, overlap = 455.688
PHY-3002 : Step(165): len = 423200, overlap = 454.25
PHY-3002 : Step(166): len = 425908, overlap = 459.281
PHY-3002 : Step(167): len = 426451, overlap = 442.25
PHY-3002 : Step(168): len = 427183, overlap = 439.562
PHY-3002 : Step(169): len = 428518, overlap = 454.312
PHY-3002 : Step(170): len = 429170, overlap = 451.156
PHY-3002 : Step(171): len = 428634, overlap = 446.219
PHY-3002 : Step(172): len = 428394, overlap = 448.406
PHY-3002 : Step(173): len = 428790, overlap = 448
PHY-3002 : Step(174): len = 428790, overlap = 448
PHY-3002 : Step(175): len = 428809, overlap = 447.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016968s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25095.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 594560, over cnt = 1776(5%), over = 14874, worst = 161
PHY-1001 : End global iterations;  0.385422s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (28.4%)

PHY-1001 : Congestion index: top1 = 130.32, top5 = 91.18, top10 = 73.22, top15 = 62.61.
PHY-3001 : End congestion estimation;  0.584487s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (45.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385018s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (85.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.08704e-05
PHY-3002 : Step(176): len = 465004, overlap = 429.281
PHY-3002 : Step(177): len = 459644, overlap = 423.719
PHY-3002 : Step(178): len = 447366, overlap = 425.156
PHY-3002 : Step(179): len = 432389, overlap = 400.25
PHY-3002 : Step(180): len = 430269, overlap = 367.938
PHY-3002 : Step(181): len = 419949, overlap = 369.625
PHY-3002 : Step(182): len = 421429, overlap = 364.594
PHY-3002 : Step(183): len = 416334, overlap = 380.062
PHY-3002 : Step(184): len = 416873, overlap = 380.281
PHY-3002 : Step(185): len = 411458, overlap = 372.438
PHY-3002 : Step(186): len = 411458, overlap = 372.438
PHY-3002 : Step(187): len = 409594, overlap = 375.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101741
PHY-3002 : Step(188): len = 420155, overlap = 364.094
PHY-3002 : Step(189): len = 420155, overlap = 364.094
PHY-3002 : Step(190): len = 419114, overlap = 359.344
PHY-3002 : Step(191): len = 419114, overlap = 359.344
PHY-3002 : Step(192): len = 419577, overlap = 357.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000187566
PHY-3002 : Step(193): len = 434126, overlap = 347.938
PHY-3002 : Step(194): len = 437372, overlap = 347.719
PHY-3002 : Step(195): len = 439878, overlap = 328.781
PHY-3002 : Step(196): len = 442671, overlap = 336.156
PHY-3002 : Step(197): len = 444854, overlap = 338.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000335454
PHY-3002 : Step(198): len = 447849, overlap = 328.125
PHY-3002 : Step(199): len = 452139, overlap = 329.125
PHY-3002 : Step(200): len = 457097, overlap = 323.062
PHY-3002 : Step(201): len = 464220, overlap = 303
PHY-3002 : Step(202): len = 467678, overlap = 308.062
PHY-3002 : Step(203): len = 468874, overlap = 307.656
PHY-3002 : Step(204): len = 467943, overlap = 314.281
PHY-3002 : Step(205): len = 465743, overlap = 310.25
PHY-3002 : Step(206): len = 462455, overlap = 312.5
PHY-3002 : Step(207): len = 459769, overlap = 305.344
PHY-3002 : Step(208): len = 456743, overlap = 310.188
PHY-3002 : Step(209): len = 454525, overlap = 304
PHY-3002 : Step(210): len = 452963, overlap = 306.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000637503
PHY-3002 : Step(211): len = 453868, overlap = 305.406
PHY-3002 : Step(212): len = 455701, overlap = 302.812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 97/25095.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 582992, over cnt = 2224(6%), over = 16104, worst = 340
PHY-1001 : End global iterations;  0.545006s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (54.5%)

PHY-1001 : Congestion index: top1 = 130.80, top5 = 85.75, top10 = 71.09, top15 = 62.81.
PHY-3001 : End congestion estimation;  0.743378s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (67.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.416642s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (60.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.78214e-05
PHY-3002 : Step(213): len = 469980, overlap = 715.938
PHY-3002 : Step(214): len = 479070, overlap = 638.719
PHY-3002 : Step(215): len = 457600, overlap = 550.969
PHY-3002 : Step(216): len = 450495, overlap = 491.656
PHY-3002 : Step(217): len = 441674, overlap = 469.844
PHY-3002 : Step(218): len = 432278, overlap = 451.188
PHY-3002 : Step(219): len = 425528, overlap = 451.188
PHY-3002 : Step(220): len = 416662, overlap = 469.688
PHY-3002 : Step(221): len = 407216, overlap = 517.188
PHY-3002 : Step(222): len = 402157, overlap = 519.156
PHY-3002 : Step(223): len = 394375, overlap = 526.281
PHY-3002 : Step(224): len = 391423, overlap = 537.562
PHY-3002 : Step(225): len = 390072, overlap = 548.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.56427e-05
PHY-3002 : Step(226): len = 397556, overlap = 483.438
PHY-3002 : Step(227): len = 402762, overlap = 472.281
PHY-3002 : Step(228): len = 407725, overlap = 449.812
PHY-3002 : Step(229): len = 409653, overlap = 430.188
PHY-3002 : Step(230): len = 405252, overlap = 414.625
PHY-3002 : Step(231): len = 403790, overlap = 412.5
PHY-3002 : Step(232): len = 401458, overlap = 414.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111285
PHY-3002 : Step(233): len = 408886, overlap = 400.25
PHY-3002 : Step(234): len = 412622, overlap = 386.875
PHY-3002 : Step(235): len = 416013, overlap = 381.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000212386
PHY-3002 : Step(236): len = 419134, overlap = 377.281
PHY-3002 : Step(237): len = 423801, overlap = 359.156
PHY-3002 : Step(238): len = 434803, overlap = 345.312
PHY-3002 : Step(239): len = 441484, overlap = 311.344
PHY-3002 : Step(240): len = 440065, overlap = 308.844
PHY-3002 : Step(241): len = 439527, overlap = 308.25
PHY-3002 : Step(242): len = 437220, overlap = 295.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000424772
PHY-3002 : Step(243): len = 439448, overlap = 292.469
PHY-3002 : Step(244): len = 442337, overlap = 292.031
PHY-3002 : Step(245): len = 445310, overlap = 289.438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81520, tnet num: 16645, tinst num: 14803, tnode num: 94798, tedge num: 133576.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.036215s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (75.4%)

RUN-1004 : used memory is 542 MB, reserved memory is 523 MB, peak memory is 580 MB
OPT-1001 : Total overflow 890.97 peak overflow 6.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 246/25095.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 620520, over cnt = 3011(8%), over = 15873, worst = 48
PHY-1001 : End global iterations;  0.747199s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (60.6%)

PHY-1001 : Congestion index: top1 = 79.35, top5 = 65.84, top10 = 58.72, top15 = 54.16.
PHY-1001 : End incremental global routing;  0.961877s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (66.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.426552s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (76.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.689120s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (71.2%)

OPT-1001 : Current memory(MB): used = 560, reserve = 542, peak = 580.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16595/25095.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 620520, over cnt = 3011(8%), over = 15873, worst = 48
PHY-1002 : len = 745056, over cnt = 2716(7%), over = 8290, worst = 44
PHY-1002 : len = 849584, over cnt = 1393(3%), over = 2910, worst = 27
PHY-1002 : len = 900656, over cnt = 351(0%), over = 464, worst = 16
PHY-1002 : len = 918728, over cnt = 34(0%), over = 55, worst = 6
PHY-1001 : End global iterations;  1.821349s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (84.9%)

PHY-1001 : Congestion index: top1 = 64.09, top5 = 57.74, top10 = 54.05, top15 = 51.49.
OPT-1001 : End congestion update;  2.061381s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (84.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.329324s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (80.7%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.390824s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (84.3%)

OPT-1001 : Current memory(MB): used = 567, reserve = 549, peak = 580.
OPT-1001 : End physical optimization;  5.252976s wall, 4.062500s user + 0.031250s system = 4.093750s CPU (77.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8816 LUT to BLE ...
SYN-4008 : Packed 8816 LUT and 1288 SEQ to BLE.
SYN-4003 : Packing 1626 remaining SEQ's ...
SYN-4005 : Packed 1365 SEQ with LUT/SLICE
SYN-4006 : 6262 single LUT's are left
SYN-4006 : 261 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9077/12426 primitive instances ...
PHY-3001 : End packing;  0.615379s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (55.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7881 instances
RUN-1001 : 3875 mslices, 3874 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24034 nets
RUN-1001 : 13258 nets have 2 pins
RUN-1001 : 9276 nets have [3 - 5] pins
RUN-1001 : 885 nets have [6 - 10] pins
RUN-1001 : 330 nets have [11 - 20] pins
RUN-1001 : 218 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
PHY-3001 : design contains 7879 instances, 7749 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 462230, Over = 446.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12206/24034.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 876024, over cnt = 1939(5%), over = 3157, worst = 9
PHY-1002 : len = 877856, over cnt = 1387(3%), over = 1837, worst = 6
PHY-1002 : len = 891568, over cnt = 493(1%), over = 550, worst = 5
PHY-1002 : len = 896696, over cnt = 281(0%), over = 303, worst = 4
PHY-1002 : len = 910192, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  1.318207s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (54.5%)

PHY-1001 : Congestion index: top1 = 65.56, top5 = 57.65, top10 = 53.73, top15 = 50.97.
PHY-3001 : End congestion estimation;  1.636363s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (51.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78409, tnet num: 15584, tinst num: 7879, tnode num: 89473, tedge num: 131195.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.257838s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (36.0%)

RUN-1004 : used memory is 600 MB, reserved memory is 583 MB, peak memory is 600 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.753159s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (34.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3446e-05
PHY-3002 : Step(246): len = 450499, overlap = 459
PHY-3002 : Step(247): len = 447591, overlap = 460.25
PHY-3002 : Step(248): len = 439721, overlap = 474.75
PHY-3002 : Step(249): len = 436990, overlap = 478.5
PHY-3002 : Step(250): len = 430376, overlap = 497.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.6892e-05
PHY-3002 : Step(251): len = 432436, overlap = 487.5
PHY-3002 : Step(252): len = 435330, overlap = 486.5
PHY-3002 : Step(253): len = 438126, overlap = 478.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.23146e-05
PHY-3002 : Step(254): len = 448135, overlap = 462.5
PHY-3002 : Step(255): len = 454916, overlap = 451.25
PHY-3002 : Step(256): len = 466306, overlap = 433.75
PHY-3002 : Step(257): len = 469112, overlap = 425.75
PHY-3002 : Step(258): len = 470683, overlap = 424.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104629
PHY-3002 : Step(259): len = 478725, overlap = 413.25
PHY-3002 : Step(260): len = 482888, overlap = 406.25
PHY-3002 : Step(261): len = 495739, overlap = 379.75
PHY-3002 : Step(262): len = 497649, overlap = 369.5
PHY-3002 : Step(263): len = 497871, overlap = 364.75
PHY-3002 : Step(264): len = 497617, overlap = 369.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.532417s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 659192
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 422/24034.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 884880, over cnt = 3419(9%), over = 6251, worst = 8
PHY-1002 : len = 912200, over cnt = 2257(6%), over = 3476, worst = 7
PHY-1002 : len = 940872, over cnt = 855(2%), over = 1344, worst = 6
PHY-1002 : len = 957800, over cnt = 192(0%), over = 315, worst = 6
PHY-1002 : len = 961400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  2.603647s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (66.0%)

PHY-1001 : Congestion index: top1 = 60.73, top5 = 55.62, top10 = 52.35, top15 = 50.08.
PHY-3001 : End congestion estimation;  2.948228s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (66.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.490994s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (63.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.96088e-05
PHY-3002 : Step(265): len = 581552, overlap = 121.25
PHY-3002 : Step(266): len = 555388, overlap = 174.75
PHY-3002 : Step(267): len = 542647, overlap = 187.25
PHY-3002 : Step(268): len = 535343, overlap = 198.25
PHY-3002 : Step(269): len = 529540, overlap = 206.25
PHY-3002 : Step(270): len = 525851, overlap = 208.25
PHY-3002 : Step(271): len = 523225, overlap = 207.5
PHY-3002 : Step(272): len = 521580, overlap = 202.5
PHY-3002 : Step(273): len = 520920, overlap = 205.5
PHY-3002 : Step(274): len = 519200, overlap = 208
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000179218
PHY-3002 : Step(275): len = 530851, overlap = 199.75
PHY-3002 : Step(276): len = 539834, overlap = 196
PHY-3002 : Step(277): len = 541964, overlap = 192.25
PHY-3002 : Step(278): len = 542907, overlap = 189.5
PHY-3002 : Step(279): len = 544224, overlap = 191
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000335954
PHY-3002 : Step(280): len = 553333, overlap = 183
PHY-3002 : Step(281): len = 561071, overlap = 176.75
PHY-3002 : Step(282): len = 567357, overlap = 170.75
PHY-3002 : Step(283): len = 570780, overlap = 174.25
PHY-3002 : Step(284): len = 571538, overlap = 175.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016463s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 614979, Over = 0
PHY-3001 : Spreading special nets. 80 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.045039s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.1%)

PHY-3001 : 124 instances has been re-located, deltaX = 35, deltaY = 82, maxDist = 2.
PHY-3001 : Final: Len = 617165, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78409, tnet num: 15584, tinst num: 7879, tnode num: 89473, tedge num: 131195.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.388523s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (51.8%)

RUN-1004 : used memory is 594 MB, reserved memory is 585 MB, peak memory is 628 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2572/24034.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 857608, over cnt = 3413(9%), over = 6055, worst = 7
PHY-1002 : len = 885400, over cnt = 1970(5%), over = 2776, worst = 6
PHY-1002 : len = 912288, over cnt = 516(1%), over = 678, worst = 5
PHY-1002 : len = 919088, over cnt = 201(0%), over = 283, worst = 5
PHY-1002 : len = 924440, over cnt = 6(0%), over = 11, worst = 3
PHY-1001 : End global iterations;  2.464741s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (69.1%)

PHY-1001 : Congestion index: top1 = 59.14, top5 = 54.16, top10 = 51.10, top15 = 48.95.
PHY-1001 : End incremental global routing;  2.797578s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (71.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.504620s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (65.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.678653s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (67.5%)

OPT-1001 : Current memory(MB): used = 607, reserve = 596, peak = 628.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14557/24034.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 924440, over cnt = 6(0%), over = 11, worst = 3
PHY-1002 : len = 924496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.281239s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (44.4%)

PHY-1001 : Congestion index: top1 = 59.14, top5 = 54.16, top10 = 51.10, top15 = 48.95.
OPT-1001 : End congestion update;  0.621676s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (35.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346954s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (81.1%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.968752s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (51.6%)

OPT-1001 : Current memory(MB): used = 613, reserve = 601, peak = 628.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357176s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (70.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14557/24034.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 924496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135363s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (34.6%)

PHY-1001 : Congestion index: top1 = 59.14, top5 = 54.16, top10 = 51.10, top15 = 48.95.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346732s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (90.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.354746s wall, 4.531250s user + 0.000000s system = 4.531250s CPU (61.6%)

RUN-1003 : finish command "place" in  33.930548s wall, 16.671875s user + 0.562500s system = 17.234375s CPU (50.8%)

RUN-1004 : used memory is 572 MB, reserved memory is 558 MB, peak memory is 628 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.371936s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (97.9%)

RUN-1004 : used memory is 573 MB, reserved memory is 559 MB, peak memory is 629 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7881 instances
RUN-1001 : 3875 mslices, 3874 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24034 nets
RUN-1001 : 13258 nets have 2 pins
RUN-1001 : 9276 nets have [3 - 5] pins
RUN-1001 : 885 nets have [6 - 10] pins
RUN-1001 : 330 nets have [11 - 20] pins
RUN-1001 : 218 nets have [21 - 99] pins
RUN-1001 : 67 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78409, tnet num: 15584, tinst num: 7879, tnode num: 89473, tedge num: 131195.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.230505s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (50.8%)

RUN-1004 : used memory is 572 MB, reserved memory is 565 MB, peak memory is 629 MB
PHY-1001 : 3875 mslices, 3874 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 837560, over cnt = 3433(9%), over = 6303, worst = 8
PHY-1002 : len = 869512, over cnt = 2000(5%), over = 2938, worst = 6
PHY-1002 : len = 885712, over cnt = 1136(3%), over = 1660, worst = 6
PHY-1002 : len = 913680, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 913888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.421726s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (80.0%)

PHY-1001 : Congestion index: top1 = 59.14, top5 = 54.06, top10 = 50.67, top15 = 48.39.
PHY-1001 : End global routing;  2.748936s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (78.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 625, reserve = 612, peak = 629.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net sdclk_syn_12 will be merged with clock sdclk_syn_6
PHY-1001 : clock net sd_reader/clk will be merged with clock clk_gen_inst/clk1_buf
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 904, reserve = 894, peak = 904.
PHY-1001 : End build detailed router design. 2.991424s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (55.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 165776, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.096259s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (57.4%)

PHY-1001 : Current memory(MB): used = 939, reserve = 930, peak = 939.
PHY-1001 : End phase 1; 2.101925s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (57.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.90009e+06, over cnt = 2952(0%), over = 2980, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 950, reserve = 940, peak = 950.
PHY-1001 : End initial routed; 23.994088s wall, 14.937500s user + 0.109375s system = 15.046875s CPU (62.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15017(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.085276s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (73.4%)

PHY-1001 : Current memory(MB): used = 967, reserve = 958, peak = 967.
PHY-1001 : End phase 2; 26.079461s wall, 16.468750s user + 0.109375s system = 16.578125s CPU (63.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.90009e+06, over cnt = 2952(0%), over = 2980, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.082675s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.78985e+06, over cnt = 1321(0%), over = 1324, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.858741s wall, 3.796875s user + 0.015625s system = 3.812500s CPU (133.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.77414e+06, over cnt = 435(0%), over = 436, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.285886s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (108.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.77435e+06, over cnt = 168(0%), over = 168, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.621803s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (77.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.77696e+06, over cnt = 54(0%), over = 54, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.506005s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (71.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.77801e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.337276s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (83.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.77813e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.270936s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (34.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.77822e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 7; 0.235972s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (46.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15017(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.096871s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (68.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for U_PLL_VGA/pll_inst.fbclk[0]
PHY-1001 : 778 feed throughs used by 435 nets
PHY-1001 : End commit to database; 1.886706s wall, 1.421875s user + 0.093750s system = 1.515625s CPU (80.3%)

PHY-1001 : Current memory(MB): used = 1062, reserve = 1057, peak = 1062.
PHY-1001 : End phase 3; 10.424847s wall, 9.593750s user + 0.156250s system = 9.750000s CPU (93.5%)

PHY-1003 : Routed, final wirelength = 2.77822e+06
PHY-1001 : Current memory(MB): used = 1067, reserve = 1062, peak = 1067.
PHY-1001 : End export database. 0.165331s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (94.5%)

PHY-1001 : End detail routing;  42.099987s wall, 29.250000s user + 0.312500s system = 29.562500s CPU (70.2%)

RUN-1003 : finish command "route" in  46.698418s wall, 32.515625s user + 0.312500s system = 32.828125s CPU (70.3%)

RUN-1004 : used memory is 1000 MB, reserved memory is 994 MB, peak memory is 1067 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15064   out of  19600   76.86%
#reg                     3006   out of  19600   15.34%
#le                     15323
  #lut only             12317   out of  15323   80.38%
  #reg only               259   out of  15323    1.69%
  #lut&reg               2747   out of  15323   17.93%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        2   out of      4   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                                        Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                                  2084
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2                   243
#3        clk_gen_inst/clk1_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc1                   174
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck                              131
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                                72
#6        sdclk_syn_6                              GCLK               mslice             ISP/u_5X5Window/bayer_state_b[1]_syn_13.q0    65
#7        clk_148m_vga_dup_1                       GCLK               pll                U_PLL_VGA/pll_inst.clkc0                      51


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15323  |14425   |639     |3022    |20      |3       |
|  ISP                               |AHBISP                                      |8221   |7924    |220     |614     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7653   |7559    |76      |270     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1777   |1771    |6       |23      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1785   |1779    |6       |25      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1775   |1769    |6       |25      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |44     |38      |6       |25      |2       |0       |
|    u_demosaic                      |demosaic                                    |451    |260     |132     |270     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |114    |57      |29      |73      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |86     |43      |27      |51      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |93     |60      |33      |66      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |127    |86      |35      |62      |0       |0       |
|    u_gamma                         |gamma                                       |29     |29      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |12     |12      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |10     |10      |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |4      |4       |0       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |4      |4       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |14     |14      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |34     |34      |0       |20      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |8      |8       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |4      |4       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |3      |3       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_PLL_VGA                         |PLL_VGA                                     |0      |0       |0       |0       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |10     |10      |0       |6       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |580    |468     |102     |271     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |274    |240     |34      |136     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |710    |528     |103     |398     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |383    |244     |60      |260     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |144    |63      |18      |116     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |17     |0       |0       |17      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |39     |23      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |31     |21      |0       |31      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |145    |111     |18      |117     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |26     |26      |0       |25      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |43     |32      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |36     |35      |0       |36      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |327    |284     |43      |138     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |49     |40      |9       |26      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |75     |75      |0       |18      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |39     |35      |4       |30      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |88     |70      |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |76     |64      |12      |33      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5067   |5001    |56      |1337    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |149    |84      |65      |28      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |494    |318     |93      |312     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |494    |318     |93      |312     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |214    |135     |0       |205     |0       |0       |
|        reg_inst                    |register                                    |214    |135     |0       |205     |0       |0       |
|      trigger_inst                  |trigger                                     |280    |183     |93      |107     |0       |0       |
|        bus_inst                    |bus_top                                     |101    |62      |36      |29      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |47     |26      |18      |11      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |52     |34      |18      |16      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |111    |81      |29      |57      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13212  
    #2          2       7991   
    #3          3        706   
    #4          4        579   
    #5        5-10       932   
    #6        11-50      470   
    #7       51-100      28    
    #8       101-500     45    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.752402s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (125.7%)

RUN-1004 : used memory is 1002 MB, reserved memory is 995 MB, peak memory is 1067 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78409, tnet num: 15584, tinst num: 7879, tnode num: 89473, tedge num: 131195.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.205577s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (62.2%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1000 MB, peak memory is 1067 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		config_inst_syn_10
		sd_reader/clk
		sdclk_syn_12
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL U_PLL_VGA/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2f07ad9db636683043c93dd49081cb305af47d90622fbf6b7e8df63a62d0ebd8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7879
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24034, pip num: 184773
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 778
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3170 valid insts, and 488559 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100110101111001110101110
BIT-1004 : PLL setting string = 0011
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  27.037345s wall, 277.953125s user + 4.625000s system = 282.578125s CPU (1045.1%)

RUN-1004 : used memory is 1085 MB, reserved memory is 1091 MB, peak memory is 1272 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240506_112252.log"
