INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.srcs/sources_1/new/wrapper_rx_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper_rx_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.srcs/sources_1/new/wrapper_tx_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper_tx_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.ip_user_files/bd/design_1/ip/design_1_uart_rx_0_0/sim/design_1_uart_rx_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_uart_rx_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.ip_user_files/bd/design_1/ip/design_1_uart_tx_0_0/sim/design_1_uart_tx_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_uart_tx_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.ip_user_files/bd/design_1/ip/design_1_wrapper_rx_fifo_0_0/sim/design_1_wrapper_rx_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_rx_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.ip_user_files/bd/design_1/ip/design_1_wrapper_tx_fifo_0_0/sim/design_1_wrapper_tx_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_tx_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Xlinx_project/test_uart_23-1/test_uart_23-1.srcs/sim_1/new/tb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_bd
