{"vcs1":{"timestamp_begin":1747209464.370395950, "rt":8.96, "ut":9.14, "st":0.64}}
{"vcselab":{"timestamp_begin":1747209473.418290753, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747209473.856652400, "rt":0.42, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747209463.667833038}
{"VCS_COMP_START_TIME": 1747209463.667833038}
{"VCS_COMP_END_TIME": 1747209474.420027678}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483312}}
{"vcselab": {"peak_mem": 183888}}
