==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 837.605 MB.
INFO: [HLS 200-10] Analyzing design file 'dds_scaler/dds_scaler.cpp' ... 
ERROR: [HLS 207-3796] unknown type name 'uint16_t' (dds_scaler/dds_scaler.cpp:10:48)
ERROR: [HLS 207-3796] unknown type name 'uint16_t' (dds_scaler/dds_scaler.cpp:10:64)
ERROR: [HLS 207-3796] unknown type name 'uint16_t' (dds_scaler/dds_scaler.cpp:10:77)
ERROR: [HLS 207-3796] unknown type name 'uint16_t' (dds_scaler/dds_scaler.cpp:10:90)
ERROR: [HLS 207-3796] unknown type name 'int16_t' (dds_scaler/dds_scaler.cpp:14:2)
ERROR: [HLS 207-3771] use of undeclared identifier 'int16_t' (dds_scaler/dds_scaler.cpp:14:21)
ERROR: [HLS 207-3771] use of undeclared identifier 'int32_t' (dds_scaler/dds_scaler.cpp:14:32)
ERROR: [HLS 207-3796] unknown type name 'uint16_t' (dds_scaler/dds_scaler.cpp:15:2)
ERROR: [HLS 207-3771] use of undeclared identifier 'uint16_t' (dds_scaler/dds_scaler.cpp:15:19)
ERROR: [HLS 207-3771] use of undeclared identifier 'int32_t' (dds_scaler/dds_scaler.cpp:15:30)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.423 seconds; current allocated memory: 268.578 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.399 seconds; peak allocated memory: 1.070 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 796.449 MB.
INFO: [HLS 200-10] Analyzing design file 'dds_scaler/dds_scaler.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'w' (dds_scaler/dds_scaler.cpp:10:145)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.96 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (dds_scaler/dds_scaler.cpp:13:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (dds_scaler/dds_scaler.cpp:16:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (dds_scaler/dds_scaler.cpp:14:40)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.216 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dds_scaler' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dds_scaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dds_scaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/dds_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/dds_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/dds_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/dds_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/dds_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/u' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/v' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dds_scaler' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dds_scaler/w' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dds_scaler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.070 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dds_scaler.
INFO: [VLOG 209-307] Generating Verilog RTL for dds_scaler.
INFO: [HLS 200-789] **** Estimated Fmax: 465.12 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.422 seconds; current allocated memory: 311.305 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.37 seconds; peak allocated memory: 1.070 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 762.223 MB.
INFO: [HLS 200-10] Analyzing design file 'dds_scaler/dds_scaler.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.812 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<16>, 2ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>::read(hls::axis<ap_int<16>, 2ul, 0ul, 0ul>&)' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (dds_scaler/dds_scaler.cpp:13:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (dds_scaler/dds_scaler.cpp:16:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (dds_scaler/dds_scaler.cpp:14:40)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'dds_scaler(hls::stream<hls::axis<ap_int<16>, 2ul, 0ul, 0ul>, 0>&, unsigned short, unsigned short*, unsigned short*, unsigned short*)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.001 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dds_scaler' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dds_scaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dds_scaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/dds_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/dds_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/dds_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/dds_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/dds_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/u' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/v' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dds_scaler/w' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dds_scaler' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dds_scaler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.070 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dds_scaler.
INFO: [VLOG 209-307] Generating Verilog RTL for dds_scaler.
INFO: [HLS 200-789] **** Estimated Fmax: 465.12 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.788 seconds; current allocated memory: 340.086 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.653 seconds; peak allocated memory: 1.070 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description=Test
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DDS_SCALER
INFO: [HLS 200-1464] Running solution command: config_export -library=NA
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/git/bldc-driver-fpga/hardware_design/hls/dds_scaler/output
INFO: [HLS 200-1464] Running solution command: config_export -taxonomy=1
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Keshark
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -description Test -display_name DDS_SCALER -library NA -output C:/git/bldc-driver-fpga/hardware_design/hls/dds_scaler/output -taxonomy 1 -vendor Keshark -version 1.0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/git/bldc-driver-fpga/hardware_design/hls/dds_scaler/output 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.639 seconds; current allocated memory: 325.070 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.473 seconds; peak allocated memory: 1.078 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -description=Test
INFO: [HLS 200-1464] Running solution command: config_export -display_name=DDS_SCALER
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=NA
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/git/bldc-driver-fpga/hardware_design/hls/dds_scaler/output
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -taxonomy=1
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Keshark
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -description Test -display_name DDS_SCALER -format ip_catalog -library NA -output C:/git/bldc-driver-fpga/hardware_design/hls/dds_scaler/output -rtl verilog -taxonomy 1 -vendor Keshark -version 1.0.0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/git/bldc-driver-fpga/hardware_design/hls/dds_scaler/output 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file dds_scaler/output/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.422 seconds; current allocated memory: 326.102 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.249 seconds; peak allocated memory: 1.078 GB.
