Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 00:04:04 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_43/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.073        0.000                      0                 1311        0.010        0.000                      0                 1311        2.115        0.000                       0                  1312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.390}        4.780           209.205         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.073        0.000                      0                 1311        0.010        0.000                      0                 1311        2.115        0.000                       0                  1312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (vclock rise@4.780ns - vclock rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.955ns (41.702%)  route 2.733ns (58.298%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 6.085 - 4.780 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.758ns (routing 0.001ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.001ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1311, routed)        0.758     1.704    demux/CLK
    SLICE_X113Y513       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y513       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.782 r  demux/sel_reg[1]/Q
                         net (fo=30, routed)          0.227     2.009    demux/sel[1]
    SLICE_X112Y512       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.224     2.233 f  demux/sel_reg[8]_i_6/O[6]
                         net (fo=42, routed)          0.427     2.660    demux/sel_reg[0]_0[6]
    SLICE_X113Y503       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.711 f  demux/sel[8]_i_225/O
                         net (fo=1, routed)           0.119     2.830    demux/sel[8]_i_225_n_0
    SLICE_X112Y503       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     2.921 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     2.947    demux/sel_reg[8]_i_196_n_0
    SLICE_X112Y504       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.024 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.212     3.236    demux_n_10
    SLICE_X112Y507       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.161     3.397 r  sel[8]_i_137/O
                         net (fo=2, routed)           0.182     3.579    sel[8]_i_137_n_0
    SLICE_X112Y507       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.676 r  sel[8]_i_144/O
                         net (fo=1, routed)           0.011     3.687    demux/sel[8]_i_73_0[4]
    SLICE_X112Y507       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.842 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     3.868    demux/sel_reg[8]_i_81_n_0
    SLICE_X112Y508       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.950 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, routed)           0.272     4.222    demux_n_87
    SLICE_X113Y507       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.099     4.321 r  sel[8]_i_30/O
                         net (fo=2, routed)           0.155     4.476    sel[8]_i_30_n_0
    SLICE_X113Y507       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.577 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.015     4.592    demux/sel[8]_i_25_0[7]
    SLICE_X113Y507       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.709 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.735    demux/sel_reg[8]_i_19_n_0
    SLICE_X113Y508       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.791 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.355     5.146    demux_n_104
    SLICE_X114Y509       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.350 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.213     5.563    sel_reg[8]_i_18_n_11
    SLICE_X112Y510       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.599 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.010     5.609    demux/sel_reg[5]_0[6]
    SLICE_X112Y510       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.724 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.750    demux/sel_reg[8]_i_4_n_0
    SLICE_X112Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.826 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=10, routed)          0.207     6.033    demux/sel_reg[8]_i_5_n_14
    SLICE_X113Y513       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     6.131 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.152     6.283    demux/sel[3]_i_2_n_0
    SLICE_X113Y513       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     6.320 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.072     6.392    demux/sel20_in[1]
    SLICE_X113Y513       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.780     4.780 r  
    AP13                                              0.000     4.780 r  clk (IN)
                         net (fo=0)                   0.000     4.780    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.125 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.125    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.125 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.412    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.436 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1311, routed)        0.649     6.085    demux/CLK
    SLICE_X113Y513       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.391     6.475    
                         clock uncertainty           -0.035     6.440    
    SLICE_X113Y513       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.465    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          6.465    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  0.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[30].z_reg[30][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            genblk1[30].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.060ns (35.928%)  route 0.107ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.676ns (routing 0.001ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.001ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1311, routed)        0.676     1.332    demux/CLK
    SLICE_X121Y506       FDRE                                         r  demux/genblk1[30].z_reg[30][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y506       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.392 r  demux/genblk1[30].z_reg[30][1]/Q
                         net (fo=1, routed)           0.107     1.499    genblk1[30].reg_in/D[1]
    SLICE_X120Y506       FDRE                                         r  genblk1[30].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1311, routed)        0.790     1.736    genblk1[30].reg_in/CLK
    SLICE_X120Y506       FDRE                                         r  genblk1[30].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.308     1.428    
    SLICE_X120Y506       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.488    genblk1[30].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.390 }
Period(ns):         4.780
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.780       3.490      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.390       2.115      SLICE_X115Y513  demux/genblk1[199].z_reg[199][6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.390       2.115      SLICE_X112Y517  demux/genblk1[203].z_reg[203][6]/C



