<div id=toc></div>

# Table of Contents

- [cs.PL](#cs.PL) [Total: 2]


<div id='cs.PL'></div>

# cs.PL [[Back]](#toc)

### [1] [Cutting Corners on Uncertainty: Zonotope Abstractions for Stream-based Runtime Monitoring](https://arxiv.org/abs/2601.11358)
*Bernd Finkbeiner,Martin Fränzle,Florian Kohn,Paul Kröger*

Main category: cs.PL

TL;DR: 该论文提出使用zonotopes作为在线监控RLola规范的抽象域，以处理传感器误差传播问题，实现有界内存监控。


<details>
  <summary>Details</summary>
Motivation: 安全关键系统的流式监控中，传感器存在校准和测量误差，这些误差会通过监控计算传播并扭曲最终判决。虽然仿射算术能精确跟踪误差，但独立测量噪声会引入新的松弛变量，导致监控状态随时间无限增长，因此需要设计有界内存监控算法。

Method: 引入zonotopes作为RLola规范在线监控的抽象域。Zonotopes能精确捕获监控器的仿射状态，通过其过近似产生有界内存监控器。比较了不同zonotope过近似策略在运行时监控中的性能。

Result: Zonotopes能精确捕获监控器的仿射状态，其过近似能产生有界内存监控器。通过比较不同zonotope过近似策略，评估了它们在运行时监控中的性能和误报率。

Conclusion: Zonotopes作为抽象域能有效解决传感器误差传播问题，实现有界内存的在线监控，为RLola规范的运行时监控提供了实用解决方案。

Abstract: Stream-based monitoring assesses the health of safety-critical systems by transforming input streams of sensor measurements into output streams that determine a verdict. These inputs are often treated as accurate representations of the physical state, although real sensors introduce calibration and measurement errors. Such errors propagate through the monitor's computations and can distort the final verdict. Affine arithmetic with symbolic slack variables can track these errors precisely, but independent measurement noise introduces a fresh slack variable upon each measurement event, causing the monitor's state representation to grow without bound over time. Therefore, any bounded-memory monitoring algorithm must unify slack variables at runtime in a way that generates a sound approximation.
  This paper introduces zonotopes as an abstract domain for online monitoring of RLola specifications. We demonstrate that zonotopes precisely capture the affine state of the monitor and that their over-approximation produces a sound bounded-memory monitor. We present a comparison of different zonotope over-approximation strategies in the context of runtime monitoring, evaluating their performance and false-positive rates.

</details>


### [2] [Qihe: A General-Purpose Static Analysis Framework for Verilog](https://arxiv.org/abs/2601.11408)
*Qinlin Chen,Nairen Zhang,Jinpeng Wang,Jiacai Cui,Tian Tan,Xiaoxing Ma,Chang Xu,Jian Lu,Yue Li*

Main category: cs.PL

TL;DR: Qihe是首个针对Verilog的通用静态分析框架，填补了硬件分析领域的空白，支持多种硬件特性分析，已在真实项目中发现多个未知漏洞。


<details>
  <summary>Details</summary>
Motivation: 软件领域已有成熟的静态分析框架支持各种应用，但硬件领域缺乏类似框架，限制了硬件静态分析的发展潜力。作者希望为Verilog创建首个通用静态分析框架，促进硬件分析生态繁荣。

Method: 开发了包含分析导向前端、Verilog专用中间表示和基础分析套件的框架。基础分析专门处理硬件特性如位向量运算、寄存器同步和数字组件并发，支持复杂数据和控制流分析。

Result: 在真实硬件项目中发现了9个开发者确认的未知漏洞，识别了18个现有linter无法检测的bug，检测到16个真实硬件程序漏洞。框架包含10万+行代码并已开源。

Conclusion: Qihe成功填补了硬件静态分析框架的空白，验证了其在漏洞检测、安全和程序理解方面的实用性，有望促进硬件分析生态的繁荣发展。

Abstract: In the past decades, static analysis has thrived in software, facilitating applications in bug detection, security, and program understanding. These advanced analyses are largely underpinned by general-purpose static analysis frameworks, which offer essential infrastructure to streamline their development. Conversely, hardware lacks such a framework, which overshadows the promising opportunities for sophisticated static analysis in hardware, hindering achievements akin to those witnessed in software. We thus introduce Qihe, the first general-purpose static analysis framework for Verilog -- a highly challenging endeavor given the absence of precedents in hardware. Qihe features an analysis-oriented front end, a Verilog-specific IR, and a suite of diverse fundamental analyses that capture essential hardware-specific characteristics -- such as bit-vector arithmetic, register synchronization, and digital component concurrency -- and enable the examination of intricate hardware data and control flows. These fundamental analyses are designed to support a wide array of hardware analysis clients. To validate Qihe's utility, we further developed a set of clients spanning bug detection, security, and program understanding. Our preliminary experimental results are highly promising; for example, Qihe uncovered 9 previously unknown bugs in popular real-world hardware projects (averaging 1.5K+ GitHub stars), all of which were confirmed by developers; moreover, Qihe successfully identified 18 bugs beyond the capabilities of existing static analyses for Verilog bug detection (i.e., linters), and detected 16 vulnerabilities in real-world hardware programs. By open-sourcing Qihe, which comprises over 100K lines of code, we aim to inspire further innovation and applications of sophisticated static analysis for hardware, aspiring to foster a similarly vibrant ecosystem that software analysis enjoys.

</details>
