<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="14.3" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="../../lib/grlib/stdlib/version.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="1"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="1"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/stdlib/config.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="2"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="2"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/stdlib/stdlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="3"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="3"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/stdlib/stdio.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="4"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/stdlib/testlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="5"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/util/util.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="6"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/sparc/sparc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="7"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="7"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/sparc/sparc_disas.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="8"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/sparc/cpu_disas.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="9"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/modgen/multlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="10"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="10"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/modgen/leaves.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="11"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="11"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/amba/amba.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="12"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="12"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/amba/devices.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="13"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="13"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/amba/defmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="14"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="14"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/amba/apbctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="15"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="15"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/amba/ahbctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="16"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="16"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/amba/dma2ahb_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="17"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="17"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/amba/dma2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="18"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="18"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/amba/ahbmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="19"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="19"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/amba/dma2ahb_tp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="20"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/grlib/amba/amba_tp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="21"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../lib/tech/unisim/ise/unisim_VPKG.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="22"/>
      <library xil_pn:name="unisim"/>
    </file>
    <file xil_pn:name="../../lib/tech/unisim/ise/unisim_VCOMP.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="23"/>
      <library xil_pn:name="unisim"/>
    </file>
    <file xil_pn:name="../../lib/tech/unisim/ise/simple_simprim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="24"/>
      <library xil_pn:name="unisim"/>
    </file>
    <file xil_pn:name="../../lib/tech/unisim/ise/unisim_VITAL.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="25"/>
      <library xil_pn:name="unisim"/>
    </file>
    <file xil_pn:name="../../lib/tech/dware/simprims/DWpackages.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="26"/>
      <library xil_pn:name="dware"/>
    </file>
    <file xil_pn:name="../../lib/tech/dware/simprims/DW_Foundation_arith.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="27"/>
      <library xil_pn:name="dware"/>
    </file>
    <file xil_pn:name="../../lib/tech/dware/simprims/DW_Foundation_comp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="28"/>
      <library xil_pn:name="dware"/>
    </file>
    <file xil_pn:name="../../lib/tech/dware/simprims/DW_Foundation_comp_arith.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="29"/>
      <library xil_pn:name="dware"/>
    </file>
    <file xil_pn:name="../../lib/synplify/sim/synplify.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="30"/>
      <library xil_pn:name="synplify"/>
    </file>
    <file xil_pn:name="../../lib/synplify/sim/synattr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="31"/>
      <library xil_pn:name="synplify"/>
    </file>
    <file xil_pn:name="../../lib/techmap/gencomp/gencomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="32"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="32"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/gencomp/netcomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="33"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="33"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/inferred/memory_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="34"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="34"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/inferred/ddr_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="35"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="35"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/inferred/mul_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="36"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="36"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/inferred/ddr_phy_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="37"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="37"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/inferred/ddrphy_datapath.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="38"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="38"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/inferred/sim_pll.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="39"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/memory_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="40"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="40"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/buffer_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="41"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="41"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/pads_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="42"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="42"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/clkgen_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="43"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="43"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/tap_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="44"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="44"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/ddr_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="45"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="45"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/ddr_phy_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="46"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="46"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/grspwc_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="47"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="47"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/grspwc2_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="48"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="48"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/grusbhc_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="49"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="49"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/ssrctrl_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="50"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="50"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/sysmon_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="51"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="51"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/mul_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="52"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="52"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/spictrl_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="53"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="53"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/spictrl_unisim_comb0.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="54"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="54"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/unisim/spictrl_unisim_comb1.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="55"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="55"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/allclkgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="56"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="56"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/allddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="57"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="57"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/allmem.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="58"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="58"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/allmul.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="59"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="59"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/allpads.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="60"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="60"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/alltap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="61"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="61"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/clkgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="62"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="62"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/clkmux.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="63"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="63"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/clkand.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="64"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="64"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/ddr_ireg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="65"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="65"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/ddr_oreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="66"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="66"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/ddrphy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="67"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="67"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="68"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="68"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncram64.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="69"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="69"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncram_2p.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="70"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="70"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncram_dp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="71"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="71"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncfifo.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="72"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="72"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/regfile_3p.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="73"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="73"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/tap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="74"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="74"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/techbuf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="75"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="75"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/nandtree.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="76"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="76"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/clkpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="77"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="77"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/clkpad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="78"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="78"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/inpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="79"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="79"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/inpad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="80"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="80"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/iodpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="81"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="81"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/iopad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="82"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="82"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/iopad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="83"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="83"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/lvds_combo.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="84"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="84"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/odpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="85"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="85"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/outpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="86"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="86"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/outpad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="87"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="87"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/toutpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="88"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="88"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/skew_outpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="89"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="89"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/grspwc_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="90"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="90"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/grspwc2_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="91"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="91"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/grlfpw_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="92"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="92"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/grfpw_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="93"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="93"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/leon4_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="94"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="94"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/mul_61x61.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="95"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="95"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/cpu_disas_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="96"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="96"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/grusbhc_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="97"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="97"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/ringosc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="98"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="98"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/ssrctrl_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="99"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="99"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/grpci2_phy_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="100"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="100"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/system_monitor.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="101"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="101"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/grgates.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="102"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="102"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/inpad_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="103"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="103"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/outpad_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="104"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="104"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/iopad_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="105"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="105"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncram128bw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="106"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="106"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncram256bw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="107"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="107"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncram128.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="108"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="108"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncram156bw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="109"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="109"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/techmult.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="110"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="110"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/spictrl_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="111"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="111"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/scanreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="112"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="112"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncrambw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="113"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="113"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/techmap/maps/syncram_2pbw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="114"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="114"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../lib/eth/comp/ethcomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="115"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="115"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="../../lib/eth/core/greth_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="116"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="116"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="../../lib/eth/core/eth_rstgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="117"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="117"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="../../lib/eth/core/eth_edcl_ahb_mst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="118"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="118"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="../../lib/eth/core/eth_ahb_mst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="119"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="119"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="../../lib/eth/core/greth_tx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="120"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="120"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="../../lib/eth/core/greth_rx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="121"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="121"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="../../lib/eth/core/grethc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="122"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="122"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="../../lib/eth/wrapper/greth_gen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="123"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="123"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="../../lib/eth/wrapper/greth_gbit_gen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="124"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="124"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="../../lib/opencores/occomp/occomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="125"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="125"/>
      <library xil_pn:name="opencores"/>
    </file>
    <file xil_pn:name="../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="126"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="126"/>
      <library xil_pn:name="opencores"/>
    </file>
    <file xil_pn:name="../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="127"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="127"/>
      <library xil_pn:name="opencores"/>
    </file>
    <file xil_pn:name="../../lib/opencores/i2c/i2coc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="128"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="128"/>
      <library xil_pn:name="opencores"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/arith/arith.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="129"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="129"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/arith/mul32.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="130"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="130"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/arith/div32.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="131"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="131"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/memctrl/memctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="132"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="132"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/memctrl/sdctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="133"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="133"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/memctrl/sdctrl64.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="134"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="134"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/memctrl/sdmctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="135"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="135"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/memctrl/srctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="136"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="136"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/leon3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="137"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="137"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmuconfig.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="138"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="138"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmuiface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="139"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="139"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/libmmu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="140"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="140"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/libiu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="141"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="141"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/libcache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="142"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="142"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/libproc3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="143"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="143"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/cachemem.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="144"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="144"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmu_icache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="145"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="145"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmu_dcache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="146"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="146"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmu_acache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="147"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="147"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmutlbcam.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="148"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="148"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmulrue.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="149"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="149"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmulru.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="150"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="150"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmutlb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="151"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="151"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmutw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="152"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="152"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="153"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="153"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mmu_cache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="154"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="154"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/cpu_disasx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="155"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="155"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/iu3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="156"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="156"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/grfpwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="157"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="157"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/mfpwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="158"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="158"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/grlfpwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="159"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="159"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/tbufmem.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="160"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="160"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/dsu3x.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="161"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="161"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/dsu3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="162"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="162"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/proc3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="163"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="163"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/leon3s.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="164"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="164"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/leon3cg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="165"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="165"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/irqmp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="166"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="166"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/grfpwxsh.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="167"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="167"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/grfpushwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="168"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="168"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/leon3/leon3sh.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="169"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="169"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/misc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="170"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="170"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/rstgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="171"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="171"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/gptimer.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="172"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="172"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/ahbram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="173"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="173"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/ahbdpram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="174"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="174"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/ahbtrace.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="175"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="175"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/ahbtrace_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="176"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="176"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/ahbtrace_mmb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="177"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="177"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/grgpio.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="178"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="178"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/ahbstat.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="179"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="179"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/logan.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="180"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="180"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/apbps2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="181"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="181"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/charrom_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="182"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="182"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/charrom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="183"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="183"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/apbvga.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="184"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="184"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/svgactrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="185"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="185"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/wild.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="186"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="186"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/wild2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="187"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="187"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/grsysmon.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="188"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="188"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/gracectrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="189"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="189"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/grgpreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="190"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="190"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/ahbmst2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="191"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="191"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/ahb_mst_iface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="192"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="192"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/misc/grgprbank.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="193"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="193"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/net/net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="194"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="194"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/uart/uart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="195"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="195"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/uart/libdcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="196"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="196"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/uart/apbuart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="197"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="197"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/uart/dcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="198"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="198"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/uart/dcom_uart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="199"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="199"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/uart/ahbuart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="200"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="200"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/sim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="201"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/sram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="202"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/ata_device.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="203"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/sram16.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="204"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/phy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="205"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/ahbrep.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="206"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/delay_wire.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="207"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/pwm_check.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="208"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/usbsim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="209"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/grusbdcsim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="210"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/sim/grusb_dclsim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="211"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/jtag/jtag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="212"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="212"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/jtag/libjtagcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="213"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="213"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/jtag/jtagcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="214"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="214"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/jtag/ahbjtag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="215"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="215"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/jtag/ahbjtag_bsd.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="216"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="216"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/jtag/bscanregs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="217"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="217"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/jtag/bscanregsbd.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="218"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="218"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/jtag/jtagtst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="219"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/greth/ethernet_mac.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="220"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="220"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/greth/greth.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="221"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="221"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/greth/greth_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="222"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="222"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/greth/greth_gbit.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="223"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="223"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/greth/greth_gbit_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="224"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="224"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/greth/grethm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="225"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="225"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/ddr/ddrphy_wrap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="226"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="226"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/ddr/ddrsp16a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="227"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="227"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/ddr/ddrsp32a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="228"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="228"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/ddr/ddrsp64a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="229"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="229"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/ddr/ddrspa.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="230"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="230"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/ddr/ddr2spa.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="231"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="231"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/ddr/ddr2buf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="232"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="232"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/ddr/ddr2spax.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="233"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="233"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/ddr/ddr2spax_ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="234"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="234"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/ddr/ddr2spax_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="235"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="235"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/i2c/i2c.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="236"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="236"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/i2c/i2cmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="237"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="237"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/i2c/i2cmst_gen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="238"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="238"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/i2c/i2cslv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="239"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="239"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/i2c/i2c2ahbx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="240"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="240"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/i2c/i2c2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="241"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="241"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/i2c/i2c2ahb_apb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="242"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="242"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/spi/spi.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="243"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="243"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/spi/spimctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="244"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="244"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/spi/spictrlx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="245"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="245"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/spi/spictrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="246"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="246"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/spi/spi2ahbx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="247"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="247"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/spi/spi2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="248"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="248"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/spi/spi2ahb_apb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="249"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="249"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/gaisler/spi/spi_flash.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="250"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../lib/esa/memoryctrl/memoryctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="251"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="251"/>
      <library xil_pn:name="esa"/>
    </file>
    <file xil_pn:name="../../lib/esa/memoryctrl/mctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="252"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="252"/>
      <library xil_pn:name="esa"/>
    </file>
    <file xil_pn:name="../../lib/cypress/ssram/components.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="253"/>
      <library xil_pn:name="cypress"/>
    </file>
    <file xil_pn:name="../../lib/cypress/ssram/package_utility.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="254"/>
      <library xil_pn:name="cypress"/>
    </file>
    <file xil_pn:name="../../lib/cypress/ssram/cy7c1354b.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="255"/>
      <library xil_pn:name="cypress"/>
    </file>
    <file xil_pn:name="../../lib/cypress/ssram/cy7c1380d.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="256"/>
      <library xil_pn:name="cypress"/>
    </file>
    <file xil_pn:name="../../lib/hynix/ddr2/HY5PS121621F_PACK.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="257"/>
      <library xil_pn:name="hynix"/>
    </file>
    <file xil_pn:name="../../lib/hynix/ddr2/HY5PS121621F.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="258"/>
      <library xil_pn:name="hynix"/>
    </file>
    <file xil_pn:name="../../lib/hynix/ddr2/components.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="259"/>
      <library xil_pn:name="hynix"/>
    </file>
    <file xil_pn:name="../../lib/micron/sdram/components.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="260"/>
      <library xil_pn:name="micron"/>
    </file>
    <file xil_pn:name="../../lib/micron/sdram/mt48lc16m16a2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="261"/>
      <library xil_pn:name="micron"/>
    </file>
    <file xil_pn:name="../../lib/micron/ddr/mt46v16m16.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="262"/>
      <library xil_pn:name="micron"/>
    </file>
    <file xil_pn:name="../../lib/work/debug/debug.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="263"/>
    </file>
    <file xil_pn:name="../../lib/work/debug/grtestmod.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="264"/>
    </file>
    <file xil_pn:name="../../lib/work/debug/cpu_disas.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="265"/>
    </file>
    <file xil_pn:name="config.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="266"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="266"/>
    </file>
    <file xil_pn:name="ahbrom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="267"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="267"/>
    </file>
    <file xil_pn:name="svga2ch7301c.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="268"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="268"/>
    </file>
    <file xil_pn:name="leon3mp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="269"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="269"/>
    </file>
    <file xil_pn:name="testbench.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="270"/>
    </file>
    <file xil_pn:name="leon3mp.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="271"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="Allow Unmatched LOC Constraints" xil_pn:value="true" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Auto Implementation Compile Order" xil_pn:value="false" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="false" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Bus Delimiter" xil_pn:value="()" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Create Mask File" xil_pn:value="true" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Create ReadBack Data Files" xil_pn:value="true" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device" xil_pn:value="xc5vlx50t" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Family" xil_pn:value="Virtex5" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Drive Done Pin High" xil_pn:value="true" xil_pn:valueState="non-default"/>
    <property xil_pn:name="FSM Encoding Algorithm" xil_pn:value="None" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Architecture|leon3mp|rtl" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/leon3mp" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Macro Search Path" xil_pn:value="../../netlists/xilinx/Virtex5" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Manual Implementation Compile Order" xil_pn:value="true" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Other Map Command Line Options" xil_pn:value="-m" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Other XST Command Line Options" xil_pn:value="-uc leon3mp.xcf" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Pack I/O Registers into IOBs" xil_pn:value="Yes" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Pack I/O Registers/Latches into IOBs" xil_pn:value="For Inputs and Outputs" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Package" xil_pn:value="ff1136" xil_pn:valueState="default"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="VHDL" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/>
    <property xil_pn:name="Run Design Rules Checker (DRC)" xil_pn:value="false" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-1" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
    <!--                                                                                  -->
    <!-- The following properties are for internal use only. These should not be modified.-->
    <!--                                                                                  -->
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="testbench" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="leon3mp" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="virtex5" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2013-05-18T14:22:33" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="8BCD70F0000B4BC6ABC2C347462F47CA" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
  </properties>

  <bindings/>

  <libraries>
    <library xil_pn:name="cypress"/>
    <library xil_pn:name="dware"/>
    <library xil_pn:name="esa"/>
    <library xil_pn:name="eth"/>
    <library xil_pn:name="gaisler"/>
    <library xil_pn:name="grlib"/>
    <library xil_pn:name="hynix"/>
    <library xil_pn:name="micron"/>
    <library xil_pn:name="opencores"/>
    <library xil_pn:name="synplify"/>
    <library xil_pn:name="techmap"/>
    <library xil_pn:name="unisim"/>
  </libraries>

  <autoManagedFiles>
    <!-- The following files are identified by `include statements in verilog -->
    <!-- source files and are automatically managed by Project Navigator.     -->
    <!--                                                                      -->
    <!-- Do not hand-edit this section, as it will be overwritten when the    -->
    <!-- project is analyzed based on files automatically identified as       -->
    <!-- include files.                                                       -->
  </autoManagedFiles>

</project>
