Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4433ac3720bf464daad14735c938b6ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_half_Adder_behav xil_defaultlib.tb_half_Adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.fourbitsFullAdder
Compiling module xil_defaultlib.tb_half_Adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_half_Adder_behav
