{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726422928496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726422928496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 14:55:28 2024 " "Processing started: Sun Sep 15 14:55:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726422928496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726422928496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726422928497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726422928939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726422928939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotator-rot " "Found design unit 1: rotator-rot" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726422936400 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotator " "Found entity 1: rotator" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726422936400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726422936400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-bdf_type " "Found design unit 1: display-bdf_type" {  } { { "display.vhd" "" { Text "C:/Users/15675936/Desktop/part4/display.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726422936402 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/15675936/Desktop/part4/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726422936402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726422936402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rotator " "Elaborating entity \"rotator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726422936435 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ini rotator.vhd(21) " "VHDL Signal Declaration warning at rotator.vhd(21): used explicit default value for signal \"ini\" because signal was never assigned a value" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726422936436 "|rotator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n1 rotator.vhd(22) " "VHDL Signal Declaration warning at rotator.vhd(22): used explicit default value for signal \"n1\" because signal was never assigned a value" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726422936437 "|rotator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n2 rotator.vhd(23) " "VHDL Signal Declaration warning at rotator.vhd(23): used explicit default value for signal \"n2\" because signal was never assigned a value" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726422936437 "|rotator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n3 rotator.vhd(24) " "VHDL Signal Declaration warning at rotator.vhd(24): used explicit default value for signal \"n3\" because signal was never assigned a value" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726422936437 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini rotator.vhd(58) " "VHDL Process Statement warning at rotator.vhd(58): signal \"ini\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936437 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n1 rotator.vhd(60) " "VHDL Process Statement warning at rotator.vhd(60): signal \"n1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936437 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n2 rotator.vhd(62) " "VHDL Process Statement warning at rotator.vhd(62): signal \"n2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936437 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n3 rotator.vhd(64) " "VHDL Process Statement warning at rotator.vhd(64): signal \"n3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936437 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nd rotator.vhd(71) " "VHDL Process Statement warning at rotator.vhd(71): signal \"nd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936438 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nd rotator.vhd(73) " "VHDL Process Statement warning at rotator.vhd(73): signal \"nd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936438 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nd rotator.vhd(77) " "VHDL Process Statement warning at rotator.vhd(77): signal \"nd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936438 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nd rotator.vhd(79) " "VHDL Process Statement warning at rotator.vhd(79): signal \"nd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936438 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nd rotator.vhd(83) " "VHDL Process Statement warning at rotator.vhd(83): signal \"nd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936438 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nd rotator.vhd(85) " "VHDL Process Statement warning at rotator.vhd(85): signal \"nd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936438 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nd rotator.vhd(89) " "VHDL Process Statement warning at rotator.vhd(89): signal \"nd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936438 "|rotator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nd rotator.vhd(91) " "VHDL Process Statement warning at rotator.vhd(91): signal \"nd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726422936438 "|rotator"}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "19 15 downto 0 rotator.vhd(94) " "VHDL error at rotator.vhd(94): left bound (19) of slice must belong to range (15 downto 0) of corresponding object" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 94 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Analysis & Synthesis" 0 -1 1726422936441 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"=\" rotator.vhd(94) " "VHDL Operator error at rotator.vhd(94): failed to evaluate call to operator \"\"=\"\"" {  } { { "rotator.vhd" "" { Text "C:/Users/15675936/Desktop/part4/rotator.vhd" 94 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726422936442 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726422936442 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726422936533 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 15 14:55:36 2024 " "Processing ended: Sun Sep 15 14:55:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726422936533 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726422936533 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726422936533 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726422936533 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726422937130 ""}
