=====
SETUP
4.261
21.362
25.623
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s51
10.076
10.644
i2c_config_m0/i2c_master_top_m0/n215_s81
13.979
14.486
i2c_config_m0/i2c_master_top_m0/n215_s59
14.849
15.305
i2c_config_m0/i2c_master_top_m0/n215_s31
15.920
16.427
i2c_config_m0/i2c_master_top_m0/n207_s32
18.210
18.789
i2c_config_m0/i2c_master_top_m0/n207_s15
18.794
19.372
i2c_config_m0/i2c_master_top_m0/n207_s9
19.545
20.052
i2c_config_m0/i2c_master_top_m0/n207_s7
20.225
20.792
i2c_config_m0/i2c_master_top_m0/n207_s58
20.795
21.362
i2c_config_m0/i2c_master_top_m0/txr_5_s0
21.362
=====
SETUP
4.534
21.095
25.629
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s51
10.076
10.644
i2c_config_m0/i2c_master_top_m0/n215_s81
13.979
14.486
i2c_config_m0/i2c_master_top_m0/n215_s59
14.849
15.305
i2c_config_m0/i2c_master_top_m0/n215_s31
15.920
16.427
i2c_config_m0/i2c_master_top_m0/n215_s14
18.001
18.569
i2c_config_m0/i2c_master_top_m0/n215_s8
19.184
19.762
i2c_config_m0/i2c_master_top_m0/n215_s6
20.806
21.095
i2c_config_m0/i2c_master_top_m0/txr_3_s0
21.095
=====
SETUP
4.673
20.965
25.638
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s51
10.076
10.644
i2c_config_m0/i2c_master_top_m0/n215_s81
13.979
14.486
i2c_config_m0/i2c_master_top_m0/n215_s59
14.849
15.305
i2c_config_m0/i2c_master_top_m0/n215_s31
15.920
16.427
i2c_config_m0/i2c_master_top_m0/n207_s32
18.210
18.789
i2c_config_m0/i2c_master_top_m0/n203_s36
18.794
19.372
i2c_config_m0/i2c_master_top_m0/n203_s19
19.375
19.664
i2c_config_m0/i2c_master_top_m0/n203_s11
19.666
19.955
i2c_config_m0/i2c_master_top_m0/n203_s7
20.166
20.674
i2c_config_m0/i2c_master_top_m0/n203_s6
20.676
20.965
i2c_config_m0/i2c_master_top_m0/txr_6_s0
20.965
=====
SETUP
4.911
20.714
25.625
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s58
11.392
11.900
i2c_config_m0/i2c_master_top_m0/n211_s42
14.699
15.277
i2c_config_m0/i2c_master_top_m0/n223_s96
16.145
16.434
i2c_config_m0/i2c_master_top_m0/n223_s65
17.002
17.581
i2c_config_m0/i2c_master_top_m0/n223_s32
17.754
18.327
i2c_config_m0/i2c_master_top_m0/n223_s14
18.688
19.255
i2c_config_m0/i2c_master_top_m0/n223_s8
19.257
19.825
i2c_config_m0/i2c_master_top_m0/n223_s6
20.206
20.714
i2c_config_m0/i2c_master_top_m0/txr_1_s0
20.714
=====
SETUP
5.379
20.250
25.629
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s58
11.392
11.900
i2c_config_m0/i2c_master_top_m0/n228_s112
14.634
15.181
i2c_config_m0/i2c_master_top_m0/n228_s110
15.184
15.731
i2c_config_m0/i2c_master_top_m0/n228_s92
15.904
16.222
i2c_config_m0/i2c_master_top_m0/n228_s58
17.495
17.814
i2c_config_m0/i2c_master_top_m0/n228_s27
17.970
18.537
i2c_config_m0/i2c_master_top_m0/n228_s13
18.919
19.497
i2c_config_m0/i2c_master_top_m0/n228_s7
19.500
19.789
i2c_config_m0/i2c_master_top_m0/n228_s6
19.961
20.250
i2c_config_m0/i2c_master_top_m0/txr_0_s0
20.250
=====
SETUP
5.920
19.699
25.619
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s58
11.392
11.900
i2c_config_m0/i2c_master_top_m0/n219_s91
14.917
15.496
i2c_config_m0/i2c_master_top_m0/n219_s73
15.943
16.511
i2c_config_m0/i2c_master_top_m0/n219_s36
16.956
17.523
i2c_config_m0/i2c_master_top_m0/n219_s15
17.908
18.487
i2c_config_m0/i2c_master_top_m0/n219_s9
18.868
19.187
i2c_config_m0/i2c_master_top_m0/n219_s6
19.192
19.699
i2c_config_m0/i2c_master_top_m0/txr_2_s0
19.699
=====
SETUP
6.218
19.420
25.638
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s58
11.392
11.900
i2c_config_m0/i2c_master_top_m0/n215_s138
14.047
14.555
i2c_config_m0/i2c_master_top_m0/n211_s88
15.267
15.775
i2c_config_m0/i2c_master_top_m0/n211_s81
15.947
16.521
i2c_config_m0/i2c_master_top_m0/n211_s60
16.881
17.389
i2c_config_m0/i2c_master_top_m0/n211_s35
17.561
17.850
i2c_config_m0/i2c_master_top_m0/n211_s15
17.852
18.360
i2c_config_m0/i2c_master_top_m0/n211_s9
18.362
18.910
i2c_config_m0/i2c_master_top_m0/n211_s6
18.913
19.420
i2c_config_m0/i2c_master_top_m0/txr_4_s0
19.420
=====
SETUP
7.356
18.246
25.602
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_9_s2
5.696
6.079
i2c_config_m0/n124_s17
7.946
8.525
i2c_config_m0/i2c_master_top_m0/n199_s58
11.392
11.900
i2c_config_m0/i2c_master_top_m0/n199_s46
14.922
15.501
i2c_config_m0/i2c_master_top_m0/n199_s27
15.714
16.003
i2c_config_m0/i2c_master_top_m0/n199_s14
16.363
16.652
i2c_config_m0/i2c_master_top_m0/n199_s7
17.188
17.736
i2c_config_m0/i2c_master_top_m0/n199_s6
17.738
18.246
i2c_config_m0/i2c_master_top_m0/txr_7_s0
18.246
=====
SETUP
11.254
14.118
25.372
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.279
8.847
i2c_config_m0/n74_s2
10.791
11.369
i2c_config_m0/n124_s18
11.547
12.054
i2c_config_m0/n124_s14
12.696
13.269
i2c_config_m0/i2c_write_req_s4
13.511
13.967
i2c_config_m0/i2c_write_req_s0
14.118
=====
SETUP
11.671
13.948
25.619
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.279
8.847
i2c_config_m0/n74_s2
10.791
11.369
i2c_config_m0/n124_s18
11.547
12.054
i2c_config_m0/n124_s14
12.696
13.269
i2c_config_m0/i2c_write_req_s0
13.948
=====
SETUP
11.856
13.782
25.638
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.279
8.847
i2c_config_m0/n74_s2
10.791
11.369
i2c_config_m0/n124_s18
11.547
12.054
i2c_config_m0/n124_s14
12.696
13.269
i2c_config_m0/n100_s7
13.274
13.782
i2c_config_m0/state_0_s0
13.782
=====
SETUP
12.761
12.618
25.379
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s0
9.588
9.877
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1
10.242
10.698
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
10.701
11.208
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
11.631
11.949
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2
11.959
12.467
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
12.618
=====
SETUP
12.819
12.551
25.370
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s0
9.588
9.877
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1
10.242
10.698
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
10.701
11.208
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
11.631
11.949
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2
12.111
12.399
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
12.551
=====
SETUP
13.164
12.474
25.638
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.279
8.847
i2c_config_m0/n74_s2
10.791
11.369
i2c_config_m0/n73_s1
11.967
12.474
i2c_config_m0/lut_index_8_s2
12.474
=====
SETUP
13.252
12.381
25.632
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.279
8.847
i2c_config_m0/n74_s2
10.791
11.369
i2c_config_m0/n72_s2
11.549
11.868
i2c_config_m0/n72_s3
11.873
12.381
i2c_config_m0/lut_index_9_s2
12.381
=====
SETUP
13.618
12.003
25.621
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.279
8.847
i2c_config_m0/n74_s2
10.791
11.369
i2c_config_m0/n74_s3
11.547
12.003
i2c_config_m0/lut_index_7_s2
12.003
=====
SETUP
13.685
11.942
25.627
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0
5.683
6.066
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s3
6.913
7.461
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1
7.641
8.208
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s0
8.806
9.262
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s6
9.892
10.181
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s4
10.394
10.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s3
10.686
11.259
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8
11.434
11.942
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
11.942
=====
SETUP
13.698
11.919
25.618
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s0
9.588
9.877
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1
10.242
10.698
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
10.701
11.208
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
11.919
=====
SETUP
14.126
11.256
25.381
clk_ibuf
0.000
0.683
i2c_config_m0/state_0_s0
5.702
6.084
i2c_config_m0/i2c_write_req_s5
6.246
6.813
i2c_config_m0/state_1_s4
7.686
8.193
i2c_config_m0/lut_index_9_s5
9.327
9.901
i2c_config_m0/lut_index_3_s2
11.256
=====
SETUP
14.126
11.256
25.381
clk_ibuf
0.000
0.683
i2c_config_m0/state_0_s0
5.702
6.084
i2c_config_m0/i2c_write_req_s5
6.246
6.813
i2c_config_m0/state_1_s4
7.686
8.193
i2c_config_m0/lut_index_9_s5
9.327
9.901
i2c_config_m0/lut_index_6_s2
11.256
=====
SETUP
14.350
11.288
25.638
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_1_s2
5.684
6.067
i2c_config_m0/n77_s5
8.279
8.847
i2c_config_m0/n77_s6
10.999
11.288
i2c_config_m0/lut_index_4_s2
11.288
=====
SETUP
14.438
11.176
25.614
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s1
9.439
10.007
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s0
10.597
11.176
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0
11.176
=====
SETUP
14.585
11.034
25.619
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3
9.439
10.018
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s1
10.746
11.034
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0
11.034
=====
SETUP
14.585
11.034
25.619
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3
9.439
10.018
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n332_s1
10.746
11.034
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13_s0
11.034
=====
SETUP
14.793
10.823
25.616
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
5.691
6.073
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
6.857
7.424
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s1
7.429
8.008
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s2
8.754
9.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3
9.439
10.018
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n345_s1
10.534
10.823
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0
10.823
=====
HOLD
0.275
3.024
2.749
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
2.724
2.865
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s3
2.871
3.024
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
3.024
=====
HOLD
0.275
3.018
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
2.717
2.859
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s2
2.865
3.017
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0
3.017
=====
HOLD
0.275
3.018
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
2.717
2.859
i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3
2.865
3.017
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3
3.017
=====
HOLD
0.275
3.022
2.747
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0
2.721
2.862
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s2
2.868
3.022
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0
3.022
=====
HOLD
0.278
3.025
2.747
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1
2.722
2.863
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n53_s3
2.872
3.025
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1
3.025
=====
HOLD
0.278
3.028
2.750
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1
2.725
2.866
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n50_s3
2.875
3.028
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1
3.028
=====
HOLD
0.278
3.012
2.734
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
2.709
2.850
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3
2.859
3.012
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
3.012
=====
HOLD
0.278
3.024
2.747
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
2.721
2.862
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
2.872
3.024
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.024
=====
HOLD
0.278
3.032
2.754
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_8_s2
2.729
2.870
i2c_config_m0/n73_s1
2.879
3.032
i2c_config_m0/lut_index_8_s2
3.032
=====
HOLD
0.278
3.021
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
2.717
2.859
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2
2.868
3.021
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.021
=====
HOLD
0.278
3.021
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_1_s2
2.717
2.859
i2c_config_m0/n80_s2
2.868
3.021
i2c_config_m0/lut_index_1_s2
3.021
=====
HOLD
0.278
3.028
2.750
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_3_s2
2.725
2.866
i2c_config_m0/n78_s1
2.875
3.028
i2c_config_m0/lut_index_3_s2
3.028
=====
HOLD
0.278
3.029
2.750
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_9_s2
2.725
2.866
i2c_config_m0/n72_s3
2.875
3.029
i2c_config_m0/lut_index_9_s2
3.029
=====
HOLD
0.281
3.024
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_0_s4
2.717
2.859
i2c_config_m0/n81_s5
2.871
3.023
i2c_config_m0/lut_index_0_s4
3.023
=====
HOLD
0.281
3.020
2.739
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
2.714
2.855
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3
2.867
3.020
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
3.020
=====
HOLD
0.297
2.950
2.652
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_s0
2.721
2.865
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_s0
2.950
=====
HOLD
0.328
3.076
2.747
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1
2.722
2.863
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n56_s2
2.869
3.076
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1
3.076
=====
HOLD
0.328
3.075
2.747
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
2.721
2.862
i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
2.868
3.075
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
3.075
=====
HOLD
0.328
3.075
2.747
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/read_s5
2.721
2.862
i2c_config_m0/i2c_master_top_m0/n81_s9
2.868
3.075
i2c_config_m0/i2c_master_top_m0/read_s5
3.075
=====
HOLD
0.328
3.079
2.750
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/write_s5
2.725
2.866
i2c_config_m0/i2c_master_top_m0/n81_s8
2.872
3.079
i2c_config_m0/i2c_master_top_m0/write_s5
3.079
=====
HOLD
0.331
3.081
2.750
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0
2.725
2.866
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3
2.875
3.081
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0
3.081
=====
HOLD
0.331
3.074
2.743
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
2.717
2.859
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n152_s2
2.868
3.074
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
3.074
=====
HOLD
0.331
3.085
2.754
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_4_s2
2.729
2.870
i2c_config_m0/n77_s6
2.879
3.085
i2c_config_m0/lut_index_4_s2
3.085
=====
HOLD
0.335
3.107
2.772
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0
2.747
2.888
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0
3.107
=====
HOLD
0.335
3.082
2.747
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0
2.721
2.862
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n238_s0
2.928
3.082
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0
3.082
