# Verilog Source Files

## Directory `tb`
Directory [`tb`](tb) contains testbench files for
- Tx Test ([`tb/tb_Tx.v`](tb/tb_Tx.v))
- PSK Demodulation Test ([`tb/tb_PSK_Demod_BPSK.v`](tb/tb_PSK_Demod_BPSK.v), [`tb/tb_PSK_Demod_QPSK.v`](tb/tb_PSK_Demod_QPSK.v))

## Directory `vendor`
Directory [`vendor`](vendor) contains [`vendor/altera`](vendor/altera)
