#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Nov 21 22:10:35 2017
# Process ID: 8132
# Current directory: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8936 C:\work\Resistor-Capacitance-Inductance-Measurement-System\RCIMS\RCIMS.xpr
# Log file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/vivado.log
# Journal file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 722.242 ; gain = 92.820
update_compile_order -fileset sources_1
open_bd_design {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:user:DDS:1.0 - DDS_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 806.461 ; gain = 78.816
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 896.848 ; gain = 89.051
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_FREQ_SYNTH {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {4.9152} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKFBOUT_MULT_F {42.750} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {124.250} CONFIG.CLKOUT1_JITTER {760.093} CONFIG.CLKOUT1_PHASE_ERROR {469.612}] [get_bd_cells clk_wiz_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_FREQ_SYNTH {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {4.9152} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKFBOUT_MULT_F {42.750} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {124.250} CONFIG.CLKOUT1_JITTER {760.093} CONFIG.CLKOUT1_PHASE_ERROR {469.612}] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-16] redo 'set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_FREQ_SYNTH {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {4.9152} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKFBOUT_MULT_F {42.750} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {124.250} CONFIG.CLKOUT1_JITTER {760.093} CONFIG.CLKOUT1_PHASE_ERROR {469.612}] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-16] redo 'endgroup'
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_pins clk_wiz_0/clk_in1]
INFO: [board_rule 100-100] create_bd_port -dir I clock_rtl -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /clock_rtl
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /clock_rtl
INFO: [board_rule 100-100] connect_bd_net /clock_rtl /clk_wiz_0/clk_in1
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {60.875} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {123.750} CONFIG.CLKOUT1_JITTER {972.000} CONFIG.CLKOUT1_PHASE_ERROR {855.057}] [get_bd_cells clk_wiz_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {60.875} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {123.750} CONFIG.CLKOUT1_JITTER {972.000} CONFIG.CLKOUT1_PHASE_ERROR {855.057}] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-17] undo 'startgroup'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-16] redo 'set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {60.875} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {123.750} CONFIG.CLKOUT1_JITTER {972.000} CONFIG.CLKOUT1_PHASE_ERROR {855.057}] [get_bd_cells clk_wiz_0]'
INFO: [Common 17-16] redo 'endgroup'
set_property location {681 -137} [get_bd_ports clock_rtl]
set_property location {3 1052 -234} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
startgroup
endgroup
set_property -dict [list CONFIG.FREQ_HZ {50000000}] [get_bd_ports clock_rtl]
set_property location {776 53} [get_bd_ports clock_rtl]
set_property location {706 188} [get_bd_intf_ports DDR]
set_property location {1317 155} [get_bd_intf_ports DDR]
set_property location {1267 194} [get_bd_intf_ports DDR]
set_property location {1293 199} [get_bd_intf_ports FIXED_IO]
set_property location {3 1021 84} [get_bd_cells clk_wiz_0]
set_property location {1271 82} [get_bd_ports clk_out1]
set_property location {1263 210} [get_bd_intf_ports FIXED_IO]
set_property location {2 635 612} [get_bd_cells ps7_0_axi_periph]
set_property location {2 600 400} [get_bd_cells rst_ps7_0_50M]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {-25 117} [get_bd_ports clock_rtl]
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property location {2 658 45} [get_bd_cells clk_wiz_0]
set_property location {2 623 -101} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout -routing'
save_bd_design
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property location {2 611 -362} [get_bd_cells clk_wiz_0]
save_bd_design
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
create_peripheral xilinx.com user ADC 1.0 -dir C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:ADC:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:ADC:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:ADC:1.0]
set_property  ip_repo_paths  {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/../ip_repo/ADC_1.0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0 C:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ADC:1.0 ADC_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
INFO: [Device 21-403] Loading part xc7z010clg400-1
endgroup
delete_bd_objs [get_bd_cells xadc_wiz_0]
set_property location {3 979 -151} [get_bd_cells ADC_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins ADC_0/S00_AXI]
</ADC_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
set_property location {3 1035 425} [get_bd_cells DDS_0]
set_property location {3 1036 432} [get_bd_cells DDS_0]
validate_bd_design
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells ADC_0]
save_bd_design
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
ipx::edit_ip_in_project -upgrade true -name ADC_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/ADC_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.676 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.676 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/src {C:/work/adc_new/adc.v C:/work/adc_new/spi_master.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/src C:/work/adc_new/adc_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ADC_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj ADC_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/hdl/ADC_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/hdl/ADC_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto cd922dfb2223466b94212e482cc6b0e4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ADC_v1_0_behav xil_defaultlib.ADC_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADC_v1_0_S00_AXI(C_S_AXI_DATA_WI...
Compiling module xil_defaultlib.ADC_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot ADC_v1_0_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/ADC_v1_0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/ADC_v1_0_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 22 20:00:26 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 20:00:26 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ADC_v1_0_behav -key {Behavioral:sim_1:Functional:ADC_v1_0} -tclbatch {ADC_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ADC_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ADC_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1262.168 ; gain = 7.492
set_property top adc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/ADC_v1_0_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
WARNING: [VRFC 10-1771] potential always loop found [c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v:47]
WARNING: [VRFC 10-1771] potential always loop found [c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/adc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto cd922dfb2223466b94212e482cc6b0e4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adc_tb_behav xil_defaultlib.adc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.adc
Compiling module xil_defaultlib.adc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/adc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.234 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.234 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/ADC_v1_0_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
WARNING: [VRFC 10-1771] potential always loop found [c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v:47]
WARNING: [VRFC 10-1771] potential always loop found [c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/adc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto cd922dfb2223466b94212e482cc6b0e4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adc_tb_behav xil_defaultlib.adc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.adc
Compiling module xil_defaultlib.adc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/adc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/adc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 22 20:01:13 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 20:01:13 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adc_tb_behav -key {Behavioral:sim_1:Functional:adc_tb} -tclbatch {adc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source adc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 1287.660 ; gain = 7.426
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 1287.660 ; gain = 7.426
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1287.660 ; gain = 7.426
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1288.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
WARNING: [VRFC 10-1771] potential always loop found [c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v:47]
WARNING: [VRFC 10-1771] potential always loop found [c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/adc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto cd922dfb2223466b94212e482cc6b0e4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adc_tb_behav xil_defaultlib.adc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/adc.v" Line 1. Module adc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v" Line 17. Module spi_master doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.adc
Compiling module xil_defaultlib.adc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/adc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/adc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 22 20:03:04 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.047 ; gain = 0.277
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 20:03:04 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1288.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adc_tb_behav -key {Behavioral:sim_1:Functional:adc_tb} -tclbatch {adc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source adc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1288.898 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 1288.898 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:55 . Memory (MB): peak = 1288.898 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_bp {c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v} 49
remove_bps -file {c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v} -line 49
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1288.898 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj adc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/adc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto cd922dfb2223466b94212e482cc6b0e4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adc_tb_behav xil_defaultlib.adc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/adc.v" Line 1. Module adc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/work/resistor-capacitance-inductance-measurement-system/ip_repo/ADC_1.0/src/spi_master.v" Line 17. Module spi_master doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.adc
Compiling module xil_defaultlib.adc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/adc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/adc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 22 20:06:06 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 20:06:06 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "adc_tb_behav -key {Behavioral:sim_1:Functional:adc_tb} -tclbatch {adc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source adc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1288.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.020 ; gain = 0.000
set_property top ADC_v1_0 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
remove_files  -fileset sim_1 c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/src/adc_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top ADC_v1_0 [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Wed Nov 22 21:43:09 2017] Launched synth_1...
Run output will be captured here: c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim'. The directory might be in use by some other process.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
report_ip_status -name ip_status
set_property location {2 620 -125} [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ADC:1.0 ADC_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins ADC_0/S00_AXI]
</ADC_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
save_bd_design
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
ipx::edit_ip_in_project -upgrade true -name ADC_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/ADC_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/component.xml
ERROR: [Project 1-161] Failed to remove the directory 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'ADC_v1_0_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name ADC_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/ADC_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/component.xml
ERROR: [Project 1-161] Failed to remove the directory 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'ADC_v1_0_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells ADC_0]
ipx::edit_ip_in_project -upgrade true -name ADC_v1_0_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/ADC_v1_0_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/component.xml
ERROR: [Project 1-161] Failed to remove the directory 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_v1_0_project/ADC_v1_0_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'ADC_v1_0_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
save_bd_design
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 21:51:33 2017...
