
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006960  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b68  08006af0  08006af0  00007af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007658  08007658  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007658  08007658  00008658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007660  08007660  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007660  08007660  00008660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007664  08007664  00008664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007668  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009060  2**0
                  CONTENTS
 10 .bss          00004fe8  20000060  20000060  00009060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005048  20005048  00009060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001405b  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003245  00000000  00000000  0001d0eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001338  00000000  00000000  00020330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ecb  00000000  00000000  00021668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004132  00000000  00000000  00022533  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000148a3  00000000  00000000  00026665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4010  00000000  00000000  0003af08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010ef18  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054a4  00000000  00000000  0010ef5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  00114400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006ad8 	.word	0x08006ad8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08006ad8 	.word	0x08006ad8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f001 f8ee 	bl	8001780 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f83e 	bl	8000624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f000 fa32 	bl	8000a10 <MX_GPIO_Init>
  MX_TIM4_Init();
 80005ac:	f000 f940 	bl	8000830 <MX_TIM4_Init>
  MX_TIM9_Init();
 80005b0:	f000 f9c0 	bl	8000934 <MX_TIM9_Init>
  MX_TIM2_Init();
 80005b4:	f000 f894 	bl	80006e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005b8:	f000 f8e6 	bl	8000788 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 80005bc:	f000 fe48 	bl	8001250 <OLED_Init>
  motor_init();
 80005c0:	f000 fb72 	bl	8000ca8 <motor_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005c4:	f003 f866 	bl	8003694 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005c8:	4a0d      	ldr	r2, [pc, #52]	@ (8000600 <main+0x64>)
 80005ca:	2100      	movs	r1, #0
 80005cc:	480d      	ldr	r0, [pc, #52]	@ (8000604 <main+0x68>)
 80005ce:	f003 f8ab 	bl	8003728 <osThreadNew>
 80005d2:	4603      	mov	r3, r0
 80005d4:	4a0c      	ldr	r2, [pc, #48]	@ (8000608 <main+0x6c>)
 80005d6:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);
 80005d8:	4a0c      	ldr	r2, [pc, #48]	@ (800060c <main+0x70>)
 80005da:	2100      	movs	r1, #0
 80005dc:	480c      	ldr	r0, [pc, #48]	@ (8000610 <main+0x74>)
 80005de:	f003 f8a3 	bl	8003728 <osThreadNew>
 80005e2:	4603      	mov	r3, r0
 80005e4:	4a0b      	ldr	r2, [pc, #44]	@ (8000614 <main+0x78>)
 80005e6:	6013      	str	r3, [r2, #0]

  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(encoder_task, NULL, &encoderTask_attributes);
 80005e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000618 <main+0x7c>)
 80005ea:	2100      	movs	r1, #0
 80005ec:	480b      	ldr	r0, [pc, #44]	@ (800061c <main+0x80>)
 80005ee:	f003 f89b 	bl	8003728 <osThreadNew>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000620 <main+0x84>)
 80005f6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005f8:	f003 f870 	bl	80036dc <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 80005fc:	bf00      	nop
 80005fe:	e7fd      	b.n	80005fc <main+0x60>
 8000600:	08006b44 	.word	0x08006b44
 8000604:	08000b19 	.word	0x08000b19
 8000608:	2000019c 	.word	0x2000019c
 800060c:	08006b68 	.word	0x08006b68
 8000610:	08000b29 	.word	0x08000b29
 8000614:	200001a0 	.word	0x200001a0
 8000618:	08006b8c 	.word	0x08006b8c
 800061c:	08000c15 	.word	0x08000c15
 8000620:	200001a4 	.word	0x200001a4

08000624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b094      	sub	sp, #80	@ 0x50
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 0320 	add.w	r3, r7, #32
 800062e:	2230      	movs	r2, #48	@ 0x30
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f005 fdd2 	bl	80061dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	f107 030c 	add.w	r3, r7, #12
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	605a      	str	r2, [r3, #4]
 8000642:	609a      	str	r2, [r3, #8]
 8000644:	60da      	str	r2, [r3, #12]
 8000646:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000648:	2300      	movs	r3, #0
 800064a:	60bb      	str	r3, [r7, #8]
 800064c:	4b22      	ldr	r3, [pc, #136]	@ (80006d8 <SystemClock_Config+0xb4>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000650:	4a21      	ldr	r2, [pc, #132]	@ (80006d8 <SystemClock_Config+0xb4>)
 8000652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000656:	6413      	str	r3, [r2, #64]	@ 0x40
 8000658:	4b1f      	ldr	r3, [pc, #124]	@ (80006d8 <SystemClock_Config+0xb4>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000660:	60bb      	str	r3, [r7, #8]
 8000662:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000664:	2300      	movs	r3, #0
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	4b1c      	ldr	r3, [pc, #112]	@ (80006dc <SystemClock_Config+0xb8>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a1b      	ldr	r2, [pc, #108]	@ (80006dc <SystemClock_Config+0xb8>)
 800066e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000672:	6013      	str	r3, [r2, #0]
 8000674:	4b19      	ldr	r3, [pc, #100]	@ (80006dc <SystemClock_Config+0xb8>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800067c:	607b      	str	r3, [r7, #4]
 800067e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000680:	2302      	movs	r3, #2
 8000682:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000684:	2301      	movs	r3, #1
 8000686:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000688:	2310      	movs	r3, #16
 800068a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800068c:	2300      	movs	r3, #0
 800068e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000690:	f107 0320 	add.w	r3, r7, #32
 8000694:	4618      	mov	r0, r3
 8000696:	f001 fbe5 	bl	8001e64 <HAL_RCC_OscConfig>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006a0:	f000 fafc 	bl	8000c9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a4:	230f      	movs	r3, #15
 80006a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006a8:	2300      	movs	r3, #0
 80006aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ac:	2300      	movs	r3, #0
 80006ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006b8:	f107 030c 	add.w	r3, r7, #12
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f001 fe48 	bl	8002354 <HAL_RCC_ClockConfig>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006ca:	f000 fae7 	bl	8000c9c <Error_Handler>
  }
}
 80006ce:	bf00      	nop
 80006d0:	3750      	adds	r7, #80	@ 0x50
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40007000 	.word	0x40007000

080006e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08c      	sub	sp, #48	@ 0x30
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80006e6:	f107 030c 	add.w	r3, r7, #12
 80006ea:	2224      	movs	r2, #36	@ 0x24
 80006ec:	2100      	movs	r1, #0
 80006ee:	4618      	mov	r0, r3
 80006f0:	f005 fd74 	bl	80061dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006fc:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <MX_TIM2_Init+0xa4>)
 80006fe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000702:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000704:	4b1f      	ldr	r3, [pc, #124]	@ (8000784 <MX_TIM2_Init+0xa4>)
 8000706:	2200      	movs	r2, #0
 8000708:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800070a:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <MX_TIM2_Init+0xa4>)
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000710:	4b1c      	ldr	r3, [pc, #112]	@ (8000784 <MX_TIM2_Init+0xa4>)
 8000712:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000716:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000718:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <MX_TIM2_Init+0xa4>)
 800071a:	2200      	movs	r2, #0
 800071c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800071e:	4b19      	ldr	r3, [pc, #100]	@ (8000784 <MX_TIM2_Init+0xa4>)
 8000720:	2200      	movs	r2, #0
 8000722:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000724:	2303      	movs	r3, #3
 8000726:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800072c:	2301      	movs	r3, #1
 800072e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000734:	230a      	movs	r3, #10
 8000736:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000738:	2300      	movs	r3, #0
 800073a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800073c:	2301      	movs	r3, #1
 800073e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000744:	230a      	movs	r3, #10
 8000746:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000748:	f107 030c 	add.w	r3, r7, #12
 800074c:	4619      	mov	r1, r3
 800074e:	480d      	ldr	r0, [pc, #52]	@ (8000784 <MX_TIM2_Init+0xa4>)
 8000750:	f002 f91c 	bl	800298c <HAL_TIM_Encoder_Init>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800075a:	f000 fa9f 	bl	8000c9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800075e:	2300      	movs	r3, #0
 8000760:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000762:	2300      	movs	r3, #0
 8000764:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000766:	1d3b      	adds	r3, r7, #4
 8000768:	4619      	mov	r1, r3
 800076a:	4806      	ldr	r0, [pc, #24]	@ (8000784 <MX_TIM2_Init+0xa4>)
 800076c:	f002 fee2 	bl	8003534 <HAL_TIMEx_MasterConfigSynchronization>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000776:	f000 fa91 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800077a:	bf00      	nop
 800077c:	3730      	adds	r7, #48	@ 0x30
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	2000007c 	.word	0x2000007c

08000788 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08c      	sub	sp, #48	@ 0x30
 800078c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800078e:	f107 030c 	add.w	r3, r7, #12
 8000792:	2224      	movs	r2, #36	@ 0x24
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f005 fd20 	bl	80061dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007a4:	4b20      	ldr	r3, [pc, #128]	@ (8000828 <MX_TIM3_Init+0xa0>)
 80007a6:	4a21      	ldr	r2, [pc, #132]	@ (800082c <MX_TIM3_Init+0xa4>)
 80007a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80007aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000828 <MX_TIM3_Init+0xa0>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000828 <MX_TIM3_Init+0xa0>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80007b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000828 <MX_TIM3_Init+0xa0>)
 80007b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007be:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <MX_TIM3_Init+0xa0>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007c4:	4b18      	ldr	r3, [pc, #96]	@ (8000828 <MX_TIM3_Init+0xa0>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80007ca:	2303      	movs	r3, #3
 80007cc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80007ce:	2300      	movs	r3, #0
 80007d0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80007d2:	2301      	movs	r3, #1
 80007d4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80007da:	230a      	movs	r3, #10
 80007dc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80007de:	2300      	movs	r3, #0
 80007e0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80007e2:	2301      	movs	r3, #1
 80007e4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80007e6:	2300      	movs	r3, #0
 80007e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80007ea:	230a      	movs	r3, #10
 80007ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80007ee:	f107 030c 	add.w	r3, r7, #12
 80007f2:	4619      	mov	r1, r3
 80007f4:	480c      	ldr	r0, [pc, #48]	@ (8000828 <MX_TIM3_Init+0xa0>)
 80007f6:	f002 f8c9 	bl	800298c <HAL_TIM_Encoder_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000800:	f000 fa4c 	bl	8000c9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000804:	2300      	movs	r3, #0
 8000806:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000808:	2300      	movs	r3, #0
 800080a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800080c:	1d3b      	adds	r3, r7, #4
 800080e:	4619      	mov	r1, r3
 8000810:	4805      	ldr	r0, [pc, #20]	@ (8000828 <MX_TIM3_Init+0xa0>)
 8000812:	f002 fe8f 	bl	8003534 <HAL_TIMEx_MasterConfigSynchronization>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800081c:	f000 fa3e 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000820:	bf00      	nop
 8000822:	3730      	adds	r7, #48	@ 0x30
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	200000c4 	.word	0x200000c4
 800082c:	40000400 	.word	0x40000400

08000830 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b08e      	sub	sp, #56	@ 0x38
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000836:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]
 8000842:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000844:	f107 0320 	add.w	r3, r7, #32
 8000848:	2200      	movs	r2, #0
 800084a:	601a      	str	r2, [r3, #0]
 800084c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]
 800085c:	615a      	str	r2, [r3, #20]
 800085e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000860:	4b32      	ldr	r3, [pc, #200]	@ (800092c <MX_TIM4_Init+0xfc>)
 8000862:	4a33      	ldr	r2, [pc, #204]	@ (8000930 <MX_TIM4_Init+0x100>)
 8000864:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000866:	4b31      	ldr	r3, [pc, #196]	@ (800092c <MX_TIM4_Init+0xfc>)
 8000868:	2200      	movs	r2, #0
 800086a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800086c:	4b2f      	ldr	r3, [pc, #188]	@ (800092c <MX_TIM4_Init+0xfc>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 799;
 8000872:	4b2e      	ldr	r3, [pc, #184]	@ (800092c <MX_TIM4_Init+0xfc>)
 8000874:	f240 321f 	movw	r2, #799	@ 0x31f
 8000878:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800087a:	4b2c      	ldr	r3, [pc, #176]	@ (800092c <MX_TIM4_Init+0xfc>)
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000880:	4b2a      	ldr	r3, [pc, #168]	@ (800092c <MX_TIM4_Init+0xfc>)
 8000882:	2280      	movs	r2, #128	@ 0x80
 8000884:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000886:	4829      	ldr	r0, [pc, #164]	@ (800092c <MX_TIM4_Init+0xfc>)
 8000888:	f001 ff10 	bl	80026ac <HAL_TIM_Base_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000892:	f000 fa03 	bl	8000c9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000896:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800089a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800089c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008a0:	4619      	mov	r1, r3
 80008a2:	4822      	ldr	r0, [pc, #136]	@ (800092c <MX_TIM4_Init+0xfc>)
 80008a4:	f002 fa68 	bl	8002d78 <HAL_TIM_ConfigClockSource>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80008ae:	f000 f9f5 	bl	8000c9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80008b2:	481e      	ldr	r0, [pc, #120]	@ (800092c <MX_TIM4_Init+0xfc>)
 80008b4:	f001 ff49 	bl	800274a <HAL_TIM_PWM_Init>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80008be:	f000 f9ed 	bl	8000c9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80008c2:	2320      	movs	r3, #32
 80008c4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80008ca:	f107 0320 	add.w	r3, r7, #32
 80008ce:	4619      	mov	r1, r3
 80008d0:	4816      	ldr	r0, [pc, #88]	@ (800092c <MX_TIM4_Init+0xfc>)
 80008d2:	f002 fe2f 	bl	8003534 <HAL_TIMEx_MasterConfigSynchronization>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80008dc:	f000 f9de 	bl	8000c9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008e0:	2360      	movs	r3, #96	@ 0x60
 80008e2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008e8:	2300      	movs	r3, #0
 80008ea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80008f0:	1d3b      	adds	r3, r7, #4
 80008f2:	2208      	movs	r2, #8
 80008f4:	4619      	mov	r1, r3
 80008f6:	480d      	ldr	r0, [pc, #52]	@ (800092c <MX_TIM4_Init+0xfc>)
 80008f8:	f002 f97c 	bl	8002bf4 <HAL_TIM_PWM_ConfigChannel>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000902:	f000 f9cb 	bl	8000c9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	220c      	movs	r2, #12
 800090a:	4619      	mov	r1, r3
 800090c:	4807      	ldr	r0, [pc, #28]	@ (800092c <MX_TIM4_Init+0xfc>)
 800090e:	f002 f971 	bl	8002bf4 <HAL_TIM_PWM_ConfigChannel>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8000918:	f000 f9c0 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800091c:	4803      	ldr	r0, [pc, #12]	@ (800092c <MX_TIM4_Init+0xfc>)
 800091e:	f000 fe23 	bl	8001568 <HAL_TIM_MspPostInit>

}
 8000922:	bf00      	nop
 8000924:	3738      	adds	r7, #56	@ 0x38
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	2000010c 	.word	0x2000010c
 8000930:	40000800 	.word	0x40000800

08000934 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08c      	sub	sp, #48	@ 0x30
 8000938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800093a:	f107 0320 	add.w	r3, r7, #32
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	609a      	str	r2, [r3, #8]
 8000952:	60da      	str	r2, [r3, #12]
 8000954:	611a      	str	r2, [r3, #16]
 8000956:	615a      	str	r2, [r3, #20]
 8000958:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800095a:	4b2b      	ldr	r3, [pc, #172]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 800095c:	4a2b      	ldr	r2, [pc, #172]	@ (8000a0c <MX_TIM9_Init+0xd8>)
 800095e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8000960:	4b29      	ldr	r3, [pc, #164]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 8000962:	2200      	movs	r2, #0
 8000964:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000966:	4b28      	ldr	r3, [pc, #160]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 799;
 800096c:	4b26      	ldr	r3, [pc, #152]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 800096e:	f240 321f 	movw	r2, #799	@ 0x31f
 8000972:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000974:	4b24      	ldr	r3, [pc, #144]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800097a:	4b23      	ldr	r3, [pc, #140]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 800097c:	2280      	movs	r2, #128	@ 0x80
 800097e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8000980:	4821      	ldr	r0, [pc, #132]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 8000982:	f001 fe93 	bl	80026ac <HAL_TIM_Base_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 800098c:	f000 f986 	bl	8000c9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000990:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000994:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8000996:	f107 0320 	add.w	r3, r7, #32
 800099a:	4619      	mov	r1, r3
 800099c:	481a      	ldr	r0, [pc, #104]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 800099e:	f002 f9eb 	bl	8002d78 <HAL_TIM_ConfigClockSource>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 80009a8:	f000 f978 	bl	8000c9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80009ac:	4816      	ldr	r0, [pc, #88]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 80009ae:	f001 fecc 	bl	800274a <HAL_TIM_PWM_Init>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 80009b8:	f000 f970 	bl	8000c9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009bc:	2360      	movs	r3, #96	@ 0x60
 80009be:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009c4:	2300      	movs	r3, #0
 80009c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	2200      	movs	r2, #0
 80009d0:	4619      	mov	r1, r3
 80009d2:	480d      	ldr	r0, [pc, #52]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 80009d4:	f002 f90e 	bl	8002bf4 <HAL_TIM_PWM_ConfigChannel>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 80009de:	f000 f95d 	bl	8000c9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	2204      	movs	r2, #4
 80009e6:	4619      	mov	r1, r3
 80009e8:	4807      	ldr	r0, [pc, #28]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 80009ea:	f002 f903 	bl	8002bf4 <HAL_TIM_PWM_ConfigChannel>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 80009f4:	f000 f952 	bl	8000c9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80009f8:	4803      	ldr	r0, [pc, #12]	@ (8000a08 <MX_TIM9_Init+0xd4>)
 80009fa:	f000 fdb5 	bl	8001568 <HAL_TIM_MspPostInit>

}
 80009fe:	bf00      	nop
 8000a00:	3730      	adds	r7, #48	@ 0x30
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	20000154 	.word	0x20000154
 8000a0c:	40014000 	.word	0x40014000

08000a10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08a      	sub	sp, #40	@ 0x28
 8000a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a16:	f107 0314 	add.w	r3, r7, #20
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
 8000a1e:	605a      	str	r2, [r3, #4]
 8000a20:	609a      	str	r2, [r3, #8]
 8000a22:	60da      	str	r2, [r3, #12]
 8000a24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	613b      	str	r3, [r7, #16]
 8000a2a:	4b38      	ldr	r3, [pc, #224]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2e:	4a37      	ldr	r2, [pc, #220]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a30:	f043 0310 	orr.w	r3, r3, #16
 8000a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a36:	4b35      	ldr	r3, [pc, #212]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	f003 0310 	and.w	r3, r3, #16
 8000a3e:	613b      	str	r3, [r7, #16]
 8000a40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
 8000a46:	4b31      	ldr	r3, [pc, #196]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	4a30      	ldr	r2, [pc, #192]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a4c:	f043 0308 	orr.w	r3, r3, #8
 8000a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a52:	4b2e      	ldr	r3, [pc, #184]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	f003 0308 	and.w	r3, r3, #8
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60bb      	str	r3, [r7, #8]
 8000a62:	4b2a      	ldr	r3, [pc, #168]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a66:	4a29      	ldr	r2, [pc, #164]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a6e:	4b27      	ldr	r3, [pc, #156]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	60bb      	str	r3, [r7, #8]
 8000a78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	4b23      	ldr	r3, [pc, #140]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	4a22      	ldr	r2, [pc, #136]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a84:	f043 0302 	orr.w	r3, r3, #2
 8000a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8a:	4b20      	ldr	r3, [pc, #128]	@ (8000b0c <MX_GPIO_Init+0xfc>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	f003 0302 	and.w	r3, r3, #2
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a9c:	481c      	ldr	r0, [pc, #112]	@ (8000b10 <MX_GPIO_Init+0x100>)
 8000a9e:	f001 f99f 	bl	8001de0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8000aa8:	481a      	ldr	r0, [pc, #104]	@ (8000b14 <MX_GPIO_Init+0x104>)
 8000aaa:	f001 f999 	bl	8001de0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8000aae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ab2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abc:	2300      	movs	r3, #0
 8000abe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4812      	ldr	r0, [pc, #72]	@ (8000b10 <MX_GPIO_Init+0x100>)
 8000ac8:	f000 ffd6 	bl	8001a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin OLED_SDA_Pin OLED_SCL_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin;
 8000acc:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8000ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	480b      	ldr	r0, [pc, #44]	@ (8000b14 <MX_GPIO_Init+0x104>)
 8000ae6:	f000 ffc7 	bl	8001a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000aea:	2301      	movs	r3, #1
 8000aec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aee:	2300      	movs	r3, #0
 8000af0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000af6:	f107 0314 	add.w	r3, r7, #20
 8000afa:	4619      	mov	r1, r3
 8000afc:	4804      	ldr	r0, [pc, #16]	@ (8000b10 <MX_GPIO_Init+0x100>)
 8000afe:	f000 ffbb 	bl	8001a78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b02:	bf00      	nop
 8000b04:	3728      	adds	r7, #40	@ 0x28
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40023800 	.word	0x40023800
 8000b10:	40021000 	.word	0x40021000
 8000b14:	40020c00 	.word	0x40020c00

08000b18 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b20:	2001      	movs	r0, #1
 8000b22:	f002 fe93 	bl	800384c <osDelay>
 8000b26:	e7fb      	b.n	8000b20 <StartDefaultTask+0x8>

08000b28 <motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor */
void motor(void *argument)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor */
	uint8_t run_sequence = 0;
 8000b30:	2300      	movs	r3, #0
 8000b32:	73fb      	strb	r3, [r7, #15]

	  for(;;)
	  {
	    if (user_is_pressed()) {
 8000b34:	f000 fdea 	bl	800170c <user_is_pressed>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <motor+0x1a>
	        run_sequence = 1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	73fb      	strb	r3, [r7, #15]
	    }

	    if (run_sequence) {
 8000b42:	7bfb      	ldrb	r3, [r7, #15]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d060      	beq.n	8000c0a <motor+0xe2>
	        // Ramp up forward
	        for (int8_t speed = 0; speed <= 100; speed += 5) {
 8000b48:	2300      	movs	r3, #0
 8000b4a:	73bb      	strb	r3, [r7, #14]
 8000b4c:	e00e      	b.n	8000b6c <motor+0x44>
	            motor_set_speeds(speed, speed);
 8000b4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b52:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000b56:	4611      	mov	r1, r2
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f000 f8cb 	bl	8000cf4 <motor_set_speeds>
	            osDelay(200);
 8000b5e:	20c8      	movs	r0, #200	@ 0xc8
 8000b60:	f002 fe74 	bl	800384c <osDelay>
	        for (int8_t speed = 0; speed <= 100; speed += 5) {
 8000b64:	7bbb      	ldrb	r3, [r7, #14]
 8000b66:	3305      	adds	r3, #5
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	73bb      	strb	r3, [r7, #14]
 8000b6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b70:	2b64      	cmp	r3, #100	@ 0x64
 8000b72:	ddec      	ble.n	8000b4e <motor+0x26>
	        }
	        // Ramp down forward
	        for (int8_t speed = 100; speed >= 0; speed -= 5) {
 8000b74:	2364      	movs	r3, #100	@ 0x64
 8000b76:	737b      	strb	r3, [r7, #13]
 8000b78:	e00e      	b.n	8000b98 <motor+0x70>
	            motor_set_speeds(speed, speed);
 8000b7a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000b7e:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8000b82:	4611      	mov	r1, r2
 8000b84:	4618      	mov	r0, r3
 8000b86:	f000 f8b5 	bl	8000cf4 <motor_set_speeds>
	            osDelay(200);
 8000b8a:	20c8      	movs	r0, #200	@ 0xc8
 8000b8c:	f002 fe5e 	bl	800384c <osDelay>
	        for (int8_t speed = 100; speed >= 0; speed -= 5) {
 8000b90:	7b7b      	ldrb	r3, [r7, #13]
 8000b92:	3b05      	subs	r3, #5
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	737b      	strb	r3, [r7, #13]
 8000b98:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	daec      	bge.n	8000b7a <motor+0x52>
	        }

	        osDelay(500); // Pause
 8000ba0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ba4:	f002 fe52 	bl	800384c <osDelay>

	        // Ramp up reverse
	        for (int8_t speed = 0; speed >= -100; speed -= 5) {
 8000ba8:	2300      	movs	r3, #0
 8000baa:	733b      	strb	r3, [r7, #12]
 8000bac:	e00e      	b.n	8000bcc <motor+0xa4>
	            motor_set_speeds(speed, speed);
 8000bae:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8000bb2:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000bb6:	4611      	mov	r1, r2
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f000 f89b 	bl	8000cf4 <motor_set_speeds>
	            osDelay(200);
 8000bbe:	20c8      	movs	r0, #200	@ 0xc8
 8000bc0:	f002 fe44 	bl	800384c <osDelay>
	        for (int8_t speed = 0; speed >= -100; speed -= 5) {
 8000bc4:	7b3b      	ldrb	r3, [r7, #12]
 8000bc6:	3b05      	subs	r3, #5
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	733b      	strb	r3, [r7, #12]
 8000bcc:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8000bd0:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000bd4:	daeb      	bge.n	8000bae <motor+0x86>
	        }
	        // Ramp down reverse
	        for (int8_t speed = -100; speed <= 0; speed += 5) {
 8000bd6:	239c      	movs	r3, #156	@ 0x9c
 8000bd8:	72fb      	strb	r3, [r7, #11]
 8000bda:	e00e      	b.n	8000bfa <motor+0xd2>
	            motor_set_speeds(speed, speed);
 8000bdc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000be0:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8000be4:	4611      	mov	r1, r2
 8000be6:	4618      	mov	r0, r3
 8000be8:	f000 f884 	bl	8000cf4 <motor_set_speeds>
	            osDelay(200);
 8000bec:	20c8      	movs	r0, #200	@ 0xc8
 8000bee:	f002 fe2d 	bl	800384c <osDelay>
	        for (int8_t speed = -100; speed <= 0; speed += 5) {
 8000bf2:	7afb      	ldrb	r3, [r7, #11]
 8000bf4:	3305      	adds	r3, #5
 8000bf6:	b2db      	uxtb	r3, r3
 8000bf8:	72fb      	strb	r3, [r7, #11]
 8000bfa:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	ddec      	ble.n	8000bdc <motor+0xb4>
	        }

	        motor_stop();
 8000c02:	f000 f943 	bl	8000e8c <motor_stop>
	        run_sequence = 0; // Sequence finished, wait for next button press
 8000c06:	2300      	movs	r3, #0
 8000c08:	73fb      	strb	r3, [r7, #15]
	    }
	    osDelay(20);
 8000c0a:	2014      	movs	r0, #20
 8000c0c:	f002 fe1e 	bl	800384c <osDelay>
	    if (user_is_pressed()) {
 8000c10:	e790      	b.n	8000b34 <motor+0xc>
	...

08000c14 <encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder_task */
void encoder_task(void *argument)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b090      	sub	sp, #64	@ 0x40
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder_task */
	int32_t last_left_counts = 0;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  int32_t last_right_counts = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	63bb      	str	r3, [r7, #56]	@ 0x38
	  char buffer[32];

	  for(;;)
	  {
	    // Calculate speed (ticks per update period)
	    int32_t current_left_counts = motor_get_left_encoder_counts();
 8000c24:	f000 f94e 	bl	8000ec4 <motor_get_left_encoder_counts>
 8000c28:	6378      	str	r0, [r7, #52]	@ 0x34
	    int32_t current_right_counts = motor_get_right_encoder_counts();
 8000c2a:	f000 f959 	bl	8000ee0 <motor_get_right_encoder_counts>
 8000c2e:	6338      	str	r0, [r7, #48]	@ 0x30

	    // Speed = difference in counts
	    int32_t left_speed = current_left_counts - last_left_counts;
 8000c30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000c32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c34:	1ad3      	subs	r3, r2, r3
 8000c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    int32_t right_speed = current_right_counts - last_right_counts;
 8000c38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	62bb      	str	r3, [r7, #40]	@ 0x28

	    last_left_counts = current_left_counts;
 8000c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
	    last_right_counts = current_right_counts;
 8000c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c46:	63bb      	str	r3, [r7, #56]	@ 0x38

	    // Display on OLED
	    OLED_Clear();
 8000c48:	f000 f9de 	bl	8001008 <OLED_Clear>

	    // Format and display left motor speed
	    sprintf(buffer, "L Spd: %ld", left_speed);
 8000c4c:	f107 0308 	add.w	r3, r7, #8
 8000c50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c52:	4910      	ldr	r1, [pc, #64]	@ (8000c94 <encoder_task+0x80>)
 8000c54:	4618      	mov	r0, r3
 8000c56:	f005 fa9f 	bl	8006198 <siprintf>
	    OLED_ShowString(0, 0, (uint8_t*)buffer);
 8000c5a:	f107 0308 	add.w	r3, r7, #8
 8000c5e:	461a      	mov	r2, r3
 8000c60:	2100      	movs	r1, #0
 8000c62:	2000      	movs	r0, #0
 8000c64:	f000 fac2 	bl	80011ec <OLED_ShowString>

	    // Format and display right motor speed
	    sprintf(buffer, "R Spd: %ld", right_speed);
 8000c68:	f107 0308 	add.w	r3, r7, #8
 8000c6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c6e:	490a      	ldr	r1, [pc, #40]	@ (8000c98 <encoder_task+0x84>)
 8000c70:	4618      	mov	r0, r3
 8000c72:	f005 fa91 	bl	8006198 <siprintf>
	    OLED_ShowString(0, 16, (uint8_t*)buffer);
 8000c76:	f107 0308 	add.w	r3, r7, #8
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	2110      	movs	r1, #16
 8000c7e:	2000      	movs	r0, #0
 8000c80:	f000 fab4 	bl	80011ec <OLED_ShowString>

	    OLED_Refresh_Gram();
 8000c84:	f000 f93a 	bl	8000efc <OLED_Refresh_Gram>

	    osDelay(100);
 8000c88:	2064      	movs	r0, #100	@ 0x64
 8000c8a:	f002 fddf 	bl	800384c <osDelay>
	  {
 8000c8e:	bf00      	nop
 8000c90:	e7c8      	b.n	8000c24 <encoder_task+0x10>
 8000c92:	bf00      	nop
 8000c94:	08006b14 	.word	0x08006b14
 8000c98:	08006b20 	.word	0x08006b20

08000c9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca0:	b672      	cpsid	i
}
 8000ca2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <Error_Handler+0x8>

08000ca8 <motor_init>:
extern TIM_HandleTypeDef htim9; // Motor B (Right) PWM on PE5, PE6

// --- Constants ---
#define MIN_MOTOR_SPEED_PERCENT 54.0f

void motor_init(void) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // Motor A IN1 (PB9)
 8000cac:	210c      	movs	r1, #12
 8000cae:	480d      	ldr	r0, [pc, #52]	@ (8000ce4 <motor_init+0x3c>)
 8000cb0:	f001 fda4 	bl	80027fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // Motor A IN2 (PB8)
 8000cb4:	2108      	movs	r1, #8
 8000cb6:	480b      	ldr	r0, [pc, #44]	@ (8000ce4 <motor_init+0x3c>)
 8000cb8:	f001 fda0 	bl	80027fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // Motor B IN1 (PE5)
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	480a      	ldr	r0, [pc, #40]	@ (8000ce8 <motor_init+0x40>)
 8000cc0:	f001 fd9c 	bl	80027fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // Motor B IN2 (PE6)
 8000cc4:	2104      	movs	r1, #4
 8000cc6:	4808      	ldr	r0, [pc, #32]	@ (8000ce8 <motor_init+0x40>)
 8000cc8:	f001 fd98 	bl	80027fc <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Motor A (Left)
 8000ccc:	213c      	movs	r1, #60	@ 0x3c
 8000cce:	4807      	ldr	r0, [pc, #28]	@ (8000cec <motor_init+0x44>)
 8000cd0:	f001 ff02 	bl	8002ad8 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Motor B (Right)
 8000cd4:	213c      	movs	r1, #60	@ 0x3c
 8000cd6:	4806      	ldr	r0, [pc, #24]	@ (8000cf0 <motor_init+0x48>)
 8000cd8:	f001 fefe 	bl	8002ad8 <HAL_TIM_Encoder_Start>

    motor_stop();
 8000cdc:	f000 f8d6 	bl	8000e8c <motor_stop>
}
 8000ce0:	bf00      	nop
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	2000010c 	.word	0x2000010c
 8000ce8:	20000154 	.word	0x20000154
 8000cec:	2000007c 	.word	0x2000007c
 8000cf0:	200000c4 	.word	0x200000c4

08000cf4 <motor_set_speeds>:

void motor_set_speeds(int8_t left_speed_percent, int8_t right_speed_percent) {
 8000cf4:	b480      	push	{r7}
 8000cf6:	b089      	sub	sp, #36	@ 0x24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	460a      	mov	r2, r1
 8000cfe:	71fb      	strb	r3, [r7, #7]
 8000d00:	4613      	mov	r3, r2
 8000d02:	71bb      	strb	r3, [r7, #6]
    if (left_speed_percent > 100) left_speed_percent = 100;
 8000d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d08:	2b64      	cmp	r3, #100	@ 0x64
 8000d0a:	dd01      	ble.n	8000d10 <motor_set_speeds+0x1c>
 8000d0c:	2364      	movs	r3, #100	@ 0x64
 8000d0e:	71fb      	strb	r3, [r7, #7]
    if (left_speed_percent < -100) left_speed_percent = -100;
 8000d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d14:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000d18:	da01      	bge.n	8000d1e <motor_set_speeds+0x2a>
 8000d1a:	239c      	movs	r3, #156	@ 0x9c
 8000d1c:	71fb      	strb	r3, [r7, #7]
    if (right_speed_percent > 100) right_speed_percent = 100;
 8000d1e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000d22:	2b64      	cmp	r3, #100	@ 0x64
 8000d24:	dd01      	ble.n	8000d2a <motor_set_speeds+0x36>
 8000d26:	2364      	movs	r3, #100	@ 0x64
 8000d28:	71bb      	strb	r3, [r7, #6]
    if (right_speed_percent < -100) right_speed_percent = -100;
 8000d2a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000d2e:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000d32:	da01      	bge.n	8000d38 <motor_set_speeds+0x44>
 8000d34:	239c      	movs	r3, #156	@ 0x9c
 8000d36:	71bb      	strb	r3, [r7, #6]

    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim4);
 8000d38:	4b4f      	ldr	r3, [pc, #316]	@ (8000e78 <motor_set_speeds+0x184>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d3e:	61fb      	str	r3, [r7, #28]

    // --- Left Motor (Motor A on TIM4) ---
    if (left_speed_percent == 0) {
 8000d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d108      	bne.n	8000d5a <motor_set_speeds+0x66>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8000d48:	4b4b      	ldr	r3, [pc, #300]	@ (8000e78 <motor_set_speeds+0x184>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8000d50:	4b49      	ldr	r3, [pc, #292]	@ (8000e78 <motor_set_speeds+0x184>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2200      	movs	r2, #0
 8000d56:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d58:	e03d      	b.n	8000dd6 <motor_set_speeds+0xe2>
    } else {
        float scaled_speed = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)left_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8000d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5e:	ee07 3a90 	vmov	s15, r3
 8000d62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d66:	eeb0 7ae7 	vabs.f32	s14, s15
 8000d6a:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8000e7c <motor_set_speeds+0x188>
 8000d6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d72:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8000e80 <motor_set_speeds+0x18c>
 8000d76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d7a:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8000e84 <motor_set_speeds+0x190>
 8000d7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d82:	edc7 7a06 	vstr	s15, [r7, #24]
        uint32_t pulse = (uint32_t)(scaled_speed * (arr + 1) / 100.0f);
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	ee07 3a90 	vmov	s15, r3
 8000d8e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d92:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d9a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8000e7c <motor_set_speeds+0x188>
 8000d9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000da2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000da6:	ee17 3a90 	vmov	r3, s15
 8000daa:	617b      	str	r3, [r7, #20]

        if (left_speed_percent > 0) {
 8000dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	dd08      	ble.n	8000dc6 <motor_set_speeds+0xd2>
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulse);
 8000db4:	4b30      	ldr	r3, [pc, #192]	@ (8000e78 <motor_set_speeds+0x184>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	697a      	ldr	r2, [r7, #20]
 8000dba:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8000dbc:	4b2e      	ldr	r3, [pc, #184]	@ (8000e78 <motor_set_speeds+0x184>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000dc4:	e007      	b.n	8000dd6 <motor_set_speeds+0xe2>
        } else {
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8000dc6:	4b2c      	ldr	r3, [pc, #176]	@ (8000e78 <motor_set_speeds+0x184>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulse);
 8000dce:	4b2a      	ldr	r3, [pc, #168]	@ (8000e78 <motor_set_speeds+0x184>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	697a      	ldr	r2, [r7, #20]
 8000dd4:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
    }

    // --- Right Motor (Motor B on TIM9) ---
    if (right_speed_percent == 0) {
 8000dd6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d108      	bne.n	8000df0 <motor_set_speeds+0xfc>
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8000dde:	4b2a      	ldr	r3, [pc, #168]	@ (8000e88 <motor_set_speeds+0x194>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2200      	movs	r2, #0
 8000de4:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8000de6:	4b28      	ldr	r3, [pc, #160]	@ (8000e88 <motor_set_speeds+0x194>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2200      	movs	r2, #0
 8000dec:	639a      	str	r2, [r3, #56]	@ 0x38
        } else { // Reverse
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulse); // IN1 = PWM
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);     // IN2 = 0
        }
    }
}
 8000dee:	e03d      	b.n	8000e6c <motor_set_speeds+0x178>
        float scaled_speed = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)right_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8000df0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000df4:	ee07 3a90 	vmov	s15, r3
 8000df8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dfc:	eeb0 7ae7 	vabs.f32	s14, s15
 8000e00:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8000e7c <motor_set_speeds+0x188>
 8000e04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e08:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000e80 <motor_set_speeds+0x18c>
 8000e0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e10:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8000e84 <motor_set_speeds+0x190>
 8000e14:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e18:	edc7 7a04 	vstr	s15, [r7, #16]
        uint32_t pulse = (uint32_t)(scaled_speed * (arr + 1) / 100.0f);
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	ee07 3a90 	vmov	s15, r3
 8000e24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e28:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e30:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8000e7c <motor_set_speeds+0x188>
 8000e34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e3c:	ee17 3a90 	vmov	r3, s15
 8000e40:	60fb      	str	r3, [r7, #12]
        if (right_speed_percent > 0) { // Forward
 8000e42:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	dd08      	ble.n	8000e5c <motor_set_speeds+0x168>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);     // IN1 = 0
 8000e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <motor_set_speeds+0x194>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, pulse); // IN2 = PWM
 8000e52:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <motor_set_speeds+0x194>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000e5a:	e007      	b.n	8000e6c <motor_set_speeds+0x178>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulse); // IN1 = PWM
 8000e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <motor_set_speeds+0x194>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	68fa      	ldr	r2, [r7, #12]
 8000e62:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);     // IN2 = 0
 8000e64:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <motor_set_speeds+0x194>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2200      	movs	r2, #0
 8000e6a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000e6c:	bf00      	nop
 8000e6e:	3724      	adds	r7, #36	@ 0x24
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	2000010c 	.word	0x2000010c
 8000e7c:	42c80000 	.word	0x42c80000
 8000e80:	42380000 	.word	0x42380000
 8000e84:	42580000 	.word	0x42580000
 8000e88:	20000154 	.word	0x20000154

08000e8c <motor_stop>:

void motor_stop(void) {
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8000e90:	4b0a      	ldr	r3, [pc, #40]	@ (8000ebc <motor_stop+0x30>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2200      	movs	r2, #0
 8000e96:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8000e98:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <motor_stop+0x30>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8000ea0:	4b07      	ldr	r3, [pc, #28]	@ (8000ec0 <motor_stop+0x34>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8000ea8:	4b05      	ldr	r3, [pc, #20]	@ (8000ec0 <motor_stop+0x34>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2200      	movs	r2, #0
 8000eae:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	2000010c 	.word	0x2000010c
 8000ec0:	20000154 	.word	0x20000154

08000ec4 <motor_get_left_encoder_counts>:

int32_t motor_get_left_encoder_counts(void) {
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
    return (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 8000ec8:	4b04      	ldr	r3, [pc, #16]	@ (8000edc <motor_get_left_encoder_counts+0x18>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ece:	b21b      	sxth	r3, r3
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	2000007c 	.word	0x2000007c

08000ee0 <motor_get_right_encoder_counts>:

// Right motor is reversed, so return the negative.
int32_t motor_get_right_encoder_counts(void) {
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
	return -((int16_t)__HAL_TIM_GET_COUNTER(&htim3));
 8000ee4:	4b04      	ldr	r3, [pc, #16]	@ (8000ef8 <motor_get_right_encoder_counts+0x18>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eea:	b21b      	sxth	r3, r3
 8000eec:	425b      	negs	r3, r3
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	200000c4 	.word	0x200000c4

08000efc <OLED_Refresh_Gram>:

#include "../Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8000f02:	2300      	movs	r3, #0
 8000f04:	71fb      	strb	r3, [r7, #7]
 8000f06:	e026      	b.n	8000f56 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	3b50      	subs	r3, #80	@ 0x50
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	2100      	movs	r1, #0
 8000f10:	4618      	mov	r0, r3
 8000f12:	f000 f82b 	bl	8000f6c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8000f16:	2100      	movs	r1, #0
 8000f18:	2000      	movs	r0, #0
 8000f1a:	f000 f827 	bl	8000f6c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8000f1e:	2100      	movs	r1, #0
 8000f20:	2010      	movs	r0, #16
 8000f22:	f000 f823 	bl	8000f6c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8000f26:	2300      	movs	r3, #0
 8000f28:	71bb      	strb	r3, [r7, #6]
 8000f2a:	e00d      	b.n	8000f48 <OLED_Refresh_Gram+0x4c>
 8000f2c:	79ba      	ldrb	r2, [r7, #6]
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	490d      	ldr	r1, [pc, #52]	@ (8000f68 <OLED_Refresh_Gram+0x6c>)
 8000f32:	00d2      	lsls	r2, r2, #3
 8000f34:	440a      	add	r2, r1
 8000f36:	4413      	add	r3, r2
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f000 f815 	bl	8000f6c <OLED_WR_Byte>
 8000f42:	79bb      	ldrb	r3, [r7, #6]
 8000f44:	3301      	adds	r3, #1
 8000f46:	71bb      	strb	r3, [r7, #6]
 8000f48:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	daed      	bge.n	8000f2c <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	3301      	adds	r3, #1
 8000f54:	71fb      	strb	r3, [r7, #7]
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	2b07      	cmp	r3, #7
 8000f5a:	d9d5      	bls.n	8000f08 <OLED_Refresh_Gram+0xc>
	}   
}
 8000f5c:	bf00      	nop
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200001a8 	.word	0x200001a8

08000f6c <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	460a      	mov	r2, r1
 8000f76:	71fb      	strb	r3, [r7, #7]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8000f7c:	79bb      	ldrb	r3, [r7, #6]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d006      	beq.n	8000f90 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8000f82:	2201      	movs	r2, #1
 8000f84:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f88:	481e      	ldr	r0, [pc, #120]	@ (8001004 <OLED_WR_Byte+0x98>)
 8000f8a:	f000 ff29 	bl	8001de0 <HAL_GPIO_WritePin>
 8000f8e:	e005      	b.n	8000f9c <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8000f90:	2200      	movs	r2, #0
 8000f92:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f96:	481b      	ldr	r0, [pc, #108]	@ (8001004 <OLED_WR_Byte+0x98>)
 8000f98:	f000 ff22 	bl	8001de0 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73fb      	strb	r3, [r7, #15]
 8000fa0:	e022      	b.n	8000fe8 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fa8:	4816      	ldr	r0, [pc, #88]	@ (8001004 <OLED_WR_Byte+0x98>)
 8000faa:	f000 ff19 	bl	8001de0 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	da06      	bge.n	8000fc4 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fbc:	4811      	ldr	r0, [pc, #68]	@ (8001004 <OLED_WR_Byte+0x98>)
 8000fbe:	f000 ff0f 	bl	8001de0 <HAL_GPIO_WritePin>
 8000fc2:	e005      	b.n	8000fd0 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fca:	480e      	ldr	r0, [pc, #56]	@ (8001004 <OLED_WR_Byte+0x98>)
 8000fcc:	f000 ff08 	bl	8001de0 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fd6:	480b      	ldr	r0, [pc, #44]	@ (8001004 <OLED_WR_Byte+0x98>)
 8000fd8:	f000 ff02 	bl	8001de0 <HAL_GPIO_WritePin>
		dat<<=1;   
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	73fb      	strb	r3, [r7, #15]
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
 8000fea:	2b07      	cmp	r3, #7
 8000fec:	d9d9      	bls.n	8000fa2 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8000fee:	2201      	movs	r2, #1
 8000ff0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ff4:	4803      	ldr	r0, [pc, #12]	@ (8001004 <OLED_WR_Byte+0x98>)
 8000ff6:	f000 fef3 	bl	8001de0 <HAL_GPIO_WritePin>
} 
 8000ffa:	bf00      	nop
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40020c00 	.word	0x40020c00

08001008 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800100e:	2300      	movs	r3, #0
 8001010:	71fb      	strb	r3, [r7, #7]
 8001012:	e014      	b.n	800103e <OLED_Clear+0x36>
 8001014:	2300      	movs	r3, #0
 8001016:	71bb      	strb	r3, [r7, #6]
 8001018:	e00a      	b.n	8001030 <OLED_Clear+0x28>
 800101a:	79ba      	ldrb	r2, [r7, #6]
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	490c      	ldr	r1, [pc, #48]	@ (8001050 <OLED_Clear+0x48>)
 8001020:	00d2      	lsls	r2, r2, #3
 8001022:	440a      	add	r2, r1
 8001024:	4413      	add	r3, r2
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
 800102a:	79bb      	ldrb	r3, [r7, #6]
 800102c:	3301      	adds	r3, #1
 800102e:	71bb      	strb	r3, [r7, #6]
 8001030:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001034:	2b00      	cmp	r3, #0
 8001036:	daf0      	bge.n	800101a <OLED_Clear+0x12>
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	3301      	adds	r3, #1
 800103c:	71fb      	strb	r3, [r7, #7]
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	2b07      	cmp	r3, #7
 8001042:	d9e7      	bls.n	8001014 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8001044:	f7ff ff5a 	bl	8000efc <OLED_Refresh_Gram>
}
 8001048:	bf00      	nop
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	200001a8 	.word	0x200001a8

08001054 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
 800105e:	460b      	mov	r3, r1
 8001060:	71bb      	strb	r3, [r7, #6]
 8001062:	4613      	mov	r3, r2
 8001064:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8001066:	2300      	movs	r3, #0
 8001068:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 800106a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106e:	2b00      	cmp	r3, #0
 8001070:	db41      	blt.n	80010f6 <OLED_DrawPoint+0xa2>
 8001072:	79bb      	ldrb	r3, [r7, #6]
 8001074:	2b3f      	cmp	r3, #63	@ 0x3f
 8001076:	d83e      	bhi.n	80010f6 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8001078:	79bb      	ldrb	r3, [r7, #6]
 800107a:	08db      	lsrs	r3, r3, #3
 800107c:	b2db      	uxtb	r3, r3
 800107e:	f1c3 0307 	rsb	r3, r3, #7
 8001082:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8001084:	79bb      	ldrb	r3, [r7, #6]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 800108c:	7b7b      	ldrb	r3, [r7, #13]
 800108e:	f1c3 0307 	rsb	r3, r3, #7
 8001092:	2201      	movs	r2, #1
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 800109a:	797b      	ldrb	r3, [r7, #5]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d012      	beq.n	80010c6 <OLED_DrawPoint+0x72>
 80010a0:	79fa      	ldrb	r2, [r7, #7]
 80010a2:	7bbb      	ldrb	r3, [r7, #14]
 80010a4:	4917      	ldr	r1, [pc, #92]	@ (8001104 <OLED_DrawPoint+0xb0>)
 80010a6:	00d2      	lsls	r2, r2, #3
 80010a8:	440a      	add	r2, r1
 80010aa:	4413      	add	r3, r2
 80010ac:	7818      	ldrb	r0, [r3, #0]
 80010ae:	79fa      	ldrb	r2, [r7, #7]
 80010b0:	7bbb      	ldrb	r3, [r7, #14]
 80010b2:	7bf9      	ldrb	r1, [r7, #15]
 80010b4:	4301      	orrs	r1, r0
 80010b6:	b2c8      	uxtb	r0, r1
 80010b8:	4912      	ldr	r1, [pc, #72]	@ (8001104 <OLED_DrawPoint+0xb0>)
 80010ba:	00d2      	lsls	r2, r2, #3
 80010bc:	440a      	add	r2, r1
 80010be:	4413      	add	r3, r2
 80010c0:	4602      	mov	r2, r0
 80010c2:	701a      	strb	r2, [r3, #0]
 80010c4:	e018      	b.n	80010f8 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 80010c6:	79fa      	ldrb	r2, [r7, #7]
 80010c8:	7bbb      	ldrb	r3, [r7, #14]
 80010ca:	490e      	ldr	r1, [pc, #56]	@ (8001104 <OLED_DrawPoint+0xb0>)
 80010cc:	00d2      	lsls	r2, r2, #3
 80010ce:	440a      	add	r2, r1
 80010d0:	4413      	add	r3, r2
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	b25a      	sxtb	r2, r3
 80010d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010da:	43db      	mvns	r3, r3
 80010dc:	b25b      	sxtb	r3, r3
 80010de:	4013      	ands	r3, r2
 80010e0:	b259      	sxtb	r1, r3
 80010e2:	79fa      	ldrb	r2, [r7, #7]
 80010e4:	7bbb      	ldrb	r3, [r7, #14]
 80010e6:	b2c8      	uxtb	r0, r1
 80010e8:	4906      	ldr	r1, [pc, #24]	@ (8001104 <OLED_DrawPoint+0xb0>)
 80010ea:	00d2      	lsls	r2, r2, #3
 80010ec:	440a      	add	r2, r1
 80010ee:	4413      	add	r3, r2
 80010f0:	4602      	mov	r2, r0
 80010f2:	701a      	strb	r2, [r3, #0]
 80010f4:	e000      	b.n	80010f8 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 80010f6:	bf00      	nop
}
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	200001a8 	.word	0x200001a8

08001108 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	4604      	mov	r4, r0
 8001110:	4608      	mov	r0, r1
 8001112:	4611      	mov	r1, r2
 8001114:	461a      	mov	r2, r3
 8001116:	4623      	mov	r3, r4
 8001118:	71fb      	strb	r3, [r7, #7]
 800111a:	4603      	mov	r3, r0
 800111c:	71bb      	strb	r3, [r7, #6]
 800111e:	460b      	mov	r3, r1
 8001120:	717b      	strb	r3, [r7, #5]
 8001122:	4613      	mov	r3, r2
 8001124:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8001126:	79bb      	ldrb	r3, [r7, #6]
 8001128:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800112a:	797b      	ldrb	r3, [r7, #5]
 800112c:	3b20      	subs	r3, #32
 800112e:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8001130:	2300      	movs	r3, #0
 8001132:	73bb      	strb	r3, [r7, #14]
 8001134:	e04d      	b.n	80011d2 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8001136:	793b      	ldrb	r3, [r7, #4]
 8001138:	2b0c      	cmp	r3, #12
 800113a:	d10b      	bne.n	8001154 <OLED_ShowChar+0x4c>
 800113c:	797a      	ldrb	r2, [r7, #5]
 800113e:	7bb9      	ldrb	r1, [r7, #14]
 8001140:	4828      	ldr	r0, [pc, #160]	@ (80011e4 <OLED_ShowChar+0xdc>)
 8001142:	4613      	mov	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	4413      	add	r3, r2
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	4403      	add	r3, r0
 800114c:	440b      	add	r3, r1
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	73fb      	strb	r3, [r7, #15]
 8001152:	e007      	b.n	8001164 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8001154:	797a      	ldrb	r2, [r7, #5]
 8001156:	7bbb      	ldrb	r3, [r7, #14]
 8001158:	4923      	ldr	r1, [pc, #140]	@ (80011e8 <OLED_ShowChar+0xe0>)
 800115a:	0112      	lsls	r2, r2, #4
 800115c:	440a      	add	r2, r1
 800115e:	4413      	add	r3, r2
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8001164:	2300      	movs	r3, #0
 8001166:	737b      	strb	r3, [r7, #13]
 8001168:	e02d      	b.n	80011c6 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 800116a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116e:	2b00      	cmp	r3, #0
 8001170:	da07      	bge.n	8001182 <OLED_ShowChar+0x7a>
 8001172:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001176:	79b9      	ldrb	r1, [r7, #6]
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff ff6a 	bl	8001054 <OLED_DrawPoint>
 8001180:	e00c      	b.n	800119c <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8001182:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001186:	2b00      	cmp	r3, #0
 8001188:	bf0c      	ite	eq
 800118a:	2301      	moveq	r3, #1
 800118c:	2300      	movne	r3, #0
 800118e:	b2db      	uxtb	r3, r3
 8001190:	461a      	mov	r2, r3
 8001192:	79b9      	ldrb	r1, [r7, #6]
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff ff5c 	bl	8001054 <OLED_DrawPoint>
			temp<<=1;
 800119c:	7bfb      	ldrb	r3, [r7, #15]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	73fb      	strb	r3, [r7, #15]
			y++;
 80011a2:	79bb      	ldrb	r3, [r7, #6]
 80011a4:	3301      	adds	r3, #1
 80011a6:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 80011a8:	79ba      	ldrb	r2, [r7, #6]
 80011aa:	7b3b      	ldrb	r3, [r7, #12]
 80011ac:	1ad2      	subs	r2, r2, r3
 80011ae:	793b      	ldrb	r3, [r7, #4]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d105      	bne.n	80011c0 <OLED_ShowChar+0xb8>
			{
				y=y0;
 80011b4:	7b3b      	ldrb	r3, [r7, #12]
 80011b6:	71bb      	strb	r3, [r7, #6]
				x++;
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	3301      	adds	r3, #1
 80011bc:	71fb      	strb	r3, [r7, #7]
				break;
 80011be:	e005      	b.n	80011cc <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 80011c0:	7b7b      	ldrb	r3, [r7, #13]
 80011c2:	3301      	adds	r3, #1
 80011c4:	737b      	strb	r3, [r7, #13]
 80011c6:	7b7b      	ldrb	r3, [r7, #13]
 80011c8:	2b07      	cmp	r3, #7
 80011ca:	d9ce      	bls.n	800116a <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 80011cc:	7bbb      	ldrb	r3, [r7, #14]
 80011ce:	3301      	adds	r3, #1
 80011d0:	73bb      	strb	r3, [r7, #14]
 80011d2:	7bba      	ldrb	r2, [r7, #14]
 80011d4:	793b      	ldrb	r3, [r7, #4]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d3ad      	bcc.n	8001136 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 80011da:	bf00      	nop
 80011dc:	bf00      	nop
 80011de:	3714      	adds	r7, #20
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd90      	pop	{r4, r7, pc}
 80011e4:	08006bb0 	.word	0x08006bb0
 80011e8:	08007024 	.word	0x08007024

080011ec <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af02      	add	r7, sp, #8
 80011f2:	4603      	mov	r3, r0
 80011f4:	603a      	str	r2, [r7, #0]
 80011f6:	71fb      	strb	r3, [r7, #7]
 80011f8:	460b      	mov	r3, r1
 80011fa:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 80011fc:	e01f      	b.n	800123e <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	2b7a      	cmp	r3, #122	@ 0x7a
 8001202:	d904      	bls.n	800120e <OLED_ShowString+0x22>
 8001204:	2300      	movs	r3, #0
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	79bb      	ldrb	r3, [r7, #6]
 800120a:	3310      	adds	r3, #16
 800120c:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800120e:	79bb      	ldrb	r3, [r7, #6]
 8001210:	2b3a      	cmp	r3, #58	@ 0x3a
 8001212:	d905      	bls.n	8001220 <OLED_ShowString+0x34>
 8001214:	2300      	movs	r3, #0
 8001216:	71fb      	strb	r3, [r7, #7]
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	71bb      	strb	r3, [r7, #6]
 800121c:	f7ff fef4 	bl	8001008 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	781a      	ldrb	r2, [r3, #0]
 8001224:	79b9      	ldrb	r1, [r7, #6]
 8001226:	79f8      	ldrb	r0, [r7, #7]
 8001228:	2301      	movs	r3, #1
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	230c      	movs	r3, #12
 800122e:	f7ff ff6b 	bl	8001108 <OLED_ShowChar>
        x+=8;
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	3308      	adds	r3, #8
 8001236:	71fb      	strb	r3, [r7, #7]
        p++;
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	3301      	adds	r3, #1
 800123c:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d1db      	bne.n	80011fe <OLED_ShowString+0x12>
    }  
}	 
 8001246:	bf00      	nop
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <OLED_Init>:

void OLED_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8001254:	f000 fdde 	bl	8001e14 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8001258:	4b42      	ldr	r3, [pc, #264]	@ (8001364 <OLED_Init+0x114>)
 800125a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800125c:	4a41      	ldr	r2, [pc, #260]	@ (8001364 <OLED_Init+0x114>)
 800125e:	f023 0301 	bic.w	r3, r3, #1
 8001262:	6713      	str	r3, [r2, #112]	@ 0x70
 8001264:	4b3f      	ldr	r3, [pc, #252]	@ (8001364 <OLED_Init+0x114>)
 8001266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001268:	4a3e      	ldr	r2, [pc, #248]	@ (8001364 <OLED_Init+0x114>)
 800126a:	f023 0304 	bic.w	r3, r3, #4
 800126e:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8001270:	f000 fde4 	bl	8001e3c <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8001274:	2200      	movs	r2, #0
 8001276:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800127a:	483b      	ldr	r0, [pc, #236]	@ (8001368 <OLED_Init+0x118>)
 800127c:	f000 fdb0 	bl	8001de0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001280:	2064      	movs	r0, #100	@ 0x64
 8001282:	f000 faef 	bl	8001864 <HAL_Delay>
	OLED_RST_Set();
 8001286:	2201      	movs	r2, #1
 8001288:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800128c:	4836      	ldr	r0, [pc, #216]	@ (8001368 <OLED_Init+0x118>)
 800128e:	f000 fda7 	bl	8001de0 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8001292:	2100      	movs	r1, #0
 8001294:	20ae      	movs	r0, #174	@ 0xae
 8001296:	f7ff fe69 	bl	8000f6c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 800129a:	2100      	movs	r1, #0
 800129c:	20d5      	movs	r0, #213	@ 0xd5
 800129e:	f7ff fe65 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 80012a2:	2100      	movs	r1, #0
 80012a4:	2050      	movs	r0, #80	@ 0x50
 80012a6:	f7ff fe61 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 80012aa:	2100      	movs	r1, #0
 80012ac:	20a8      	movs	r0, #168	@ 0xa8
 80012ae:	f7ff fe5d 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 80012b2:	2100      	movs	r1, #0
 80012b4:	203f      	movs	r0, #63	@ 0x3f
 80012b6:	f7ff fe59 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 80012ba:	2100      	movs	r1, #0
 80012bc:	20d3      	movs	r0, #211	@ 0xd3
 80012be:	f7ff fe55 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 80012c2:	2100      	movs	r1, #0
 80012c4:	2000      	movs	r0, #0
 80012c6:	f7ff fe51 	bl	8000f6c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 80012ca:	2100      	movs	r1, #0
 80012cc:	2040      	movs	r0, #64	@ 0x40
 80012ce:	f7ff fe4d 	bl	8000f6c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 80012d2:	2100      	movs	r1, #0
 80012d4:	208d      	movs	r0, #141	@ 0x8d
 80012d6:	f7ff fe49 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 80012da:	2100      	movs	r1, #0
 80012dc:	2014      	movs	r0, #20
 80012de:	f7ff fe45 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 80012e2:	2100      	movs	r1, #0
 80012e4:	2020      	movs	r0, #32
 80012e6:	f7ff fe41 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 80012ea:	2100      	movs	r1, #0
 80012ec:	2002      	movs	r0, #2
 80012ee:	f7ff fe3d 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 80012f2:	2100      	movs	r1, #0
 80012f4:	20a1      	movs	r0, #161	@ 0xa1
 80012f6:	f7ff fe39 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 80012fa:	2100      	movs	r1, #0
 80012fc:	20c0      	movs	r0, #192	@ 0xc0
 80012fe:	f7ff fe35 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8001302:	2100      	movs	r1, #0
 8001304:	20da      	movs	r0, #218	@ 0xda
 8001306:	f7ff fe31 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800130a:	2100      	movs	r1, #0
 800130c:	2012      	movs	r0, #18
 800130e:	f7ff fe2d 	bl	8000f6c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8001312:	2100      	movs	r1, #0
 8001314:	2081      	movs	r0, #129	@ 0x81
 8001316:	f7ff fe29 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800131a:	2100      	movs	r1, #0
 800131c:	20ef      	movs	r0, #239	@ 0xef
 800131e:	f7ff fe25 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8001322:	2100      	movs	r1, #0
 8001324:	20d9      	movs	r0, #217	@ 0xd9
 8001326:	f7ff fe21 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800132a:	2100      	movs	r1, #0
 800132c:	20f1      	movs	r0, #241	@ 0xf1
 800132e:	f7ff fe1d 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8001332:	2100      	movs	r1, #0
 8001334:	20db      	movs	r0, #219	@ 0xdb
 8001336:	f7ff fe19 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800133a:	2100      	movs	r1, #0
 800133c:	2030      	movs	r0, #48	@ 0x30
 800133e:	f7ff fe15 	bl	8000f6c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8001342:	2100      	movs	r1, #0
 8001344:	20a4      	movs	r0, #164	@ 0xa4
 8001346:	f7ff fe11 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800134a:	2100      	movs	r1, #0
 800134c:	20a6      	movs	r0, #166	@ 0xa6
 800134e:	f7ff fe0d 	bl	8000f6c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8001352:	2100      	movs	r1, #0
 8001354:	20af      	movs	r0, #175	@ 0xaf
 8001356:	f7ff fe09 	bl	8000f6c <OLED_WR_Byte>
	OLED_Clear(); 
 800135a:	f7ff fe55 	bl	8001008 <OLED_Clear>
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40023800 	.word	0x40023800
 8001368:	40020c00 	.word	0x40020c00

0800136c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
 8001376:	4b12      	ldr	r3, [pc, #72]	@ (80013c0 <HAL_MspInit+0x54>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137a:	4a11      	ldr	r2, [pc, #68]	@ (80013c0 <HAL_MspInit+0x54>)
 800137c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001380:	6453      	str	r3, [r2, #68]	@ 0x44
 8001382:	4b0f      	ldr	r3, [pc, #60]	@ (80013c0 <HAL_MspInit+0x54>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001386:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	603b      	str	r3, [r7, #0]
 8001392:	4b0b      	ldr	r3, [pc, #44]	@ (80013c0 <HAL_MspInit+0x54>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001396:	4a0a      	ldr	r2, [pc, #40]	@ (80013c0 <HAL_MspInit+0x54>)
 8001398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800139c:	6413      	str	r3, [r2, #64]	@ 0x40
 800139e:	4b08      	ldr	r3, [pc, #32]	@ (80013c0 <HAL_MspInit+0x54>)
 80013a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80013aa:	2200      	movs	r2, #0
 80013ac:	210f      	movs	r1, #15
 80013ae:	f06f 0001 	mvn.w	r0, #1
 80013b2:	f000 fb38 	bl	8001a26 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40023800 	.word	0x40023800

080013c4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08c      	sub	sp, #48	@ 0x30
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 031c 	add.w	r3, r7, #28
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013e4:	d14b      	bne.n	800147e <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	61bb      	str	r3, [r7, #24]
 80013ea:	4b3f      	ldr	r3, [pc, #252]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ee:	4a3e      	ldr	r2, [pc, #248]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f6:	4b3c      	ldr	r3, [pc, #240]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	61bb      	str	r3, [r7, #24]
 8001400:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	617b      	str	r3, [r7, #20]
 8001406:	4b38      	ldr	r3, [pc, #224]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140a:	4a37      	ldr	r2, [pc, #220]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	6313      	str	r3, [r2, #48]	@ 0x30
 8001412:	4b35      	ldr	r3, [pc, #212]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	617b      	str	r3, [r7, #20]
 800141c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
 8001422:	4b31      	ldr	r3, [pc, #196]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	4a30      	ldr	r2, [pc, #192]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001428:	f043 0302 	orr.w	r3, r3, #2
 800142c:	6313      	str	r3, [r2, #48]	@ 0x30
 800142e:	4b2e      	ldr	r3, [pc, #184]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A1_Pin;
 800143a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800143e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001440:	2302      	movs	r3, #2
 8001442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001448:	2300      	movs	r3, #0
 800144a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800144c:	2301      	movs	r3, #1
 800144e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A1_GPIO_Port, &GPIO_InitStruct);
 8001450:	f107 031c 	add.w	r3, r7, #28
 8001454:	4619      	mov	r1, r3
 8001456:	4825      	ldr	r0, [pc, #148]	@ (80014ec <HAL_TIM_Encoder_MspInit+0x128>)
 8001458:	f000 fb0e 	bl	8001a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_A2_Pin;
 800145c:	2308      	movs	r3, #8
 800145e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001460:	2302      	movs	r3, #2
 8001462:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001468:	2300      	movs	r3, #0
 800146a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800146c:	2301      	movs	r3, #1
 800146e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A2_GPIO_Port, &GPIO_InitStruct);
 8001470:	f107 031c 	add.w	r3, r7, #28
 8001474:	4619      	mov	r1, r3
 8001476:	481e      	ldr	r0, [pc, #120]	@ (80014f0 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001478:	f000 fafe 	bl	8001a78 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800147c:	e030      	b.n	80014e0 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a1c      	ldr	r2, [pc, #112]	@ (80014f4 <HAL_TIM_Encoder_MspInit+0x130>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d12b      	bne.n	80014e0 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001488:	2300      	movs	r3, #0
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	4b16      	ldr	r3, [pc, #88]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 800148e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001490:	4a15      	ldr	r2, [pc, #84]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001492:	f043 0302 	orr.w	r3, r3, #2
 8001496:	6413      	str	r3, [r2, #64]	@ 0x40
 8001498:	4b13      	ldr	r3, [pc, #76]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a4:	2300      	movs	r3, #0
 80014a6:	60bb      	str	r3, [r7, #8]
 80014a8:	4b0f      	ldr	r3, [pc, #60]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80014aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ac:	4a0e      	ldr	r2, [pc, #56]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80014ae:	f043 0302 	orr.w	r3, r3, #2
 80014b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80014b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b8:	f003 0302 	and.w	r3, r3, #2
 80014bc:	60bb      	str	r3, [r7, #8]
 80014be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_B1_Pin|ENCODER_B2_Pin;
 80014c0:	2330      	movs	r3, #48	@ 0x30
 80014c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c4:	2302      	movs	r3, #2
 80014c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014cc:	2300      	movs	r3, #0
 80014ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014d0:	2302      	movs	r3, #2
 80014d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d4:	f107 031c 	add.w	r3, r7, #28
 80014d8:	4619      	mov	r1, r3
 80014da:	4805      	ldr	r0, [pc, #20]	@ (80014f0 <HAL_TIM_Encoder_MspInit+0x12c>)
 80014dc:	f000 facc 	bl	8001a78 <HAL_GPIO_Init>
}
 80014e0:	bf00      	nop
 80014e2:	3730      	adds	r7, #48	@ 0x30
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020000 	.word	0x40020000
 80014f0:	40020400 	.word	0x40020400
 80014f4:	40000400 	.word	0x40000400

080014f8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a15      	ldr	r2, [pc, #84]	@ (800155c <HAL_TIM_Base_MspInit+0x64>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d10e      	bne.n	8001528 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	4b14      	ldr	r3, [pc, #80]	@ (8001560 <HAL_TIM_Base_MspInit+0x68>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001512:	4a13      	ldr	r2, [pc, #76]	@ (8001560 <HAL_TIM_Base_MspInit+0x68>)
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	6413      	str	r3, [r2, #64]	@ 0x40
 800151a:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <HAL_TIM_Base_MspInit+0x68>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001526:	e012      	b.n	800154e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM9)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a0d      	ldr	r2, [pc, #52]	@ (8001564 <HAL_TIM_Base_MspInit+0x6c>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d10d      	bne.n	800154e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	60bb      	str	r3, [r7, #8]
 8001536:	4b0a      	ldr	r3, [pc, #40]	@ (8001560 <HAL_TIM_Base_MspInit+0x68>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153a:	4a09      	ldr	r2, [pc, #36]	@ (8001560 <HAL_TIM_Base_MspInit+0x68>)
 800153c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001540:	6453      	str	r3, [r2, #68]	@ 0x44
 8001542:	4b07      	ldr	r3, [pc, #28]	@ (8001560 <HAL_TIM_Base_MspInit+0x68>)
 8001544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	68bb      	ldr	r3, [r7, #8]
}
 800154e:	bf00      	nop
 8001550:	3714      	adds	r7, #20
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	40000800 	.word	0x40000800
 8001560:	40023800 	.word	0x40023800
 8001564:	40014000 	.word	0x40014000

08001568 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	@ 0x28
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a24      	ldr	r2, [pc, #144]	@ (8001618 <HAL_TIM_MspPostInit+0xb0>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d11f      	bne.n	80015ca <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	4b23      	ldr	r3, [pc, #140]	@ (800161c <HAL_TIM_MspPostInit+0xb4>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	4a22      	ldr	r2, [pc, #136]	@ (800161c <HAL_TIM_MspPostInit+0xb4>)
 8001594:	f043 0302 	orr.w	r3, r3, #2
 8001598:	6313      	str	r3, [r2, #48]	@ 0x30
 800159a:	4b20      	ldr	r3, [pc, #128]	@ (800161c <HAL_TIM_MspPostInit+0xb4>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_AIN2_Pin|MOTOR_AIN1_Pin;
 80015a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ac:	2302      	movs	r3, #2
 80015ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2300      	movs	r3, #0
 80015b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80015b8:	2302      	movs	r3, #2
 80015ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	4619      	mov	r1, r3
 80015c2:	4817      	ldr	r0, [pc, #92]	@ (8001620 <HAL_TIM_MspPostInit+0xb8>)
 80015c4:	f000 fa58 	bl	8001a78 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80015c8:	e022      	b.n	8001610 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM9)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a15      	ldr	r2, [pc, #84]	@ (8001624 <HAL_TIM_MspPostInit+0xbc>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d11d      	bne.n	8001610 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80015d4:	2300      	movs	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	4b10      	ldr	r3, [pc, #64]	@ (800161c <HAL_TIM_MspPostInit+0xb4>)
 80015da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015dc:	4a0f      	ldr	r2, [pc, #60]	@ (800161c <HAL_TIM_MspPostInit+0xb4>)
 80015de:	f043 0310 	orr.w	r3, r3, #16
 80015e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e4:	4b0d      	ldr	r3, [pc, #52]	@ (800161c <HAL_TIM_MspPostInit+0xb4>)
 80015e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e8:	f003 0310 	and.w	r3, r3, #16
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR_BIN1_Pin|MOTOR_BIN2_Pin;
 80015f0:	2360      	movs	r3, #96	@ 0x60
 80015f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f4:	2302      	movs	r3, #2
 80015f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fc:	2300      	movs	r3, #0
 80015fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001600:	2303      	movs	r3, #3
 8001602:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	4619      	mov	r1, r3
 800160a:	4807      	ldr	r0, [pc, #28]	@ (8001628 <HAL_TIM_MspPostInit+0xc0>)
 800160c:	f000 fa34 	bl	8001a78 <HAL_GPIO_Init>
}
 8001610:	bf00      	nop
 8001612:	3728      	adds	r7, #40	@ 0x28
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40000800 	.word	0x40000800
 800161c:	40023800 	.word	0x40023800
 8001620:	40020400 	.word	0x40020400
 8001624:	40014000 	.word	0x40014000
 8001628:	40021000 	.word	0x40021000

0800162c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <NMI_Handler+0x4>

08001634 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <HardFault_Handler+0x4>

0800163c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001640:	bf00      	nop
 8001642:	e7fd      	b.n	8001640 <MemManage_Handler+0x4>

08001644 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <BusFault_Handler+0x4>

0800164c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <UsageFault_Handler+0x4>

08001654 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001666:	f000 f8dd 	bl	8001824 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800166a:	f003 fd17 	bl	800509c <xTaskGetSchedulerState>
 800166e:	4603      	mov	r3, r0
 8001670:	2b01      	cmp	r3, #1
 8001672:	d001      	beq.n	8001678 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001674:	f004 fb10 	bl	8005c98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}

0800167c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001684:	4a14      	ldr	r2, [pc, #80]	@ (80016d8 <_sbrk+0x5c>)
 8001686:	4b15      	ldr	r3, [pc, #84]	@ (80016dc <_sbrk+0x60>)
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001690:	4b13      	ldr	r3, [pc, #76]	@ (80016e0 <_sbrk+0x64>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d102      	bne.n	800169e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001698:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <_sbrk+0x64>)
 800169a:	4a12      	ldr	r2, [pc, #72]	@ (80016e4 <_sbrk+0x68>)
 800169c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800169e:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <_sbrk+0x64>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4413      	add	r3, r2
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d207      	bcs.n	80016bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016ac:	f004 fd9e 	bl	80061ec <__errno>
 80016b0:	4603      	mov	r3, r0
 80016b2:	220c      	movs	r2, #12
 80016b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016ba:	e009      	b.n	80016d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016bc:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <_sbrk+0x64>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016c2:	4b07      	ldr	r3, [pc, #28]	@ (80016e0 <_sbrk+0x64>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4413      	add	r3, r2
 80016ca:	4a05      	ldr	r2, [pc, #20]	@ (80016e0 <_sbrk+0x64>)
 80016cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ce:	68fb      	ldr	r3, [r7, #12]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3718      	adds	r7, #24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20020000 	.word	0x20020000
 80016dc:	00000400 	.word	0x00000400
 80016e0:	200005a8 	.word	0x200005a8
 80016e4:	20005048 	.word	0x20005048

080016e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016ec:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <SystemInit+0x20>)
 80016ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016f2:	4a05      	ldr	r2, [pc, #20]	@ (8001708 <SystemInit+0x20>)
 80016f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <user_is_pressed>:
#include "userButton.h"

uint8_t user_is_pressed() {
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) != GPIO_PIN_SET;
 8001710:	2101      	movs	r1, #1
 8001712:	4805      	ldr	r0, [pc, #20]	@ (8001728 <user_is_pressed+0x1c>)
 8001714:	f000 fb4c 	bl	8001db0 <HAL_GPIO_ReadPin>
 8001718:	4603      	mov	r3, r0
 800171a:	2b01      	cmp	r3, #1
 800171c:	bf14      	ite	ne
 800171e:	2301      	movne	r3, #1
 8001720:	2300      	moveq	r3, #0
 8001722:	b2db      	uxtb	r3, r3
}
 8001724:	4618      	mov	r0, r3
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40021000 	.word	0x40021000

0800172c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800172c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001764 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001730:	f7ff ffda 	bl	80016e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001734:	480c      	ldr	r0, [pc, #48]	@ (8001768 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001736:	490d      	ldr	r1, [pc, #52]	@ (800176c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001738:	4a0d      	ldr	r2, [pc, #52]	@ (8001770 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800173a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800173c:	e002      	b.n	8001744 <LoopCopyDataInit>

0800173e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800173e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001740:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001742:	3304      	adds	r3, #4

08001744 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001744:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001746:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001748:	d3f9      	bcc.n	800173e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174a:	4a0a      	ldr	r2, [pc, #40]	@ (8001774 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800174c:	4c0a      	ldr	r4, [pc, #40]	@ (8001778 <LoopFillZerobss+0x22>)
  movs r3, #0
 800174e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001750:	e001      	b.n	8001756 <LoopFillZerobss>

08001752 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001752:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001754:	3204      	adds	r2, #4

08001756 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001756:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001758:	d3fb      	bcc.n	8001752 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800175a:	f004 fd4d 	bl	80061f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800175e:	f7fe ff1d 	bl	800059c <main>
  bx  lr    
 8001762:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001764:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001768:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800176c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001770:	08007668 	.word	0x08007668
  ldr r2, =_sbss
 8001774:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001778:	20005048 	.word	0x20005048

0800177c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800177c:	e7fe      	b.n	800177c <ADC_IRQHandler>
	...

08001780 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001784:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <HAL_Init+0x40>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a0d      	ldr	r2, [pc, #52]	@ (80017c0 <HAL_Init+0x40>)
 800178a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800178e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001790:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <HAL_Init+0x40>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a0a      	ldr	r2, [pc, #40]	@ (80017c0 <HAL_Init+0x40>)
 8001796:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800179a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800179c:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <HAL_Init+0x40>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a07      	ldr	r2, [pc, #28]	@ (80017c0 <HAL_Init+0x40>)
 80017a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017a8:	2003      	movs	r0, #3
 80017aa:	f000 f931 	bl	8001a10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ae:	200f      	movs	r0, #15
 80017b0:	f000 f808 	bl	80017c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017b4:	f7ff fdda 	bl	800136c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40023c00 	.word	0x40023c00

080017c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_InitTick+0x54>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b12      	ldr	r3, [pc, #72]	@ (800181c <HAL_InitTick+0x58>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	4619      	mov	r1, r3
 80017d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017da:	fbb3 f3f1 	udiv	r3, r3, r1
 80017de:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 f93b 	bl	8001a5e <HAL_SYSTICK_Config>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e00e      	b.n	8001810 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b0f      	cmp	r3, #15
 80017f6:	d80a      	bhi.n	800180e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017f8:	2200      	movs	r2, #0
 80017fa:	6879      	ldr	r1, [r7, #4]
 80017fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001800:	f000 f911 	bl	8001a26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001804:	4a06      	ldr	r2, [pc, #24]	@ (8001820 <HAL_InitTick+0x5c>)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800180a:	2300      	movs	r3, #0
 800180c:	e000      	b.n	8001810 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
}
 8001810:	4618      	mov	r0, r3
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	20000000 	.word	0x20000000
 800181c:	20000008 	.word	0x20000008
 8001820:	20000004 	.word	0x20000004

08001824 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001828:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_IncTick+0x20>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	461a      	mov	r2, r3
 800182e:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <HAL_IncTick+0x24>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4413      	add	r3, r2
 8001834:	4a04      	ldr	r2, [pc, #16]	@ (8001848 <HAL_IncTick+0x24>)
 8001836:	6013      	str	r3, [r2, #0]
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	20000008 	.word	0x20000008
 8001848:	200005ac 	.word	0x200005ac

0800184c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return uwTick;
 8001850:	4b03      	ldr	r3, [pc, #12]	@ (8001860 <HAL_GetTick+0x14>)
 8001852:	681b      	ldr	r3, [r3, #0]
}
 8001854:	4618      	mov	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	200005ac 	.word	0x200005ac

08001864 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800186c:	f7ff ffee 	bl	800184c <HAL_GetTick>
 8001870:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800187c:	d005      	beq.n	800188a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800187e:	4b0a      	ldr	r3, [pc, #40]	@ (80018a8 <HAL_Delay+0x44>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	461a      	mov	r2, r3
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	4413      	add	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800188a:	bf00      	nop
 800188c:	f7ff ffde 	bl	800184c <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	68fa      	ldr	r2, [r7, #12]
 8001898:	429a      	cmp	r2, r3
 800189a:	d8f7      	bhi.n	800188c <HAL_Delay+0x28>
  {
  }
}
 800189c:	bf00      	nop
 800189e:	bf00      	nop
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000008 	.word	0x20000008

080018ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018bc:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <__NVIC_SetPriorityGrouping+0x44>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018c8:	4013      	ands	r3, r2
 80018ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018de:	4a04      	ldr	r2, [pc, #16]	@ (80018f0 <__NVIC_SetPriorityGrouping+0x44>)
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	60d3      	str	r3, [r2, #12]
}
 80018e4:	bf00      	nop
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	e000ed00 	.word	0xe000ed00

080018f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018f8:	4b04      	ldr	r3, [pc, #16]	@ (800190c <__NVIC_GetPriorityGrouping+0x18>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	0a1b      	lsrs	r3, r3, #8
 80018fe:	f003 0307 	and.w	r3, r3, #7
}
 8001902:	4618      	mov	r0, r3
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	6039      	str	r1, [r7, #0]
 800191a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800191c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001920:	2b00      	cmp	r3, #0
 8001922:	db0a      	blt.n	800193a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	b2da      	uxtb	r2, r3
 8001928:	490c      	ldr	r1, [pc, #48]	@ (800195c <__NVIC_SetPriority+0x4c>)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	0112      	lsls	r2, r2, #4
 8001930:	b2d2      	uxtb	r2, r2
 8001932:	440b      	add	r3, r1
 8001934:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001938:	e00a      	b.n	8001950 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	b2da      	uxtb	r2, r3
 800193e:	4908      	ldr	r1, [pc, #32]	@ (8001960 <__NVIC_SetPriority+0x50>)
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	f003 030f 	and.w	r3, r3, #15
 8001946:	3b04      	subs	r3, #4
 8001948:	0112      	lsls	r2, r2, #4
 800194a:	b2d2      	uxtb	r2, r2
 800194c:	440b      	add	r3, r1
 800194e:	761a      	strb	r2, [r3, #24]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000e100 	.word	0xe000e100
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001964:	b480      	push	{r7}
 8001966:	b089      	sub	sp, #36	@ 0x24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	f1c3 0307 	rsb	r3, r3, #7
 800197e:	2b04      	cmp	r3, #4
 8001980:	bf28      	it	cs
 8001982:	2304      	movcs	r3, #4
 8001984:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	3304      	adds	r3, #4
 800198a:	2b06      	cmp	r3, #6
 800198c:	d902      	bls.n	8001994 <NVIC_EncodePriority+0x30>
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3b03      	subs	r3, #3
 8001992:	e000      	b.n	8001996 <NVIC_EncodePriority+0x32>
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001998:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	43da      	mvns	r2, r3
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	401a      	ands	r2, r3
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	fa01 f303 	lsl.w	r3, r1, r3
 80019b6:	43d9      	mvns	r1, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019bc:	4313      	orrs	r3, r2
         );
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3724      	adds	r7, #36	@ 0x24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
	...

080019cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3b01      	subs	r3, #1
 80019d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019dc:	d301      	bcc.n	80019e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019de:	2301      	movs	r3, #1
 80019e0:	e00f      	b.n	8001a02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019e2:	4a0a      	ldr	r2, [pc, #40]	@ (8001a0c <SysTick_Config+0x40>)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ea:	210f      	movs	r1, #15
 80019ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019f0:	f7ff ff8e 	bl	8001910 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f4:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <SysTick_Config+0x40>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019fa:	4b04      	ldr	r3, [pc, #16]	@ (8001a0c <SysTick_Config+0x40>)
 80019fc:	2207      	movs	r2, #7
 80019fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	e000e010 	.word	0xe000e010

08001a10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f7ff ff47 	bl	80018ac <__NVIC_SetPriorityGrouping>
}
 8001a1e:	bf00      	nop
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b086      	sub	sp, #24
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	60b9      	str	r1, [r7, #8]
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a34:	2300      	movs	r3, #0
 8001a36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a38:	f7ff ff5c 	bl	80018f4 <__NVIC_GetPriorityGrouping>
 8001a3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	68b9      	ldr	r1, [r7, #8]
 8001a42:	6978      	ldr	r0, [r7, #20]
 8001a44:	f7ff ff8e 	bl	8001964 <NVIC_EncodePriority>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a4e:	4611      	mov	r1, r2
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ff5d 	bl	8001910 <__NVIC_SetPriority>
}
 8001a56:	bf00      	nop
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff ffb0 	bl	80019cc <SysTick_Config>
 8001a6c:	4603      	mov	r3, r0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b089      	sub	sp, #36	@ 0x24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a82:	2300      	movs	r3, #0
 8001a84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a86:	2300      	movs	r3, #0
 8001a88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
 8001a92:	e16b      	b.n	8001d6c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a94:	2201      	movs	r2, #1
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	697a      	ldr	r2, [r7, #20]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	f040 815a 	bne.w	8001d66 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f003 0303 	and.w	r3, r3, #3
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d005      	beq.n	8001aca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d130      	bne.n	8001b2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	2203      	movs	r2, #3
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43db      	mvns	r3, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b00:	2201      	movs	r2, #1
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	091b      	lsrs	r3, r3, #4
 8001b16:	f003 0201 	and.w	r2, r3, #1
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f003 0303 	and.w	r3, r3, #3
 8001b34:	2b03      	cmp	r3, #3
 8001b36:	d017      	beq.n	8001b68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	2203      	movs	r2, #3
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	689a      	ldr	r2, [r3, #8]
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 0303 	and.w	r3, r3, #3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d123      	bne.n	8001bbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	08da      	lsrs	r2, r3, #3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3208      	adds	r2, #8
 8001b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	f003 0307 	and.w	r3, r3, #7
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	220f      	movs	r2, #15
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	43db      	mvns	r3, r3
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4013      	ands	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	691a      	ldr	r2, [r3, #16]
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	08da      	lsrs	r2, r3, #3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	3208      	adds	r2, #8
 8001bb6:	69b9      	ldr	r1, [r7, #24]
 8001bb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f003 0203 	and.w	r2, r3, #3
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f000 80b4 	beq.w	8001d66 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4b60      	ldr	r3, [pc, #384]	@ (8001d84 <HAL_GPIO_Init+0x30c>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	4a5f      	ldr	r2, [pc, #380]	@ (8001d84 <HAL_GPIO_Init+0x30c>)
 8001c08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c0e:	4b5d      	ldr	r3, [pc, #372]	@ (8001d84 <HAL_GPIO_Init+0x30c>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c1a:	4a5b      	ldr	r2, [pc, #364]	@ (8001d88 <HAL_GPIO_Init+0x310>)
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	089b      	lsrs	r3, r3, #2
 8001c20:	3302      	adds	r3, #2
 8001c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	f003 0303 	and.w	r3, r3, #3
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	220f      	movs	r2, #15
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	43db      	mvns	r3, r3
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a52      	ldr	r2, [pc, #328]	@ (8001d8c <HAL_GPIO_Init+0x314>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d02b      	beq.n	8001c9e <HAL_GPIO_Init+0x226>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a51      	ldr	r2, [pc, #324]	@ (8001d90 <HAL_GPIO_Init+0x318>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d025      	beq.n	8001c9a <HAL_GPIO_Init+0x222>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a50      	ldr	r2, [pc, #320]	@ (8001d94 <HAL_GPIO_Init+0x31c>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d01f      	beq.n	8001c96 <HAL_GPIO_Init+0x21e>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a4f      	ldr	r2, [pc, #316]	@ (8001d98 <HAL_GPIO_Init+0x320>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d019      	beq.n	8001c92 <HAL_GPIO_Init+0x21a>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a4e      	ldr	r2, [pc, #312]	@ (8001d9c <HAL_GPIO_Init+0x324>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d013      	beq.n	8001c8e <HAL_GPIO_Init+0x216>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a4d      	ldr	r2, [pc, #308]	@ (8001da0 <HAL_GPIO_Init+0x328>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d00d      	beq.n	8001c8a <HAL_GPIO_Init+0x212>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a4c      	ldr	r2, [pc, #304]	@ (8001da4 <HAL_GPIO_Init+0x32c>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d007      	beq.n	8001c86 <HAL_GPIO_Init+0x20e>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a4b      	ldr	r2, [pc, #300]	@ (8001da8 <HAL_GPIO_Init+0x330>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d101      	bne.n	8001c82 <HAL_GPIO_Init+0x20a>
 8001c7e:	2307      	movs	r3, #7
 8001c80:	e00e      	b.n	8001ca0 <HAL_GPIO_Init+0x228>
 8001c82:	2308      	movs	r3, #8
 8001c84:	e00c      	b.n	8001ca0 <HAL_GPIO_Init+0x228>
 8001c86:	2306      	movs	r3, #6
 8001c88:	e00a      	b.n	8001ca0 <HAL_GPIO_Init+0x228>
 8001c8a:	2305      	movs	r3, #5
 8001c8c:	e008      	b.n	8001ca0 <HAL_GPIO_Init+0x228>
 8001c8e:	2304      	movs	r3, #4
 8001c90:	e006      	b.n	8001ca0 <HAL_GPIO_Init+0x228>
 8001c92:	2303      	movs	r3, #3
 8001c94:	e004      	b.n	8001ca0 <HAL_GPIO_Init+0x228>
 8001c96:	2302      	movs	r3, #2
 8001c98:	e002      	b.n	8001ca0 <HAL_GPIO_Init+0x228>
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e000      	b.n	8001ca0 <HAL_GPIO_Init+0x228>
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	69fa      	ldr	r2, [r7, #28]
 8001ca2:	f002 0203 	and.w	r2, r2, #3
 8001ca6:	0092      	lsls	r2, r2, #2
 8001ca8:	4093      	lsls	r3, r2
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cb0:	4935      	ldr	r1, [pc, #212]	@ (8001d88 <HAL_GPIO_Init+0x310>)
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	089b      	lsrs	r3, r3, #2
 8001cb6:	3302      	adds	r3, #2
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8001dac <HAL_GPIO_Init+0x334>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d003      	beq.n	8001ce2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ce2:	4a32      	ldr	r2, [pc, #200]	@ (8001dac <HAL_GPIO_Init+0x334>)
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ce8:	4b30      	ldr	r3, [pc, #192]	@ (8001dac <HAL_GPIO_Init+0x334>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d003      	beq.n	8001d0c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d0c:	4a27      	ldr	r2, [pc, #156]	@ (8001dac <HAL_GPIO_Init+0x334>)
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d12:	4b26      	ldr	r3, [pc, #152]	@ (8001dac <HAL_GPIO_Init+0x334>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d36:	4a1d      	ldr	r2, [pc, #116]	@ (8001dac <HAL_GPIO_Init+0x334>)
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dac <HAL_GPIO_Init+0x334>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	43db      	mvns	r3, r3
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d003      	beq.n	8001d60 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d60:	4a12      	ldr	r2, [pc, #72]	@ (8001dac <HAL_GPIO_Init+0x334>)
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	61fb      	str	r3, [r7, #28]
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	2b0f      	cmp	r3, #15
 8001d70:	f67f ae90 	bls.w	8001a94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d74:	bf00      	nop
 8001d76:	bf00      	nop
 8001d78:	3724      	adds	r7, #36	@ 0x24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40013800 	.word	0x40013800
 8001d8c:	40020000 	.word	0x40020000
 8001d90:	40020400 	.word	0x40020400
 8001d94:	40020800 	.word	0x40020800
 8001d98:	40020c00 	.word	0x40020c00
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	40021400 	.word	0x40021400
 8001da4:	40021800 	.word	0x40021800
 8001da8:	40021c00 	.word	0x40021c00
 8001dac:	40013c00 	.word	0x40013c00

08001db0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	460b      	mov	r3, r1
 8001dba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	887b      	ldrh	r3, [r7, #2]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d002      	beq.n	8001dce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	73fb      	strb	r3, [r7, #15]
 8001dcc:	e001      	b.n	8001dd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	807b      	strh	r3, [r7, #2]
 8001dec:	4613      	mov	r3, r2
 8001dee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001df0:	787b      	ldrb	r3, [r7, #1]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001df6:	887a      	ldrh	r2, [r7, #2]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001dfc:	e003      	b.n	8001e06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dfe:	887b      	ldrh	r3, [r7, #2]
 8001e00:	041a      	lsls	r2, r3, #16
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	619a      	str	r2, [r3, #24]
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
	...

08001e14 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001e1a:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <HAL_PWR_EnableBkUpAccess+0x20>)
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8001e20:	4b05      	ldr	r3, [pc, #20]	@ (8001e38 <HAL_PWR_EnableBkUpAccess+0x24>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8001e26:	687b      	ldr	r3, [r7, #4]
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	420e0020 	.word	0x420e0020
 8001e38:	40007000 	.word	0x40007000

08001e3c <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8001e42:	4b06      	ldr	r3, [pc, #24]	@ (8001e5c <HAL_PWR_DisableBkUpAccess+0x20>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8001e48:	4b05      	ldr	r3, [pc, #20]	@ (8001e60 <HAL_PWR_DisableBkUpAccess+0x24>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8001e4e:	687b      	ldr	r3, [r7, #4]
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	420e0020 	.word	0x420e0020
 8001e60:	40007000 	.word	0x40007000

08001e64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d101      	bne.n	8001e76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e267      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d075      	beq.n	8001f6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e82:	4b88      	ldr	r3, [pc, #544]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f003 030c 	and.w	r3, r3, #12
 8001e8a:	2b04      	cmp	r3, #4
 8001e8c:	d00c      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e8e:	4b85      	ldr	r3, [pc, #532]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e96:	2b08      	cmp	r3, #8
 8001e98:	d112      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e9a:	4b82      	ldr	r3, [pc, #520]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ea2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ea6:	d10b      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ea8:	4b7e      	ldr	r3, [pc, #504]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d05b      	beq.n	8001f6c <HAL_RCC_OscConfig+0x108>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d157      	bne.n	8001f6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e242      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ec8:	d106      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x74>
 8001eca:	4b76      	ldr	r3, [pc, #472]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a75      	ldr	r2, [pc, #468]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001ed0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed4:	6013      	str	r3, [r2, #0]
 8001ed6:	e01d      	b.n	8001f14 <HAL_RCC_OscConfig+0xb0>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ee0:	d10c      	bne.n	8001efc <HAL_RCC_OscConfig+0x98>
 8001ee2:	4b70      	ldr	r3, [pc, #448]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a6f      	ldr	r2, [pc, #444]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001ee8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001eec:	6013      	str	r3, [r2, #0]
 8001eee:	4b6d      	ldr	r3, [pc, #436]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a6c      	ldr	r2, [pc, #432]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ef8:	6013      	str	r3, [r2, #0]
 8001efa:	e00b      	b.n	8001f14 <HAL_RCC_OscConfig+0xb0>
 8001efc:	4b69      	ldr	r3, [pc, #420]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a68      	ldr	r2, [pc, #416]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001f02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f06:	6013      	str	r3, [r2, #0]
 8001f08:	4b66      	ldr	r3, [pc, #408]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a65      	ldr	r2, [pc, #404]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001f0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d013      	beq.n	8001f44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1c:	f7ff fc96 	bl	800184c <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f24:	f7ff fc92 	bl	800184c <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b64      	cmp	r3, #100	@ 0x64
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e207      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f36:	4b5b      	ldr	r3, [pc, #364]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d0f0      	beq.n	8001f24 <HAL_RCC_OscConfig+0xc0>
 8001f42:	e014      	b.n	8001f6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f44:	f7ff fc82 	bl	800184c <HAL_GetTick>
 8001f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f4a:	e008      	b.n	8001f5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f4c:	f7ff fc7e 	bl	800184c <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b64      	cmp	r3, #100	@ 0x64
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e1f3      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f5e:	4b51      	ldr	r3, [pc, #324]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d1f0      	bne.n	8001f4c <HAL_RCC_OscConfig+0xe8>
 8001f6a:	e000      	b.n	8001f6e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d063      	beq.n	8002042 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f7a:	4b4a      	ldr	r3, [pc, #296]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f003 030c 	and.w	r3, r3, #12
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d00b      	beq.n	8001f9e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f86:	4b47      	ldr	r3, [pc, #284]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f8e:	2b08      	cmp	r3, #8
 8001f90:	d11c      	bne.n	8001fcc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f92:	4b44      	ldr	r3, [pc, #272]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d116      	bne.n	8001fcc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f9e:	4b41      	ldr	r3, [pc, #260]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0302 	and.w	r3, r3, #2
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d005      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x152>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d001      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e1c7      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb6:	4b3b      	ldr	r3, [pc, #236]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	4937      	ldr	r1, [pc, #220]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fca:	e03a      	b.n	8002042 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d020      	beq.n	8002016 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fd4:	4b34      	ldr	r3, [pc, #208]	@ (80020a8 <HAL_RCC_OscConfig+0x244>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fda:	f7ff fc37 	bl	800184c <HAL_GetTick>
 8001fde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fe0:	e008      	b.n	8001ff4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fe2:	f7ff fc33 	bl	800184c <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d901      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e1a8      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d0f0      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002000:	4b28      	ldr	r3, [pc, #160]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	4925      	ldr	r1, [pc, #148]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8002010:	4313      	orrs	r3, r2
 8002012:	600b      	str	r3, [r1, #0]
 8002014:	e015      	b.n	8002042 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002016:	4b24      	ldr	r3, [pc, #144]	@ (80020a8 <HAL_RCC_OscConfig+0x244>)
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800201c:	f7ff fc16 	bl	800184c <HAL_GetTick>
 8002020:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002022:	e008      	b.n	8002036 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002024:	f7ff fc12 	bl	800184c <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	2b02      	cmp	r3, #2
 8002030:	d901      	bls.n	8002036 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002032:	2303      	movs	r3, #3
 8002034:	e187      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002036:	4b1b      	ldr	r3, [pc, #108]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1f0      	bne.n	8002024 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	2b00      	cmp	r3, #0
 800204c:	d036      	beq.n	80020bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d016      	beq.n	8002084 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002056:	4b15      	ldr	r3, [pc, #84]	@ (80020ac <HAL_RCC_OscConfig+0x248>)
 8002058:	2201      	movs	r2, #1
 800205a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800205c:	f7ff fbf6 	bl	800184c <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002064:	f7ff fbf2 	bl	800184c <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e167      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002076:	4b0b      	ldr	r3, [pc, #44]	@ (80020a4 <HAL_RCC_OscConfig+0x240>)
 8002078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f0      	beq.n	8002064 <HAL_RCC_OscConfig+0x200>
 8002082:	e01b      	b.n	80020bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002084:	4b09      	ldr	r3, [pc, #36]	@ (80020ac <HAL_RCC_OscConfig+0x248>)
 8002086:	2200      	movs	r2, #0
 8002088:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800208a:	f7ff fbdf 	bl	800184c <HAL_GetTick>
 800208e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002090:	e00e      	b.n	80020b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002092:	f7ff fbdb 	bl	800184c <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d907      	bls.n	80020b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e150      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
 80020a4:	40023800 	.word	0x40023800
 80020a8:	42470000 	.word	0x42470000
 80020ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020b0:	4b88      	ldr	r3, [pc, #544]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 80020b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1ea      	bne.n	8002092 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0304 	and.w	r3, r3, #4
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	f000 8097 	beq.w	80021f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ca:	2300      	movs	r3, #0
 80020cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ce:	4b81      	ldr	r3, [pc, #516]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10f      	bne.n	80020fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	4b7d      	ldr	r3, [pc, #500]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 80020e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e2:	4a7c      	ldr	r2, [pc, #496]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 80020e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020ea:	4b7a      	ldr	r3, [pc, #488]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020f6:	2301      	movs	r3, #1
 80020f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020fa:	4b77      	ldr	r3, [pc, #476]	@ (80022d8 <HAL_RCC_OscConfig+0x474>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002102:	2b00      	cmp	r3, #0
 8002104:	d118      	bne.n	8002138 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002106:	4b74      	ldr	r3, [pc, #464]	@ (80022d8 <HAL_RCC_OscConfig+0x474>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a73      	ldr	r2, [pc, #460]	@ (80022d8 <HAL_RCC_OscConfig+0x474>)
 800210c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002110:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002112:	f7ff fb9b 	bl	800184c <HAL_GetTick>
 8002116:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002118:	e008      	b.n	800212c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800211a:	f7ff fb97 	bl	800184c <HAL_GetTick>
 800211e:	4602      	mov	r2, r0
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e10c      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800212c:	4b6a      	ldr	r3, [pc, #424]	@ (80022d8 <HAL_RCC_OscConfig+0x474>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002134:	2b00      	cmp	r3, #0
 8002136:	d0f0      	beq.n	800211a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d106      	bne.n	800214e <HAL_RCC_OscConfig+0x2ea>
 8002140:	4b64      	ldr	r3, [pc, #400]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002144:	4a63      	ldr	r2, [pc, #396]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002146:	f043 0301 	orr.w	r3, r3, #1
 800214a:	6713      	str	r3, [r2, #112]	@ 0x70
 800214c:	e01c      	b.n	8002188 <HAL_RCC_OscConfig+0x324>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	2b05      	cmp	r3, #5
 8002154:	d10c      	bne.n	8002170 <HAL_RCC_OscConfig+0x30c>
 8002156:	4b5f      	ldr	r3, [pc, #380]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800215a:	4a5e      	ldr	r2, [pc, #376]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 800215c:	f043 0304 	orr.w	r3, r3, #4
 8002160:	6713      	str	r3, [r2, #112]	@ 0x70
 8002162:	4b5c      	ldr	r3, [pc, #368]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002166:	4a5b      	ldr	r2, [pc, #364]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	6713      	str	r3, [r2, #112]	@ 0x70
 800216e:	e00b      	b.n	8002188 <HAL_RCC_OscConfig+0x324>
 8002170:	4b58      	ldr	r3, [pc, #352]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002172:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002174:	4a57      	ldr	r2, [pc, #348]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002176:	f023 0301 	bic.w	r3, r3, #1
 800217a:	6713      	str	r3, [r2, #112]	@ 0x70
 800217c:	4b55      	ldr	r3, [pc, #340]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 800217e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002180:	4a54      	ldr	r2, [pc, #336]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002182:	f023 0304 	bic.w	r3, r3, #4
 8002186:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d015      	beq.n	80021bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002190:	f7ff fb5c 	bl	800184c <HAL_GetTick>
 8002194:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002196:	e00a      	b.n	80021ae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002198:	f7ff fb58 	bl	800184c <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e0cb      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ae:	4b49      	ldr	r3, [pc, #292]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 80021b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d0ee      	beq.n	8002198 <HAL_RCC_OscConfig+0x334>
 80021ba:	e014      	b.n	80021e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021bc:	f7ff fb46 	bl	800184c <HAL_GetTick>
 80021c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c2:	e00a      	b.n	80021da <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c4:	f7ff fb42 	bl	800184c <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e0b5      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021da:	4b3e      	ldr	r3, [pc, #248]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 80021dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1ee      	bne.n	80021c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021e6:	7dfb      	ldrb	r3, [r7, #23]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d105      	bne.n	80021f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ec:	4b39      	ldr	r3, [pc, #228]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 80021ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f0:	4a38      	ldr	r2, [pc, #224]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 80021f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f000 80a1 	beq.w	8002344 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002202:	4b34      	ldr	r3, [pc, #208]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 030c 	and.w	r3, r3, #12
 800220a:	2b08      	cmp	r3, #8
 800220c:	d05c      	beq.n	80022c8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	699b      	ldr	r3, [r3, #24]
 8002212:	2b02      	cmp	r3, #2
 8002214:	d141      	bne.n	800229a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002216:	4b31      	ldr	r3, [pc, #196]	@ (80022dc <HAL_RCC_OscConfig+0x478>)
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221c:	f7ff fb16 	bl	800184c <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002224:	f7ff fb12 	bl	800184c <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e087      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002236:	4b27      	ldr	r3, [pc, #156]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1f0      	bne.n	8002224 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69da      	ldr	r2, [r3, #28]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	431a      	orrs	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002250:	019b      	lsls	r3, r3, #6
 8002252:	431a      	orrs	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002258:	085b      	lsrs	r3, r3, #1
 800225a:	3b01      	subs	r3, #1
 800225c:	041b      	lsls	r3, r3, #16
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002264:	061b      	lsls	r3, r3, #24
 8002266:	491b      	ldr	r1, [pc, #108]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 8002268:	4313      	orrs	r3, r2
 800226a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800226c:	4b1b      	ldr	r3, [pc, #108]	@ (80022dc <HAL_RCC_OscConfig+0x478>)
 800226e:	2201      	movs	r2, #1
 8002270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002272:	f7ff faeb 	bl	800184c <HAL_GetTick>
 8002276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002278:	e008      	b.n	800228c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800227a:	f7ff fae7 	bl	800184c <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e05c      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800228c:	4b11      	ldr	r3, [pc, #68]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d0f0      	beq.n	800227a <HAL_RCC_OscConfig+0x416>
 8002298:	e054      	b.n	8002344 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800229a:	4b10      	ldr	r3, [pc, #64]	@ (80022dc <HAL_RCC_OscConfig+0x478>)
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a0:	f7ff fad4 	bl	800184c <HAL_GetTick>
 80022a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a8:	f7ff fad0 	bl	800184c <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e045      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ba:	4b06      	ldr	r3, [pc, #24]	@ (80022d4 <HAL_RCC_OscConfig+0x470>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d1f0      	bne.n	80022a8 <HAL_RCC_OscConfig+0x444>
 80022c6:	e03d      	b.n	8002344 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d107      	bne.n	80022e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e038      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
 80022d4:	40023800 	.word	0x40023800
 80022d8:	40007000 	.word	0x40007000
 80022dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002350 <HAL_RCC_OscConfig+0x4ec>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d028      	beq.n	8002340 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d121      	bne.n	8002340 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002306:	429a      	cmp	r2, r3
 8002308:	d11a      	bne.n	8002340 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002310:	4013      	ands	r3, r2
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002316:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002318:	4293      	cmp	r3, r2
 800231a:	d111      	bne.n	8002340 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002326:	085b      	lsrs	r3, r3, #1
 8002328:	3b01      	subs	r3, #1
 800232a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800232c:	429a      	cmp	r2, r3
 800232e:	d107      	bne.n	8002340 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800233c:	429a      	cmp	r2, r3
 800233e:	d001      	beq.n	8002344 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e000      	b.n	8002346 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3718      	adds	r7, #24
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40023800 	.word	0x40023800

08002354 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d101      	bne.n	8002368 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	e0cc      	b.n	8002502 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002368:	4b68      	ldr	r3, [pc, #416]	@ (800250c <HAL_RCC_ClockConfig+0x1b8>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0307 	and.w	r3, r3, #7
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	429a      	cmp	r2, r3
 8002374:	d90c      	bls.n	8002390 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002376:	4b65      	ldr	r3, [pc, #404]	@ (800250c <HAL_RCC_ClockConfig+0x1b8>)
 8002378:	683a      	ldr	r2, [r7, #0]
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237e:	4b63      	ldr	r3, [pc, #396]	@ (800250c <HAL_RCC_ClockConfig+0x1b8>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0307 	and.w	r3, r3, #7
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	429a      	cmp	r2, r3
 800238a:	d001      	beq.n	8002390 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e0b8      	b.n	8002502 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d020      	beq.n	80023de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d005      	beq.n	80023b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023a8:	4b59      	ldr	r3, [pc, #356]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	4a58      	ldr	r2, [pc, #352]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80023ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80023b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0308 	and.w	r3, r3, #8
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d005      	beq.n	80023cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023c0:	4b53      	ldr	r3, [pc, #332]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	4a52      	ldr	r2, [pc, #328]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80023c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80023ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023cc:	4b50      	ldr	r3, [pc, #320]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	494d      	ldr	r1, [pc, #308]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80023da:	4313      	orrs	r3, r2
 80023dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d044      	beq.n	8002474 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d107      	bne.n	8002402 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023f2:	4b47      	ldr	r3, [pc, #284]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d119      	bne.n	8002432 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e07f      	b.n	8002502 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d003      	beq.n	8002412 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800240e:	2b03      	cmp	r3, #3
 8002410:	d107      	bne.n	8002422 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002412:	4b3f      	ldr	r3, [pc, #252]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d109      	bne.n	8002432 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e06f      	b.n	8002502 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002422:	4b3b      	ldr	r3, [pc, #236]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d101      	bne.n	8002432 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e067      	b.n	8002502 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002432:	4b37      	ldr	r3, [pc, #220]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f023 0203 	bic.w	r2, r3, #3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	4934      	ldr	r1, [pc, #208]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 8002440:	4313      	orrs	r3, r2
 8002442:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002444:	f7ff fa02 	bl	800184c <HAL_GetTick>
 8002448:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800244a:	e00a      	b.n	8002462 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800244c:	f7ff f9fe 	bl	800184c <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	f241 3288 	movw	r2, #5000	@ 0x1388
 800245a:	4293      	cmp	r3, r2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e04f      	b.n	8002502 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002462:	4b2b      	ldr	r3, [pc, #172]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 020c 	and.w	r2, r3, #12
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	429a      	cmp	r2, r3
 8002472:	d1eb      	bne.n	800244c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002474:	4b25      	ldr	r3, [pc, #148]	@ (800250c <HAL_RCC_ClockConfig+0x1b8>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0307 	and.w	r3, r3, #7
 800247c:	683a      	ldr	r2, [r7, #0]
 800247e:	429a      	cmp	r2, r3
 8002480:	d20c      	bcs.n	800249c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002482:	4b22      	ldr	r3, [pc, #136]	@ (800250c <HAL_RCC_ClockConfig+0x1b8>)
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	b2d2      	uxtb	r2, r2
 8002488:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800248a:	4b20      	ldr	r3, [pc, #128]	@ (800250c <HAL_RCC_ClockConfig+0x1b8>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0307 	and.w	r3, r3, #7
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	429a      	cmp	r2, r3
 8002496:	d001      	beq.n	800249c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e032      	b.n	8002502 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0304 	and.w	r3, r3, #4
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d008      	beq.n	80024ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a8:	4b19      	ldr	r3, [pc, #100]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	4916      	ldr	r1, [pc, #88]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80024b6:	4313      	orrs	r3, r2
 80024b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d009      	beq.n	80024da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024c6:	4b12      	ldr	r3, [pc, #72]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	490e      	ldr	r1, [pc, #56]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024da:	f000 f821 	bl	8002520 <HAL_RCC_GetSysClockFreq>
 80024de:	4602      	mov	r2, r0
 80024e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002510 <HAL_RCC_ClockConfig+0x1bc>)
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	091b      	lsrs	r3, r3, #4
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	490a      	ldr	r1, [pc, #40]	@ (8002514 <HAL_RCC_ClockConfig+0x1c0>)
 80024ec:	5ccb      	ldrb	r3, [r1, r3]
 80024ee:	fa22 f303 	lsr.w	r3, r2, r3
 80024f2:	4a09      	ldr	r2, [pc, #36]	@ (8002518 <HAL_RCC_ClockConfig+0x1c4>)
 80024f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80024f6:	4b09      	ldr	r3, [pc, #36]	@ (800251c <HAL_RCC_ClockConfig+0x1c8>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7ff f962 	bl	80017c4 <HAL_InitTick>

  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40023c00 	.word	0x40023c00
 8002510:	40023800 	.word	0x40023800
 8002514:	08007614 	.word	0x08007614
 8002518:	20000000 	.word	0x20000000
 800251c:	20000004 	.word	0x20000004

08002520 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002524:	b090      	sub	sp, #64	@ 0x40
 8002526:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002528:	2300      	movs	r3, #0
 800252a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002534:	2300      	movs	r3, #0
 8002536:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002538:	4b59      	ldr	r3, [pc, #356]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 030c 	and.w	r3, r3, #12
 8002540:	2b08      	cmp	r3, #8
 8002542:	d00d      	beq.n	8002560 <HAL_RCC_GetSysClockFreq+0x40>
 8002544:	2b08      	cmp	r3, #8
 8002546:	f200 80a1 	bhi.w	800268c <HAL_RCC_GetSysClockFreq+0x16c>
 800254a:	2b00      	cmp	r3, #0
 800254c:	d002      	beq.n	8002554 <HAL_RCC_GetSysClockFreq+0x34>
 800254e:	2b04      	cmp	r3, #4
 8002550:	d003      	beq.n	800255a <HAL_RCC_GetSysClockFreq+0x3a>
 8002552:	e09b      	b.n	800268c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002554:	4b53      	ldr	r3, [pc, #332]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002556:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002558:	e09b      	b.n	8002692 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800255a:	4b53      	ldr	r3, [pc, #332]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800255c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800255e:	e098      	b.n	8002692 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002560:	4b4f      	ldr	r3, [pc, #316]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002568:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800256a:	4b4d      	ldr	r3, [pc, #308]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d028      	beq.n	80025c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002576:	4b4a      	ldr	r3, [pc, #296]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	099b      	lsrs	r3, r3, #6
 800257c:	2200      	movs	r2, #0
 800257e:	623b      	str	r3, [r7, #32]
 8002580:	627a      	str	r2, [r7, #36]	@ 0x24
 8002582:	6a3b      	ldr	r3, [r7, #32]
 8002584:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002588:	2100      	movs	r1, #0
 800258a:	4b47      	ldr	r3, [pc, #284]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800258c:	fb03 f201 	mul.w	r2, r3, r1
 8002590:	2300      	movs	r3, #0
 8002592:	fb00 f303 	mul.w	r3, r0, r3
 8002596:	4413      	add	r3, r2
 8002598:	4a43      	ldr	r2, [pc, #268]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800259a:	fba0 1202 	umull	r1, r2, r0, r2
 800259e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80025a0:	460a      	mov	r2, r1
 80025a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80025a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025a6:	4413      	add	r3, r2
 80025a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025ac:	2200      	movs	r2, #0
 80025ae:	61bb      	str	r3, [r7, #24]
 80025b0:	61fa      	str	r2, [r7, #28]
 80025b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80025ba:	f7fd fe59 	bl	8000270 <__aeabi_uldivmod>
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	4613      	mov	r3, r2
 80025c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025c6:	e053      	b.n	8002670 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025c8:	4b35      	ldr	r3, [pc, #212]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x180>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	099b      	lsrs	r3, r3, #6
 80025ce:	2200      	movs	r2, #0
 80025d0:	613b      	str	r3, [r7, #16]
 80025d2:	617a      	str	r2, [r7, #20]
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80025da:	f04f 0b00 	mov.w	fp, #0
 80025de:	4652      	mov	r2, sl
 80025e0:	465b      	mov	r3, fp
 80025e2:	f04f 0000 	mov.w	r0, #0
 80025e6:	f04f 0100 	mov.w	r1, #0
 80025ea:	0159      	lsls	r1, r3, #5
 80025ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025f0:	0150      	lsls	r0, r2, #5
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	ebb2 080a 	subs.w	r8, r2, sl
 80025fa:	eb63 090b 	sbc.w	r9, r3, fp
 80025fe:	f04f 0200 	mov.w	r2, #0
 8002602:	f04f 0300 	mov.w	r3, #0
 8002606:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800260a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800260e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002612:	ebb2 0408 	subs.w	r4, r2, r8
 8002616:	eb63 0509 	sbc.w	r5, r3, r9
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	f04f 0300 	mov.w	r3, #0
 8002622:	00eb      	lsls	r3, r5, #3
 8002624:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002628:	00e2      	lsls	r2, r4, #3
 800262a:	4614      	mov	r4, r2
 800262c:	461d      	mov	r5, r3
 800262e:	eb14 030a 	adds.w	r3, r4, sl
 8002632:	603b      	str	r3, [r7, #0]
 8002634:	eb45 030b 	adc.w	r3, r5, fp
 8002638:	607b      	str	r3, [r7, #4]
 800263a:	f04f 0200 	mov.w	r2, #0
 800263e:	f04f 0300 	mov.w	r3, #0
 8002642:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002646:	4629      	mov	r1, r5
 8002648:	028b      	lsls	r3, r1, #10
 800264a:	4621      	mov	r1, r4
 800264c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002650:	4621      	mov	r1, r4
 8002652:	028a      	lsls	r2, r1, #10
 8002654:	4610      	mov	r0, r2
 8002656:	4619      	mov	r1, r3
 8002658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800265a:	2200      	movs	r2, #0
 800265c:	60bb      	str	r3, [r7, #8]
 800265e:	60fa      	str	r2, [r7, #12]
 8002660:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002664:	f7fd fe04 	bl	8000270 <__aeabi_uldivmod>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	4613      	mov	r3, r2
 800266e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002670:	4b0b      	ldr	r3, [pc, #44]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	0c1b      	lsrs	r3, r3, #16
 8002676:	f003 0303 	and.w	r3, r3, #3
 800267a:	3301      	adds	r3, #1
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002680:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002684:	fbb2 f3f3 	udiv	r3, r2, r3
 8002688:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800268a:	e002      	b.n	8002692 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800268c:	4b05      	ldr	r3, [pc, #20]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800268e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002690:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002694:	4618      	mov	r0, r3
 8002696:	3740      	adds	r7, #64	@ 0x40
 8002698:	46bd      	mov	sp, r7
 800269a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800269e:	bf00      	nop
 80026a0:	40023800 	.word	0x40023800
 80026a4:	00f42400 	.word	0x00f42400
 80026a8:	017d7840 	.word	0x017d7840

080026ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e041      	b.n	8002742 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d106      	bne.n	80026d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7fe ff10 	bl	80014f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2202      	movs	r2, #2
 80026dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3304      	adds	r3, #4
 80026e8:	4619      	mov	r1, r3
 80026ea:	4610      	mov	r0, r2
 80026ec:	f000 fc0c 	bl	8002f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b082      	sub	sp, #8
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d101      	bne.n	800275c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e041      	b.n	80027e0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b00      	cmp	r3, #0
 8002766:	d106      	bne.n	8002776 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f000 f839 	bl	80027e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2202      	movs	r2, #2
 800277a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	3304      	adds	r3, #4
 8002786:	4619      	mov	r1, r3
 8002788:	4610      	mov	r0, r2
 800278a:	f000 fbbd 	bl	8002f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2201      	movs	r2, #1
 800279a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2201      	movs	r2, #1
 80027a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2201      	movs	r2, #1
 80027b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3708      	adds	r7, #8
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d109      	bne.n	8002820 <HAL_TIM_PWM_Start+0x24>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b01      	cmp	r3, #1
 8002816:	bf14      	ite	ne
 8002818:	2301      	movne	r3, #1
 800281a:	2300      	moveq	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	e022      	b.n	8002866 <HAL_TIM_PWM_Start+0x6a>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	2b04      	cmp	r3, #4
 8002824:	d109      	bne.n	800283a <HAL_TIM_PWM_Start+0x3e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b01      	cmp	r3, #1
 8002830:	bf14      	ite	ne
 8002832:	2301      	movne	r3, #1
 8002834:	2300      	moveq	r3, #0
 8002836:	b2db      	uxtb	r3, r3
 8002838:	e015      	b.n	8002866 <HAL_TIM_PWM_Start+0x6a>
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	2b08      	cmp	r3, #8
 800283e:	d109      	bne.n	8002854 <HAL_TIM_PWM_Start+0x58>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2b01      	cmp	r3, #1
 800284a:	bf14      	ite	ne
 800284c:	2301      	movne	r3, #1
 800284e:	2300      	moveq	r3, #0
 8002850:	b2db      	uxtb	r3, r3
 8002852:	e008      	b.n	8002866 <HAL_TIM_PWM_Start+0x6a>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2b01      	cmp	r3, #1
 800285e:	bf14      	ite	ne
 8002860:	2301      	movne	r3, #1
 8002862:	2300      	moveq	r3, #0
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e07c      	b.n	8002968 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d104      	bne.n	800287e <HAL_TIM_PWM_Start+0x82>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2202      	movs	r2, #2
 8002878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800287c:	e013      	b.n	80028a6 <HAL_TIM_PWM_Start+0xaa>
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	2b04      	cmp	r3, #4
 8002882:	d104      	bne.n	800288e <HAL_TIM_PWM_Start+0x92>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2202      	movs	r2, #2
 8002888:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800288c:	e00b      	b.n	80028a6 <HAL_TIM_PWM_Start+0xaa>
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	2b08      	cmp	r3, #8
 8002892:	d104      	bne.n	800289e <HAL_TIM_PWM_Start+0xa2>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2202      	movs	r2, #2
 8002898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800289c:	e003      	b.n	80028a6 <HAL_TIM_PWM_Start+0xaa>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2202      	movs	r2, #2
 80028a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2201      	movs	r2, #1
 80028ac:	6839      	ldr	r1, [r7, #0]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f000 fe1a 	bl	80034e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a2d      	ldr	r2, [pc, #180]	@ (8002970 <HAL_TIM_PWM_Start+0x174>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d004      	beq.n	80028c8 <HAL_TIM_PWM_Start+0xcc>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a2c      	ldr	r2, [pc, #176]	@ (8002974 <HAL_TIM_PWM_Start+0x178>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d101      	bne.n	80028cc <HAL_TIM_PWM_Start+0xd0>
 80028c8:	2301      	movs	r3, #1
 80028ca:	e000      	b.n	80028ce <HAL_TIM_PWM_Start+0xd2>
 80028cc:	2300      	movs	r3, #0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d007      	beq.n	80028e2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80028e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a22      	ldr	r2, [pc, #136]	@ (8002970 <HAL_TIM_PWM_Start+0x174>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d022      	beq.n	8002932 <HAL_TIM_PWM_Start+0x136>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028f4:	d01d      	beq.n	8002932 <HAL_TIM_PWM_Start+0x136>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002978 <HAL_TIM_PWM_Start+0x17c>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d018      	beq.n	8002932 <HAL_TIM_PWM_Start+0x136>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a1d      	ldr	r2, [pc, #116]	@ (800297c <HAL_TIM_PWM_Start+0x180>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d013      	beq.n	8002932 <HAL_TIM_PWM_Start+0x136>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a1c      	ldr	r2, [pc, #112]	@ (8002980 <HAL_TIM_PWM_Start+0x184>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d00e      	beq.n	8002932 <HAL_TIM_PWM_Start+0x136>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a16      	ldr	r2, [pc, #88]	@ (8002974 <HAL_TIM_PWM_Start+0x178>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d009      	beq.n	8002932 <HAL_TIM_PWM_Start+0x136>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a18      	ldr	r2, [pc, #96]	@ (8002984 <HAL_TIM_PWM_Start+0x188>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d004      	beq.n	8002932 <HAL_TIM_PWM_Start+0x136>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a16      	ldr	r2, [pc, #88]	@ (8002988 <HAL_TIM_PWM_Start+0x18c>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d111      	bne.n	8002956 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 0307 	and.w	r3, r3, #7
 800293c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2b06      	cmp	r3, #6
 8002942:	d010      	beq.n	8002966 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f042 0201 	orr.w	r2, r2, #1
 8002952:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002954:	e007      	b.n	8002966 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f042 0201 	orr.w	r2, r2, #1
 8002964:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40010000 	.word	0x40010000
 8002974:	40010400 	.word	0x40010400
 8002978:	40000400 	.word	0x40000400
 800297c:	40000800 	.word	0x40000800
 8002980:	40000c00 	.word	0x40000c00
 8002984:	40014000 	.word	0x40014000
 8002988:	40001800 	.word	0x40001800

0800298c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e097      	b.n	8002ad0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d106      	bne.n	80029ba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f7fe fd05 	bl	80013c4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2202      	movs	r2, #2
 80029be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6812      	ldr	r2, [r2, #0]
 80029cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029d0:	f023 0307 	bic.w	r3, r3, #7
 80029d4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	3304      	adds	r3, #4
 80029de:	4619      	mov	r1, r3
 80029e0:	4610      	mov	r0, r2
 80029e2:	f000 fa91 	bl	8002f08 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6a1b      	ldr	r3, [r3, #32]
 80029fc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	697a      	ldr	r2, [r7, #20]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a0e:	f023 0303 	bic.w	r3, r3, #3
 8002a12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	021b      	lsls	r3, r3, #8
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	693a      	ldr	r2, [r7, #16]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002a2c:	f023 030c 	bic.w	r3, r3, #12
 8002a30:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002a38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	68da      	ldr	r2, [r3, #12]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	021b      	lsls	r3, r3, #8
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	693a      	ldr	r2, [r7, #16]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	011a      	lsls	r2, r3, #4
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	6a1b      	ldr	r3, [r3, #32]
 8002a5a:	031b      	lsls	r3, r3, #12
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002a6a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8002a72:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	011b      	lsls	r3, r3, #4
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	68fa      	ldr	r2, [r7, #12]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	697a      	ldr	r2, [r7, #20]
 8002a8c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2201      	movs	r2, #1
 8002aca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3718      	adds	r7, #24
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ae8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002af0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002af8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002b00:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d110      	bne.n	8002b2a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002b08:	7bfb      	ldrb	r3, [r7, #15]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d102      	bne.n	8002b14 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002b0e:	7b7b      	ldrb	r3, [r7, #13]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d001      	beq.n	8002b18 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e069      	b.n	8002bec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b28:	e031      	b.n	8002b8e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d110      	bne.n	8002b52 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002b30:	7bbb      	ldrb	r3, [r7, #14]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d102      	bne.n	8002b3c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002b36:	7b3b      	ldrb	r3, [r7, #12]
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d001      	beq.n	8002b40 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e055      	b.n	8002bec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2202      	movs	r2, #2
 8002b44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b50:	e01d      	b.n	8002b8e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002b52:	7bfb      	ldrb	r3, [r7, #15]
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d108      	bne.n	8002b6a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002b58:	7bbb      	ldrb	r3, [r7, #14]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d105      	bne.n	8002b6a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002b5e:	7b7b      	ldrb	r3, [r7, #13]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d102      	bne.n	8002b6a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002b64:	7b3b      	ldrb	r3, [r7, #12]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d001      	beq.n	8002b6e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e03e      	b.n	8002bec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2202      	movs	r2, #2
 8002b72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2202      	movs	r2, #2
 8002b7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2202      	movs	r2, #2
 8002b82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2202      	movs	r2, #2
 8002b8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_TIM_Encoder_Start+0xc4>
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d008      	beq.n	8002bac <HAL_TIM_Encoder_Start+0xd4>
 8002b9a:	e00f      	b.n	8002bbc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 fc9f 	bl	80034e8 <TIM_CCxChannelCmd>
      break;
 8002baa:	e016      	b.n	8002bda <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	2104      	movs	r1, #4
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f000 fc97 	bl	80034e8 <TIM_CCxChannelCmd>
      break;
 8002bba:	e00e      	b.n	8002bda <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f000 fc8f 	bl	80034e8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	2104      	movs	r1, #4
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f000 fc88 	bl	80034e8 <TIM_CCxChannelCmd>
      break;
 8002bd8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f042 0201 	orr.w	r2, r2, #1
 8002be8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d101      	bne.n	8002c12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002c0e:	2302      	movs	r3, #2
 8002c10:	e0ae      	b.n	8002d70 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2201      	movs	r2, #1
 8002c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2b0c      	cmp	r3, #12
 8002c1e:	f200 809f 	bhi.w	8002d60 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002c22:	a201      	add	r2, pc, #4	@ (adr r2, 8002c28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c28:	08002c5d 	.word	0x08002c5d
 8002c2c:	08002d61 	.word	0x08002d61
 8002c30:	08002d61 	.word	0x08002d61
 8002c34:	08002d61 	.word	0x08002d61
 8002c38:	08002c9d 	.word	0x08002c9d
 8002c3c:	08002d61 	.word	0x08002d61
 8002c40:	08002d61 	.word	0x08002d61
 8002c44:	08002d61 	.word	0x08002d61
 8002c48:	08002cdf 	.word	0x08002cdf
 8002c4c:	08002d61 	.word	0x08002d61
 8002c50:	08002d61 	.word	0x08002d61
 8002c54:	08002d61 	.word	0x08002d61
 8002c58:	08002d1f 	.word	0x08002d1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68b9      	ldr	r1, [r7, #8]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f000 f9f6 	bl	8003054 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	699a      	ldr	r2, [r3, #24]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f042 0208 	orr.w	r2, r2, #8
 8002c76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	699a      	ldr	r2, [r3, #24]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 0204 	bic.w	r2, r2, #4
 8002c86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6999      	ldr	r1, [r3, #24]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	691a      	ldr	r2, [r3, #16]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	619a      	str	r2, [r3, #24]
      break;
 8002c9a:	e064      	b.n	8002d66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68b9      	ldr	r1, [r7, #8]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f000 fa46 	bl	8003134 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699a      	ldr	r2, [r3, #24]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002cb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	699a      	ldr	r2, [r3, #24]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	6999      	ldr	r1, [r3, #24]
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	021a      	lsls	r2, r3, #8
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	619a      	str	r2, [r3, #24]
      break;
 8002cdc:	e043      	b.n	8002d66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68b9      	ldr	r1, [r7, #8]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f000 fa9b 	bl	8003220 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	69da      	ldr	r2, [r3, #28]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f042 0208 	orr.w	r2, r2, #8
 8002cf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	69da      	ldr	r2, [r3, #28]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0204 	bic.w	r2, r2, #4
 8002d08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	69d9      	ldr	r1, [r3, #28]
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	691a      	ldr	r2, [r3, #16]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	61da      	str	r2, [r3, #28]
      break;
 8002d1c:	e023      	b.n	8002d66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68b9      	ldr	r1, [r7, #8]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f000 faef 	bl	8003308 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	69da      	ldr	r2, [r3, #28]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	69da      	ldr	r2, [r3, #28]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	69d9      	ldr	r1, [r3, #28]
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	021a      	lsls	r2, r3, #8
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	61da      	str	r2, [r3, #28]
      break;
 8002d5e:	e002      	b.n	8002d66 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	75fb      	strb	r3, [r7, #23]
      break;
 8002d64:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3718      	adds	r7, #24
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d82:	2300      	movs	r3, #0
 8002d84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d101      	bne.n	8002d94 <HAL_TIM_ConfigClockSource+0x1c>
 8002d90:	2302      	movs	r3, #2
 8002d92:	e0b4      	b.n	8002efe <HAL_TIM_ConfigClockSource+0x186>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002db2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002dba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68ba      	ldr	r2, [r7, #8]
 8002dc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002dcc:	d03e      	beq.n	8002e4c <HAL_TIM_ConfigClockSource+0xd4>
 8002dce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002dd2:	f200 8087 	bhi.w	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dda:	f000 8086 	beq.w	8002eea <HAL_TIM_ConfigClockSource+0x172>
 8002dde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002de2:	d87f      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002de4:	2b70      	cmp	r3, #112	@ 0x70
 8002de6:	d01a      	beq.n	8002e1e <HAL_TIM_ConfigClockSource+0xa6>
 8002de8:	2b70      	cmp	r3, #112	@ 0x70
 8002dea:	d87b      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dec:	2b60      	cmp	r3, #96	@ 0x60
 8002dee:	d050      	beq.n	8002e92 <HAL_TIM_ConfigClockSource+0x11a>
 8002df0:	2b60      	cmp	r3, #96	@ 0x60
 8002df2:	d877      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002df4:	2b50      	cmp	r3, #80	@ 0x50
 8002df6:	d03c      	beq.n	8002e72 <HAL_TIM_ConfigClockSource+0xfa>
 8002df8:	2b50      	cmp	r3, #80	@ 0x50
 8002dfa:	d873      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002dfc:	2b40      	cmp	r3, #64	@ 0x40
 8002dfe:	d058      	beq.n	8002eb2 <HAL_TIM_ConfigClockSource+0x13a>
 8002e00:	2b40      	cmp	r3, #64	@ 0x40
 8002e02:	d86f      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002e04:	2b30      	cmp	r3, #48	@ 0x30
 8002e06:	d064      	beq.n	8002ed2 <HAL_TIM_ConfigClockSource+0x15a>
 8002e08:	2b30      	cmp	r3, #48	@ 0x30
 8002e0a:	d86b      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002e0c:	2b20      	cmp	r3, #32
 8002e0e:	d060      	beq.n	8002ed2 <HAL_TIM_ConfigClockSource+0x15a>
 8002e10:	2b20      	cmp	r3, #32
 8002e12:	d867      	bhi.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d05c      	beq.n	8002ed2 <HAL_TIM_ConfigClockSource+0x15a>
 8002e18:	2b10      	cmp	r3, #16
 8002e1a:	d05a      	beq.n	8002ed2 <HAL_TIM_ConfigClockSource+0x15a>
 8002e1c:	e062      	b.n	8002ee4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e2e:	f000 fb3b 	bl	80034a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002e40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68ba      	ldr	r2, [r7, #8]
 8002e48:	609a      	str	r2, [r3, #8]
      break;
 8002e4a:	e04f      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e5c:	f000 fb24 	bl	80034a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e6e:	609a      	str	r2, [r3, #8]
      break;
 8002e70:	e03c      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e7e:	461a      	mov	r2, r3
 8002e80:	f000 fa98 	bl	80033b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2150      	movs	r1, #80	@ 0x50
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f000 faf1 	bl	8003472 <TIM_ITRx_SetConfig>
      break;
 8002e90:	e02c      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	f000 fab7 	bl	8003412 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2160      	movs	r1, #96	@ 0x60
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 fae1 	bl	8003472 <TIM_ITRx_SetConfig>
      break;
 8002eb0:	e01c      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	f000 fa78 	bl	80033b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2140      	movs	r1, #64	@ 0x40
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f000 fad1 	bl	8003472 <TIM_ITRx_SetConfig>
      break;
 8002ed0:	e00c      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4619      	mov	r1, r3
 8002edc:	4610      	mov	r0, r2
 8002ede:	f000 fac8 	bl	8003472 <TIM_ITRx_SetConfig>
      break;
 8002ee2:	e003      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ee8:	e000      	b.n	8002eec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002eea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
	...

08002f08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a43      	ldr	r2, [pc, #268]	@ (8003028 <TIM_Base_SetConfig+0x120>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d013      	beq.n	8002f48 <TIM_Base_SetConfig+0x40>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f26:	d00f      	beq.n	8002f48 <TIM_Base_SetConfig+0x40>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a40      	ldr	r2, [pc, #256]	@ (800302c <TIM_Base_SetConfig+0x124>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d00b      	beq.n	8002f48 <TIM_Base_SetConfig+0x40>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a3f      	ldr	r2, [pc, #252]	@ (8003030 <TIM_Base_SetConfig+0x128>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d007      	beq.n	8002f48 <TIM_Base_SetConfig+0x40>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a3e      	ldr	r2, [pc, #248]	@ (8003034 <TIM_Base_SetConfig+0x12c>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d003      	beq.n	8002f48 <TIM_Base_SetConfig+0x40>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4a3d      	ldr	r2, [pc, #244]	@ (8003038 <TIM_Base_SetConfig+0x130>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d108      	bne.n	8002f5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a32      	ldr	r2, [pc, #200]	@ (8003028 <TIM_Base_SetConfig+0x120>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d02b      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f68:	d027      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a2f      	ldr	r2, [pc, #188]	@ (800302c <TIM_Base_SetConfig+0x124>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d023      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a2e      	ldr	r2, [pc, #184]	@ (8003030 <TIM_Base_SetConfig+0x128>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d01f      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a2d      	ldr	r2, [pc, #180]	@ (8003034 <TIM_Base_SetConfig+0x12c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d01b      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a2c      	ldr	r2, [pc, #176]	@ (8003038 <TIM_Base_SetConfig+0x130>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d017      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a2b      	ldr	r2, [pc, #172]	@ (800303c <TIM_Base_SetConfig+0x134>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d013      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a2a      	ldr	r2, [pc, #168]	@ (8003040 <TIM_Base_SetConfig+0x138>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d00f      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a29      	ldr	r2, [pc, #164]	@ (8003044 <TIM_Base_SetConfig+0x13c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d00b      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a28      	ldr	r2, [pc, #160]	@ (8003048 <TIM_Base_SetConfig+0x140>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d007      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a27      	ldr	r2, [pc, #156]	@ (800304c <TIM_Base_SetConfig+0x144>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d003      	beq.n	8002fba <TIM_Base_SetConfig+0xb2>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a26      	ldr	r2, [pc, #152]	@ (8003050 <TIM_Base_SetConfig+0x148>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d108      	bne.n	8002fcc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	689a      	ldr	r2, [r3, #8]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a0e      	ldr	r2, [pc, #56]	@ (8003028 <TIM_Base_SetConfig+0x120>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d003      	beq.n	8002ffa <TIM_Base_SetConfig+0xf2>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a10      	ldr	r2, [pc, #64]	@ (8003038 <TIM_Base_SetConfig+0x130>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d103      	bne.n	8003002 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	691a      	ldr	r2, [r3, #16]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f043 0204 	orr.w	r2, r3, #4
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	601a      	str	r2, [r3, #0]
}
 800301a:	bf00      	nop
 800301c:	3714      	adds	r7, #20
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	40010000 	.word	0x40010000
 800302c:	40000400 	.word	0x40000400
 8003030:	40000800 	.word	0x40000800
 8003034:	40000c00 	.word	0x40000c00
 8003038:	40010400 	.word	0x40010400
 800303c:	40014000 	.word	0x40014000
 8003040:	40014400 	.word	0x40014400
 8003044:	40014800 	.word	0x40014800
 8003048:	40001800 	.word	0x40001800
 800304c:	40001c00 	.word	0x40001c00
 8003050:	40002000 	.word	0x40002000

08003054 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003054:	b480      	push	{r7}
 8003056:	b087      	sub	sp, #28
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a1b      	ldr	r3, [r3, #32]
 8003062:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a1b      	ldr	r3, [r3, #32]
 8003068:	f023 0201 	bic.w	r2, r3, #1
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f023 0303 	bic.w	r3, r3, #3
 800308a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	f023 0302 	bic.w	r3, r3, #2
 800309c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a20      	ldr	r2, [pc, #128]	@ (800312c <TIM_OC1_SetConfig+0xd8>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d003      	beq.n	80030b8 <TIM_OC1_SetConfig+0x64>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003130 <TIM_OC1_SetConfig+0xdc>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d10c      	bne.n	80030d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	f023 0308 	bic.w	r3, r3, #8
 80030be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	697a      	ldr	r2, [r7, #20]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	f023 0304 	bic.w	r3, r3, #4
 80030d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a15      	ldr	r2, [pc, #84]	@ (800312c <TIM_OC1_SetConfig+0xd8>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d003      	beq.n	80030e2 <TIM_OC1_SetConfig+0x8e>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a14      	ldr	r2, [pc, #80]	@ (8003130 <TIM_OC1_SetConfig+0xdc>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d111      	bne.n	8003106 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80030f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	693a      	ldr	r2, [r7, #16]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	4313      	orrs	r3, r2
 8003104:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	697a      	ldr	r2, [r7, #20]
 800311e:	621a      	str	r2, [r3, #32]
}
 8003120:	bf00      	nop
 8003122:	371c      	adds	r7, #28
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	40010000 	.word	0x40010000
 8003130:	40010400 	.word	0x40010400

08003134 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003134:	b480      	push	{r7}
 8003136:	b087      	sub	sp, #28
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a1b      	ldr	r3, [r3, #32]
 8003142:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	f023 0210 	bic.w	r2, r3, #16
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003162:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800316a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	021b      	lsls	r3, r3, #8
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	4313      	orrs	r3, r2
 8003176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	f023 0320 	bic.w	r3, r3, #32
 800317e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	011b      	lsls	r3, r3, #4
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	4313      	orrs	r3, r2
 800318a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a22      	ldr	r2, [pc, #136]	@ (8003218 <TIM_OC2_SetConfig+0xe4>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d003      	beq.n	800319c <TIM_OC2_SetConfig+0x68>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a21      	ldr	r2, [pc, #132]	@ (800321c <TIM_OC2_SetConfig+0xe8>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d10d      	bne.n	80031b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	011b      	lsls	r3, r3, #4
 80031aa:	697a      	ldr	r2, [r7, #20]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a17      	ldr	r2, [pc, #92]	@ (8003218 <TIM_OC2_SetConfig+0xe4>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d003      	beq.n	80031c8 <TIM_OC2_SetConfig+0x94>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a16      	ldr	r2, [pc, #88]	@ (800321c <TIM_OC2_SetConfig+0xe8>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d113      	bne.n	80031f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80031ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80031d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	68fa      	ldr	r2, [r7, #12]
 80031fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	621a      	str	r2, [r3, #32]
}
 800320a:	bf00      	nop
 800320c:	371c      	adds	r7, #28
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	40010000 	.word	0x40010000
 800321c:	40010400 	.word	0x40010400

08003220 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003220:	b480      	push	{r7}
 8003222:	b087      	sub	sp, #28
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	69db      	ldr	r3, [r3, #28]
 8003246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800324e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f023 0303 	bic.w	r3, r3, #3
 8003256:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	4313      	orrs	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003268:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	021b      	lsls	r3, r3, #8
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	4313      	orrs	r3, r2
 8003274:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a21      	ldr	r2, [pc, #132]	@ (8003300 <TIM_OC3_SetConfig+0xe0>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d003      	beq.n	8003286 <TIM_OC3_SetConfig+0x66>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a20      	ldr	r2, [pc, #128]	@ (8003304 <TIM_OC3_SetConfig+0xe4>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d10d      	bne.n	80032a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800328c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	021b      	lsls	r3, r3, #8
 8003294:	697a      	ldr	r2, [r7, #20]
 8003296:	4313      	orrs	r3, r2
 8003298:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a16      	ldr	r2, [pc, #88]	@ (8003300 <TIM_OC3_SetConfig+0xe0>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d003      	beq.n	80032b2 <TIM_OC3_SetConfig+0x92>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a15      	ldr	r2, [pc, #84]	@ (8003304 <TIM_OC3_SetConfig+0xe4>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d113      	bne.n	80032da <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80032c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	011b      	lsls	r3, r3, #4
 80032c8:	693a      	ldr	r2, [r7, #16]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	011b      	lsls	r3, r3, #4
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	693a      	ldr	r2, [r7, #16]
 80032de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685a      	ldr	r2, [r3, #4]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	697a      	ldr	r2, [r7, #20]
 80032f2:	621a      	str	r2, [r3, #32]
}
 80032f4:	bf00      	nop
 80032f6:	371c      	adds	r7, #28
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr
 8003300:	40010000 	.word	0x40010000
 8003304:	40010400 	.word	0x40010400

08003308 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003308:	b480      	push	{r7}
 800330a:	b087      	sub	sp, #28
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800333e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	021b      	lsls	r3, r3, #8
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	4313      	orrs	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003352:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	031b      	lsls	r3, r3, #12
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	4313      	orrs	r3, r2
 800335e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a12      	ldr	r2, [pc, #72]	@ (80033ac <TIM_OC4_SetConfig+0xa4>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d003      	beq.n	8003370 <TIM_OC4_SetConfig+0x68>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a11      	ldr	r2, [pc, #68]	@ (80033b0 <TIM_OC4_SetConfig+0xa8>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d109      	bne.n	8003384 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003376:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	019b      	lsls	r3, r3, #6
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	4313      	orrs	r3, r2
 8003382:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	697a      	ldr	r2, [r7, #20]
 8003388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68fa      	ldr	r2, [r7, #12]
 800338e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	621a      	str	r2, [r3, #32]
}
 800339e:	bf00      	nop
 80033a0:	371c      	adds	r7, #28
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	40010000 	.word	0x40010000
 80033b0:	40010400 	.word	0x40010400

080033b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b087      	sub	sp, #28
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	60b9      	str	r1, [r7, #8]
 80033be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6a1b      	ldr	r3, [r3, #32]
 80033ca:	f023 0201 	bic.w	r2, r3, #1
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	f023 030a 	bic.w	r3, r3, #10
 80033f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033f2:	697a      	ldr	r2, [r7, #20]
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	621a      	str	r2, [r3, #32]
}
 8003406:	bf00      	nop
 8003408:	371c      	adds	r7, #28
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr

08003412 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003412:	b480      	push	{r7}
 8003414:	b087      	sub	sp, #28
 8003416:	af00      	add	r7, sp, #0
 8003418:	60f8      	str	r0, [r7, #12]
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6a1b      	ldr	r3, [r3, #32]
 8003428:	f023 0210 	bic.w	r2, r3, #16
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	699b      	ldr	r3, [r3, #24]
 8003434:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800343c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	031b      	lsls	r3, r3, #12
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	4313      	orrs	r3, r2
 8003446:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800344e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	011b      	lsls	r3, r3, #4
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	4313      	orrs	r3, r2
 8003458:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	621a      	str	r2, [r3, #32]
}
 8003466:	bf00      	nop
 8003468:	371c      	adds	r7, #28
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr

08003472 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003472:	b480      	push	{r7}
 8003474:	b085      	sub	sp, #20
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
 800347a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003488:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800348a:	683a      	ldr	r2, [r7, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	4313      	orrs	r3, r2
 8003490:	f043 0307 	orr.w	r3, r3, #7
 8003494:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	609a      	str	r2, [r3, #8]
}
 800349c:	bf00      	nop
 800349e:	3714      	adds	r7, #20
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
 80034b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80034c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	021a      	lsls	r2, r3, #8
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	431a      	orrs	r2, r3
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	609a      	str	r2, [r3, #8]
}
 80034dc:	bf00      	nop
 80034de:	371c      	adds	r7, #28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	f003 031f 	and.w	r3, r3, #31
 80034fa:	2201      	movs	r2, #1
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6a1a      	ldr	r2, [r3, #32]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	43db      	mvns	r3, r3
 800350a:	401a      	ands	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6a1a      	ldr	r2, [r3, #32]
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	f003 031f 	and.w	r3, r3, #31
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	fa01 f303 	lsl.w	r3, r1, r3
 8003520:	431a      	orrs	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	621a      	str	r2, [r3, #32]
}
 8003526:	bf00      	nop
 8003528:	371c      	adds	r7, #28
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
	...

08003534 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003544:	2b01      	cmp	r3, #1
 8003546:	d101      	bne.n	800354c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003548:	2302      	movs	r3, #2
 800354a:	e05a      	b.n	8003602 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2202      	movs	r2, #2
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003572:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	4313      	orrs	r3, r2
 800357c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a21      	ldr	r2, [pc, #132]	@ (8003610 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d022      	beq.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003598:	d01d      	beq.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a1d      	ldr	r2, [pc, #116]	@ (8003614 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d018      	beq.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a1b      	ldr	r2, [pc, #108]	@ (8003618 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d013      	beq.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a1a      	ldr	r2, [pc, #104]	@ (800361c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d00e      	beq.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a18      	ldr	r2, [pc, #96]	@ (8003620 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d009      	beq.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a17      	ldr	r2, [pc, #92]	@ (8003624 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d004      	beq.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a15      	ldr	r2, [pc, #84]	@ (8003628 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d10c      	bne.n	80035f0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68ba      	ldr	r2, [r7, #8]
 80035ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3714      	adds	r7, #20
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop
 8003610:	40010000 	.word	0x40010000
 8003614:	40000400 	.word	0x40000400
 8003618:	40000800 	.word	0x40000800
 800361c:	40000c00 	.word	0x40000c00
 8003620:	40010400 	.word	0x40010400
 8003624:	40014000 	.word	0x40014000
 8003628:	40001800 	.word	0x40001800

0800362c <__NVIC_SetPriority>:
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	4603      	mov	r3, r0
 8003634:	6039      	str	r1, [r7, #0]
 8003636:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363c:	2b00      	cmp	r3, #0
 800363e:	db0a      	blt.n	8003656 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	b2da      	uxtb	r2, r3
 8003644:	490c      	ldr	r1, [pc, #48]	@ (8003678 <__NVIC_SetPriority+0x4c>)
 8003646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364a:	0112      	lsls	r2, r2, #4
 800364c:	b2d2      	uxtb	r2, r2
 800364e:	440b      	add	r3, r1
 8003650:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003654:	e00a      	b.n	800366c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	b2da      	uxtb	r2, r3
 800365a:	4908      	ldr	r1, [pc, #32]	@ (800367c <__NVIC_SetPriority+0x50>)
 800365c:	79fb      	ldrb	r3, [r7, #7]
 800365e:	f003 030f 	and.w	r3, r3, #15
 8003662:	3b04      	subs	r3, #4
 8003664:	0112      	lsls	r2, r2, #4
 8003666:	b2d2      	uxtb	r2, r2
 8003668:	440b      	add	r3, r1
 800366a:	761a      	strb	r2, [r3, #24]
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	e000e100 	.word	0xe000e100
 800367c:	e000ed00 	.word	0xe000ed00

08003680 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003684:	2100      	movs	r1, #0
 8003686:	f06f 0004 	mvn.w	r0, #4
 800368a:	f7ff ffcf 	bl	800362c <__NVIC_SetPriority>
#endif
}
 800368e:	bf00      	nop
 8003690:	bd80      	pop	{r7, pc}
	...

08003694 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800369a:	f3ef 8305 	mrs	r3, IPSR
 800369e:	603b      	str	r3, [r7, #0]
  return(result);
 80036a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d003      	beq.n	80036ae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80036a6:	f06f 0305 	mvn.w	r3, #5
 80036aa:	607b      	str	r3, [r7, #4]
 80036ac:	e00c      	b.n	80036c8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80036ae:	4b0a      	ldr	r3, [pc, #40]	@ (80036d8 <osKernelInitialize+0x44>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d105      	bne.n	80036c2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80036b6:	4b08      	ldr	r3, [pc, #32]	@ (80036d8 <osKernelInitialize+0x44>)
 80036b8:	2201      	movs	r2, #1
 80036ba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80036bc:	2300      	movs	r3, #0
 80036be:	607b      	str	r3, [r7, #4]
 80036c0:	e002      	b.n	80036c8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80036c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80036c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80036c8:	687b      	ldr	r3, [r7, #4]
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	200005b0 	.word	0x200005b0

080036dc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80036e2:	f3ef 8305 	mrs	r3, IPSR
 80036e6:	603b      	str	r3, [r7, #0]
  return(result);
 80036e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d003      	beq.n	80036f6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80036ee:	f06f 0305 	mvn.w	r3, #5
 80036f2:	607b      	str	r3, [r7, #4]
 80036f4:	e010      	b.n	8003718 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80036f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003724 <osKernelStart+0x48>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d109      	bne.n	8003712 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80036fe:	f7ff ffbf 	bl	8003680 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003702:	4b08      	ldr	r3, [pc, #32]	@ (8003724 <osKernelStart+0x48>)
 8003704:	2202      	movs	r2, #2
 8003706:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003708:	f001 f87a 	bl	8004800 <vTaskStartScheduler>
      stat = osOK;
 800370c:	2300      	movs	r3, #0
 800370e:	607b      	str	r3, [r7, #4]
 8003710:	e002      	b.n	8003718 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003712:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003716:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003718:	687b      	ldr	r3, [r7, #4]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	200005b0 	.word	0x200005b0

08003728 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003728:	b580      	push	{r7, lr}
 800372a:	b08e      	sub	sp, #56	@ 0x38
 800372c:	af04      	add	r7, sp, #16
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003734:	2300      	movs	r3, #0
 8003736:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003738:	f3ef 8305 	mrs	r3, IPSR
 800373c:	617b      	str	r3, [r7, #20]
  return(result);
 800373e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003740:	2b00      	cmp	r3, #0
 8003742:	d17e      	bne.n	8003842 <osThreadNew+0x11a>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d07b      	beq.n	8003842 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800374a:	2380      	movs	r3, #128	@ 0x80
 800374c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800374e:	2318      	movs	r3, #24
 8003750:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003752:	2300      	movs	r3, #0
 8003754:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003756:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800375a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d045      	beq.n	80037ee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d002      	beq.n	8003770 <osThreadNew+0x48>
        name = attr->name;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d002      	beq.n	800377e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d008      	beq.n	8003796 <osThreadNew+0x6e>
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	2b38      	cmp	r3, #56	@ 0x38
 8003788:	d805      	bhi.n	8003796 <osThreadNew+0x6e>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <osThreadNew+0x72>
        return (NULL);
 8003796:	2300      	movs	r3, #0
 8003798:	e054      	b.n	8003844 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	089b      	lsrs	r3, r3, #2
 80037a8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00e      	beq.n	80037d0 <osThreadNew+0xa8>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	2b5b      	cmp	r3, #91	@ 0x5b
 80037b8:	d90a      	bls.n	80037d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d006      	beq.n	80037d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d002      	beq.n	80037d0 <osThreadNew+0xa8>
        mem = 1;
 80037ca:	2301      	movs	r3, #1
 80037cc:	61bb      	str	r3, [r7, #24]
 80037ce:	e010      	b.n	80037f2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d10c      	bne.n	80037f2 <osThreadNew+0xca>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d108      	bne.n	80037f2 <osThreadNew+0xca>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	691b      	ldr	r3, [r3, #16]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d104      	bne.n	80037f2 <osThreadNew+0xca>
          mem = 0;
 80037e8:	2300      	movs	r3, #0
 80037ea:	61bb      	str	r3, [r7, #24]
 80037ec:	e001      	b.n	80037f2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80037ee:	2300      	movs	r3, #0
 80037f0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d110      	bne.n	800381a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003800:	9202      	str	r2, [sp, #8]
 8003802:	9301      	str	r3, [sp, #4]
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	9300      	str	r3, [sp, #0]
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	6a3a      	ldr	r2, [r7, #32]
 800380c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 fe1a 	bl	8004448 <xTaskCreateStatic>
 8003814:	4603      	mov	r3, r0
 8003816:	613b      	str	r3, [r7, #16]
 8003818:	e013      	b.n	8003842 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d110      	bne.n	8003842 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	b29a      	uxth	r2, r3
 8003824:	f107 0310 	add.w	r3, r7, #16
 8003828:	9301      	str	r3, [sp, #4]
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	9300      	str	r3, [sp, #0]
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	f000 fe68 	bl	8004508 <xTaskCreate>
 8003838:	4603      	mov	r3, r0
 800383a:	2b01      	cmp	r3, #1
 800383c:	d001      	beq.n	8003842 <osThreadNew+0x11a>
            hTask = NULL;
 800383e:	2300      	movs	r3, #0
 8003840:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003842:	693b      	ldr	r3, [r7, #16]
}
 8003844:	4618      	mov	r0, r3
 8003846:	3728      	adds	r7, #40	@ 0x28
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003854:	f3ef 8305 	mrs	r3, IPSR
 8003858:	60bb      	str	r3, [r7, #8]
  return(result);
 800385a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800385c:	2b00      	cmp	r3, #0
 800385e:	d003      	beq.n	8003868 <osDelay+0x1c>
    stat = osErrorISR;
 8003860:	f06f 0305 	mvn.w	r3, #5
 8003864:	60fb      	str	r3, [r7, #12]
 8003866:	e007      	b.n	8003878 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003868:	2300      	movs	r3, #0
 800386a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d002      	beq.n	8003878 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f000 ff8e 	bl	8004794 <vTaskDelay>
    }
  }

  return (stat);
 8003878:	68fb      	ldr	r3, [r7, #12]
}
 800387a:	4618      	mov	r0, r3
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
	...

08003884 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003884:	b480      	push	{r7}
 8003886:	b085      	sub	sp, #20
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4a07      	ldr	r2, [pc, #28]	@ (80038b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8003894:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	4a06      	ldr	r2, [pc, #24]	@ (80038b4 <vApplicationGetIdleTaskMemory+0x30>)
 800389a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2280      	movs	r2, #128	@ 0x80
 80038a0:	601a      	str	r2, [r3, #0]
}
 80038a2:	bf00      	nop
 80038a4:	3714      	adds	r7, #20
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	200005b4 	.word	0x200005b4
 80038b4:	20000610 	.word	0x20000610

080038b8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4a07      	ldr	r2, [pc, #28]	@ (80038e4 <vApplicationGetTimerTaskMemory+0x2c>)
 80038c8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	4a06      	ldr	r2, [pc, #24]	@ (80038e8 <vApplicationGetTimerTaskMemory+0x30>)
 80038ce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80038d6:	601a      	str	r2, [r3, #0]
}
 80038d8:	bf00      	nop
 80038da:	3714      	adds	r7, #20
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	20000810 	.word	0x20000810
 80038e8:	2000086c 	.word	0x2000086c

080038ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f103 0208 	add.w	r2, r3, #8
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003904:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f103 0208 	add.w	r2, r3, #8
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f103 0208 	add.w	r2, r3, #8
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr

08003946 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003946:	b480      	push	{r7}
 8003948:	b085      	sub	sp, #20
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
 800394e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	689a      	ldr	r2, [r3, #8]
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	683a      	ldr	r2, [r7, #0]
 8003970:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	1c5a      	adds	r2, r3, #1
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	601a      	str	r2, [r3, #0]
}
 8003982:	bf00      	nop
 8003984:	3714      	adds	r7, #20
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr

0800398e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800398e:	b480      	push	{r7}
 8003990:	b085      	sub	sp, #20
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
 8003996:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039a4:	d103      	bne.n	80039ae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	e00c      	b.n	80039c8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	3308      	adds	r3, #8
 80039b2:	60fb      	str	r3, [r7, #12]
 80039b4:	e002      	b.n	80039bc <vListInsert+0x2e>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	60fb      	str	r3, [r7, #12]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d2f6      	bcs.n	80039b6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	683a      	ldr	r2, [r7, #0]
 80039e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	1c5a      	adds	r2, r3, #1
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	601a      	str	r2, [r3, #0]
}
 80039f4:	bf00      	nop
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	691b      	ldr	r3, [r3, #16]
 8003a0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	6892      	ldr	r2, [r2, #8]
 8003a16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	6852      	ldr	r2, [r2, #4]
 8003a20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d103      	bne.n	8003a34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689a      	ldr	r2, [r3, #8]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	1e5a      	subs	r2, r3, #1
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10b      	bne.n	8003a80 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a6c:	f383 8811 	msr	BASEPRI, r3
 8003a70:	f3bf 8f6f 	isb	sy
 8003a74:	f3bf 8f4f 	dsb	sy
 8003a78:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003a7a:	bf00      	nop
 8003a7c:	bf00      	nop
 8003a7e:	e7fd      	b.n	8003a7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003a80:	f002 f87a 	bl	8005b78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8c:	68f9      	ldr	r1, [r7, #12]
 8003a8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a90:	fb01 f303 	mul.w	r3, r1, r3
 8003a94:	441a      	add	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	68f9      	ldr	r1, [r7, #12]
 8003ab4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003ab6:	fb01 f303 	mul.w	r3, r1, r3
 8003aba:	441a      	add	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	22ff      	movs	r2, #255	@ 0xff
 8003ac4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	22ff      	movs	r2, #255	@ 0xff
 8003acc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d114      	bne.n	8003b00 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d01a      	beq.n	8003b14 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	3310      	adds	r3, #16
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f001 f91a 	bl	8004d1c <xTaskRemoveFromEventList>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d012      	beq.n	8003b14 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003aee:	4b0d      	ldr	r3, [pc, #52]	@ (8003b24 <xQueueGenericReset+0xd0>)
 8003af0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003af4:	601a      	str	r2, [r3, #0]
 8003af6:	f3bf 8f4f 	dsb	sy
 8003afa:	f3bf 8f6f 	isb	sy
 8003afe:	e009      	b.n	8003b14 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	3310      	adds	r3, #16
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7ff fef1 	bl	80038ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	3324      	adds	r3, #36	@ 0x24
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff feec 	bl	80038ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003b14:	f002 f862 	bl	8005bdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003b18:	2301      	movs	r3, #1
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	e000ed04 	.word	0xe000ed04

08003b28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b08e      	sub	sp, #56	@ 0x38
 8003b2c:	af02      	add	r7, sp, #8
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
 8003b34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10b      	bne.n	8003b54 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b40:	f383 8811 	msr	BASEPRI, r3
 8003b44:	f3bf 8f6f 	isb	sy
 8003b48:	f3bf 8f4f 	dsb	sy
 8003b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003b4e:	bf00      	nop
 8003b50:	bf00      	nop
 8003b52:	e7fd      	b.n	8003b50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10b      	bne.n	8003b72 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b5e:	f383 8811 	msr	BASEPRI, r3
 8003b62:	f3bf 8f6f 	isb	sy
 8003b66:	f3bf 8f4f 	dsb	sy
 8003b6a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003b6c:	bf00      	nop
 8003b6e:	bf00      	nop
 8003b70:	e7fd      	b.n	8003b6e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d002      	beq.n	8003b7e <xQueueGenericCreateStatic+0x56>
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <xQueueGenericCreateStatic+0x5a>
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e000      	b.n	8003b84 <xQueueGenericCreateStatic+0x5c>
 8003b82:	2300      	movs	r3, #0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10b      	bne.n	8003ba0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b8c:	f383 8811 	msr	BASEPRI, r3
 8003b90:	f3bf 8f6f 	isb	sy
 8003b94:	f3bf 8f4f 	dsb	sy
 8003b98:	623b      	str	r3, [r7, #32]
}
 8003b9a:	bf00      	nop
 8003b9c:	bf00      	nop
 8003b9e:	e7fd      	b.n	8003b9c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d102      	bne.n	8003bac <xQueueGenericCreateStatic+0x84>
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d101      	bne.n	8003bb0 <xQueueGenericCreateStatic+0x88>
 8003bac:	2301      	movs	r3, #1
 8003bae:	e000      	b.n	8003bb2 <xQueueGenericCreateStatic+0x8a>
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10b      	bne.n	8003bce <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bba:	f383 8811 	msr	BASEPRI, r3
 8003bbe:	f3bf 8f6f 	isb	sy
 8003bc2:	f3bf 8f4f 	dsb	sy
 8003bc6:	61fb      	str	r3, [r7, #28]
}
 8003bc8:	bf00      	nop
 8003bca:	bf00      	nop
 8003bcc:	e7fd      	b.n	8003bca <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003bce:	2350      	movs	r3, #80	@ 0x50
 8003bd0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	2b50      	cmp	r3, #80	@ 0x50
 8003bd6:	d00b      	beq.n	8003bf0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bdc:	f383 8811 	msr	BASEPRI, r3
 8003be0:	f3bf 8f6f 	isb	sy
 8003be4:	f3bf 8f4f 	dsb	sy
 8003be8:	61bb      	str	r3, [r7, #24]
}
 8003bea:	bf00      	nop
 8003bec:	bf00      	nop
 8003bee:	e7fd      	b.n	8003bec <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003bf0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d00d      	beq.n	8003c18 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003c04:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0a:	9300      	str	r3, [sp, #0]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	68b9      	ldr	r1, [r7, #8]
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f000 f805 	bl	8003c22 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3730      	adds	r7, #48	@ 0x30
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b084      	sub	sp, #16
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	60f8      	str	r0, [r7, #12]
 8003c2a:	60b9      	str	r1, [r7, #8]
 8003c2c:	607a      	str	r2, [r7, #4]
 8003c2e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d103      	bne.n	8003c3e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	601a      	str	r2, [r3, #0]
 8003c3c:	e002      	b.n	8003c44 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003c4a:	69bb      	ldr	r3, [r7, #24]
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003c50:	2101      	movs	r1, #1
 8003c52:	69b8      	ldr	r0, [r7, #24]
 8003c54:	f7ff fefe 	bl	8003a54 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	78fa      	ldrb	r2, [r7, #3]
 8003c5c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003c60:	bf00      	nop
 8003c62:	3710      	adds	r7, #16
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b08e      	sub	sp, #56	@ 0x38
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
 8003c74:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003c76:	2300      	movs	r3, #0
 8003c78:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10b      	bne.n	8003c9c <xQueueGenericSend+0x34>
	__asm volatile
 8003c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c88:	f383 8811 	msr	BASEPRI, r3
 8003c8c:	f3bf 8f6f 	isb	sy
 8003c90:	f3bf 8f4f 	dsb	sy
 8003c94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003c96:	bf00      	nop
 8003c98:	bf00      	nop
 8003c9a:	e7fd      	b.n	8003c98 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d103      	bne.n	8003caa <xQueueGenericSend+0x42>
 8003ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <xQueueGenericSend+0x46>
 8003caa:	2301      	movs	r3, #1
 8003cac:	e000      	b.n	8003cb0 <xQueueGenericSend+0x48>
 8003cae:	2300      	movs	r3, #0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10b      	bne.n	8003ccc <xQueueGenericSend+0x64>
	__asm volatile
 8003cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb8:	f383 8811 	msr	BASEPRI, r3
 8003cbc:	f3bf 8f6f 	isb	sy
 8003cc0:	f3bf 8f4f 	dsb	sy
 8003cc4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003cc6:	bf00      	nop
 8003cc8:	bf00      	nop
 8003cca:	e7fd      	b.n	8003cc8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d103      	bne.n	8003cda <xQueueGenericSend+0x72>
 8003cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d101      	bne.n	8003cde <xQueueGenericSend+0x76>
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e000      	b.n	8003ce0 <xQueueGenericSend+0x78>
 8003cde:	2300      	movs	r3, #0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10b      	bne.n	8003cfc <xQueueGenericSend+0x94>
	__asm volatile
 8003ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce8:	f383 8811 	msr	BASEPRI, r3
 8003cec:	f3bf 8f6f 	isb	sy
 8003cf0:	f3bf 8f4f 	dsb	sy
 8003cf4:	623b      	str	r3, [r7, #32]
}
 8003cf6:	bf00      	nop
 8003cf8:	bf00      	nop
 8003cfa:	e7fd      	b.n	8003cf8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003cfc:	f001 f9ce 	bl	800509c <xTaskGetSchedulerState>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d102      	bne.n	8003d0c <xQueueGenericSend+0xa4>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <xQueueGenericSend+0xa8>
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e000      	b.n	8003d12 <xQueueGenericSend+0xaa>
 8003d10:	2300      	movs	r3, #0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10b      	bne.n	8003d2e <xQueueGenericSend+0xc6>
	__asm volatile
 8003d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d1a:	f383 8811 	msr	BASEPRI, r3
 8003d1e:	f3bf 8f6f 	isb	sy
 8003d22:	f3bf 8f4f 	dsb	sy
 8003d26:	61fb      	str	r3, [r7, #28]
}
 8003d28:	bf00      	nop
 8003d2a:	bf00      	nop
 8003d2c:	e7fd      	b.n	8003d2a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003d2e:	f001 ff23 	bl	8005b78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d302      	bcc.n	8003d44 <xQueueGenericSend+0xdc>
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d129      	bne.n	8003d98 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	68b9      	ldr	r1, [r7, #8]
 8003d48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d4a:	f000 fa0f 	bl	800416c <prvCopyDataToQueue>
 8003d4e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d010      	beq.n	8003d7a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5a:	3324      	adds	r3, #36	@ 0x24
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 ffdd 	bl	8004d1c <xTaskRemoveFromEventList>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d013      	beq.n	8003d90 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003d68:	4b3f      	ldr	r3, [pc, #252]	@ (8003e68 <xQueueGenericSend+0x200>)
 8003d6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	f3bf 8f4f 	dsb	sy
 8003d74:	f3bf 8f6f 	isb	sy
 8003d78:	e00a      	b.n	8003d90 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d007      	beq.n	8003d90 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003d80:	4b39      	ldr	r3, [pc, #228]	@ (8003e68 <xQueueGenericSend+0x200>)
 8003d82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	f3bf 8f4f 	dsb	sy
 8003d8c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003d90:	f001 ff24 	bl	8005bdc <vPortExitCritical>
				return pdPASS;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e063      	b.n	8003e60 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d103      	bne.n	8003da6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d9e:	f001 ff1d 	bl	8005bdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003da2:	2300      	movs	r3, #0
 8003da4:	e05c      	b.n	8003e60 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d106      	bne.n	8003dba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003dac:	f107 0314 	add.w	r3, r7, #20
 8003db0:	4618      	mov	r0, r3
 8003db2:	f001 f817 	bl	8004de4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003db6:	2301      	movs	r3, #1
 8003db8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003dba:	f001 ff0f 	bl	8005bdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003dbe:	f000 fd87 	bl	80048d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003dc2:	f001 fed9 	bl	8005b78 <vPortEnterCritical>
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003dcc:	b25b      	sxtb	r3, r3
 8003dce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dd2:	d103      	bne.n	8003ddc <xQueueGenericSend+0x174>
 8003dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003de2:	b25b      	sxtb	r3, r3
 8003de4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003de8:	d103      	bne.n	8003df2 <xQueueGenericSend+0x18a>
 8003dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003df2:	f001 fef3 	bl	8005bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003df6:	1d3a      	adds	r2, r7, #4
 8003df8:	f107 0314 	add.w	r3, r7, #20
 8003dfc:	4611      	mov	r1, r2
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f001 f806 	bl	8004e10 <xTaskCheckForTimeOut>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d124      	bne.n	8003e54 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003e0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e0c:	f000 faa6 	bl	800435c <prvIsQueueFull>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d018      	beq.n	8003e48 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e18:	3310      	adds	r3, #16
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	4611      	mov	r1, r2
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f000 ff2a 	bl	8004c78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003e24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e26:	f000 fa31 	bl	800428c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003e2a:	f000 fd5f 	bl	80048ec <xTaskResumeAll>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f47f af7c 	bne.w	8003d2e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003e36:	4b0c      	ldr	r3, [pc, #48]	@ (8003e68 <xQueueGenericSend+0x200>)
 8003e38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e3c:	601a      	str	r2, [r3, #0]
 8003e3e:	f3bf 8f4f 	dsb	sy
 8003e42:	f3bf 8f6f 	isb	sy
 8003e46:	e772      	b.n	8003d2e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003e48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e4a:	f000 fa1f 	bl	800428c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e4e:	f000 fd4d 	bl	80048ec <xTaskResumeAll>
 8003e52:	e76c      	b.n	8003d2e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003e54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e56:	f000 fa19 	bl	800428c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003e5a:	f000 fd47 	bl	80048ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003e5e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3738      	adds	r7, #56	@ 0x38
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	e000ed04 	.word	0xe000ed04

08003e6c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b090      	sub	sp, #64	@ 0x40
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
 8003e78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d10b      	bne.n	8003e9c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e88:	f383 8811 	msr	BASEPRI, r3
 8003e8c:	f3bf 8f6f 	isb	sy
 8003e90:	f3bf 8f4f 	dsb	sy
 8003e94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003e96:	bf00      	nop
 8003e98:	bf00      	nop
 8003e9a:	e7fd      	b.n	8003e98 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d103      	bne.n	8003eaa <xQueueGenericSendFromISR+0x3e>
 8003ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <xQueueGenericSendFromISR+0x42>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e000      	b.n	8003eb0 <xQueueGenericSendFromISR+0x44>
 8003eae:	2300      	movs	r3, #0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10b      	bne.n	8003ecc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eb8:	f383 8811 	msr	BASEPRI, r3
 8003ebc:	f3bf 8f6f 	isb	sy
 8003ec0:	f3bf 8f4f 	dsb	sy
 8003ec4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003ec6:	bf00      	nop
 8003ec8:	bf00      	nop
 8003eca:	e7fd      	b.n	8003ec8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d103      	bne.n	8003eda <xQueueGenericSendFromISR+0x6e>
 8003ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d101      	bne.n	8003ede <xQueueGenericSendFromISR+0x72>
 8003eda:	2301      	movs	r3, #1
 8003edc:	e000      	b.n	8003ee0 <xQueueGenericSendFromISR+0x74>
 8003ede:	2300      	movs	r3, #0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d10b      	bne.n	8003efc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ee8:	f383 8811 	msr	BASEPRI, r3
 8003eec:	f3bf 8f6f 	isb	sy
 8003ef0:	f3bf 8f4f 	dsb	sy
 8003ef4:	623b      	str	r3, [r7, #32]
}
 8003ef6:	bf00      	nop
 8003ef8:	bf00      	nop
 8003efa:	e7fd      	b.n	8003ef8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003efc:	f001 ff1c 	bl	8005d38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003f00:	f3ef 8211 	mrs	r2, BASEPRI
 8003f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f08:	f383 8811 	msr	BASEPRI, r3
 8003f0c:	f3bf 8f6f 	isb	sy
 8003f10:	f3bf 8f4f 	dsb	sy
 8003f14:	61fa      	str	r2, [r7, #28]
 8003f16:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003f18:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003f1a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d302      	bcc.n	8003f2e <xQueueGenericSendFromISR+0xc2>
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d12f      	bne.n	8003f8e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	68b9      	ldr	r1, [r7, #8]
 8003f42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003f44:	f000 f912 	bl	800416c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003f48:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003f4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f50:	d112      	bne.n	8003f78 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d016      	beq.n	8003f88 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f5c:	3324      	adds	r3, #36	@ 0x24
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f000 fedc 	bl	8004d1c <xTaskRemoveFromEventList>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00e      	beq.n	8003f88 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d00b      	beq.n	8003f88 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	601a      	str	r2, [r3, #0]
 8003f76:	e007      	b.n	8003f88 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003f78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	b25a      	sxtb	r2, r3
 8003f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003f8c:	e001      	b.n	8003f92 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f94:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003f9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3740      	adds	r7, #64	@ 0x40
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b08c      	sub	sp, #48	@ 0x30
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10b      	bne.n	8003fda <xQueueReceive+0x32>
	__asm volatile
 8003fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fc6:	f383 8811 	msr	BASEPRI, r3
 8003fca:	f3bf 8f6f 	isb	sy
 8003fce:	f3bf 8f4f 	dsb	sy
 8003fd2:	623b      	str	r3, [r7, #32]
}
 8003fd4:	bf00      	nop
 8003fd6:	bf00      	nop
 8003fd8:	e7fd      	b.n	8003fd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d103      	bne.n	8003fe8 <xQueueReceive+0x40>
 8003fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d101      	bne.n	8003fec <xQueueReceive+0x44>
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e000      	b.n	8003fee <xQueueReceive+0x46>
 8003fec:	2300      	movs	r3, #0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d10b      	bne.n	800400a <xQueueReceive+0x62>
	__asm volatile
 8003ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff6:	f383 8811 	msr	BASEPRI, r3
 8003ffa:	f3bf 8f6f 	isb	sy
 8003ffe:	f3bf 8f4f 	dsb	sy
 8004002:	61fb      	str	r3, [r7, #28]
}
 8004004:	bf00      	nop
 8004006:	bf00      	nop
 8004008:	e7fd      	b.n	8004006 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800400a:	f001 f847 	bl	800509c <xTaskGetSchedulerState>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d102      	bne.n	800401a <xQueueReceive+0x72>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d101      	bne.n	800401e <xQueueReceive+0x76>
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <xQueueReceive+0x78>
 800401e:	2300      	movs	r3, #0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10b      	bne.n	800403c <xQueueReceive+0x94>
	__asm volatile
 8004024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004028:	f383 8811 	msr	BASEPRI, r3
 800402c:	f3bf 8f6f 	isb	sy
 8004030:	f3bf 8f4f 	dsb	sy
 8004034:	61bb      	str	r3, [r7, #24]
}
 8004036:	bf00      	nop
 8004038:	bf00      	nop
 800403a:	e7fd      	b.n	8004038 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800403c:	f001 fd9c 	bl	8005b78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004044:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004048:	2b00      	cmp	r3, #0
 800404a:	d01f      	beq.n	800408c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800404c:	68b9      	ldr	r1, [r7, #8]
 800404e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004050:	f000 f8f6 	bl	8004240 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004056:	1e5a      	subs	r2, r3, #1
 8004058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800405c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00f      	beq.n	8004084 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004066:	3310      	adds	r3, #16
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fe57 	bl	8004d1c <xTaskRemoveFromEventList>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d007      	beq.n	8004084 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004074:	4b3c      	ldr	r3, [pc, #240]	@ (8004168 <xQueueReceive+0x1c0>)
 8004076:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800407a:	601a      	str	r2, [r3, #0]
 800407c:	f3bf 8f4f 	dsb	sy
 8004080:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004084:	f001 fdaa 	bl	8005bdc <vPortExitCritical>
				return pdPASS;
 8004088:	2301      	movs	r3, #1
 800408a:	e069      	b.n	8004160 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d103      	bne.n	800409a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004092:	f001 fda3 	bl	8005bdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004096:	2300      	movs	r3, #0
 8004098:	e062      	b.n	8004160 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800409a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800409c:	2b00      	cmp	r3, #0
 800409e:	d106      	bne.n	80040ae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80040a0:	f107 0310 	add.w	r3, r7, #16
 80040a4:	4618      	mov	r0, r3
 80040a6:	f000 fe9d 	bl	8004de4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80040aa:	2301      	movs	r3, #1
 80040ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80040ae:	f001 fd95 	bl	8005bdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80040b2:	f000 fc0d 	bl	80048d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80040b6:	f001 fd5f 	bl	8005b78 <vPortEnterCritical>
 80040ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80040c0:	b25b      	sxtb	r3, r3
 80040c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040c6:	d103      	bne.n	80040d0 <xQueueReceive+0x128>
 80040c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040d6:	b25b      	sxtb	r3, r3
 80040d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040dc:	d103      	bne.n	80040e6 <xQueueReceive+0x13e>
 80040de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040e6:	f001 fd79 	bl	8005bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040ea:	1d3a      	adds	r2, r7, #4
 80040ec:	f107 0310 	add.w	r3, r7, #16
 80040f0:	4611      	mov	r1, r2
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 fe8c 	bl	8004e10 <xTaskCheckForTimeOut>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d123      	bne.n	8004146 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004100:	f000 f916 	bl	8004330 <prvIsQueueEmpty>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d017      	beq.n	800413a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800410a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800410c:	3324      	adds	r3, #36	@ 0x24
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	4611      	mov	r1, r2
 8004112:	4618      	mov	r0, r3
 8004114:	f000 fdb0 	bl	8004c78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004118:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800411a:	f000 f8b7 	bl	800428c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800411e:	f000 fbe5 	bl	80048ec <xTaskResumeAll>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d189      	bne.n	800403c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004128:	4b0f      	ldr	r3, [pc, #60]	@ (8004168 <xQueueReceive+0x1c0>)
 800412a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	f3bf 8f4f 	dsb	sy
 8004134:	f3bf 8f6f 	isb	sy
 8004138:	e780      	b.n	800403c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800413a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800413c:	f000 f8a6 	bl	800428c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004140:	f000 fbd4 	bl	80048ec <xTaskResumeAll>
 8004144:	e77a      	b.n	800403c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004146:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004148:	f000 f8a0 	bl	800428c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800414c:	f000 fbce 	bl	80048ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004150:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004152:	f000 f8ed 	bl	8004330 <prvIsQueueEmpty>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	f43f af6f 	beq.w	800403c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800415e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004160:	4618      	mov	r0, r3
 8004162:	3730      	adds	r7, #48	@ 0x30
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	e000ed04 	.word	0xe000ed04

0800416c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af00      	add	r7, sp, #0
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004178:	2300      	movs	r3, #0
 800417a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004180:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10d      	bne.n	80041a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d14d      	bne.n	800422e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	4618      	mov	r0, r3
 8004198:	f000 ff9e 	bl	80050d8 <xTaskPriorityDisinherit>
 800419c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	609a      	str	r2, [r3, #8]
 80041a4:	e043      	b.n	800422e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d119      	bne.n	80041e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6858      	ldr	r0, [r3, #4]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b4:	461a      	mov	r2, r3
 80041b6:	68b9      	ldr	r1, [r7, #8]
 80041b8:	f002 f844 	bl	8006244 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	685a      	ldr	r2, [r3, #4]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c4:	441a      	add	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d32b      	bcc.n	800422e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	605a      	str	r2, [r3, #4]
 80041de:	e026      	b.n	800422e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	68d8      	ldr	r0, [r3, #12]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e8:	461a      	mov	r2, r3
 80041ea:	68b9      	ldr	r1, [r7, #8]
 80041ec:	f002 f82a 	bl	8006244 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	68da      	ldr	r2, [r3, #12]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	425b      	negs	r3, r3
 80041fa:	441a      	add	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	68da      	ldr	r2, [r3, #12]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	429a      	cmp	r2, r3
 800420a:	d207      	bcs.n	800421c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004214:	425b      	negs	r3, r3
 8004216:	441a      	add	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b02      	cmp	r3, #2
 8004220:	d105      	bne.n	800422e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d002      	beq.n	800422e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	3b01      	subs	r3, #1
 800422c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1c5a      	adds	r2, r3, #1
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004236:	697b      	ldr	r3, [r7, #20]
}
 8004238:	4618      	mov	r0, r3
 800423a:	3718      	adds	r7, #24
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424e:	2b00      	cmp	r3, #0
 8004250:	d018      	beq.n	8004284 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	68da      	ldr	r2, [r3, #12]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	441a      	add	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	68da      	ldr	r2, [r3, #12]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	429a      	cmp	r2, r3
 800426a:	d303      	bcc.n	8004274 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	68d9      	ldr	r1, [r3, #12]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427c:	461a      	mov	r2, r3
 800427e:	6838      	ldr	r0, [r7, #0]
 8004280:	f001 ffe0 	bl	8006244 <memcpy>
	}
}
 8004284:	bf00      	nop
 8004286:	3708      	adds	r7, #8
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004294:	f001 fc70 	bl	8005b78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800429e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80042a0:	e011      	b.n	80042c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d012      	beq.n	80042d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	3324      	adds	r3, #36	@ 0x24
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 fd34 	bl	8004d1c <xTaskRemoveFromEventList>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80042ba:	f000 fe0d 	bl	8004ed8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80042be:	7bfb      	ldrb	r3, [r7, #15]
 80042c0:	3b01      	subs	r3, #1
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80042c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	dce9      	bgt.n	80042a2 <prvUnlockQueue+0x16>
 80042ce:	e000      	b.n	80042d2 <prvUnlockQueue+0x46>
					break;
 80042d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	22ff      	movs	r2, #255	@ 0xff
 80042d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80042da:	f001 fc7f 	bl	8005bdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80042de:	f001 fc4b 	bl	8005b78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80042ea:	e011      	b.n	8004310 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d012      	beq.n	800431a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	3310      	adds	r3, #16
 80042f8:	4618      	mov	r0, r3
 80042fa:	f000 fd0f 	bl	8004d1c <xTaskRemoveFromEventList>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004304:	f000 fde8 	bl	8004ed8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004308:	7bbb      	ldrb	r3, [r7, #14]
 800430a:	3b01      	subs	r3, #1
 800430c:	b2db      	uxtb	r3, r3
 800430e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004310:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004314:	2b00      	cmp	r3, #0
 8004316:	dce9      	bgt.n	80042ec <prvUnlockQueue+0x60>
 8004318:	e000      	b.n	800431c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800431a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	22ff      	movs	r2, #255	@ 0xff
 8004320:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004324:	f001 fc5a 	bl	8005bdc <vPortExitCritical>
}
 8004328:	bf00      	nop
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004338:	f001 fc1e 	bl	8005b78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004340:	2b00      	cmp	r3, #0
 8004342:	d102      	bne.n	800434a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004344:	2301      	movs	r3, #1
 8004346:	60fb      	str	r3, [r7, #12]
 8004348:	e001      	b.n	800434e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800434a:	2300      	movs	r3, #0
 800434c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800434e:	f001 fc45 	bl	8005bdc <vPortExitCritical>

	return xReturn;
 8004352:	68fb      	ldr	r3, [r7, #12]
}
 8004354:	4618      	mov	r0, r3
 8004356:	3710      	adds	r7, #16
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004364:	f001 fc08 	bl	8005b78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004370:	429a      	cmp	r2, r3
 8004372:	d102      	bne.n	800437a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004374:	2301      	movs	r3, #1
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	e001      	b.n	800437e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800437e:	f001 fc2d 	bl	8005bdc <vPortExitCritical>

	return xReturn;
 8004382:	68fb      	ldr	r3, [r7, #12]
}
 8004384:	4618      	mov	r0, r3
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004396:	2300      	movs	r3, #0
 8004398:	60fb      	str	r3, [r7, #12]
 800439a:	e014      	b.n	80043c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800439c:	4a0f      	ldr	r2, [pc, #60]	@ (80043dc <vQueueAddToRegistry+0x50>)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10b      	bne.n	80043c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80043a8:	490c      	ldr	r1, [pc, #48]	@ (80043dc <vQueueAddToRegistry+0x50>)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	683a      	ldr	r2, [r7, #0]
 80043ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80043b2:	4a0a      	ldr	r2, [pc, #40]	@ (80043dc <vQueueAddToRegistry+0x50>)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	4413      	add	r3, r2
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80043be:	e006      	b.n	80043ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	3301      	adds	r3, #1
 80043c4:	60fb      	str	r3, [r7, #12]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2b07      	cmp	r3, #7
 80043ca:	d9e7      	bls.n	800439c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80043cc:	bf00      	nop
 80043ce:	bf00      	nop
 80043d0:	3714      	adds	r7, #20
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	20000c6c 	.word	0x20000c6c

080043e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80043f0:	f001 fbc2 	bl	8005b78 <vPortEnterCritical>
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043fa:	b25b      	sxtb	r3, r3
 80043fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004400:	d103      	bne.n	800440a <vQueueWaitForMessageRestricted+0x2a>
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004410:	b25b      	sxtb	r3, r3
 8004412:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004416:	d103      	bne.n	8004420 <vQueueWaitForMessageRestricted+0x40>
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004420:	f001 fbdc 	bl	8005bdc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004428:	2b00      	cmp	r3, #0
 800442a:	d106      	bne.n	800443a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	3324      	adds	r3, #36	@ 0x24
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	68b9      	ldr	r1, [r7, #8]
 8004434:	4618      	mov	r0, r3
 8004436:	f000 fc45 	bl	8004cc4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800443a:	6978      	ldr	r0, [r7, #20]
 800443c:	f7ff ff26 	bl	800428c <prvUnlockQueue>
	}
 8004440:	bf00      	nop
 8004442:	3718      	adds	r7, #24
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004448:	b580      	push	{r7, lr}
 800444a:	b08e      	sub	sp, #56	@ 0x38
 800444c:	af04      	add	r7, sp, #16
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
 8004454:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10b      	bne.n	8004474 <xTaskCreateStatic+0x2c>
	__asm volatile
 800445c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004460:	f383 8811 	msr	BASEPRI, r3
 8004464:	f3bf 8f6f 	isb	sy
 8004468:	f3bf 8f4f 	dsb	sy
 800446c:	623b      	str	r3, [r7, #32]
}
 800446e:	bf00      	nop
 8004470:	bf00      	nop
 8004472:	e7fd      	b.n	8004470 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004476:	2b00      	cmp	r3, #0
 8004478:	d10b      	bne.n	8004492 <xTaskCreateStatic+0x4a>
	__asm volatile
 800447a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800447e:	f383 8811 	msr	BASEPRI, r3
 8004482:	f3bf 8f6f 	isb	sy
 8004486:	f3bf 8f4f 	dsb	sy
 800448a:	61fb      	str	r3, [r7, #28]
}
 800448c:	bf00      	nop
 800448e:	bf00      	nop
 8004490:	e7fd      	b.n	800448e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004492:	235c      	movs	r3, #92	@ 0x5c
 8004494:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	2b5c      	cmp	r3, #92	@ 0x5c
 800449a:	d00b      	beq.n	80044b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800449c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a0:	f383 8811 	msr	BASEPRI, r3
 80044a4:	f3bf 8f6f 	isb	sy
 80044a8:	f3bf 8f4f 	dsb	sy
 80044ac:	61bb      	str	r3, [r7, #24]
}
 80044ae:	bf00      	nop
 80044b0:	bf00      	nop
 80044b2:	e7fd      	b.n	80044b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80044b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80044b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d01e      	beq.n	80044fa <xTaskCreateStatic+0xb2>
 80044bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d01b      	beq.n	80044fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80044c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80044c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80044ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80044cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ce:	2202      	movs	r2, #2
 80044d0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80044d4:	2300      	movs	r3, #0
 80044d6:	9303      	str	r3, [sp, #12]
 80044d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044da:	9302      	str	r3, [sp, #8]
 80044dc:	f107 0314 	add.w	r3, r7, #20
 80044e0:	9301      	str	r3, [sp, #4]
 80044e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e4:	9300      	str	r3, [sp, #0]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	68b9      	ldr	r1, [r7, #8]
 80044ec:	68f8      	ldr	r0, [r7, #12]
 80044ee:	f000 f850 	bl	8004592 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80044f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80044f4:	f000 f8de 	bl	80046b4 <prvAddNewTaskToReadyList>
 80044f8:	e001      	b.n	80044fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80044fe:	697b      	ldr	r3, [r7, #20]
	}
 8004500:	4618      	mov	r0, r3
 8004502:	3728      	adds	r7, #40	@ 0x28
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004508:	b580      	push	{r7, lr}
 800450a:	b08c      	sub	sp, #48	@ 0x30
 800450c:	af04      	add	r7, sp, #16
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	603b      	str	r3, [r7, #0]
 8004514:	4613      	mov	r3, r2
 8004516:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004518:	88fb      	ldrh	r3, [r7, #6]
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	4618      	mov	r0, r3
 800451e:	f001 fc4d 	bl	8005dbc <pvPortMalloc>
 8004522:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d00e      	beq.n	8004548 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800452a:	205c      	movs	r0, #92	@ 0x5c
 800452c:	f001 fc46 	bl	8005dbc <pvPortMalloc>
 8004530:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d003      	beq.n	8004540 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	631a      	str	r2, [r3, #48]	@ 0x30
 800453e:	e005      	b.n	800454c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004540:	6978      	ldr	r0, [r7, #20]
 8004542:	f001 fd09 	bl	8005f58 <vPortFree>
 8004546:	e001      	b.n	800454c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004548:	2300      	movs	r3, #0
 800454a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d017      	beq.n	8004582 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800455a:	88fa      	ldrh	r2, [r7, #6]
 800455c:	2300      	movs	r3, #0
 800455e:	9303      	str	r3, [sp, #12]
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	9302      	str	r3, [sp, #8]
 8004564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004566:	9301      	str	r3, [sp, #4]
 8004568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800456a:	9300      	str	r3, [sp, #0]
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	68b9      	ldr	r1, [r7, #8]
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	f000 f80e 	bl	8004592 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004576:	69f8      	ldr	r0, [r7, #28]
 8004578:	f000 f89c 	bl	80046b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800457c:	2301      	movs	r3, #1
 800457e:	61bb      	str	r3, [r7, #24]
 8004580:	e002      	b.n	8004588 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004582:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004586:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004588:	69bb      	ldr	r3, [r7, #24]
	}
 800458a:	4618      	mov	r0, r3
 800458c:	3720      	adds	r7, #32
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b088      	sub	sp, #32
 8004596:	af00      	add	r7, sp, #0
 8004598:	60f8      	str	r0, [r7, #12]
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	607a      	str	r2, [r7, #4]
 800459e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80045a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	461a      	mov	r2, r3
 80045aa:	21a5      	movs	r1, #165	@ 0xa5
 80045ac:	f001 fe16 	bl	80061dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80045b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80045ba:	3b01      	subs	r3, #1
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4413      	add	r3, r2
 80045c0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	f023 0307 	bic.w	r3, r3, #7
 80045c8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	f003 0307 	and.w	r3, r3, #7
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00b      	beq.n	80045ec <prvInitialiseNewTask+0x5a>
	__asm volatile
 80045d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	617b      	str	r3, [r7, #20]
}
 80045e6:	bf00      	nop
 80045e8:	bf00      	nop
 80045ea:	e7fd      	b.n	80045e8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d01f      	beq.n	8004632 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80045f2:	2300      	movs	r3, #0
 80045f4:	61fb      	str	r3, [r7, #28]
 80045f6:	e012      	b.n	800461e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	4413      	add	r3, r2
 80045fe:	7819      	ldrb	r1, [r3, #0]
 8004600:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	4413      	add	r3, r2
 8004606:	3334      	adds	r3, #52	@ 0x34
 8004608:	460a      	mov	r2, r1
 800460a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800460c:	68ba      	ldr	r2, [r7, #8]
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	4413      	add	r3, r2
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d006      	beq.n	8004626 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	3301      	adds	r3, #1
 800461c:	61fb      	str	r3, [r7, #28]
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	2b0f      	cmp	r3, #15
 8004622:	d9e9      	bls.n	80045f8 <prvInitialiseNewTask+0x66>
 8004624:	e000      	b.n	8004628 <prvInitialiseNewTask+0x96>
			{
				break;
 8004626:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004630:	e003      	b.n	800463a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800463a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800463c:	2b37      	cmp	r3, #55	@ 0x37
 800463e:	d901      	bls.n	8004644 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004640:	2337      	movs	r3, #55	@ 0x37
 8004642:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004646:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004648:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800464a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800464c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800464e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004652:	2200      	movs	r2, #0
 8004654:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004658:	3304      	adds	r3, #4
 800465a:	4618      	mov	r0, r3
 800465c:	f7ff f966 	bl	800392c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004662:	3318      	adds	r3, #24
 8004664:	4618      	mov	r0, r3
 8004666:	f7ff f961 	bl	800392c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800466a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800466c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800466e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004672:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004678:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800467a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800467c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800467e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004682:	2200      	movs	r2, #0
 8004684:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	68f9      	ldr	r1, [r7, #12]
 8004692:	69b8      	ldr	r0, [r7, #24]
 8004694:	f001 f93e 	bl	8005914 <pxPortInitialiseStack>
 8004698:	4602      	mov	r2, r0
 800469a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800469c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800469e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d002      	beq.n	80046aa <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80046a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80046aa:	bf00      	nop
 80046ac:	3720      	adds	r7, #32
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
	...

080046b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80046bc:	f001 fa5c 	bl	8005b78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80046c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004778 <prvAddNewTaskToReadyList+0xc4>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	3301      	adds	r3, #1
 80046c6:	4a2c      	ldr	r2, [pc, #176]	@ (8004778 <prvAddNewTaskToReadyList+0xc4>)
 80046c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80046ca:	4b2c      	ldr	r3, [pc, #176]	@ (800477c <prvAddNewTaskToReadyList+0xc8>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d109      	bne.n	80046e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80046d2:	4a2a      	ldr	r2, [pc, #168]	@ (800477c <prvAddNewTaskToReadyList+0xc8>)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80046d8:	4b27      	ldr	r3, [pc, #156]	@ (8004778 <prvAddNewTaskToReadyList+0xc4>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d110      	bne.n	8004702 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80046e0:	f000 fc1e 	bl	8004f20 <prvInitialiseTaskLists>
 80046e4:	e00d      	b.n	8004702 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80046e6:	4b26      	ldr	r3, [pc, #152]	@ (8004780 <prvAddNewTaskToReadyList+0xcc>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d109      	bne.n	8004702 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80046ee:	4b23      	ldr	r3, [pc, #140]	@ (800477c <prvAddNewTaskToReadyList+0xc8>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d802      	bhi.n	8004702 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80046fc:	4a1f      	ldr	r2, [pc, #124]	@ (800477c <prvAddNewTaskToReadyList+0xc8>)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004702:	4b20      	ldr	r3, [pc, #128]	@ (8004784 <prvAddNewTaskToReadyList+0xd0>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	3301      	adds	r3, #1
 8004708:	4a1e      	ldr	r2, [pc, #120]	@ (8004784 <prvAddNewTaskToReadyList+0xd0>)
 800470a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800470c:	4b1d      	ldr	r3, [pc, #116]	@ (8004784 <prvAddNewTaskToReadyList+0xd0>)
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004718:	4b1b      	ldr	r3, [pc, #108]	@ (8004788 <prvAddNewTaskToReadyList+0xd4>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	429a      	cmp	r2, r3
 800471e:	d903      	bls.n	8004728 <prvAddNewTaskToReadyList+0x74>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004724:	4a18      	ldr	r2, [pc, #96]	@ (8004788 <prvAddNewTaskToReadyList+0xd4>)
 8004726:	6013      	str	r3, [r2, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800472c:	4613      	mov	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	4413      	add	r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4a15      	ldr	r2, [pc, #84]	@ (800478c <prvAddNewTaskToReadyList+0xd8>)
 8004736:	441a      	add	r2, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	3304      	adds	r3, #4
 800473c:	4619      	mov	r1, r3
 800473e:	4610      	mov	r0, r2
 8004740:	f7ff f901 	bl	8003946 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004744:	f001 fa4a 	bl	8005bdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004748:	4b0d      	ldr	r3, [pc, #52]	@ (8004780 <prvAddNewTaskToReadyList+0xcc>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00e      	beq.n	800476e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004750:	4b0a      	ldr	r3, [pc, #40]	@ (800477c <prvAddNewTaskToReadyList+0xc8>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475a:	429a      	cmp	r2, r3
 800475c:	d207      	bcs.n	800476e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800475e:	4b0c      	ldr	r3, [pc, #48]	@ (8004790 <prvAddNewTaskToReadyList+0xdc>)
 8004760:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	f3bf 8f4f 	dsb	sy
 800476a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800476e:	bf00      	nop
 8004770:	3708      	adds	r7, #8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	20001180 	.word	0x20001180
 800477c:	20000cac 	.word	0x20000cac
 8004780:	2000118c 	.word	0x2000118c
 8004784:	2000119c 	.word	0x2000119c
 8004788:	20001188 	.word	0x20001188
 800478c:	20000cb0 	.word	0x20000cb0
 8004790:	e000ed04 	.word	0xe000ed04

08004794 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800479c:	2300      	movs	r3, #0
 800479e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d018      	beq.n	80047d8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80047a6:	4b14      	ldr	r3, [pc, #80]	@ (80047f8 <vTaskDelay+0x64>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00b      	beq.n	80047c6 <vTaskDelay+0x32>
	__asm volatile
 80047ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b2:	f383 8811 	msr	BASEPRI, r3
 80047b6:	f3bf 8f6f 	isb	sy
 80047ba:	f3bf 8f4f 	dsb	sy
 80047be:	60bb      	str	r3, [r7, #8]
}
 80047c0:	bf00      	nop
 80047c2:	bf00      	nop
 80047c4:	e7fd      	b.n	80047c2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80047c6:	f000 f883 	bl	80048d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80047ca:	2100      	movs	r1, #0
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 fcf3 	bl	80051b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80047d2:	f000 f88b 	bl	80048ec <xTaskResumeAll>
 80047d6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d107      	bne.n	80047ee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80047de:	4b07      	ldr	r3, [pc, #28]	@ (80047fc <vTaskDelay+0x68>)
 80047e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047e4:	601a      	str	r2, [r3, #0]
 80047e6:	f3bf 8f4f 	dsb	sy
 80047ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80047ee:	bf00      	nop
 80047f0:	3710      	adds	r7, #16
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	200011a8 	.word	0x200011a8
 80047fc:	e000ed04 	.word	0xe000ed04

08004800 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b08a      	sub	sp, #40	@ 0x28
 8004804:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004806:	2300      	movs	r3, #0
 8004808:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800480a:	2300      	movs	r3, #0
 800480c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800480e:	463a      	mov	r2, r7
 8004810:	1d39      	adds	r1, r7, #4
 8004812:	f107 0308 	add.w	r3, r7, #8
 8004816:	4618      	mov	r0, r3
 8004818:	f7ff f834 	bl	8003884 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800481c:	6839      	ldr	r1, [r7, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	9202      	str	r2, [sp, #8]
 8004824:	9301      	str	r3, [sp, #4]
 8004826:	2300      	movs	r3, #0
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	2300      	movs	r3, #0
 800482c:	460a      	mov	r2, r1
 800482e:	4922      	ldr	r1, [pc, #136]	@ (80048b8 <vTaskStartScheduler+0xb8>)
 8004830:	4822      	ldr	r0, [pc, #136]	@ (80048bc <vTaskStartScheduler+0xbc>)
 8004832:	f7ff fe09 	bl	8004448 <xTaskCreateStatic>
 8004836:	4603      	mov	r3, r0
 8004838:	4a21      	ldr	r2, [pc, #132]	@ (80048c0 <vTaskStartScheduler+0xc0>)
 800483a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800483c:	4b20      	ldr	r3, [pc, #128]	@ (80048c0 <vTaskStartScheduler+0xc0>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d002      	beq.n	800484a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004844:	2301      	movs	r3, #1
 8004846:	617b      	str	r3, [r7, #20]
 8004848:	e001      	b.n	800484e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800484a:	2300      	movs	r3, #0
 800484c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d102      	bne.n	800485a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004854:	f000 fd04 	bl	8005260 <xTimerCreateTimerTask>
 8004858:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d116      	bne.n	800488e <vTaskStartScheduler+0x8e>
	__asm volatile
 8004860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004864:	f383 8811 	msr	BASEPRI, r3
 8004868:	f3bf 8f6f 	isb	sy
 800486c:	f3bf 8f4f 	dsb	sy
 8004870:	613b      	str	r3, [r7, #16]
}
 8004872:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004874:	4b13      	ldr	r3, [pc, #76]	@ (80048c4 <vTaskStartScheduler+0xc4>)
 8004876:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800487a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800487c:	4b12      	ldr	r3, [pc, #72]	@ (80048c8 <vTaskStartScheduler+0xc8>)
 800487e:	2201      	movs	r2, #1
 8004880:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004882:	4b12      	ldr	r3, [pc, #72]	@ (80048cc <vTaskStartScheduler+0xcc>)
 8004884:	2200      	movs	r2, #0
 8004886:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004888:	f001 f8d2 	bl	8005a30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800488c:	e00f      	b.n	80048ae <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004894:	d10b      	bne.n	80048ae <vTaskStartScheduler+0xae>
	__asm volatile
 8004896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800489a:	f383 8811 	msr	BASEPRI, r3
 800489e:	f3bf 8f6f 	isb	sy
 80048a2:	f3bf 8f4f 	dsb	sy
 80048a6:	60fb      	str	r3, [r7, #12]
}
 80048a8:	bf00      	nop
 80048aa:	bf00      	nop
 80048ac:	e7fd      	b.n	80048aa <vTaskStartScheduler+0xaa>
}
 80048ae:	bf00      	nop
 80048b0:	3718      	adds	r7, #24
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	08006b2c 	.word	0x08006b2c
 80048bc:	08004ef1 	.word	0x08004ef1
 80048c0:	200011a4 	.word	0x200011a4
 80048c4:	200011a0 	.word	0x200011a0
 80048c8:	2000118c 	.word	0x2000118c
 80048cc:	20001184 	.word	0x20001184

080048d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80048d0:	b480      	push	{r7}
 80048d2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80048d4:	4b04      	ldr	r3, [pc, #16]	@ (80048e8 <vTaskSuspendAll+0x18>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	3301      	adds	r3, #1
 80048da:	4a03      	ldr	r2, [pc, #12]	@ (80048e8 <vTaskSuspendAll+0x18>)
 80048dc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80048de:	bf00      	nop
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr
 80048e8:	200011a8 	.word	0x200011a8

080048ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80048f2:	2300      	movs	r3, #0
 80048f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80048f6:	2300      	movs	r3, #0
 80048f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80048fa:	4b42      	ldr	r3, [pc, #264]	@ (8004a04 <xTaskResumeAll+0x118>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d10b      	bne.n	800491a <xTaskResumeAll+0x2e>
	__asm volatile
 8004902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004906:	f383 8811 	msr	BASEPRI, r3
 800490a:	f3bf 8f6f 	isb	sy
 800490e:	f3bf 8f4f 	dsb	sy
 8004912:	603b      	str	r3, [r7, #0]
}
 8004914:	bf00      	nop
 8004916:	bf00      	nop
 8004918:	e7fd      	b.n	8004916 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800491a:	f001 f92d 	bl	8005b78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800491e:	4b39      	ldr	r3, [pc, #228]	@ (8004a04 <xTaskResumeAll+0x118>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	3b01      	subs	r3, #1
 8004924:	4a37      	ldr	r2, [pc, #220]	@ (8004a04 <xTaskResumeAll+0x118>)
 8004926:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004928:	4b36      	ldr	r3, [pc, #216]	@ (8004a04 <xTaskResumeAll+0x118>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d162      	bne.n	80049f6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004930:	4b35      	ldr	r3, [pc, #212]	@ (8004a08 <xTaskResumeAll+0x11c>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d05e      	beq.n	80049f6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004938:	e02f      	b.n	800499a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800493a:	4b34      	ldr	r3, [pc, #208]	@ (8004a0c <xTaskResumeAll+0x120>)
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	3318      	adds	r3, #24
 8004946:	4618      	mov	r0, r3
 8004948:	f7ff f85a 	bl	8003a00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	3304      	adds	r3, #4
 8004950:	4618      	mov	r0, r3
 8004952:	f7ff f855 	bl	8003a00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800495a:	4b2d      	ldr	r3, [pc, #180]	@ (8004a10 <xTaskResumeAll+0x124>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	429a      	cmp	r2, r3
 8004960:	d903      	bls.n	800496a <xTaskResumeAll+0x7e>
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004966:	4a2a      	ldr	r2, [pc, #168]	@ (8004a10 <xTaskResumeAll+0x124>)
 8004968:	6013      	str	r3, [r2, #0]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800496e:	4613      	mov	r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	4413      	add	r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	4a27      	ldr	r2, [pc, #156]	@ (8004a14 <xTaskResumeAll+0x128>)
 8004978:	441a      	add	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	3304      	adds	r3, #4
 800497e:	4619      	mov	r1, r3
 8004980:	4610      	mov	r0, r2
 8004982:	f7fe ffe0 	bl	8003946 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800498a:	4b23      	ldr	r3, [pc, #140]	@ (8004a18 <xTaskResumeAll+0x12c>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004990:	429a      	cmp	r2, r3
 8004992:	d302      	bcc.n	800499a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004994:	4b21      	ldr	r3, [pc, #132]	@ (8004a1c <xTaskResumeAll+0x130>)
 8004996:	2201      	movs	r2, #1
 8004998:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800499a:	4b1c      	ldr	r3, [pc, #112]	@ (8004a0c <xTaskResumeAll+0x120>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1cb      	bne.n	800493a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d001      	beq.n	80049ac <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80049a8:	f000 fb58 	bl	800505c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80049ac:	4b1c      	ldr	r3, [pc, #112]	@ (8004a20 <xTaskResumeAll+0x134>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d010      	beq.n	80049da <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80049b8:	f000 f846 	bl	8004a48 <xTaskIncrementTick>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d002      	beq.n	80049c8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80049c2:	4b16      	ldr	r3, [pc, #88]	@ (8004a1c <xTaskResumeAll+0x130>)
 80049c4:	2201      	movs	r2, #1
 80049c6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	3b01      	subs	r3, #1
 80049cc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1f1      	bne.n	80049b8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80049d4:	4b12      	ldr	r3, [pc, #72]	@ (8004a20 <xTaskResumeAll+0x134>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80049da:	4b10      	ldr	r3, [pc, #64]	@ (8004a1c <xTaskResumeAll+0x130>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d009      	beq.n	80049f6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80049e2:	2301      	movs	r3, #1
 80049e4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80049e6:	4b0f      	ldr	r3, [pc, #60]	@ (8004a24 <xTaskResumeAll+0x138>)
 80049e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	f3bf 8f4f 	dsb	sy
 80049f2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80049f6:	f001 f8f1 	bl	8005bdc <vPortExitCritical>

	return xAlreadyYielded;
 80049fa:	68bb      	ldr	r3, [r7, #8]
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	200011a8 	.word	0x200011a8
 8004a08:	20001180 	.word	0x20001180
 8004a0c:	20001140 	.word	0x20001140
 8004a10:	20001188 	.word	0x20001188
 8004a14:	20000cb0 	.word	0x20000cb0
 8004a18:	20000cac 	.word	0x20000cac
 8004a1c:	20001194 	.word	0x20001194
 8004a20:	20001190 	.word	0x20001190
 8004a24:	e000ed04 	.word	0xe000ed04

08004a28 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004a2e:	4b05      	ldr	r3, [pc, #20]	@ (8004a44 <xTaskGetTickCount+0x1c>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004a34:	687b      	ldr	r3, [r7, #4]
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	20001184 	.word	0x20001184

08004a48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a52:	4b4f      	ldr	r3, [pc, #316]	@ (8004b90 <xTaskIncrementTick+0x148>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	f040 8090 	bne.w	8004b7c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004a5c:	4b4d      	ldr	r3, [pc, #308]	@ (8004b94 <xTaskIncrementTick+0x14c>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	3301      	adds	r3, #1
 8004a62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004a64:	4a4b      	ldr	r2, [pc, #300]	@ (8004b94 <xTaskIncrementTick+0x14c>)
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d121      	bne.n	8004ab4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004a70:	4b49      	ldr	r3, [pc, #292]	@ (8004b98 <xTaskIncrementTick+0x150>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d00b      	beq.n	8004a92 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a7e:	f383 8811 	msr	BASEPRI, r3
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	603b      	str	r3, [r7, #0]
}
 8004a8c:	bf00      	nop
 8004a8e:	bf00      	nop
 8004a90:	e7fd      	b.n	8004a8e <xTaskIncrementTick+0x46>
 8004a92:	4b41      	ldr	r3, [pc, #260]	@ (8004b98 <xTaskIncrementTick+0x150>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	60fb      	str	r3, [r7, #12]
 8004a98:	4b40      	ldr	r3, [pc, #256]	@ (8004b9c <xTaskIncrementTick+0x154>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a3e      	ldr	r2, [pc, #248]	@ (8004b98 <xTaskIncrementTick+0x150>)
 8004a9e:	6013      	str	r3, [r2, #0]
 8004aa0:	4a3e      	ldr	r2, [pc, #248]	@ (8004b9c <xTaskIncrementTick+0x154>)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	4b3e      	ldr	r3, [pc, #248]	@ (8004ba0 <xTaskIncrementTick+0x158>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	4a3c      	ldr	r2, [pc, #240]	@ (8004ba0 <xTaskIncrementTick+0x158>)
 8004aae:	6013      	str	r3, [r2, #0]
 8004ab0:	f000 fad4 	bl	800505c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004ab4:	4b3b      	ldr	r3, [pc, #236]	@ (8004ba4 <xTaskIncrementTick+0x15c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d349      	bcc.n	8004b52 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004abe:	4b36      	ldr	r3, [pc, #216]	@ (8004b98 <xTaskIncrementTick+0x150>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d104      	bne.n	8004ad2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ac8:	4b36      	ldr	r3, [pc, #216]	@ (8004ba4 <xTaskIncrementTick+0x15c>)
 8004aca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ace:	601a      	str	r2, [r3, #0]
					break;
 8004ad0:	e03f      	b.n	8004b52 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ad2:	4b31      	ldr	r3, [pc, #196]	@ (8004b98 <xTaskIncrementTick+0x150>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d203      	bcs.n	8004af2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004aea:	4a2e      	ldr	r2, [pc, #184]	@ (8004ba4 <xTaskIncrementTick+0x15c>)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004af0:	e02f      	b.n	8004b52 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	3304      	adds	r3, #4
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fe ff82 	bl	8003a00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d004      	beq.n	8004b0e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	3318      	adds	r3, #24
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7fe ff79 	bl	8003a00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b12:	4b25      	ldr	r3, [pc, #148]	@ (8004ba8 <xTaskIncrementTick+0x160>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d903      	bls.n	8004b22 <xTaskIncrementTick+0xda>
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1e:	4a22      	ldr	r2, [pc, #136]	@ (8004ba8 <xTaskIncrementTick+0x160>)
 8004b20:	6013      	str	r3, [r2, #0]
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b26:	4613      	mov	r3, r2
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	4413      	add	r3, r2
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	4a1f      	ldr	r2, [pc, #124]	@ (8004bac <xTaskIncrementTick+0x164>)
 8004b30:	441a      	add	r2, r3
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	3304      	adds	r3, #4
 8004b36:	4619      	mov	r1, r3
 8004b38:	4610      	mov	r0, r2
 8004b3a:	f7fe ff04 	bl	8003946 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b42:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb0 <xTaskIncrementTick+0x168>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d3b8      	bcc.n	8004abe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b50:	e7b5      	b.n	8004abe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004b52:	4b17      	ldr	r3, [pc, #92]	@ (8004bb0 <xTaskIncrementTick+0x168>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b58:	4914      	ldr	r1, [pc, #80]	@ (8004bac <xTaskIncrementTick+0x164>)
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4413      	add	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	440b      	add	r3, r1
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d901      	bls.n	8004b6e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004b6e:	4b11      	ldr	r3, [pc, #68]	@ (8004bb4 <xTaskIncrementTick+0x16c>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d007      	beq.n	8004b86 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004b76:	2301      	movs	r3, #1
 8004b78:	617b      	str	r3, [r7, #20]
 8004b7a:	e004      	b.n	8004b86 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8004bb8 <xTaskIncrementTick+0x170>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	3301      	adds	r3, #1
 8004b82:	4a0d      	ldr	r2, [pc, #52]	@ (8004bb8 <xTaskIncrementTick+0x170>)
 8004b84:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004b86:	697b      	ldr	r3, [r7, #20]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	200011a8 	.word	0x200011a8
 8004b94:	20001184 	.word	0x20001184
 8004b98:	20001138 	.word	0x20001138
 8004b9c:	2000113c 	.word	0x2000113c
 8004ba0:	20001198 	.word	0x20001198
 8004ba4:	200011a0 	.word	0x200011a0
 8004ba8:	20001188 	.word	0x20001188
 8004bac:	20000cb0 	.word	0x20000cb0
 8004bb0:	20000cac 	.word	0x20000cac
 8004bb4:	20001194 	.word	0x20001194
 8004bb8:	20001190 	.word	0x20001190

08004bbc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004bc2:	4b28      	ldr	r3, [pc, #160]	@ (8004c64 <vTaskSwitchContext+0xa8>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d003      	beq.n	8004bd2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004bca:	4b27      	ldr	r3, [pc, #156]	@ (8004c68 <vTaskSwitchContext+0xac>)
 8004bcc:	2201      	movs	r2, #1
 8004bce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004bd0:	e042      	b.n	8004c58 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8004bd2:	4b25      	ldr	r3, [pc, #148]	@ (8004c68 <vTaskSwitchContext+0xac>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bd8:	4b24      	ldr	r3, [pc, #144]	@ (8004c6c <vTaskSwitchContext+0xb0>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	60fb      	str	r3, [r7, #12]
 8004bde:	e011      	b.n	8004c04 <vTaskSwitchContext+0x48>
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10b      	bne.n	8004bfe <vTaskSwitchContext+0x42>
	__asm volatile
 8004be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bea:	f383 8811 	msr	BASEPRI, r3
 8004bee:	f3bf 8f6f 	isb	sy
 8004bf2:	f3bf 8f4f 	dsb	sy
 8004bf6:	607b      	str	r3, [r7, #4]
}
 8004bf8:	bf00      	nop
 8004bfa:	bf00      	nop
 8004bfc:	e7fd      	b.n	8004bfa <vTaskSwitchContext+0x3e>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	3b01      	subs	r3, #1
 8004c02:	60fb      	str	r3, [r7, #12]
 8004c04:	491a      	ldr	r1, [pc, #104]	@ (8004c70 <vTaskSwitchContext+0xb4>)
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	4413      	add	r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	440b      	add	r3, r1
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d0e3      	beq.n	8004be0 <vTaskSwitchContext+0x24>
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	4413      	add	r3, r2
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	4a13      	ldr	r2, [pc, #76]	@ (8004c70 <vTaskSwitchContext+0xb4>)
 8004c24:	4413      	add	r3, r2
 8004c26:	60bb      	str	r3, [r7, #8]
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	605a      	str	r2, [r3, #4]
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	685a      	ldr	r2, [r3, #4]
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	3308      	adds	r3, #8
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d104      	bne.n	8004c48 <vTaskSwitchContext+0x8c>
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	605a      	str	r2, [r3, #4]
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	4a09      	ldr	r2, [pc, #36]	@ (8004c74 <vTaskSwitchContext+0xb8>)
 8004c50:	6013      	str	r3, [r2, #0]
 8004c52:	4a06      	ldr	r2, [pc, #24]	@ (8004c6c <vTaskSwitchContext+0xb0>)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6013      	str	r3, [r2, #0]
}
 8004c58:	bf00      	nop
 8004c5a:	3714      	adds	r7, #20
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr
 8004c64:	200011a8 	.word	0x200011a8
 8004c68:	20001194 	.word	0x20001194
 8004c6c:	20001188 	.word	0x20001188
 8004c70:	20000cb0 	.word	0x20000cb0
 8004c74:	20000cac 	.word	0x20000cac

08004c78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10b      	bne.n	8004ca0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c8c:	f383 8811 	msr	BASEPRI, r3
 8004c90:	f3bf 8f6f 	isb	sy
 8004c94:	f3bf 8f4f 	dsb	sy
 8004c98:	60fb      	str	r3, [r7, #12]
}
 8004c9a:	bf00      	nop
 8004c9c:	bf00      	nop
 8004c9e:	e7fd      	b.n	8004c9c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004ca0:	4b07      	ldr	r3, [pc, #28]	@ (8004cc0 <vTaskPlaceOnEventList+0x48>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	3318      	adds	r3, #24
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f7fe fe70 	bl	800398e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004cae:	2101      	movs	r1, #1
 8004cb0:	6838      	ldr	r0, [r7, #0]
 8004cb2:	f000 fa81 	bl	80051b8 <prvAddCurrentTaskToDelayedList>
}
 8004cb6:	bf00      	nop
 8004cb8:	3710      	adds	r7, #16
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	20000cac 	.word	0x20000cac

08004cc4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d10b      	bne.n	8004cee <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cda:	f383 8811 	msr	BASEPRI, r3
 8004cde:	f3bf 8f6f 	isb	sy
 8004ce2:	f3bf 8f4f 	dsb	sy
 8004ce6:	617b      	str	r3, [r7, #20]
}
 8004ce8:	bf00      	nop
 8004cea:	bf00      	nop
 8004cec:	e7fd      	b.n	8004cea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004cee:	4b0a      	ldr	r3, [pc, #40]	@ (8004d18 <vTaskPlaceOnEventListRestricted+0x54>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	3318      	adds	r3, #24
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f7fe fe25 	bl	8003946 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d002      	beq.n	8004d08 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004d02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d06:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004d08:	6879      	ldr	r1, [r7, #4]
 8004d0a:	68b8      	ldr	r0, [r7, #8]
 8004d0c:	f000 fa54 	bl	80051b8 <prvAddCurrentTaskToDelayedList>
	}
 8004d10:	bf00      	nop
 8004d12:	3718      	adds	r7, #24
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	20000cac 	.word	0x20000cac

08004d1c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10b      	bne.n	8004d4a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d36:	f383 8811 	msr	BASEPRI, r3
 8004d3a:	f3bf 8f6f 	isb	sy
 8004d3e:	f3bf 8f4f 	dsb	sy
 8004d42:	60fb      	str	r3, [r7, #12]
}
 8004d44:	bf00      	nop
 8004d46:	bf00      	nop
 8004d48:	e7fd      	b.n	8004d46 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	3318      	adds	r3, #24
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7fe fe56 	bl	8003a00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d54:	4b1d      	ldr	r3, [pc, #116]	@ (8004dcc <xTaskRemoveFromEventList+0xb0>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d11d      	bne.n	8004d98 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	3304      	adds	r3, #4
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7fe fe4d 	bl	8003a00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d6a:	4b19      	ldr	r3, [pc, #100]	@ (8004dd0 <xTaskRemoveFromEventList+0xb4>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d903      	bls.n	8004d7a <xTaskRemoveFromEventList+0x5e>
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d76:	4a16      	ldr	r2, [pc, #88]	@ (8004dd0 <xTaskRemoveFromEventList+0xb4>)
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d7e:	4613      	mov	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	4a13      	ldr	r2, [pc, #76]	@ (8004dd4 <xTaskRemoveFromEventList+0xb8>)
 8004d88:	441a      	add	r2, r3
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	3304      	adds	r3, #4
 8004d8e:	4619      	mov	r1, r3
 8004d90:	4610      	mov	r0, r2
 8004d92:	f7fe fdd8 	bl	8003946 <vListInsertEnd>
 8004d96:	e005      	b.n	8004da4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	3318      	adds	r3, #24
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	480e      	ldr	r0, [pc, #56]	@ (8004dd8 <xTaskRemoveFromEventList+0xbc>)
 8004da0:	f7fe fdd1 	bl	8003946 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004da8:	4b0c      	ldr	r3, [pc, #48]	@ (8004ddc <xTaskRemoveFromEventList+0xc0>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d905      	bls.n	8004dbe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004db2:	2301      	movs	r3, #1
 8004db4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004db6:	4b0a      	ldr	r3, [pc, #40]	@ (8004de0 <xTaskRemoveFromEventList+0xc4>)
 8004db8:	2201      	movs	r2, #1
 8004dba:	601a      	str	r2, [r3, #0]
 8004dbc:	e001      	b.n	8004dc2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004dc2:	697b      	ldr	r3, [r7, #20]
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3718      	adds	r7, #24
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	200011a8 	.word	0x200011a8
 8004dd0:	20001188 	.word	0x20001188
 8004dd4:	20000cb0 	.word	0x20000cb0
 8004dd8:	20001140 	.word	0x20001140
 8004ddc:	20000cac 	.word	0x20000cac
 8004de0:	20001194 	.word	0x20001194

08004de4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004dec:	4b06      	ldr	r3, [pc, #24]	@ (8004e08 <vTaskInternalSetTimeOutState+0x24>)
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004df4:	4b05      	ldr	r3, [pc, #20]	@ (8004e0c <vTaskInternalSetTimeOutState+0x28>)
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	605a      	str	r2, [r3, #4]
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr
 8004e08:	20001198 	.word	0x20001198
 8004e0c:	20001184 	.word	0x20001184

08004e10 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b088      	sub	sp, #32
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10b      	bne.n	8004e38 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e24:	f383 8811 	msr	BASEPRI, r3
 8004e28:	f3bf 8f6f 	isb	sy
 8004e2c:	f3bf 8f4f 	dsb	sy
 8004e30:	613b      	str	r3, [r7, #16]
}
 8004e32:	bf00      	nop
 8004e34:	bf00      	nop
 8004e36:	e7fd      	b.n	8004e34 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10b      	bne.n	8004e56 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e42:	f383 8811 	msr	BASEPRI, r3
 8004e46:	f3bf 8f6f 	isb	sy
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	60fb      	str	r3, [r7, #12]
}
 8004e50:	bf00      	nop
 8004e52:	bf00      	nop
 8004e54:	e7fd      	b.n	8004e52 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004e56:	f000 fe8f 	bl	8005b78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ed0 <xTaskCheckForTimeOut+0xc0>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e72:	d102      	bne.n	8004e7a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004e74:	2300      	movs	r3, #0
 8004e76:	61fb      	str	r3, [r7, #28]
 8004e78:	e023      	b.n	8004ec2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	4b15      	ldr	r3, [pc, #84]	@ (8004ed4 <xTaskCheckForTimeOut+0xc4>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d007      	beq.n	8004e96 <xTaskCheckForTimeOut+0x86>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	69ba      	ldr	r2, [r7, #24]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d302      	bcc.n	8004e96 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004e90:	2301      	movs	r3, #1
 8004e92:	61fb      	str	r3, [r7, #28]
 8004e94:	e015      	b.n	8004ec2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	697a      	ldr	r2, [r7, #20]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d20b      	bcs.n	8004eb8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	1ad2      	subs	r2, r2, r3
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f7ff ff99 	bl	8004de4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	61fb      	str	r3, [r7, #28]
 8004eb6:	e004      	b.n	8004ec2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004ec2:	f000 fe8b 	bl	8005bdc <vPortExitCritical>

	return xReturn;
 8004ec6:	69fb      	ldr	r3, [r7, #28]
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3720      	adds	r7, #32
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	20001184 	.word	0x20001184
 8004ed4:	20001198 	.word	0x20001198

08004ed8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004edc:	4b03      	ldr	r3, [pc, #12]	@ (8004eec <vTaskMissedYield+0x14>)
 8004ede:	2201      	movs	r2, #1
 8004ee0:	601a      	str	r2, [r3, #0]
}
 8004ee2:	bf00      	nop
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr
 8004eec:	20001194 	.word	0x20001194

08004ef0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004ef8:	f000 f852 	bl	8004fa0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004efc:	4b06      	ldr	r3, [pc, #24]	@ (8004f18 <prvIdleTask+0x28>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d9f9      	bls.n	8004ef8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004f04:	4b05      	ldr	r3, [pc, #20]	@ (8004f1c <prvIdleTask+0x2c>)
 8004f06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f0a:	601a      	str	r2, [r3, #0]
 8004f0c:	f3bf 8f4f 	dsb	sy
 8004f10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004f14:	e7f0      	b.n	8004ef8 <prvIdleTask+0x8>
 8004f16:	bf00      	nop
 8004f18:	20000cb0 	.word	0x20000cb0
 8004f1c:	e000ed04 	.word	0xe000ed04

08004f20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f26:	2300      	movs	r3, #0
 8004f28:	607b      	str	r3, [r7, #4]
 8004f2a:	e00c      	b.n	8004f46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	4a12      	ldr	r2, [pc, #72]	@ (8004f80 <prvInitialiseTaskLists+0x60>)
 8004f38:	4413      	add	r3, r2
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f7fe fcd6 	bl	80038ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	3301      	adds	r3, #1
 8004f44:	607b      	str	r3, [r7, #4]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2b37      	cmp	r3, #55	@ 0x37
 8004f4a:	d9ef      	bls.n	8004f2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004f4c:	480d      	ldr	r0, [pc, #52]	@ (8004f84 <prvInitialiseTaskLists+0x64>)
 8004f4e:	f7fe fccd 	bl	80038ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004f52:	480d      	ldr	r0, [pc, #52]	@ (8004f88 <prvInitialiseTaskLists+0x68>)
 8004f54:	f7fe fcca 	bl	80038ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004f58:	480c      	ldr	r0, [pc, #48]	@ (8004f8c <prvInitialiseTaskLists+0x6c>)
 8004f5a:	f7fe fcc7 	bl	80038ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004f5e:	480c      	ldr	r0, [pc, #48]	@ (8004f90 <prvInitialiseTaskLists+0x70>)
 8004f60:	f7fe fcc4 	bl	80038ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004f64:	480b      	ldr	r0, [pc, #44]	@ (8004f94 <prvInitialiseTaskLists+0x74>)
 8004f66:	f7fe fcc1 	bl	80038ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f98 <prvInitialiseTaskLists+0x78>)
 8004f6c:	4a05      	ldr	r2, [pc, #20]	@ (8004f84 <prvInitialiseTaskLists+0x64>)
 8004f6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004f70:	4b0a      	ldr	r3, [pc, #40]	@ (8004f9c <prvInitialiseTaskLists+0x7c>)
 8004f72:	4a05      	ldr	r2, [pc, #20]	@ (8004f88 <prvInitialiseTaskLists+0x68>)
 8004f74:	601a      	str	r2, [r3, #0]
}
 8004f76:	bf00      	nop
 8004f78:	3708      	adds	r7, #8
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	20000cb0 	.word	0x20000cb0
 8004f84:	20001110 	.word	0x20001110
 8004f88:	20001124 	.word	0x20001124
 8004f8c:	20001140 	.word	0x20001140
 8004f90:	20001154 	.word	0x20001154
 8004f94:	2000116c 	.word	0x2000116c
 8004f98:	20001138 	.word	0x20001138
 8004f9c:	2000113c 	.word	0x2000113c

08004fa0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004fa6:	e019      	b.n	8004fdc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004fa8:	f000 fde6 	bl	8005b78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fac:	4b10      	ldr	r3, [pc, #64]	@ (8004ff0 <prvCheckTasksWaitingTermination+0x50>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	3304      	adds	r3, #4
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7fe fd21 	bl	8003a00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff4 <prvCheckTasksWaitingTermination+0x54>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	4a0b      	ldr	r2, [pc, #44]	@ (8004ff4 <prvCheckTasksWaitingTermination+0x54>)
 8004fc6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff8 <prvCheckTasksWaitingTermination+0x58>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	4a0a      	ldr	r2, [pc, #40]	@ (8004ff8 <prvCheckTasksWaitingTermination+0x58>)
 8004fd0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004fd2:	f000 fe03 	bl	8005bdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 f810 	bl	8004ffc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004fdc:	4b06      	ldr	r3, [pc, #24]	@ (8004ff8 <prvCheckTasksWaitingTermination+0x58>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1e1      	bne.n	8004fa8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004fe4:	bf00      	nop
 8004fe6:	bf00      	nop
 8004fe8:	3708      	adds	r7, #8
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	20001154 	.word	0x20001154
 8004ff4:	20001180 	.word	0x20001180
 8004ff8:	20001168 	.word	0x20001168

08004ffc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800500a:	2b00      	cmp	r3, #0
 800500c:	d108      	bne.n	8005020 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005012:	4618      	mov	r0, r3
 8005014:	f000 ffa0 	bl	8005f58 <vPortFree>
				vPortFree( pxTCB );
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 ff9d 	bl	8005f58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800501e:	e019      	b.n	8005054 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005026:	2b01      	cmp	r3, #1
 8005028:	d103      	bne.n	8005032 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 ff94 	bl	8005f58 <vPortFree>
	}
 8005030:	e010      	b.n	8005054 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005038:	2b02      	cmp	r3, #2
 800503a:	d00b      	beq.n	8005054 <prvDeleteTCB+0x58>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	60fb      	str	r3, [r7, #12]
}
 800504e:	bf00      	nop
 8005050:	bf00      	nop
 8005052:	e7fd      	b.n	8005050 <prvDeleteTCB+0x54>
	}
 8005054:	bf00      	nop
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005062:	4b0c      	ldr	r3, [pc, #48]	@ (8005094 <prvResetNextTaskUnblockTime+0x38>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d104      	bne.n	8005076 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800506c:	4b0a      	ldr	r3, [pc, #40]	@ (8005098 <prvResetNextTaskUnblockTime+0x3c>)
 800506e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005072:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005074:	e008      	b.n	8005088 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005076:	4b07      	ldr	r3, [pc, #28]	@ (8005094 <prvResetNextTaskUnblockTime+0x38>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	4a04      	ldr	r2, [pc, #16]	@ (8005098 <prvResetNextTaskUnblockTime+0x3c>)
 8005086:	6013      	str	r3, [r2, #0]
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr
 8005094:	20001138 	.word	0x20001138
 8005098:	200011a0 	.word	0x200011a0

0800509c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80050a2:	4b0b      	ldr	r3, [pc, #44]	@ (80050d0 <xTaskGetSchedulerState+0x34>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d102      	bne.n	80050b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80050aa:	2301      	movs	r3, #1
 80050ac:	607b      	str	r3, [r7, #4]
 80050ae:	e008      	b.n	80050c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050b0:	4b08      	ldr	r3, [pc, #32]	@ (80050d4 <xTaskGetSchedulerState+0x38>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d102      	bne.n	80050be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80050b8:	2302      	movs	r3, #2
 80050ba:	607b      	str	r3, [r7, #4]
 80050bc:	e001      	b.n	80050c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80050be:	2300      	movs	r3, #0
 80050c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80050c2:	687b      	ldr	r3, [r7, #4]
	}
 80050c4:	4618      	mov	r0, r3
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr
 80050d0:	2000118c 	.word	0x2000118c
 80050d4:	200011a8 	.word	0x200011a8

080050d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b086      	sub	sp, #24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80050e4:	2300      	movs	r3, #0
 80050e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d058      	beq.n	80051a0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80050ee:	4b2f      	ldr	r3, [pc, #188]	@ (80051ac <xTaskPriorityDisinherit+0xd4>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d00b      	beq.n	8005110 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80050f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050fc:	f383 8811 	msr	BASEPRI, r3
 8005100:	f3bf 8f6f 	isb	sy
 8005104:	f3bf 8f4f 	dsb	sy
 8005108:	60fb      	str	r3, [r7, #12]
}
 800510a:	bf00      	nop
 800510c:	bf00      	nop
 800510e:	e7fd      	b.n	800510c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10b      	bne.n	8005130 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800511c:	f383 8811 	msr	BASEPRI, r3
 8005120:	f3bf 8f6f 	isb	sy
 8005124:	f3bf 8f4f 	dsb	sy
 8005128:	60bb      	str	r3, [r7, #8]
}
 800512a:	bf00      	nop
 800512c:	bf00      	nop
 800512e:	e7fd      	b.n	800512c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005134:	1e5a      	subs	r2, r3, #1
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005142:	429a      	cmp	r2, r3
 8005144:	d02c      	beq.n	80051a0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800514a:	2b00      	cmp	r3, #0
 800514c:	d128      	bne.n	80051a0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	3304      	adds	r3, #4
 8005152:	4618      	mov	r0, r3
 8005154:	f7fe fc54 	bl	8003a00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005164:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005170:	4b0f      	ldr	r3, [pc, #60]	@ (80051b0 <xTaskPriorityDisinherit+0xd8>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	429a      	cmp	r2, r3
 8005176:	d903      	bls.n	8005180 <xTaskPriorityDisinherit+0xa8>
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517c:	4a0c      	ldr	r2, [pc, #48]	@ (80051b0 <xTaskPriorityDisinherit+0xd8>)
 800517e:	6013      	str	r3, [r2, #0]
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005184:	4613      	mov	r3, r2
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	4413      	add	r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	4a09      	ldr	r2, [pc, #36]	@ (80051b4 <xTaskPriorityDisinherit+0xdc>)
 800518e:	441a      	add	r2, r3
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	3304      	adds	r3, #4
 8005194:	4619      	mov	r1, r3
 8005196:	4610      	mov	r0, r2
 8005198:	f7fe fbd5 	bl	8003946 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800519c:	2301      	movs	r3, #1
 800519e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80051a0:	697b      	ldr	r3, [r7, #20]
	}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3718      	adds	r7, #24
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	20000cac 	.word	0x20000cac
 80051b0:	20001188 	.word	0x20001188
 80051b4:	20000cb0 	.word	0x20000cb0

080051b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80051c2:	4b21      	ldr	r3, [pc, #132]	@ (8005248 <prvAddCurrentTaskToDelayedList+0x90>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80051c8:	4b20      	ldr	r3, [pc, #128]	@ (800524c <prvAddCurrentTaskToDelayedList+0x94>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	3304      	adds	r3, #4
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7fe fc16 	bl	8003a00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051da:	d10a      	bne.n	80051f2 <prvAddCurrentTaskToDelayedList+0x3a>
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d007      	beq.n	80051f2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051e2:	4b1a      	ldr	r3, [pc, #104]	@ (800524c <prvAddCurrentTaskToDelayedList+0x94>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3304      	adds	r3, #4
 80051e8:	4619      	mov	r1, r3
 80051ea:	4819      	ldr	r0, [pc, #100]	@ (8005250 <prvAddCurrentTaskToDelayedList+0x98>)
 80051ec:	f7fe fbab 	bl	8003946 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80051f0:	e026      	b.n	8005240 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80051f2:	68fa      	ldr	r2, [r7, #12]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4413      	add	r3, r2
 80051f8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80051fa:	4b14      	ldr	r3, [pc, #80]	@ (800524c <prvAddCurrentTaskToDelayedList+0x94>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68ba      	ldr	r2, [r7, #8]
 8005200:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	429a      	cmp	r2, r3
 8005208:	d209      	bcs.n	800521e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800520a:	4b12      	ldr	r3, [pc, #72]	@ (8005254 <prvAddCurrentTaskToDelayedList+0x9c>)
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	4b0f      	ldr	r3, [pc, #60]	@ (800524c <prvAddCurrentTaskToDelayedList+0x94>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	3304      	adds	r3, #4
 8005214:	4619      	mov	r1, r3
 8005216:	4610      	mov	r0, r2
 8005218:	f7fe fbb9 	bl	800398e <vListInsert>
}
 800521c:	e010      	b.n	8005240 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800521e:	4b0e      	ldr	r3, [pc, #56]	@ (8005258 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	4b0a      	ldr	r3, [pc, #40]	@ (800524c <prvAddCurrentTaskToDelayedList+0x94>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	3304      	adds	r3, #4
 8005228:	4619      	mov	r1, r3
 800522a:	4610      	mov	r0, r2
 800522c:	f7fe fbaf 	bl	800398e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005230:	4b0a      	ldr	r3, [pc, #40]	@ (800525c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68ba      	ldr	r2, [r7, #8]
 8005236:	429a      	cmp	r2, r3
 8005238:	d202      	bcs.n	8005240 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800523a:	4a08      	ldr	r2, [pc, #32]	@ (800525c <prvAddCurrentTaskToDelayedList+0xa4>)
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	6013      	str	r3, [r2, #0]
}
 8005240:	bf00      	nop
 8005242:	3710      	adds	r7, #16
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	20001184 	.word	0x20001184
 800524c:	20000cac 	.word	0x20000cac
 8005250:	2000116c 	.word	0x2000116c
 8005254:	2000113c 	.word	0x2000113c
 8005258:	20001138 	.word	0x20001138
 800525c:	200011a0 	.word	0x200011a0

08005260 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b08a      	sub	sp, #40	@ 0x28
 8005264:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005266:	2300      	movs	r3, #0
 8005268:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800526a:	f000 fb13 	bl	8005894 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800526e:	4b1d      	ldr	r3, [pc, #116]	@ (80052e4 <xTimerCreateTimerTask+0x84>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d021      	beq.n	80052ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005276:	2300      	movs	r3, #0
 8005278:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800527a:	2300      	movs	r3, #0
 800527c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800527e:	1d3a      	adds	r2, r7, #4
 8005280:	f107 0108 	add.w	r1, r7, #8
 8005284:	f107 030c 	add.w	r3, r7, #12
 8005288:	4618      	mov	r0, r3
 800528a:	f7fe fb15 	bl	80038b8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	9202      	str	r2, [sp, #8]
 8005296:	9301      	str	r3, [sp, #4]
 8005298:	2302      	movs	r3, #2
 800529a:	9300      	str	r3, [sp, #0]
 800529c:	2300      	movs	r3, #0
 800529e:	460a      	mov	r2, r1
 80052a0:	4911      	ldr	r1, [pc, #68]	@ (80052e8 <xTimerCreateTimerTask+0x88>)
 80052a2:	4812      	ldr	r0, [pc, #72]	@ (80052ec <xTimerCreateTimerTask+0x8c>)
 80052a4:	f7ff f8d0 	bl	8004448 <xTaskCreateStatic>
 80052a8:	4603      	mov	r3, r0
 80052aa:	4a11      	ldr	r2, [pc, #68]	@ (80052f0 <xTimerCreateTimerTask+0x90>)
 80052ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80052ae:	4b10      	ldr	r3, [pc, #64]	@ (80052f0 <xTimerCreateTimerTask+0x90>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80052b6:	2301      	movs	r3, #1
 80052b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d10b      	bne.n	80052d8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80052c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c4:	f383 8811 	msr	BASEPRI, r3
 80052c8:	f3bf 8f6f 	isb	sy
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	613b      	str	r3, [r7, #16]
}
 80052d2:	bf00      	nop
 80052d4:	bf00      	nop
 80052d6:	e7fd      	b.n	80052d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80052d8:	697b      	ldr	r3, [r7, #20]
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3718      	adds	r7, #24
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	200011dc 	.word	0x200011dc
 80052e8:	08006b34 	.word	0x08006b34
 80052ec:	0800542d 	.word	0x0800542d
 80052f0:	200011e0 	.word	0x200011e0

080052f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b08a      	sub	sp, #40	@ 0x28
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
 8005300:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005302:	2300      	movs	r3, #0
 8005304:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10b      	bne.n	8005324 <xTimerGenericCommand+0x30>
	__asm volatile
 800530c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005310:	f383 8811 	msr	BASEPRI, r3
 8005314:	f3bf 8f6f 	isb	sy
 8005318:	f3bf 8f4f 	dsb	sy
 800531c:	623b      	str	r3, [r7, #32]
}
 800531e:	bf00      	nop
 8005320:	bf00      	nop
 8005322:	e7fd      	b.n	8005320 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005324:	4b19      	ldr	r3, [pc, #100]	@ (800538c <xTimerGenericCommand+0x98>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d02a      	beq.n	8005382 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	2b05      	cmp	r3, #5
 800533c:	dc18      	bgt.n	8005370 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800533e:	f7ff fead 	bl	800509c <xTaskGetSchedulerState>
 8005342:	4603      	mov	r3, r0
 8005344:	2b02      	cmp	r3, #2
 8005346:	d109      	bne.n	800535c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005348:	4b10      	ldr	r3, [pc, #64]	@ (800538c <xTimerGenericCommand+0x98>)
 800534a:	6818      	ldr	r0, [r3, #0]
 800534c:	f107 0110 	add.w	r1, r7, #16
 8005350:	2300      	movs	r3, #0
 8005352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005354:	f7fe fc88 	bl	8003c68 <xQueueGenericSend>
 8005358:	6278      	str	r0, [r7, #36]	@ 0x24
 800535a:	e012      	b.n	8005382 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800535c:	4b0b      	ldr	r3, [pc, #44]	@ (800538c <xTimerGenericCommand+0x98>)
 800535e:	6818      	ldr	r0, [r3, #0]
 8005360:	f107 0110 	add.w	r1, r7, #16
 8005364:	2300      	movs	r3, #0
 8005366:	2200      	movs	r2, #0
 8005368:	f7fe fc7e 	bl	8003c68 <xQueueGenericSend>
 800536c:	6278      	str	r0, [r7, #36]	@ 0x24
 800536e:	e008      	b.n	8005382 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005370:	4b06      	ldr	r3, [pc, #24]	@ (800538c <xTimerGenericCommand+0x98>)
 8005372:	6818      	ldr	r0, [r3, #0]
 8005374:	f107 0110 	add.w	r1, r7, #16
 8005378:	2300      	movs	r3, #0
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	f7fe fd76 	bl	8003e6c <xQueueGenericSendFromISR>
 8005380:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005384:	4618      	mov	r0, r3
 8005386:	3728      	adds	r7, #40	@ 0x28
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	200011dc 	.word	0x200011dc

08005390 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b088      	sub	sp, #32
 8005394:	af02      	add	r7, sp, #8
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800539a:	4b23      	ldr	r3, [pc, #140]	@ (8005428 <prvProcessExpiredTimer+0x98>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	3304      	adds	r3, #4
 80053a8:	4618      	mov	r0, r3
 80053aa:	f7fe fb29 	bl	8003a00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053b4:	f003 0304 	and.w	r3, r3, #4
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d023      	beq.n	8005404 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	699a      	ldr	r2, [r3, #24]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	18d1      	adds	r1, r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	683a      	ldr	r2, [r7, #0]
 80053c8:	6978      	ldr	r0, [r7, #20]
 80053ca:	f000 f8d5 	bl	8005578 <prvInsertTimerInActiveList>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d020      	beq.n	8005416 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80053d4:	2300      	movs	r3, #0
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	2300      	movs	r3, #0
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	2100      	movs	r1, #0
 80053de:	6978      	ldr	r0, [r7, #20]
 80053e0:	f7ff ff88 	bl	80052f4 <xTimerGenericCommand>
 80053e4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d114      	bne.n	8005416 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80053ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f0:	f383 8811 	msr	BASEPRI, r3
 80053f4:	f3bf 8f6f 	isb	sy
 80053f8:	f3bf 8f4f 	dsb	sy
 80053fc:	60fb      	str	r3, [r7, #12]
}
 80053fe:	bf00      	nop
 8005400:	bf00      	nop
 8005402:	e7fd      	b.n	8005400 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800540a:	f023 0301 	bic.w	r3, r3, #1
 800540e:	b2da      	uxtb	r2, r3
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	6978      	ldr	r0, [r7, #20]
 800541c:	4798      	blx	r3
}
 800541e:	bf00      	nop
 8005420:	3718      	adds	r7, #24
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	200011d4 	.word	0x200011d4

0800542c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005434:	f107 0308 	add.w	r3, r7, #8
 8005438:	4618      	mov	r0, r3
 800543a:	f000 f859 	bl	80054f0 <prvGetNextExpireTime>
 800543e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	4619      	mov	r1, r3
 8005444:	68f8      	ldr	r0, [r7, #12]
 8005446:	f000 f805 	bl	8005454 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800544a:	f000 f8d7 	bl	80055fc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800544e:	bf00      	nop
 8005450:	e7f0      	b.n	8005434 <prvTimerTask+0x8>
	...

08005454 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800545e:	f7ff fa37 	bl	80048d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005462:	f107 0308 	add.w	r3, r7, #8
 8005466:	4618      	mov	r0, r3
 8005468:	f000 f866 	bl	8005538 <prvSampleTimeNow>
 800546c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d130      	bne.n	80054d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d10a      	bne.n	8005490 <prvProcessTimerOrBlockTask+0x3c>
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	429a      	cmp	r2, r3
 8005480:	d806      	bhi.n	8005490 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005482:	f7ff fa33 	bl	80048ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005486:	68f9      	ldr	r1, [r7, #12]
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f7ff ff81 	bl	8005390 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800548e:	e024      	b.n	80054da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d008      	beq.n	80054a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005496:	4b13      	ldr	r3, [pc, #76]	@ (80054e4 <prvProcessTimerOrBlockTask+0x90>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d101      	bne.n	80054a4 <prvProcessTimerOrBlockTask+0x50>
 80054a0:	2301      	movs	r3, #1
 80054a2:	e000      	b.n	80054a6 <prvProcessTimerOrBlockTask+0x52>
 80054a4:	2300      	movs	r3, #0
 80054a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80054a8:	4b0f      	ldr	r3, [pc, #60]	@ (80054e8 <prvProcessTimerOrBlockTask+0x94>)
 80054aa:	6818      	ldr	r0, [r3, #0]
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	683a      	ldr	r2, [r7, #0]
 80054b4:	4619      	mov	r1, r3
 80054b6:	f7fe ff93 	bl	80043e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80054ba:	f7ff fa17 	bl	80048ec <xTaskResumeAll>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d10a      	bne.n	80054da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80054c4:	4b09      	ldr	r3, [pc, #36]	@ (80054ec <prvProcessTimerOrBlockTask+0x98>)
 80054c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	f3bf 8f4f 	dsb	sy
 80054d0:	f3bf 8f6f 	isb	sy
}
 80054d4:	e001      	b.n	80054da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80054d6:	f7ff fa09 	bl	80048ec <xTaskResumeAll>
}
 80054da:	bf00      	nop
 80054dc:	3710      	adds	r7, #16
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	200011d8 	.word	0x200011d8
 80054e8:	200011dc 	.word	0x200011dc
 80054ec:	e000ed04 	.word	0xe000ed04

080054f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80054f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005534 <prvGetNextExpireTime+0x44>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <prvGetNextExpireTime+0x16>
 8005502:	2201      	movs	r2, #1
 8005504:	e000      	b.n	8005508 <prvGetNextExpireTime+0x18>
 8005506:	2200      	movs	r2, #0
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d105      	bne.n	8005520 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005514:	4b07      	ldr	r3, [pc, #28]	@ (8005534 <prvGetNextExpireTime+0x44>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	60fb      	str	r3, [r7, #12]
 800551e:	e001      	b.n	8005524 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005520:	2300      	movs	r3, #0
 8005522:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005524:	68fb      	ldr	r3, [r7, #12]
}
 8005526:	4618      	mov	r0, r3
 8005528:	3714      	adds	r7, #20
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	200011d4 	.word	0x200011d4

08005538 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005540:	f7ff fa72 	bl	8004a28 <xTaskGetTickCount>
 8005544:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005546:	4b0b      	ldr	r3, [pc, #44]	@ (8005574 <prvSampleTimeNow+0x3c>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	429a      	cmp	r2, r3
 800554e:	d205      	bcs.n	800555c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005550:	f000 f93a 	bl	80057c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	601a      	str	r2, [r3, #0]
 800555a:	e002      	b.n	8005562 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005562:	4a04      	ldr	r2, [pc, #16]	@ (8005574 <prvSampleTimeNow+0x3c>)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005568:	68fb      	ldr	r3, [r7, #12]
}
 800556a:	4618      	mov	r0, r3
 800556c:	3710      	adds	r7, #16
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	200011e4 	.word	0x200011e4

08005578 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b086      	sub	sp, #24
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]
 8005584:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005586:	2300      	movs	r3, #0
 8005588:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	68ba      	ldr	r2, [r7, #8]
 800558e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005596:	68ba      	ldr	r2, [r7, #8]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	429a      	cmp	r2, r3
 800559c:	d812      	bhi.n	80055c4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	1ad2      	subs	r2, r2, r3
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d302      	bcc.n	80055b2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80055ac:	2301      	movs	r3, #1
 80055ae:	617b      	str	r3, [r7, #20]
 80055b0:	e01b      	b.n	80055ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80055b2:	4b10      	ldr	r3, [pc, #64]	@ (80055f4 <prvInsertTimerInActiveList+0x7c>)
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	3304      	adds	r3, #4
 80055ba:	4619      	mov	r1, r3
 80055bc:	4610      	mov	r0, r2
 80055be:	f7fe f9e6 	bl	800398e <vListInsert>
 80055c2:	e012      	b.n	80055ea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d206      	bcs.n	80055da <prvInsertTimerInActiveList+0x62>
 80055cc:	68ba      	ldr	r2, [r7, #8]
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d302      	bcc.n	80055da <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80055d4:	2301      	movs	r3, #1
 80055d6:	617b      	str	r3, [r7, #20]
 80055d8:	e007      	b.n	80055ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80055da:	4b07      	ldr	r3, [pc, #28]	@ (80055f8 <prvInsertTimerInActiveList+0x80>)
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	3304      	adds	r3, #4
 80055e2:	4619      	mov	r1, r3
 80055e4:	4610      	mov	r0, r2
 80055e6:	f7fe f9d2 	bl	800398e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80055ea:	697b      	ldr	r3, [r7, #20]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3718      	adds	r7, #24
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	200011d8 	.word	0x200011d8
 80055f8:	200011d4 	.word	0x200011d4

080055fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b08e      	sub	sp, #56	@ 0x38
 8005600:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005602:	e0ce      	b.n	80057a2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	da19      	bge.n	800563e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800560a:	1d3b      	adds	r3, r7, #4
 800560c:	3304      	adds	r3, #4
 800560e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10b      	bne.n	800562e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561a:	f383 8811 	msr	BASEPRI, r3
 800561e:	f3bf 8f6f 	isb	sy
 8005622:	f3bf 8f4f 	dsb	sy
 8005626:	61fb      	str	r3, [r7, #28]
}
 8005628:	bf00      	nop
 800562a:	bf00      	nop
 800562c:	e7fd      	b.n	800562a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800562e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005634:	6850      	ldr	r0, [r2, #4]
 8005636:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005638:	6892      	ldr	r2, [r2, #8]
 800563a:	4611      	mov	r1, r2
 800563c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	f2c0 80ae 	blt.w	80057a2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800564a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d004      	beq.n	800565c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005654:	3304      	adds	r3, #4
 8005656:	4618      	mov	r0, r3
 8005658:	f7fe f9d2 	bl	8003a00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800565c:	463b      	mov	r3, r7
 800565e:	4618      	mov	r0, r3
 8005660:	f7ff ff6a 	bl	8005538 <prvSampleTimeNow>
 8005664:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2b09      	cmp	r3, #9
 800566a:	f200 8097 	bhi.w	800579c <prvProcessReceivedCommands+0x1a0>
 800566e:	a201      	add	r2, pc, #4	@ (adr r2, 8005674 <prvProcessReceivedCommands+0x78>)
 8005670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005674:	0800569d 	.word	0x0800569d
 8005678:	0800569d 	.word	0x0800569d
 800567c:	0800569d 	.word	0x0800569d
 8005680:	08005713 	.word	0x08005713
 8005684:	08005727 	.word	0x08005727
 8005688:	08005773 	.word	0x08005773
 800568c:	0800569d 	.word	0x0800569d
 8005690:	0800569d 	.word	0x0800569d
 8005694:	08005713 	.word	0x08005713
 8005698:	08005727 	.word	0x08005727
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800569c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056a2:	f043 0301 	orr.w	r3, r3, #1
 80056a6:	b2da      	uxtb	r2, r3
 80056a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80056ae:	68ba      	ldr	r2, [r7, #8]
 80056b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	18d1      	adds	r1, r2, r3
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056bc:	f7ff ff5c 	bl	8005578 <prvInsertTimerInActiveList>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d06c      	beq.n	80057a0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056cc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80056ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056d4:	f003 0304 	and.w	r3, r3, #4
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d061      	beq.n	80057a0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	441a      	add	r2, r3
 80056e4:	2300      	movs	r3, #0
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	2300      	movs	r3, #0
 80056ea:	2100      	movs	r1, #0
 80056ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056ee:	f7ff fe01 	bl	80052f4 <xTimerGenericCommand>
 80056f2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80056f4:	6a3b      	ldr	r3, [r7, #32]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d152      	bne.n	80057a0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80056fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056fe:	f383 8811 	msr	BASEPRI, r3
 8005702:	f3bf 8f6f 	isb	sy
 8005706:	f3bf 8f4f 	dsb	sy
 800570a:	61bb      	str	r3, [r7, #24]
}
 800570c:	bf00      	nop
 800570e:	bf00      	nop
 8005710:	e7fd      	b.n	800570e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005714:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005718:	f023 0301 	bic.w	r3, r3, #1
 800571c:	b2da      	uxtb	r2, r3
 800571e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005720:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005724:	e03d      	b.n	80057a2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005728:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800572c:	f043 0301 	orr.w	r3, r3, #1
 8005730:	b2da      	uxtb	r2, r3
 8005732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005734:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005738:	68ba      	ldr	r2, [r7, #8]
 800573a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800573e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10b      	bne.n	800575e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800574a:	f383 8811 	msr	BASEPRI, r3
 800574e:	f3bf 8f6f 	isb	sy
 8005752:	f3bf 8f4f 	dsb	sy
 8005756:	617b      	str	r3, [r7, #20]
}
 8005758:	bf00      	nop
 800575a:	bf00      	nop
 800575c:	e7fd      	b.n	800575a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800575e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005760:	699a      	ldr	r2, [r3, #24]
 8005762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005764:	18d1      	adds	r1, r2, r3
 8005766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800576a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800576c:	f7ff ff04 	bl	8005578 <prvInsertTimerInActiveList>
					break;
 8005770:	e017      	b.n	80057a2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005774:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005778:	f003 0302 	and.w	r3, r3, #2
 800577c:	2b00      	cmp	r3, #0
 800577e:	d103      	bne.n	8005788 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005780:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005782:	f000 fbe9 	bl	8005f58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005786:	e00c      	b.n	80057a2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800578a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800578e:	f023 0301 	bic.w	r3, r3, #1
 8005792:	b2da      	uxtb	r2, r3
 8005794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005796:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800579a:	e002      	b.n	80057a2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800579c:	bf00      	nop
 800579e:	e000      	b.n	80057a2 <prvProcessReceivedCommands+0x1a6>
					break;
 80057a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80057a2:	4b08      	ldr	r3, [pc, #32]	@ (80057c4 <prvProcessReceivedCommands+0x1c8>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	1d39      	adds	r1, r7, #4
 80057a8:	2200      	movs	r2, #0
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7fe fbfc 	bl	8003fa8 <xQueueReceive>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f47f af26 	bne.w	8005604 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80057b8:	bf00      	nop
 80057ba:	bf00      	nop
 80057bc:	3730      	adds	r7, #48	@ 0x30
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	200011dc 	.word	0x200011dc

080057c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b088      	sub	sp, #32
 80057cc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80057ce:	e049      	b.n	8005864 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80057d0:	4b2e      	ldr	r3, [pc, #184]	@ (800588c <prvSwitchTimerLists+0xc4>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057da:	4b2c      	ldr	r3, [pc, #176]	@ (800588c <prvSwitchTimerLists+0xc4>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	3304      	adds	r3, #4
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7fe f909 	bl	8003a00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057fc:	f003 0304 	and.w	r3, r3, #4
 8005800:	2b00      	cmp	r3, #0
 8005802:	d02f      	beq.n	8005864 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	699b      	ldr	r3, [r3, #24]
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4413      	add	r3, r2
 800580c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800580e:	68ba      	ldr	r2, [r7, #8]
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	429a      	cmp	r2, r3
 8005814:	d90e      	bls.n	8005834 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	68ba      	ldr	r2, [r7, #8]
 800581a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005822:	4b1a      	ldr	r3, [pc, #104]	@ (800588c <prvSwitchTimerLists+0xc4>)
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	3304      	adds	r3, #4
 800582a:	4619      	mov	r1, r3
 800582c:	4610      	mov	r0, r2
 800582e:	f7fe f8ae 	bl	800398e <vListInsert>
 8005832:	e017      	b.n	8005864 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005834:	2300      	movs	r3, #0
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	2300      	movs	r3, #0
 800583a:	693a      	ldr	r2, [r7, #16]
 800583c:	2100      	movs	r1, #0
 800583e:	68f8      	ldr	r0, [r7, #12]
 8005840:	f7ff fd58 	bl	80052f4 <xTimerGenericCommand>
 8005844:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10b      	bne.n	8005864 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800584c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005850:	f383 8811 	msr	BASEPRI, r3
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	603b      	str	r3, [r7, #0]
}
 800585e:	bf00      	nop
 8005860:	bf00      	nop
 8005862:	e7fd      	b.n	8005860 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005864:	4b09      	ldr	r3, [pc, #36]	@ (800588c <prvSwitchTimerLists+0xc4>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1b0      	bne.n	80057d0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800586e:	4b07      	ldr	r3, [pc, #28]	@ (800588c <prvSwitchTimerLists+0xc4>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005874:	4b06      	ldr	r3, [pc, #24]	@ (8005890 <prvSwitchTimerLists+0xc8>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a04      	ldr	r2, [pc, #16]	@ (800588c <prvSwitchTimerLists+0xc4>)
 800587a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800587c:	4a04      	ldr	r2, [pc, #16]	@ (8005890 <prvSwitchTimerLists+0xc8>)
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	6013      	str	r3, [r2, #0]
}
 8005882:	bf00      	nop
 8005884:	3718      	adds	r7, #24
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	200011d4 	.word	0x200011d4
 8005890:	200011d8 	.word	0x200011d8

08005894 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800589a:	f000 f96d 	bl	8005b78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800589e:	4b15      	ldr	r3, [pc, #84]	@ (80058f4 <prvCheckForValidListAndQueue+0x60>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d120      	bne.n	80058e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80058a6:	4814      	ldr	r0, [pc, #80]	@ (80058f8 <prvCheckForValidListAndQueue+0x64>)
 80058a8:	f7fe f820 	bl	80038ec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80058ac:	4813      	ldr	r0, [pc, #76]	@ (80058fc <prvCheckForValidListAndQueue+0x68>)
 80058ae:	f7fe f81d 	bl	80038ec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80058b2:	4b13      	ldr	r3, [pc, #76]	@ (8005900 <prvCheckForValidListAndQueue+0x6c>)
 80058b4:	4a10      	ldr	r2, [pc, #64]	@ (80058f8 <prvCheckForValidListAndQueue+0x64>)
 80058b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80058b8:	4b12      	ldr	r3, [pc, #72]	@ (8005904 <prvCheckForValidListAndQueue+0x70>)
 80058ba:	4a10      	ldr	r2, [pc, #64]	@ (80058fc <prvCheckForValidListAndQueue+0x68>)
 80058bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80058be:	2300      	movs	r3, #0
 80058c0:	9300      	str	r3, [sp, #0]
 80058c2:	4b11      	ldr	r3, [pc, #68]	@ (8005908 <prvCheckForValidListAndQueue+0x74>)
 80058c4:	4a11      	ldr	r2, [pc, #68]	@ (800590c <prvCheckForValidListAndQueue+0x78>)
 80058c6:	2110      	movs	r1, #16
 80058c8:	200a      	movs	r0, #10
 80058ca:	f7fe f92d 	bl	8003b28 <xQueueGenericCreateStatic>
 80058ce:	4603      	mov	r3, r0
 80058d0:	4a08      	ldr	r2, [pc, #32]	@ (80058f4 <prvCheckForValidListAndQueue+0x60>)
 80058d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80058d4:	4b07      	ldr	r3, [pc, #28]	@ (80058f4 <prvCheckForValidListAndQueue+0x60>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d005      	beq.n	80058e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80058dc:	4b05      	ldr	r3, [pc, #20]	@ (80058f4 <prvCheckForValidListAndQueue+0x60>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	490b      	ldr	r1, [pc, #44]	@ (8005910 <prvCheckForValidListAndQueue+0x7c>)
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7fe fd52 	bl	800438c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80058e8:	f000 f978 	bl	8005bdc <vPortExitCritical>
}
 80058ec:	bf00      	nop
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	200011dc 	.word	0x200011dc
 80058f8:	200011ac 	.word	0x200011ac
 80058fc:	200011c0 	.word	0x200011c0
 8005900:	200011d4 	.word	0x200011d4
 8005904:	200011d8 	.word	0x200011d8
 8005908:	20001288 	.word	0x20001288
 800590c:	200011e8 	.word	0x200011e8
 8005910:	08006b3c 	.word	0x08006b3c

08005914 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005914:	b480      	push	{r7}
 8005916:	b085      	sub	sp, #20
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	3b04      	subs	r3, #4
 8005924:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800592c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	3b04      	subs	r3, #4
 8005932:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	f023 0201 	bic.w	r2, r3, #1
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	3b04      	subs	r3, #4
 8005942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005944:	4a0c      	ldr	r2, [pc, #48]	@ (8005978 <pxPortInitialiseStack+0x64>)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	3b14      	subs	r3, #20
 800594e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	3b04      	subs	r3, #4
 800595a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f06f 0202 	mvn.w	r2, #2
 8005962:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	3b20      	subs	r3, #32
 8005968:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800596a:	68fb      	ldr	r3, [r7, #12]
}
 800596c:	4618      	mov	r0, r3
 800596e:	3714      	adds	r7, #20
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr
 8005978:	0800597d 	.word	0x0800597d

0800597c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005982:	2300      	movs	r3, #0
 8005984:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005986:	4b13      	ldr	r3, [pc, #76]	@ (80059d4 <prvTaskExitError+0x58>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800598e:	d00b      	beq.n	80059a8 <prvTaskExitError+0x2c>
	__asm volatile
 8005990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005994:	f383 8811 	msr	BASEPRI, r3
 8005998:	f3bf 8f6f 	isb	sy
 800599c:	f3bf 8f4f 	dsb	sy
 80059a0:	60fb      	str	r3, [r7, #12]
}
 80059a2:	bf00      	nop
 80059a4:	bf00      	nop
 80059a6:	e7fd      	b.n	80059a4 <prvTaskExitError+0x28>
	__asm volatile
 80059a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ac:	f383 8811 	msr	BASEPRI, r3
 80059b0:	f3bf 8f6f 	isb	sy
 80059b4:	f3bf 8f4f 	dsb	sy
 80059b8:	60bb      	str	r3, [r7, #8]
}
 80059ba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80059bc:	bf00      	nop
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d0fc      	beq.n	80059be <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80059c4:	bf00      	nop
 80059c6:	bf00      	nop
 80059c8:	3714      	adds	r7, #20
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	2000000c 	.word	0x2000000c
	...

080059e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80059e0:	4b07      	ldr	r3, [pc, #28]	@ (8005a00 <pxCurrentTCBConst2>)
 80059e2:	6819      	ldr	r1, [r3, #0]
 80059e4:	6808      	ldr	r0, [r1, #0]
 80059e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ea:	f380 8809 	msr	PSP, r0
 80059ee:	f3bf 8f6f 	isb	sy
 80059f2:	f04f 0000 	mov.w	r0, #0
 80059f6:	f380 8811 	msr	BASEPRI, r0
 80059fa:	4770      	bx	lr
 80059fc:	f3af 8000 	nop.w

08005a00 <pxCurrentTCBConst2>:
 8005a00:	20000cac 	.word	0x20000cac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005a04:	bf00      	nop
 8005a06:	bf00      	nop

08005a08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005a08:	4808      	ldr	r0, [pc, #32]	@ (8005a2c <prvPortStartFirstTask+0x24>)
 8005a0a:	6800      	ldr	r0, [r0, #0]
 8005a0c:	6800      	ldr	r0, [r0, #0]
 8005a0e:	f380 8808 	msr	MSP, r0
 8005a12:	f04f 0000 	mov.w	r0, #0
 8005a16:	f380 8814 	msr	CONTROL, r0
 8005a1a:	b662      	cpsie	i
 8005a1c:	b661      	cpsie	f
 8005a1e:	f3bf 8f4f 	dsb	sy
 8005a22:	f3bf 8f6f 	isb	sy
 8005a26:	df00      	svc	0
 8005a28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005a2a:	bf00      	nop
 8005a2c:	e000ed08 	.word	0xe000ed08

08005a30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005a36:	4b47      	ldr	r3, [pc, #284]	@ (8005b54 <xPortStartScheduler+0x124>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a47      	ldr	r2, [pc, #284]	@ (8005b58 <xPortStartScheduler+0x128>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d10b      	bne.n	8005a58 <xPortStartScheduler+0x28>
	__asm volatile
 8005a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a44:	f383 8811 	msr	BASEPRI, r3
 8005a48:	f3bf 8f6f 	isb	sy
 8005a4c:	f3bf 8f4f 	dsb	sy
 8005a50:	60fb      	str	r3, [r7, #12]
}
 8005a52:	bf00      	nop
 8005a54:	bf00      	nop
 8005a56:	e7fd      	b.n	8005a54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005a58:	4b3e      	ldr	r3, [pc, #248]	@ (8005b54 <xPortStartScheduler+0x124>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a3f      	ldr	r2, [pc, #252]	@ (8005b5c <xPortStartScheduler+0x12c>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d10b      	bne.n	8005a7a <xPortStartScheduler+0x4a>
	__asm volatile
 8005a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a66:	f383 8811 	msr	BASEPRI, r3
 8005a6a:	f3bf 8f6f 	isb	sy
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	613b      	str	r3, [r7, #16]
}
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	e7fd      	b.n	8005a76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005a7a:	4b39      	ldr	r3, [pc, #228]	@ (8005b60 <xPortStartScheduler+0x130>)
 8005a7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	22ff      	movs	r2, #255	@ 0xff
 8005a8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	781b      	ldrb	r3, [r3, #0]
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005a94:	78fb      	ldrb	r3, [r7, #3]
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005a9c:	b2da      	uxtb	r2, r3
 8005a9e:	4b31      	ldr	r3, [pc, #196]	@ (8005b64 <xPortStartScheduler+0x134>)
 8005aa0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005aa2:	4b31      	ldr	r3, [pc, #196]	@ (8005b68 <xPortStartScheduler+0x138>)
 8005aa4:	2207      	movs	r2, #7
 8005aa6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005aa8:	e009      	b.n	8005abe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005aaa:	4b2f      	ldr	r3, [pc, #188]	@ (8005b68 <xPortStartScheduler+0x138>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	4a2d      	ldr	r2, [pc, #180]	@ (8005b68 <xPortStartScheduler+0x138>)
 8005ab2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005ab4:	78fb      	ldrb	r3, [r7, #3]
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	005b      	lsls	r3, r3, #1
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005abe:	78fb      	ldrb	r3, [r7, #3]
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ac6:	2b80      	cmp	r3, #128	@ 0x80
 8005ac8:	d0ef      	beq.n	8005aaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005aca:	4b27      	ldr	r3, [pc, #156]	@ (8005b68 <xPortStartScheduler+0x138>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f1c3 0307 	rsb	r3, r3, #7
 8005ad2:	2b04      	cmp	r3, #4
 8005ad4:	d00b      	beq.n	8005aee <xPortStartScheduler+0xbe>
	__asm volatile
 8005ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ada:	f383 8811 	msr	BASEPRI, r3
 8005ade:	f3bf 8f6f 	isb	sy
 8005ae2:	f3bf 8f4f 	dsb	sy
 8005ae6:	60bb      	str	r3, [r7, #8]
}
 8005ae8:	bf00      	nop
 8005aea:	bf00      	nop
 8005aec:	e7fd      	b.n	8005aea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005aee:	4b1e      	ldr	r3, [pc, #120]	@ (8005b68 <xPortStartScheduler+0x138>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	021b      	lsls	r3, r3, #8
 8005af4:	4a1c      	ldr	r2, [pc, #112]	@ (8005b68 <xPortStartScheduler+0x138>)
 8005af6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005af8:	4b1b      	ldr	r3, [pc, #108]	@ (8005b68 <xPortStartScheduler+0x138>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b00:	4a19      	ldr	r2, [pc, #100]	@ (8005b68 <xPortStartScheduler+0x138>)
 8005b02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	b2da      	uxtb	r2, r3
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005b0c:	4b17      	ldr	r3, [pc, #92]	@ (8005b6c <xPortStartScheduler+0x13c>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a16      	ldr	r2, [pc, #88]	@ (8005b6c <xPortStartScheduler+0x13c>)
 8005b12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005b16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005b18:	4b14      	ldr	r3, [pc, #80]	@ (8005b6c <xPortStartScheduler+0x13c>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a13      	ldr	r2, [pc, #76]	@ (8005b6c <xPortStartScheduler+0x13c>)
 8005b1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005b22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005b24:	f000 f8da 	bl	8005cdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005b28:	4b11      	ldr	r3, [pc, #68]	@ (8005b70 <xPortStartScheduler+0x140>)
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005b2e:	f000 f8f9 	bl	8005d24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005b32:	4b10      	ldr	r3, [pc, #64]	@ (8005b74 <xPortStartScheduler+0x144>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a0f      	ldr	r2, [pc, #60]	@ (8005b74 <xPortStartScheduler+0x144>)
 8005b38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005b3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b3e:	f7ff ff63 	bl	8005a08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005b42:	f7ff f83b 	bl	8004bbc <vTaskSwitchContext>
	prvTaskExitError();
 8005b46:	f7ff ff19 	bl	800597c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3718      	adds	r7, #24
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	e000ed00 	.word	0xe000ed00
 8005b58:	410fc271 	.word	0x410fc271
 8005b5c:	410fc270 	.word	0x410fc270
 8005b60:	e000e400 	.word	0xe000e400
 8005b64:	200012d8 	.word	0x200012d8
 8005b68:	200012dc 	.word	0x200012dc
 8005b6c:	e000ed20 	.word	0xe000ed20
 8005b70:	2000000c 	.word	0x2000000c
 8005b74:	e000ef34 	.word	0xe000ef34

08005b78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
	__asm volatile
 8005b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b82:	f383 8811 	msr	BASEPRI, r3
 8005b86:	f3bf 8f6f 	isb	sy
 8005b8a:	f3bf 8f4f 	dsb	sy
 8005b8e:	607b      	str	r3, [r7, #4]
}
 8005b90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005b92:	4b10      	ldr	r3, [pc, #64]	@ (8005bd4 <vPortEnterCritical+0x5c>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	3301      	adds	r3, #1
 8005b98:	4a0e      	ldr	r2, [pc, #56]	@ (8005bd4 <vPortEnterCritical+0x5c>)
 8005b9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd4 <vPortEnterCritical+0x5c>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d110      	bne.n	8005bc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8005bd8 <vPortEnterCritical+0x60>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00b      	beq.n	8005bc6 <vPortEnterCritical+0x4e>
	__asm volatile
 8005bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb2:	f383 8811 	msr	BASEPRI, r3
 8005bb6:	f3bf 8f6f 	isb	sy
 8005bba:	f3bf 8f4f 	dsb	sy
 8005bbe:	603b      	str	r3, [r7, #0]
}
 8005bc0:	bf00      	nop
 8005bc2:	bf00      	nop
 8005bc4:	e7fd      	b.n	8005bc2 <vPortEnterCritical+0x4a>
	}
}
 8005bc6:	bf00      	nop
 8005bc8:	370c      	adds	r7, #12
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	2000000c 	.word	0x2000000c
 8005bd8:	e000ed04 	.word	0xe000ed04

08005bdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005be2:	4b12      	ldr	r3, [pc, #72]	@ (8005c2c <vPortExitCritical+0x50>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10b      	bne.n	8005c02 <vPortExitCritical+0x26>
	__asm volatile
 8005bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bee:	f383 8811 	msr	BASEPRI, r3
 8005bf2:	f3bf 8f6f 	isb	sy
 8005bf6:	f3bf 8f4f 	dsb	sy
 8005bfa:	607b      	str	r3, [r7, #4]
}
 8005bfc:	bf00      	nop
 8005bfe:	bf00      	nop
 8005c00:	e7fd      	b.n	8005bfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005c02:	4b0a      	ldr	r3, [pc, #40]	@ (8005c2c <vPortExitCritical+0x50>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	3b01      	subs	r3, #1
 8005c08:	4a08      	ldr	r2, [pc, #32]	@ (8005c2c <vPortExitCritical+0x50>)
 8005c0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005c0c:	4b07      	ldr	r3, [pc, #28]	@ (8005c2c <vPortExitCritical+0x50>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d105      	bne.n	8005c20 <vPortExitCritical+0x44>
 8005c14:	2300      	movs	r3, #0
 8005c16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	f383 8811 	msr	BASEPRI, r3
}
 8005c1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005c20:	bf00      	nop
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	2000000c 	.word	0x2000000c

08005c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c30:	f3ef 8009 	mrs	r0, PSP
 8005c34:	f3bf 8f6f 	isb	sy
 8005c38:	4b15      	ldr	r3, [pc, #84]	@ (8005c90 <pxCurrentTCBConst>)
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	f01e 0f10 	tst.w	lr, #16
 8005c40:	bf08      	it	eq
 8005c42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005c46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c4a:	6010      	str	r0, [r2, #0]
 8005c4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005c50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005c54:	f380 8811 	msr	BASEPRI, r0
 8005c58:	f3bf 8f4f 	dsb	sy
 8005c5c:	f3bf 8f6f 	isb	sy
 8005c60:	f7fe ffac 	bl	8004bbc <vTaskSwitchContext>
 8005c64:	f04f 0000 	mov.w	r0, #0
 8005c68:	f380 8811 	msr	BASEPRI, r0
 8005c6c:	bc09      	pop	{r0, r3}
 8005c6e:	6819      	ldr	r1, [r3, #0]
 8005c70:	6808      	ldr	r0, [r1, #0]
 8005c72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c76:	f01e 0f10 	tst.w	lr, #16
 8005c7a:	bf08      	it	eq
 8005c7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005c80:	f380 8809 	msr	PSP, r0
 8005c84:	f3bf 8f6f 	isb	sy
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	f3af 8000 	nop.w

08005c90 <pxCurrentTCBConst>:
 8005c90:	20000cac 	.word	0x20000cac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005c94:	bf00      	nop
 8005c96:	bf00      	nop

08005c98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
	__asm volatile
 8005c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca2:	f383 8811 	msr	BASEPRI, r3
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	f3bf 8f4f 	dsb	sy
 8005cae:	607b      	str	r3, [r7, #4]
}
 8005cb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005cb2:	f7fe fec9 	bl	8004a48 <xTaskIncrementTick>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d003      	beq.n	8005cc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005cbc:	4b06      	ldr	r3, [pc, #24]	@ (8005cd8 <xPortSysTickHandler+0x40>)
 8005cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cc2:	601a      	str	r2, [r3, #0]
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	f383 8811 	msr	BASEPRI, r3
}
 8005cce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005cd0:	bf00      	nop
 8005cd2:	3708      	adds	r7, #8
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	e000ed04 	.word	0xe000ed04

08005cdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005cdc:	b480      	push	{r7}
 8005cde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8005d10 <vPortSetupTimerInterrupt+0x34>)
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8005d14 <vPortSetupTimerInterrupt+0x38>)
 8005ce8:	2200      	movs	r2, #0
 8005cea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005cec:	4b0a      	ldr	r3, [pc, #40]	@ (8005d18 <vPortSetupTimerInterrupt+0x3c>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8005d1c <vPortSetupTimerInterrupt+0x40>)
 8005cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf6:	099b      	lsrs	r3, r3, #6
 8005cf8:	4a09      	ldr	r2, [pc, #36]	@ (8005d20 <vPortSetupTimerInterrupt+0x44>)
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005cfe:	4b04      	ldr	r3, [pc, #16]	@ (8005d10 <vPortSetupTimerInterrupt+0x34>)
 8005d00:	2207      	movs	r2, #7
 8005d02:	601a      	str	r2, [r3, #0]
}
 8005d04:	bf00      	nop
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	e000e010 	.word	0xe000e010
 8005d14:	e000e018 	.word	0xe000e018
 8005d18:	20000000 	.word	0x20000000
 8005d1c:	10624dd3 	.word	0x10624dd3
 8005d20:	e000e014 	.word	0xe000e014

08005d24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005d24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005d34 <vPortEnableVFP+0x10>
 8005d28:	6801      	ldr	r1, [r0, #0]
 8005d2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005d2e:	6001      	str	r1, [r0, #0]
 8005d30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005d32:	bf00      	nop
 8005d34:	e000ed88 	.word	0xe000ed88

08005d38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005d3e:	f3ef 8305 	mrs	r3, IPSR
 8005d42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2b0f      	cmp	r3, #15
 8005d48:	d915      	bls.n	8005d76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005d4a:	4a18      	ldr	r2, [pc, #96]	@ (8005dac <vPortValidateInterruptPriority+0x74>)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	4413      	add	r3, r2
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005d54:	4b16      	ldr	r3, [pc, #88]	@ (8005db0 <vPortValidateInterruptPriority+0x78>)
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	7afa      	ldrb	r2, [r7, #11]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d20b      	bcs.n	8005d76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d62:	f383 8811 	msr	BASEPRI, r3
 8005d66:	f3bf 8f6f 	isb	sy
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	607b      	str	r3, [r7, #4]
}
 8005d70:	bf00      	nop
 8005d72:	bf00      	nop
 8005d74:	e7fd      	b.n	8005d72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005d76:	4b0f      	ldr	r3, [pc, #60]	@ (8005db4 <vPortValidateInterruptPriority+0x7c>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8005db8 <vPortValidateInterruptPriority+0x80>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d90b      	bls.n	8005d9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d8a:	f383 8811 	msr	BASEPRI, r3
 8005d8e:	f3bf 8f6f 	isb	sy
 8005d92:	f3bf 8f4f 	dsb	sy
 8005d96:	603b      	str	r3, [r7, #0]
}
 8005d98:	bf00      	nop
 8005d9a:	bf00      	nop
 8005d9c:	e7fd      	b.n	8005d9a <vPortValidateInterruptPriority+0x62>
	}
 8005d9e:	bf00      	nop
 8005da0:	3714      	adds	r7, #20
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	e000e3f0 	.word	0xe000e3f0
 8005db0:	200012d8 	.word	0x200012d8
 8005db4:	e000ed0c 	.word	0xe000ed0c
 8005db8:	200012dc 	.word	0x200012dc

08005dbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b08a      	sub	sp, #40	@ 0x28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005dc8:	f7fe fd82 	bl	80048d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005dcc:	4b5c      	ldr	r3, [pc, #368]	@ (8005f40 <pvPortMalloc+0x184>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005dd4:	f000 f924 	bl	8006020 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005dd8:	4b5a      	ldr	r3, [pc, #360]	@ (8005f44 <pvPortMalloc+0x188>)
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4013      	ands	r3, r2
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f040 8095 	bne.w	8005f10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d01e      	beq.n	8005e2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005dec:	2208      	movs	r2, #8
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4413      	add	r3, r2
 8005df2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f003 0307 	and.w	r3, r3, #7
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d015      	beq.n	8005e2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f023 0307 	bic.w	r3, r3, #7
 8005e04:	3308      	adds	r3, #8
 8005e06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f003 0307 	and.w	r3, r3, #7
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00b      	beq.n	8005e2a <pvPortMalloc+0x6e>
	__asm volatile
 8005e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e16:	f383 8811 	msr	BASEPRI, r3
 8005e1a:	f3bf 8f6f 	isb	sy
 8005e1e:	f3bf 8f4f 	dsb	sy
 8005e22:	617b      	str	r3, [r7, #20]
}
 8005e24:	bf00      	nop
 8005e26:	bf00      	nop
 8005e28:	e7fd      	b.n	8005e26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d06f      	beq.n	8005f10 <pvPortMalloc+0x154>
 8005e30:	4b45      	ldr	r3, [pc, #276]	@ (8005f48 <pvPortMalloc+0x18c>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d86a      	bhi.n	8005f10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e3a:	4b44      	ldr	r3, [pc, #272]	@ (8005f4c <pvPortMalloc+0x190>)
 8005e3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005e3e:	4b43      	ldr	r3, [pc, #268]	@ (8005f4c <pvPortMalloc+0x190>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e44:	e004      	b.n	8005e50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d903      	bls.n	8005e62 <pvPortMalloc+0xa6>
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1f1      	bne.n	8005e46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005e62:	4b37      	ldr	r3, [pc, #220]	@ (8005f40 <pvPortMalloc+0x184>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d051      	beq.n	8005f10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005e6c:	6a3b      	ldr	r3, [r7, #32]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2208      	movs	r2, #8
 8005e72:	4413      	add	r3, r2
 8005e74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	6a3b      	ldr	r3, [r7, #32]
 8005e7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e80:	685a      	ldr	r2, [r3, #4]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	1ad2      	subs	r2, r2, r3
 8005e86:	2308      	movs	r3, #8
 8005e88:	005b      	lsls	r3, r3, #1
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d920      	bls.n	8005ed0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005e8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4413      	add	r3, r2
 8005e94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	f003 0307 	and.w	r3, r3, #7
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d00b      	beq.n	8005eb8 <pvPortMalloc+0xfc>
	__asm volatile
 8005ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea4:	f383 8811 	msr	BASEPRI, r3
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	613b      	str	r3, [r7, #16]
}
 8005eb2:	bf00      	nop
 8005eb4:	bf00      	nop
 8005eb6:	e7fd      	b.n	8005eb4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eba:	685a      	ldr	r2, [r3, #4]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	1ad2      	subs	r2, r2, r3
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec6:	687a      	ldr	r2, [r7, #4]
 8005ec8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005eca:	69b8      	ldr	r0, [r7, #24]
 8005ecc:	f000 f90a 	bl	80060e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8005f48 <pvPortMalloc+0x18c>)
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	4a1b      	ldr	r2, [pc, #108]	@ (8005f48 <pvPortMalloc+0x18c>)
 8005edc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005ede:	4b1a      	ldr	r3, [pc, #104]	@ (8005f48 <pvPortMalloc+0x18c>)
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8005f50 <pvPortMalloc+0x194>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d203      	bcs.n	8005ef2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005eea:	4b17      	ldr	r3, [pc, #92]	@ (8005f48 <pvPortMalloc+0x18c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a18      	ldr	r2, [pc, #96]	@ (8005f50 <pvPortMalloc+0x194>)
 8005ef0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef4:	685a      	ldr	r2, [r3, #4]
 8005ef6:	4b13      	ldr	r3, [pc, #76]	@ (8005f44 <pvPortMalloc+0x188>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	431a      	orrs	r2, r3
 8005efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f02:	2200      	movs	r2, #0
 8005f04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005f06:	4b13      	ldr	r3, [pc, #76]	@ (8005f54 <pvPortMalloc+0x198>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	4a11      	ldr	r2, [pc, #68]	@ (8005f54 <pvPortMalloc+0x198>)
 8005f0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005f10:	f7fe fcec 	bl	80048ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	f003 0307 	and.w	r3, r3, #7
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00b      	beq.n	8005f36 <pvPortMalloc+0x17a>
	__asm volatile
 8005f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f22:	f383 8811 	msr	BASEPRI, r3
 8005f26:	f3bf 8f6f 	isb	sy
 8005f2a:	f3bf 8f4f 	dsb	sy
 8005f2e:	60fb      	str	r3, [r7, #12]
}
 8005f30:	bf00      	nop
 8005f32:	bf00      	nop
 8005f34:	e7fd      	b.n	8005f32 <pvPortMalloc+0x176>
	return pvReturn;
 8005f36:	69fb      	ldr	r3, [r7, #28]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3728      	adds	r7, #40	@ 0x28
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	20004ee8 	.word	0x20004ee8
 8005f44:	20004efc 	.word	0x20004efc
 8005f48:	20004eec 	.word	0x20004eec
 8005f4c:	20004ee0 	.word	0x20004ee0
 8005f50:	20004ef0 	.word	0x20004ef0
 8005f54:	20004ef4 	.word	0x20004ef4

08005f58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b086      	sub	sp, #24
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d04f      	beq.n	800600a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005f6a:	2308      	movs	r3, #8
 8005f6c:	425b      	negs	r3, r3
 8005f6e:	697a      	ldr	r2, [r7, #20]
 8005f70:	4413      	add	r3, r2
 8005f72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	4b25      	ldr	r3, [pc, #148]	@ (8006014 <vPortFree+0xbc>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4013      	ands	r3, r2
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d10b      	bne.n	8005f9e <vPortFree+0x46>
	__asm volatile
 8005f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f8a:	f383 8811 	msr	BASEPRI, r3
 8005f8e:	f3bf 8f6f 	isb	sy
 8005f92:	f3bf 8f4f 	dsb	sy
 8005f96:	60fb      	str	r3, [r7, #12]
}
 8005f98:	bf00      	nop
 8005f9a:	bf00      	nop
 8005f9c:	e7fd      	b.n	8005f9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00b      	beq.n	8005fbe <vPortFree+0x66>
	__asm volatile
 8005fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005faa:	f383 8811 	msr	BASEPRI, r3
 8005fae:	f3bf 8f6f 	isb	sy
 8005fb2:	f3bf 8f4f 	dsb	sy
 8005fb6:	60bb      	str	r3, [r7, #8]
}
 8005fb8:	bf00      	nop
 8005fba:	bf00      	nop
 8005fbc:	e7fd      	b.n	8005fba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	685a      	ldr	r2, [r3, #4]
 8005fc2:	4b14      	ldr	r3, [pc, #80]	@ (8006014 <vPortFree+0xbc>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4013      	ands	r3, r2
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d01e      	beq.n	800600a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d11a      	bne.n	800600a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	685a      	ldr	r2, [r3, #4]
 8005fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8006014 <vPortFree+0xbc>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	43db      	mvns	r3, r3
 8005fde:	401a      	ands	r2, r3
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005fe4:	f7fe fc74 	bl	80048d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	685a      	ldr	r2, [r3, #4]
 8005fec:	4b0a      	ldr	r3, [pc, #40]	@ (8006018 <vPortFree+0xc0>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	4a09      	ldr	r2, [pc, #36]	@ (8006018 <vPortFree+0xc0>)
 8005ff4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005ff6:	6938      	ldr	r0, [r7, #16]
 8005ff8:	f000 f874 	bl	80060e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005ffc:	4b07      	ldr	r3, [pc, #28]	@ (800601c <vPortFree+0xc4>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	3301      	adds	r3, #1
 8006002:	4a06      	ldr	r2, [pc, #24]	@ (800601c <vPortFree+0xc4>)
 8006004:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006006:	f7fe fc71 	bl	80048ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800600a:	bf00      	nop
 800600c:	3718      	adds	r7, #24
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	20004efc 	.word	0x20004efc
 8006018:	20004eec 	.word	0x20004eec
 800601c:	20004ef8 	.word	0x20004ef8

08006020 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006020:	b480      	push	{r7}
 8006022:	b085      	sub	sp, #20
 8006024:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006026:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800602a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800602c:	4b27      	ldr	r3, [pc, #156]	@ (80060cc <prvHeapInit+0xac>)
 800602e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f003 0307 	and.w	r3, r3, #7
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00c      	beq.n	8006054 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	3307      	adds	r3, #7
 800603e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f023 0307 	bic.w	r3, r3, #7
 8006046:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006048:	68ba      	ldr	r2, [r7, #8]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	4a1f      	ldr	r2, [pc, #124]	@ (80060cc <prvHeapInit+0xac>)
 8006050:	4413      	add	r3, r2
 8006052:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006058:	4a1d      	ldr	r2, [pc, #116]	@ (80060d0 <prvHeapInit+0xb0>)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800605e:	4b1c      	ldr	r3, [pc, #112]	@ (80060d0 <prvHeapInit+0xb0>)
 8006060:	2200      	movs	r2, #0
 8006062:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	68ba      	ldr	r2, [r7, #8]
 8006068:	4413      	add	r3, r2
 800606a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800606c:	2208      	movs	r2, #8
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	1a9b      	subs	r3, r3, r2
 8006072:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f023 0307 	bic.w	r3, r3, #7
 800607a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	4a15      	ldr	r2, [pc, #84]	@ (80060d4 <prvHeapInit+0xb4>)
 8006080:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006082:	4b14      	ldr	r3, [pc, #80]	@ (80060d4 <prvHeapInit+0xb4>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2200      	movs	r2, #0
 8006088:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800608a:	4b12      	ldr	r3, [pc, #72]	@ (80060d4 <prvHeapInit+0xb4>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2200      	movs	r2, #0
 8006090:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	1ad2      	subs	r2, r2, r3
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80060a0:	4b0c      	ldr	r3, [pc, #48]	@ (80060d4 <prvHeapInit+0xb4>)
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	4a0a      	ldr	r2, [pc, #40]	@ (80060d8 <prvHeapInit+0xb8>)
 80060ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	4a09      	ldr	r2, [pc, #36]	@ (80060dc <prvHeapInit+0xbc>)
 80060b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80060b8:	4b09      	ldr	r3, [pc, #36]	@ (80060e0 <prvHeapInit+0xc0>)
 80060ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80060be:	601a      	str	r2, [r3, #0]
}
 80060c0:	bf00      	nop
 80060c2:	3714      	adds	r7, #20
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr
 80060cc:	200012e0 	.word	0x200012e0
 80060d0:	20004ee0 	.word	0x20004ee0
 80060d4:	20004ee8 	.word	0x20004ee8
 80060d8:	20004ef0 	.word	0x20004ef0
 80060dc:	20004eec 	.word	0x20004eec
 80060e0:	20004efc 	.word	0x20004efc

080060e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80060e4:	b480      	push	{r7}
 80060e6:	b085      	sub	sp, #20
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80060ec:	4b28      	ldr	r3, [pc, #160]	@ (8006190 <prvInsertBlockIntoFreeList+0xac>)
 80060ee:	60fb      	str	r3, [r7, #12]
 80060f0:	e002      	b.n	80060f8 <prvInsertBlockIntoFreeList+0x14>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	60fb      	str	r3, [r7, #12]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	429a      	cmp	r2, r3
 8006100:	d8f7      	bhi.n	80060f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	4413      	add	r3, r2
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	429a      	cmp	r2, r3
 8006112:	d108      	bne.n	8006126 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	685a      	ldr	r2, [r3, #4]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	441a      	add	r2, r3
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	68ba      	ldr	r2, [r7, #8]
 8006130:	441a      	add	r2, r3
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	429a      	cmp	r2, r3
 8006138:	d118      	bne.n	800616c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	4b15      	ldr	r3, [pc, #84]	@ (8006194 <prvInsertBlockIntoFreeList+0xb0>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	429a      	cmp	r2, r3
 8006144:	d00d      	beq.n	8006162 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	685a      	ldr	r2, [r3, #4]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	441a      	add	r2, r3
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	601a      	str	r2, [r3, #0]
 8006160:	e008      	b.n	8006174 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006162:	4b0c      	ldr	r3, [pc, #48]	@ (8006194 <prvInsertBlockIntoFreeList+0xb0>)
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	601a      	str	r2, [r3, #0]
 800616a:	e003      	b.n	8006174 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	429a      	cmp	r2, r3
 800617a:	d002      	beq.n	8006182 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006182:	bf00      	nop
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	20004ee0 	.word	0x20004ee0
 8006194:	20004ee8 	.word	0x20004ee8

08006198 <siprintf>:
 8006198:	b40e      	push	{r1, r2, r3}
 800619a:	b510      	push	{r4, lr}
 800619c:	b09d      	sub	sp, #116	@ 0x74
 800619e:	ab1f      	add	r3, sp, #124	@ 0x7c
 80061a0:	9002      	str	r0, [sp, #8]
 80061a2:	9006      	str	r0, [sp, #24]
 80061a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80061a8:	480a      	ldr	r0, [pc, #40]	@ (80061d4 <siprintf+0x3c>)
 80061aa:	9107      	str	r1, [sp, #28]
 80061ac:	9104      	str	r1, [sp, #16]
 80061ae:	490a      	ldr	r1, [pc, #40]	@ (80061d8 <siprintf+0x40>)
 80061b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80061b4:	9105      	str	r1, [sp, #20]
 80061b6:	2400      	movs	r4, #0
 80061b8:	a902      	add	r1, sp, #8
 80061ba:	6800      	ldr	r0, [r0, #0]
 80061bc:	9301      	str	r3, [sp, #4]
 80061be:	941b      	str	r4, [sp, #108]	@ 0x6c
 80061c0:	f000 f8aa 	bl	8006318 <_svfiprintf_r>
 80061c4:	9b02      	ldr	r3, [sp, #8]
 80061c6:	701c      	strb	r4, [r3, #0]
 80061c8:	b01d      	add	sp, #116	@ 0x74
 80061ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061ce:	b003      	add	sp, #12
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	20000010 	.word	0x20000010
 80061d8:	ffff0208 	.word	0xffff0208

080061dc <memset>:
 80061dc:	4402      	add	r2, r0
 80061de:	4603      	mov	r3, r0
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d100      	bne.n	80061e6 <memset+0xa>
 80061e4:	4770      	bx	lr
 80061e6:	f803 1b01 	strb.w	r1, [r3], #1
 80061ea:	e7f9      	b.n	80061e0 <memset+0x4>

080061ec <__errno>:
 80061ec:	4b01      	ldr	r3, [pc, #4]	@ (80061f4 <__errno+0x8>)
 80061ee:	6818      	ldr	r0, [r3, #0]
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	20000010 	.word	0x20000010

080061f8 <__libc_init_array>:
 80061f8:	b570      	push	{r4, r5, r6, lr}
 80061fa:	4d0d      	ldr	r5, [pc, #52]	@ (8006230 <__libc_init_array+0x38>)
 80061fc:	4c0d      	ldr	r4, [pc, #52]	@ (8006234 <__libc_init_array+0x3c>)
 80061fe:	1b64      	subs	r4, r4, r5
 8006200:	10a4      	asrs	r4, r4, #2
 8006202:	2600      	movs	r6, #0
 8006204:	42a6      	cmp	r6, r4
 8006206:	d109      	bne.n	800621c <__libc_init_array+0x24>
 8006208:	4d0b      	ldr	r5, [pc, #44]	@ (8006238 <__libc_init_array+0x40>)
 800620a:	4c0c      	ldr	r4, [pc, #48]	@ (800623c <__libc_init_array+0x44>)
 800620c:	f000 fc64 	bl	8006ad8 <_init>
 8006210:	1b64      	subs	r4, r4, r5
 8006212:	10a4      	asrs	r4, r4, #2
 8006214:	2600      	movs	r6, #0
 8006216:	42a6      	cmp	r6, r4
 8006218:	d105      	bne.n	8006226 <__libc_init_array+0x2e>
 800621a:	bd70      	pop	{r4, r5, r6, pc}
 800621c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006220:	4798      	blx	r3
 8006222:	3601      	adds	r6, #1
 8006224:	e7ee      	b.n	8006204 <__libc_init_array+0xc>
 8006226:	f855 3b04 	ldr.w	r3, [r5], #4
 800622a:	4798      	blx	r3
 800622c:	3601      	adds	r6, #1
 800622e:	e7f2      	b.n	8006216 <__libc_init_array+0x1e>
 8006230:	08007660 	.word	0x08007660
 8006234:	08007660 	.word	0x08007660
 8006238:	08007660 	.word	0x08007660
 800623c:	08007664 	.word	0x08007664

08006240 <__retarget_lock_acquire_recursive>:
 8006240:	4770      	bx	lr

08006242 <__retarget_lock_release_recursive>:
 8006242:	4770      	bx	lr

08006244 <memcpy>:
 8006244:	440a      	add	r2, r1
 8006246:	4291      	cmp	r1, r2
 8006248:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800624c:	d100      	bne.n	8006250 <memcpy+0xc>
 800624e:	4770      	bx	lr
 8006250:	b510      	push	{r4, lr}
 8006252:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006256:	f803 4f01 	strb.w	r4, [r3, #1]!
 800625a:	4291      	cmp	r1, r2
 800625c:	d1f9      	bne.n	8006252 <memcpy+0xe>
 800625e:	bd10      	pop	{r4, pc}

08006260 <__ssputs_r>:
 8006260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006264:	688e      	ldr	r6, [r1, #8]
 8006266:	461f      	mov	r7, r3
 8006268:	42be      	cmp	r6, r7
 800626a:	680b      	ldr	r3, [r1, #0]
 800626c:	4682      	mov	sl, r0
 800626e:	460c      	mov	r4, r1
 8006270:	4690      	mov	r8, r2
 8006272:	d82d      	bhi.n	80062d0 <__ssputs_r+0x70>
 8006274:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006278:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800627c:	d026      	beq.n	80062cc <__ssputs_r+0x6c>
 800627e:	6965      	ldr	r5, [r4, #20]
 8006280:	6909      	ldr	r1, [r1, #16]
 8006282:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006286:	eba3 0901 	sub.w	r9, r3, r1
 800628a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800628e:	1c7b      	adds	r3, r7, #1
 8006290:	444b      	add	r3, r9
 8006292:	106d      	asrs	r5, r5, #1
 8006294:	429d      	cmp	r5, r3
 8006296:	bf38      	it	cc
 8006298:	461d      	movcc	r5, r3
 800629a:	0553      	lsls	r3, r2, #21
 800629c:	d527      	bpl.n	80062ee <__ssputs_r+0x8e>
 800629e:	4629      	mov	r1, r5
 80062a0:	f000 f958 	bl	8006554 <_malloc_r>
 80062a4:	4606      	mov	r6, r0
 80062a6:	b360      	cbz	r0, 8006302 <__ssputs_r+0xa2>
 80062a8:	6921      	ldr	r1, [r4, #16]
 80062aa:	464a      	mov	r2, r9
 80062ac:	f7ff ffca 	bl	8006244 <memcpy>
 80062b0:	89a3      	ldrh	r3, [r4, #12]
 80062b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80062b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062ba:	81a3      	strh	r3, [r4, #12]
 80062bc:	6126      	str	r6, [r4, #16]
 80062be:	6165      	str	r5, [r4, #20]
 80062c0:	444e      	add	r6, r9
 80062c2:	eba5 0509 	sub.w	r5, r5, r9
 80062c6:	6026      	str	r6, [r4, #0]
 80062c8:	60a5      	str	r5, [r4, #8]
 80062ca:	463e      	mov	r6, r7
 80062cc:	42be      	cmp	r6, r7
 80062ce:	d900      	bls.n	80062d2 <__ssputs_r+0x72>
 80062d0:	463e      	mov	r6, r7
 80062d2:	6820      	ldr	r0, [r4, #0]
 80062d4:	4632      	mov	r2, r6
 80062d6:	4641      	mov	r1, r8
 80062d8:	f000 fb82 	bl	80069e0 <memmove>
 80062dc:	68a3      	ldr	r3, [r4, #8]
 80062de:	1b9b      	subs	r3, r3, r6
 80062e0:	60a3      	str	r3, [r4, #8]
 80062e2:	6823      	ldr	r3, [r4, #0]
 80062e4:	4433      	add	r3, r6
 80062e6:	6023      	str	r3, [r4, #0]
 80062e8:	2000      	movs	r0, #0
 80062ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ee:	462a      	mov	r2, r5
 80062f0:	f000 fb48 	bl	8006984 <_realloc_r>
 80062f4:	4606      	mov	r6, r0
 80062f6:	2800      	cmp	r0, #0
 80062f8:	d1e0      	bne.n	80062bc <__ssputs_r+0x5c>
 80062fa:	6921      	ldr	r1, [r4, #16]
 80062fc:	4650      	mov	r0, sl
 80062fe:	f000 fb99 	bl	8006a34 <_free_r>
 8006302:	230c      	movs	r3, #12
 8006304:	f8ca 3000 	str.w	r3, [sl]
 8006308:	89a3      	ldrh	r3, [r4, #12]
 800630a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800630e:	81a3      	strh	r3, [r4, #12]
 8006310:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006314:	e7e9      	b.n	80062ea <__ssputs_r+0x8a>
	...

08006318 <_svfiprintf_r>:
 8006318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800631c:	4698      	mov	r8, r3
 800631e:	898b      	ldrh	r3, [r1, #12]
 8006320:	061b      	lsls	r3, r3, #24
 8006322:	b09d      	sub	sp, #116	@ 0x74
 8006324:	4607      	mov	r7, r0
 8006326:	460d      	mov	r5, r1
 8006328:	4614      	mov	r4, r2
 800632a:	d510      	bpl.n	800634e <_svfiprintf_r+0x36>
 800632c:	690b      	ldr	r3, [r1, #16]
 800632e:	b973      	cbnz	r3, 800634e <_svfiprintf_r+0x36>
 8006330:	2140      	movs	r1, #64	@ 0x40
 8006332:	f000 f90f 	bl	8006554 <_malloc_r>
 8006336:	6028      	str	r0, [r5, #0]
 8006338:	6128      	str	r0, [r5, #16]
 800633a:	b930      	cbnz	r0, 800634a <_svfiprintf_r+0x32>
 800633c:	230c      	movs	r3, #12
 800633e:	603b      	str	r3, [r7, #0]
 8006340:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006344:	b01d      	add	sp, #116	@ 0x74
 8006346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800634a:	2340      	movs	r3, #64	@ 0x40
 800634c:	616b      	str	r3, [r5, #20]
 800634e:	2300      	movs	r3, #0
 8006350:	9309      	str	r3, [sp, #36]	@ 0x24
 8006352:	2320      	movs	r3, #32
 8006354:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006358:	f8cd 800c 	str.w	r8, [sp, #12]
 800635c:	2330      	movs	r3, #48	@ 0x30
 800635e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80064fc <_svfiprintf_r+0x1e4>
 8006362:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006366:	f04f 0901 	mov.w	r9, #1
 800636a:	4623      	mov	r3, r4
 800636c:	469a      	mov	sl, r3
 800636e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006372:	b10a      	cbz	r2, 8006378 <_svfiprintf_r+0x60>
 8006374:	2a25      	cmp	r2, #37	@ 0x25
 8006376:	d1f9      	bne.n	800636c <_svfiprintf_r+0x54>
 8006378:	ebba 0b04 	subs.w	fp, sl, r4
 800637c:	d00b      	beq.n	8006396 <_svfiprintf_r+0x7e>
 800637e:	465b      	mov	r3, fp
 8006380:	4622      	mov	r2, r4
 8006382:	4629      	mov	r1, r5
 8006384:	4638      	mov	r0, r7
 8006386:	f7ff ff6b 	bl	8006260 <__ssputs_r>
 800638a:	3001      	adds	r0, #1
 800638c:	f000 80a7 	beq.w	80064de <_svfiprintf_r+0x1c6>
 8006390:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006392:	445a      	add	r2, fp
 8006394:	9209      	str	r2, [sp, #36]	@ 0x24
 8006396:	f89a 3000 	ldrb.w	r3, [sl]
 800639a:	2b00      	cmp	r3, #0
 800639c:	f000 809f 	beq.w	80064de <_svfiprintf_r+0x1c6>
 80063a0:	2300      	movs	r3, #0
 80063a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063aa:	f10a 0a01 	add.w	sl, sl, #1
 80063ae:	9304      	str	r3, [sp, #16]
 80063b0:	9307      	str	r3, [sp, #28]
 80063b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80063b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80063b8:	4654      	mov	r4, sl
 80063ba:	2205      	movs	r2, #5
 80063bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063c0:	484e      	ldr	r0, [pc, #312]	@ (80064fc <_svfiprintf_r+0x1e4>)
 80063c2:	f7f9 ff05 	bl	80001d0 <memchr>
 80063c6:	9a04      	ldr	r2, [sp, #16]
 80063c8:	b9d8      	cbnz	r0, 8006402 <_svfiprintf_r+0xea>
 80063ca:	06d0      	lsls	r0, r2, #27
 80063cc:	bf44      	itt	mi
 80063ce:	2320      	movmi	r3, #32
 80063d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063d4:	0711      	lsls	r1, r2, #28
 80063d6:	bf44      	itt	mi
 80063d8:	232b      	movmi	r3, #43	@ 0x2b
 80063da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063de:	f89a 3000 	ldrb.w	r3, [sl]
 80063e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80063e4:	d015      	beq.n	8006412 <_svfiprintf_r+0xfa>
 80063e6:	9a07      	ldr	r2, [sp, #28]
 80063e8:	4654      	mov	r4, sl
 80063ea:	2000      	movs	r0, #0
 80063ec:	f04f 0c0a 	mov.w	ip, #10
 80063f0:	4621      	mov	r1, r4
 80063f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063f6:	3b30      	subs	r3, #48	@ 0x30
 80063f8:	2b09      	cmp	r3, #9
 80063fa:	d94b      	bls.n	8006494 <_svfiprintf_r+0x17c>
 80063fc:	b1b0      	cbz	r0, 800642c <_svfiprintf_r+0x114>
 80063fe:	9207      	str	r2, [sp, #28]
 8006400:	e014      	b.n	800642c <_svfiprintf_r+0x114>
 8006402:	eba0 0308 	sub.w	r3, r0, r8
 8006406:	fa09 f303 	lsl.w	r3, r9, r3
 800640a:	4313      	orrs	r3, r2
 800640c:	9304      	str	r3, [sp, #16]
 800640e:	46a2      	mov	sl, r4
 8006410:	e7d2      	b.n	80063b8 <_svfiprintf_r+0xa0>
 8006412:	9b03      	ldr	r3, [sp, #12]
 8006414:	1d19      	adds	r1, r3, #4
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	9103      	str	r1, [sp, #12]
 800641a:	2b00      	cmp	r3, #0
 800641c:	bfbb      	ittet	lt
 800641e:	425b      	neglt	r3, r3
 8006420:	f042 0202 	orrlt.w	r2, r2, #2
 8006424:	9307      	strge	r3, [sp, #28]
 8006426:	9307      	strlt	r3, [sp, #28]
 8006428:	bfb8      	it	lt
 800642a:	9204      	strlt	r2, [sp, #16]
 800642c:	7823      	ldrb	r3, [r4, #0]
 800642e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006430:	d10a      	bne.n	8006448 <_svfiprintf_r+0x130>
 8006432:	7863      	ldrb	r3, [r4, #1]
 8006434:	2b2a      	cmp	r3, #42	@ 0x2a
 8006436:	d132      	bne.n	800649e <_svfiprintf_r+0x186>
 8006438:	9b03      	ldr	r3, [sp, #12]
 800643a:	1d1a      	adds	r2, r3, #4
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	9203      	str	r2, [sp, #12]
 8006440:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006444:	3402      	adds	r4, #2
 8006446:	9305      	str	r3, [sp, #20]
 8006448:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800650c <_svfiprintf_r+0x1f4>
 800644c:	7821      	ldrb	r1, [r4, #0]
 800644e:	2203      	movs	r2, #3
 8006450:	4650      	mov	r0, sl
 8006452:	f7f9 febd 	bl	80001d0 <memchr>
 8006456:	b138      	cbz	r0, 8006468 <_svfiprintf_r+0x150>
 8006458:	9b04      	ldr	r3, [sp, #16]
 800645a:	eba0 000a 	sub.w	r0, r0, sl
 800645e:	2240      	movs	r2, #64	@ 0x40
 8006460:	4082      	lsls	r2, r0
 8006462:	4313      	orrs	r3, r2
 8006464:	3401      	adds	r4, #1
 8006466:	9304      	str	r3, [sp, #16]
 8006468:	f814 1b01 	ldrb.w	r1, [r4], #1
 800646c:	4824      	ldr	r0, [pc, #144]	@ (8006500 <_svfiprintf_r+0x1e8>)
 800646e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006472:	2206      	movs	r2, #6
 8006474:	f7f9 feac 	bl	80001d0 <memchr>
 8006478:	2800      	cmp	r0, #0
 800647a:	d036      	beq.n	80064ea <_svfiprintf_r+0x1d2>
 800647c:	4b21      	ldr	r3, [pc, #132]	@ (8006504 <_svfiprintf_r+0x1ec>)
 800647e:	bb1b      	cbnz	r3, 80064c8 <_svfiprintf_r+0x1b0>
 8006480:	9b03      	ldr	r3, [sp, #12]
 8006482:	3307      	adds	r3, #7
 8006484:	f023 0307 	bic.w	r3, r3, #7
 8006488:	3308      	adds	r3, #8
 800648a:	9303      	str	r3, [sp, #12]
 800648c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800648e:	4433      	add	r3, r6
 8006490:	9309      	str	r3, [sp, #36]	@ 0x24
 8006492:	e76a      	b.n	800636a <_svfiprintf_r+0x52>
 8006494:	fb0c 3202 	mla	r2, ip, r2, r3
 8006498:	460c      	mov	r4, r1
 800649a:	2001      	movs	r0, #1
 800649c:	e7a8      	b.n	80063f0 <_svfiprintf_r+0xd8>
 800649e:	2300      	movs	r3, #0
 80064a0:	3401      	adds	r4, #1
 80064a2:	9305      	str	r3, [sp, #20]
 80064a4:	4619      	mov	r1, r3
 80064a6:	f04f 0c0a 	mov.w	ip, #10
 80064aa:	4620      	mov	r0, r4
 80064ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064b0:	3a30      	subs	r2, #48	@ 0x30
 80064b2:	2a09      	cmp	r2, #9
 80064b4:	d903      	bls.n	80064be <_svfiprintf_r+0x1a6>
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d0c6      	beq.n	8006448 <_svfiprintf_r+0x130>
 80064ba:	9105      	str	r1, [sp, #20]
 80064bc:	e7c4      	b.n	8006448 <_svfiprintf_r+0x130>
 80064be:	fb0c 2101 	mla	r1, ip, r1, r2
 80064c2:	4604      	mov	r4, r0
 80064c4:	2301      	movs	r3, #1
 80064c6:	e7f0      	b.n	80064aa <_svfiprintf_r+0x192>
 80064c8:	ab03      	add	r3, sp, #12
 80064ca:	9300      	str	r3, [sp, #0]
 80064cc:	462a      	mov	r2, r5
 80064ce:	4b0e      	ldr	r3, [pc, #56]	@ (8006508 <_svfiprintf_r+0x1f0>)
 80064d0:	a904      	add	r1, sp, #16
 80064d2:	4638      	mov	r0, r7
 80064d4:	f3af 8000 	nop.w
 80064d8:	1c42      	adds	r2, r0, #1
 80064da:	4606      	mov	r6, r0
 80064dc:	d1d6      	bne.n	800648c <_svfiprintf_r+0x174>
 80064de:	89ab      	ldrh	r3, [r5, #12]
 80064e0:	065b      	lsls	r3, r3, #25
 80064e2:	f53f af2d 	bmi.w	8006340 <_svfiprintf_r+0x28>
 80064e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064e8:	e72c      	b.n	8006344 <_svfiprintf_r+0x2c>
 80064ea:	ab03      	add	r3, sp, #12
 80064ec:	9300      	str	r3, [sp, #0]
 80064ee:	462a      	mov	r2, r5
 80064f0:	4b05      	ldr	r3, [pc, #20]	@ (8006508 <_svfiprintf_r+0x1f0>)
 80064f2:	a904      	add	r1, sp, #16
 80064f4:	4638      	mov	r0, r7
 80064f6:	f000 f91b 	bl	8006730 <_printf_i>
 80064fa:	e7ed      	b.n	80064d8 <_svfiprintf_r+0x1c0>
 80064fc:	08007624 	.word	0x08007624
 8006500:	0800762e 	.word	0x0800762e
 8006504:	00000000 	.word	0x00000000
 8006508:	08006261 	.word	0x08006261
 800650c:	0800762a 	.word	0x0800762a

08006510 <sbrk_aligned>:
 8006510:	b570      	push	{r4, r5, r6, lr}
 8006512:	4e0f      	ldr	r6, [pc, #60]	@ (8006550 <sbrk_aligned+0x40>)
 8006514:	460c      	mov	r4, r1
 8006516:	6831      	ldr	r1, [r6, #0]
 8006518:	4605      	mov	r5, r0
 800651a:	b911      	cbnz	r1, 8006522 <sbrk_aligned+0x12>
 800651c:	f000 fa7a 	bl	8006a14 <_sbrk_r>
 8006520:	6030      	str	r0, [r6, #0]
 8006522:	4621      	mov	r1, r4
 8006524:	4628      	mov	r0, r5
 8006526:	f000 fa75 	bl	8006a14 <_sbrk_r>
 800652a:	1c43      	adds	r3, r0, #1
 800652c:	d103      	bne.n	8006536 <sbrk_aligned+0x26>
 800652e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006532:	4620      	mov	r0, r4
 8006534:	bd70      	pop	{r4, r5, r6, pc}
 8006536:	1cc4      	adds	r4, r0, #3
 8006538:	f024 0403 	bic.w	r4, r4, #3
 800653c:	42a0      	cmp	r0, r4
 800653e:	d0f8      	beq.n	8006532 <sbrk_aligned+0x22>
 8006540:	1a21      	subs	r1, r4, r0
 8006542:	4628      	mov	r0, r5
 8006544:	f000 fa66 	bl	8006a14 <_sbrk_r>
 8006548:	3001      	adds	r0, #1
 800654a:	d1f2      	bne.n	8006532 <sbrk_aligned+0x22>
 800654c:	e7ef      	b.n	800652e <sbrk_aligned+0x1e>
 800654e:	bf00      	nop
 8006550:	2000503c 	.word	0x2000503c

08006554 <_malloc_r>:
 8006554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006558:	1ccd      	adds	r5, r1, #3
 800655a:	f025 0503 	bic.w	r5, r5, #3
 800655e:	3508      	adds	r5, #8
 8006560:	2d0c      	cmp	r5, #12
 8006562:	bf38      	it	cc
 8006564:	250c      	movcc	r5, #12
 8006566:	2d00      	cmp	r5, #0
 8006568:	4606      	mov	r6, r0
 800656a:	db01      	blt.n	8006570 <_malloc_r+0x1c>
 800656c:	42a9      	cmp	r1, r5
 800656e:	d904      	bls.n	800657a <_malloc_r+0x26>
 8006570:	230c      	movs	r3, #12
 8006572:	6033      	str	r3, [r6, #0]
 8006574:	2000      	movs	r0, #0
 8006576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800657a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006650 <_malloc_r+0xfc>
 800657e:	f000 f9f5 	bl	800696c <__malloc_lock>
 8006582:	f8d8 3000 	ldr.w	r3, [r8]
 8006586:	461c      	mov	r4, r3
 8006588:	bb44      	cbnz	r4, 80065dc <_malloc_r+0x88>
 800658a:	4629      	mov	r1, r5
 800658c:	4630      	mov	r0, r6
 800658e:	f7ff ffbf 	bl	8006510 <sbrk_aligned>
 8006592:	1c43      	adds	r3, r0, #1
 8006594:	4604      	mov	r4, r0
 8006596:	d158      	bne.n	800664a <_malloc_r+0xf6>
 8006598:	f8d8 4000 	ldr.w	r4, [r8]
 800659c:	4627      	mov	r7, r4
 800659e:	2f00      	cmp	r7, #0
 80065a0:	d143      	bne.n	800662a <_malloc_r+0xd6>
 80065a2:	2c00      	cmp	r4, #0
 80065a4:	d04b      	beq.n	800663e <_malloc_r+0xea>
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	4639      	mov	r1, r7
 80065aa:	4630      	mov	r0, r6
 80065ac:	eb04 0903 	add.w	r9, r4, r3
 80065b0:	f000 fa30 	bl	8006a14 <_sbrk_r>
 80065b4:	4581      	cmp	r9, r0
 80065b6:	d142      	bne.n	800663e <_malloc_r+0xea>
 80065b8:	6821      	ldr	r1, [r4, #0]
 80065ba:	1a6d      	subs	r5, r5, r1
 80065bc:	4629      	mov	r1, r5
 80065be:	4630      	mov	r0, r6
 80065c0:	f7ff ffa6 	bl	8006510 <sbrk_aligned>
 80065c4:	3001      	adds	r0, #1
 80065c6:	d03a      	beq.n	800663e <_malloc_r+0xea>
 80065c8:	6823      	ldr	r3, [r4, #0]
 80065ca:	442b      	add	r3, r5
 80065cc:	6023      	str	r3, [r4, #0]
 80065ce:	f8d8 3000 	ldr.w	r3, [r8]
 80065d2:	685a      	ldr	r2, [r3, #4]
 80065d4:	bb62      	cbnz	r2, 8006630 <_malloc_r+0xdc>
 80065d6:	f8c8 7000 	str.w	r7, [r8]
 80065da:	e00f      	b.n	80065fc <_malloc_r+0xa8>
 80065dc:	6822      	ldr	r2, [r4, #0]
 80065de:	1b52      	subs	r2, r2, r5
 80065e0:	d420      	bmi.n	8006624 <_malloc_r+0xd0>
 80065e2:	2a0b      	cmp	r2, #11
 80065e4:	d917      	bls.n	8006616 <_malloc_r+0xc2>
 80065e6:	1961      	adds	r1, r4, r5
 80065e8:	42a3      	cmp	r3, r4
 80065ea:	6025      	str	r5, [r4, #0]
 80065ec:	bf18      	it	ne
 80065ee:	6059      	strne	r1, [r3, #4]
 80065f0:	6863      	ldr	r3, [r4, #4]
 80065f2:	bf08      	it	eq
 80065f4:	f8c8 1000 	streq.w	r1, [r8]
 80065f8:	5162      	str	r2, [r4, r5]
 80065fa:	604b      	str	r3, [r1, #4]
 80065fc:	4630      	mov	r0, r6
 80065fe:	f000 f9bb 	bl	8006978 <__malloc_unlock>
 8006602:	f104 000b 	add.w	r0, r4, #11
 8006606:	1d23      	adds	r3, r4, #4
 8006608:	f020 0007 	bic.w	r0, r0, #7
 800660c:	1ac2      	subs	r2, r0, r3
 800660e:	bf1c      	itt	ne
 8006610:	1a1b      	subne	r3, r3, r0
 8006612:	50a3      	strne	r3, [r4, r2]
 8006614:	e7af      	b.n	8006576 <_malloc_r+0x22>
 8006616:	6862      	ldr	r2, [r4, #4]
 8006618:	42a3      	cmp	r3, r4
 800661a:	bf0c      	ite	eq
 800661c:	f8c8 2000 	streq.w	r2, [r8]
 8006620:	605a      	strne	r2, [r3, #4]
 8006622:	e7eb      	b.n	80065fc <_malloc_r+0xa8>
 8006624:	4623      	mov	r3, r4
 8006626:	6864      	ldr	r4, [r4, #4]
 8006628:	e7ae      	b.n	8006588 <_malloc_r+0x34>
 800662a:	463c      	mov	r4, r7
 800662c:	687f      	ldr	r7, [r7, #4]
 800662e:	e7b6      	b.n	800659e <_malloc_r+0x4a>
 8006630:	461a      	mov	r2, r3
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	42a3      	cmp	r3, r4
 8006636:	d1fb      	bne.n	8006630 <_malloc_r+0xdc>
 8006638:	2300      	movs	r3, #0
 800663a:	6053      	str	r3, [r2, #4]
 800663c:	e7de      	b.n	80065fc <_malloc_r+0xa8>
 800663e:	230c      	movs	r3, #12
 8006640:	6033      	str	r3, [r6, #0]
 8006642:	4630      	mov	r0, r6
 8006644:	f000 f998 	bl	8006978 <__malloc_unlock>
 8006648:	e794      	b.n	8006574 <_malloc_r+0x20>
 800664a:	6005      	str	r5, [r0, #0]
 800664c:	e7d6      	b.n	80065fc <_malloc_r+0xa8>
 800664e:	bf00      	nop
 8006650:	20005040 	.word	0x20005040

08006654 <_printf_common>:
 8006654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006658:	4616      	mov	r6, r2
 800665a:	4698      	mov	r8, r3
 800665c:	688a      	ldr	r2, [r1, #8]
 800665e:	690b      	ldr	r3, [r1, #16]
 8006660:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006664:	4293      	cmp	r3, r2
 8006666:	bfb8      	it	lt
 8006668:	4613      	movlt	r3, r2
 800666a:	6033      	str	r3, [r6, #0]
 800666c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006670:	4607      	mov	r7, r0
 8006672:	460c      	mov	r4, r1
 8006674:	b10a      	cbz	r2, 800667a <_printf_common+0x26>
 8006676:	3301      	adds	r3, #1
 8006678:	6033      	str	r3, [r6, #0]
 800667a:	6823      	ldr	r3, [r4, #0]
 800667c:	0699      	lsls	r1, r3, #26
 800667e:	bf42      	ittt	mi
 8006680:	6833      	ldrmi	r3, [r6, #0]
 8006682:	3302      	addmi	r3, #2
 8006684:	6033      	strmi	r3, [r6, #0]
 8006686:	6825      	ldr	r5, [r4, #0]
 8006688:	f015 0506 	ands.w	r5, r5, #6
 800668c:	d106      	bne.n	800669c <_printf_common+0x48>
 800668e:	f104 0a19 	add.w	sl, r4, #25
 8006692:	68e3      	ldr	r3, [r4, #12]
 8006694:	6832      	ldr	r2, [r6, #0]
 8006696:	1a9b      	subs	r3, r3, r2
 8006698:	42ab      	cmp	r3, r5
 800669a:	dc26      	bgt.n	80066ea <_printf_common+0x96>
 800669c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80066a0:	6822      	ldr	r2, [r4, #0]
 80066a2:	3b00      	subs	r3, #0
 80066a4:	bf18      	it	ne
 80066a6:	2301      	movne	r3, #1
 80066a8:	0692      	lsls	r2, r2, #26
 80066aa:	d42b      	bmi.n	8006704 <_printf_common+0xb0>
 80066ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80066b0:	4641      	mov	r1, r8
 80066b2:	4638      	mov	r0, r7
 80066b4:	47c8      	blx	r9
 80066b6:	3001      	adds	r0, #1
 80066b8:	d01e      	beq.n	80066f8 <_printf_common+0xa4>
 80066ba:	6823      	ldr	r3, [r4, #0]
 80066bc:	6922      	ldr	r2, [r4, #16]
 80066be:	f003 0306 	and.w	r3, r3, #6
 80066c2:	2b04      	cmp	r3, #4
 80066c4:	bf02      	ittt	eq
 80066c6:	68e5      	ldreq	r5, [r4, #12]
 80066c8:	6833      	ldreq	r3, [r6, #0]
 80066ca:	1aed      	subeq	r5, r5, r3
 80066cc:	68a3      	ldr	r3, [r4, #8]
 80066ce:	bf0c      	ite	eq
 80066d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066d4:	2500      	movne	r5, #0
 80066d6:	4293      	cmp	r3, r2
 80066d8:	bfc4      	itt	gt
 80066da:	1a9b      	subgt	r3, r3, r2
 80066dc:	18ed      	addgt	r5, r5, r3
 80066de:	2600      	movs	r6, #0
 80066e0:	341a      	adds	r4, #26
 80066e2:	42b5      	cmp	r5, r6
 80066e4:	d11a      	bne.n	800671c <_printf_common+0xc8>
 80066e6:	2000      	movs	r0, #0
 80066e8:	e008      	b.n	80066fc <_printf_common+0xa8>
 80066ea:	2301      	movs	r3, #1
 80066ec:	4652      	mov	r2, sl
 80066ee:	4641      	mov	r1, r8
 80066f0:	4638      	mov	r0, r7
 80066f2:	47c8      	blx	r9
 80066f4:	3001      	adds	r0, #1
 80066f6:	d103      	bne.n	8006700 <_printf_common+0xac>
 80066f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80066fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006700:	3501      	adds	r5, #1
 8006702:	e7c6      	b.n	8006692 <_printf_common+0x3e>
 8006704:	18e1      	adds	r1, r4, r3
 8006706:	1c5a      	adds	r2, r3, #1
 8006708:	2030      	movs	r0, #48	@ 0x30
 800670a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800670e:	4422      	add	r2, r4
 8006710:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006714:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006718:	3302      	adds	r3, #2
 800671a:	e7c7      	b.n	80066ac <_printf_common+0x58>
 800671c:	2301      	movs	r3, #1
 800671e:	4622      	mov	r2, r4
 8006720:	4641      	mov	r1, r8
 8006722:	4638      	mov	r0, r7
 8006724:	47c8      	blx	r9
 8006726:	3001      	adds	r0, #1
 8006728:	d0e6      	beq.n	80066f8 <_printf_common+0xa4>
 800672a:	3601      	adds	r6, #1
 800672c:	e7d9      	b.n	80066e2 <_printf_common+0x8e>
	...

08006730 <_printf_i>:
 8006730:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006734:	7e0f      	ldrb	r7, [r1, #24]
 8006736:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006738:	2f78      	cmp	r7, #120	@ 0x78
 800673a:	4691      	mov	r9, r2
 800673c:	4680      	mov	r8, r0
 800673e:	460c      	mov	r4, r1
 8006740:	469a      	mov	sl, r3
 8006742:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006746:	d807      	bhi.n	8006758 <_printf_i+0x28>
 8006748:	2f62      	cmp	r7, #98	@ 0x62
 800674a:	d80a      	bhi.n	8006762 <_printf_i+0x32>
 800674c:	2f00      	cmp	r7, #0
 800674e:	f000 80d1 	beq.w	80068f4 <_printf_i+0x1c4>
 8006752:	2f58      	cmp	r7, #88	@ 0x58
 8006754:	f000 80b8 	beq.w	80068c8 <_printf_i+0x198>
 8006758:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800675c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006760:	e03a      	b.n	80067d8 <_printf_i+0xa8>
 8006762:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006766:	2b15      	cmp	r3, #21
 8006768:	d8f6      	bhi.n	8006758 <_printf_i+0x28>
 800676a:	a101      	add	r1, pc, #4	@ (adr r1, 8006770 <_printf_i+0x40>)
 800676c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006770:	080067c9 	.word	0x080067c9
 8006774:	080067dd 	.word	0x080067dd
 8006778:	08006759 	.word	0x08006759
 800677c:	08006759 	.word	0x08006759
 8006780:	08006759 	.word	0x08006759
 8006784:	08006759 	.word	0x08006759
 8006788:	080067dd 	.word	0x080067dd
 800678c:	08006759 	.word	0x08006759
 8006790:	08006759 	.word	0x08006759
 8006794:	08006759 	.word	0x08006759
 8006798:	08006759 	.word	0x08006759
 800679c:	080068db 	.word	0x080068db
 80067a0:	08006807 	.word	0x08006807
 80067a4:	08006895 	.word	0x08006895
 80067a8:	08006759 	.word	0x08006759
 80067ac:	08006759 	.word	0x08006759
 80067b0:	080068fd 	.word	0x080068fd
 80067b4:	08006759 	.word	0x08006759
 80067b8:	08006807 	.word	0x08006807
 80067bc:	08006759 	.word	0x08006759
 80067c0:	08006759 	.word	0x08006759
 80067c4:	0800689d 	.word	0x0800689d
 80067c8:	6833      	ldr	r3, [r6, #0]
 80067ca:	1d1a      	adds	r2, r3, #4
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	6032      	str	r2, [r6, #0]
 80067d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80067d8:	2301      	movs	r3, #1
 80067da:	e09c      	b.n	8006916 <_printf_i+0x1e6>
 80067dc:	6833      	ldr	r3, [r6, #0]
 80067de:	6820      	ldr	r0, [r4, #0]
 80067e0:	1d19      	adds	r1, r3, #4
 80067e2:	6031      	str	r1, [r6, #0]
 80067e4:	0606      	lsls	r6, r0, #24
 80067e6:	d501      	bpl.n	80067ec <_printf_i+0xbc>
 80067e8:	681d      	ldr	r5, [r3, #0]
 80067ea:	e003      	b.n	80067f4 <_printf_i+0xc4>
 80067ec:	0645      	lsls	r5, r0, #25
 80067ee:	d5fb      	bpl.n	80067e8 <_printf_i+0xb8>
 80067f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80067f4:	2d00      	cmp	r5, #0
 80067f6:	da03      	bge.n	8006800 <_printf_i+0xd0>
 80067f8:	232d      	movs	r3, #45	@ 0x2d
 80067fa:	426d      	negs	r5, r5
 80067fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006800:	4858      	ldr	r0, [pc, #352]	@ (8006964 <_printf_i+0x234>)
 8006802:	230a      	movs	r3, #10
 8006804:	e011      	b.n	800682a <_printf_i+0xfa>
 8006806:	6821      	ldr	r1, [r4, #0]
 8006808:	6833      	ldr	r3, [r6, #0]
 800680a:	0608      	lsls	r0, r1, #24
 800680c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006810:	d402      	bmi.n	8006818 <_printf_i+0xe8>
 8006812:	0649      	lsls	r1, r1, #25
 8006814:	bf48      	it	mi
 8006816:	b2ad      	uxthmi	r5, r5
 8006818:	2f6f      	cmp	r7, #111	@ 0x6f
 800681a:	4852      	ldr	r0, [pc, #328]	@ (8006964 <_printf_i+0x234>)
 800681c:	6033      	str	r3, [r6, #0]
 800681e:	bf14      	ite	ne
 8006820:	230a      	movne	r3, #10
 8006822:	2308      	moveq	r3, #8
 8006824:	2100      	movs	r1, #0
 8006826:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800682a:	6866      	ldr	r6, [r4, #4]
 800682c:	60a6      	str	r6, [r4, #8]
 800682e:	2e00      	cmp	r6, #0
 8006830:	db05      	blt.n	800683e <_printf_i+0x10e>
 8006832:	6821      	ldr	r1, [r4, #0]
 8006834:	432e      	orrs	r6, r5
 8006836:	f021 0104 	bic.w	r1, r1, #4
 800683a:	6021      	str	r1, [r4, #0]
 800683c:	d04b      	beq.n	80068d6 <_printf_i+0x1a6>
 800683e:	4616      	mov	r6, r2
 8006840:	fbb5 f1f3 	udiv	r1, r5, r3
 8006844:	fb03 5711 	mls	r7, r3, r1, r5
 8006848:	5dc7      	ldrb	r7, [r0, r7]
 800684a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800684e:	462f      	mov	r7, r5
 8006850:	42bb      	cmp	r3, r7
 8006852:	460d      	mov	r5, r1
 8006854:	d9f4      	bls.n	8006840 <_printf_i+0x110>
 8006856:	2b08      	cmp	r3, #8
 8006858:	d10b      	bne.n	8006872 <_printf_i+0x142>
 800685a:	6823      	ldr	r3, [r4, #0]
 800685c:	07df      	lsls	r7, r3, #31
 800685e:	d508      	bpl.n	8006872 <_printf_i+0x142>
 8006860:	6923      	ldr	r3, [r4, #16]
 8006862:	6861      	ldr	r1, [r4, #4]
 8006864:	4299      	cmp	r1, r3
 8006866:	bfde      	ittt	le
 8006868:	2330      	movle	r3, #48	@ 0x30
 800686a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800686e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006872:	1b92      	subs	r2, r2, r6
 8006874:	6122      	str	r2, [r4, #16]
 8006876:	f8cd a000 	str.w	sl, [sp]
 800687a:	464b      	mov	r3, r9
 800687c:	aa03      	add	r2, sp, #12
 800687e:	4621      	mov	r1, r4
 8006880:	4640      	mov	r0, r8
 8006882:	f7ff fee7 	bl	8006654 <_printf_common>
 8006886:	3001      	adds	r0, #1
 8006888:	d14a      	bne.n	8006920 <_printf_i+0x1f0>
 800688a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800688e:	b004      	add	sp, #16
 8006890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006894:	6823      	ldr	r3, [r4, #0]
 8006896:	f043 0320 	orr.w	r3, r3, #32
 800689a:	6023      	str	r3, [r4, #0]
 800689c:	4832      	ldr	r0, [pc, #200]	@ (8006968 <_printf_i+0x238>)
 800689e:	2778      	movs	r7, #120	@ 0x78
 80068a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80068a4:	6823      	ldr	r3, [r4, #0]
 80068a6:	6831      	ldr	r1, [r6, #0]
 80068a8:	061f      	lsls	r7, r3, #24
 80068aa:	f851 5b04 	ldr.w	r5, [r1], #4
 80068ae:	d402      	bmi.n	80068b6 <_printf_i+0x186>
 80068b0:	065f      	lsls	r7, r3, #25
 80068b2:	bf48      	it	mi
 80068b4:	b2ad      	uxthmi	r5, r5
 80068b6:	6031      	str	r1, [r6, #0]
 80068b8:	07d9      	lsls	r1, r3, #31
 80068ba:	bf44      	itt	mi
 80068bc:	f043 0320 	orrmi.w	r3, r3, #32
 80068c0:	6023      	strmi	r3, [r4, #0]
 80068c2:	b11d      	cbz	r5, 80068cc <_printf_i+0x19c>
 80068c4:	2310      	movs	r3, #16
 80068c6:	e7ad      	b.n	8006824 <_printf_i+0xf4>
 80068c8:	4826      	ldr	r0, [pc, #152]	@ (8006964 <_printf_i+0x234>)
 80068ca:	e7e9      	b.n	80068a0 <_printf_i+0x170>
 80068cc:	6823      	ldr	r3, [r4, #0]
 80068ce:	f023 0320 	bic.w	r3, r3, #32
 80068d2:	6023      	str	r3, [r4, #0]
 80068d4:	e7f6      	b.n	80068c4 <_printf_i+0x194>
 80068d6:	4616      	mov	r6, r2
 80068d8:	e7bd      	b.n	8006856 <_printf_i+0x126>
 80068da:	6833      	ldr	r3, [r6, #0]
 80068dc:	6825      	ldr	r5, [r4, #0]
 80068de:	6961      	ldr	r1, [r4, #20]
 80068e0:	1d18      	adds	r0, r3, #4
 80068e2:	6030      	str	r0, [r6, #0]
 80068e4:	062e      	lsls	r6, r5, #24
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	d501      	bpl.n	80068ee <_printf_i+0x1be>
 80068ea:	6019      	str	r1, [r3, #0]
 80068ec:	e002      	b.n	80068f4 <_printf_i+0x1c4>
 80068ee:	0668      	lsls	r0, r5, #25
 80068f0:	d5fb      	bpl.n	80068ea <_printf_i+0x1ba>
 80068f2:	8019      	strh	r1, [r3, #0]
 80068f4:	2300      	movs	r3, #0
 80068f6:	6123      	str	r3, [r4, #16]
 80068f8:	4616      	mov	r6, r2
 80068fa:	e7bc      	b.n	8006876 <_printf_i+0x146>
 80068fc:	6833      	ldr	r3, [r6, #0]
 80068fe:	1d1a      	adds	r2, r3, #4
 8006900:	6032      	str	r2, [r6, #0]
 8006902:	681e      	ldr	r6, [r3, #0]
 8006904:	6862      	ldr	r2, [r4, #4]
 8006906:	2100      	movs	r1, #0
 8006908:	4630      	mov	r0, r6
 800690a:	f7f9 fc61 	bl	80001d0 <memchr>
 800690e:	b108      	cbz	r0, 8006914 <_printf_i+0x1e4>
 8006910:	1b80      	subs	r0, r0, r6
 8006912:	6060      	str	r0, [r4, #4]
 8006914:	6863      	ldr	r3, [r4, #4]
 8006916:	6123      	str	r3, [r4, #16]
 8006918:	2300      	movs	r3, #0
 800691a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800691e:	e7aa      	b.n	8006876 <_printf_i+0x146>
 8006920:	6923      	ldr	r3, [r4, #16]
 8006922:	4632      	mov	r2, r6
 8006924:	4649      	mov	r1, r9
 8006926:	4640      	mov	r0, r8
 8006928:	47d0      	blx	sl
 800692a:	3001      	adds	r0, #1
 800692c:	d0ad      	beq.n	800688a <_printf_i+0x15a>
 800692e:	6823      	ldr	r3, [r4, #0]
 8006930:	079b      	lsls	r3, r3, #30
 8006932:	d413      	bmi.n	800695c <_printf_i+0x22c>
 8006934:	68e0      	ldr	r0, [r4, #12]
 8006936:	9b03      	ldr	r3, [sp, #12]
 8006938:	4298      	cmp	r0, r3
 800693a:	bfb8      	it	lt
 800693c:	4618      	movlt	r0, r3
 800693e:	e7a6      	b.n	800688e <_printf_i+0x15e>
 8006940:	2301      	movs	r3, #1
 8006942:	4632      	mov	r2, r6
 8006944:	4649      	mov	r1, r9
 8006946:	4640      	mov	r0, r8
 8006948:	47d0      	blx	sl
 800694a:	3001      	adds	r0, #1
 800694c:	d09d      	beq.n	800688a <_printf_i+0x15a>
 800694e:	3501      	adds	r5, #1
 8006950:	68e3      	ldr	r3, [r4, #12]
 8006952:	9903      	ldr	r1, [sp, #12]
 8006954:	1a5b      	subs	r3, r3, r1
 8006956:	42ab      	cmp	r3, r5
 8006958:	dcf2      	bgt.n	8006940 <_printf_i+0x210>
 800695a:	e7eb      	b.n	8006934 <_printf_i+0x204>
 800695c:	2500      	movs	r5, #0
 800695e:	f104 0619 	add.w	r6, r4, #25
 8006962:	e7f5      	b.n	8006950 <_printf_i+0x220>
 8006964:	08007635 	.word	0x08007635
 8006968:	08007646 	.word	0x08007646

0800696c <__malloc_lock>:
 800696c:	4801      	ldr	r0, [pc, #4]	@ (8006974 <__malloc_lock+0x8>)
 800696e:	f7ff bc67 	b.w	8006240 <__retarget_lock_acquire_recursive>
 8006972:	bf00      	nop
 8006974:	20005038 	.word	0x20005038

08006978 <__malloc_unlock>:
 8006978:	4801      	ldr	r0, [pc, #4]	@ (8006980 <__malloc_unlock+0x8>)
 800697a:	f7ff bc62 	b.w	8006242 <__retarget_lock_release_recursive>
 800697e:	bf00      	nop
 8006980:	20005038 	.word	0x20005038

08006984 <_realloc_r>:
 8006984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006988:	4607      	mov	r7, r0
 800698a:	4614      	mov	r4, r2
 800698c:	460d      	mov	r5, r1
 800698e:	b921      	cbnz	r1, 800699a <_realloc_r+0x16>
 8006990:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006994:	4611      	mov	r1, r2
 8006996:	f7ff bddd 	b.w	8006554 <_malloc_r>
 800699a:	b92a      	cbnz	r2, 80069a8 <_realloc_r+0x24>
 800699c:	f000 f84a 	bl	8006a34 <_free_r>
 80069a0:	4625      	mov	r5, r4
 80069a2:	4628      	mov	r0, r5
 80069a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069a8:	f000 f88e 	bl	8006ac8 <_malloc_usable_size_r>
 80069ac:	4284      	cmp	r4, r0
 80069ae:	4606      	mov	r6, r0
 80069b0:	d802      	bhi.n	80069b8 <_realloc_r+0x34>
 80069b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80069b6:	d8f4      	bhi.n	80069a2 <_realloc_r+0x1e>
 80069b8:	4621      	mov	r1, r4
 80069ba:	4638      	mov	r0, r7
 80069bc:	f7ff fdca 	bl	8006554 <_malloc_r>
 80069c0:	4680      	mov	r8, r0
 80069c2:	b908      	cbnz	r0, 80069c8 <_realloc_r+0x44>
 80069c4:	4645      	mov	r5, r8
 80069c6:	e7ec      	b.n	80069a2 <_realloc_r+0x1e>
 80069c8:	42b4      	cmp	r4, r6
 80069ca:	4622      	mov	r2, r4
 80069cc:	4629      	mov	r1, r5
 80069ce:	bf28      	it	cs
 80069d0:	4632      	movcs	r2, r6
 80069d2:	f7ff fc37 	bl	8006244 <memcpy>
 80069d6:	4629      	mov	r1, r5
 80069d8:	4638      	mov	r0, r7
 80069da:	f000 f82b 	bl	8006a34 <_free_r>
 80069de:	e7f1      	b.n	80069c4 <_realloc_r+0x40>

080069e0 <memmove>:
 80069e0:	4288      	cmp	r0, r1
 80069e2:	b510      	push	{r4, lr}
 80069e4:	eb01 0402 	add.w	r4, r1, r2
 80069e8:	d902      	bls.n	80069f0 <memmove+0x10>
 80069ea:	4284      	cmp	r4, r0
 80069ec:	4623      	mov	r3, r4
 80069ee:	d807      	bhi.n	8006a00 <memmove+0x20>
 80069f0:	1e43      	subs	r3, r0, #1
 80069f2:	42a1      	cmp	r1, r4
 80069f4:	d008      	beq.n	8006a08 <memmove+0x28>
 80069f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069fe:	e7f8      	b.n	80069f2 <memmove+0x12>
 8006a00:	4402      	add	r2, r0
 8006a02:	4601      	mov	r1, r0
 8006a04:	428a      	cmp	r2, r1
 8006a06:	d100      	bne.n	8006a0a <memmove+0x2a>
 8006a08:	bd10      	pop	{r4, pc}
 8006a0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a12:	e7f7      	b.n	8006a04 <memmove+0x24>

08006a14 <_sbrk_r>:
 8006a14:	b538      	push	{r3, r4, r5, lr}
 8006a16:	4d06      	ldr	r5, [pc, #24]	@ (8006a30 <_sbrk_r+0x1c>)
 8006a18:	2300      	movs	r3, #0
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	4608      	mov	r0, r1
 8006a1e:	602b      	str	r3, [r5, #0]
 8006a20:	f7fa fe2c 	bl	800167c <_sbrk>
 8006a24:	1c43      	adds	r3, r0, #1
 8006a26:	d102      	bne.n	8006a2e <_sbrk_r+0x1a>
 8006a28:	682b      	ldr	r3, [r5, #0]
 8006a2a:	b103      	cbz	r3, 8006a2e <_sbrk_r+0x1a>
 8006a2c:	6023      	str	r3, [r4, #0]
 8006a2e:	bd38      	pop	{r3, r4, r5, pc}
 8006a30:	20005044 	.word	0x20005044

08006a34 <_free_r>:
 8006a34:	b538      	push	{r3, r4, r5, lr}
 8006a36:	4605      	mov	r5, r0
 8006a38:	2900      	cmp	r1, #0
 8006a3a:	d041      	beq.n	8006ac0 <_free_r+0x8c>
 8006a3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a40:	1f0c      	subs	r4, r1, #4
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	bfb8      	it	lt
 8006a46:	18e4      	addlt	r4, r4, r3
 8006a48:	f7ff ff90 	bl	800696c <__malloc_lock>
 8006a4c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ac4 <_free_r+0x90>)
 8006a4e:	6813      	ldr	r3, [r2, #0]
 8006a50:	b933      	cbnz	r3, 8006a60 <_free_r+0x2c>
 8006a52:	6063      	str	r3, [r4, #4]
 8006a54:	6014      	str	r4, [r2, #0]
 8006a56:	4628      	mov	r0, r5
 8006a58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a5c:	f7ff bf8c 	b.w	8006978 <__malloc_unlock>
 8006a60:	42a3      	cmp	r3, r4
 8006a62:	d908      	bls.n	8006a76 <_free_r+0x42>
 8006a64:	6820      	ldr	r0, [r4, #0]
 8006a66:	1821      	adds	r1, r4, r0
 8006a68:	428b      	cmp	r3, r1
 8006a6a:	bf01      	itttt	eq
 8006a6c:	6819      	ldreq	r1, [r3, #0]
 8006a6e:	685b      	ldreq	r3, [r3, #4]
 8006a70:	1809      	addeq	r1, r1, r0
 8006a72:	6021      	streq	r1, [r4, #0]
 8006a74:	e7ed      	b.n	8006a52 <_free_r+0x1e>
 8006a76:	461a      	mov	r2, r3
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	b10b      	cbz	r3, 8006a80 <_free_r+0x4c>
 8006a7c:	42a3      	cmp	r3, r4
 8006a7e:	d9fa      	bls.n	8006a76 <_free_r+0x42>
 8006a80:	6811      	ldr	r1, [r2, #0]
 8006a82:	1850      	adds	r0, r2, r1
 8006a84:	42a0      	cmp	r0, r4
 8006a86:	d10b      	bne.n	8006aa0 <_free_r+0x6c>
 8006a88:	6820      	ldr	r0, [r4, #0]
 8006a8a:	4401      	add	r1, r0
 8006a8c:	1850      	adds	r0, r2, r1
 8006a8e:	4283      	cmp	r3, r0
 8006a90:	6011      	str	r1, [r2, #0]
 8006a92:	d1e0      	bne.n	8006a56 <_free_r+0x22>
 8006a94:	6818      	ldr	r0, [r3, #0]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	6053      	str	r3, [r2, #4]
 8006a9a:	4408      	add	r0, r1
 8006a9c:	6010      	str	r0, [r2, #0]
 8006a9e:	e7da      	b.n	8006a56 <_free_r+0x22>
 8006aa0:	d902      	bls.n	8006aa8 <_free_r+0x74>
 8006aa2:	230c      	movs	r3, #12
 8006aa4:	602b      	str	r3, [r5, #0]
 8006aa6:	e7d6      	b.n	8006a56 <_free_r+0x22>
 8006aa8:	6820      	ldr	r0, [r4, #0]
 8006aaa:	1821      	adds	r1, r4, r0
 8006aac:	428b      	cmp	r3, r1
 8006aae:	bf04      	itt	eq
 8006ab0:	6819      	ldreq	r1, [r3, #0]
 8006ab2:	685b      	ldreq	r3, [r3, #4]
 8006ab4:	6063      	str	r3, [r4, #4]
 8006ab6:	bf04      	itt	eq
 8006ab8:	1809      	addeq	r1, r1, r0
 8006aba:	6021      	streq	r1, [r4, #0]
 8006abc:	6054      	str	r4, [r2, #4]
 8006abe:	e7ca      	b.n	8006a56 <_free_r+0x22>
 8006ac0:	bd38      	pop	{r3, r4, r5, pc}
 8006ac2:	bf00      	nop
 8006ac4:	20005040 	.word	0x20005040

08006ac8 <_malloc_usable_size_r>:
 8006ac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006acc:	1f18      	subs	r0, r3, #4
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	bfbc      	itt	lt
 8006ad2:	580b      	ldrlt	r3, [r1, r0]
 8006ad4:	18c0      	addlt	r0, r0, r3
 8006ad6:	4770      	bx	lr

08006ad8 <_init>:
 8006ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ada:	bf00      	nop
 8006adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ade:	bc08      	pop	{r3}
 8006ae0:	469e      	mov	lr, r3
 8006ae2:	4770      	bx	lr

08006ae4 <_fini>:
 8006ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ae6:	bf00      	nop
 8006ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aea:	bc08      	pop	{r3}
 8006aec:	469e      	mov	lr, r3
 8006aee:	4770      	bx	lr
