

================================================================
== Vivado HLS Report for 'fproduct'
================================================================
* Date:           Tue May 26 01:08:53 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [1000 x i32]* %in_r, i64 0, i64 0" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:17]   --->   Operation 14 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in2_addr = getelementptr [1000 x i32]* %in2, i64 0, i64 0" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:17]   --->   Operation 15 'getelementptr' 'in2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.66ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:18]   --->   Operation 16 'load' 'in2_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 17 [2/2] (2.66ns)   --->   "%in_load = load i32* %in_addr, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:18]   --->   Operation 17 'load' 'in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr [1000 x i32]* %in_r, i64 0, i64 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 18 'getelementptr' 'in_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.66ns)   --->   "%in_load_1 = load i32* %in_addr_1, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 19 'load' 'in_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in2_addr_1 = getelementptr [1000 x i32]* %in2, i64 0, i64 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 20 'getelementptr' 'in2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.66ns)   --->   "%in2_load_1 = load i32* %in2_addr_1, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 21 'load' 'in2_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 22 [1/2] (2.66ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:18]   --->   Operation 22 'load' 'in2_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 23 [1/2] (2.66ns)   --->   "%in_load = load i32* %in_addr, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:18]   --->   Operation 23 'load' 'in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 24 [1/2] (2.66ns)   --->   "%in_load_1 = load i32* %in_addr_1, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 24 'load' 'in_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 25 [1/2] (2.66ns)   --->   "%in2_load_1 = load i32* %in2_addr_1, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 25 'load' 'in2_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr [1000 x i32]* %in_r, i64 0, i64 2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 26 'getelementptr' 'in_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.66ns)   --->   "%in_load_2 = load i32* %in_addr_2, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 27 'load' 'in_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in2_addr_2 = getelementptr [1000 x i32]* %in2, i64 0, i64 2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 28 'getelementptr' 'in2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.66ns)   --->   "%in2_load_2 = load i32* %in2_addr_2, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 29 'load' 'in2_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_addr_3 = getelementptr [1000 x i32]* %in_r, i64 0, i64 3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 30 'getelementptr' 'in_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.66ns)   --->   "%in_load_3 = load i32* %in_addr_3, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 31 'load' 'in_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%in2_addr_3 = getelementptr [1000 x i32]* %in2, i64 0, i64 3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 32 'getelementptr' 'in2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.66ns)   --->   "%in2_load_3 = load i32* %in2_addr_3, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 33 'load' 'in2_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 8.36>
ST_3 : Operation 34 [1/1] (6.58ns)   --->   "%mul_ln18 = mul nsw i32 %in2_load, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:18]   --->   Operation 34 'mul' 'mul_ln18' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (6.58ns)   --->   "%mul_ln19 = mul nsw i32 %in2_load, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 35 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (6.58ns)   --->   "%mul_ln19_1 = mul nsw i32 %in2_load_1, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 36 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln19 = add nsw i32 %mul_ln19, %mul_ln19_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 37 'add' 'add_ln19' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/2] (2.66ns)   --->   "%in_load_2 = load i32* %in_addr_2, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 38 'load' 'in_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 39 [1/2] (2.66ns)   --->   "%in2_load_2 = load i32* %in2_addr_2, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 39 'load' 'in2_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 40 [1/2] (2.66ns)   --->   "%in_load_3 = load i32* %in_addr_3, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 40 'load' 'in_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 41 [1/2] (2.66ns)   --->   "%in2_load_3 = load i32* %in2_addr_3, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 41 'load' 'in2_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr [1000 x i32]* %in_r, i64 0, i64 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 42 'getelementptr' 'in_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.66ns)   --->   "%in_load_4 = load i32* %in_addr_4, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 43 'load' 'in_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%in2_addr_4 = getelementptr [1000 x i32]* %in2, i64 0, i64 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 44 'getelementptr' 'in2_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (2.66ns)   --->   "%in2_load_4 = load i32* %in2_addr_4, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 45 'load' 'in2_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr [1000 x i32]* %in_r, i64 0, i64 5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 46 'getelementptr' 'in_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.66ns)   --->   "%in_load_5 = load i32* %in_addr_5, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 47 'load' 'in_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%in2_addr_5 = getelementptr [1000 x i32]* %in2, i64 0, i64 5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 48 'getelementptr' 'in2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.66ns)   --->   "%in2_load_5 = load i32* %in2_addr_5, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 49 'load' 'in2_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 8.36>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1000 x i32]* %output_r, i64 0, i64 0" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:17]   --->   Operation 50 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.66ns)   --->   "store i32 %mul_ln18, i32* %output_addr, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:18]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [1000 x i32]* %output_r, i64 0, i64 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 52 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.66ns)   --->   "store i32 %add_ln19, i32* %output_addr_1, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19]   --->   Operation 53 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 54 [1/1] (6.58ns)   --->   "%mul_ln21 = mul i32 %in2_load_1, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 54 'mul' 'mul_ln21' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (6.58ns)   --->   "%mul_ln21_1 = mul nsw i32 %in2_load, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 55 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (6.58ns)   --->   "%mul_ln21_2 = mul nsw i32 %in2_load_2, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 56 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (6.58ns)   --->   "%mul_ln24 = mul nsw i32 %in2_load_1, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 57 'mul' 'mul_ln24' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (6.58ns)   --->   "%mul_ln24_1 = mul nsw i32 %in2_load_2, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 58 'mul' 'mul_ln24_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (6.58ns)   --->   "%mul_ln24_2 = mul nsw i32 %in2_load, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 59 'mul' 'mul_ln24_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (6.58ns)   --->   "%mul_ln24_3 = mul nsw i32 %in2_load_3, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 60 'mul' 'mul_ln24_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln24 = add i32 %mul_ln24, %mul_ln24_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 61 'add' 'add_ln24' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (2.66ns)   --->   "%in_load_4 = load i32* %in_addr_4, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 62 'load' 'in_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 63 [1/2] (2.66ns)   --->   "%in2_load_4 = load i32* %in2_addr_4, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 63 'load' 'in2_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 64 [1/2] (2.66ns)   --->   "%in_load_5 = load i32* %in_addr_5, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 64 'load' 'in_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 65 [1/2] (2.66ns)   --->   "%in2_load_5 = load i32* %in2_addr_5, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 65 'load' 'in2_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%in_addr_6 = getelementptr [1000 x i32]* %in_r, i64 0, i64 6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 66 'getelementptr' 'in_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (2.66ns)   --->   "%in_load_6 = load i32* %in_addr_6, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 67 'load' 'in_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%in2_addr_6 = getelementptr [1000 x i32]* %in2, i64 0, i64 6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 68 'getelementptr' 'in2_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (2.66ns)   --->   "%in2_load_6 = load i32* %in2_addr_6, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 69 'load' 'in2_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%in_addr_7 = getelementptr [1000 x i32]* %in_r, i64 0, i64 7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 70 'getelementptr' 'in_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (2.66ns)   --->   "%in_load_7 = load i32* %in_addr_7, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 71 'load' 'in_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%in2_addr_7 = getelementptr [1000 x i32]* %in2, i64 0, i64 7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 72 'getelementptr' 'in2_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.66ns)   --->   "%in2_load_7 = load i32* %in2_addr_7, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 73 'load' 'in2_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 8.36>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln21 = shl i32 %mul_ln21, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 74 'shl' 'shl_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21 = add i32 %mul_ln21_2, %shl_ln21" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 75 'add' 'add_ln21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln21_1 = add i32 %mul_ln21_1, %add_ln21" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 76 'add' 'add_ln21_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [1000 x i32]* %output_r, i64 0, i64 2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 77 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.66ns)   --->   "store i32 %add_ln21_1, i32* %output_addr_2, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:21]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_1 = add i32 %mul_ln24_3, %mul_ln24_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 79 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln24_2 = add i32 %add_ln24, %add_ln24_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 80 'add' 'add_ln24_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [1000 x i32]* %output_r, i64 0, i64 3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 81 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.66ns)   --->   "store i32 %add_ln24_2, i32* %output_addr_3, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 83 [1/1] (6.58ns)   --->   "%mul_ln28 = mul nsw i32 %in2_load_2, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 83 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (6.58ns)   --->   "%mul_ln28_1 = mul nsw i32 %in2_load_1, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 84 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (6.58ns)   --->   "%mul_ln28_2 = mul nsw i32 %in2_load_3, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 85 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.78ns)   --->   "%add_ln28 = add nsw i32 %mul_ln28_1, %mul_ln28_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 86 'add' 'add_ln28' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (6.58ns)   --->   "%mul_ln28_3 = mul nsw i32 %in2_load, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 87 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (6.58ns)   --->   "%mul_ln28_4 = mul nsw i32 %in2_load_4, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 88 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (6.58ns)   --->   "%mul_ln33 = mul nsw i32 %in2_load_2, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 89 'mul' 'mul_ln33' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (6.58ns)   --->   "%mul_ln33_1 = mul nsw i32 %in2_load_3, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 90 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (6.58ns)   --->   "%mul_ln33_2 = mul nsw i32 %in2_load_1, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 91 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (6.58ns)   --->   "%mul_ln33_3 = mul nsw i32 %in2_load_4, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 92 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (6.58ns)   --->   "%mul_ln33_4 = mul nsw i32 %in2_load, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 93 'mul' 'mul_ln33_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (6.58ns)   --->   "%mul_ln33_5 = mul nsw i32 %in2_load_5, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 94 'mul' 'mul_ln33_5' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.78ns)   --->   "%add_ln33_2 = add i32 %mul_ln33_5, %mul_ln33_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 95 'add' 'add_ln33_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (6.58ns)   --->   "%mul_ln39 = mul nsw i32 %in2_load_3, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 96 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (6.58ns)   --->   "%mul_ln39_1 = mul nsw i32 %in2_load_1, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 97 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (6.58ns)   --->   "%mul_ln39_2 = mul nsw i32 %in2_load_5, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 98 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/2] (2.66ns)   --->   "%in_load_6 = load i32* %in_addr_6, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 99 'load' 'in_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 100 [1/2] (2.66ns)   --->   "%in2_load_6 = load i32* %in2_addr_6, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 100 'load' 'in2_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 101 [1/2] (2.66ns)   --->   "%in_load_7 = load i32* %in_addr_7, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 101 'load' 'in_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 102 [1/2] (2.66ns)   --->   "%in2_load_7 = load i32* %in2_addr_7, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 102 'load' 'in2_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%in_addr_8 = getelementptr [1000 x i32]* %in_r, i64 0, i64 8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 103 'getelementptr' 'in_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (2.66ns)   --->   "%in_load_8 = load i32* %in_addr_8, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 104 'load' 'in_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%in2_addr_8 = getelementptr [1000 x i32]* %in2, i64 0, i64 8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 105 'getelementptr' 'in2_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (2.66ns)   --->   "%in2_load_8 = load i32* %in2_addr_8, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 106 'load' 'in2_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%in_addr_9 = getelementptr [1000 x i32]* %in_r, i64 0, i64 9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 107 'getelementptr' 'in_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (2.66ns)   --->   "%in_load_9 = load i32* %in_addr_9, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 108 'load' 'in_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%in2_addr_9 = getelementptr [1000 x i32]* %in2, i64 0, i64 9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 109 'getelementptr' 'in2_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (2.66ns)   --->   "%in2_load_9 = load i32* %in2_addr_9, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 110 'load' 'in2_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 6 <SV = 5> <Delay = 8.36>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%shl_ln28 = shl i32 %add_ln28, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 111 'shl' 'shl_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln28_1 = add i32 %mul_ln28, %shl_ln28" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 112 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_2 = add i32 %mul_ln28_4, %mul_ln28_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 113 'add' 'add_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln28_3 = add i32 %add_ln28_1, %add_ln28_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 114 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [1000 x i32]* %output_r, i64 0, i64 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 115 'getelementptr' 'output_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (2.66ns)   --->   "store i32 %add_ln28_3, i32* %output_addr_4, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33 = add i32 %mul_ln33_2, %mul_ln33" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 117 'add' 'add_ln33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln33_1 = add i32 %mul_ln33_1, %add_ln33" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 118 'add' 'add_ln33_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i32 %mul_ln33_3, %add_ln33_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 119 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln33_4 = add i32 %add_ln33_1, %add_ln33_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 120 'add' 'add_ln33_4' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [1000 x i32]* %output_r, i64 0, i64 5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 121 'getelementptr' 'output_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (2.66ns)   --->   "store i32 %add_ln33_4, i32* %output_addr_5, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:33]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39 = add i32 %mul_ln39_2, %mul_ln39" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 123 'add' 'add_ln39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln39_1 = add i32 %mul_ln39_1, %add_ln39" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 124 'add' 'add_ln39_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_2)   --->   "%shl_ln39 = shl i32 %add_ln39_1, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 125 'shl' 'shl_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (6.58ns)   --->   "%mul_ln39_3 = mul nsw i32 %in2_load_2, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 126 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (6.58ns)   --->   "%mul_ln39_4 = mul nsw i32 %in2_load_4, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 127 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (6.58ns)   --->   "%mul_ln39_5 = mul nsw i32 %in2_load, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 128 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (6.58ns)   --->   "%mul_ln39_6 = mul nsw i32 %in2_load_6, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 129 'mul' 'mul_ln39_6' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln39_2 = add i32 %shl_ln39, %mul_ln39_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 130 'add' 'add_ln39_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (1.78ns)   --->   "%add_ln39_3 = add i32 %mul_ln39_6, %mul_ln39_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 131 'add' 'add_ln39_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (6.58ns)   --->   "%mul_ln46 = mul nsw i32 %in2_load_3, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 132 'mul' 'mul_ln46' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (6.58ns)   --->   "%mul_ln46_1 = mul nsw i32 %in2_load_4, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 133 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (6.58ns)   --->   "%mul_ln46_2 = mul nsw i32 %in2_load_2, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 134 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (6.58ns)   --->   "%mul_ln46_3 = mul nsw i32 %in2_load_5, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 135 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (6.58ns)   --->   "%mul_ln46_4 = mul nsw i32 %in2_load_1, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 136 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (6.58ns)   --->   "%mul_ln46_5 = mul nsw i32 %in2_load_6, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 137 'mul' 'mul_ln46_5' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (6.58ns)   --->   "%mul_ln46_6 = mul nsw i32 %in2_load, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 138 'mul' 'mul_ln46_6' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (6.58ns)   --->   "%mul_ln46_7 = mul nsw i32 %in2_load_7, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 139 'mul' 'mul_ln46_7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (1.78ns)   --->   "%add_ln46 = add i32 %mul_ln46, %mul_ln46_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 140 'add' 'add_ln46' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.78ns)   --->   "%add_ln46_3 = add i32 %mul_ln46_5, %mul_ln46_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 141 'add' 'add_ln46_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.78ns)   --->   "%add_ln46_4 = add i32 %mul_ln46_7, %mul_ln46_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 142 'add' 'add_ln46_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (6.58ns)   --->   "%mul_ln54_1 = mul nsw i32 %in2_load_3, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 143 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (6.58ns)   --->   "%mul_ln54_2 = mul nsw i32 %in2_load_5, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 144 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (6.58ns)   --->   "%mul_ln54_3 = mul nsw i32 %in2_load_1, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 145 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (6.58ns)   --->   "%mul_ln54_4 = mul nsw i32 %in2_load_7, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 146 'mul' 'mul_ln54_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (1.78ns)   --->   "%add_ln54 = add i32 %mul_ln54_1, %mul_ln54_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 147 'add' 'add_ln54' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.78ns)   --->   "%add_ln54_1 = add i32 %mul_ln54_4, %mul_ln54_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 148 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %add_ln54 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 149 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i32 %add_ln54_1 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 150 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/2] (2.66ns)   --->   "%in_load_8 = load i32* %in_addr_8, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 151 'load' 'in_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 152 [1/2] (2.66ns)   --->   "%in2_load_8 = load i32* %in2_addr_8, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 152 'load' 'in2_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 153 [1/2] (2.66ns)   --->   "%in_load_9 = load i32* %in_addr_9, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 153 'load' 'in_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 154 [1/2] (2.66ns)   --->   "%in2_load_9 = load i32* %in2_addr_9, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 154 'load' 'in2_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 7 <SV = 6> <Delay = 8.36>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_4 = add i32 %mul_ln39_4, %add_ln39_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 155 'add' 'add_ln39_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 156 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln39_5 = add i32 %add_ln39_2, %add_ln39_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 156 'add' 'add_ln39_5' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [1000 x i32]* %output_r, i64 0, i64 6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 157 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (2.66ns)   --->   "store i32 %add_ln39_5, i32* %output_addr_6, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39]   --->   Operation 158 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_1 = add i32 %mul_ln46_3, %mul_ln46_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 159 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 160 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln46_2 = add i32 %add_ln46, %add_ln46_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 160 'add' 'add_ln46_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_5 = add i32 %add_ln46_3, %add_ln46_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 161 'add' 'add_ln46_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 162 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln46_6 = add i32 %add_ln46_2, %add_ln46_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 162 'add' 'add_ln46_6' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr [1000 x i32]* %output_r, i64 0, i64 7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 163 'getelementptr' 'output_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (2.66ns)   --->   "store i32 %add_ln46_6, i32* %output_addr_7, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:46]   --->   Operation 164 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 165 [1/1] (6.58ns)   --->   "%mul_ln54 = mul nsw i32 %in2_load_4, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 165 'mul' 'mul_ln54' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (1.76ns)   --->   "%add_ln54_2 = add i31 %trunc_ln54_1, %trunc_ln54" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 166 'add' 'add_ln54_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (6.58ns)   --->   "%mul_ln54_5 = mul nsw i32 %in2_load_2, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 167 'mul' 'mul_ln54_5' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (6.58ns)   --->   "%mul_ln54_6 = mul nsw i32 %in2_load_6, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 168 'mul' 'mul_ln54_6' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (6.58ns)   --->   "%mul_ln54_7 = mul nsw i32 %in2_load, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 169 'mul' 'mul_ln54_7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (6.58ns)   --->   "%mul_ln54_8 = mul nsw i32 %in2_load_8, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 170 'mul' 'mul_ln54_8' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (1.78ns)   --->   "%add_ln54_5 = add i32 %mul_ln54_8, %mul_ln54_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 171 'add' 'add_ln54_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (6.58ns)   --->   "%mul_ln63 = mul nsw i32 %in2_load_4, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 172 'mul' 'mul_ln63' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (6.58ns)   --->   "%mul_ln63_1 = mul nsw i32 %in2_load_5, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 173 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (6.58ns)   --->   "%mul_ln63_2 = mul nsw i32 %in2_load_3, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 174 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (6.58ns)   --->   "%mul_ln63_3 = mul nsw i32 %in2_load_6, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 175 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (6.58ns)   --->   "%mul_ln63_4 = mul nsw i32 %in2_load_2, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 176 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (6.58ns)   --->   "%mul_ln63_5 = mul nsw i32 %in2_load_7, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 177 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (6.58ns)   --->   "%mul_ln63_6 = mul nsw i32 %in2_load_1, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 178 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (6.58ns)   --->   "%mul_ln63_7 = mul nsw i32 %in2_load_8, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 179 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (6.58ns)   --->   "%mul_ln63_8 = mul nsw i32 %in2_load, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 180 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (6.58ns)   --->   "%mul_ln63_9 = mul nsw i32 %in2_load_9, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 181 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (1.78ns)   --->   "%add_ln63 = add i32 %mul_ln63, %mul_ln63_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 182 'add' 'add_ln63' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (1.78ns)   --->   "%add_ln63_1 = add i32 %mul_ln63_4, %mul_ln63_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 183 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (1.78ns)   --->   "%add_ln63_4 = add i32 %mul_ln63_6, %mul_ln63_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 184 'add' 'add_ln63_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (6.58ns)   --->   "%mul_ln73 = mul nsw i32 %in2_load_5, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 185 'mul' 'mul_ln73' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (6.58ns)   --->   "%mul_ln73_1 = mul nsw i32 %in2_load_3, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 186 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (6.58ns)   --->   "%mul_ln73_2 = mul nsw i32 %in2_load_7, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 187 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (6.58ns)   --->   "%mul_ln73_3 = mul nsw i32 %in2_load_1, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 188 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (6.58ns)   --->   "%mul_ln73_4 = mul nsw i32 %in2_load_9, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 189 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (1.78ns)   --->   "%add_ln73 = add i32 %mul_ln73, %mul_ln73_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 190 'add' 'add_ln73' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i32 %add_ln73 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 191 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (6.58ns)   --->   "%mul_ln73_5 = mul nsw i32 %in2_load_4, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 192 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (6.58ns)   --->   "%mul_ln73_6 = mul nsw i32 %in2_load_6, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 193 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (6.58ns)   --->   "%mul_ln73_7 = mul nsw i32 %in2_load_2, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 194 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (6.58ns)   --->   "%mul_ln73_8 = mul nsw i32 %in2_load_8, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 195 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (1.78ns)   --->   "%add_ln73_5 = add i32 %mul_ln73_8, %mul_ln73_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 196 'add' 'add_ln73_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (6.58ns)   --->   "%mul_ln82 = mul nsw i32 %in2_load_5, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 197 'mul' 'mul_ln82' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (6.58ns)   --->   "%mul_ln82_1 = mul nsw i32 %in2_load_6, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 198 'mul' 'mul_ln82_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (6.58ns)   --->   "%mul_ln82_2 = mul nsw i32 %in2_load_4, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 199 'mul' 'mul_ln82_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (6.58ns)   --->   "%mul_ln82_3 = mul nsw i32 %in2_load_7, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 200 'mul' 'mul_ln82_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (6.58ns)   --->   "%mul_ln82_4 = mul nsw i32 %in2_load_3, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 201 'mul' 'mul_ln82_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (6.58ns)   --->   "%mul_ln82_5 = mul nsw i32 %in2_load_8, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 202 'mul' 'mul_ln82_5' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (6.58ns)   --->   "%mul_ln82_6 = mul nsw i32 %in2_load_2, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 203 'mul' 'mul_ln82_6' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (6.58ns)   --->   "%mul_ln82_7 = mul nsw i32 %in2_load_9, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 204 'mul' 'mul_ln82_7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (1.78ns)   --->   "%add_ln82 = add i32 %mul_ln82, %mul_ln82_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 205 'add' 'add_ln82' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (1.78ns)   --->   "%add_ln82_3 = add i32 %mul_ln82_5, %mul_ln82_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 206 'add' 'add_ln82_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (1.78ns)   --->   "%add_ln82_4 = add i32 %mul_ln82_7, %mul_ln82_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 207 'add' 'add_ln82_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (6.58ns)   --->   "%mul_ln90 = mul nsw i32 %in2_load_6, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 208 'mul' 'mul_ln90' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (6.58ns)   --->   "%mul_ln90_1 = mul nsw i32 %in2_load_5, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 209 'mul' 'mul_ln90_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (6.58ns)   --->   "%mul_ln90_2 = mul nsw i32 %in2_load_7, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 210 'mul' 'mul_ln90_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (6.58ns)   --->   "%mul_ln90_3 = mul nsw i32 %in2_load_3, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 211 'mul' 'mul_ln90_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (6.58ns)   --->   "%mul_ln90_4 = mul nsw i32 %in2_load_9, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 212 'mul' 'mul_ln90_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (1.78ns)   --->   "%add_ln90 = add i32 %mul_ln90_1, %mul_ln90_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 213 'add' 'add_ln90' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (1.78ns)   --->   "%add_ln90_1 = add i32 %mul_ln90_4, %mul_ln90_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 214 'add' 'add_ln90_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %add_ln90 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 215 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i32 %add_ln90_1 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 216 'trunc' 'trunc_ln90_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (6.58ns)   --->   "%mul_ln90_5 = mul nsw i32 %in2_load_4, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 217 'mul' 'mul_ln90_5' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (6.58ns)   --->   "%mul_ln90_6 = mul nsw i32 %in2_load_8, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 218 'mul' 'mul_ln90_6' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (6.58ns)   --->   "%mul_ln97 = mul nsw i32 %in2_load_6, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 219 'mul' 'mul_ln97' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (6.58ns)   --->   "%mul_ln97_1 = mul nsw i32 %in2_load_7, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 220 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (6.58ns)   --->   "%mul_ln97_2 = mul nsw i32 %in2_load_5, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 221 'mul' 'mul_ln97_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (6.58ns)   --->   "%mul_ln97_3 = mul nsw i32 %in2_load_8, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 222 'mul' 'mul_ln97_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (6.58ns)   --->   "%mul_ln97_4 = mul nsw i32 %in2_load_4, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 223 'mul' 'mul_ln97_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (6.58ns)   --->   "%mul_ln97_5 = mul nsw i32 %in2_load_9, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 224 'mul' 'mul_ln97_5' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (1.78ns)   --->   "%add_ln97_2 = add i32 %mul_ln97_5, %mul_ln97_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 225 'add' 'add_ln97_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (6.58ns)   --->   "%mul_ln103 = mul nsw i32 %in2_load_7, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 226 'mul' 'mul_ln103' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (6.58ns)   --->   "%mul_ln103_1 = mul nsw i32 %in2_load_5, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 227 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (6.58ns)   --->   "%mul_ln103_2 = mul nsw i32 %in2_load_9, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 228 'mul' 'mul_ln103_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (6.58ns)   --->   "%mul_ln103_3 = mul nsw i32 %in2_load_6, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 229 'mul' 'mul_ln103_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (6.58ns)   --->   "%mul_ln103_4 = mul nsw i32 %in2_load_8, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 230 'mul' 'mul_ln103_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (6.58ns)   --->   "%mul_ln108 = mul nsw i32 %in2_load_7, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:108]   --->   Operation 231 'mul' 'mul_ln108' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (6.58ns)   --->   "%mul_ln108_1 = mul nsw i32 %in2_load_8, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:108]   --->   Operation 232 'mul' 'mul_ln108_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (6.58ns)   --->   "%mul_ln108_2 = mul nsw i32 %in2_load_6, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:108]   --->   Operation 233 'mul' 'mul_ln108_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (6.58ns)   --->   "%mul_ln108_3 = mul nsw i32 %in2_load_9, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:108]   --->   Operation 234 'mul' 'mul_ln108_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (1.78ns)   --->   "%add_ln108 = add i32 %mul_ln108, %mul_ln108_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:108]   --->   Operation 235 'add' 'add_ln108' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (6.58ns)   --->   "%mul_ln112 = mul nsw i32 %in2_load_8, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112]   --->   Operation 236 'mul' 'mul_ln112' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (6.58ns)   --->   "%mul_ln112_1 = mul nsw i32 %in2_load_7, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112]   --->   Operation 237 'mul' 'mul_ln112_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (6.58ns)   --->   "%mul_ln112_2 = mul nsw i32 %in2_load_9, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112]   --->   Operation 238 'mul' 'mul_ln112_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (1.78ns)   --->   "%add_ln112 = add nsw i32 %mul_ln112_1, %mul_ln112_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112]   --->   Operation 239 'add' 'add_ln112' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (6.58ns)   --->   "%mul_ln115 = mul nsw i32 %in2_load_8, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:115]   --->   Operation 240 'mul' 'mul_ln115' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (6.58ns)   --->   "%mul_ln115_1 = mul nsw i32 %in2_load_9, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:115]   --->   Operation 241 'mul' 'mul_ln115_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (1.78ns)   --->   "%add_ln115 = add nsw i32 %mul_ln115, %mul_ln115_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:115]   --->   Operation 242 'add' 'add_ln115' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (6.58ns)   --->   "%mul_ln117 = mul i32 %in2_load_9, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:117]   --->   Operation 243 'mul' 'mul_ln117' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.21>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln54_2, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 244 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_3 = add i32 %mul_ln54_5, %mul_ln54" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 245 'add' 'add_ln54_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 246 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln54_4 = add i32 %shl_ln3, %add_ln54_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 246 'add' 'add_ln54_4' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_6 = add i32 %mul_ln54_6, %add_ln54_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 247 'add' 'add_ln54_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 248 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln54_7 = add i32 %add_ln54_4, %add_ln54_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 248 'add' 'add_ln54_7' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%output_addr_8 = getelementptr [1000 x i32]* %output_r, i64 0, i64 8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 249 'getelementptr' 'output_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (2.66ns)   --->   "store i32 %add_ln54_7, i32* %output_addr_8, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54]   --->   Operation 250 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_2 = add i32 %mul_ln63_2, %add_ln63_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 251 'add' 'add_ln63_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 252 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln63_3 = add i32 %add_ln63, %add_ln63_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 252 'add' 'add_ln63_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_5 = add i32 %mul_ln63_9, %mul_ln63_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 253 'add' 'add_ln63_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 254 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln63_6 = add i32 %mul_ln63_7, %add_ln63_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 254 'add' 'add_ln63_6' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_7 = add i32 %add_ln63_4, %add_ln63_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 255 'add' 'add_ln63_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 256 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln63_8 = add i32 %add_ln63_3, %add_ln63_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 256 'add' 'add_ln63_8' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%output_addr_9 = getelementptr [1000 x i32]* %output_r, i64 0, i64 9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 257 'getelementptr' 'output_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (2.66ns)   --->   "store i32 %add_ln63_8, i32* %output_addr_9, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:63]   --->   Operation 258 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_1 = add i32 %mul_ln73_4, %mul_ln73_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 259 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 260 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln73_2 = add i32 %mul_ln73_2, %add_ln73_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 260 'add' 'add_ln73_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i32 %add_ln73_2 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 261 'trunc' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (1.76ns)   --->   "%add_ln73_3 = add i31 %trunc_ln73_1, %trunc_ln73" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 262 'add' 'add_ln73_3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln73_3, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 263 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (1.78ns)   --->   "%add_ln73_4 = add i32 %shl_ln4, %mul_ln73_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 264 'add' 'add_ln73_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_1 = add i32 %mul_ln82_3, %mul_ln82_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 265 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 266 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln82_2 = add i32 %add_ln82, %add_ln82_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 266 'add' 'add_ln82_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_5 = add i32 %add_ln82_3, %add_ln82_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 267 'add' 'add_ln82_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 268 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln82_6 = add i32 %add_ln82_2, %add_ln82_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 268 'add' 'add_ln82_6' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 269 [1/1] (1.76ns)   --->   "%add_ln90_2 = add i31 %trunc_ln90_1, %trunc_ln90" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 269 'add' 'add_ln90_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln90_2, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 270 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (1.78ns)   --->   "%add_ln90_3 = add i32 %mul_ln90, %shl_ln5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 271 'add' 'add_ln90_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_4 = add i32 %mul_ln90_6, %mul_ln90_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 272 'add' 'add_ln90_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 273 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln90_5 = add i32 %add_ln90_3, %add_ln90_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 273 'add' 'add_ln90_5' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97 = add i32 %mul_ln97_2, %mul_ln97" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 274 'add' 'add_ln97' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 275 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln97_1 = add i32 %mul_ln97_1, %add_ln97" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 275 'add' 'add_ln97_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_3 = add i32 %mul_ln97_3, %add_ln97_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 276 'add' 'add_ln97_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 277 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln97_4 = add i32 %add_ln97_1, %add_ln97_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 277 'add' 'add_ln97_4' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i32 %mul_ln103_2, %mul_ln103" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 278 'add' 'add_ln103' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 279 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i32 %mul_ln103_1, %add_ln103" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 279 'add' 'add_ln103_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln103 = shl i32 %add_ln103_1, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 280 'shl' 'shl_ln103' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_2 = add i32 %mul_ln103_4, %shl_ln103" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 281 'add' 'add_ln103_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 282 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln103_3 = add i32 %mul_ln103_3, %add_ln103_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 282 'add' 'add_ln103_3' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_1 = add i32 %mul_ln108_3, %mul_ln108_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:108]   --->   Operation 283 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 284 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln108_2 = add i32 %add_ln108, %add_ln108_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:108]   --->   Operation 284 'add' 'add_ln108_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln112_1)   --->   "%shl_ln112 = shl i32 %add_ln112, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112]   --->   Operation 285 'shl' 'shl_ln112' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln112_1 = add nsw i32 %mul_ln112, %shl_ln112" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112]   --->   Operation 286 'add' 'add_ln112_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.44>
ST_9 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_6 = add i32 %mul_ln73_6, %add_ln73_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 287 'add' 'add_ln73_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 288 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln73_7 = add i32 %add_ln73_4, %add_ln73_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 288 'add' 'add_ln73_7' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%output_addr_10 = getelementptr [1000 x i32]* %output_r, i64 0, i64 10" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 289 'getelementptr' 'output_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (2.66ns)   --->   "store i32 %add_ln73_7, i32* %output_addr_10, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73]   --->   Operation 290 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%output_addr_11 = getelementptr [1000 x i32]* %output_r, i64 0, i64 11" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 291 'getelementptr' 'output_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (2.66ns)   --->   "store i32 %add_ln82_6, i32* %output_addr_11, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:82]   --->   Operation 292 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 10 <SV = 9> <Delay = 2.66>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%output_addr_12 = getelementptr [1000 x i32]* %output_r, i64 0, i64 12" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 293 'getelementptr' 'output_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (2.66ns)   --->   "store i32 %add_ln90_5, i32* %output_addr_12, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90]   --->   Operation 294 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%output_addr_13 = getelementptr [1000 x i32]* %output_r, i64 0, i64 13" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 295 'getelementptr' 'output_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (2.66ns)   --->   "store i32 %add_ln97_4, i32* %output_addr_13, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:97]   --->   Operation 296 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%output_addr_14 = getelementptr [1000 x i32]* %output_r, i64 0, i64 14" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 297 'getelementptr' 'output_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (2.66ns)   --->   "store i32 %add_ln103_3, i32* %output_addr_14, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103]   --->   Operation 298 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%output_addr_15 = getelementptr [1000 x i32]* %output_r, i64 0, i64 15" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:108]   --->   Operation 299 'getelementptr' 'output_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (2.66ns)   --->   "store i32 %add_ln108_2, i32* %output_addr_15, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:108]   --->   Operation 300 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 12 <SV = 11> <Delay = 2.66>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%output_addr_16 = getelementptr [1000 x i32]* %output_r, i64 0, i64 16" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112]   --->   Operation 301 'getelementptr' 'output_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (2.66ns)   --->   "store i32 %add_ln112_1, i32* %output_addr_16, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112]   --->   Operation 302 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%output_addr_17 = getelementptr [1000 x i32]* %output_r, i64 0, i64 17" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:115]   --->   Operation 303 'getelementptr' 'output_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (2.66ns)   --->   "store i32 %add_ln115, i32* %output_addr_17, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:115]   --->   Operation 304 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 13 <SV = 12> <Delay = 2.66>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %output_r) nounwind, !map !13"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %in2) nounwind, !map !19"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %in_r) nounwind, !map !23"   --->   Operation 307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @fproduct_str) nounwind"   --->   Operation 308 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln117 = shl i32 %mul_ln117, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:117]   --->   Operation 309 'shl' 'shl_ln117' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%output_addr_18 = getelementptr [1000 x i32]* %output_r, i64 0, i64 18" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:117]   --->   Operation 310 'getelementptr' 'output_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (2.66ns)   --->   "store i32 %shl_ln117, i32* %output_addr_18, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:117]   --->   Operation 311 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "ret void" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:118]   --->   Operation 312 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('in_addr', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:17) [7]  (0 ns)
	'load' operation ('in_load', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:18) on array 'in_r' [12]  (2.66 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'load' operation ('in2_load', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:18) on array 'in2' [11]  (2.66 ns)

 <State 3>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln19', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19) [17]  (6.58 ns)
	'add' operation ('add_ln19', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:19) [21]  (1.78 ns)

 <State 4>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln24', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24) [36]  (6.58 ns)
	'add' operation ('add_ln24', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:24) [44]  (1.78 ns)

 <State 5>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_1', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28) [50]  (6.58 ns)
	'add' operation ('add_ln28', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:28) [52]  (1.78 ns)

 <State 6>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln39_3', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39) [88]  (6.58 ns)
	'add' operation ('add_ln39_2', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:39) [96]  (1.78 ns)

 <State 7>: 8.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_7', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54) [138]  (6.58 ns)
	'add' operation ('add_ln54_5', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54) [144]  (1.78 ns)

 <State 8>: 8.22ns
The critical path consists of the following:
	'add' operation ('add_ln54_4', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54) [143]  (2.78 ns)
	'add' operation ('add_ln54_7', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54) [146]  (2.78 ns)
	'store' operation ('store_ln54', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54) of variable 'add_ln54_7', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:54 on array 'output_r' [148]  (2.66 ns)

 <State 9>: 5.44ns
The critical path consists of the following:
	'add' operation ('add_ln73_6', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73) [192]  (0 ns)
	'add' operation ('add_ln73_7', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73) [193]  (2.78 ns)
	'store' operation ('store_ln73', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73) of variable 'add_ln73_7', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:73 on array 'output_r' [195]  (2.66 ns)

 <State 10>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_12', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90) [229]  (0 ns)
	'store' operation ('store_ln90', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90) of variable 'add_ln90_5', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:90 on array 'output_r' [230]  (2.66 ns)

 <State 11>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_14', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103) [254]  (0 ns)
	'store' operation ('store_ln103', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103) of variable 'add_ln103_3', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:103 on array 'output_r' [255]  (2.66 ns)

 <State 12>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_16', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112) [271]  (0 ns)
	'store' operation ('store_ln112', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112) of variable 'add_ln112_1', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:112 on array 'output_r' [272]  (2.66 ns)

 <State 13>: 2.66ns
The critical path consists of the following:
	'shl' operation ('shl_ln117', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:117) [279]  (0 ns)
	'store' operation ('store_ln117', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:117) of variable 'shl_ln117', extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fproduct_with_main.c:117 on array 'output_r' [281]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
