{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 11:06:15 2014 " "Info: Processing started: Tue May 20 11:06:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L3C268 -c L3C268 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L3C268 -c L3C268" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "L2C268 " "Warning: Ignored assignments for entity \"L2C268\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity L2C268 -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "switch L3C268.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at L3C268.v(37): created implicit net for \"switch\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L3C268.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file L3C268.v" { { "Info" "ISGN_ENTITY_NAME" "1 L3C268 " "Info: Found entity 1: L3C268" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "L3C268 " "Info: Elaborating entity \"L3C268\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "creditInput L3C268.v(34) " "Warning (10036): Verilog HDL or VHDL warning at L3C268.v(34): object \"creditInput\" assigned a value but never read" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L3C268.v(250) " "Warning (10270): Verilog HDL Case Statement warning at L3C268.v(250): incomplete case statement has no default case item" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 250 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L3C268.v(194) " "Warning (10270): Verilog HDL Case Statement warning at L3C268.v(194): incomplete case statement has no default case item" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 194 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L3C268.v(166) " "Warning (10270): Verilog HDL Case Statement warning at L3C268.v(166): incomplete case statement has no default case item" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 166 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 L3C268.v(29) " "Warning (10240): Verilog HDL Always Construct warning at L3C268.v(29): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 L3C268.v(29) " "Warning (10240): Verilog HDL Always Construct warning at L3C268.v(29): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 L3C268.v(29) " "Warning (10240): Verilog HDL Always Construct warning at L3C268.v(29): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 L3C268.v(29) " "Warning (10240): Verilog HDL Always Construct warning at L3C268.v(29): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 L3C268.v(43) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(43): truncated value with size 32 to match size of target (2)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(70) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(70): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(76) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(76): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(82) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(82): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(88) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(88): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 L3C268.v(89) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(89): truncated value with size 32 to match size of target (2)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(96) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(96): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 L3C268.v(97) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(97): truncated value with size 32 to match size of target (2)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(115) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(115): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(123) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(123): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 L3C268.v(141) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(141): truncated value with size 32 to match size of target (24)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(145) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(145): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[9\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[8\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[8\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[7\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[7\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[6\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[6\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[5\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[5\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[4\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[4\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[3\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[3\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[2\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[2\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[1\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[1\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[0\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[0\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[0\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[1\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[2\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[3\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[4\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[5\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[6\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[0\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[1\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[2\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[3\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[4\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[5\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[6\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[0\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[1\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[2\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[3\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[4\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[5\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[6\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[0\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[1\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[2\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[3\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[4\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[5\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[6\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[2\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[2\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[3\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[3\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[4\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[4\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[6\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[6\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[0\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[0\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[1\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[1\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[5\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[5\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "errorCase\[1\] data_in GND " "Warning (14130): Reduced register \"errorCase\[1\]\" with stuck data_in port to stuck value GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|L3C268\|reset 2 " "Info: State machine \"\|L3C268\|reset\" contains 2 states" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|L3C268\|reset " "Info: Selected Auto state machine encoding method for state machine \"\|L3C268\|reset\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|L3C268\|reset " "Info: Encoding result for state machine \"\|L3C268\|reset\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "reset.01 " "Info: Encoded state bit \"reset.01\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|L3C268\|reset.00 0 " "Info: State \"\|L3C268\|reset.00\" uses code string \"0\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|L3C268\|reset.01 1 " "Info: State \"\|L3C268\|reset.01\" uses code string \"1\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "L3C268.v" "Mod1" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "L3C268.v" "Mod0" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info: Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[0\]\$latch " "Warning: Latch hex0\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[1\]\$latch " "Warning: Latch hex0\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[2\]\$latch " "Warning: Latch hex0\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[3\]\$latch " "Warning: Latch hex0\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[4\]\$latch " "Warning: Latch hex0\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[5\]\$latch " "Warning: Latch hex0\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[6\]\$latch " "Warning: Latch hex0\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE state\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[0\]\$latch " "Warning: Latch hex1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[1\]\$latch " "Warning: Latch hex1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA errorCase\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal errorCase\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[2\]\$latch " "Warning: Latch hex1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[3\]\$latch " "Warning: Latch hex1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[4\]\$latch " "Warning: Latch hex1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[5\]\$latch " "Warning: Latch hex1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[6\]\$latch " "Warning: Latch hex1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE state\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[0\]\$latch " "Warning: Latch hex2\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[1\]\$latch " "Warning: Latch hex2\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[2\]\$latch " "Warning: Latch hex2\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[3\]\$latch " "Warning: Latch hex2\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[4\]\$latch " "Warning: Latch hex2\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[5\]\$latch " "Warning: Latch hex2\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[6\]\$latch " "Warning: Latch hex2\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE state\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[0\]\$latch " "Warning: Latch hex3\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[1\]\$latch " "Warning: Latch hex3\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[2\]\$latch " "Warning: Latch hex3\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[3\]\$latch " "Warning: Latch hex3\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[4\]\$latch " "Warning: Latch hex3\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[5\]\$latch " "Warning: Latch hex3\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[6\]\$latch " "Warning: Latch hex3\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE state\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[0\] GND " "Warning (13410): Pin \"ledr\[0\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[1\] GND " "Warning (13410): Pin \"ledr\[1\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[2\] GND " "Warning (13410): Pin \"ledr\[2\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[3\] GND " "Warning (13410): Pin \"ledr\[3\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[4\] GND " "Warning (13410): Pin \"ledr\[4\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[5\] GND " "Warning (13410): Pin \"ledr\[5\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[6\] GND " "Warning (13410): Pin \"ledr\[6\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[7\] GND " "Warning (13410): Pin \"ledr\[7\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[8\] GND " "Warning (13410): Pin \"ledr\[8\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[9\] GND " "Warning (13410): Pin \"ledr\[9\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reset~142 " "Info: Register \"reset~142\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "L2C268 " "Warning: Ignored assignments for entity \"L2C268\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity L2C268 -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.map.smsg " "Info: Generated suppressed messages file E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "Warning (15610): No output dependent on input pin \"sw\[5\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "Warning (15610): No output dependent on input pin \"sw\[6\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "Warning (15610): No output dependent on input pin \"sw\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "Warning (15610): No output dependent on input pin \"key\[2\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "627 " "Info: Implemented 627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Info: Implemented 566 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Allocated 194 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 11:06:18 2014 " "Info: Processing ended: Tue May 20 11:06:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
