Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Chris\Documents\TEC\Taller\LAB_5\VGA_Controller_FPGA\CLK_VGA_IP.qsys --block-symbol-file --output-directory=C:\Users\Chris\Documents\TEC\Taller\LAB_5\VGA_Controller_FPGA\CLK_VGA_IP --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading VGA_Controller_FPGA/CLK_VGA_IP.qsys
Progress: Reading input file
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Chris\Documents\TEC\Taller\LAB_5\VGA_Controller_FPGA\CLK_VGA_IP.qsys --synthesis=VERILOG --output-directory=C:\Users\Chris\Documents\TEC\Taller\LAB_5\VGA_Controller_FPGA\CLK_VGA_IP\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading VGA_Controller_FPGA/CLK_VGA_IP.qsys
Progress: Reading input file
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CLK_VGA_IP: Generating CLK_VGA_IP "CLK_VGA_IP" for QUARTUS_SYNTH
Info: video_pll_0: "CLK_VGA_IP" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_pll: "video_pll_0" instantiated altera_pll "video_pll"
Info: reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: CLK_VGA_IP: Done "CLK_VGA_IP" with 4 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
