## ğŸ“ **4 bit parallel adder**
*Adder*

## ğŸ“˜ **Project Description**
This project implements a 4-bit parallel adder using Verilog HDL. It performs binary addition of two 4-bit numbers and generates a 4-bit sum along with a carry-out bit. The design is first simulated in Quartus Prime and then implemented on FPGA.

---

 ğŸš€  Procedure for 4 bit parallal adder**


### **1ï¸âƒ£ Create a New Project**
- Open Quartus Prime
- Go to **File â†’ New Project Wizard**
- Choose the project directory
- Enter the project name
- Finish project setup

---

### **2ï¸âƒ£ Create Design File (HDL Source)**
- Go to **File â†’ New â†’ (Verilog/VHDL) File**
- Write your design code
- Save the file



---

### **3ï¸âƒ£ Create Testbench File (For Simulation)**
- Go to **File â†’ New â†’ (Verilog/VHDL) File**
- Write the testbench to test your design
- Save the file

---

### **4ï¸âƒ£ Add Required Files to the Project**
- Go to **Project â†’ Add/Remove Files in Project**
- Add your design file(s)
- Add your testbench file (for simulation)

---

### **5ï¸âƒ£ Compile the Project**
- Go to **Processing â†’ Start Compilation**
- Wait for the compilation to finish without errors


---

## ğŸ§ª **Simulation Procedure (Any Simulation Tool)**
- Go to **Tools â†’ Run Simulation Tool â†’ RTL Simulation**
- Open your testbench
- Run simulation
- View waveforms to verify the logic



---

## ğŸ”Œ **(Optional) FPGA Pin Assignment**
Only required if the design is to be implemented on hardware.

- Go to **Assignments â†’ Pin Planner**
- Map external signals (inputs/outputs) to physical FPGA pins
- Recompile
- Program the FPGA device


---

## ğŸ“ **Recommended Folder Structure**
```
ğŸ“¦ 4 bit parallel adder
 â”£ ğŸ“œ parallel_adder / v / vhd
 â”£ ğŸ“œ tb_parallel_adder.sv / v / vhd
 â”£ ğŸ“ output_files
 â”£ ğŸ“ simulation
 â”— ğŸ“œ README.md
```
