irun(64): 15.10-s014: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s014: Started on Jun 18, 2018 at 15:13:08 IDT
irun
	-f row_decoder_tb.f
		row_decoder_tb.v
		../../verilog_modules/PreDecoder_2_4/PreDecoder_2_4.v
		../../verilog_modules/PreDecoder_3_8/PreDecoder_3_8.v
		../../verilog_modules/PreDecoder_4_16/PreDecoder_4_16.v
		../../verilog_modules/row_decoder/row_decoder.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
	-debug
	-nospecify
Recompiling... reason: file '/project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/PreDecoder_2_4/PreDecoder_2_4.v' is newer than expected.
	expected: Mon Jun 18 14:58:29 2018
	actual:   Mon Jun 18 15:12:42 2018
file: ../../verilog_modules/PreDecoder_2_4/PreDecoder_2_4.v
	module worklib.PreDecoder_2_4:v
		errors: 0, warnings: 0
file: ../../verilog_modules/PreDecoder_3_8/PreDecoder_3_8.v
	module worklib.PreDecoder_3_8:v
		errors: 0, warnings: 0
file: ../../verilog_modules/row_decoder/row_decoder.v
	module worklib.row_decoder:v
		errors: 0, warnings: 0
file: /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
	module sc12_cln65lp_base_rvt.NOR3_X1A_A12TR:v
		errors: 0, warnings: 0
ncvlog: *W,LIBNOU: Library "/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'sc12_cln65lp_base_rvt' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		row_decoder_tb
		PreDecoder_3_8
		PreDecoder_4_16
	row_decoder UUT(in, out);
	                 |
ncelab: *W,CUVMPW (./row_decoder_tb.v,9|18): port sizes differ in port connection (5/6).
	row_decoder UUT(in, out);
	                      |
ncelab: *W,CUVMPW (./row_decoder_tb.v,9|23): port sizes differ in port connection (32/64).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.row_decoder:v <0x4a85d331>
			streams:   0, words:     0
		worklib.row_decoder_tb:v <0x31ca111c>
			streams:   3, words:  4819
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:               120      10
		Primitives:            113       3
		Registers:               2       2
		Scalar wires:           39       -
		Expanded wires:          6       1
		Initial blocks:          1       1
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.row_decoder_tb:v
Loading snapshot worklib.row_decoder_tb:v .................... Done
ncsim> source /opt/cadence/INCISIV/151/tools/inca/files/ncsimrc
ncsim> run
		time:	in	out
                   0:	00000	00000000000000000000000000000000
                   2:	00001	00000000000000000000000000000000
                   3:	00010	00000000000000000000000000000000
                   4:	00011	10001000100010001000100010001000
                   5:	00100	00000000000000000000000000000000
                   6:	00101	00000000000000000000000000000000
                   7:	00110	00000000000000000000000000000000
                   8:	00111	10001000100010001000100010001000
                   9:	01000	00000000000000000000000000000000
                  10:	01001	00000000000000000000000000000000
                  11:	01010	00000000000000000000000000000000
                  12:	01011	10001000100010001000100010001000
                  13:	01100	00000000000000000000000000000000
                  14:	01101	00000000000000000000000000000000
                  15:	01110	00000000000000000000000000000000
                  16:	01111	10001000100010001000100010001000
                  17:	10000	00000000000000000000000000000000
                  18:	10001	00000000000000000000000000000000
                  19:	10010	00000000000000000000000000000000
                  20:	10011	10001000100010001000100010001000
                  21:	10100	00000000000000000000000000000000
                  22:	10101	00000000000000000000000000000000
                  23:	10110	00000000000000000000000000000000
                  24:	10111	10001000100010001000100010001000
                  25:	11000	00000000000000000000000000000000
                  26:	11001	00000000000000000000000000000000
                  27:	11010	00000000000000000000000000000000
                  28:	11011	10001000100010001000100010001000
                  29:	11100	00000000000000000000000000000000
                  30:	11101	00000000000000000000000000000000
                  31:	11110	00000000000000000000000000000000
                  32:	11111	10001000100010001000100010001000
Simulation complete via $finish(1) at time 36 NS + 0
./row_decoder_tb.v:27 			#4 $finish;			
ncsim> exit
TOOL:	irun(64)	15.10-s014: Exiting on Jun 18, 2018 at 15:13:08 IDT  (total: 00:00:00)
