$date
	Thu Apr 13 15:48:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module divider_tb $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$scope module UUT $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & F $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
0#
0"
0!
$end
#2
1%
1"
#4
1$
0"
#6
1!
0%
0$
1"
#8
1%
0"
#10
1$
1"
#12
0!
0%
0$
0"
#14
1%
1"
#16
1$
0"
#18
1!
0%
0$
1"
#20
0!
0&
0"
1#
#22
1"
#24
0"
#26
1"
#28
0"
#30
1"
#32
0"
#34
1"
#36
0"
#38
1"
#39
0#
#40
1&
0"
#42
1%
1"
#44
1$
0"
#46
1!
0%
0$
1"
#48
1%
0"
#50
1$
1"
#52
0!
0%
0$
0"
#54
1%
1"
#56
1$
0"
#58
1!
0%
0$
1"
#59
