5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd final1.vcd -o final1.cdd -v final1.v
3 0 $root $root NA 0 0 1
3 0 main main final1.v 1 27 1
2 1 5 d000d 1 1 8 0 0 c
2 2 5 90009 2 1 c 0 0 b
2 3 5 9000d 2 8 2028c 1 2 1 2 10102
2 4 5 50005 0 1 400 0 0 a
2 5 5 5000d 2 36 f00e 3 4
2 6 8 c000f 1 0 20004 0 0 1 4 0
2 7 8 80008 0 1 400 0 0 b
2 8 8 8000f 1 37 1006 6 7
2 9 9 c000f 1 0 20008 0 0 1 4 1
2 10 9 80008 0 1 400 0 0 c
2 11 9 8000f 1 37 a 9 10
2 12 10 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 13 10 10003 2 2c 12000a 12 0 32 2 aa aa aa aa aa aa aa aa
2 14 11 50008 1 0 20008 0 0 1 4 1
2 15 11 10001 0 1 400 0 0 b
2 16 11 10008 1 37 a 14 15
2 17 15 b000b 1 1 8 0 0 a
2 18 15 a000a 1 1b 20004 17 0 1 2 102
2 19 15 60006 0 1 400 0 0 d
2 20 15 6000b 1 37 801006 18 19
1 b 3 830004 1 0 0 0 1 1 102
1 c 3 830007 1 0 0 0 1 1 2
1 d 3 83000a 1 0 0 0 1 1 2
1 a 5 30005 1 0 0 0 1 1 102
4 5 5 5
4 16 0 0
4 13 16 0
4 11 13 13
4 8 11 11
4 20 0 0
