Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-3csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : data_catcher

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/sebas/Escritorio/trabajo1dig/carpeta_prueba/data_catcher.v" into library work
Parsing module <data_catcher>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <data_catcher>.
WARNING:HDLCompiler:413 - "/home/sebas/Escritorio/trabajo1dig/carpeta_prueba/data_catcher.v" Line 28: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/sebas/Escritorio/trabajo1dig/carpeta_prueba/data_catcher.v" Line 33: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/sebas/Escritorio/trabajo1dig/carpeta_prueba/data_catcher.v" Line 41: Result of 16-bit expression is truncated to fit in 15-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <data_catcher>.
    Related source file is "/home/sebas/Escritorio/trabajo1dig/carpeta_prueba/data_catcher.v".
    Found 1-bit register for signal <pixel_half>.
    Found 16-bit register for signal <temp_rgb>.
    Found 1-bit register for signal <DP_RAM_regW>.
    Found 8-bit register for signal <DP_RAM_data_out>.
    Found 2-bit register for signal <FSM_state>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <data_catcher> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <FSM_state_1> has a constant value of 0 in block <data_catcher>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <FSM_state_1> has a constant value of 0 in block <data_catcher>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <temp_rgb_0> of sequential type is unconnected in block <data_catcher>.
WARNING:Xst:2677 - Node <temp_rgb_1> of sequential type is unconnected in block <data_catcher>.
WARNING:Xst:2677 - Node <temp_rgb_2> of sequential type is unconnected in block <data_catcher>.
WARNING:Xst:2677 - Node <temp_rgb_3> of sequential type is unconnected in block <data_catcher>.
WARNING:Xst:2677 - Node <temp_rgb_4> of sequential type is unconnected in block <data_catcher>.
WARNING:Xst:2677 - Node <temp_rgb_5> of sequential type is unconnected in block <data_catcher>.
WARNING:Xst:2677 - Node <temp_rgb_6> of sequential type is unconnected in block <data_catcher>.
WARNING:Xst:2677 - Node <temp_rgb_7> of sequential type is unconnected in block <data_catcher>.
WARNING:Xst:2677 - Node <temp_rgb_11> of sequential type is unconnected in block <data_catcher>.
WARNING:Xst:2677 - Node <temp_rgb_12> of sequential type is unconnected in block <data_catcher>.

Optimizing unit <data_catcher> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block data_catcher, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT5                        : 6
# FlipFlops/Latches                : 17
#      FD                          : 8
#      FDE                         : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 10
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  126800     0%  
 Number of Slice LUTs:                   10  out of  63400     0%  
    Number used as Logic:                10  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     11
   Number with an unused Flip Flop:       3  out of     11    27%  
   Number with an unused LUT:             1  out of     11     9%  
   Number of fully used LUT-FF pairs:     7  out of     11    63%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  20  out of    210     9%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk                               | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.281ns (Maximum Frequency: 780.701MHz)
   Minimum input arrival time before clock: 1.053ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pclk'
  Clock period: 1.281ns (frequency: 780.701MHz)
  Total number of paths / destination ports: 44 / 23
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            pixel_half (FF)
  Destination:       DP_RAM_data_out_0 (FF)
  Source Clock:      pclk rising
  Destination Clock: pclk rising

  Data Path: pixel_half to DP_RAM_data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.361   0.416  pixel_half (pixel_half)
     LUT3:I1->O            8   0.097   0.311  _n0060_inv1 (_n0060_inv)
     FDE:CE                    0.095          DP_RAM_data_out_0
    ----------------------------------------
    Total                      1.281ns (0.553ns logic, 0.728ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pclk'
  Total number of paths / destination ports: 25 / 19
-------------------------------------------------------------------------
Offset:              1.053ns (Levels of Logic = 2)
  Source:            href (PAD)
  Destination:       DP_RAM_data_out_0 (FF)
  Destination Clock: pclk rising

  Data Path: href to DP_RAM_data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.548  href_IBUF (href_IBUF)
     LUT3:I0->O            8   0.097   0.311  _n0060_inv1 (_n0060_inv)
     FDE:CE                    0.095          DP_RAM_data_out_0
    ----------------------------------------
    Total                      1.053ns (0.193ns logic, 0.860ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pclk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            DP_RAM_data_out_7 (FF)
  Destination:       DP_RAM_data_out<7> (PAD)
  Source Clock:      pclk rising

  Data Path: DP_RAM_data_out_7 to DP_RAM_data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  DP_RAM_data_out_7 (DP_RAM_data_out_7)
     OBUF:I->O                 0.000          DP_RAM_data_out_7_OBUF (DP_RAM_data_out<7>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pclk           |    1.281|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 68.00 secs
Total CPU time to Xst completion: 59.07 secs
 
--> 


Total memory usage is 509804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    0 (   0 filtered)

