{
  "module_name": "atmel_lcdc.h",
  "hash_id": "18e3cd57a821c06407bf0479dec8bc35f5d920453c89881f3b8cfed12b334702",
  "original_prompt": "Ingested from linux-6.6.14/include/video/atmel_lcdc.h",
  "human_readable_source": " \n \n#ifndef __ATMEL_LCDC_H__\n#define __ATMEL_LCDC_H__\n\n#include <linux/workqueue.h>\n\n \n#define ATMEL_LCDC_WIRING_BGR\t0\n#define ATMEL_LCDC_WIRING_RGB\t1\n\n\n  \nstruct atmel_lcdfb_pdata {\n\tunsigned int\t\tguard_time;\n\tbool\t\t\tlcdcon_is_backlight;\n\tbool\t\t\tlcdcon_pol_negative;\n\tu8\t\t\tdefault_bpp;\n\tu8\t\t\tlcd_wiring_mode;\n\tunsigned int\t\tdefault_lcdcon2;\n\tunsigned int\t\tdefault_dmacon;\n\tvoid (*atmel_lcdfb_power_control)(struct atmel_lcdfb_pdata *pdata, int on);\n\tstruct fb_monspecs\t*default_monspecs;\n\n\tstruct list_head\tpwr_gpios;\n};\n\n#define ATMEL_LCDC_DMABADDR1\t0x00\n#define ATMEL_LCDC_DMABADDR2\t0x04\n#define ATMEL_LCDC_DMAFRMPT1\t0x08\n#define ATMEL_LCDC_DMAFRMPT2\t0x0c\n#define ATMEL_LCDC_DMAFRMADD1\t0x10\n#define ATMEL_LCDC_DMAFRMADD2\t0x14\n\n#define ATMEL_LCDC_DMAFRMCFG\t0x18\n#define\tATMEL_LCDC_FRSIZE\t(0x7fffff <<  0)\n#define\tATMEL_LCDC_BLENGTH_OFFSET\t24\n#define\tATMEL_LCDC_BLENGTH\t(0x7f     << ATMEL_LCDC_BLENGTH_OFFSET)\n\n#define ATMEL_LCDC_DMACON\t0x1c\n#define\tATMEL_LCDC_DMAEN\t(0x1 << 0)\n#define\tATMEL_LCDC_DMARST\t(0x1 << 1)\n#define\tATMEL_LCDC_DMABUSY\t(0x1 << 2)\n#define\t\tATMEL_LCDC_DMAUPDT\t(0x1 << 3)\n#define\t\tATMEL_LCDC_DMA2DEN\t(0x1 << 4)\n\n#define ATMEL_LCDC_DMA2DCFG\t0x20\n#define\t\tATMEL_LCDC_ADDRINC_OFFSET\t0\n#define\t\tATMEL_LCDC_ADDRINC\t\t(0xffff)\n#define\t\tATMEL_LCDC_PIXELOFF_OFFSET\t24\n#define\t\tATMEL_LCDC_PIXELOFF\t\t(0x1f << 24)\n\n#define ATMEL_LCDC_LCDCON1\t0x0800\n#define\tATMEL_LCDC_BYPASS\t(1     <<  0)\n#define\tATMEL_LCDC_CLKVAL_OFFSET\t12\n#define\tATMEL_LCDC_CLKVAL\t(0x1ff << ATMEL_LCDC_CLKVAL_OFFSET)\n#define\tATMEL_LCDC_LINCNT\t(0x7ff << 21)\n\n#define ATMEL_LCDC_LCDCON2\t0x0804\n#define\tATMEL_LCDC_DISTYPE\t(3 << 0)\n#define\t\tATMEL_LCDC_DISTYPE_STNMONO\t(0 << 0)\n#define\t\tATMEL_LCDC_DISTYPE_STNCOLOR\t(1 << 0)\n#define\t\tATMEL_LCDC_DISTYPE_TFT\t\t(2 << 0)\n#define\tATMEL_LCDC_SCANMOD\t(1 << 2)\n#define\t\tATMEL_LCDC_SCANMOD_SINGLE\t(0 << 2)\n#define\t\tATMEL_LCDC_SCANMOD_DUAL\t\t(1 << 2)\n#define\tATMEL_LCDC_IFWIDTH\t(3 << 3)\n#define\t\tATMEL_LCDC_IFWIDTH_4\t\t(0 << 3)\n#define\t\tATMEL_LCDC_IFWIDTH_8\t\t(1 << 3)\n#define\t\tATMEL_LCDC_IFWIDTH_16\t\t(2 << 3)\n#define\tATMEL_LCDC_PIXELSIZE\t(7 << 5)\n#define\t\tATMEL_LCDC_PIXELSIZE_1\t\t(0 << 5)\n#define\t\tATMEL_LCDC_PIXELSIZE_2\t\t(1 << 5)\n#define\t\tATMEL_LCDC_PIXELSIZE_4\t\t(2 << 5)\n#define\t\tATMEL_LCDC_PIXELSIZE_8\t\t(3 << 5)\n#define\t\tATMEL_LCDC_PIXELSIZE_16\t\t(4 << 5)\n#define\t\tATMEL_LCDC_PIXELSIZE_24\t\t(5 << 5)\n#define\t\tATMEL_LCDC_PIXELSIZE_32\t\t(6 << 5)\n#define\tATMEL_LCDC_INVVD\t(1 << 8)\n#define\t\tATMEL_LCDC_INVVD_NORMAL\t\t(0 << 8)\n#define\t\tATMEL_LCDC_INVVD_INVERTED\t(1 << 8)\n#define\tATMEL_LCDC_INVFRAME\t(1 << 9 )\n#define\t\tATMEL_LCDC_INVFRAME_NORMAL\t(0 << 9)\n#define\t\tATMEL_LCDC_INVFRAME_INVERTED\t(1 << 9)\n#define\tATMEL_LCDC_INVLINE\t(1 << 10)\n#define\t\tATMEL_LCDC_INVLINE_NORMAL\t(0 << 10)\n#define\t\tATMEL_LCDC_INVLINE_INVERTED\t(1 << 10)\n#define\tATMEL_LCDC_INVCLK\t(1 << 11)\n#define\t\tATMEL_LCDC_INVCLK_NORMAL\t(0 << 11)\n#define\t\tATMEL_LCDC_INVCLK_INVERTED\t(1 << 11)\n#define\tATMEL_LCDC_INVDVAL\t(1 << 12)\n#define\t\tATMEL_LCDC_INVDVAL_NORMAL\t(0 << 12)\n#define\t\tATMEL_LCDC_INVDVAL_INVERTED\t(1 << 12)\n#define\tATMEL_LCDC_CLKMOD\t(1 << 15)\n#define\t\tATMEL_LCDC_CLKMOD_ACTIVEDISPLAY\t(0 << 15)\n#define\t\tATMEL_LCDC_CLKMOD_ALWAYSACTIVE\t(1 << 15)\n#define\tATMEL_LCDC_MEMOR\t(1 << 31)\n#define\t\tATMEL_LCDC_MEMOR_BIG\t\t(0 << 31)\n#define\t\tATMEL_LCDC_MEMOR_LITTLE\t\t(1 << 31)\n\n#define ATMEL_LCDC_TIM1\t\t0x0808\n#define\tATMEL_LCDC_VFP\t\t(0xffU <<  0)\n#define\tATMEL_LCDC_VBP_OFFSET\t\t8\n#define\tATMEL_LCDC_VBP\t\t(0xffU <<  ATMEL_LCDC_VBP_OFFSET)\n#define\tATMEL_LCDC_VPW_OFFSET\t\t16\n#define\tATMEL_LCDC_VPW\t\t(0x3fU << ATMEL_LCDC_VPW_OFFSET)\n#define\tATMEL_LCDC_VHDLY_OFFSET\t\t24\n#define\tATMEL_LCDC_VHDLY\t(0xfU  << ATMEL_LCDC_VHDLY_OFFSET)\n\n#define ATMEL_LCDC_TIM2\t\t0x080c\n#define\tATMEL_LCDC_HBP\t\t(0xffU  <<  0)\n#define\tATMEL_LCDC_HPW_OFFSET\t\t8\n#define\tATMEL_LCDC_HPW\t\t(0x3fU  <<  ATMEL_LCDC_HPW_OFFSET)\n#define\tATMEL_LCDC_HFP_OFFSET\t\t21\n#define\tATMEL_LCDC_HFP\t\t(0x7ffU << ATMEL_LCDC_HFP_OFFSET)\n\n#define ATMEL_LCDC_LCDFRMCFG\t0x0810\n#define\tATMEL_LCDC_LINEVAL\t(0x7ff <<  0)\n#define\tATMEL_LCDC_HOZVAL_OFFSET\t21\n#define\tATMEL_LCDC_HOZVAL\t(0x7ff << ATMEL_LCDC_HOZVAL_OFFSET)\n\n#define ATMEL_LCDC_FIFO\t\t0x0814\n#define\tATMEL_LCDC_FIFOTH\t(0xffff)\n\n#define ATMEL_LCDC_MVAL\t\t0x0818\n\n#define ATMEL_LCDC_DP1_2\t0x081c\n#define ATMEL_LCDC_DP4_7\t0x0820\n#define ATMEL_LCDC_DP3_5\t0x0824\n#define ATMEL_LCDC_DP2_3\t0x0828\n#define ATMEL_LCDC_DP5_7\t0x082c\n#define ATMEL_LCDC_DP3_4\t0x0830\n#define ATMEL_LCDC_DP4_5\t0x0834\n#define ATMEL_LCDC_DP6_7\t0x0838\n#define\tATMEL_LCDC_DP1_2_VAL\t(0xff)\n#define\tATMEL_LCDC_DP4_7_VAL\t(0xfffffff)\n#define\tATMEL_LCDC_DP3_5_VAL\t(0xfffff)\n#define\tATMEL_LCDC_DP2_3_VAL\t(0xfff)\n#define\tATMEL_LCDC_DP5_7_VAL\t(0xfffffff)\n#define\tATMEL_LCDC_DP3_4_VAL\t(0xffff)\n#define\tATMEL_LCDC_DP4_5_VAL\t(0xfffff)\n#define\tATMEL_LCDC_DP6_7_VAL\t(0xfffffff)\n\n#define ATMEL_LCDC_PWRCON\t0x083c\n#define\tATMEL_LCDC_PWR\t\t(1    <<  0)\n#define\tATMEL_LCDC_GUARDT_OFFSET\t1\n#define\tATMEL_LCDC_GUARDT\t(0x7f <<  ATMEL_LCDC_GUARDT_OFFSET)\n#define\tATMEL_LCDC_BUSY\t\t(1    << 31)\n\n#define ATMEL_LCDC_CONTRAST_CTR\t0x0840\n#define\tATMEL_LCDC_PS\t\t(3 << 0)\n#define\t\tATMEL_LCDC_PS_DIV1\t\t(0 << 0)\n#define\t\tATMEL_LCDC_PS_DIV2\t\t(1 << 0)\n#define\t\tATMEL_LCDC_PS_DIV4\t\t(2 << 0)\n#define\t\tATMEL_LCDC_PS_DIV8\t\t(3 << 0)\n#define\tATMEL_LCDC_POL\t\t(1 << 2)\n#define\t\tATMEL_LCDC_POL_NEGATIVE\t\t(0 << 2)\n#define\t\tATMEL_LCDC_POL_POSITIVE\t\t(1 << 2)\n#define\tATMEL_LCDC_ENA\t\t(1 << 3)\n#define\t\tATMEL_LCDC_ENA_PWMDISABLE\t(0 << 3)\n#define\t\tATMEL_LCDC_ENA_PWMENABLE\t(1 << 3)\n\n#define ATMEL_LCDC_CONTRAST_VAL\t0x0844\n#define\tATMEL_LCDC_CVAL\t(0xff)\n\n#define ATMEL_LCDC_IER\t\t0x0848\n#define ATMEL_LCDC_IDR\t\t0x084c\n#define ATMEL_LCDC_IMR\t\t0x0850\n#define ATMEL_LCDC_ISR\t\t0x0854\n#define ATMEL_LCDC_ICR\t\t0x0858\n#define\tATMEL_LCDC_LNI\t\t(1 << 0)\n#define\tATMEL_LCDC_LSTLNI\t(1 << 1)\n#define\tATMEL_LCDC_EOFI\t\t(1 << 2)\n#define\tATMEL_LCDC_UFLWI\t(1 << 4)\n#define\tATMEL_LCDC_OWRI\t\t(1 << 5)\n#define\tATMEL_LCDC_MERI\t\t(1 << 6)\n\n#define ATMEL_LCDC_LUT(n)\t(0x0c00 + ((n)*4))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}