

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Sat Dec 12 19:56:34 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTBbits	set	3969
    48  0000                     _TRISBbits	set	3987
    49  0000                     _LATDbits	set	3980
    50  0000                     _TRISDbits	set	3989
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007F5A                     __pcinit:
    56                           	callstack 0
    57  007F5A                     start_initialization:
    58                           	callstack 0
    59  007F5A                     __initialization:
    60                           	callstack 0
    61  007F5A                     end_of_initialization:
    62                           	callstack 0
    63  007F5A                     __end_of__initialization:
    64                           	callstack 0
    65  007F5A  0100               	movlb	0
    66  007F5C  EFB0  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000000                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000000                     
    72                           ; 1 bytes @ 0x0
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 11 in file "Programa_principal.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  1    wreg      void 
    85 ;; Registers used:
    86 ;;		None
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    92 ;;      Params:         0       0       0       0       0       0       0       0       0
    93 ;;      Locals:         0       0       0       0       0       0       0       0       0
    94 ;;      Temps:          0       0       0       0       0       0       0       0       0
    95 ;;      Totals:         0       0       0       0       0       0       0       0       0
    96 ;;Total ram usage:        0 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105  007F60                     __ptext0:
   106                           	callstack 0
   107  007F60                     _main:
   108                           	callstack 31
   109  007F60                     
   110                           ;Programa_principal.c: 12:     TRISDbits.RD0 = 0;
   111  007F60  9095               	bcf	149,0,c	;volatile
   112                           
   113                           ;Programa_principal.c: 13:     TRISDbits.RD1 = 0;
   114  007F62  9295               	bcf	149,1,c	;volatile
   115                           
   116                           ;Programa_principal.c: 14:     TRISDbits.RD2 = 0;
   117  007F64  9495               	bcf	149,2,c	;volatile
   118                           
   119                           ;Programa_principal.c: 15:     LATDbits.LATD0 = 1;
   120  007F66  808C               	bsf	140,0,c	;volatile
   121                           
   122                           ;Programa_principal.c: 16:     TRISBbits.RB0 = 1;
   123  007F68  8093               	bsf	147,0,c	;volatile
   124                           
   125                           ;Programa_principal.c: 17:     TRISBbits.RB1 = 1;
   126  007F6A  8293               	bsf	147,1,c	;volatile
   127  007F6C                     l13:
   128                           
   129                           ;Programa_principal.c: 19:         if(PORTBbits.RB0 == 0 && PORTBbits.RB1 == 1){
   130  007F6C  B081               	btfsc	129,0,c	;volatile
   131  007F6E  EFBB  F03F         	goto	u11
   132  007F72  EFBD  F03F         	goto	u10
   133  007F76                     u11:
   134  007F76  EFC6  F03F         	goto	l14
   135  007F7A                     u10:
   136  007F7A  A281               	btfss	129,1,c	;volatile
   137  007F7C  EFC2  F03F         	goto	u21
   138  007F80  EFC4  F03F         	goto	u20
   139  007F84                     u21:
   140  007F84  EFC6  F03F         	goto	l14
   141  007F88                     u20:
   142  007F88                     
   143                           ;Programa_principal.c: 20:             LATDbits.LATD1 = 1;
   144  007F88  828C               	bsf	140,1,c	;volatile
   145                           
   146                           ;Programa_principal.c: 21:             LATDbits.LATD2 = 0;
   147  007F8A  948C               	bcf	140,2,c	;volatile
   148  007F8C                     l14:
   149                           
   150                           ;Programa_principal.c: 24:         if(PORTBbits.RB1 == 0 && PORTBbits.RB0 == 1){
   151  007F8C  B281               	btfsc	129,1,c	;volatile
   152  007F8E  EFCB  F03F         	goto	u31
   153  007F92  EFCD  F03F         	goto	u30
   154  007F96                     u31:
   155  007F96  EFD8  F03F         	goto	l15
   156  007F9A                     u30:
   157  007F9A  A081               	btfss	129,0,c	;volatile
   158  007F9C  EFD2  F03F         	goto	u41
   159  007FA0  EFD4  F03F         	goto	u40
   160  007FA4                     u41:
   161  007FA4  EFD8  F03F         	goto	l15
   162  007FA8                     u40:
   163  007FA8                     
   164                           ;Programa_principal.c: 25:             LATDbits.LATD1 = 0;
   165  007FA8  928C               	bcf	140,1,c	;volatile
   166                           
   167                           ;Programa_principal.c: 26:             LATDbits.LATD2 = 1;
   168  007FAA  848C               	bsf	140,2,c	;volatile
   169                           
   170                           ;Programa_principal.c: 27:         }
   171  007FAC  EFB6  F03F         	goto	l13
   172  007FB0                     l15:
   173  007FB0  A281               	btfss	129,1,c	;volatile
   174  007FB2  EFDD  F03F         	goto	u51
   175  007FB6  EFDF  F03F         	goto	u50
   176  007FBA                     u51:
   177  007FBA  EFEA  F03F         	goto	l17
   178  007FBE                     u50:
   179  007FBE  A081               	btfss	129,0,c	;volatile
   180  007FC0  EFE4  F03F         	goto	u61
   181  007FC4  EFE6  F03F         	goto	u60
   182  007FC8                     u61:
   183  007FC8  EFEA  F03F         	goto	l17
   184  007FCC                     u60:
   185  007FCC                     
   186                           ;Programa_principal.c: 30:             LATDbits.LATD1 = 0;
   187  007FCC  928C               	bcf	140,1,c	;volatile
   188                           
   189                           ;Programa_principal.c: 31:             LATDbits.LATD2 = 0;
   190  007FCE  948C               	bcf	140,2,c	;volatile
   191                           
   192                           ;Programa_principal.c: 32:         }
   193  007FD0  EFB6  F03F         	goto	l13
   194  007FD4                     l17:
   195  007FD4  B281               	btfsc	129,1,c	;volatile
   196  007FD6  EFEF  F03F         	goto	u71
   197  007FDA  EFF1  F03F         	goto	u70
   198  007FDE                     u71:
   199  007FDE  EFFC  F03F         	goto	l16
   200  007FE2                     u70:
   201  007FE2  B081               	btfsc	129,0,c	;volatile
   202  007FE4  EFF6  F03F         	goto	u81
   203  007FE8  EFF8  F03F         	goto	u80
   204  007FEC                     u81:
   205  007FEC  EFFC  F03F         	goto	l16
   206  007FF0                     u80:
   207  007FF0                     
   208                           ;Programa_principal.c: 35:             LATDbits.LATD1 = 0;
   209  007FF0  928C               	bcf	140,1,c	;volatile
   210                           
   211                           ;Programa_principal.c: 36:             LATDbits.LATD2 = 0;
   212  007FF2  948C               	bcf	140,2,c	;volatile
   213  007FF4  EFB6  F03F         	goto	l13
   214  007FF8                     l16:
   215  007FF8  EFB6  F03F         	goto	l13
   216  007FFC  EF00  F000         	goto	start
   217  008000                     __end_of_main:
   218                           	callstack 0
   219  0000                     
   220                           	psect	rparam
   221  0000                     
   222                           	psect	idloc
   223                           
   224                           ;Config register IDLOC0 @ 0x200000
   225                           ;	unspecified, using default values
   226  200000                     	org	2097152
   227  200000  FF                 	db	255
   228                           
   229                           ;Config register IDLOC1 @ 0x200001
   230                           ;	unspecified, using default values
   231  200001                     	org	2097153
   232  200001  FF                 	db	255
   233                           
   234                           ;Config register IDLOC2 @ 0x200002
   235                           ;	unspecified, using default values
   236  200002                     	org	2097154
   237  200002  FF                 	db	255
   238                           
   239                           ;Config register IDLOC3 @ 0x200003
   240                           ;	unspecified, using default values
   241  200003                     	org	2097155
   242  200003  FF                 	db	255
   243                           
   244                           ;Config register IDLOC4 @ 0x200004
   245                           ;	unspecified, using default values
   246  200004                     	org	2097156
   247  200004  FF                 	db	255
   248                           
   249                           ;Config register IDLOC5 @ 0x200005
   250                           ;	unspecified, using default values
   251  200005                     	org	2097157
   252  200005  FF                 	db	255
   253                           
   254                           ;Config register IDLOC6 @ 0x200006
   255                           ;	unspecified, using default values
   256  200006                     	org	2097158
   257  200006  FF                 	db	255
   258                           
   259                           ;Config register IDLOC7 @ 0x200007
   260                           ;	unspecified, using default values
   261  200007                     	org	2097159
   262  200007  FF                 	db	255
   263                           
   264                           	psect	config
   265                           
   266                           ;Config register CONFIG1L @ 0x300000
   267                           ;	PLL Prescaler Selection bits
   268                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   269                           ;	System Clock Postscaler Selection bits
   270                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   271                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   272                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   273  300000                     	org	3145728
   274  300000  00                 	db	0
   275                           
   276                           ;Config register CONFIG1H @ 0x300001
   277                           ;	Oscillator Selection bits
   278                           ;	FOSC = HS, HS oscillator (HS)
   279                           ;	Fail-Safe Clock Monitor Enable bit
   280                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   281                           ;	Internal/External Oscillator Switchover bit
   282                           ;	IESO = OFF, Oscillator Switchover mode disabled
   283  300001                     	org	3145729
   284  300001  0C                 	db	12
   285                           
   286                           ;Config register CONFIG2L @ 0x300002
   287                           ;	Power-up Timer Enable bit
   288                           ;	PWRT = ON, PWRT enabled
   289                           ;	Brown-out Reset Enable bits
   290                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   291                           ;	Brown-out Reset Voltage bits
   292                           ;	BORV = 3, Minimum setting 2.05V
   293                           ;	USB Voltage Regulator Enable bit
   294                           ;	VREGEN = OFF, USB voltage regulator disabled
   295  300002                     	org	3145730
   296  300002  18                 	db	24
   297                           
   298                           ;Config register CONFIG2H @ 0x300003
   299                           ;	Watchdog Timer Enable bit
   300                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   301                           ;	Watchdog Timer Postscale Select bits
   302                           ;	WDTPS = 32768, 1:32768
   303  300003                     	org	3145731
   304  300003  1E                 	db	30
   305                           
   306                           ; Padding undefined space
   307  300004                     	org	3145732
   308  300004  FF                 	db	255
   309                           
   310                           ;Config register CONFIG3H @ 0x300005
   311                           ;	CCP2 MUX bit
   312                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   313                           ;	PORTB A/D Enable bit
   314                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   315                           ;	Low-Power Timer 1 Oscillator Enable bit
   316                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   317                           ;	MCLR Pin Enable bit
   318                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   319  300005                     	org	3145733
   320  300005  81                 	db	129
   321                           
   322                           ;Config register CONFIG4L @ 0x300006
   323                           ;	Stack Full/Underflow Reset Enable bit
   324                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   325                           ;	Single-Supply ICSP Enable bit
   326                           ;	LVP = OFF, Single-Supply ICSP disabled
   327                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   328                           ;	ICPRT = OFF, ICPORT disabled
   329                           ;	Extended Instruction Set Enable bit
   330                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   331                           ;	Background Debugger Enable bit
   332                           ;	DEBUG = 0x1, unprogrammed default
   333  300006                     	org	3145734
   334  300006  80                 	db	128
   335                           
   336                           ; Padding undefined space
   337  300007                     	org	3145735
   338  300007  FF                 	db	255
   339                           
   340                           ;Config register CONFIG5L @ 0x300008
   341                           ;	Code Protection bit
   342                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   343                           ;	Code Protection bit
   344                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   345                           ;	Code Protection bit
   346                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   347                           ;	Code Protection bit
   348                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   349  300008                     	org	3145736
   350  300008  0F                 	db	15
   351                           
   352                           ;Config register CONFIG5H @ 0x300009
   353                           ;	Boot Block Code Protection bit
   354                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   355                           ;	Data EEPROM Code Protection bit
   356                           ;	CPD = OFF, Data EEPROM is not code-protected
   357  300009                     	org	3145737
   358  300009  C0                 	db	192
   359                           
   360                           ;Config register CONFIG6L @ 0x30000A
   361                           ;	Write Protection bit
   362                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   363                           ;	Write Protection bit
   364                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   365                           ;	Write Protection bit
   366                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   367                           ;	Write Protection bit
   368                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   369  30000A                     	org	3145738
   370  30000A  0F                 	db	15
   371                           
   372                           ;Config register CONFIG6H @ 0x30000B
   373                           ;	Configuration Register Write Protection bit
   374                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   375                           ;	Boot Block Write Protection bit
   376                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   377                           ;	Data EEPROM Write Protection bit
   378                           ;	WRTD = OFF, Data EEPROM is not write-protected
   379  30000B                     	org	3145739
   380  30000B  E0                 	db	224
   381                           
   382                           ;Config register CONFIG7L @ 0x30000C
   383                           ;	Table Read Protection bit
   384                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   385                           ;	Table Read Protection bit
   386                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   387                           ;	Table Read Protection bit
   388                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   389                           ;	Table Read Protection bit
   390                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   391  30000C                     	org	3145740
   392  30000C  0F                 	db	15
   393                           
   394                           ;Config register CONFIG7H @ 0x30000D
   395                           ;	Boot Block Table Read Protection bit
   396                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   397  30000D                     	org	3145741
   398  30000D  40                 	db	64
   399                           tosu	equ	0xFFF
   400                           tosh	equ	0xFFE
   401                           tosl	equ	0xFFD
   402                           stkptr	equ	0xFFC
   403                           pclatu	equ	0xFFB
   404                           pclath	equ	0xFFA
   405                           pcl	equ	0xFF9
   406                           tblptru	equ	0xFF8
   407                           tblptrh	equ	0xFF7
   408                           tblptrl	equ	0xFF6
   409                           tablat	equ	0xFF5
   410                           prodh	equ	0xFF4
   411                           prodl	equ	0xFF3
   412                           indf0	equ	0xFEF
   413                           postinc0	equ	0xFEE
   414                           postdec0	equ	0xFED
   415                           preinc0	equ	0xFEC
   416                           plusw0	equ	0xFEB
   417                           fsr0h	equ	0xFEA
   418                           fsr0l	equ	0xFE9
   419                           wreg	equ	0xFE8
   420                           indf1	equ	0xFE7
   421                           postinc1	equ	0xFE6
   422                           postdec1	equ	0xFE5
   423                           preinc1	equ	0xFE4
   424                           plusw1	equ	0xFE3
   425                           fsr1h	equ	0xFE2
   426                           fsr1l	equ	0xFE1
   427                           bsr	equ	0xFE0
   428                           indf2	equ	0xFDF
   429                           postinc2	equ	0xFDE
   430                           postdec2	equ	0xFDD
   431                           preinc2	equ	0xFDC
   432                           plusw2	equ	0xFDB
   433                           fsr2h	equ	0xFDA
   434                           fsr2l	equ	0xFD9
   435                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Sat Dec 12 19:56:34 2020

                     l13 7F6C                       l14 7F8C                       l15 7FB0  
                     l16 7FF8                       l17 7FD4                       u10 7F7A  
                     u11 7F76                       u20 7F88                       u21 7F84  
                     u30 7F9A                       u31 7F96                       u40 7FA8  
                     u41 7FA4                       u50 7FBE                       u51 7FBA  
                     u60 7FCC                       u61 7FC8                       u70 7FE2  
                     u71 7FDE                       u80 7FF0                       u81 7FEC  
                    l700 7F7A                      l710 7FCC                      l702 7F88  
                    l712 7FE2                      l704 7F9A                      l714 7FF0  
                    l706 7FA8                      l708 7FBE                      l698 7F60  
                   _main 7F60                     start 0000             ___param_bank 000000  
                  ?_main 0000          __initialization 7F5A             __end_of_main 8000  
                 ??_main 0000            __activetblptr 000000               __accesstop 0060  
__end_of__initialization 7F5A            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F5A  
                __ramtop 0800                  __ptext0 7F60     end_of_initialization 7F5A  
              _PORTBbits 000F81                _TRISBbits 000F93                _TRISDbits 000F95  
    start_initialization 7F5A                 _LATDbits 000F8C                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 00A0  
