DSCH3
VERSION 7/7/2024 12:51:41 PM
BB(-10,-15,180,75)
SYM  #vss
BB(80,67,90,75)
TITLE 84 72  #vss
MODEL 0
PROP                                                                                                                                    
REC(80,65,0,0,b)
VIS 0
PIN(85,65,0.000,0.000)vss
LIG(85,65,85,70)
LIG(80,70,90,70)
LIG(80,73,82,70)
LIG(82,73,84,70)
LIG(84,73,86,70)
LIG(86,73,88,70)
FSYM
SYM  #vdd
BB(80,-10,90,0)
TITLE 83 -4  #vdd
MODEL 1
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(85,0,0.000,0.000)vdd
LIG(85,0,85,-5)
LIG(85,-5,80,-5)
LIG(80,-5,85,-10)
LIG(85,-10,90,-5)
LIG(90,-5,85,-5)
FSYM
SYM  #nmos
BB(130,15,150,35)
TITLE 145 30  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                              
REC(130,16,15,19,r)
VIS 2
PIN(130,35,0.000,0.000)s
PIN(140,15,0.000,0.000)g
PIN(150,35,0.030,0.000)d
LIG(140,25,140,15)
LIG(134,25,146,25)
LIG(134,27,146,27)
LIG(146,35,146,27)
LIG(150,35,146,35)
LIG(134,35,134,27)
LIG(130,35,134,35)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(15,10,35,30)
TITLE 30 25  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                              
REC(15,11,15,19,r)
VIS 2
PIN(15,30,0.000,0.000)s
PIN(25,10,0.000,0.000)g
PIN(35,30,0.030,0.280)d
LIG(25,20,25,10)
LIG(19,20,31,20)
LIG(19,22,31,22)
LIG(31,30,31,22)
LIG(35,30,31,30)
LIG(19,30,19,22)
LIG(15,30,19,30)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #clock
BB(165,32,180,38)
TITLE 175 35  #clock3
MODEL 69
PROP   40.000 40.000                                                                                                                               
REC(172,33,6,4,r)
VIS 1
PIN(165,35,1.500,0.000)-BL
LIG(170,35,165,35)
LIG(175,33,177,33)
LIG(171,33,173,33)
LIG(170,32,170,38)
LIG(180,38,180,32)
LIG(175,37,175,33)
LIG(173,33,173,37)
LIG(173,37,175,37)
LIG(177,37,179,37)
LIG(177,33,177,37)
LIG(170,38,180,38)
LIG(170,32,180,32)
FSYM
SYM  #nmos
BB(55,40,75,60)
TITLE 60 45  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                              
REC(55,45,19,15,r)
VIS 2
PIN(55,60,0.000,0.000)s
PIN(75,50,0.000,0.000)g
PIN(55,40,0.030,0.280)d
LIG(65,50,75,50)
LIG(65,56,65,44)
LIG(63,56,63,44)
LIG(55,44,63,44)
LIG(55,40,55,44)
LIG(55,56,63,56)
LIG(55,60,55,56)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(90,5,110,25)
TITLE 105 10  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                              
REC(91,10,19,15,r)
VIS 2
PIN(110,5,0.000,0.000)s
PIN(90,15,0.000,0.000)g
PIN(110,25,0.030,0.280)d
LIG(90,15,96,15)
LIG(98,15,98,15)
LIG(100,21,100,9)
LIG(102,21,102,9)
LIG(110,9,102,9)
LIG(110,5,110,9)
LIG(110,21,102,21)
LIG(110,25,110,21)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(90,40,110,60)
TITLE 105 45  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                              
REC(91,45,19,15,r)
VIS 2
PIN(110,60,0.000,0.000)s
PIN(90,50,0.000,0.000)g
PIN(110,40,0.030,0.280)d
LIG(100,50,90,50)
LIG(100,56,100,44)
LIG(102,56,102,44)
LIG(110,44,102,44)
LIG(110,40,110,44)
LIG(110,56,102,56)
LIG(110,60,110,56)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(55,5,75,25)
TITLE 60 10  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                              
REC(55,10,19,15,r)
VIS 2
PIN(55,5,0.000,0.000)s
PIN(75,15,0.000,0.000)g
PIN(55,25,0.030,0.280)d
LIG(75,15,69,15)
LIG(67,15,67,15)
LIG(65,21,65,9)
LIG(63,21,63,9)
LIG(55,9,63,9)
LIG(55,5,55,9)
LIG(55,21,63,21)
LIG(55,25,55,21)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #clock
BB(-10,-8,5,-2)
TITLE -5 -5  #clock1
MODEL 69
PROP   10.000 10.000                                                                                                                               
REC(-8,-7,6,4,r)
VIS 1
PIN(5,-5,1.500,0.140)WL
LIG(0,-5,5,-5)
LIG(-5,-7,-7,-7)
LIG(-1,-7,-3,-7)
LIG(0,-8,0,-2)
LIG(-10,-2,-10,-8)
LIG(-5,-3,-5,-7)
LIG(-3,-7,-3,-3)
LIG(-3,-3,-5,-3)
LIG(-7,-3,-9,-3)
LIG(-7,-7,-7,-3)
LIG(0,-2,-10,-2)
LIG(0,-8,-10,-8)
FSYM
SYM  #clock
BB(-10,27,5,33)
TITLE -5 30  #clock2
MODEL 69
PROP   20.000 20.000                                                                                                                               
REC(-8,28,6,4,r)
VIS 1
PIN(5,30,1.500,0.070)BL
LIG(0,30,5,30)
LIG(-5,28,-7,28)
LIG(-1,28,-3,28)
LIG(0,27,0,33)
LIG(-10,33,-10,27)
LIG(-5,32,-5,28)
LIG(-3,28,-3,32)
LIG(-3,32,-5,32)
LIG(-7,32,-9,32)
LIG(-7,28,-7,32)
LIG(0,33,-10,33)
LIG(0,27,-10,27)
FSYM
CNC(110 35)
CNC(110 35)
CNC(110 35)
CNC(55 30)
CNC(55 30)
CNC(25 -5)
CNC(55 30)
CNC(55 30)
CNC(55 30)
CNC(85 35)
CNC(110 30)
CNC(80 30)
CNC(55 35)
LIG(55,25,55,30)
LIG(75,15,80,15)
LIG(80,15,80,30)
LIG(70,50,80,50)
LIG(85,15,95,15)
LIG(85,15,85,35)
LIG(85,50,95,50)
LIG(110,25,110,30)
LIG(55,5,55,0)
LIG(55,0,110,0)
LIG(110,0,110,5)
LIG(15,30,5,30)
LIG(150,35,165,35)
LIG(110,65,110,60)
LIG(85,35,55,35)
LIG(35,30,55,30)
LIG(130,35,110,35)
LIG(110,35,110,40)
LIG(110,35,110,35)
LIG(55,65,110,65)
LIG(110,30,110,35)
LIG(25,-5,25,-15)
LIG(55,60,55,65)
LIG(25,10,25,-5)
LIG(25,-15,140,-15)
LIG(140,-15,140,15)
LIG(25,-5,5,-5)
LIG(55,30,55,35)
LIG(80,30,110,30)
LIG(80,30,80,50)
LIG(55,35,55,40)
LIG(85,35,85,50)
FFIG E:\GLA\gla-2024\CDAC Training\DSCH\practice\sram1.sch
