#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f8a6b005590 .scope module, "full_adder_tb" "full_adder_tb" 2 3;
 .timescale 0 0;
v0x7f8a6b01deb0_0 .var "a", 0 0;
v0x7f8a6b01df40_0 .var "b", 0 0;
v0x7f8a6b01dfd0_0 .var "cin", 0 0;
v0x7f8a6b01e0a0_0 .net "cout", 0 0, L_0x7f8a6b01e790;  1 drivers
v0x7f8a6b01e150_0 .net "sum", 0 0, L_0x7f8a6b01e330;  1 drivers
S_0x7f8a6b005700 .scope module, "foo" "fulladder" 2 8, 3 1 0, S_0x7f8a6b005590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x7f8a6b01e220 .functor XOR 1, v0x7f8a6b01deb0_0, v0x7f8a6b01df40_0, C4<0>, C4<0>;
L_0x7f8a6b01e330 .functor XOR 1, L_0x7f8a6b01e220, v0x7f8a6b01dfd0_0, C4<0>, C4<0>;
L_0x7f8a6b01e460 .functor AND 1, v0x7f8a6b01deb0_0, v0x7f8a6b01df40_0, C4<1>, C4<1>;
L_0x7f8a6b01e4d0 .functor AND 1, v0x7f8a6b01deb0_0, v0x7f8a6b01dfd0_0, C4<1>, C4<1>;
L_0x7f8a6b01e5e0 .functor AND 1, v0x7f8a6b01df40_0, v0x7f8a6b01dfd0_0, C4<1>, C4<1>;
L_0x7f8a6b01e790 .functor OR 1, L_0x7f8a6b01e460, L_0x7f8a6b01e4d0, L_0x7f8a6b01e5e0, C4<0>;
v0x7f8a6b005cc0_0 .net *"_ivl_0", 0 0, L_0x7f8a6b01e220;  1 drivers
v0x7f8a6b01d8a0_0 .net "a", 0 0, v0x7f8a6b01deb0_0;  1 drivers
v0x7f8a6b01d940_0 .net "b", 0 0, v0x7f8a6b01df40_0;  1 drivers
v0x7f8a6b01d9d0_0 .net "c_in", 0 0, v0x7f8a6b01dfd0_0;  1 drivers
v0x7f8a6b01da70_0 .net "c_out", 0 0, L_0x7f8a6b01e790;  alias, 1 drivers
v0x7f8a6b01db50_0 .net "sum", 0 0, L_0x7f8a6b01e330;  alias, 1 drivers
v0x7f8a6b01dbf0_0 .net "x", 0 0, L_0x7f8a6b01e460;  1 drivers
v0x7f8a6b01dc90_0 .net "y", 0 0, L_0x7f8a6b01e4d0;  1 drivers
v0x7f8a6b01dd30_0 .net "z", 0 0, L_0x7f8a6b01e5e0;  1 drivers
    .scope S_0x7f8a6b005590;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "full_adder_tb.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f8a6b005590;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a6b01deb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a6b01deb0_0, 0, 1;
    %delay 3, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f8a6b005590;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a6b01df40_0, 0, 1;
T_2.0 ;
    %delay 2, 0;
    %load/vec4 v0x7f8a6b01df40_0;
    %inv;
    %store/vec4 v0x7f8a6b01df40_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7f8a6b005590;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a6b01dfd0_0, 0, 1;
T_3.0 ;
    %delay 1, 0;
    %load/vec4 v0x7f8a6b01dfd0_0;
    %inv;
    %store/vec4 v0x7f8a6b01dfd0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7f8a6b005590;
T_4 ;
    %vpi_call 2 34 "$monitor", "time=%0d, A=%b, B=%b, Cin=%b, Sum=%b, Cout=%b", $time, v0x7f8a6b01deb0_0, v0x7f8a6b01df40_0, v0x7f8a6b01dfd0_0, v0x7f8a6b01e150_0, v0x7f8a6b01e0a0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_tb.v";
    "./full_adder.v";
