$comment
	File created using the following command:
		vcd file mic1.msim.vcd -direction
$end
$date
	Thu Apr 11 13:56:47 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_1bit_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var reg 1 $ ena $end
$var reg 1 % enb $end
$var reg 1 & f0 $end
$var reg 1 ' f1 $end
$var reg 1 ( inva $end
$var wire 1 ) cout $end
$var wire 1 * s $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 f0~combout $end
$var wire 1 3 ena~combout $end
$var wire 1 4 b~combout $end
$var wire 1 5 enb~combout $end
$var wire 1 6 inst43~combout $end
$var wire 1 7 inva~combout $end
$var wire 1 8 a~combout $end
$var wire 1 9 inst8~combout $end
$var wire 1 : cin~combout $end
$var wire 1 ; f1~combout $end
$var wire 1 < inst|inst~0_combout $end
$var wire 1 = inst|inst9|1~0_combout $end
$var wire 1 > inst|inst8|3~0_combout $end
$var wire 1 ? inst14~0_combout $end
$var wire 1 @ inst14~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
1%
1&
1'
0(
0)
0*
x+
0,
1-
x.
1/
10
11
12
13
04
15
06
07
08
09
0:
1;
1<
0=
0>
0?
0@
$end
#100000
1"
14
0+
16
1@
1*
#200000
1!
0"
18
04
1+
1>
19
06
#300000
1"
14
0+
16
0@
1=
0*
1)
#400000
0!
0"
08
04
1+
0>
09
06
0=
0)
#500000
1"
14
0+
16
1@
1*
#600000
1!
0"
18
04
1+
1>
19
06
#700000
1"
14
0+
16
0@
1=
0*
1)
#800000
0!
0"
08
04
1+
0>
09
06
0=
0)
#900000
1"
14
0+
16
1@
1*
#1000000
1!
0"
18
04
1+
1>
19
06
#1100000
1"
14
0+
16
0@
1=
0*
1)
#1200000
0!
0"
08
04
1+
0>
09
06
0=
0)
#1300000
1"
14
0+
16
1@
1*
#1400000
1!
0"
18
04
1+
1>
19
06
#1500000
1"
14
0+
16
0@
1=
0*
1)
#1600000
