# Vedic-Multipliers-using-Verilog

## ğŸ”¥ Overview
This repository contains a complete hierarchical implementation of **Vedic multipliers** based on the **Urdhvaâ€“Tiryagbhyam Sutra**, supporting:
- 2Ã—2  
- 4Ã—4  
- 8Ã—8  
- 16Ã—16  
- 32Ã—32  
- 64Ã—64  

These multipliers are recursively built and fully synthesizable for FPGA-based DSP, image processing, and AI accelerator applications. The design is optimized for **reconfigurable-precision MAC units**, where dynamic bit-width selection greatly improves power and area efficiency.

---

## ğŸš€ Key Features
- âœ” Full hierarchy: 2Ã—2 â†’ 4Ã—4 â†’ 8Ã—8 â†’ 16Ã—16 â†’ 32Ã—32 â†’ 64Ã—64  
- âœ” Based on Urdhvaâ€“Tiryagbhyam Sutra  
- âœ” FPGA-friendly RTL, no vendor primitives  
- âœ” Modular & reusable architecture  
- âœ” Suitable for DSP, CNNs, filters, and neural accelerators  
- âœ” Ideal foundation for reconfigurable MAC architectures  

---
---

## ğŸ§© Vedic Multiplier Hierarchy

### ğŸ”¹ 2Ã—2 Vedic Multiplier  
Base block using Urdhvaâ€“Tiryagbhyam for parallel partial-product calculation.

### ğŸ”¹ 4Ã—4 Vedic Multiplier  
Constructed using four 2Ã—2 multipliers and efficient adders.

### ğŸ”¹ 8Ã—8 Vedic Multiplier  
Constructed using four 4Ã—4 Vedic modules.

### ğŸ”¹ 16Ã—16 Vedic Multiplier  
Constructed using four 8Ã—8 Vedic modules.

### ğŸ”¹ 32Ã—32 Vedic Multiplier  
Constructed using four 16Ã—16 Vedic modules.

### ğŸ”¹ 64Ã—64 Vedic Multiplier  
Top-level architecture using four 32Ã—32 blocks.  
Forms the computational core of reconfigurable MAC architectures.

---

## ğŸ§  Why Vedic Multipliers?

Traditional multipliers include:
- Array multipliers  
- Booth multipliers  
- Wallace-tree multipliers  
- Dadda multipliers  
- Shift-and-add multipliers  

These architectures involve trade-offs in area, delay, and powerâ€”often leading to long critical paths, high wiring complexity, and large switching activity.

### â­ Advantages of Vedic Multipliers
- Parallel generation of partial products  
- Very low propagation delay  
- Highly scalable hierarchical structure  
- Reduced area and hardware complexity  
- Ideal for multi-bit reconfigurable systems  

---

## ğŸ§ª Testbench
A generic testbench (`tb_vedic_multiplier.v`) is included for:
- Functional verification  
- Randomized input testing  
- Output validation with reference multiplication  

Works with Vivado, ModelSim, Questa, and Verilator.

---

## âš™ï¸ FPGA Compatibility
This design is fully synthesizable on:
- Xilinx Spartan-7 / Artix-7 / Kintex Ultrascale  
- Intel Cyclone / Arria  
- Lattice ECP5 / iCE40  
- Any RTL-compatible FPGA  

---

## ğŸ“„ Recommended IEEE References
Use the following IEEE papers for your project/thesis:

1. High-Speed Urdhvaâ€“Tiryagbhyam Vedic Multiplier Architecture â€“ IEEE  
2. FPGA Implementation of Vedic Mathematics Based Multiplier â€“ IEEE  
3. Low-Power Vedic Multiplier for DSP Algorithms â€“ IEEE  
4. Reconfigurable Precision Vedic MAC Architecture â€“ IEEE  
5. Approximate Vedic Multipliers for Edge AI â€“ IEEE  

---

## ğŸ™‹â€â™‚ï¸ Author
Developed by **Siddartha**  
Research focus: *FPGA-based reconfigurable arithmetic and Vedic multiplier design.*

---

## ğŸŸ¢ Future Enhancements
- Pipelined Vedic multiplier versions  
- DSP-accelerated leaf multipliers  
- AXI Stream compatible MAC design  
- Low-power clock gating  
- Approximate Vedic multiplier integration  

---

### ğŸ‰ Thank you for visiting the repository!

