
64_multitasking_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003650  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  080037e0  080037e0  000047e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800391c  0800391c  00005060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800391c  0800391c  0000491c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003924  08003924  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003924  08003924  00004924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003928  08003928  00004928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800392c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010d8  20000060  0800398c  00005060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001138  0800398c  00005138  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a465  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a8  00000000  00000000  0000f4f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  000115a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007f0  00000000  00000000  00012050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000271e5  00000000  00000000  00012840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b732  00000000  00000000  00039a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef80a  00000000  00000000  00045157  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134961  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e4c  00000000  00000000  001349a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  001377f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080037c8 	.word	0x080037c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	080037c8 	.word	0x080037c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	60f8      	str	r0, [r7, #12]
 8000278:	60b9      	str	r1, [r7, #8]
 800027a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	4a07      	ldr	r2, [pc, #28]	@ (800029c <vApplicationGetIdleTaskMemory+0x2c>)
 8000280:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000282:	68bb      	ldr	r3, [r7, #8]
 8000284:	4a06      	ldr	r2, [pc, #24]	@ (80002a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000286:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	2280      	movs	r2, #128	@ 0x80
 800028c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800028e:	bf00      	nop
 8000290:	3714      	adds	r7, #20
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	2000007c 	.word	0x2000007c
 80002a0:	200000d0 	.word	0x200000d0

080002a4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b083      	sub	sp, #12
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80002ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002b0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80002b4:	f003 0301 	and.w	r3, r3, #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d013      	beq.n	80002e4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80002bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002c0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80002c4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d00b      	beq.n	80002e4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80002cc:	e000      	b.n	80002d0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80002ce:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80002d0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d0f9      	beq.n	80002ce <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80002da:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002de:	687a      	ldr	r2, [r7, #4]
 80002e0:	b2d2      	uxtb	r2, r2
 80002e2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80002e4:	687b      	ldr	r3, [r7, #4]
}
 80002e6:	4618      	mov	r0, r3
 80002e8:	370c      	adds	r7, #12
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr

080002f2 <debug_printf>:
void Red_Task(void const * argument);
void Green_Task(void const * argument);
void Blue_Task(void const * argument);

void debug_printf(const char *fmt, ...)
{
 80002f2:	b40f      	push	{r0, r1, r2, r3}
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b0c2      	sub	sp, #264	@ 0x108
 80002f8:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list args;
	va_start(args, fmt);
 80002fa:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80002fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000302:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000306:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 8000308:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800030c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000310:	1d38      	adds	r0, r7, #4
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000318:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800031c:	f002 fdc8 	bl	8002eb0 <vsniprintf>
	va_end(args);
	uint16_t i = 0;
 8000320:	2300      	movs	r3, #0
 8000322:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
	while(buffer[i] != '\0')
 8000326:	e00e      	b.n	8000346 <debug_printf+0x54>
	{
		ITM_SendChar(buffer[i]);
 8000328:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800032c:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000330:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000334:	5cd3      	ldrb	r3, [r2, r3]
 8000336:	4618      	mov	r0, r3
 8000338:	f7ff ffb4 	bl	80002a4 <ITM_SendChar>
		i++;
 800033c:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000340:	3301      	adds	r3, #1
 8000342:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
	while(buffer[i] != '\0')
 8000346:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800034a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800034e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000352:	5cd3      	ldrb	r3, [r2, r3]
 8000354:	2b00      	cmp	r3, #0
 8000356:	d1e7      	bne.n	8000328 <debug_printf+0x36>
	}
}
 8000358:	bf00      	nop
 800035a:	bf00      	nop
 800035c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000360:	46bd      	mov	sp, r7
 8000362:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000366:	b004      	add	sp, #16
 8000368:	4770      	bx	lr
	...

0800036c <main>:
int main(void)
{
 800036c:	b5b0      	push	{r4, r5, r7, lr}
 800036e:	b096      	sub	sp, #88	@ 0x58
 8000370:	af00      	add	r7, sp, #0
    HAL_Init();
 8000372:	f000 f9f7 	bl	8000764 <HAL_Init>
    SystemClock_Config();
 8000376:	f000 f8d3 	bl	8000520 <SystemClock_Config>
    MX_GPIO_Init();
 800037a:	f000 f8a7 	bl	80004cc <MX_GPIO_Init>

    // Create tasks
    osThreadDef(redTask, Red_Task, osPriorityNormal, 0, 128);
 800037e:	4b1d      	ldr	r3, [pc, #116]	@ (80003f4 <main+0x88>)
 8000380:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000384:	461d      	mov	r5, r3
 8000386:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000388:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800038a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800038e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    redTaskHandle = osThreadCreate(osThread(redTask), NULL);
 8000392:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000396:	2100      	movs	r1, #0
 8000398:	4618      	mov	r0, r3
 800039a:	f001 fafc 	bl	8001996 <osThreadCreate>
 800039e:	4603      	mov	r3, r0
 80003a0:	4a15      	ldr	r2, [pc, #84]	@ (80003f8 <main+0x8c>)
 80003a2:	6013      	str	r3, [r2, #0]

    osThreadDef(greenTask, Green_Task, osPriorityNormal, 0, 128);
 80003a4:	4b15      	ldr	r3, [pc, #84]	@ (80003fc <main+0x90>)
 80003a6:	f107 0420 	add.w	r4, r7, #32
 80003aa:	461d      	mov	r5, r3
 80003ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80003b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    greenTaskHandle = osThreadCreate(osThread(greenTask), NULL);
 80003b8:	f107 0320 	add.w	r3, r7, #32
 80003bc:	2100      	movs	r1, #0
 80003be:	4618      	mov	r0, r3
 80003c0:	f001 fae9 	bl	8001996 <osThreadCreate>
 80003c4:	4603      	mov	r3, r0
 80003c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000400 <main+0x94>)
 80003c8:	6013      	str	r3, [r2, #0]

    osThreadDef(blueTask, Blue_Task, osPriorityNormal, 0, 128);
 80003ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000404 <main+0x98>)
 80003cc:	1d3c      	adds	r4, r7, #4
 80003ce:	461d      	mov	r5, r3
 80003d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80003d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    blueTaskHandle = osThreadCreate(osThread(blueTask), NULL);
 80003dc:	1d3b      	adds	r3, r7, #4
 80003de:	2100      	movs	r1, #0
 80003e0:	4618      	mov	r0, r3
 80003e2:	f001 fad8 	bl	8001996 <osThreadCreate>
 80003e6:	4603      	mov	r3, r0
 80003e8:	4a07      	ldr	r2, [pc, #28]	@ (8000408 <main+0x9c>)
 80003ea:	6013      	str	r3, [r2, #0]

    // Start scheduler
    osKernelStart();
 80003ec:	f001 facc 	bl	8001988 <osKernelStart>

    while(1);
 80003f0:	bf00      	nop
 80003f2:	e7fd      	b.n	80003f0 <main+0x84>
 80003f4:	080037e8 	.word	0x080037e8
 80003f8:	200002d0 	.word	0x200002d0
 80003fc:	08003810 	.word	0x08003810
 8000400:	200002d4 	.word	0x200002d4
 8000404:	08003838 	.word	0x08003838
 8000408:	200002d8 	.word	0x200002d8

0800040c <Red_Task>:
}

/* Red LED*/
void Red_Task(void const * argument)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
	debug_printf(" red led task running\n");
 8000414:	480c      	ldr	r0, [pc, #48]	@ (8000448 <Red_Task+0x3c>)
 8000416:	f7ff ff6c 	bl	80002f2 <debug_printf>
    while(1)
    {

        HAL_GPIO_WritePin(GPIOA, RED_PIN, GPIO_PIN_SET);
 800041a:	2201      	movs	r2, #1
 800041c:	2120      	movs	r1, #32
 800041e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000422:	f000 fcab 	bl	8000d7c <HAL_GPIO_WritePin>
        osDelay(500);
 8000426:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800042a:	f001 fb00 	bl	8001a2e <osDelay>
        HAL_GPIO_WritePin(GPIOA, RED_PIN, GPIO_PIN_RESET);
 800042e:	2200      	movs	r2, #0
 8000430:	2120      	movs	r1, #32
 8000432:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000436:	f000 fca1 	bl	8000d7c <HAL_GPIO_WritePin>
        osDelay(500);
 800043a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800043e:	f001 faf6 	bl	8001a2e <osDelay>
        HAL_GPIO_WritePin(GPIOA, RED_PIN, GPIO_PIN_SET);
 8000442:	bf00      	nop
 8000444:	e7e9      	b.n	800041a <Red_Task+0xe>
 8000446:	bf00      	nop
 8000448:	08003854 	.word	0x08003854

0800044c <Green_Task>:
    }
}

/* Green LED  */
void Green_Task(void const * argument)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
	debug_printf(" green led task running\n");
 8000454:	480c      	ldr	r0, [pc, #48]	@ (8000488 <Green_Task+0x3c>)
 8000456:	f7ff ff4c 	bl	80002f2 <debug_printf>
    while(1)
    {
        HAL_GPIO_WritePin(GPIOA, GREEN_PIN, GPIO_PIN_SET);
 800045a:	2201      	movs	r2, #1
 800045c:	2140      	movs	r1, #64	@ 0x40
 800045e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000462:	f000 fc8b 	bl	8000d7c <HAL_GPIO_WritePin>
        osDelay(300);
 8000466:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800046a:	f001 fae0 	bl	8001a2e <osDelay>
        HAL_GPIO_WritePin(GPIOA, GREEN_PIN, GPIO_PIN_RESET);
 800046e:	2200      	movs	r2, #0
 8000470:	2140      	movs	r1, #64	@ 0x40
 8000472:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000476:	f000 fc81 	bl	8000d7c <HAL_GPIO_WritePin>
        osDelay(300);
 800047a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800047e:	f001 fad6 	bl	8001a2e <osDelay>
        HAL_GPIO_WritePin(GPIOA, GREEN_PIN, GPIO_PIN_SET);
 8000482:	bf00      	nop
 8000484:	e7e9      	b.n	800045a <Green_Task+0xe>
 8000486:	bf00      	nop
 8000488:	0800386c 	.word	0x0800386c

0800048c <Blue_Task>:
    }
}

/* Blue LED  */
void Blue_Task(void const * argument)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
	debug_printf(" blue led task running\n");
 8000494:	480c      	ldr	r0, [pc, #48]	@ (80004c8 <Blue_Task+0x3c>)
 8000496:	f7ff ff2c 	bl	80002f2 <debug_printf>
    while(1)
    {
        HAL_GPIO_WritePin(GPIOA, BLUE_PIN, GPIO_PIN_SET);
 800049a:	2201      	movs	r2, #1
 800049c:	2180      	movs	r1, #128	@ 0x80
 800049e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004a2:	f000 fc6b 	bl	8000d7c <HAL_GPIO_WritePin>
        osDelay(1000);
 80004a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80004aa:	f001 fac0 	bl	8001a2e <osDelay>
        HAL_GPIO_WritePin(GPIOA, BLUE_PIN, GPIO_PIN_RESET);
 80004ae:	2200      	movs	r2, #0
 80004b0:	2180      	movs	r1, #128	@ 0x80
 80004b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004b6:	f000 fc61 	bl	8000d7c <HAL_GPIO_WritePin>
        osDelay(1000);
 80004ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80004be:	f001 fab6 	bl	8001a2e <osDelay>
        HAL_GPIO_WritePin(GPIOA, BLUE_PIN, GPIO_PIN_SET);
 80004c2:	bf00      	nop
 80004c4:	e7e9      	b.n	800049a <Blue_Task+0xe>
 80004c6:	bf00      	nop
 80004c8:	08003888 	.word	0x08003888

080004cc <MX_GPIO_Init>:
    }
}

/* GPIO Init */
static void MX_GPIO_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b086      	sub	sp, #24
 80004d0:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d2:	4b12      	ldr	r3, [pc, #72]	@ (800051c <MX_GPIO_Init+0x50>)
 80004d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004d6:	4a11      	ldr	r2, [pc, #68]	@ (800051c <MX_GPIO_Init+0x50>)
 80004d8:	f043 0301 	orr.w	r3, r3, #1
 80004dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004de:	4b0f      	ldr	r3, [pc, #60]	@ (800051c <MX_GPIO_Init+0x50>)
 80004e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e2:	f003 0301 	and.w	r3, r3, #1
 80004e6:	603b      	str	r3, [r7, #0]
 80004e8:	683b      	ldr	r3, [r7, #0]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	2200      	movs	r2, #0
 80004ee:	601a      	str	r2, [r3, #0]
 80004f0:	605a      	str	r2, [r3, #4]
 80004f2:	609a      	str	r2, [r3, #8]
 80004f4:	60da      	str	r2, [r3, #12]
 80004f6:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = RED_PIN | GREEN_PIN | BLUE_PIN;
 80004f8:	23e0      	movs	r3, #224	@ 0xe0
 80004fa:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fc:	2301      	movs	r3, #1
 80004fe:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000500:	2300      	movs	r3, #0
 8000502:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000504:	2300      	movs	r3, #0
 8000506:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000508:	1d3b      	adds	r3, r7, #4
 800050a:	4619      	mov	r1, r3
 800050c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000510:	f000 fa8a 	bl	8000a28 <HAL_GPIO_Init>
}
 8000514:	bf00      	nop
 8000516:	3718      	adds	r7, #24
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	40021000 	.word	0x40021000

08000520 <SystemClock_Config>:
void SystemClock_Config(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b098      	sub	sp, #96	@ 0x60
 8000524:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000526:	f107 031c 	add.w	r3, r7, #28
 800052a:	2244      	movs	r2, #68	@ 0x44
 800052c:	2100      	movs	r1, #0
 800052e:	4618      	mov	r0, r3
 8000530:	f002 fccc 	bl	8002ecc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000534:	f107 0308 	add.w	r3, r7, #8
 8000538:	2200      	movs	r2, #0
 800053a:	601a      	str	r2, [r3, #0]
 800053c:	605a      	str	r2, [r3, #4]
 800053e:	609a      	str	r2, [r3, #8]
 8000540:	60da      	str	r2, [r3, #12]
 8000542:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000544:	4b24      	ldr	r3, [pc, #144]	@ (80005d8 <SystemClock_Config+0xb8>)
 8000546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000548:	4a23      	ldr	r2, [pc, #140]	@ (80005d8 <SystemClock_Config+0xb8>)
 800054a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800054e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000550:	4b21      	ldr	r3, [pc, #132]	@ (80005d8 <SystemClock_Config+0xb8>)
 8000552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000558:	607b      	str	r3, [r7, #4]
 800055a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800055c:	4b1f      	ldr	r3, [pc, #124]	@ (80005dc <SystemClock_Config+0xbc>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000564:	4a1d      	ldr	r2, [pc, #116]	@ (80005dc <SystemClock_Config+0xbc>)
 8000566:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800056a:	6013      	str	r3, [r2, #0]
 800056c:	4b1b      	ldr	r3, [pc, #108]	@ (80005dc <SystemClock_Config+0xbc>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000574:	603b      	str	r3, [r7, #0]
 8000576:	683b      	ldr	r3, [r7, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000578:	2310      	movs	r3, #16
 800057a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800057c:	2301      	movs	r3, #1
 800057e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000580:	2300      	movs	r3, #0
 8000582:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000584:	2360      	movs	r3, #96	@ 0x60
 8000586:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000588:	2302      	movs	r3, #2
 800058a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800058c:	2301      	movs	r3, #1
 800058e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000590:	2301      	movs	r3, #1
 8000592:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000594:	2328      	movs	r3, #40	@ 0x28
 8000596:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000598:	2302      	movs	r3, #2
 800059a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800059c:	2304      	movs	r3, #4
 800059e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = 7;
 80005a0:	2307      	movs	r3, #7
 80005a2:	657b      	str	r3, [r7, #84]	@ 0x54
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80005a4:	f107 031c 	add.w	r3, r7, #28
 80005a8:	4618      	mov	r0, r3
 80005aa:	f000 fc0d 	bl	8000dc8 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ae:	230f      	movs	r3, #15
 80005b0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b2:	2303      	movs	r3, #3
 80005b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005ba:	2300      	movs	r3, #0
 80005bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005be:	2300      	movs	r3, #0
 80005c0:	61bb      	str	r3, [r7, #24]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 80005c2:	f107 0308 	add.w	r3, r7, #8
 80005c6:	2104      	movs	r1, #4
 80005c8:	4618      	mov	r0, r3
 80005ca:	f000 ffd9 	bl	8001580 <HAL_RCC_ClockConfig>
}
 80005ce:	bf00      	nop
 80005d0:	3760      	adds	r7, #96	@ 0x60
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40021000 	.word	0x40021000
 80005dc:	40007000 	.word	0x40007000

080005e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e6:	4b11      	ldr	r3, [pc, #68]	@ (800062c <HAL_MspInit+0x4c>)
 80005e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005ea:	4a10      	ldr	r2, [pc, #64]	@ (800062c <HAL_MspInit+0x4c>)
 80005ec:	f043 0301 	orr.w	r3, r3, #1
 80005f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80005f2:	4b0e      	ldr	r3, [pc, #56]	@ (800062c <HAL_MspInit+0x4c>)
 80005f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005f6:	f003 0301 	and.w	r3, r3, #1
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fe:	4b0b      	ldr	r3, [pc, #44]	@ (800062c <HAL_MspInit+0x4c>)
 8000600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000602:	4a0a      	ldr	r2, [pc, #40]	@ (800062c <HAL_MspInit+0x4c>)
 8000604:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000608:	6593      	str	r3, [r2, #88]	@ 0x58
 800060a:	4b08      	ldr	r3, [pc, #32]	@ (800062c <HAL_MspInit+0x4c>)
 800060c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800060e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000612:	603b      	str	r3, [r7, #0]
 8000614:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000616:	2200      	movs	r2, #0
 8000618:	210f      	movs	r1, #15
 800061a:	f06f 0001 	mvn.w	r0, #1
 800061e:	f000 f9da 	bl	80009d6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40021000 	.word	0x40021000

08000630 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000634:	bf00      	nop
 8000636:	e7fd      	b.n	8000634 <NMI_Handler+0x4>

08000638 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800063c:	bf00      	nop
 800063e:	e7fd      	b.n	800063c <HardFault_Handler+0x4>

08000640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000644:	bf00      	nop
 8000646:	e7fd      	b.n	8000644 <MemManage_Handler+0x4>

08000648 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800064c:	bf00      	nop
 800064e:	e7fd      	b.n	800064c <BusFault_Handler+0x4>

08000650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <UsageFault_Handler+0x4>

08000658 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr

08000666 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800066a:	f000 f8d7 	bl	800081c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800066e:	f001 ff6d 	bl	800254c <xTaskGetSchedulerState>
 8000672:	4603      	mov	r3, r0
 8000674:	2b01      	cmp	r3, #1
 8000676:	d001      	beq.n	800067c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000678:	f002 f9ae 	bl	80029d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}

08000680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b086      	sub	sp, #24
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000688:	4a14      	ldr	r2, [pc, #80]	@ (80006dc <_sbrk+0x5c>)
 800068a:	4b15      	ldr	r3, [pc, #84]	@ (80006e0 <_sbrk+0x60>)
 800068c:	1ad3      	subs	r3, r2, r3
 800068e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000694:	4b13      	ldr	r3, [pc, #76]	@ (80006e4 <_sbrk+0x64>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d102      	bne.n	80006a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800069c:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <_sbrk+0x64>)
 800069e:	4a12      	ldr	r2, [pc, #72]	@ (80006e8 <_sbrk+0x68>)
 80006a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006a2:	4b10      	ldr	r3, [pc, #64]	@ (80006e4 <_sbrk+0x64>)
 80006a4:	681a      	ldr	r2, [r3, #0]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4413      	add	r3, r2
 80006aa:	693a      	ldr	r2, [r7, #16]
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d207      	bcs.n	80006c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006b0:	f002 fc14 	bl	8002edc <__errno>
 80006b4:	4603      	mov	r3, r0
 80006b6:	220c      	movs	r2, #12
 80006b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006ba:	f04f 33ff 	mov.w	r3, #4294967295
 80006be:	e009      	b.n	80006d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006c0:	4b08      	ldr	r3, [pc, #32]	@ (80006e4 <_sbrk+0x64>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006c6:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <_sbrk+0x64>)
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	4413      	add	r3, r2
 80006ce:	4a05      	ldr	r2, [pc, #20]	@ (80006e4 <_sbrk+0x64>)
 80006d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006d2:	68fb      	ldr	r3, [r7, #12]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3718      	adds	r7, #24
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20018000 	.word	0x20018000
 80006e0:	00000400 	.word	0x00000400
 80006e4:	200002dc 	.word	0x200002dc
 80006e8:	20001138 	.word	0x20001138

080006ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80006f0:	4b06      	ldr	r3, [pc, #24]	@ (800070c <SystemInit+0x20>)
 80006f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006f6:	4a05      	ldr	r2, [pc, #20]	@ (800070c <SystemInit+0x20>)
 80006f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000700:	bf00      	nop
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000710:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000748 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000714:	f7ff ffea 	bl	80006ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000718:	480c      	ldr	r0, [pc, #48]	@ (800074c <LoopForever+0x6>)
  ldr r1, =_edata
 800071a:	490d      	ldr	r1, [pc, #52]	@ (8000750 <LoopForever+0xa>)
  ldr r2, =_sidata
 800071c:	4a0d      	ldr	r2, [pc, #52]	@ (8000754 <LoopForever+0xe>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000720:	e002      	b.n	8000728 <LoopCopyDataInit>

08000722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000726:	3304      	adds	r3, #4

08000728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800072a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800072c:	d3f9      	bcc.n	8000722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800072e:	4a0a      	ldr	r2, [pc, #40]	@ (8000758 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000730:	4c0a      	ldr	r4, [pc, #40]	@ (800075c <LoopForever+0x16>)
  movs r3, #0
 8000732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000734:	e001      	b.n	800073a <LoopFillZerobss>

08000736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000738:	3204      	adds	r2, #4

0800073a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800073a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800073c:	d3fb      	bcc.n	8000736 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800073e:	f002 fbd3 	bl	8002ee8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000742:	f7ff fe13 	bl	800036c <main>

08000746 <LoopForever>:

LoopForever:
    b LoopForever
 8000746:	e7fe      	b.n	8000746 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000748:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800074c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000750:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000754:	0800392c 	.word	0x0800392c
  ldr r2, =_sbss
 8000758:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800075c:	20001138 	.word	0x20001138

08000760 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000760:	e7fe      	b.n	8000760 <ADC1_2_IRQHandler>
	...

08000764 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800076a:	2300      	movs	r3, #0
 800076c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800076e:	4b0c      	ldr	r3, [pc, #48]	@ (80007a0 <HAL_Init+0x3c>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a0b      	ldr	r2, [pc, #44]	@ (80007a0 <HAL_Init+0x3c>)
 8000774:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000778:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800077a:	2003      	movs	r0, #3
 800077c:	f000 f920 	bl	80009c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000780:	200f      	movs	r0, #15
 8000782:	f000 f80f 	bl	80007a4 <HAL_InitTick>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d002      	beq.n	8000792 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800078c:	2301      	movs	r3, #1
 800078e:	71fb      	strb	r3, [r7, #7]
 8000790:	e001      	b.n	8000796 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000792:	f7ff ff25 	bl	80005e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000796:	79fb      	ldrb	r3, [r7, #7]
}
 8000798:	4618      	mov	r0, r3
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40022000 	.word	0x40022000

080007a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007ac:	2300      	movs	r3, #0
 80007ae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007b0:	4b17      	ldr	r3, [pc, #92]	@ (8000810 <HAL_InitTick+0x6c>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d023      	beq.n	8000800 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007b8:	4b16      	ldr	r3, [pc, #88]	@ (8000814 <HAL_InitTick+0x70>)
 80007ba:	681a      	ldr	r2, [r3, #0]
 80007bc:	4b14      	ldr	r3, [pc, #80]	@ (8000810 <HAL_InitTick+0x6c>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	4619      	mov	r1, r3
 80007c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 f91d 	bl	8000a0e <HAL_SYSTICK_Config>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d10f      	bne.n	80007fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2b0f      	cmp	r3, #15
 80007de:	d809      	bhi.n	80007f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007e0:	2200      	movs	r2, #0
 80007e2:	6879      	ldr	r1, [r7, #4]
 80007e4:	f04f 30ff 	mov.w	r0, #4294967295
 80007e8:	f000 f8f5 	bl	80009d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007ec:	4a0a      	ldr	r2, [pc, #40]	@ (8000818 <HAL_InitTick+0x74>)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	6013      	str	r3, [r2, #0]
 80007f2:	e007      	b.n	8000804 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80007f4:	2301      	movs	r3, #1
 80007f6:	73fb      	strb	r3, [r7, #15]
 80007f8:	e004      	b.n	8000804 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
 80007fc:	73fb      	strb	r3, [r7, #15]
 80007fe:	e001      	b.n	8000804 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000800:	2301      	movs	r3, #1
 8000802:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000804:	7bfb      	ldrb	r3, [r7, #15]
}
 8000806:	4618      	mov	r0, r3
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000008 	.word	0x20000008
 8000814:	20000000 	.word	0x20000000
 8000818:	20000004 	.word	0x20000004

0800081c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <HAL_IncTick+0x20>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	461a      	mov	r2, r3
 8000826:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <HAL_IncTick+0x24>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4413      	add	r3, r2
 800082c:	4a04      	ldr	r2, [pc, #16]	@ (8000840 <HAL_IncTick+0x24>)
 800082e:	6013      	str	r3, [r2, #0]
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	20000008 	.word	0x20000008
 8000840:	200002e0 	.word	0x200002e0

08000844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  return uwTick;
 8000848:	4b03      	ldr	r3, [pc, #12]	@ (8000858 <HAL_GetTick+0x14>)
 800084a:	681b      	ldr	r3, [r3, #0]
}
 800084c:	4618      	mov	r0, r3
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	200002e0 	.word	0x200002e0

0800085c <__NVIC_SetPriorityGrouping>:
{
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	f003 0307 	and.w	r3, r3, #7
 800086a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800086c:	4b0c      	ldr	r3, [pc, #48]	@ (80008a0 <__NVIC_SetPriorityGrouping+0x44>)
 800086e:	68db      	ldr	r3, [r3, #12]
 8000870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000872:	68ba      	ldr	r2, [r7, #8]
 8000874:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000878:	4013      	ands	r3, r2
 800087a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000884:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000888:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800088c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800088e:	4a04      	ldr	r2, [pc, #16]	@ (80008a0 <__NVIC_SetPriorityGrouping+0x44>)
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	60d3      	str	r3, [r2, #12]
}
 8000894:	bf00      	nop
 8000896:	3714      	adds	r7, #20
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_GetPriorityGrouping>:
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008a8:	4b04      	ldr	r3, [pc, #16]	@ (80008bc <__NVIC_GetPriorityGrouping+0x18>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	0a1b      	lsrs	r3, r3, #8
 80008ae:	f003 0307 	and.w	r3, r3, #7
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	e000ed00 	.word	0xe000ed00

080008c0 <__NVIC_SetPriority>:
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	6039      	str	r1, [r7, #0]
 80008ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	db0a      	blt.n	80008ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	490c      	ldr	r1, [pc, #48]	@ (800090c <__NVIC_SetPriority+0x4c>)
 80008da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008de:	0112      	lsls	r2, r2, #4
 80008e0:	b2d2      	uxtb	r2, r2
 80008e2:	440b      	add	r3, r1
 80008e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80008e8:	e00a      	b.n	8000900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	b2da      	uxtb	r2, r3
 80008ee:	4908      	ldr	r1, [pc, #32]	@ (8000910 <__NVIC_SetPriority+0x50>)
 80008f0:	79fb      	ldrb	r3, [r7, #7]
 80008f2:	f003 030f 	and.w	r3, r3, #15
 80008f6:	3b04      	subs	r3, #4
 80008f8:	0112      	lsls	r2, r2, #4
 80008fa:	b2d2      	uxtb	r2, r2
 80008fc:	440b      	add	r3, r1
 80008fe:	761a      	strb	r2, [r3, #24]
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr
 800090c:	e000e100 	.word	0xe000e100
 8000910:	e000ed00 	.word	0xe000ed00

08000914 <NVIC_EncodePriority>:
{
 8000914:	b480      	push	{r7}
 8000916:	b089      	sub	sp, #36	@ 0x24
 8000918:	af00      	add	r7, sp, #0
 800091a:	60f8      	str	r0, [r7, #12]
 800091c:	60b9      	str	r1, [r7, #8]
 800091e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	f003 0307 	and.w	r3, r3, #7
 8000926:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000928:	69fb      	ldr	r3, [r7, #28]
 800092a:	f1c3 0307 	rsb	r3, r3, #7
 800092e:	2b04      	cmp	r3, #4
 8000930:	bf28      	it	cs
 8000932:	2304      	movcs	r3, #4
 8000934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000936:	69fb      	ldr	r3, [r7, #28]
 8000938:	3304      	adds	r3, #4
 800093a:	2b06      	cmp	r3, #6
 800093c:	d902      	bls.n	8000944 <NVIC_EncodePriority+0x30>
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	3b03      	subs	r3, #3
 8000942:	e000      	b.n	8000946 <NVIC_EncodePriority+0x32>
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000948:	f04f 32ff 	mov.w	r2, #4294967295
 800094c:	69bb      	ldr	r3, [r7, #24]
 800094e:	fa02 f303 	lsl.w	r3, r2, r3
 8000952:	43da      	mvns	r2, r3
 8000954:	68bb      	ldr	r3, [r7, #8]
 8000956:	401a      	ands	r2, r3
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800095c:	f04f 31ff 	mov.w	r1, #4294967295
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	fa01 f303 	lsl.w	r3, r1, r3
 8000966:	43d9      	mvns	r1, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800096c:	4313      	orrs	r3, r2
}
 800096e:	4618      	mov	r0, r3
 8000970:	3724      	adds	r7, #36	@ 0x24
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
	...

0800097c <SysTick_Config>:
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	3b01      	subs	r3, #1
 8000988:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800098c:	d301      	bcc.n	8000992 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800098e:	2301      	movs	r3, #1
 8000990:	e00f      	b.n	80009b2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000992:	4a0a      	ldr	r2, [pc, #40]	@ (80009bc <SysTick_Config+0x40>)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	3b01      	subs	r3, #1
 8000998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800099a:	210f      	movs	r1, #15
 800099c:	f04f 30ff 	mov.w	r0, #4294967295
 80009a0:	f7ff ff8e 	bl	80008c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009a4:	4b05      	ldr	r3, [pc, #20]	@ (80009bc <SysTick_Config+0x40>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009aa:	4b04      	ldr	r3, [pc, #16]	@ (80009bc <SysTick_Config+0x40>)
 80009ac:	2207      	movs	r2, #7
 80009ae:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80009b0:	2300      	movs	r3, #0
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	e000e010 	.word	0xe000e010

080009c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff ff47 	bl	800085c <__NVIC_SetPriorityGrouping>
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b086      	sub	sp, #24
 80009da:	af00      	add	r7, sp, #0
 80009dc:	4603      	mov	r3, r0
 80009de:	60b9      	str	r1, [r7, #8]
 80009e0:	607a      	str	r2, [r7, #4]
 80009e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80009e4:	2300      	movs	r3, #0
 80009e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009e8:	f7ff ff5c 	bl	80008a4 <__NVIC_GetPriorityGrouping>
 80009ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	68b9      	ldr	r1, [r7, #8]
 80009f2:	6978      	ldr	r0, [r7, #20]
 80009f4:	f7ff ff8e 	bl	8000914 <NVIC_EncodePriority>
 80009f8:	4602      	mov	r2, r0
 80009fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009fe:	4611      	mov	r1, r2
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff ff5d 	bl	80008c0 <__NVIC_SetPriority>
}
 8000a06:	bf00      	nop
 8000a08:	3718      	adds	r7, #24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}

08000a0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	b082      	sub	sp, #8
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a16:	6878      	ldr	r0, [r7, #4]
 8000a18:	f7ff ffb0 	bl	800097c <SysTick_Config>
 8000a1c:	4603      	mov	r3, r0
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
	...

08000a28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b087      	sub	sp, #28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a32:	2300      	movs	r3, #0
 8000a34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a36:	e17f      	b.n	8000d38 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	2101      	movs	r1, #1
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	fa01 f303 	lsl.w	r3, r1, r3
 8000a44:	4013      	ands	r3, r2
 8000a46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	f000 8171 	beq.w	8000d32 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	f003 0303 	and.w	r3, r3, #3
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	d005      	beq.n	8000a68 <HAL_GPIO_Init+0x40>
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	f003 0303 	and.w	r3, r3, #3
 8000a64:	2b02      	cmp	r3, #2
 8000a66:	d130      	bne.n	8000aca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	689b      	ldr	r3, [r3, #8]
 8000a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	2203      	movs	r2, #3
 8000a74:	fa02 f303 	lsl.w	r3, r2, r3
 8000a78:	43db      	mvns	r3, r3
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	68da      	ldr	r2, [r3, #12]
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	005b      	lsls	r3, r3, #1
 8000a88:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	693a      	ldr	r2, [r7, #16]
 8000a96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa6:	43db      	mvns	r3, r3
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	4013      	ands	r3, r2
 8000aac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	091b      	lsrs	r3, r3, #4
 8000ab4:	f003 0201 	and.w	r2, r3, #1
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	693a      	ldr	r2, [r7, #16]
 8000ac8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	f003 0303 	and.w	r3, r3, #3
 8000ad2:	2b03      	cmp	r3, #3
 8000ad4:	d118      	bne.n	8000b08 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ada:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000adc:	2201      	movs	r2, #1
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae4:	43db      	mvns	r3, r3
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	4013      	ands	r3, r2
 8000aea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	08db      	lsrs	r3, r3, #3
 8000af2:	f003 0201 	and.w	r2, r3, #1
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	fa02 f303 	lsl.w	r3, r2, r3
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	693a      	ldr	r2, [r7, #16]
 8000b06:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f003 0303 	and.w	r3, r3, #3
 8000b10:	2b03      	cmp	r3, #3
 8000b12:	d017      	beq.n	8000b44 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	2203      	movs	r2, #3
 8000b20:	fa02 f303 	lsl.w	r3, r2, r3
 8000b24:	43db      	mvns	r3, r3
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	4013      	ands	r3, r2
 8000b2a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	689a      	ldr	r2, [r3, #8]
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	fa02 f303 	lsl.w	r3, r2, r3
 8000b38:	693a      	ldr	r2, [r7, #16]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	693a      	ldr	r2, [r7, #16]
 8000b42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f003 0303 	and.w	r3, r3, #3
 8000b4c:	2b02      	cmp	r3, #2
 8000b4e:	d123      	bne.n	8000b98 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	08da      	lsrs	r2, r3, #3
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	3208      	adds	r2, #8
 8000b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b5e:	697b      	ldr	r3, [r7, #20]
 8000b60:	f003 0307 	and.w	r3, r3, #7
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	220f      	movs	r2, #15
 8000b68:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	4013      	ands	r3, r2
 8000b72:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	691a      	ldr	r2, [r3, #16]
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	f003 0307 	and.w	r3, r3, #7
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	fa02 f303 	lsl.w	r3, r2, r3
 8000b84:	693a      	ldr	r2, [r7, #16]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	08da      	lsrs	r2, r3, #3
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	3208      	adds	r2, #8
 8000b92:	6939      	ldr	r1, [r7, #16]
 8000b94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	005b      	lsls	r3, r3, #1
 8000ba2:	2203      	movs	r2, #3
 8000ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4013      	ands	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f003 0203 	and.w	r2, r3, #3
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	693a      	ldr	r2, [r7, #16]
 8000bca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	f000 80ac 	beq.w	8000d32 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bda:	4b5f      	ldr	r3, [pc, #380]	@ (8000d58 <HAL_GPIO_Init+0x330>)
 8000bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bde:	4a5e      	ldr	r2, [pc, #376]	@ (8000d58 <HAL_GPIO_Init+0x330>)
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000be6:	4b5c      	ldr	r3, [pc, #368]	@ (8000d58 <HAL_GPIO_Init+0x330>)
 8000be8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	60bb      	str	r3, [r7, #8]
 8000bf0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bf2:	4a5a      	ldr	r2, [pc, #360]	@ (8000d5c <HAL_GPIO_Init+0x334>)
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	089b      	lsrs	r3, r3, #2
 8000bf8:	3302      	adds	r3, #2
 8000bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	f003 0303 	and.w	r3, r3, #3
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	220f      	movs	r2, #15
 8000c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0e:	43db      	mvns	r3, r3
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	4013      	ands	r3, r2
 8000c14:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000c1c:	d025      	beq.n	8000c6a <HAL_GPIO_Init+0x242>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a4f      	ldr	r2, [pc, #316]	@ (8000d60 <HAL_GPIO_Init+0x338>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d01f      	beq.n	8000c66 <HAL_GPIO_Init+0x23e>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a4e      	ldr	r2, [pc, #312]	@ (8000d64 <HAL_GPIO_Init+0x33c>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d019      	beq.n	8000c62 <HAL_GPIO_Init+0x23a>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4a4d      	ldr	r2, [pc, #308]	@ (8000d68 <HAL_GPIO_Init+0x340>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d013      	beq.n	8000c5e <HAL_GPIO_Init+0x236>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4a4c      	ldr	r2, [pc, #304]	@ (8000d6c <HAL_GPIO_Init+0x344>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d00d      	beq.n	8000c5a <HAL_GPIO_Init+0x232>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a4b      	ldr	r2, [pc, #300]	@ (8000d70 <HAL_GPIO_Init+0x348>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d007      	beq.n	8000c56 <HAL_GPIO_Init+0x22e>
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4a4a      	ldr	r2, [pc, #296]	@ (8000d74 <HAL_GPIO_Init+0x34c>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d101      	bne.n	8000c52 <HAL_GPIO_Init+0x22a>
 8000c4e:	2306      	movs	r3, #6
 8000c50:	e00c      	b.n	8000c6c <HAL_GPIO_Init+0x244>
 8000c52:	2307      	movs	r3, #7
 8000c54:	e00a      	b.n	8000c6c <HAL_GPIO_Init+0x244>
 8000c56:	2305      	movs	r3, #5
 8000c58:	e008      	b.n	8000c6c <HAL_GPIO_Init+0x244>
 8000c5a:	2304      	movs	r3, #4
 8000c5c:	e006      	b.n	8000c6c <HAL_GPIO_Init+0x244>
 8000c5e:	2303      	movs	r3, #3
 8000c60:	e004      	b.n	8000c6c <HAL_GPIO_Init+0x244>
 8000c62:	2302      	movs	r3, #2
 8000c64:	e002      	b.n	8000c6c <HAL_GPIO_Init+0x244>
 8000c66:	2301      	movs	r3, #1
 8000c68:	e000      	b.n	8000c6c <HAL_GPIO_Init+0x244>
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	697a      	ldr	r2, [r7, #20]
 8000c6e:	f002 0203 	and.w	r2, r2, #3
 8000c72:	0092      	lsls	r2, r2, #2
 8000c74:	4093      	lsls	r3, r2
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c7c:	4937      	ldr	r1, [pc, #220]	@ (8000d5c <HAL_GPIO_Init+0x334>)
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	089b      	lsrs	r3, r3, #2
 8000c82:	3302      	adds	r3, #2
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8000d78 <HAL_GPIO_Init+0x350>)
 8000c8c:	689b      	ldr	r3, [r3, #8]
 8000c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	43db      	mvns	r3, r3
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	4013      	ands	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d003      	beq.n	8000cae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000cae:	4a32      	ldr	r2, [pc, #200]	@ (8000d78 <HAL_GPIO_Init+0x350>)
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000cb4:	4b30      	ldr	r3, [pc, #192]	@ (8000d78 <HAL_GPIO_Init+0x350>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	43db      	mvns	r3, r3
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d003      	beq.n	8000cd8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000cd8:	4a27      	ldr	r2, [pc, #156]	@ (8000d78 <HAL_GPIO_Init+0x350>)
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000cde:	4b26      	ldr	r3, [pc, #152]	@ (8000d78 <HAL_GPIO_Init+0x350>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	43db      	mvns	r3, r3
 8000ce8:	693a      	ldr	r2, [r7, #16]
 8000cea:	4013      	ands	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d003      	beq.n	8000d02 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000cfa:	693a      	ldr	r2, [r7, #16]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d02:	4a1d      	ldr	r2, [pc, #116]	@ (8000d78 <HAL_GPIO_Init+0x350>)
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000d08:	4b1b      	ldr	r3, [pc, #108]	@ (8000d78 <HAL_GPIO_Init+0x350>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	43db      	mvns	r3, r3
 8000d12:	693a      	ldr	r2, [r7, #16]
 8000d14:	4013      	ands	r3, r2
 8000d16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d003      	beq.n	8000d2c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000d24:	693a      	ldr	r2, [r7, #16]
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d2c:	4a12      	ldr	r2, [pc, #72]	@ (8000d78 <HAL_GPIO_Init+0x350>)
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	3301      	adds	r3, #1
 8000d36:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f47f ae78 	bne.w	8000a38 <HAL_GPIO_Init+0x10>
  }
}
 8000d48:	bf00      	nop
 8000d4a:	bf00      	nop
 8000d4c:	371c      	adds	r7, #28
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	40010000 	.word	0x40010000
 8000d60:	48000400 	.word	0x48000400
 8000d64:	48000800 	.word	0x48000800
 8000d68:	48000c00 	.word	0x48000c00
 8000d6c:	48001000 	.word	0x48001000
 8000d70:	48001400 	.word	0x48001400
 8000d74:	48001800 	.word	0x48001800
 8000d78:	40010400 	.word	0x40010400

08000d7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	460b      	mov	r3, r1
 8000d86:	807b      	strh	r3, [r7, #2]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d8c:	787b      	ldrb	r3, [r7, #1]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d003      	beq.n	8000d9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d92:	887a      	ldrh	r2, [r7, #2]
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d98:	e002      	b.n	8000da0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d9a:	887a      	ldrh	r2, [r7, #2]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000da0:	bf00      	nop
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000db0:	4b04      	ldr	r3, [pc, #16]	@ (8000dc4 <HAL_PWREx_GetVoltageRange+0x18>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	40007000 	.word	0x40007000

08000dc8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b088      	sub	sp, #32
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d101      	bne.n	8000dda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e3ca      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dda:	4b97      	ldr	r3, [pc, #604]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	f003 030c 	and.w	r3, r3, #12
 8000de2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000de4:	4b94      	ldr	r3, [pc, #592]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	f003 0303 	and.w	r3, r3, #3
 8000dec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f003 0310 	and.w	r3, r3, #16
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	f000 80e4 	beq.w	8000fc4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d007      	beq.n	8000e12 <HAL_RCC_OscConfig+0x4a>
 8000e02:	69bb      	ldr	r3, [r7, #24]
 8000e04:	2b0c      	cmp	r3, #12
 8000e06:	f040 808b 	bne.w	8000f20 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	f040 8087 	bne.w	8000f20 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e12:	4b89      	ldr	r3, [pc, #548]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f003 0302 	and.w	r3, r3, #2
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d005      	beq.n	8000e2a <HAL_RCC_OscConfig+0x62>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d101      	bne.n	8000e2a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	e3a2      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6a1a      	ldr	r2, [r3, #32]
 8000e2e:	4b82      	ldr	r3, [pc, #520]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f003 0308 	and.w	r3, r3, #8
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d004      	beq.n	8000e44 <HAL_RCC_OscConfig+0x7c>
 8000e3a:	4b7f      	ldr	r3, [pc, #508]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e42:	e005      	b.n	8000e50 <HAL_RCC_OscConfig+0x88>
 8000e44:	4b7c      	ldr	r3, [pc, #496]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e4a:	091b      	lsrs	r3, r3, #4
 8000e4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d223      	bcs.n	8000e9c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6a1b      	ldr	r3, [r3, #32]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f000 fd1d 	bl	8001898 <RCC_SetFlashLatencyFromMSIRange>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	e383      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e68:	4b73      	ldr	r3, [pc, #460]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a72      	ldr	r2, [pc, #456]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e6e:	f043 0308 	orr.w	r3, r3, #8
 8000e72:	6013      	str	r3, [r2, #0]
 8000e74:	4b70      	ldr	r3, [pc, #448]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6a1b      	ldr	r3, [r3, #32]
 8000e80:	496d      	ldr	r1, [pc, #436]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e82:	4313      	orrs	r3, r2
 8000e84:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e86:	4b6c      	ldr	r3, [pc, #432]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	69db      	ldr	r3, [r3, #28]
 8000e92:	021b      	lsls	r3, r3, #8
 8000e94:	4968      	ldr	r1, [pc, #416]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e96:	4313      	orrs	r3, r2
 8000e98:	604b      	str	r3, [r1, #4]
 8000e9a:	e025      	b.n	8000ee8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e9c:	4b66      	ldr	r3, [pc, #408]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a65      	ldr	r2, [pc, #404]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000ea2:	f043 0308 	orr.w	r3, r3, #8
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	4b63      	ldr	r3, [pc, #396]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6a1b      	ldr	r3, [r3, #32]
 8000eb4:	4960      	ldr	r1, [pc, #384]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000eba:	4b5f      	ldr	r3, [pc, #380]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	69db      	ldr	r3, [r3, #28]
 8000ec6:	021b      	lsls	r3, r3, #8
 8000ec8:	495b      	ldr	r1, [pc, #364]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d109      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6a1b      	ldr	r3, [r3, #32]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f000 fcdd 	bl	8001898 <RCC_SetFlashLatencyFromMSIRange>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e343      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ee8:	f000 fc4a 	bl	8001780 <HAL_RCC_GetSysClockFreq>
 8000eec:	4602      	mov	r2, r0
 8000eee:	4b52      	ldr	r3, [pc, #328]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	091b      	lsrs	r3, r3, #4
 8000ef4:	f003 030f 	and.w	r3, r3, #15
 8000ef8:	4950      	ldr	r1, [pc, #320]	@ (800103c <HAL_RCC_OscConfig+0x274>)
 8000efa:	5ccb      	ldrb	r3, [r1, r3]
 8000efc:	f003 031f 	and.w	r3, r3, #31
 8000f00:	fa22 f303 	lsr.w	r3, r2, r3
 8000f04:	4a4e      	ldr	r2, [pc, #312]	@ (8001040 <HAL_RCC_OscConfig+0x278>)
 8000f06:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000f08:	4b4e      	ldr	r3, [pc, #312]	@ (8001044 <HAL_RCC_OscConfig+0x27c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fc49 	bl	80007a4 <HAL_InitTick>
 8000f12:	4603      	mov	r3, r0
 8000f14:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d052      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
 8000f1e:	e327      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d032      	beq.n	8000f8e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000f28:	4b43      	ldr	r3, [pc, #268]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a42      	ldr	r2, [pc, #264]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f2e:	f043 0301 	orr.w	r3, r3, #1
 8000f32:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f34:	f7ff fc86 	bl	8000844 <HAL_GetTick>
 8000f38:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f3a:	e008      	b.n	8000f4e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f3c:	f7ff fc82 	bl	8000844 <HAL_GetTick>
 8000f40:	4602      	mov	r2, r0
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d901      	bls.n	8000f4e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e310      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f4e:	4b3a      	ldr	r3, [pc, #232]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f003 0302 	and.w	r3, r3, #2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d0f0      	beq.n	8000f3c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f5a:	4b37      	ldr	r3, [pc, #220]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a36      	ldr	r2, [pc, #216]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f60:	f043 0308 	orr.w	r3, r3, #8
 8000f64:	6013      	str	r3, [r2, #0]
 8000f66:	4b34      	ldr	r3, [pc, #208]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6a1b      	ldr	r3, [r3, #32]
 8000f72:	4931      	ldr	r1, [pc, #196]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f74:	4313      	orrs	r3, r2
 8000f76:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f78:	4b2f      	ldr	r3, [pc, #188]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	69db      	ldr	r3, [r3, #28]
 8000f84:	021b      	lsls	r3, r3, #8
 8000f86:	492c      	ldr	r1, [pc, #176]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	604b      	str	r3, [r1, #4]
 8000f8c:	e01a      	b.n	8000fc4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a29      	ldr	r2, [pc, #164]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f94:	f023 0301 	bic.w	r3, r3, #1
 8000f98:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f9a:	f7ff fc53 	bl	8000844 <HAL_GetTick>
 8000f9e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000fa0:	e008      	b.n	8000fb4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000fa2:	f7ff fc4f 	bl	8000844 <HAL_GetTick>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d901      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e2dd      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000fb4:	4b20      	ldr	r3, [pc, #128]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f003 0302 	and.w	r3, r3, #2
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1f0      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x1da>
 8000fc0:	e000      	b.n	8000fc4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fc2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f003 0301 	and.w	r3, r3, #1
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d074      	beq.n	80010ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	2b08      	cmp	r3, #8
 8000fd4:	d005      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x21a>
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	2b0c      	cmp	r3, #12
 8000fda:	d10e      	bne.n	8000ffa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	2b03      	cmp	r3, #3
 8000fe0:	d10b      	bne.n	8000ffa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fe2:	4b15      	ldr	r3, [pc, #84]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d064      	beq.n	80010b8 <HAL_RCC_OscConfig+0x2f0>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d160      	bne.n	80010b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e2ba      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001002:	d106      	bne.n	8001012 <HAL_RCC_OscConfig+0x24a>
 8001004:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a0b      	ldr	r2, [pc, #44]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 800100a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800100e:	6013      	str	r3, [r2, #0]
 8001010:	e026      	b.n	8001060 <HAL_RCC_OscConfig+0x298>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800101a:	d115      	bne.n	8001048 <HAL_RCC_OscConfig+0x280>
 800101c:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a05      	ldr	r2, [pc, #20]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8001022:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	4b03      	ldr	r3, [pc, #12]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a02      	ldr	r2, [pc, #8]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 800102e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	e014      	b.n	8001060 <HAL_RCC_OscConfig+0x298>
 8001036:	bf00      	nop
 8001038:	40021000 	.word	0x40021000
 800103c:	080038a8 	.word	0x080038a8
 8001040:	20000000 	.word	0x20000000
 8001044:	20000004 	.word	0x20000004
 8001048:	4ba0      	ldr	r3, [pc, #640]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a9f      	ldr	r2, [pc, #636]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 800104e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001052:	6013      	str	r3, [r2, #0]
 8001054:	4b9d      	ldr	r3, [pc, #628]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a9c      	ldr	r2, [pc, #624]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 800105a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800105e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d013      	beq.n	8001090 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001068:	f7ff fbec 	bl	8000844 <HAL_GetTick>
 800106c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800106e:	e008      	b.n	8001082 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001070:	f7ff fbe8 	bl	8000844 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	2b64      	cmp	r3, #100	@ 0x64
 800107c:	d901      	bls.n	8001082 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800107e:	2303      	movs	r3, #3
 8001080:	e276      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001082:	4b92      	ldr	r3, [pc, #584]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800108a:	2b00      	cmp	r3, #0
 800108c:	d0f0      	beq.n	8001070 <HAL_RCC_OscConfig+0x2a8>
 800108e:	e014      	b.n	80010ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001090:	f7ff fbd8 	bl	8000844 <HAL_GetTick>
 8001094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001096:	e008      	b.n	80010aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001098:	f7ff fbd4 	bl	8000844 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	2b64      	cmp	r3, #100	@ 0x64
 80010a4:	d901      	bls.n	80010aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80010a6:	2303      	movs	r3, #3
 80010a8:	e262      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010aa:	4b88      	ldr	r3, [pc, #544]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d1f0      	bne.n	8001098 <HAL_RCC_OscConfig+0x2d0>
 80010b6:	e000      	b.n	80010ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d060      	beq.n	8001188 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	2b04      	cmp	r3, #4
 80010ca:	d005      	beq.n	80010d8 <HAL_RCC_OscConfig+0x310>
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	2b0c      	cmp	r3, #12
 80010d0:	d119      	bne.n	8001106 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d116      	bne.n	8001106 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010d8:	4b7c      	ldr	r3, [pc, #496]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d005      	beq.n	80010f0 <HAL_RCC_OscConfig+0x328>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d101      	bne.n	80010f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	e23f      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010f0:	4b76      	ldr	r3, [pc, #472]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	691b      	ldr	r3, [r3, #16]
 80010fc:	061b      	lsls	r3, r3, #24
 80010fe:	4973      	ldr	r1, [pc, #460]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001100:	4313      	orrs	r3, r2
 8001102:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001104:	e040      	b.n	8001188 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d023      	beq.n	8001156 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800110e:	4b6f      	ldr	r3, [pc, #444]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a6e      	ldr	r2, [pc, #440]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001114:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001118:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800111a:	f7ff fb93 	bl	8000844 <HAL_GetTick>
 800111e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001120:	e008      	b.n	8001134 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001122:	f7ff fb8f 	bl	8000844 <HAL_GetTick>
 8001126:	4602      	mov	r2, r0
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	2b02      	cmp	r3, #2
 800112e:	d901      	bls.n	8001134 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001130:	2303      	movs	r3, #3
 8001132:	e21d      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001134:	4b65      	ldr	r3, [pc, #404]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800113c:	2b00      	cmp	r3, #0
 800113e:	d0f0      	beq.n	8001122 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001140:	4b62      	ldr	r3, [pc, #392]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	691b      	ldr	r3, [r3, #16]
 800114c:	061b      	lsls	r3, r3, #24
 800114e:	495f      	ldr	r1, [pc, #380]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001150:	4313      	orrs	r3, r2
 8001152:	604b      	str	r3, [r1, #4]
 8001154:	e018      	b.n	8001188 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001156:	4b5d      	ldr	r3, [pc, #372]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a5c      	ldr	r2, [pc, #368]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 800115c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001160:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001162:	f7ff fb6f 	bl	8000844 <HAL_GetTick>
 8001166:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001168:	e008      	b.n	800117c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800116a:	f7ff fb6b 	bl	8000844 <HAL_GetTick>
 800116e:	4602      	mov	r2, r0
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d901      	bls.n	800117c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e1f9      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800117c:	4b53      	ldr	r3, [pc, #332]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001184:	2b00      	cmp	r3, #0
 8001186:	d1f0      	bne.n	800116a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0308 	and.w	r3, r3, #8
 8001190:	2b00      	cmp	r3, #0
 8001192:	d03c      	beq.n	800120e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d01c      	beq.n	80011d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800119c:	4b4b      	ldr	r3, [pc, #300]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 800119e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011a2:	4a4a      	ldr	r2, [pc, #296]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011ac:	f7ff fb4a 	bl	8000844 <HAL_GetTick>
 80011b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011b4:	f7ff fb46 	bl	8000844 <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e1d4      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011c6:	4b41      	ldr	r3, [pc, #260]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80011c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011cc:	f003 0302 	and.w	r3, r3, #2
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0ef      	beq.n	80011b4 <HAL_RCC_OscConfig+0x3ec>
 80011d4:	e01b      	b.n	800120e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011d6:	4b3d      	ldr	r3, [pc, #244]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80011d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011dc:	4a3b      	ldr	r2, [pc, #236]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80011de:	f023 0301 	bic.w	r3, r3, #1
 80011e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011e6:	f7ff fb2d 	bl	8000844 <HAL_GetTick>
 80011ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011ec:	e008      	b.n	8001200 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011ee:	f7ff fb29 	bl	8000844 <HAL_GetTick>
 80011f2:	4602      	mov	r2, r0
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d901      	bls.n	8001200 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80011fc:	2303      	movs	r3, #3
 80011fe:	e1b7      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001200:	4b32      	ldr	r3, [pc, #200]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001202:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1ef      	bne.n	80011ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0304 	and.w	r3, r3, #4
 8001216:	2b00      	cmp	r3, #0
 8001218:	f000 80a6 	beq.w	8001368 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800121c:	2300      	movs	r3, #0
 800121e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001220:	4b2a      	ldr	r3, [pc, #168]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001224:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d10d      	bne.n	8001248 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800122c:	4b27      	ldr	r3, [pc, #156]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 800122e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001230:	4a26      	ldr	r2, [pc, #152]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001236:	6593      	str	r3, [r2, #88]	@ 0x58
 8001238:	4b24      	ldr	r3, [pc, #144]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 800123a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800123c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001240:	60bb      	str	r3, [r7, #8]
 8001242:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001244:	2301      	movs	r3, #1
 8001246:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001248:	4b21      	ldr	r3, [pc, #132]	@ (80012d0 <HAL_RCC_OscConfig+0x508>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001250:	2b00      	cmp	r3, #0
 8001252:	d118      	bne.n	8001286 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001254:	4b1e      	ldr	r3, [pc, #120]	@ (80012d0 <HAL_RCC_OscConfig+0x508>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a1d      	ldr	r2, [pc, #116]	@ (80012d0 <HAL_RCC_OscConfig+0x508>)
 800125a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800125e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001260:	f7ff faf0 	bl	8000844 <HAL_GetTick>
 8001264:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001266:	e008      	b.n	800127a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001268:	f7ff faec 	bl	8000844 <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e17a      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800127a:	4b15      	ldr	r3, [pc, #84]	@ (80012d0 <HAL_RCC_OscConfig+0x508>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0f0      	beq.n	8001268 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d108      	bne.n	80012a0 <HAL_RCC_OscConfig+0x4d8>
 800128e:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001294:	4a0d      	ldr	r2, [pc, #52]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800129e:	e029      	b.n	80012f4 <HAL_RCC_OscConfig+0x52c>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	2b05      	cmp	r3, #5
 80012a6:	d115      	bne.n	80012d4 <HAL_RCC_OscConfig+0x50c>
 80012a8:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80012aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012ae:	4a07      	ldr	r2, [pc, #28]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80012b0:	f043 0304 	orr.w	r3, r3, #4
 80012b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012b8:	4b04      	ldr	r3, [pc, #16]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80012ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012be:	4a03      	ldr	r2, [pc, #12]	@ (80012cc <HAL_RCC_OscConfig+0x504>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012c8:	e014      	b.n	80012f4 <HAL_RCC_OscConfig+0x52c>
 80012ca:	bf00      	nop
 80012cc:	40021000 	.word	0x40021000
 80012d0:	40007000 	.word	0x40007000
 80012d4:	4b9c      	ldr	r3, [pc, #624]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80012d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012da:	4a9b      	ldr	r2, [pc, #620]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80012dc:	f023 0301 	bic.w	r3, r3, #1
 80012e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012e4:	4b98      	ldr	r3, [pc, #608]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80012e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012ea:	4a97      	ldr	r2, [pc, #604]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80012ec:	f023 0304 	bic.w	r3, r3, #4
 80012f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d016      	beq.n	800132a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012fc:	f7ff faa2 	bl	8000844 <HAL_GetTick>
 8001300:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001302:	e00a      	b.n	800131a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001304:	f7ff fa9e 	bl	8000844 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001312:	4293      	cmp	r3, r2
 8001314:	d901      	bls.n	800131a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e12a      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800131a:	4b8b      	ldr	r3, [pc, #556]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 800131c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001320:	f003 0302 	and.w	r3, r3, #2
 8001324:	2b00      	cmp	r3, #0
 8001326:	d0ed      	beq.n	8001304 <HAL_RCC_OscConfig+0x53c>
 8001328:	e015      	b.n	8001356 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800132a:	f7ff fa8b 	bl	8000844 <HAL_GetTick>
 800132e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001330:	e00a      	b.n	8001348 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001332:	f7ff fa87 	bl	8000844 <HAL_GetTick>
 8001336:	4602      	mov	r2, r0
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001340:	4293      	cmp	r3, r2
 8001342:	d901      	bls.n	8001348 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001344:	2303      	movs	r3, #3
 8001346:	e113      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001348:	4b7f      	ldr	r3, [pc, #508]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 800134a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d1ed      	bne.n	8001332 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001356:	7ffb      	ldrb	r3, [r7, #31]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d105      	bne.n	8001368 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800135c:	4b7a      	ldr	r3, [pc, #488]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 800135e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001360:	4a79      	ldr	r2, [pc, #484]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 8001362:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001366:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800136c:	2b00      	cmp	r3, #0
 800136e:	f000 80fe 	beq.w	800156e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001376:	2b02      	cmp	r3, #2
 8001378:	f040 80d0 	bne.w	800151c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800137c:	4b72      	ldr	r3, [pc, #456]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	f003 0203 	and.w	r2, r3, #3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800138c:	429a      	cmp	r2, r3
 800138e:	d130      	bne.n	80013f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	3b01      	subs	r3, #1
 800139c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800139e:	429a      	cmp	r2, r3
 80013a0:	d127      	bne.n	80013f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d11f      	bne.n	80013f2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80013bc:	2a07      	cmp	r2, #7
 80013be:	bf14      	ite	ne
 80013c0:	2201      	movne	r2, #1
 80013c2:	2200      	moveq	r2, #0
 80013c4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d113      	bne.n	80013f2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013d4:	085b      	lsrs	r3, r3, #1
 80013d6:	3b01      	subs	r3, #1
 80013d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80013da:	429a      	cmp	r2, r3
 80013dc:	d109      	bne.n	80013f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e8:	085b      	lsrs	r3, r3, #1
 80013ea:	3b01      	subs	r3, #1
 80013ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d06e      	beq.n	80014d0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	2b0c      	cmp	r3, #12
 80013f6:	d069      	beq.n	80014cc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80013f8:	4b53      	ldr	r3, [pc, #332]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d105      	bne.n	8001410 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001404:	4b50      	ldr	r3, [pc, #320]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e0ad      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001414:	4b4c      	ldr	r3, [pc, #304]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a4b      	ldr	r2, [pc, #300]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 800141a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800141e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001420:	f7ff fa10 	bl	8000844 <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001428:	f7ff fa0c 	bl	8000844 <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b02      	cmp	r3, #2
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e09a      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800143a:	4b43      	ldr	r3, [pc, #268]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1f0      	bne.n	8001428 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001446:	4b40      	ldr	r3, [pc, #256]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 8001448:	68da      	ldr	r2, [r3, #12]
 800144a:	4b40      	ldr	r3, [pc, #256]	@ (800154c <HAL_RCC_OscConfig+0x784>)
 800144c:	4013      	ands	r3, r2
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001456:	3a01      	subs	r2, #1
 8001458:	0112      	lsls	r2, r2, #4
 800145a:	4311      	orrs	r1, r2
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001460:	0212      	lsls	r2, r2, #8
 8001462:	4311      	orrs	r1, r2
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001468:	0852      	lsrs	r2, r2, #1
 800146a:	3a01      	subs	r2, #1
 800146c:	0552      	lsls	r2, r2, #21
 800146e:	4311      	orrs	r1, r2
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001474:	0852      	lsrs	r2, r2, #1
 8001476:	3a01      	subs	r2, #1
 8001478:	0652      	lsls	r2, r2, #25
 800147a:	4311      	orrs	r1, r2
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001480:	0912      	lsrs	r2, r2, #4
 8001482:	0452      	lsls	r2, r2, #17
 8001484:	430a      	orrs	r2, r1
 8001486:	4930      	ldr	r1, [pc, #192]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 8001488:	4313      	orrs	r3, r2
 800148a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800148c:	4b2e      	ldr	r3, [pc, #184]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a2d      	ldr	r2, [pc, #180]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 8001492:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001496:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001498:	4b2b      	ldr	r3, [pc, #172]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	4a2a      	ldr	r2, [pc, #168]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 800149e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80014a4:	f7ff f9ce 	bl	8000844 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014aa:	e008      	b.n	80014be <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ac:	f7ff f9ca 	bl	8000844 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d901      	bls.n	80014be <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e058      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014be:	4b22      	ldr	r3, [pc, #136]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d0f0      	beq.n	80014ac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014ca:	e050      	b.n	800156e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e04f      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d148      	bne.n	800156e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80014dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a19      	ldr	r2, [pc, #100]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80014e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80014e8:	4b17      	ldr	r3, [pc, #92]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	4a16      	ldr	r2, [pc, #88]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 80014ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80014f4:	f7ff f9a6 	bl	8000844 <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014fa:	e008      	b.n	800150e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014fc:	f7ff f9a2 	bl	8000844 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b02      	cmp	r3, #2
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e030      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800150e:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0f0      	beq.n	80014fc <HAL_RCC_OscConfig+0x734>
 800151a:	e028      	b.n	800156e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	2b0c      	cmp	r3, #12
 8001520:	d023      	beq.n	800156a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001522:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a08      	ldr	r2, [pc, #32]	@ (8001548 <HAL_RCC_OscConfig+0x780>)
 8001528:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800152c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800152e:	f7ff f989 	bl	8000844 <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001534:	e00c      	b.n	8001550 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001536:	f7ff f985 	bl	8000844 <HAL_GetTick>
 800153a:	4602      	mov	r2, r0
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b02      	cmp	r3, #2
 8001542:	d905      	bls.n	8001550 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e013      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
 8001548:	40021000 	.word	0x40021000
 800154c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001550:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <HAL_RCC_OscConfig+0x7b0>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1ec      	bne.n	8001536 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800155c:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <HAL_RCC_OscConfig+0x7b0>)
 800155e:	68da      	ldr	r2, [r3, #12]
 8001560:	4905      	ldr	r1, [pc, #20]	@ (8001578 <HAL_RCC_OscConfig+0x7b0>)
 8001562:	4b06      	ldr	r3, [pc, #24]	@ (800157c <HAL_RCC_OscConfig+0x7b4>)
 8001564:	4013      	ands	r3, r2
 8001566:	60cb      	str	r3, [r1, #12]
 8001568:	e001      	b.n	800156e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e000      	b.n	8001570 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800156e:	2300      	movs	r3, #0
}
 8001570:	4618      	mov	r0, r3
 8001572:	3720      	adds	r7, #32
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40021000 	.word	0x40021000
 800157c:	feeefffc 	.word	0xfeeefffc

08001580 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e0e7      	b.n	8001764 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001594:	4b75      	ldr	r3, [pc, #468]	@ (800176c <HAL_RCC_ClockConfig+0x1ec>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0307 	and.w	r3, r3, #7
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d910      	bls.n	80015c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a2:	4b72      	ldr	r3, [pc, #456]	@ (800176c <HAL_RCC_ClockConfig+0x1ec>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f023 0207 	bic.w	r2, r3, #7
 80015aa:	4970      	ldr	r1, [pc, #448]	@ (800176c <HAL_RCC_ClockConfig+0x1ec>)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b2:	4b6e      	ldr	r3, [pc, #440]	@ (800176c <HAL_RCC_ClockConfig+0x1ec>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d001      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e0cf      	b.n	8001764 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0302 	and.w	r3, r3, #2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d010      	beq.n	80015f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689a      	ldr	r2, [r3, #8]
 80015d4:	4b66      	ldr	r3, [pc, #408]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80015dc:	429a      	cmp	r2, r3
 80015de:	d908      	bls.n	80015f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015e0:	4b63      	ldr	r3, [pc, #396]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	4960      	ldr	r1, [pc, #384]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 80015ee:	4313      	orrs	r3, r2
 80015f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d04c      	beq.n	8001698 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2b03      	cmp	r3, #3
 8001604:	d107      	bne.n	8001616 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001606:	4b5a      	ldr	r3, [pc, #360]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d121      	bne.n	8001656 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e0a6      	b.n	8001764 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	2b02      	cmp	r3, #2
 800161c:	d107      	bne.n	800162e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800161e:	4b54      	ldr	r3, [pc, #336]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d115      	bne.n	8001656 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e09a      	b.n	8001764 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d107      	bne.n	8001646 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001636:	4b4e      	ldr	r3, [pc, #312]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	2b00      	cmp	r3, #0
 8001640:	d109      	bne.n	8001656 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e08e      	b.n	8001764 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001646:	4b4a      	ldr	r3, [pc, #296]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e086      	b.n	8001764 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001656:	4b46      	ldr	r3, [pc, #280]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f023 0203 	bic.w	r2, r3, #3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	4943      	ldr	r1, [pc, #268]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001664:	4313      	orrs	r3, r2
 8001666:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001668:	f7ff f8ec 	bl	8000844 <HAL_GetTick>
 800166c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800166e:	e00a      	b.n	8001686 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001670:	f7ff f8e8 	bl	8000844 <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800167e:	4293      	cmp	r3, r2
 8001680:	d901      	bls.n	8001686 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e06e      	b.n	8001764 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001686:	4b3a      	ldr	r3, [pc, #232]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	f003 020c 	and.w	r2, r3, #12
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	429a      	cmp	r2, r3
 8001696:	d1eb      	bne.n	8001670 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0302 	and.w	r3, r3, #2
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d010      	beq.n	80016c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689a      	ldr	r2, [r3, #8]
 80016a8:	4b31      	ldr	r3, [pc, #196]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d208      	bcs.n	80016c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	492b      	ldr	r1, [pc, #172]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016c6:	4b29      	ldr	r3, [pc, #164]	@ (800176c <HAL_RCC_ClockConfig+0x1ec>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d210      	bcs.n	80016f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016d4:	4b25      	ldr	r3, [pc, #148]	@ (800176c <HAL_RCC_ClockConfig+0x1ec>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f023 0207 	bic.w	r2, r3, #7
 80016dc:	4923      	ldr	r1, [pc, #140]	@ (800176c <HAL_RCC_ClockConfig+0x1ec>)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016e4:	4b21      	ldr	r3, [pc, #132]	@ (800176c <HAL_RCC_ClockConfig+0x1ec>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0307 	and.w	r3, r3, #7
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d001      	beq.n	80016f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e036      	b.n	8001764 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0304 	and.w	r3, r3, #4
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d008      	beq.n	8001714 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001702:	4b1b      	ldr	r3, [pc, #108]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	4918      	ldr	r1, [pc, #96]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001710:	4313      	orrs	r3, r2
 8001712:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 0308 	and.w	r3, r3, #8
 800171c:	2b00      	cmp	r3, #0
 800171e:	d009      	beq.n	8001734 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001720:	4b13      	ldr	r3, [pc, #76]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	691b      	ldr	r3, [r3, #16]
 800172c:	00db      	lsls	r3, r3, #3
 800172e:	4910      	ldr	r1, [pc, #64]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 8001730:	4313      	orrs	r3, r2
 8001732:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001734:	f000 f824 	bl	8001780 <HAL_RCC_GetSysClockFreq>
 8001738:	4602      	mov	r2, r0
 800173a:	4b0d      	ldr	r3, [pc, #52]	@ (8001770 <HAL_RCC_ClockConfig+0x1f0>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	091b      	lsrs	r3, r3, #4
 8001740:	f003 030f 	and.w	r3, r3, #15
 8001744:	490b      	ldr	r1, [pc, #44]	@ (8001774 <HAL_RCC_ClockConfig+0x1f4>)
 8001746:	5ccb      	ldrb	r3, [r1, r3]
 8001748:	f003 031f 	and.w	r3, r3, #31
 800174c:	fa22 f303 	lsr.w	r3, r2, r3
 8001750:	4a09      	ldr	r2, [pc, #36]	@ (8001778 <HAL_RCC_ClockConfig+0x1f8>)
 8001752:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001754:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_RCC_ClockConfig+0x1fc>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff f823 	bl	80007a4 <HAL_InitTick>
 800175e:	4603      	mov	r3, r0
 8001760:	72fb      	strb	r3, [r7, #11]

  return status;
 8001762:	7afb      	ldrb	r3, [r7, #11]
}
 8001764:	4618      	mov	r0, r3
 8001766:	3710      	adds	r7, #16
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40022000 	.word	0x40022000
 8001770:	40021000 	.word	0x40021000
 8001774:	080038a8 	.word	0x080038a8
 8001778:	20000000 	.word	0x20000000
 800177c:	20000004 	.word	0x20000004

08001780 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001780:	b480      	push	{r7}
 8001782:	b089      	sub	sp, #36	@ 0x24
 8001784:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001786:	2300      	movs	r3, #0
 8001788:	61fb      	str	r3, [r7, #28]
 800178a:	2300      	movs	r3, #0
 800178c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800178e:	4b3e      	ldr	r3, [pc, #248]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x108>)
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f003 030c 	and.w	r3, r3, #12
 8001796:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001798:	4b3b      	ldr	r3, [pc, #236]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x108>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	f003 0303 	and.w	r3, r3, #3
 80017a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d005      	beq.n	80017b4 <HAL_RCC_GetSysClockFreq+0x34>
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	2b0c      	cmp	r3, #12
 80017ac:	d121      	bne.n	80017f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d11e      	bne.n	80017f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80017b4:	4b34      	ldr	r3, [pc, #208]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x108>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0308 	and.w	r3, r3, #8
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d107      	bne.n	80017d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80017c0:	4b31      	ldr	r3, [pc, #196]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x108>)
 80017c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017c6:	0a1b      	lsrs	r3, r3, #8
 80017c8:	f003 030f 	and.w	r3, r3, #15
 80017cc:	61fb      	str	r3, [r7, #28]
 80017ce:	e005      	b.n	80017dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80017d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x108>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	091b      	lsrs	r3, r3, #4
 80017d6:	f003 030f 	and.w	r3, r3, #15
 80017da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80017dc:	4a2b      	ldr	r2, [pc, #172]	@ (800188c <HAL_RCC_GetSysClockFreq+0x10c>)
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d10d      	bne.n	8001808 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017f0:	e00a      	b.n	8001808 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	2b04      	cmp	r3, #4
 80017f6:	d102      	bne.n	80017fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80017f8:	4b25      	ldr	r3, [pc, #148]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x110>)
 80017fa:	61bb      	str	r3, [r7, #24]
 80017fc:	e004      	b.n	8001808 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	2b08      	cmp	r3, #8
 8001802:	d101      	bne.n	8001808 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001804:	4b23      	ldr	r3, [pc, #140]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x114>)
 8001806:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	2b0c      	cmp	r3, #12
 800180c:	d134      	bne.n	8001878 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800180e:	4b1e      	ldr	r3, [pc, #120]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x108>)
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	f003 0303 	and.w	r3, r3, #3
 8001816:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d003      	beq.n	8001826 <HAL_RCC_GetSysClockFreq+0xa6>
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	2b03      	cmp	r3, #3
 8001822:	d003      	beq.n	800182c <HAL_RCC_GetSysClockFreq+0xac>
 8001824:	e005      	b.n	8001832 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001826:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <HAL_RCC_GetSysClockFreq+0x110>)
 8001828:	617b      	str	r3, [r7, #20]
      break;
 800182a:	e005      	b.n	8001838 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800182c:	4b19      	ldr	r3, [pc, #100]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x114>)
 800182e:	617b      	str	r3, [r7, #20]
      break;
 8001830:	e002      	b.n	8001838 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	617b      	str	r3, [r7, #20]
      break;
 8001836:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001838:	4b13      	ldr	r3, [pc, #76]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x108>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	091b      	lsrs	r3, r3, #4
 800183e:	f003 0307 	and.w	r3, r3, #7
 8001842:	3301      	adds	r3, #1
 8001844:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001846:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x108>)
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	0a1b      	lsrs	r3, r3, #8
 800184c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	fb03 f202 	mul.w	r2, r3, r2
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	fbb2 f3f3 	udiv	r3, r2, r3
 800185c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800185e:	4b0a      	ldr	r3, [pc, #40]	@ (8001888 <HAL_RCC_GetSysClockFreq+0x108>)
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	0e5b      	lsrs	r3, r3, #25
 8001864:	f003 0303 	and.w	r3, r3, #3
 8001868:	3301      	adds	r3, #1
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800186e:	697a      	ldr	r2, [r7, #20]
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	fbb2 f3f3 	udiv	r3, r2, r3
 8001876:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001878:	69bb      	ldr	r3, [r7, #24]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3724      	adds	r7, #36	@ 0x24
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000
 800188c:	080038b8 	.word	0x080038b8
 8001890:	00f42400 	.word	0x00f42400
 8001894:	007a1200 	.word	0x007a1200

08001898 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80018a0:	2300      	movs	r3, #0
 80018a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80018a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80018b0:	f7ff fa7c 	bl	8000dac <HAL_PWREx_GetVoltageRange>
 80018b4:	6178      	str	r0, [r7, #20]
 80018b6:	e014      	b.n	80018e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80018b8:	4b25      	ldr	r3, [pc, #148]	@ (8001950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018bc:	4a24      	ldr	r2, [pc, #144]	@ (8001950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80018c4:	4b22      	ldr	r3, [pc, #136]	@ (8001950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80018d0:	f7ff fa6c 	bl	8000dac <HAL_PWREx_GetVoltageRange>
 80018d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80018d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018da:	4a1d      	ldr	r2, [pc, #116]	@ (8001950 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018e8:	d10b      	bne.n	8001902 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b80      	cmp	r3, #128	@ 0x80
 80018ee:	d919      	bls.n	8001924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2ba0      	cmp	r3, #160	@ 0xa0
 80018f4:	d902      	bls.n	80018fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80018f6:	2302      	movs	r3, #2
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	e013      	b.n	8001924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80018fc:	2301      	movs	r3, #1
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	e010      	b.n	8001924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b80      	cmp	r3, #128	@ 0x80
 8001906:	d902      	bls.n	800190e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001908:	2303      	movs	r3, #3
 800190a:	613b      	str	r3, [r7, #16]
 800190c:	e00a      	b.n	8001924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2b80      	cmp	r3, #128	@ 0x80
 8001912:	d102      	bne.n	800191a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001914:	2302      	movs	r3, #2
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	e004      	b.n	8001924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2b70      	cmp	r3, #112	@ 0x70
 800191e:	d101      	bne.n	8001924 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001920:	2301      	movs	r3, #1
 8001922:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001924:	4b0b      	ldr	r3, [pc, #44]	@ (8001954 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f023 0207 	bic.w	r2, r3, #7
 800192c:	4909      	ldr	r1, [pc, #36]	@ (8001954 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	4313      	orrs	r3, r2
 8001932:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001934:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0307 	and.w	r3, r3, #7
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	429a      	cmp	r2, r3
 8001940:	d001      	beq.n	8001946 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e000      	b.n	8001948 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001946:	2300      	movs	r3, #0
}
 8001948:	4618      	mov	r0, r3
 800194a:	3718      	adds	r7, #24
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40021000 	.word	0x40021000
 8001954:	40022000 	.word	0x40022000

08001958 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001962:	2300      	movs	r3, #0
 8001964:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001966:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800196a:	2b84      	cmp	r3, #132	@ 0x84
 800196c:	d005      	beq.n	800197a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800196e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	4413      	add	r3, r2
 8001976:	3303      	adds	r3, #3
 8001978:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800197a:	68fb      	ldr	r3, [r7, #12]
}
 800197c:	4618      	mov	r0, r3
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800198c:	f000 fae4 	bl	8001f58 <vTaskStartScheduler>
  
  return osOK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	bd80      	pop	{r7, pc}

08001996 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001996:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001998:	b089      	sub	sp, #36	@ 0x24
 800199a:	af04      	add	r7, sp, #16
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	695b      	ldr	r3, [r3, #20]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d020      	beq.n	80019ea <osThreadCreate+0x54>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	699b      	ldr	r3, [r3, #24]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d01c      	beq.n	80019ea <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685c      	ldr	r4, [r3, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691e      	ldr	r6, [r3, #16]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff ffc8 	bl	8001958 <makeFreeRtosPriority>
 80019c8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80019d2:	9202      	str	r2, [sp, #8]
 80019d4:	9301      	str	r3, [sp, #4]
 80019d6:	9100      	str	r1, [sp, #0]
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	4632      	mov	r2, r6
 80019dc:	4629      	mov	r1, r5
 80019de:	4620      	mov	r0, r4
 80019e0:	f000 f8ed 	bl	8001bbe <xTaskCreateStatic>
 80019e4:	4603      	mov	r3, r0
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	e01c      	b.n	8001a24 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685c      	ldr	r4, [r3, #4]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80019f6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff ffaa 	bl	8001958 <makeFreeRtosPriority>
 8001a04:	4602      	mov	r2, r0
 8001a06:	f107 030c 	add.w	r3, r7, #12
 8001a0a:	9301      	str	r3, [sp, #4]
 8001a0c:	9200      	str	r2, [sp, #0]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	4632      	mov	r2, r6
 8001a12:	4629      	mov	r1, r5
 8001a14:	4620      	mov	r0, r4
 8001a16:	f000 f932 	bl	8001c7e <xTaskCreate>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d001      	beq.n	8001a24 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	e000      	b.n	8001a26 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001a24:	68fb      	ldr	r3, [r7, #12]
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3714      	adds	r7, #20
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a2e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b084      	sub	sp, #16
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <osDelay+0x16>
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	e000      	b.n	8001a46 <osDelay+0x18>
 8001a44:	2301      	movs	r3, #1
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 fa50 	bl	8001eec <vTaskDelay>
  
  return osOK;
 8001a4c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3710      	adds	r7, #16
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f103 0208 	add.w	r2, r3, #8
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a6e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f103 0208 	add.w	r2, r3, #8
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f103 0208 	add.w	r2, r3, #8
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	689a      	ldr	r2, [r3, #8]
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	683a      	ldr	r2, [r7, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	601a      	str	r2, [r3, #0]
}
 8001aec:	bf00      	nop
 8001aee:	3714      	adds	r7, #20
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b0e:	d103      	bne.n	8001b18 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	691b      	ldr	r3, [r3, #16]
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	e00c      	b.n	8001b32 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3308      	adds	r3, #8
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	e002      	b.n	8001b26 <vListInsert+0x2e>
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d2f6      	bcs.n	8001b20 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	685a      	ldr	r2, [r3, #4]
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	683a      	ldr	r2, [r7, #0]
 8001b40:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	683a      	ldr	r2, [r7, #0]
 8001b4c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	1c5a      	adds	r2, r3, #1
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	601a      	str	r2, [r3, #0]
}
 8001b5e:	bf00      	nop
 8001b60:	3714      	adds	r7, #20
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b085      	sub	sp, #20
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	691b      	ldr	r3, [r3, #16]
 8001b76:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6892      	ldr	r2, [r2, #8]
 8001b80:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	6852      	ldr	r2, [r2, #4]
 8001b8a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d103      	bne.n	8001b9e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	1e5a      	subs	r2, r3, #1
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr

08001bbe <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b08e      	sub	sp, #56	@ 0x38
 8001bc2:	af04      	add	r7, sp, #16
 8001bc4:	60f8      	str	r0, [r7, #12]
 8001bc6:	60b9      	str	r1, [r7, #8]
 8001bc8:	607a      	str	r2, [r7, #4]
 8001bca:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d10b      	bne.n	8001bea <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bd6:	f383 8811 	msr	BASEPRI, r3
 8001bda:	f3bf 8f6f 	isb	sy
 8001bde:	f3bf 8f4f 	dsb	sy
 8001be2:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	e7fd      	b.n	8001be6 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d10b      	bne.n	8001c08 <xTaskCreateStatic+0x4a>
	__asm volatile
 8001bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bf4:	f383 8811 	msr	BASEPRI, r3
 8001bf8:	f3bf 8f6f 	isb	sy
 8001bfc:	f3bf 8f4f 	dsb	sy
 8001c00:	61fb      	str	r3, [r7, #28]
}
 8001c02:	bf00      	nop
 8001c04:	bf00      	nop
 8001c06:	e7fd      	b.n	8001c04 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001c08:	2354      	movs	r3, #84	@ 0x54
 8001c0a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	2b54      	cmp	r3, #84	@ 0x54
 8001c10:	d00b      	beq.n	8001c2a <xTaskCreateStatic+0x6c>
	__asm volatile
 8001c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c16:	f383 8811 	msr	BASEPRI, r3
 8001c1a:	f3bf 8f6f 	isb	sy
 8001c1e:	f3bf 8f4f 	dsb	sy
 8001c22:	61bb      	str	r3, [r7, #24]
}
 8001c24:	bf00      	nop
 8001c26:	bf00      	nop
 8001c28:	e7fd      	b.n	8001c26 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001c2a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d01e      	beq.n	8001c70 <xTaskCreateStatic+0xb2>
 8001c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d01b      	beq.n	8001c70 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c3a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001c40:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c44:	2202      	movs	r2, #2
 8001c46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	9303      	str	r3, [sp, #12]
 8001c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c50:	9302      	str	r3, [sp, #8]
 8001c52:	f107 0314 	add.w	r3, r7, #20
 8001c56:	9301      	str	r3, [sp, #4]
 8001c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c5a:	9300      	str	r3, [sp, #0]
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	68b9      	ldr	r1, [r7, #8]
 8001c62:	68f8      	ldr	r0, [r7, #12]
 8001c64:	f000 f850 	bl	8001d08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001c68:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c6a:	f000 f8d5 	bl	8001e18 <prvAddNewTaskToReadyList>
 8001c6e:	e001      	b.n	8001c74 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001c74:	697b      	ldr	r3, [r7, #20]
	}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3728      	adds	r7, #40	@ 0x28
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b08c      	sub	sp, #48	@ 0x30
 8001c82:	af04      	add	r7, sp, #16
 8001c84:	60f8      	str	r0, [r7, #12]
 8001c86:	60b9      	str	r1, [r7, #8]
 8001c88:	603b      	str	r3, [r7, #0]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001c8e:	88fb      	ldrh	r3, [r7, #6]
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 fef0 	bl	8002a78 <pvPortMalloc>
 8001c98:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d00e      	beq.n	8001cbe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001ca0:	2054      	movs	r0, #84	@ 0x54
 8001ca2:	f000 fee9 	bl	8002a78 <pvPortMalloc>
 8001ca6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cb4:	e005      	b.n	8001cc2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001cb6:	6978      	ldr	r0, [r7, #20]
 8001cb8:	f000 ffac 	bl	8002c14 <vPortFree>
 8001cbc:	e001      	b.n	8001cc2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d017      	beq.n	8001cf8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001cd0:	88fa      	ldrh	r2, [r7, #6]
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	9303      	str	r3, [sp, #12]
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	9302      	str	r3, [sp, #8]
 8001cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cdc:	9301      	str	r3, [sp, #4]
 8001cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ce0:	9300      	str	r3, [sp, #0]
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	68b9      	ldr	r1, [r7, #8]
 8001ce6:	68f8      	ldr	r0, [r7, #12]
 8001ce8:	f000 f80e 	bl	8001d08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001cec:	69f8      	ldr	r0, [r7, #28]
 8001cee:	f000 f893 	bl	8001e18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	61bb      	str	r3, [r7, #24]
 8001cf6:	e002      	b.n	8001cfe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8001cfc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001cfe:	69bb      	ldr	r3, [r7, #24]
	}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3720      	adds	r7, #32
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b088      	sub	sp, #32
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
 8001d14:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001d20:	3b01      	subs	r3, #1
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	4413      	add	r3, r2
 8001d26:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	f023 0307 	bic.w	r3, r3, #7
 8001d2e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d00b      	beq.n	8001d52 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8001d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d3e:	f383 8811 	msr	BASEPRI, r3
 8001d42:	f3bf 8f6f 	isb	sy
 8001d46:	f3bf 8f4f 	dsb	sy
 8001d4a:	617b      	str	r3, [r7, #20]
}
 8001d4c:	bf00      	nop
 8001d4e:	bf00      	nop
 8001d50:	e7fd      	b.n	8001d4e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d01f      	beq.n	8001d98 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61fb      	str	r3, [r7, #28]
 8001d5c:	e012      	b.n	8001d84 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001d5e:	68ba      	ldr	r2, [r7, #8]
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	4413      	add	r3, r2
 8001d64:	7819      	ldrb	r1, [r3, #0]
 8001d66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	3334      	adds	r3, #52	@ 0x34
 8001d6e:	460a      	mov	r2, r1
 8001d70:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001d72:	68ba      	ldr	r2, [r7, #8]
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	4413      	add	r3, r2
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d006      	beq.n	8001d8c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	3301      	adds	r3, #1
 8001d82:	61fb      	str	r3, [r7, #28]
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	2b0f      	cmp	r3, #15
 8001d88:	d9e9      	bls.n	8001d5e <prvInitialiseNewTask+0x56>
 8001d8a:	e000      	b.n	8001d8e <prvInitialiseNewTask+0x86>
			{
				break;
 8001d8c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d96:	e003      	b.n	8001da0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001da2:	2b06      	cmp	r3, #6
 8001da4:	d901      	bls.n	8001daa <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001da6:	2306      	movs	r3, #6
 8001da8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001dae:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001db2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001db4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001db8:	2200      	movs	r2, #0
 8001dba:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dbe:	3304      	adds	r3, #4
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff fe68 	bl	8001a96 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dc8:	3318      	adds	r3, #24
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff fe63 	bl	8001a96 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001dd4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dd8:	f1c3 0207 	rsb	r2, r3, #7
 8001ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dde:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001de2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001de4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001de8:	2200      	movs	r2, #0
 8001dea:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001df4:	683a      	ldr	r2, [r7, #0]
 8001df6:	68f9      	ldr	r1, [r7, #12]
 8001df8:	69b8      	ldr	r0, [r7, #24]
 8001dfa:	f000 fc2b 	bl	8002654 <pxPortInitialiseStack>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e02:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8001e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d002      	beq.n	8001e10 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e0e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001e10:	bf00      	nop
 8001e12:	3720      	adds	r7, #32
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001e20:	f000 fd4a 	bl	80028b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001e24:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed0 <prvAddNewTaskToReadyList+0xb8>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	4a29      	ldr	r2, [pc, #164]	@ (8001ed0 <prvAddNewTaskToReadyList+0xb8>)
 8001e2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001e2e:	4b29      	ldr	r3, [pc, #164]	@ (8001ed4 <prvAddNewTaskToReadyList+0xbc>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d109      	bne.n	8001e4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001e36:	4a27      	ldr	r2, [pc, #156]	@ (8001ed4 <prvAddNewTaskToReadyList+0xbc>)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001e3c:	4b24      	ldr	r3, [pc, #144]	@ (8001ed0 <prvAddNewTaskToReadyList+0xb8>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d110      	bne.n	8001e66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001e44:	f000 fac4 	bl	80023d0 <prvInitialiseTaskLists>
 8001e48:	e00d      	b.n	8001e66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001e4a:	4b23      	ldr	r3, [pc, #140]	@ (8001ed8 <prvAddNewTaskToReadyList+0xc0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d109      	bne.n	8001e66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001e52:	4b20      	ldr	r3, [pc, #128]	@ (8001ed4 <prvAddNewTaskToReadyList+0xbc>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d802      	bhi.n	8001e66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001e60:	4a1c      	ldr	r2, [pc, #112]	@ (8001ed4 <prvAddNewTaskToReadyList+0xbc>)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001e66:	4b1d      	ldr	r3, [pc, #116]	@ (8001edc <prvAddNewTaskToReadyList+0xc4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001edc <prvAddNewTaskToReadyList+0xc4>)
 8001e6e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e74:	2201      	movs	r2, #1
 8001e76:	409a      	lsls	r2, r3
 8001e78:	4b19      	ldr	r3, [pc, #100]	@ (8001ee0 <prvAddNewTaskToReadyList+0xc8>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	4a18      	ldr	r2, [pc, #96]	@ (8001ee0 <prvAddNewTaskToReadyList+0xc8>)
 8001e80:	6013      	str	r3, [r2, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e86:	4613      	mov	r3, r2
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	4413      	add	r3, r2
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4a15      	ldr	r2, [pc, #84]	@ (8001ee4 <prvAddNewTaskToReadyList+0xcc>)
 8001e90:	441a      	add	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	3304      	adds	r3, #4
 8001e96:	4619      	mov	r1, r3
 8001e98:	4610      	mov	r0, r2
 8001e9a:	f7ff fe09 	bl	8001ab0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001e9e:	f000 fd3d 	bl	800291c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed8 <prvAddNewTaskToReadyList+0xc0>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d00e      	beq.n	8001ec8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <prvAddNewTaskToReadyList+0xbc>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d207      	bcs.n	8001ec8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee8 <prvAddNewTaskToReadyList+0xd0>)
 8001eba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	f3bf 8f4f 	dsb	sy
 8001ec4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001ec8:	bf00      	nop
 8001eca:	3708      	adds	r7, #8
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	200003e4 	.word	0x200003e4
 8001ed4:	200002e4 	.word	0x200002e4
 8001ed8:	200003f0 	.word	0x200003f0
 8001edc:	20000400 	.word	0x20000400
 8001ee0:	200003ec 	.word	0x200003ec
 8001ee4:	200002e8 	.word	0x200002e8
 8001ee8:	e000ed04 	.word	0xe000ed04

08001eec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d018      	beq.n	8001f30 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001efe:	4b14      	ldr	r3, [pc, #80]	@ (8001f50 <vTaskDelay+0x64>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d00b      	beq.n	8001f1e <vTaskDelay+0x32>
	__asm volatile
 8001f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f0a:	f383 8811 	msr	BASEPRI, r3
 8001f0e:	f3bf 8f6f 	isb	sy
 8001f12:	f3bf 8f4f 	dsb	sy
 8001f16:	60bb      	str	r3, [r7, #8]
}
 8001f18:	bf00      	nop
 8001f1a:	bf00      	nop
 8001f1c:	e7fd      	b.n	8001f1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8001f1e:	f000 f87d 	bl	800201c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001f22:	2100      	movs	r1, #0
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 fb2f 	bl	8002588 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001f2a:	f000 f885 	bl	8002038 <xTaskResumeAll>
 8001f2e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d107      	bne.n	8001f46 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8001f36:	4b07      	ldr	r3, [pc, #28]	@ (8001f54 <vTaskDelay+0x68>)
 8001f38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	f3bf 8f4f 	dsb	sy
 8001f42:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001f46:	bf00      	nop
 8001f48:	3710      	adds	r7, #16
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	2000040c 	.word	0x2000040c
 8001f54:	e000ed04 	.word	0xe000ed04

08001f58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	@ 0x28
 8001f5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001f66:	463a      	mov	r2, r7
 8001f68:	1d39      	adds	r1, r7, #4
 8001f6a:	f107 0308 	add.w	r3, r7, #8
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7fe f97e 	bl	8000270 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001f74:	6839      	ldr	r1, [r7, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68ba      	ldr	r2, [r7, #8]
 8001f7a:	9202      	str	r2, [sp, #8]
 8001f7c:	9301      	str	r3, [sp, #4]
 8001f7e:	2300      	movs	r3, #0
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	2300      	movs	r3, #0
 8001f84:	460a      	mov	r2, r1
 8001f86:	491f      	ldr	r1, [pc, #124]	@ (8002004 <vTaskStartScheduler+0xac>)
 8001f88:	481f      	ldr	r0, [pc, #124]	@ (8002008 <vTaskStartScheduler+0xb0>)
 8001f8a:	f7ff fe18 	bl	8001bbe <xTaskCreateStatic>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	4a1e      	ldr	r2, [pc, #120]	@ (800200c <vTaskStartScheduler+0xb4>)
 8001f92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001f94:	4b1d      	ldr	r3, [pc, #116]	@ (800200c <vTaskStartScheduler+0xb4>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d002      	beq.n	8001fa2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	617b      	str	r3, [r7, #20]
 8001fa0:	e001      	b.n	8001fa6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d116      	bne.n	8001fda <vTaskStartScheduler+0x82>
	__asm volatile
 8001fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fb0:	f383 8811 	msr	BASEPRI, r3
 8001fb4:	f3bf 8f6f 	isb	sy
 8001fb8:	f3bf 8f4f 	dsb	sy
 8001fbc:	613b      	str	r3, [r7, #16]
}
 8001fbe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001fc0:	4b13      	ldr	r3, [pc, #76]	@ (8002010 <vTaskStartScheduler+0xb8>)
 8001fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001fc8:	4b12      	ldr	r3, [pc, #72]	@ (8002014 <vTaskStartScheduler+0xbc>)
 8001fca:	2201      	movs	r2, #1
 8001fcc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001fce:	4b12      	ldr	r3, [pc, #72]	@ (8002018 <vTaskStartScheduler+0xc0>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001fd4:	f000 fbcc 	bl	8002770 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001fd8:	e00f      	b.n	8001ffa <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe0:	d10b      	bne.n	8001ffa <vTaskStartScheduler+0xa2>
	__asm volatile
 8001fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fe6:	f383 8811 	msr	BASEPRI, r3
 8001fea:	f3bf 8f6f 	isb	sy
 8001fee:	f3bf 8f4f 	dsb	sy
 8001ff2:	60fb      	str	r3, [r7, #12]
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop
 8001ff8:	e7fd      	b.n	8001ff6 <vTaskStartScheduler+0x9e>
}
 8001ffa:	bf00      	nop
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	080038a0 	.word	0x080038a0
 8002008:	080023a1 	.word	0x080023a1
 800200c:	20000408 	.word	0x20000408
 8002010:	20000404 	.word	0x20000404
 8002014:	200003f0 	.word	0x200003f0
 8002018:	200003e8 	.word	0x200003e8

0800201c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002020:	4b04      	ldr	r3, [pc, #16]	@ (8002034 <vTaskSuspendAll+0x18>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	3301      	adds	r3, #1
 8002026:	4a03      	ldr	r2, [pc, #12]	@ (8002034 <vTaskSuspendAll+0x18>)
 8002028:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800202a:	bf00      	nop
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	2000040c 	.word	0x2000040c

08002038 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800203e:	2300      	movs	r3, #0
 8002040:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002042:	2300      	movs	r3, #0
 8002044:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002046:	4b42      	ldr	r3, [pc, #264]	@ (8002150 <xTaskResumeAll+0x118>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d10b      	bne.n	8002066 <xTaskResumeAll+0x2e>
	__asm volatile
 800204e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002052:	f383 8811 	msr	BASEPRI, r3
 8002056:	f3bf 8f6f 	isb	sy
 800205a:	f3bf 8f4f 	dsb	sy
 800205e:	603b      	str	r3, [r7, #0]
}
 8002060:	bf00      	nop
 8002062:	bf00      	nop
 8002064:	e7fd      	b.n	8002062 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002066:	f000 fc27 	bl	80028b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800206a:	4b39      	ldr	r3, [pc, #228]	@ (8002150 <xTaskResumeAll+0x118>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	3b01      	subs	r3, #1
 8002070:	4a37      	ldr	r2, [pc, #220]	@ (8002150 <xTaskResumeAll+0x118>)
 8002072:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002074:	4b36      	ldr	r3, [pc, #216]	@ (8002150 <xTaskResumeAll+0x118>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d161      	bne.n	8002140 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800207c:	4b35      	ldr	r3, [pc, #212]	@ (8002154 <xTaskResumeAll+0x11c>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d05d      	beq.n	8002140 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002084:	e02e      	b.n	80020e4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002086:	4b34      	ldr	r3, [pc, #208]	@ (8002158 <xTaskResumeAll+0x120>)
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	3318      	adds	r3, #24
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff fd69 	bl	8001b6a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	3304      	adds	r3, #4
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fd64 	bl	8001b6a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a6:	2201      	movs	r2, #1
 80020a8:	409a      	lsls	r2, r3
 80020aa:	4b2c      	ldr	r3, [pc, #176]	@ (800215c <xTaskResumeAll+0x124>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	4a2a      	ldr	r2, [pc, #168]	@ (800215c <xTaskResumeAll+0x124>)
 80020b2:	6013      	str	r3, [r2, #0]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020b8:	4613      	mov	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4a27      	ldr	r2, [pc, #156]	@ (8002160 <xTaskResumeAll+0x128>)
 80020c2:	441a      	add	r2, r3
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	3304      	adds	r3, #4
 80020c8:	4619      	mov	r1, r3
 80020ca:	4610      	mov	r0, r2
 80020cc:	f7ff fcf0 	bl	8001ab0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020d4:	4b23      	ldr	r3, [pc, #140]	@ (8002164 <xTaskResumeAll+0x12c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020da:	429a      	cmp	r2, r3
 80020dc:	d302      	bcc.n	80020e4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80020de:	4b22      	ldr	r3, [pc, #136]	@ (8002168 <xTaskResumeAll+0x130>)
 80020e0:	2201      	movs	r2, #1
 80020e2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80020e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002158 <xTaskResumeAll+0x120>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1cc      	bne.n	8002086 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80020f2:	f000 fa0b 	bl	800250c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80020f6:	4b1d      	ldr	r3, [pc, #116]	@ (800216c <xTaskResumeAll+0x134>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d010      	beq.n	8002124 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002102:	f000 f837 	bl	8002174 <xTaskIncrementTick>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d002      	beq.n	8002112 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800210c:	4b16      	ldr	r3, [pc, #88]	@ (8002168 <xTaskResumeAll+0x130>)
 800210e:	2201      	movs	r2, #1
 8002110:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3b01      	subs	r3, #1
 8002116:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1f1      	bne.n	8002102 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800211e:	4b13      	ldr	r3, [pc, #76]	@ (800216c <xTaskResumeAll+0x134>)
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002124:	4b10      	ldr	r3, [pc, #64]	@ (8002168 <xTaskResumeAll+0x130>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d009      	beq.n	8002140 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800212c:	2301      	movs	r3, #1
 800212e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002130:	4b0f      	ldr	r3, [pc, #60]	@ (8002170 <xTaskResumeAll+0x138>)
 8002132:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	f3bf 8f4f 	dsb	sy
 800213c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002140:	f000 fbec 	bl	800291c <vPortExitCritical>

	return xAlreadyYielded;
 8002144:	68bb      	ldr	r3, [r7, #8]
}
 8002146:	4618      	mov	r0, r3
 8002148:	3710      	adds	r7, #16
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	2000040c 	.word	0x2000040c
 8002154:	200003e4 	.word	0x200003e4
 8002158:	200003a4 	.word	0x200003a4
 800215c:	200003ec 	.word	0x200003ec
 8002160:	200002e8 	.word	0x200002e8
 8002164:	200002e4 	.word	0x200002e4
 8002168:	200003f8 	.word	0x200003f8
 800216c:	200003f4 	.word	0x200003f4
 8002170:	e000ed04 	.word	0xe000ed04

08002174 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800217e:	4b4f      	ldr	r3, [pc, #316]	@ (80022bc <xTaskIncrementTick+0x148>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	f040 808f 	bne.w	80022a6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002188:	4b4d      	ldr	r3, [pc, #308]	@ (80022c0 <xTaskIncrementTick+0x14c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	3301      	adds	r3, #1
 800218e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002190:	4a4b      	ldr	r2, [pc, #300]	@ (80022c0 <xTaskIncrementTick+0x14c>)
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d121      	bne.n	80021e0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800219c:	4b49      	ldr	r3, [pc, #292]	@ (80022c4 <xTaskIncrementTick+0x150>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d00b      	beq.n	80021be <xTaskIncrementTick+0x4a>
	__asm volatile
 80021a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021aa:	f383 8811 	msr	BASEPRI, r3
 80021ae:	f3bf 8f6f 	isb	sy
 80021b2:	f3bf 8f4f 	dsb	sy
 80021b6:	603b      	str	r3, [r7, #0]
}
 80021b8:	bf00      	nop
 80021ba:	bf00      	nop
 80021bc:	e7fd      	b.n	80021ba <xTaskIncrementTick+0x46>
 80021be:	4b41      	ldr	r3, [pc, #260]	@ (80022c4 <xTaskIncrementTick+0x150>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	4b40      	ldr	r3, [pc, #256]	@ (80022c8 <xTaskIncrementTick+0x154>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a3e      	ldr	r2, [pc, #248]	@ (80022c4 <xTaskIncrementTick+0x150>)
 80021ca:	6013      	str	r3, [r2, #0]
 80021cc:	4a3e      	ldr	r2, [pc, #248]	@ (80022c8 <xTaskIncrementTick+0x154>)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6013      	str	r3, [r2, #0]
 80021d2:	4b3e      	ldr	r3, [pc, #248]	@ (80022cc <xTaskIncrementTick+0x158>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	3301      	adds	r3, #1
 80021d8:	4a3c      	ldr	r2, [pc, #240]	@ (80022cc <xTaskIncrementTick+0x158>)
 80021da:	6013      	str	r3, [r2, #0]
 80021dc:	f000 f996 	bl	800250c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80021e0:	4b3b      	ldr	r3, [pc, #236]	@ (80022d0 <xTaskIncrementTick+0x15c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d348      	bcc.n	800227c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021ea:	4b36      	ldr	r3, [pc, #216]	@ (80022c4 <xTaskIncrementTick+0x150>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d104      	bne.n	80021fe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80021f4:	4b36      	ldr	r3, [pc, #216]	@ (80022d0 <xTaskIncrementTick+0x15c>)
 80021f6:	f04f 32ff 	mov.w	r2, #4294967295
 80021fa:	601a      	str	r2, [r3, #0]
					break;
 80021fc:	e03e      	b.n	800227c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80021fe:	4b31      	ldr	r3, [pc, #196]	@ (80022c4 <xTaskIncrementTick+0x150>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	429a      	cmp	r2, r3
 8002214:	d203      	bcs.n	800221e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002216:	4a2e      	ldr	r2, [pc, #184]	@ (80022d0 <xTaskIncrementTick+0x15c>)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800221c:	e02e      	b.n	800227c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	3304      	adds	r3, #4
 8002222:	4618      	mov	r0, r3
 8002224:	f7ff fca1 	bl	8001b6a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222c:	2b00      	cmp	r3, #0
 800222e:	d004      	beq.n	800223a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	3318      	adds	r3, #24
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff fc98 	bl	8001b6a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800223e:	2201      	movs	r2, #1
 8002240:	409a      	lsls	r2, r3
 8002242:	4b24      	ldr	r3, [pc, #144]	@ (80022d4 <xTaskIncrementTick+0x160>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4313      	orrs	r3, r2
 8002248:	4a22      	ldr	r2, [pc, #136]	@ (80022d4 <xTaskIncrementTick+0x160>)
 800224a:	6013      	str	r3, [r2, #0]
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002250:	4613      	mov	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4a1f      	ldr	r2, [pc, #124]	@ (80022d8 <xTaskIncrementTick+0x164>)
 800225a:	441a      	add	r2, r3
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	3304      	adds	r3, #4
 8002260:	4619      	mov	r1, r3
 8002262:	4610      	mov	r0, r2
 8002264:	f7ff fc24 	bl	8001ab0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800226c:	4b1b      	ldr	r3, [pc, #108]	@ (80022dc <xTaskIncrementTick+0x168>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002272:	429a      	cmp	r2, r3
 8002274:	d3b9      	bcc.n	80021ea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002276:	2301      	movs	r3, #1
 8002278:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800227a:	e7b6      	b.n	80021ea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800227c:	4b17      	ldr	r3, [pc, #92]	@ (80022dc <xTaskIncrementTick+0x168>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002282:	4915      	ldr	r1, [pc, #84]	@ (80022d8 <xTaskIncrementTick+0x164>)
 8002284:	4613      	mov	r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	4413      	add	r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d901      	bls.n	8002298 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002294:	2301      	movs	r3, #1
 8002296:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002298:	4b11      	ldr	r3, [pc, #68]	@ (80022e0 <xTaskIncrementTick+0x16c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d007      	beq.n	80022b0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80022a0:	2301      	movs	r3, #1
 80022a2:	617b      	str	r3, [r7, #20]
 80022a4:	e004      	b.n	80022b0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80022a6:	4b0f      	ldr	r3, [pc, #60]	@ (80022e4 <xTaskIncrementTick+0x170>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	3301      	adds	r3, #1
 80022ac:	4a0d      	ldr	r2, [pc, #52]	@ (80022e4 <xTaskIncrementTick+0x170>)
 80022ae:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80022b0:	697b      	ldr	r3, [r7, #20]
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3718      	adds	r7, #24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	2000040c 	.word	0x2000040c
 80022c0:	200003e8 	.word	0x200003e8
 80022c4:	2000039c 	.word	0x2000039c
 80022c8:	200003a0 	.word	0x200003a0
 80022cc:	200003fc 	.word	0x200003fc
 80022d0:	20000404 	.word	0x20000404
 80022d4:	200003ec 	.word	0x200003ec
 80022d8:	200002e8 	.word	0x200002e8
 80022dc:	200002e4 	.word	0x200002e4
 80022e0:	200003f8 	.word	0x200003f8
 80022e4:	200003f4 	.word	0x200003f4

080022e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80022e8:	b480      	push	{r7}
 80022ea:	b087      	sub	sp, #28
 80022ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80022ee:	4b27      	ldr	r3, [pc, #156]	@ (800238c <vTaskSwitchContext+0xa4>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80022f6:	4b26      	ldr	r3, [pc, #152]	@ (8002390 <vTaskSwitchContext+0xa8>)
 80022f8:	2201      	movs	r2, #1
 80022fa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80022fc:	e040      	b.n	8002380 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80022fe:	4b24      	ldr	r3, [pc, #144]	@ (8002390 <vTaskSwitchContext+0xa8>)
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002304:	4b23      	ldr	r3, [pc, #140]	@ (8002394 <vTaskSwitchContext+0xac>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	fab3 f383 	clz	r3, r3
 8002310:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002312:	7afb      	ldrb	r3, [r7, #11]
 8002314:	f1c3 031f 	rsb	r3, r3, #31
 8002318:	617b      	str	r3, [r7, #20]
 800231a:	491f      	ldr	r1, [pc, #124]	@ (8002398 <vTaskSwitchContext+0xb0>)
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	4613      	mov	r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	440b      	add	r3, r1
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d10b      	bne.n	8002346 <vTaskSwitchContext+0x5e>
	__asm volatile
 800232e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002332:	f383 8811 	msr	BASEPRI, r3
 8002336:	f3bf 8f6f 	isb	sy
 800233a:	f3bf 8f4f 	dsb	sy
 800233e:	607b      	str	r3, [r7, #4]
}
 8002340:	bf00      	nop
 8002342:	bf00      	nop
 8002344:	e7fd      	b.n	8002342 <vTaskSwitchContext+0x5a>
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	4613      	mov	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4413      	add	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4a11      	ldr	r2, [pc, #68]	@ (8002398 <vTaskSwitchContext+0xb0>)
 8002352:	4413      	add	r3, r2
 8002354:	613b      	str	r3, [r7, #16]
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	605a      	str	r2, [r3, #4]
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	3308      	adds	r3, #8
 8002368:	429a      	cmp	r2, r3
 800236a:	d104      	bne.n	8002376 <vTaskSwitchContext+0x8e>
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	685a      	ldr	r2, [r3, #4]
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	605a      	str	r2, [r3, #4]
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	4a07      	ldr	r2, [pc, #28]	@ (800239c <vTaskSwitchContext+0xb4>)
 800237e:	6013      	str	r3, [r2, #0]
}
 8002380:	bf00      	nop
 8002382:	371c      	adds	r7, #28
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	2000040c 	.word	0x2000040c
 8002390:	200003f8 	.word	0x200003f8
 8002394:	200003ec 	.word	0x200003ec
 8002398:	200002e8 	.word	0x200002e8
 800239c:	200002e4 	.word	0x200002e4

080023a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80023a8:	f000 f852 	bl	8002450 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <prvIdleTask+0x28>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d9f9      	bls.n	80023a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80023b4:	4b05      	ldr	r3, [pc, #20]	@ (80023cc <prvIdleTask+0x2c>)
 80023b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	f3bf 8f4f 	dsb	sy
 80023c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80023c4:	e7f0      	b.n	80023a8 <prvIdleTask+0x8>
 80023c6:	bf00      	nop
 80023c8:	200002e8 	.word	0x200002e8
 80023cc:	e000ed04 	.word	0xe000ed04

080023d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80023d6:	2300      	movs	r3, #0
 80023d8:	607b      	str	r3, [r7, #4]
 80023da:	e00c      	b.n	80023f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4a12      	ldr	r2, [pc, #72]	@ (8002430 <prvInitialiseTaskLists+0x60>)
 80023e8:	4413      	add	r3, r2
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fb33 	bl	8001a56 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	3301      	adds	r3, #1
 80023f4:	607b      	str	r3, [r7, #4]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b06      	cmp	r3, #6
 80023fa:	d9ef      	bls.n	80023dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80023fc:	480d      	ldr	r0, [pc, #52]	@ (8002434 <prvInitialiseTaskLists+0x64>)
 80023fe:	f7ff fb2a 	bl	8001a56 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002402:	480d      	ldr	r0, [pc, #52]	@ (8002438 <prvInitialiseTaskLists+0x68>)
 8002404:	f7ff fb27 	bl	8001a56 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002408:	480c      	ldr	r0, [pc, #48]	@ (800243c <prvInitialiseTaskLists+0x6c>)
 800240a:	f7ff fb24 	bl	8001a56 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800240e:	480c      	ldr	r0, [pc, #48]	@ (8002440 <prvInitialiseTaskLists+0x70>)
 8002410:	f7ff fb21 	bl	8001a56 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002414:	480b      	ldr	r0, [pc, #44]	@ (8002444 <prvInitialiseTaskLists+0x74>)
 8002416:	f7ff fb1e 	bl	8001a56 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800241a:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <prvInitialiseTaskLists+0x78>)
 800241c:	4a05      	ldr	r2, [pc, #20]	@ (8002434 <prvInitialiseTaskLists+0x64>)
 800241e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002420:	4b0a      	ldr	r3, [pc, #40]	@ (800244c <prvInitialiseTaskLists+0x7c>)
 8002422:	4a05      	ldr	r2, [pc, #20]	@ (8002438 <prvInitialiseTaskLists+0x68>)
 8002424:	601a      	str	r2, [r3, #0]
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	200002e8 	.word	0x200002e8
 8002434:	20000374 	.word	0x20000374
 8002438:	20000388 	.word	0x20000388
 800243c:	200003a4 	.word	0x200003a4
 8002440:	200003b8 	.word	0x200003b8
 8002444:	200003d0 	.word	0x200003d0
 8002448:	2000039c 	.word	0x2000039c
 800244c:	200003a0 	.word	0x200003a0

08002450 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002456:	e019      	b.n	800248c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002458:	f000 fa2e 	bl	80028b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800245c:	4b10      	ldr	r3, [pc, #64]	@ (80024a0 <prvCheckTasksWaitingTermination+0x50>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3304      	adds	r3, #4
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff fb7e 	bl	8001b6a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800246e:	4b0d      	ldr	r3, [pc, #52]	@ (80024a4 <prvCheckTasksWaitingTermination+0x54>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	3b01      	subs	r3, #1
 8002474:	4a0b      	ldr	r2, [pc, #44]	@ (80024a4 <prvCheckTasksWaitingTermination+0x54>)
 8002476:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002478:	4b0b      	ldr	r3, [pc, #44]	@ (80024a8 <prvCheckTasksWaitingTermination+0x58>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	3b01      	subs	r3, #1
 800247e:	4a0a      	ldr	r2, [pc, #40]	@ (80024a8 <prvCheckTasksWaitingTermination+0x58>)
 8002480:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002482:	f000 fa4b 	bl	800291c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f810 	bl	80024ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800248c:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <prvCheckTasksWaitingTermination+0x58>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1e1      	bne.n	8002458 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002494:	bf00      	nop
 8002496:	bf00      	nop
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	200003b8 	.word	0x200003b8
 80024a4:	200003e4 	.word	0x200003e4
 80024a8:	200003cc 	.word	0x200003cc

080024ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d108      	bne.n	80024d0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c2:	4618      	mov	r0, r3
 80024c4:	f000 fba6 	bl	8002c14 <vPortFree>
				vPortFree( pxTCB );
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f000 fba3 	bl	8002c14 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80024ce:	e019      	b.n	8002504 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d103      	bne.n	80024e2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 fb9a 	bl	8002c14 <vPortFree>
	}
 80024e0:	e010      	b.n	8002504 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d00b      	beq.n	8002504 <prvDeleteTCB+0x58>
	__asm volatile
 80024ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024f0:	f383 8811 	msr	BASEPRI, r3
 80024f4:	f3bf 8f6f 	isb	sy
 80024f8:	f3bf 8f4f 	dsb	sy
 80024fc:	60fb      	str	r3, [r7, #12]
}
 80024fe:	bf00      	nop
 8002500:	bf00      	nop
 8002502:	e7fd      	b.n	8002500 <prvDeleteTCB+0x54>
	}
 8002504:	bf00      	nop
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002512:	4b0c      	ldr	r3, [pc, #48]	@ (8002544 <prvResetNextTaskUnblockTime+0x38>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d104      	bne.n	8002526 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800251c:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <prvResetNextTaskUnblockTime+0x3c>)
 800251e:	f04f 32ff 	mov.w	r2, #4294967295
 8002522:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002524:	e008      	b.n	8002538 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002526:	4b07      	ldr	r3, [pc, #28]	@ (8002544 <prvResetNextTaskUnblockTime+0x38>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	4a04      	ldr	r2, [pc, #16]	@ (8002548 <prvResetNextTaskUnblockTime+0x3c>)
 8002536:	6013      	str	r3, [r2, #0]
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	2000039c 	.word	0x2000039c
 8002548:	20000404 	.word	0x20000404

0800254c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002552:	4b0b      	ldr	r3, [pc, #44]	@ (8002580 <xTaskGetSchedulerState+0x34>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d102      	bne.n	8002560 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800255a:	2301      	movs	r3, #1
 800255c:	607b      	str	r3, [r7, #4]
 800255e:	e008      	b.n	8002572 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002560:	4b08      	ldr	r3, [pc, #32]	@ (8002584 <xTaskGetSchedulerState+0x38>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d102      	bne.n	800256e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002568:	2302      	movs	r3, #2
 800256a:	607b      	str	r3, [r7, #4]
 800256c:	e001      	b.n	8002572 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800256e:	2300      	movs	r3, #0
 8002570:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002572:	687b      	ldr	r3, [r7, #4]
	}
 8002574:	4618      	mov	r0, r3
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	200003f0 	.word	0x200003f0
 8002584:	2000040c 	.word	0x2000040c

08002588 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002592:	4b29      	ldr	r3, [pc, #164]	@ (8002638 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002598:	4b28      	ldr	r3, [pc, #160]	@ (800263c <prvAddCurrentTaskToDelayedList+0xb4>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	3304      	adds	r3, #4
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff fae3 	bl	8001b6a <uxListRemove>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d10b      	bne.n	80025c2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80025aa:	4b24      	ldr	r3, [pc, #144]	@ (800263c <prvAddCurrentTaskToDelayedList+0xb4>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b0:	2201      	movs	r2, #1
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43da      	mvns	r2, r3
 80025b8:	4b21      	ldr	r3, [pc, #132]	@ (8002640 <prvAddCurrentTaskToDelayedList+0xb8>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4013      	ands	r3, r2
 80025be:	4a20      	ldr	r2, [pc, #128]	@ (8002640 <prvAddCurrentTaskToDelayedList+0xb8>)
 80025c0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c8:	d10a      	bne.n	80025e0 <prvAddCurrentTaskToDelayedList+0x58>
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d007      	beq.n	80025e0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80025d0:	4b1a      	ldr	r3, [pc, #104]	@ (800263c <prvAddCurrentTaskToDelayedList+0xb4>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	3304      	adds	r3, #4
 80025d6:	4619      	mov	r1, r3
 80025d8:	481a      	ldr	r0, [pc, #104]	@ (8002644 <prvAddCurrentTaskToDelayedList+0xbc>)
 80025da:	f7ff fa69 	bl	8001ab0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80025de:	e026      	b.n	800262e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80025e8:	4b14      	ldr	r3, [pc, #80]	@ (800263c <prvAddCurrentTaskToDelayedList+0xb4>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68ba      	ldr	r2, [r7, #8]
 80025ee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80025f0:	68ba      	ldr	r2, [r7, #8]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d209      	bcs.n	800260c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80025f8:	4b13      	ldr	r3, [pc, #76]	@ (8002648 <prvAddCurrentTaskToDelayedList+0xc0>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b0f      	ldr	r3, [pc, #60]	@ (800263c <prvAddCurrentTaskToDelayedList+0xb4>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	3304      	adds	r3, #4
 8002602:	4619      	mov	r1, r3
 8002604:	4610      	mov	r0, r2
 8002606:	f7ff fa77 	bl	8001af8 <vListInsert>
}
 800260a:	e010      	b.n	800262e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800260c:	4b0f      	ldr	r3, [pc, #60]	@ (800264c <prvAddCurrentTaskToDelayedList+0xc4>)
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4b0a      	ldr	r3, [pc, #40]	@ (800263c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	3304      	adds	r3, #4
 8002616:	4619      	mov	r1, r3
 8002618:	4610      	mov	r0, r2
 800261a:	f7ff fa6d 	bl	8001af8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800261e:	4b0c      	ldr	r3, [pc, #48]	@ (8002650 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68ba      	ldr	r2, [r7, #8]
 8002624:	429a      	cmp	r2, r3
 8002626:	d202      	bcs.n	800262e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002628:	4a09      	ldr	r2, [pc, #36]	@ (8002650 <prvAddCurrentTaskToDelayedList+0xc8>)
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	6013      	str	r3, [r2, #0]
}
 800262e:	bf00      	nop
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	200003e8 	.word	0x200003e8
 800263c:	200002e4 	.word	0x200002e4
 8002640:	200003ec 	.word	0x200003ec
 8002644:	200003d0 	.word	0x200003d0
 8002648:	200003a0 	.word	0x200003a0
 800264c:	2000039c 	.word	0x2000039c
 8002650:	20000404 	.word	0x20000404

08002654 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	3b04      	subs	r3, #4
 8002664:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800266c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	3b04      	subs	r3, #4
 8002672:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	f023 0201 	bic.w	r2, r3, #1
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	3b04      	subs	r3, #4
 8002682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002684:	4a0c      	ldr	r2, [pc, #48]	@ (80026b8 <pxPortInitialiseStack+0x64>)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	3b14      	subs	r3, #20
 800268e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	3b04      	subs	r3, #4
 800269a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f06f 0202 	mvn.w	r2, #2
 80026a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	3b20      	subs	r3, #32
 80026a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80026aa:	68fb      	ldr	r3, [r7, #12]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	080026bd 	.word	0x080026bd

080026bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80026c6:	4b13      	ldr	r3, [pc, #76]	@ (8002714 <prvTaskExitError+0x58>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ce:	d00b      	beq.n	80026e8 <prvTaskExitError+0x2c>
	__asm volatile
 80026d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026d4:	f383 8811 	msr	BASEPRI, r3
 80026d8:	f3bf 8f6f 	isb	sy
 80026dc:	f3bf 8f4f 	dsb	sy
 80026e0:	60fb      	str	r3, [r7, #12]
}
 80026e2:	bf00      	nop
 80026e4:	bf00      	nop
 80026e6:	e7fd      	b.n	80026e4 <prvTaskExitError+0x28>
	__asm volatile
 80026e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026ec:	f383 8811 	msr	BASEPRI, r3
 80026f0:	f3bf 8f6f 	isb	sy
 80026f4:	f3bf 8f4f 	dsb	sy
 80026f8:	60bb      	str	r3, [r7, #8]
}
 80026fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80026fc:	bf00      	nop
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d0fc      	beq.n	80026fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002704:	bf00      	nop
 8002706:	bf00      	nop
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	2000000c 	.word	0x2000000c
	...

08002720 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002720:	4b07      	ldr	r3, [pc, #28]	@ (8002740 <pxCurrentTCBConst2>)
 8002722:	6819      	ldr	r1, [r3, #0]
 8002724:	6808      	ldr	r0, [r1, #0]
 8002726:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800272a:	f380 8809 	msr	PSP, r0
 800272e:	f3bf 8f6f 	isb	sy
 8002732:	f04f 0000 	mov.w	r0, #0
 8002736:	f380 8811 	msr	BASEPRI, r0
 800273a:	4770      	bx	lr
 800273c:	f3af 8000 	nop.w

08002740 <pxCurrentTCBConst2>:
 8002740:	200002e4 	.word	0x200002e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002744:	bf00      	nop
 8002746:	bf00      	nop

08002748 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002748:	4808      	ldr	r0, [pc, #32]	@ (800276c <prvPortStartFirstTask+0x24>)
 800274a:	6800      	ldr	r0, [r0, #0]
 800274c:	6800      	ldr	r0, [r0, #0]
 800274e:	f380 8808 	msr	MSP, r0
 8002752:	f04f 0000 	mov.w	r0, #0
 8002756:	f380 8814 	msr	CONTROL, r0
 800275a:	b662      	cpsie	i
 800275c:	b661      	cpsie	f
 800275e:	f3bf 8f4f 	dsb	sy
 8002762:	f3bf 8f6f 	isb	sy
 8002766:	df00      	svc	0
 8002768:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800276a:	bf00      	nop
 800276c:	e000ed08 	.word	0xe000ed08

08002770 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002776:	4b47      	ldr	r3, [pc, #284]	@ (8002894 <xPortStartScheduler+0x124>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a47      	ldr	r2, [pc, #284]	@ (8002898 <xPortStartScheduler+0x128>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d10b      	bne.n	8002798 <xPortStartScheduler+0x28>
	__asm volatile
 8002780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002784:	f383 8811 	msr	BASEPRI, r3
 8002788:	f3bf 8f6f 	isb	sy
 800278c:	f3bf 8f4f 	dsb	sy
 8002790:	60fb      	str	r3, [r7, #12]
}
 8002792:	bf00      	nop
 8002794:	bf00      	nop
 8002796:	e7fd      	b.n	8002794 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002798:	4b3e      	ldr	r3, [pc, #248]	@ (8002894 <xPortStartScheduler+0x124>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a3f      	ldr	r2, [pc, #252]	@ (800289c <xPortStartScheduler+0x12c>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d10b      	bne.n	80027ba <xPortStartScheduler+0x4a>
	__asm volatile
 80027a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027a6:	f383 8811 	msr	BASEPRI, r3
 80027aa:	f3bf 8f6f 	isb	sy
 80027ae:	f3bf 8f4f 	dsb	sy
 80027b2:	613b      	str	r3, [r7, #16]
}
 80027b4:	bf00      	nop
 80027b6:	bf00      	nop
 80027b8:	e7fd      	b.n	80027b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80027ba:	4b39      	ldr	r3, [pc, #228]	@ (80028a0 <xPortStartScheduler+0x130>)
 80027bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	22ff      	movs	r2, #255	@ 0xff
 80027ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80027d4:	78fb      	ldrb	r3, [r7, #3]
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80027dc:	b2da      	uxtb	r2, r3
 80027de:	4b31      	ldr	r3, [pc, #196]	@ (80028a4 <xPortStartScheduler+0x134>)
 80027e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80027e2:	4b31      	ldr	r3, [pc, #196]	@ (80028a8 <xPortStartScheduler+0x138>)
 80027e4:	2207      	movs	r2, #7
 80027e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80027e8:	e009      	b.n	80027fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80027ea:	4b2f      	ldr	r3, [pc, #188]	@ (80028a8 <xPortStartScheduler+0x138>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	3b01      	subs	r3, #1
 80027f0:	4a2d      	ldr	r2, [pc, #180]	@ (80028a8 <xPortStartScheduler+0x138>)
 80027f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80027f4:	78fb      	ldrb	r3, [r7, #3]
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80027fe:	78fb      	ldrb	r3, [r7, #3]
 8002800:	b2db      	uxtb	r3, r3
 8002802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002806:	2b80      	cmp	r3, #128	@ 0x80
 8002808:	d0ef      	beq.n	80027ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800280a:	4b27      	ldr	r3, [pc, #156]	@ (80028a8 <xPortStartScheduler+0x138>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f1c3 0307 	rsb	r3, r3, #7
 8002812:	2b04      	cmp	r3, #4
 8002814:	d00b      	beq.n	800282e <xPortStartScheduler+0xbe>
	__asm volatile
 8002816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800281a:	f383 8811 	msr	BASEPRI, r3
 800281e:	f3bf 8f6f 	isb	sy
 8002822:	f3bf 8f4f 	dsb	sy
 8002826:	60bb      	str	r3, [r7, #8]
}
 8002828:	bf00      	nop
 800282a:	bf00      	nop
 800282c:	e7fd      	b.n	800282a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800282e:	4b1e      	ldr	r3, [pc, #120]	@ (80028a8 <xPortStartScheduler+0x138>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	021b      	lsls	r3, r3, #8
 8002834:	4a1c      	ldr	r2, [pc, #112]	@ (80028a8 <xPortStartScheduler+0x138>)
 8002836:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002838:	4b1b      	ldr	r3, [pc, #108]	@ (80028a8 <xPortStartScheduler+0x138>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002840:	4a19      	ldr	r2, [pc, #100]	@ (80028a8 <xPortStartScheduler+0x138>)
 8002842:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	b2da      	uxtb	r2, r3
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800284c:	4b17      	ldr	r3, [pc, #92]	@ (80028ac <xPortStartScheduler+0x13c>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a16      	ldr	r2, [pc, #88]	@ (80028ac <xPortStartScheduler+0x13c>)
 8002852:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002856:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002858:	4b14      	ldr	r3, [pc, #80]	@ (80028ac <xPortStartScheduler+0x13c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a13      	ldr	r2, [pc, #76]	@ (80028ac <xPortStartScheduler+0x13c>)
 800285e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002862:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002864:	f000 f8da 	bl	8002a1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002868:	4b11      	ldr	r3, [pc, #68]	@ (80028b0 <xPortStartScheduler+0x140>)
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800286e:	f000 f8f9 	bl	8002a64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002872:	4b10      	ldr	r3, [pc, #64]	@ (80028b4 <xPortStartScheduler+0x144>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a0f      	ldr	r2, [pc, #60]	@ (80028b4 <xPortStartScheduler+0x144>)
 8002878:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800287c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800287e:	f7ff ff63 	bl	8002748 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002882:	f7ff fd31 	bl	80022e8 <vTaskSwitchContext>
	prvTaskExitError();
 8002886:	f7ff ff19 	bl	80026bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3718      	adds	r7, #24
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	e000ed00 	.word	0xe000ed00
 8002898:	410fc271 	.word	0x410fc271
 800289c:	410fc270 	.word	0x410fc270
 80028a0:	e000e400 	.word	0xe000e400
 80028a4:	20000410 	.word	0x20000410
 80028a8:	20000414 	.word	0x20000414
 80028ac:	e000ed20 	.word	0xe000ed20
 80028b0:	2000000c 	.word	0x2000000c
 80028b4:	e000ef34 	.word	0xe000ef34

080028b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
	__asm volatile
 80028be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028c2:	f383 8811 	msr	BASEPRI, r3
 80028c6:	f3bf 8f6f 	isb	sy
 80028ca:	f3bf 8f4f 	dsb	sy
 80028ce:	607b      	str	r3, [r7, #4]
}
 80028d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80028d2:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <vPortEnterCritical+0x5c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	3301      	adds	r3, #1
 80028d8:	4a0e      	ldr	r2, [pc, #56]	@ (8002914 <vPortEnterCritical+0x5c>)
 80028da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80028dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002914 <vPortEnterCritical+0x5c>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d110      	bne.n	8002906 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80028e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <vPortEnterCritical+0x60>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00b      	beq.n	8002906 <vPortEnterCritical+0x4e>
	__asm volatile
 80028ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028f2:	f383 8811 	msr	BASEPRI, r3
 80028f6:	f3bf 8f6f 	isb	sy
 80028fa:	f3bf 8f4f 	dsb	sy
 80028fe:	603b      	str	r3, [r7, #0]
}
 8002900:	bf00      	nop
 8002902:	bf00      	nop
 8002904:	e7fd      	b.n	8002902 <vPortEnterCritical+0x4a>
	}
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	2000000c 	.word	0x2000000c
 8002918:	e000ed04 	.word	0xe000ed04

0800291c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002922:	4b12      	ldr	r3, [pc, #72]	@ (800296c <vPortExitCritical+0x50>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10b      	bne.n	8002942 <vPortExitCritical+0x26>
	__asm volatile
 800292a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800292e:	f383 8811 	msr	BASEPRI, r3
 8002932:	f3bf 8f6f 	isb	sy
 8002936:	f3bf 8f4f 	dsb	sy
 800293a:	607b      	str	r3, [r7, #4]
}
 800293c:	bf00      	nop
 800293e:	bf00      	nop
 8002940:	e7fd      	b.n	800293e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002942:	4b0a      	ldr	r3, [pc, #40]	@ (800296c <vPortExitCritical+0x50>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	3b01      	subs	r3, #1
 8002948:	4a08      	ldr	r2, [pc, #32]	@ (800296c <vPortExitCritical+0x50>)
 800294a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800294c:	4b07      	ldr	r3, [pc, #28]	@ (800296c <vPortExitCritical+0x50>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d105      	bne.n	8002960 <vPortExitCritical+0x44>
 8002954:	2300      	movs	r3, #0
 8002956:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800295e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	2000000c 	.word	0x2000000c

08002970 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002970:	f3ef 8009 	mrs	r0, PSP
 8002974:	f3bf 8f6f 	isb	sy
 8002978:	4b15      	ldr	r3, [pc, #84]	@ (80029d0 <pxCurrentTCBConst>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	f01e 0f10 	tst.w	lr, #16
 8002980:	bf08      	it	eq
 8002982:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002986:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800298a:	6010      	str	r0, [r2, #0]
 800298c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002990:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002994:	f380 8811 	msr	BASEPRI, r0
 8002998:	f3bf 8f4f 	dsb	sy
 800299c:	f3bf 8f6f 	isb	sy
 80029a0:	f7ff fca2 	bl	80022e8 <vTaskSwitchContext>
 80029a4:	f04f 0000 	mov.w	r0, #0
 80029a8:	f380 8811 	msr	BASEPRI, r0
 80029ac:	bc09      	pop	{r0, r3}
 80029ae:	6819      	ldr	r1, [r3, #0]
 80029b0:	6808      	ldr	r0, [r1, #0]
 80029b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029b6:	f01e 0f10 	tst.w	lr, #16
 80029ba:	bf08      	it	eq
 80029bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80029c0:	f380 8809 	msr	PSP, r0
 80029c4:	f3bf 8f6f 	isb	sy
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	f3af 8000 	nop.w

080029d0 <pxCurrentTCBConst>:
 80029d0:	200002e4 	.word	0x200002e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80029d4:	bf00      	nop
 80029d6:	bf00      	nop

080029d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
	__asm volatile
 80029de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029e2:	f383 8811 	msr	BASEPRI, r3
 80029e6:	f3bf 8f6f 	isb	sy
 80029ea:	f3bf 8f4f 	dsb	sy
 80029ee:	607b      	str	r3, [r7, #4]
}
 80029f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80029f2:	f7ff fbbf 	bl	8002174 <xTaskIncrementTick>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d003      	beq.n	8002a04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80029fc:	4b06      	ldr	r3, [pc, #24]	@ (8002a18 <xPortSysTickHandler+0x40>)
 80029fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	2300      	movs	r3, #0
 8002a06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	f383 8811 	msr	BASEPRI, r3
}
 8002a0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002a10:	bf00      	nop
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	e000ed04 	.word	0xe000ed04

08002a1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002a20:	4b0b      	ldr	r3, [pc, #44]	@ (8002a50 <vPortSetupTimerInterrupt+0x34>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002a26:	4b0b      	ldr	r3, [pc, #44]	@ (8002a54 <vPortSetupTimerInterrupt+0x38>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a58 <vPortSetupTimerInterrupt+0x3c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a0a      	ldr	r2, [pc, #40]	@ (8002a5c <vPortSetupTimerInterrupt+0x40>)
 8002a32:	fba2 2303 	umull	r2, r3, r2, r3
 8002a36:	099b      	lsrs	r3, r3, #6
 8002a38:	4a09      	ldr	r2, [pc, #36]	@ (8002a60 <vPortSetupTimerInterrupt+0x44>)
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002a3e:	4b04      	ldr	r3, [pc, #16]	@ (8002a50 <vPortSetupTimerInterrupt+0x34>)
 8002a40:	2207      	movs	r2, #7
 8002a42:	601a      	str	r2, [r3, #0]
}
 8002a44:	bf00      	nop
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	e000e010 	.word	0xe000e010
 8002a54:	e000e018 	.word	0xe000e018
 8002a58:	20000000 	.word	0x20000000
 8002a5c:	10624dd3 	.word	0x10624dd3
 8002a60:	e000e014 	.word	0xe000e014

08002a64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002a64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002a74 <vPortEnableVFP+0x10>
 8002a68:	6801      	ldr	r1, [r0, #0]
 8002a6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002a6e:	6001      	str	r1, [r0, #0]
 8002a70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002a72:	bf00      	nop
 8002a74:	e000ed88 	.word	0xe000ed88

08002a78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b08a      	sub	sp, #40	@ 0x28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002a84:	f7ff faca 	bl	800201c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002a88:	4b5c      	ldr	r3, [pc, #368]	@ (8002bfc <pvPortMalloc+0x184>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d101      	bne.n	8002a94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002a90:	f000 f924 	bl	8002cdc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002a94:	4b5a      	ldr	r3, [pc, #360]	@ (8002c00 <pvPortMalloc+0x188>)
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f040 8095 	bne.w	8002bcc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d01e      	beq.n	8002ae6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002aa8:	2208      	movs	r2, #8
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4413      	add	r3, r2
 8002aae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d015      	beq.n	8002ae6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f023 0307 	bic.w	r3, r3, #7
 8002ac0:	3308      	adds	r3, #8
 8002ac2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d00b      	beq.n	8002ae6 <pvPortMalloc+0x6e>
	__asm volatile
 8002ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ad2:	f383 8811 	msr	BASEPRI, r3
 8002ad6:	f3bf 8f6f 	isb	sy
 8002ada:	f3bf 8f4f 	dsb	sy
 8002ade:	617b      	str	r3, [r7, #20]
}
 8002ae0:	bf00      	nop
 8002ae2:	bf00      	nop
 8002ae4:	e7fd      	b.n	8002ae2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d06f      	beq.n	8002bcc <pvPortMalloc+0x154>
 8002aec:	4b45      	ldr	r3, [pc, #276]	@ (8002c04 <pvPortMalloc+0x18c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d86a      	bhi.n	8002bcc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002af6:	4b44      	ldr	r3, [pc, #272]	@ (8002c08 <pvPortMalloc+0x190>)
 8002af8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002afa:	4b43      	ldr	r3, [pc, #268]	@ (8002c08 <pvPortMalloc+0x190>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002b00:	e004      	b.n	8002b0c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8002b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b04:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d903      	bls.n	8002b1e <pvPortMalloc+0xa6>
 8002b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1f1      	bne.n	8002b02 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002b1e:	4b37      	ldr	r3, [pc, #220]	@ (8002bfc <pvPortMalloc+0x184>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d051      	beq.n	8002bcc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002b28:	6a3b      	ldr	r3, [r7, #32]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2208      	movs	r2, #8
 8002b2e:	4413      	add	r3, r2
 8002b30:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	6a3b      	ldr	r3, [r7, #32]
 8002b38:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	1ad2      	subs	r2, r2, r3
 8002b42:	2308      	movs	r3, #8
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d920      	bls.n	8002b8c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4413      	add	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d00b      	beq.n	8002b74 <pvPortMalloc+0xfc>
	__asm volatile
 8002b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b60:	f383 8811 	msr	BASEPRI, r3
 8002b64:	f3bf 8f6f 	isb	sy
 8002b68:	f3bf 8f4f 	dsb	sy
 8002b6c:	613b      	str	r3, [r7, #16]
}
 8002b6e:	bf00      	nop
 8002b70:	bf00      	nop
 8002b72:	e7fd      	b.n	8002b70 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	1ad2      	subs	r2, r2, r3
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002b86:	69b8      	ldr	r0, [r7, #24]
 8002b88:	f000 f90a 	bl	8002da0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002c04 <pvPortMalloc+0x18c>)
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	4a1b      	ldr	r2, [pc, #108]	@ (8002c04 <pvPortMalloc+0x18c>)
 8002b98:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <pvPortMalloc+0x18c>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8002c0c <pvPortMalloc+0x194>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d203      	bcs.n	8002bae <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002ba6:	4b17      	ldr	r3, [pc, #92]	@ (8002c04 <pvPortMalloc+0x18c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a18      	ldr	r2, [pc, #96]	@ (8002c0c <pvPortMalloc+0x194>)
 8002bac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb0:	685a      	ldr	r2, [r3, #4]
 8002bb2:	4b13      	ldr	r3, [pc, #76]	@ (8002c00 <pvPortMalloc+0x188>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002bc2:	4b13      	ldr	r3, [pc, #76]	@ (8002c10 <pvPortMalloc+0x198>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	4a11      	ldr	r2, [pc, #68]	@ (8002c10 <pvPortMalloc+0x198>)
 8002bca:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002bcc:	f7ff fa34 	bl	8002038 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	f003 0307 	and.w	r3, r3, #7
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00b      	beq.n	8002bf2 <pvPortMalloc+0x17a>
	__asm volatile
 8002bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bde:	f383 8811 	msr	BASEPRI, r3
 8002be2:	f3bf 8f6f 	isb	sy
 8002be6:	f3bf 8f4f 	dsb	sy
 8002bea:	60fb      	str	r3, [r7, #12]
}
 8002bec:	bf00      	nop
 8002bee:	bf00      	nop
 8002bf0:	e7fd      	b.n	8002bee <pvPortMalloc+0x176>
	return pvReturn;
 8002bf2:	69fb      	ldr	r3, [r7, #28]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3728      	adds	r7, #40	@ 0x28
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20000fd8 	.word	0x20000fd8
 8002c00:	20000fec 	.word	0x20000fec
 8002c04:	20000fdc 	.word	0x20000fdc
 8002c08:	20000fd0 	.word	0x20000fd0
 8002c0c:	20000fe0 	.word	0x20000fe0
 8002c10:	20000fe4 	.word	0x20000fe4

08002c14 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d04f      	beq.n	8002cc6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002c26:	2308      	movs	r3, #8
 8002c28:	425b      	negs	r3, r3
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	4b25      	ldr	r3, [pc, #148]	@ (8002cd0 <vPortFree+0xbc>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10b      	bne.n	8002c5a <vPortFree+0x46>
	__asm volatile
 8002c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c46:	f383 8811 	msr	BASEPRI, r3
 8002c4a:	f3bf 8f6f 	isb	sy
 8002c4e:	f3bf 8f4f 	dsb	sy
 8002c52:	60fb      	str	r3, [r7, #12]
}
 8002c54:	bf00      	nop
 8002c56:	bf00      	nop
 8002c58:	e7fd      	b.n	8002c56 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00b      	beq.n	8002c7a <vPortFree+0x66>
	__asm volatile
 8002c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c66:	f383 8811 	msr	BASEPRI, r3
 8002c6a:	f3bf 8f6f 	isb	sy
 8002c6e:	f3bf 8f4f 	dsb	sy
 8002c72:	60bb      	str	r3, [r7, #8]
}
 8002c74:	bf00      	nop
 8002c76:	bf00      	nop
 8002c78:	e7fd      	b.n	8002c76 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	4b14      	ldr	r3, [pc, #80]	@ (8002cd0 <vPortFree+0xbc>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4013      	ands	r3, r2
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d01e      	beq.n	8002cc6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d11a      	bne.n	8002cc6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd0 <vPortFree+0xbc>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	401a      	ands	r2, r3
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002ca0:	f7ff f9bc 	bl	800201c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd4 <vPortFree+0xc0>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4413      	add	r3, r2
 8002cae:	4a09      	ldr	r2, [pc, #36]	@ (8002cd4 <vPortFree+0xc0>)
 8002cb0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002cb2:	6938      	ldr	r0, [r7, #16]
 8002cb4:	f000 f874 	bl	8002da0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002cb8:	4b07      	ldr	r3, [pc, #28]	@ (8002cd8 <vPortFree+0xc4>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	4a06      	ldr	r2, [pc, #24]	@ (8002cd8 <vPortFree+0xc4>)
 8002cc0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002cc2:	f7ff f9b9 	bl	8002038 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002cc6:	bf00      	nop
 8002cc8:	3718      	adds	r7, #24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000fec 	.word	0x20000fec
 8002cd4:	20000fdc 	.word	0x20000fdc
 8002cd8:	20000fe8 	.word	0x20000fe8

08002cdc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002ce2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002ce6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002ce8:	4b27      	ldr	r3, [pc, #156]	@ (8002d88 <prvHeapInit+0xac>)
 8002cea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f003 0307 	and.w	r3, r3, #7
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00c      	beq.n	8002d10 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	3307      	adds	r3, #7
 8002cfa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f023 0307 	bic.w	r3, r3, #7
 8002d02:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	4a1f      	ldr	r2, [pc, #124]	@ (8002d88 <prvHeapInit+0xac>)
 8002d0c:	4413      	add	r3, r2
 8002d0e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002d14:	4a1d      	ldr	r2, [pc, #116]	@ (8002d8c <prvHeapInit+0xb0>)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8002d8c <prvHeapInit+0xb0>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	4413      	add	r3, r2
 8002d26:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002d28:	2208      	movs	r2, #8
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	1a9b      	subs	r3, r3, r2
 8002d2e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f023 0307 	bic.w	r3, r3, #7
 8002d36:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	4a15      	ldr	r2, [pc, #84]	@ (8002d90 <prvHeapInit+0xb4>)
 8002d3c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002d3e:	4b14      	ldr	r3, [pc, #80]	@ (8002d90 <prvHeapInit+0xb4>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2200      	movs	r2, #0
 8002d44:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002d46:	4b12      	ldr	r3, [pc, #72]	@ (8002d90 <prvHeapInit+0xb4>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	1ad2      	subs	r2, r2, r3
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d90 <prvHeapInit+0xb4>)
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	4a0a      	ldr	r2, [pc, #40]	@ (8002d94 <prvHeapInit+0xb8>)
 8002d6a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	4a09      	ldr	r2, [pc, #36]	@ (8002d98 <prvHeapInit+0xbc>)
 8002d72:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002d74:	4b09      	ldr	r3, [pc, #36]	@ (8002d9c <prvHeapInit+0xc0>)
 8002d76:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002d7a:	601a      	str	r2, [r3, #0]
}
 8002d7c:	bf00      	nop
 8002d7e:	3714      	adds	r7, #20
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	20000418 	.word	0x20000418
 8002d8c:	20000fd0 	.word	0x20000fd0
 8002d90:	20000fd8 	.word	0x20000fd8
 8002d94:	20000fe0 	.word	0x20000fe0
 8002d98:	20000fdc 	.word	0x20000fdc
 8002d9c:	20000fec 	.word	0x20000fec

08002da0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002da8:	4b28      	ldr	r3, [pc, #160]	@ (8002e4c <prvInsertBlockIntoFreeList+0xac>)
 8002daa:	60fb      	str	r3, [r7, #12]
 8002dac:	e002      	b.n	8002db4 <prvInsertBlockIntoFreeList+0x14>
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d8f7      	bhi.n	8002dae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	68ba      	ldr	r2, [r7, #8]
 8002dc8:	4413      	add	r3, r2
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d108      	bne.n	8002de2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	441a      	add	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	441a      	add	r2, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d118      	bne.n	8002e28 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	4b15      	ldr	r3, [pc, #84]	@ (8002e50 <prvInsertBlockIntoFreeList+0xb0>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d00d      	beq.n	8002e1e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685a      	ldr	r2, [r3, #4]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	441a      	add	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	e008      	b.n	8002e30 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e50 <prvInsertBlockIntoFreeList+0xb0>)
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	e003      	b.n	8002e30 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d002      	beq.n	8002e3e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002e3e:	bf00      	nop
 8002e40:	3714      	adds	r7, #20
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	20000fd0 	.word	0x20000fd0
 8002e50:	20000fd8 	.word	0x20000fd8

08002e54 <_vsniprintf_r>:
 8002e54:	b530      	push	{r4, r5, lr}
 8002e56:	4614      	mov	r4, r2
 8002e58:	2c00      	cmp	r4, #0
 8002e5a:	b09b      	sub	sp, #108	@ 0x6c
 8002e5c:	4605      	mov	r5, r0
 8002e5e:	461a      	mov	r2, r3
 8002e60:	da05      	bge.n	8002e6e <_vsniprintf_r+0x1a>
 8002e62:	238b      	movs	r3, #139	@ 0x8b
 8002e64:	6003      	str	r3, [r0, #0]
 8002e66:	f04f 30ff 	mov.w	r0, #4294967295
 8002e6a:	b01b      	add	sp, #108	@ 0x6c
 8002e6c:	bd30      	pop	{r4, r5, pc}
 8002e6e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002e72:	f8ad 300c 	strh.w	r3, [sp, #12]
 8002e76:	f04f 0300 	mov.w	r3, #0
 8002e7a:	9319      	str	r3, [sp, #100]	@ 0x64
 8002e7c:	bf14      	ite	ne
 8002e7e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002e82:	4623      	moveq	r3, r4
 8002e84:	9302      	str	r3, [sp, #8]
 8002e86:	9305      	str	r3, [sp, #20]
 8002e88:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e8c:	9100      	str	r1, [sp, #0]
 8002e8e:	9104      	str	r1, [sp, #16]
 8002e90:	f8ad 300e 	strh.w	r3, [sp, #14]
 8002e94:	4669      	mov	r1, sp
 8002e96:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8002e98:	f000 f9ae 	bl	80031f8 <_svfiprintf_r>
 8002e9c:	1c43      	adds	r3, r0, #1
 8002e9e:	bfbc      	itt	lt
 8002ea0:	238b      	movlt	r3, #139	@ 0x8b
 8002ea2:	602b      	strlt	r3, [r5, #0]
 8002ea4:	2c00      	cmp	r4, #0
 8002ea6:	d0e0      	beq.n	8002e6a <_vsniprintf_r+0x16>
 8002ea8:	9b00      	ldr	r3, [sp, #0]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	701a      	strb	r2, [r3, #0]
 8002eae:	e7dc      	b.n	8002e6a <_vsniprintf_r+0x16>

08002eb0 <vsniprintf>:
 8002eb0:	b507      	push	{r0, r1, r2, lr}
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	460a      	mov	r2, r1
 8002eb8:	4601      	mov	r1, r0
 8002eba:	4803      	ldr	r0, [pc, #12]	@ (8002ec8 <vsniprintf+0x18>)
 8002ebc:	6800      	ldr	r0, [r0, #0]
 8002ebe:	f7ff ffc9 	bl	8002e54 <_vsniprintf_r>
 8002ec2:	b003      	add	sp, #12
 8002ec4:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ec8:	20000010 	.word	0x20000010

08002ecc <memset>:
 8002ecc:	4402      	add	r2, r0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d100      	bne.n	8002ed6 <memset+0xa>
 8002ed4:	4770      	bx	lr
 8002ed6:	f803 1b01 	strb.w	r1, [r3], #1
 8002eda:	e7f9      	b.n	8002ed0 <memset+0x4>

08002edc <__errno>:
 8002edc:	4b01      	ldr	r3, [pc, #4]	@ (8002ee4 <__errno+0x8>)
 8002ede:	6818      	ldr	r0, [r3, #0]
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	20000010 	.word	0x20000010

08002ee8 <__libc_init_array>:
 8002ee8:	b570      	push	{r4, r5, r6, lr}
 8002eea:	4d0d      	ldr	r5, [pc, #52]	@ (8002f20 <__libc_init_array+0x38>)
 8002eec:	4c0d      	ldr	r4, [pc, #52]	@ (8002f24 <__libc_init_array+0x3c>)
 8002eee:	1b64      	subs	r4, r4, r5
 8002ef0:	10a4      	asrs	r4, r4, #2
 8002ef2:	2600      	movs	r6, #0
 8002ef4:	42a6      	cmp	r6, r4
 8002ef6:	d109      	bne.n	8002f0c <__libc_init_array+0x24>
 8002ef8:	4d0b      	ldr	r5, [pc, #44]	@ (8002f28 <__libc_init_array+0x40>)
 8002efa:	4c0c      	ldr	r4, [pc, #48]	@ (8002f2c <__libc_init_array+0x44>)
 8002efc:	f000 fc64 	bl	80037c8 <_init>
 8002f00:	1b64      	subs	r4, r4, r5
 8002f02:	10a4      	asrs	r4, r4, #2
 8002f04:	2600      	movs	r6, #0
 8002f06:	42a6      	cmp	r6, r4
 8002f08:	d105      	bne.n	8002f16 <__libc_init_array+0x2e>
 8002f0a:	bd70      	pop	{r4, r5, r6, pc}
 8002f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f10:	4798      	blx	r3
 8002f12:	3601      	adds	r6, #1
 8002f14:	e7ee      	b.n	8002ef4 <__libc_init_array+0xc>
 8002f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f1a:	4798      	blx	r3
 8002f1c:	3601      	adds	r6, #1
 8002f1e:	e7f2      	b.n	8002f06 <__libc_init_array+0x1e>
 8002f20:	08003924 	.word	0x08003924
 8002f24:	08003924 	.word	0x08003924
 8002f28:	08003924 	.word	0x08003924
 8002f2c:	08003928 	.word	0x08003928

08002f30 <__retarget_lock_acquire_recursive>:
 8002f30:	4770      	bx	lr

08002f32 <__retarget_lock_release_recursive>:
 8002f32:	4770      	bx	lr

08002f34 <memcpy>:
 8002f34:	440a      	add	r2, r1
 8002f36:	4291      	cmp	r1, r2
 8002f38:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f3c:	d100      	bne.n	8002f40 <memcpy+0xc>
 8002f3e:	4770      	bx	lr
 8002f40:	b510      	push	{r4, lr}
 8002f42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f4a:	4291      	cmp	r1, r2
 8002f4c:	d1f9      	bne.n	8002f42 <memcpy+0xe>
 8002f4e:	bd10      	pop	{r4, pc}

08002f50 <_free_r>:
 8002f50:	b538      	push	{r3, r4, r5, lr}
 8002f52:	4605      	mov	r5, r0
 8002f54:	2900      	cmp	r1, #0
 8002f56:	d041      	beq.n	8002fdc <_free_r+0x8c>
 8002f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f5c:	1f0c      	subs	r4, r1, #4
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	bfb8      	it	lt
 8002f62:	18e4      	addlt	r4, r4, r3
 8002f64:	f000 f8e0 	bl	8003128 <__malloc_lock>
 8002f68:	4a1d      	ldr	r2, [pc, #116]	@ (8002fe0 <_free_r+0x90>)
 8002f6a:	6813      	ldr	r3, [r2, #0]
 8002f6c:	b933      	cbnz	r3, 8002f7c <_free_r+0x2c>
 8002f6e:	6063      	str	r3, [r4, #4]
 8002f70:	6014      	str	r4, [r2, #0]
 8002f72:	4628      	mov	r0, r5
 8002f74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f78:	f000 b8dc 	b.w	8003134 <__malloc_unlock>
 8002f7c:	42a3      	cmp	r3, r4
 8002f7e:	d908      	bls.n	8002f92 <_free_r+0x42>
 8002f80:	6820      	ldr	r0, [r4, #0]
 8002f82:	1821      	adds	r1, r4, r0
 8002f84:	428b      	cmp	r3, r1
 8002f86:	bf01      	itttt	eq
 8002f88:	6819      	ldreq	r1, [r3, #0]
 8002f8a:	685b      	ldreq	r3, [r3, #4]
 8002f8c:	1809      	addeq	r1, r1, r0
 8002f8e:	6021      	streq	r1, [r4, #0]
 8002f90:	e7ed      	b.n	8002f6e <_free_r+0x1e>
 8002f92:	461a      	mov	r2, r3
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	b10b      	cbz	r3, 8002f9c <_free_r+0x4c>
 8002f98:	42a3      	cmp	r3, r4
 8002f9a:	d9fa      	bls.n	8002f92 <_free_r+0x42>
 8002f9c:	6811      	ldr	r1, [r2, #0]
 8002f9e:	1850      	adds	r0, r2, r1
 8002fa0:	42a0      	cmp	r0, r4
 8002fa2:	d10b      	bne.n	8002fbc <_free_r+0x6c>
 8002fa4:	6820      	ldr	r0, [r4, #0]
 8002fa6:	4401      	add	r1, r0
 8002fa8:	1850      	adds	r0, r2, r1
 8002faa:	4283      	cmp	r3, r0
 8002fac:	6011      	str	r1, [r2, #0]
 8002fae:	d1e0      	bne.n	8002f72 <_free_r+0x22>
 8002fb0:	6818      	ldr	r0, [r3, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	6053      	str	r3, [r2, #4]
 8002fb6:	4408      	add	r0, r1
 8002fb8:	6010      	str	r0, [r2, #0]
 8002fba:	e7da      	b.n	8002f72 <_free_r+0x22>
 8002fbc:	d902      	bls.n	8002fc4 <_free_r+0x74>
 8002fbe:	230c      	movs	r3, #12
 8002fc0:	602b      	str	r3, [r5, #0]
 8002fc2:	e7d6      	b.n	8002f72 <_free_r+0x22>
 8002fc4:	6820      	ldr	r0, [r4, #0]
 8002fc6:	1821      	adds	r1, r4, r0
 8002fc8:	428b      	cmp	r3, r1
 8002fca:	bf04      	itt	eq
 8002fcc:	6819      	ldreq	r1, [r3, #0]
 8002fce:	685b      	ldreq	r3, [r3, #4]
 8002fd0:	6063      	str	r3, [r4, #4]
 8002fd2:	bf04      	itt	eq
 8002fd4:	1809      	addeq	r1, r1, r0
 8002fd6:	6021      	streq	r1, [r4, #0]
 8002fd8:	6054      	str	r4, [r2, #4]
 8002fda:	e7ca      	b.n	8002f72 <_free_r+0x22>
 8002fdc:	bd38      	pop	{r3, r4, r5, pc}
 8002fde:	bf00      	nop
 8002fe0:	20001134 	.word	0x20001134

08002fe4 <sbrk_aligned>:
 8002fe4:	b570      	push	{r4, r5, r6, lr}
 8002fe6:	4e0f      	ldr	r6, [pc, #60]	@ (8003024 <sbrk_aligned+0x40>)
 8002fe8:	460c      	mov	r4, r1
 8002fea:	6831      	ldr	r1, [r6, #0]
 8002fec:	4605      	mov	r5, r0
 8002fee:	b911      	cbnz	r1, 8002ff6 <sbrk_aligned+0x12>
 8002ff0:	f000 fba4 	bl	800373c <_sbrk_r>
 8002ff4:	6030      	str	r0, [r6, #0]
 8002ff6:	4621      	mov	r1, r4
 8002ff8:	4628      	mov	r0, r5
 8002ffa:	f000 fb9f 	bl	800373c <_sbrk_r>
 8002ffe:	1c43      	adds	r3, r0, #1
 8003000:	d103      	bne.n	800300a <sbrk_aligned+0x26>
 8003002:	f04f 34ff 	mov.w	r4, #4294967295
 8003006:	4620      	mov	r0, r4
 8003008:	bd70      	pop	{r4, r5, r6, pc}
 800300a:	1cc4      	adds	r4, r0, #3
 800300c:	f024 0403 	bic.w	r4, r4, #3
 8003010:	42a0      	cmp	r0, r4
 8003012:	d0f8      	beq.n	8003006 <sbrk_aligned+0x22>
 8003014:	1a21      	subs	r1, r4, r0
 8003016:	4628      	mov	r0, r5
 8003018:	f000 fb90 	bl	800373c <_sbrk_r>
 800301c:	3001      	adds	r0, #1
 800301e:	d1f2      	bne.n	8003006 <sbrk_aligned+0x22>
 8003020:	e7ef      	b.n	8003002 <sbrk_aligned+0x1e>
 8003022:	bf00      	nop
 8003024:	20001130 	.word	0x20001130

08003028 <_malloc_r>:
 8003028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800302c:	1ccd      	adds	r5, r1, #3
 800302e:	f025 0503 	bic.w	r5, r5, #3
 8003032:	3508      	adds	r5, #8
 8003034:	2d0c      	cmp	r5, #12
 8003036:	bf38      	it	cc
 8003038:	250c      	movcc	r5, #12
 800303a:	2d00      	cmp	r5, #0
 800303c:	4606      	mov	r6, r0
 800303e:	db01      	blt.n	8003044 <_malloc_r+0x1c>
 8003040:	42a9      	cmp	r1, r5
 8003042:	d904      	bls.n	800304e <_malloc_r+0x26>
 8003044:	230c      	movs	r3, #12
 8003046:	6033      	str	r3, [r6, #0]
 8003048:	2000      	movs	r0, #0
 800304a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800304e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003124 <_malloc_r+0xfc>
 8003052:	f000 f869 	bl	8003128 <__malloc_lock>
 8003056:	f8d8 3000 	ldr.w	r3, [r8]
 800305a:	461c      	mov	r4, r3
 800305c:	bb44      	cbnz	r4, 80030b0 <_malloc_r+0x88>
 800305e:	4629      	mov	r1, r5
 8003060:	4630      	mov	r0, r6
 8003062:	f7ff ffbf 	bl	8002fe4 <sbrk_aligned>
 8003066:	1c43      	adds	r3, r0, #1
 8003068:	4604      	mov	r4, r0
 800306a:	d158      	bne.n	800311e <_malloc_r+0xf6>
 800306c:	f8d8 4000 	ldr.w	r4, [r8]
 8003070:	4627      	mov	r7, r4
 8003072:	2f00      	cmp	r7, #0
 8003074:	d143      	bne.n	80030fe <_malloc_r+0xd6>
 8003076:	2c00      	cmp	r4, #0
 8003078:	d04b      	beq.n	8003112 <_malloc_r+0xea>
 800307a:	6823      	ldr	r3, [r4, #0]
 800307c:	4639      	mov	r1, r7
 800307e:	4630      	mov	r0, r6
 8003080:	eb04 0903 	add.w	r9, r4, r3
 8003084:	f000 fb5a 	bl	800373c <_sbrk_r>
 8003088:	4581      	cmp	r9, r0
 800308a:	d142      	bne.n	8003112 <_malloc_r+0xea>
 800308c:	6821      	ldr	r1, [r4, #0]
 800308e:	1a6d      	subs	r5, r5, r1
 8003090:	4629      	mov	r1, r5
 8003092:	4630      	mov	r0, r6
 8003094:	f7ff ffa6 	bl	8002fe4 <sbrk_aligned>
 8003098:	3001      	adds	r0, #1
 800309a:	d03a      	beq.n	8003112 <_malloc_r+0xea>
 800309c:	6823      	ldr	r3, [r4, #0]
 800309e:	442b      	add	r3, r5
 80030a0:	6023      	str	r3, [r4, #0]
 80030a2:	f8d8 3000 	ldr.w	r3, [r8]
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	bb62      	cbnz	r2, 8003104 <_malloc_r+0xdc>
 80030aa:	f8c8 7000 	str.w	r7, [r8]
 80030ae:	e00f      	b.n	80030d0 <_malloc_r+0xa8>
 80030b0:	6822      	ldr	r2, [r4, #0]
 80030b2:	1b52      	subs	r2, r2, r5
 80030b4:	d420      	bmi.n	80030f8 <_malloc_r+0xd0>
 80030b6:	2a0b      	cmp	r2, #11
 80030b8:	d917      	bls.n	80030ea <_malloc_r+0xc2>
 80030ba:	1961      	adds	r1, r4, r5
 80030bc:	42a3      	cmp	r3, r4
 80030be:	6025      	str	r5, [r4, #0]
 80030c0:	bf18      	it	ne
 80030c2:	6059      	strne	r1, [r3, #4]
 80030c4:	6863      	ldr	r3, [r4, #4]
 80030c6:	bf08      	it	eq
 80030c8:	f8c8 1000 	streq.w	r1, [r8]
 80030cc:	5162      	str	r2, [r4, r5]
 80030ce:	604b      	str	r3, [r1, #4]
 80030d0:	4630      	mov	r0, r6
 80030d2:	f000 f82f 	bl	8003134 <__malloc_unlock>
 80030d6:	f104 000b 	add.w	r0, r4, #11
 80030da:	1d23      	adds	r3, r4, #4
 80030dc:	f020 0007 	bic.w	r0, r0, #7
 80030e0:	1ac2      	subs	r2, r0, r3
 80030e2:	bf1c      	itt	ne
 80030e4:	1a1b      	subne	r3, r3, r0
 80030e6:	50a3      	strne	r3, [r4, r2]
 80030e8:	e7af      	b.n	800304a <_malloc_r+0x22>
 80030ea:	6862      	ldr	r2, [r4, #4]
 80030ec:	42a3      	cmp	r3, r4
 80030ee:	bf0c      	ite	eq
 80030f0:	f8c8 2000 	streq.w	r2, [r8]
 80030f4:	605a      	strne	r2, [r3, #4]
 80030f6:	e7eb      	b.n	80030d0 <_malloc_r+0xa8>
 80030f8:	4623      	mov	r3, r4
 80030fa:	6864      	ldr	r4, [r4, #4]
 80030fc:	e7ae      	b.n	800305c <_malloc_r+0x34>
 80030fe:	463c      	mov	r4, r7
 8003100:	687f      	ldr	r7, [r7, #4]
 8003102:	e7b6      	b.n	8003072 <_malloc_r+0x4a>
 8003104:	461a      	mov	r2, r3
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	42a3      	cmp	r3, r4
 800310a:	d1fb      	bne.n	8003104 <_malloc_r+0xdc>
 800310c:	2300      	movs	r3, #0
 800310e:	6053      	str	r3, [r2, #4]
 8003110:	e7de      	b.n	80030d0 <_malloc_r+0xa8>
 8003112:	230c      	movs	r3, #12
 8003114:	6033      	str	r3, [r6, #0]
 8003116:	4630      	mov	r0, r6
 8003118:	f000 f80c 	bl	8003134 <__malloc_unlock>
 800311c:	e794      	b.n	8003048 <_malloc_r+0x20>
 800311e:	6005      	str	r5, [r0, #0]
 8003120:	e7d6      	b.n	80030d0 <_malloc_r+0xa8>
 8003122:	bf00      	nop
 8003124:	20001134 	.word	0x20001134

08003128 <__malloc_lock>:
 8003128:	4801      	ldr	r0, [pc, #4]	@ (8003130 <__malloc_lock+0x8>)
 800312a:	f7ff bf01 	b.w	8002f30 <__retarget_lock_acquire_recursive>
 800312e:	bf00      	nop
 8003130:	2000112c 	.word	0x2000112c

08003134 <__malloc_unlock>:
 8003134:	4801      	ldr	r0, [pc, #4]	@ (800313c <__malloc_unlock+0x8>)
 8003136:	f7ff befc 	b.w	8002f32 <__retarget_lock_release_recursive>
 800313a:	bf00      	nop
 800313c:	2000112c 	.word	0x2000112c

08003140 <__ssputs_r>:
 8003140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003144:	688e      	ldr	r6, [r1, #8]
 8003146:	461f      	mov	r7, r3
 8003148:	42be      	cmp	r6, r7
 800314a:	680b      	ldr	r3, [r1, #0]
 800314c:	4682      	mov	sl, r0
 800314e:	460c      	mov	r4, r1
 8003150:	4690      	mov	r8, r2
 8003152:	d82d      	bhi.n	80031b0 <__ssputs_r+0x70>
 8003154:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003158:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800315c:	d026      	beq.n	80031ac <__ssputs_r+0x6c>
 800315e:	6965      	ldr	r5, [r4, #20]
 8003160:	6909      	ldr	r1, [r1, #16]
 8003162:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003166:	eba3 0901 	sub.w	r9, r3, r1
 800316a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800316e:	1c7b      	adds	r3, r7, #1
 8003170:	444b      	add	r3, r9
 8003172:	106d      	asrs	r5, r5, #1
 8003174:	429d      	cmp	r5, r3
 8003176:	bf38      	it	cc
 8003178:	461d      	movcc	r5, r3
 800317a:	0553      	lsls	r3, r2, #21
 800317c:	d527      	bpl.n	80031ce <__ssputs_r+0x8e>
 800317e:	4629      	mov	r1, r5
 8003180:	f7ff ff52 	bl	8003028 <_malloc_r>
 8003184:	4606      	mov	r6, r0
 8003186:	b360      	cbz	r0, 80031e2 <__ssputs_r+0xa2>
 8003188:	6921      	ldr	r1, [r4, #16]
 800318a:	464a      	mov	r2, r9
 800318c:	f7ff fed2 	bl	8002f34 <memcpy>
 8003190:	89a3      	ldrh	r3, [r4, #12]
 8003192:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800319a:	81a3      	strh	r3, [r4, #12]
 800319c:	6126      	str	r6, [r4, #16]
 800319e:	6165      	str	r5, [r4, #20]
 80031a0:	444e      	add	r6, r9
 80031a2:	eba5 0509 	sub.w	r5, r5, r9
 80031a6:	6026      	str	r6, [r4, #0]
 80031a8:	60a5      	str	r5, [r4, #8]
 80031aa:	463e      	mov	r6, r7
 80031ac:	42be      	cmp	r6, r7
 80031ae:	d900      	bls.n	80031b2 <__ssputs_r+0x72>
 80031b0:	463e      	mov	r6, r7
 80031b2:	6820      	ldr	r0, [r4, #0]
 80031b4:	4632      	mov	r2, r6
 80031b6:	4641      	mov	r1, r8
 80031b8:	f000 faa6 	bl	8003708 <memmove>
 80031bc:	68a3      	ldr	r3, [r4, #8]
 80031be:	1b9b      	subs	r3, r3, r6
 80031c0:	60a3      	str	r3, [r4, #8]
 80031c2:	6823      	ldr	r3, [r4, #0]
 80031c4:	4433      	add	r3, r6
 80031c6:	6023      	str	r3, [r4, #0]
 80031c8:	2000      	movs	r0, #0
 80031ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031ce:	462a      	mov	r2, r5
 80031d0:	f000 fac4 	bl	800375c <_realloc_r>
 80031d4:	4606      	mov	r6, r0
 80031d6:	2800      	cmp	r0, #0
 80031d8:	d1e0      	bne.n	800319c <__ssputs_r+0x5c>
 80031da:	6921      	ldr	r1, [r4, #16]
 80031dc:	4650      	mov	r0, sl
 80031de:	f7ff feb7 	bl	8002f50 <_free_r>
 80031e2:	230c      	movs	r3, #12
 80031e4:	f8ca 3000 	str.w	r3, [sl]
 80031e8:	89a3      	ldrh	r3, [r4, #12]
 80031ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031ee:	81a3      	strh	r3, [r4, #12]
 80031f0:	f04f 30ff 	mov.w	r0, #4294967295
 80031f4:	e7e9      	b.n	80031ca <__ssputs_r+0x8a>
	...

080031f8 <_svfiprintf_r>:
 80031f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031fc:	4698      	mov	r8, r3
 80031fe:	898b      	ldrh	r3, [r1, #12]
 8003200:	061b      	lsls	r3, r3, #24
 8003202:	b09d      	sub	sp, #116	@ 0x74
 8003204:	4607      	mov	r7, r0
 8003206:	460d      	mov	r5, r1
 8003208:	4614      	mov	r4, r2
 800320a:	d510      	bpl.n	800322e <_svfiprintf_r+0x36>
 800320c:	690b      	ldr	r3, [r1, #16]
 800320e:	b973      	cbnz	r3, 800322e <_svfiprintf_r+0x36>
 8003210:	2140      	movs	r1, #64	@ 0x40
 8003212:	f7ff ff09 	bl	8003028 <_malloc_r>
 8003216:	6028      	str	r0, [r5, #0]
 8003218:	6128      	str	r0, [r5, #16]
 800321a:	b930      	cbnz	r0, 800322a <_svfiprintf_r+0x32>
 800321c:	230c      	movs	r3, #12
 800321e:	603b      	str	r3, [r7, #0]
 8003220:	f04f 30ff 	mov.w	r0, #4294967295
 8003224:	b01d      	add	sp, #116	@ 0x74
 8003226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800322a:	2340      	movs	r3, #64	@ 0x40
 800322c:	616b      	str	r3, [r5, #20]
 800322e:	2300      	movs	r3, #0
 8003230:	9309      	str	r3, [sp, #36]	@ 0x24
 8003232:	2320      	movs	r3, #32
 8003234:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003238:	f8cd 800c 	str.w	r8, [sp, #12]
 800323c:	2330      	movs	r3, #48	@ 0x30
 800323e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80033dc <_svfiprintf_r+0x1e4>
 8003242:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003246:	f04f 0901 	mov.w	r9, #1
 800324a:	4623      	mov	r3, r4
 800324c:	469a      	mov	sl, r3
 800324e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003252:	b10a      	cbz	r2, 8003258 <_svfiprintf_r+0x60>
 8003254:	2a25      	cmp	r2, #37	@ 0x25
 8003256:	d1f9      	bne.n	800324c <_svfiprintf_r+0x54>
 8003258:	ebba 0b04 	subs.w	fp, sl, r4
 800325c:	d00b      	beq.n	8003276 <_svfiprintf_r+0x7e>
 800325e:	465b      	mov	r3, fp
 8003260:	4622      	mov	r2, r4
 8003262:	4629      	mov	r1, r5
 8003264:	4638      	mov	r0, r7
 8003266:	f7ff ff6b 	bl	8003140 <__ssputs_r>
 800326a:	3001      	adds	r0, #1
 800326c:	f000 80a7 	beq.w	80033be <_svfiprintf_r+0x1c6>
 8003270:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003272:	445a      	add	r2, fp
 8003274:	9209      	str	r2, [sp, #36]	@ 0x24
 8003276:	f89a 3000 	ldrb.w	r3, [sl]
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 809f 	beq.w	80033be <_svfiprintf_r+0x1c6>
 8003280:	2300      	movs	r3, #0
 8003282:	f04f 32ff 	mov.w	r2, #4294967295
 8003286:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800328a:	f10a 0a01 	add.w	sl, sl, #1
 800328e:	9304      	str	r3, [sp, #16]
 8003290:	9307      	str	r3, [sp, #28]
 8003292:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003296:	931a      	str	r3, [sp, #104]	@ 0x68
 8003298:	4654      	mov	r4, sl
 800329a:	2205      	movs	r2, #5
 800329c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032a0:	484e      	ldr	r0, [pc, #312]	@ (80033dc <_svfiprintf_r+0x1e4>)
 80032a2:	f7fc ff95 	bl	80001d0 <memchr>
 80032a6:	9a04      	ldr	r2, [sp, #16]
 80032a8:	b9d8      	cbnz	r0, 80032e2 <_svfiprintf_r+0xea>
 80032aa:	06d0      	lsls	r0, r2, #27
 80032ac:	bf44      	itt	mi
 80032ae:	2320      	movmi	r3, #32
 80032b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032b4:	0711      	lsls	r1, r2, #28
 80032b6:	bf44      	itt	mi
 80032b8:	232b      	movmi	r3, #43	@ 0x2b
 80032ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032be:	f89a 3000 	ldrb.w	r3, [sl]
 80032c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80032c4:	d015      	beq.n	80032f2 <_svfiprintf_r+0xfa>
 80032c6:	9a07      	ldr	r2, [sp, #28]
 80032c8:	4654      	mov	r4, sl
 80032ca:	2000      	movs	r0, #0
 80032cc:	f04f 0c0a 	mov.w	ip, #10
 80032d0:	4621      	mov	r1, r4
 80032d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032d6:	3b30      	subs	r3, #48	@ 0x30
 80032d8:	2b09      	cmp	r3, #9
 80032da:	d94b      	bls.n	8003374 <_svfiprintf_r+0x17c>
 80032dc:	b1b0      	cbz	r0, 800330c <_svfiprintf_r+0x114>
 80032de:	9207      	str	r2, [sp, #28]
 80032e0:	e014      	b.n	800330c <_svfiprintf_r+0x114>
 80032e2:	eba0 0308 	sub.w	r3, r0, r8
 80032e6:	fa09 f303 	lsl.w	r3, r9, r3
 80032ea:	4313      	orrs	r3, r2
 80032ec:	9304      	str	r3, [sp, #16]
 80032ee:	46a2      	mov	sl, r4
 80032f0:	e7d2      	b.n	8003298 <_svfiprintf_r+0xa0>
 80032f2:	9b03      	ldr	r3, [sp, #12]
 80032f4:	1d19      	adds	r1, r3, #4
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	9103      	str	r1, [sp, #12]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	bfbb      	ittet	lt
 80032fe:	425b      	neglt	r3, r3
 8003300:	f042 0202 	orrlt.w	r2, r2, #2
 8003304:	9307      	strge	r3, [sp, #28]
 8003306:	9307      	strlt	r3, [sp, #28]
 8003308:	bfb8      	it	lt
 800330a:	9204      	strlt	r2, [sp, #16]
 800330c:	7823      	ldrb	r3, [r4, #0]
 800330e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003310:	d10a      	bne.n	8003328 <_svfiprintf_r+0x130>
 8003312:	7863      	ldrb	r3, [r4, #1]
 8003314:	2b2a      	cmp	r3, #42	@ 0x2a
 8003316:	d132      	bne.n	800337e <_svfiprintf_r+0x186>
 8003318:	9b03      	ldr	r3, [sp, #12]
 800331a:	1d1a      	adds	r2, r3, #4
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	9203      	str	r2, [sp, #12]
 8003320:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003324:	3402      	adds	r4, #2
 8003326:	9305      	str	r3, [sp, #20]
 8003328:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80033ec <_svfiprintf_r+0x1f4>
 800332c:	7821      	ldrb	r1, [r4, #0]
 800332e:	2203      	movs	r2, #3
 8003330:	4650      	mov	r0, sl
 8003332:	f7fc ff4d 	bl	80001d0 <memchr>
 8003336:	b138      	cbz	r0, 8003348 <_svfiprintf_r+0x150>
 8003338:	9b04      	ldr	r3, [sp, #16]
 800333a:	eba0 000a 	sub.w	r0, r0, sl
 800333e:	2240      	movs	r2, #64	@ 0x40
 8003340:	4082      	lsls	r2, r0
 8003342:	4313      	orrs	r3, r2
 8003344:	3401      	adds	r4, #1
 8003346:	9304      	str	r3, [sp, #16]
 8003348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800334c:	4824      	ldr	r0, [pc, #144]	@ (80033e0 <_svfiprintf_r+0x1e8>)
 800334e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003352:	2206      	movs	r2, #6
 8003354:	f7fc ff3c 	bl	80001d0 <memchr>
 8003358:	2800      	cmp	r0, #0
 800335a:	d036      	beq.n	80033ca <_svfiprintf_r+0x1d2>
 800335c:	4b21      	ldr	r3, [pc, #132]	@ (80033e4 <_svfiprintf_r+0x1ec>)
 800335e:	bb1b      	cbnz	r3, 80033a8 <_svfiprintf_r+0x1b0>
 8003360:	9b03      	ldr	r3, [sp, #12]
 8003362:	3307      	adds	r3, #7
 8003364:	f023 0307 	bic.w	r3, r3, #7
 8003368:	3308      	adds	r3, #8
 800336a:	9303      	str	r3, [sp, #12]
 800336c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800336e:	4433      	add	r3, r6
 8003370:	9309      	str	r3, [sp, #36]	@ 0x24
 8003372:	e76a      	b.n	800324a <_svfiprintf_r+0x52>
 8003374:	fb0c 3202 	mla	r2, ip, r2, r3
 8003378:	460c      	mov	r4, r1
 800337a:	2001      	movs	r0, #1
 800337c:	e7a8      	b.n	80032d0 <_svfiprintf_r+0xd8>
 800337e:	2300      	movs	r3, #0
 8003380:	3401      	adds	r4, #1
 8003382:	9305      	str	r3, [sp, #20]
 8003384:	4619      	mov	r1, r3
 8003386:	f04f 0c0a 	mov.w	ip, #10
 800338a:	4620      	mov	r0, r4
 800338c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003390:	3a30      	subs	r2, #48	@ 0x30
 8003392:	2a09      	cmp	r2, #9
 8003394:	d903      	bls.n	800339e <_svfiprintf_r+0x1a6>
 8003396:	2b00      	cmp	r3, #0
 8003398:	d0c6      	beq.n	8003328 <_svfiprintf_r+0x130>
 800339a:	9105      	str	r1, [sp, #20]
 800339c:	e7c4      	b.n	8003328 <_svfiprintf_r+0x130>
 800339e:	fb0c 2101 	mla	r1, ip, r1, r2
 80033a2:	4604      	mov	r4, r0
 80033a4:	2301      	movs	r3, #1
 80033a6:	e7f0      	b.n	800338a <_svfiprintf_r+0x192>
 80033a8:	ab03      	add	r3, sp, #12
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	462a      	mov	r2, r5
 80033ae:	4b0e      	ldr	r3, [pc, #56]	@ (80033e8 <_svfiprintf_r+0x1f0>)
 80033b0:	a904      	add	r1, sp, #16
 80033b2:	4638      	mov	r0, r7
 80033b4:	f3af 8000 	nop.w
 80033b8:	1c42      	adds	r2, r0, #1
 80033ba:	4606      	mov	r6, r0
 80033bc:	d1d6      	bne.n	800336c <_svfiprintf_r+0x174>
 80033be:	89ab      	ldrh	r3, [r5, #12]
 80033c0:	065b      	lsls	r3, r3, #25
 80033c2:	f53f af2d 	bmi.w	8003220 <_svfiprintf_r+0x28>
 80033c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80033c8:	e72c      	b.n	8003224 <_svfiprintf_r+0x2c>
 80033ca:	ab03      	add	r3, sp, #12
 80033cc:	9300      	str	r3, [sp, #0]
 80033ce:	462a      	mov	r2, r5
 80033d0:	4b05      	ldr	r3, [pc, #20]	@ (80033e8 <_svfiprintf_r+0x1f0>)
 80033d2:	a904      	add	r1, sp, #16
 80033d4:	4638      	mov	r0, r7
 80033d6:	f000 f879 	bl	80034cc <_printf_i>
 80033da:	e7ed      	b.n	80033b8 <_svfiprintf_r+0x1c0>
 80033dc:	080038e8 	.word	0x080038e8
 80033e0:	080038f2 	.word	0x080038f2
 80033e4:	00000000 	.word	0x00000000
 80033e8:	08003141 	.word	0x08003141
 80033ec:	080038ee 	.word	0x080038ee

080033f0 <_printf_common>:
 80033f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033f4:	4616      	mov	r6, r2
 80033f6:	4698      	mov	r8, r3
 80033f8:	688a      	ldr	r2, [r1, #8]
 80033fa:	690b      	ldr	r3, [r1, #16]
 80033fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003400:	4293      	cmp	r3, r2
 8003402:	bfb8      	it	lt
 8003404:	4613      	movlt	r3, r2
 8003406:	6033      	str	r3, [r6, #0]
 8003408:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800340c:	4607      	mov	r7, r0
 800340e:	460c      	mov	r4, r1
 8003410:	b10a      	cbz	r2, 8003416 <_printf_common+0x26>
 8003412:	3301      	adds	r3, #1
 8003414:	6033      	str	r3, [r6, #0]
 8003416:	6823      	ldr	r3, [r4, #0]
 8003418:	0699      	lsls	r1, r3, #26
 800341a:	bf42      	ittt	mi
 800341c:	6833      	ldrmi	r3, [r6, #0]
 800341e:	3302      	addmi	r3, #2
 8003420:	6033      	strmi	r3, [r6, #0]
 8003422:	6825      	ldr	r5, [r4, #0]
 8003424:	f015 0506 	ands.w	r5, r5, #6
 8003428:	d106      	bne.n	8003438 <_printf_common+0x48>
 800342a:	f104 0a19 	add.w	sl, r4, #25
 800342e:	68e3      	ldr	r3, [r4, #12]
 8003430:	6832      	ldr	r2, [r6, #0]
 8003432:	1a9b      	subs	r3, r3, r2
 8003434:	42ab      	cmp	r3, r5
 8003436:	dc26      	bgt.n	8003486 <_printf_common+0x96>
 8003438:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800343c:	6822      	ldr	r2, [r4, #0]
 800343e:	3b00      	subs	r3, #0
 8003440:	bf18      	it	ne
 8003442:	2301      	movne	r3, #1
 8003444:	0692      	lsls	r2, r2, #26
 8003446:	d42b      	bmi.n	80034a0 <_printf_common+0xb0>
 8003448:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800344c:	4641      	mov	r1, r8
 800344e:	4638      	mov	r0, r7
 8003450:	47c8      	blx	r9
 8003452:	3001      	adds	r0, #1
 8003454:	d01e      	beq.n	8003494 <_printf_common+0xa4>
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	6922      	ldr	r2, [r4, #16]
 800345a:	f003 0306 	and.w	r3, r3, #6
 800345e:	2b04      	cmp	r3, #4
 8003460:	bf02      	ittt	eq
 8003462:	68e5      	ldreq	r5, [r4, #12]
 8003464:	6833      	ldreq	r3, [r6, #0]
 8003466:	1aed      	subeq	r5, r5, r3
 8003468:	68a3      	ldr	r3, [r4, #8]
 800346a:	bf0c      	ite	eq
 800346c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003470:	2500      	movne	r5, #0
 8003472:	4293      	cmp	r3, r2
 8003474:	bfc4      	itt	gt
 8003476:	1a9b      	subgt	r3, r3, r2
 8003478:	18ed      	addgt	r5, r5, r3
 800347a:	2600      	movs	r6, #0
 800347c:	341a      	adds	r4, #26
 800347e:	42b5      	cmp	r5, r6
 8003480:	d11a      	bne.n	80034b8 <_printf_common+0xc8>
 8003482:	2000      	movs	r0, #0
 8003484:	e008      	b.n	8003498 <_printf_common+0xa8>
 8003486:	2301      	movs	r3, #1
 8003488:	4652      	mov	r2, sl
 800348a:	4641      	mov	r1, r8
 800348c:	4638      	mov	r0, r7
 800348e:	47c8      	blx	r9
 8003490:	3001      	adds	r0, #1
 8003492:	d103      	bne.n	800349c <_printf_common+0xac>
 8003494:	f04f 30ff 	mov.w	r0, #4294967295
 8003498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800349c:	3501      	adds	r5, #1
 800349e:	e7c6      	b.n	800342e <_printf_common+0x3e>
 80034a0:	18e1      	adds	r1, r4, r3
 80034a2:	1c5a      	adds	r2, r3, #1
 80034a4:	2030      	movs	r0, #48	@ 0x30
 80034a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80034aa:	4422      	add	r2, r4
 80034ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80034b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80034b4:	3302      	adds	r3, #2
 80034b6:	e7c7      	b.n	8003448 <_printf_common+0x58>
 80034b8:	2301      	movs	r3, #1
 80034ba:	4622      	mov	r2, r4
 80034bc:	4641      	mov	r1, r8
 80034be:	4638      	mov	r0, r7
 80034c0:	47c8      	blx	r9
 80034c2:	3001      	adds	r0, #1
 80034c4:	d0e6      	beq.n	8003494 <_printf_common+0xa4>
 80034c6:	3601      	adds	r6, #1
 80034c8:	e7d9      	b.n	800347e <_printf_common+0x8e>
	...

080034cc <_printf_i>:
 80034cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034d0:	7e0f      	ldrb	r7, [r1, #24]
 80034d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80034d4:	2f78      	cmp	r7, #120	@ 0x78
 80034d6:	4691      	mov	r9, r2
 80034d8:	4680      	mov	r8, r0
 80034da:	460c      	mov	r4, r1
 80034dc:	469a      	mov	sl, r3
 80034de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80034e2:	d807      	bhi.n	80034f4 <_printf_i+0x28>
 80034e4:	2f62      	cmp	r7, #98	@ 0x62
 80034e6:	d80a      	bhi.n	80034fe <_printf_i+0x32>
 80034e8:	2f00      	cmp	r7, #0
 80034ea:	f000 80d1 	beq.w	8003690 <_printf_i+0x1c4>
 80034ee:	2f58      	cmp	r7, #88	@ 0x58
 80034f0:	f000 80b8 	beq.w	8003664 <_printf_i+0x198>
 80034f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80034f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80034fc:	e03a      	b.n	8003574 <_printf_i+0xa8>
 80034fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003502:	2b15      	cmp	r3, #21
 8003504:	d8f6      	bhi.n	80034f4 <_printf_i+0x28>
 8003506:	a101      	add	r1, pc, #4	@ (adr r1, 800350c <_printf_i+0x40>)
 8003508:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800350c:	08003565 	.word	0x08003565
 8003510:	08003579 	.word	0x08003579
 8003514:	080034f5 	.word	0x080034f5
 8003518:	080034f5 	.word	0x080034f5
 800351c:	080034f5 	.word	0x080034f5
 8003520:	080034f5 	.word	0x080034f5
 8003524:	08003579 	.word	0x08003579
 8003528:	080034f5 	.word	0x080034f5
 800352c:	080034f5 	.word	0x080034f5
 8003530:	080034f5 	.word	0x080034f5
 8003534:	080034f5 	.word	0x080034f5
 8003538:	08003677 	.word	0x08003677
 800353c:	080035a3 	.word	0x080035a3
 8003540:	08003631 	.word	0x08003631
 8003544:	080034f5 	.word	0x080034f5
 8003548:	080034f5 	.word	0x080034f5
 800354c:	08003699 	.word	0x08003699
 8003550:	080034f5 	.word	0x080034f5
 8003554:	080035a3 	.word	0x080035a3
 8003558:	080034f5 	.word	0x080034f5
 800355c:	080034f5 	.word	0x080034f5
 8003560:	08003639 	.word	0x08003639
 8003564:	6833      	ldr	r3, [r6, #0]
 8003566:	1d1a      	adds	r2, r3, #4
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6032      	str	r2, [r6, #0]
 800356c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003570:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003574:	2301      	movs	r3, #1
 8003576:	e09c      	b.n	80036b2 <_printf_i+0x1e6>
 8003578:	6833      	ldr	r3, [r6, #0]
 800357a:	6820      	ldr	r0, [r4, #0]
 800357c:	1d19      	adds	r1, r3, #4
 800357e:	6031      	str	r1, [r6, #0]
 8003580:	0606      	lsls	r6, r0, #24
 8003582:	d501      	bpl.n	8003588 <_printf_i+0xbc>
 8003584:	681d      	ldr	r5, [r3, #0]
 8003586:	e003      	b.n	8003590 <_printf_i+0xc4>
 8003588:	0645      	lsls	r5, r0, #25
 800358a:	d5fb      	bpl.n	8003584 <_printf_i+0xb8>
 800358c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003590:	2d00      	cmp	r5, #0
 8003592:	da03      	bge.n	800359c <_printf_i+0xd0>
 8003594:	232d      	movs	r3, #45	@ 0x2d
 8003596:	426d      	negs	r5, r5
 8003598:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800359c:	4858      	ldr	r0, [pc, #352]	@ (8003700 <_printf_i+0x234>)
 800359e:	230a      	movs	r3, #10
 80035a0:	e011      	b.n	80035c6 <_printf_i+0xfa>
 80035a2:	6821      	ldr	r1, [r4, #0]
 80035a4:	6833      	ldr	r3, [r6, #0]
 80035a6:	0608      	lsls	r0, r1, #24
 80035a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80035ac:	d402      	bmi.n	80035b4 <_printf_i+0xe8>
 80035ae:	0649      	lsls	r1, r1, #25
 80035b0:	bf48      	it	mi
 80035b2:	b2ad      	uxthmi	r5, r5
 80035b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80035b6:	4852      	ldr	r0, [pc, #328]	@ (8003700 <_printf_i+0x234>)
 80035b8:	6033      	str	r3, [r6, #0]
 80035ba:	bf14      	ite	ne
 80035bc:	230a      	movne	r3, #10
 80035be:	2308      	moveq	r3, #8
 80035c0:	2100      	movs	r1, #0
 80035c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80035c6:	6866      	ldr	r6, [r4, #4]
 80035c8:	60a6      	str	r6, [r4, #8]
 80035ca:	2e00      	cmp	r6, #0
 80035cc:	db05      	blt.n	80035da <_printf_i+0x10e>
 80035ce:	6821      	ldr	r1, [r4, #0]
 80035d0:	432e      	orrs	r6, r5
 80035d2:	f021 0104 	bic.w	r1, r1, #4
 80035d6:	6021      	str	r1, [r4, #0]
 80035d8:	d04b      	beq.n	8003672 <_printf_i+0x1a6>
 80035da:	4616      	mov	r6, r2
 80035dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80035e0:	fb03 5711 	mls	r7, r3, r1, r5
 80035e4:	5dc7      	ldrb	r7, [r0, r7]
 80035e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80035ea:	462f      	mov	r7, r5
 80035ec:	42bb      	cmp	r3, r7
 80035ee:	460d      	mov	r5, r1
 80035f0:	d9f4      	bls.n	80035dc <_printf_i+0x110>
 80035f2:	2b08      	cmp	r3, #8
 80035f4:	d10b      	bne.n	800360e <_printf_i+0x142>
 80035f6:	6823      	ldr	r3, [r4, #0]
 80035f8:	07df      	lsls	r7, r3, #31
 80035fa:	d508      	bpl.n	800360e <_printf_i+0x142>
 80035fc:	6923      	ldr	r3, [r4, #16]
 80035fe:	6861      	ldr	r1, [r4, #4]
 8003600:	4299      	cmp	r1, r3
 8003602:	bfde      	ittt	le
 8003604:	2330      	movle	r3, #48	@ 0x30
 8003606:	f806 3c01 	strble.w	r3, [r6, #-1]
 800360a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800360e:	1b92      	subs	r2, r2, r6
 8003610:	6122      	str	r2, [r4, #16]
 8003612:	f8cd a000 	str.w	sl, [sp]
 8003616:	464b      	mov	r3, r9
 8003618:	aa03      	add	r2, sp, #12
 800361a:	4621      	mov	r1, r4
 800361c:	4640      	mov	r0, r8
 800361e:	f7ff fee7 	bl	80033f0 <_printf_common>
 8003622:	3001      	adds	r0, #1
 8003624:	d14a      	bne.n	80036bc <_printf_i+0x1f0>
 8003626:	f04f 30ff 	mov.w	r0, #4294967295
 800362a:	b004      	add	sp, #16
 800362c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003630:	6823      	ldr	r3, [r4, #0]
 8003632:	f043 0320 	orr.w	r3, r3, #32
 8003636:	6023      	str	r3, [r4, #0]
 8003638:	4832      	ldr	r0, [pc, #200]	@ (8003704 <_printf_i+0x238>)
 800363a:	2778      	movs	r7, #120	@ 0x78
 800363c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003640:	6823      	ldr	r3, [r4, #0]
 8003642:	6831      	ldr	r1, [r6, #0]
 8003644:	061f      	lsls	r7, r3, #24
 8003646:	f851 5b04 	ldr.w	r5, [r1], #4
 800364a:	d402      	bmi.n	8003652 <_printf_i+0x186>
 800364c:	065f      	lsls	r7, r3, #25
 800364e:	bf48      	it	mi
 8003650:	b2ad      	uxthmi	r5, r5
 8003652:	6031      	str	r1, [r6, #0]
 8003654:	07d9      	lsls	r1, r3, #31
 8003656:	bf44      	itt	mi
 8003658:	f043 0320 	orrmi.w	r3, r3, #32
 800365c:	6023      	strmi	r3, [r4, #0]
 800365e:	b11d      	cbz	r5, 8003668 <_printf_i+0x19c>
 8003660:	2310      	movs	r3, #16
 8003662:	e7ad      	b.n	80035c0 <_printf_i+0xf4>
 8003664:	4826      	ldr	r0, [pc, #152]	@ (8003700 <_printf_i+0x234>)
 8003666:	e7e9      	b.n	800363c <_printf_i+0x170>
 8003668:	6823      	ldr	r3, [r4, #0]
 800366a:	f023 0320 	bic.w	r3, r3, #32
 800366e:	6023      	str	r3, [r4, #0]
 8003670:	e7f6      	b.n	8003660 <_printf_i+0x194>
 8003672:	4616      	mov	r6, r2
 8003674:	e7bd      	b.n	80035f2 <_printf_i+0x126>
 8003676:	6833      	ldr	r3, [r6, #0]
 8003678:	6825      	ldr	r5, [r4, #0]
 800367a:	6961      	ldr	r1, [r4, #20]
 800367c:	1d18      	adds	r0, r3, #4
 800367e:	6030      	str	r0, [r6, #0]
 8003680:	062e      	lsls	r6, r5, #24
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	d501      	bpl.n	800368a <_printf_i+0x1be>
 8003686:	6019      	str	r1, [r3, #0]
 8003688:	e002      	b.n	8003690 <_printf_i+0x1c4>
 800368a:	0668      	lsls	r0, r5, #25
 800368c:	d5fb      	bpl.n	8003686 <_printf_i+0x1ba>
 800368e:	8019      	strh	r1, [r3, #0]
 8003690:	2300      	movs	r3, #0
 8003692:	6123      	str	r3, [r4, #16]
 8003694:	4616      	mov	r6, r2
 8003696:	e7bc      	b.n	8003612 <_printf_i+0x146>
 8003698:	6833      	ldr	r3, [r6, #0]
 800369a:	1d1a      	adds	r2, r3, #4
 800369c:	6032      	str	r2, [r6, #0]
 800369e:	681e      	ldr	r6, [r3, #0]
 80036a0:	6862      	ldr	r2, [r4, #4]
 80036a2:	2100      	movs	r1, #0
 80036a4:	4630      	mov	r0, r6
 80036a6:	f7fc fd93 	bl	80001d0 <memchr>
 80036aa:	b108      	cbz	r0, 80036b0 <_printf_i+0x1e4>
 80036ac:	1b80      	subs	r0, r0, r6
 80036ae:	6060      	str	r0, [r4, #4]
 80036b0:	6863      	ldr	r3, [r4, #4]
 80036b2:	6123      	str	r3, [r4, #16]
 80036b4:	2300      	movs	r3, #0
 80036b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036ba:	e7aa      	b.n	8003612 <_printf_i+0x146>
 80036bc:	6923      	ldr	r3, [r4, #16]
 80036be:	4632      	mov	r2, r6
 80036c0:	4649      	mov	r1, r9
 80036c2:	4640      	mov	r0, r8
 80036c4:	47d0      	blx	sl
 80036c6:	3001      	adds	r0, #1
 80036c8:	d0ad      	beq.n	8003626 <_printf_i+0x15a>
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	079b      	lsls	r3, r3, #30
 80036ce:	d413      	bmi.n	80036f8 <_printf_i+0x22c>
 80036d0:	68e0      	ldr	r0, [r4, #12]
 80036d2:	9b03      	ldr	r3, [sp, #12]
 80036d4:	4298      	cmp	r0, r3
 80036d6:	bfb8      	it	lt
 80036d8:	4618      	movlt	r0, r3
 80036da:	e7a6      	b.n	800362a <_printf_i+0x15e>
 80036dc:	2301      	movs	r3, #1
 80036de:	4632      	mov	r2, r6
 80036e0:	4649      	mov	r1, r9
 80036e2:	4640      	mov	r0, r8
 80036e4:	47d0      	blx	sl
 80036e6:	3001      	adds	r0, #1
 80036e8:	d09d      	beq.n	8003626 <_printf_i+0x15a>
 80036ea:	3501      	adds	r5, #1
 80036ec:	68e3      	ldr	r3, [r4, #12]
 80036ee:	9903      	ldr	r1, [sp, #12]
 80036f0:	1a5b      	subs	r3, r3, r1
 80036f2:	42ab      	cmp	r3, r5
 80036f4:	dcf2      	bgt.n	80036dc <_printf_i+0x210>
 80036f6:	e7eb      	b.n	80036d0 <_printf_i+0x204>
 80036f8:	2500      	movs	r5, #0
 80036fa:	f104 0619 	add.w	r6, r4, #25
 80036fe:	e7f5      	b.n	80036ec <_printf_i+0x220>
 8003700:	080038f9 	.word	0x080038f9
 8003704:	0800390a 	.word	0x0800390a

08003708 <memmove>:
 8003708:	4288      	cmp	r0, r1
 800370a:	b510      	push	{r4, lr}
 800370c:	eb01 0402 	add.w	r4, r1, r2
 8003710:	d902      	bls.n	8003718 <memmove+0x10>
 8003712:	4284      	cmp	r4, r0
 8003714:	4623      	mov	r3, r4
 8003716:	d807      	bhi.n	8003728 <memmove+0x20>
 8003718:	1e43      	subs	r3, r0, #1
 800371a:	42a1      	cmp	r1, r4
 800371c:	d008      	beq.n	8003730 <memmove+0x28>
 800371e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003722:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003726:	e7f8      	b.n	800371a <memmove+0x12>
 8003728:	4402      	add	r2, r0
 800372a:	4601      	mov	r1, r0
 800372c:	428a      	cmp	r2, r1
 800372e:	d100      	bne.n	8003732 <memmove+0x2a>
 8003730:	bd10      	pop	{r4, pc}
 8003732:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003736:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800373a:	e7f7      	b.n	800372c <memmove+0x24>

0800373c <_sbrk_r>:
 800373c:	b538      	push	{r3, r4, r5, lr}
 800373e:	4d06      	ldr	r5, [pc, #24]	@ (8003758 <_sbrk_r+0x1c>)
 8003740:	2300      	movs	r3, #0
 8003742:	4604      	mov	r4, r0
 8003744:	4608      	mov	r0, r1
 8003746:	602b      	str	r3, [r5, #0]
 8003748:	f7fc ff9a 	bl	8000680 <_sbrk>
 800374c:	1c43      	adds	r3, r0, #1
 800374e:	d102      	bne.n	8003756 <_sbrk_r+0x1a>
 8003750:	682b      	ldr	r3, [r5, #0]
 8003752:	b103      	cbz	r3, 8003756 <_sbrk_r+0x1a>
 8003754:	6023      	str	r3, [r4, #0]
 8003756:	bd38      	pop	{r3, r4, r5, pc}
 8003758:	20001128 	.word	0x20001128

0800375c <_realloc_r>:
 800375c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003760:	4607      	mov	r7, r0
 8003762:	4614      	mov	r4, r2
 8003764:	460d      	mov	r5, r1
 8003766:	b921      	cbnz	r1, 8003772 <_realloc_r+0x16>
 8003768:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800376c:	4611      	mov	r1, r2
 800376e:	f7ff bc5b 	b.w	8003028 <_malloc_r>
 8003772:	b92a      	cbnz	r2, 8003780 <_realloc_r+0x24>
 8003774:	f7ff fbec 	bl	8002f50 <_free_r>
 8003778:	4625      	mov	r5, r4
 800377a:	4628      	mov	r0, r5
 800377c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003780:	f000 f81a 	bl	80037b8 <_malloc_usable_size_r>
 8003784:	4284      	cmp	r4, r0
 8003786:	4606      	mov	r6, r0
 8003788:	d802      	bhi.n	8003790 <_realloc_r+0x34>
 800378a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800378e:	d8f4      	bhi.n	800377a <_realloc_r+0x1e>
 8003790:	4621      	mov	r1, r4
 8003792:	4638      	mov	r0, r7
 8003794:	f7ff fc48 	bl	8003028 <_malloc_r>
 8003798:	4680      	mov	r8, r0
 800379a:	b908      	cbnz	r0, 80037a0 <_realloc_r+0x44>
 800379c:	4645      	mov	r5, r8
 800379e:	e7ec      	b.n	800377a <_realloc_r+0x1e>
 80037a0:	42b4      	cmp	r4, r6
 80037a2:	4622      	mov	r2, r4
 80037a4:	4629      	mov	r1, r5
 80037a6:	bf28      	it	cs
 80037a8:	4632      	movcs	r2, r6
 80037aa:	f7ff fbc3 	bl	8002f34 <memcpy>
 80037ae:	4629      	mov	r1, r5
 80037b0:	4638      	mov	r0, r7
 80037b2:	f7ff fbcd 	bl	8002f50 <_free_r>
 80037b6:	e7f1      	b.n	800379c <_realloc_r+0x40>

080037b8 <_malloc_usable_size_r>:
 80037b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037bc:	1f18      	subs	r0, r3, #4
 80037be:	2b00      	cmp	r3, #0
 80037c0:	bfbc      	itt	lt
 80037c2:	580b      	ldrlt	r3, [r1, r0]
 80037c4:	18c0      	addlt	r0, r0, r3
 80037c6:	4770      	bx	lr

080037c8 <_init>:
 80037c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ca:	bf00      	nop
 80037cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ce:	bc08      	pop	{r3}
 80037d0:	469e      	mov	lr, r3
 80037d2:	4770      	bx	lr

080037d4 <_fini>:
 80037d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037d6:	bf00      	nop
 80037d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037da:	bc08      	pop	{r3}
 80037dc:	469e      	mov	lr, r3
 80037de:	4770      	bx	lr
