
Modify Interrupt Trigger Edge Selection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000038c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000514  08000514  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000514  08000514  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000514  08000514  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000514  08000514  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000514  08000514  00001514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000518  08000518  00001518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  0800051c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002004  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001510  00000000  00000000  0000202e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000552  00000000  00000000  0000353e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000f8  00000000  00000000  00003a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000a2  00000000  00000000  00003b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001915e  00000000  00000000  00003c2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001c11  00000000  00000000  0001cd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008be22  00000000  00000000  0001e999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000aa7bb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000244  00000000  00000000  000aa800  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000aaa44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000083  00000000  00000000  000aaa69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080004fc 	.word	0x080004fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080004fc 	.word	0x080004fc

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4906      	ldr	r1, [pc, #24]	@ (80001fc <__NVIC_EnableIRQ+0x34>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	bc80      	pop	{r7}
 80001fa:	4770      	bx	lr
 80001fc:	e000e100 	.word	0xe000e100

08000200 <extint_init>:


#include"my_led.h"
volatile int ext_flag=0;
void extint_init(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
    // 1. Enable AHB1 clock for GPIOA
    //    Without enabling the clock, GPIOA registers cannot be accessed
    RCC->AHB1ENR |= BV(0);
 8000204:	4b17      	ldr	r3, [pc, #92]	@ (8000264 <extint_init+0x64>)
 8000206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000208:	4a16      	ldr	r2, [pc, #88]	@ (8000264 <extint_init+0x64>)
 800020a:	f043 0301 	orr.w	r3, r3, #1
 800020e:	6313      	str	r3, [r2, #48]	@ 0x30

    // 2. Configure PA0 as input mode
    //    MODER0[1:0] = 00 → Input mode
    GPIOA->MODER &= ~(BV(0) | BV(1));
 8000210:	4b15      	ldr	r3, [pc, #84]	@ (8000268 <extint_init+0x68>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a14      	ldr	r2, [pc, #80]	@ (8000268 <extint_init+0x68>)
 8000216:	f023 0303 	bic.w	r3, r3, #3
 800021a:	6013      	str	r3, [r2, #0]

    // 3. Disable internal pull-up / pull-down on PA0
    //    External pull-down is already present on the board (USER button)
    GPIOA->PUPDR &= ~(BV(0) | BV(1));
 800021c:	4b12      	ldr	r3, [pc, #72]	@ (8000268 <extint_init+0x68>)
 800021e:	68db      	ldr	r3, [r3, #12]
 8000220:	4a11      	ldr	r2, [pc, #68]	@ (8000268 <extint_init+0x68>)
 8000222:	f023 0303 	bic.w	r3, r3, #3
 8000226:	60d3      	str	r3, [r2, #12]

    // 4. Map PA0 to EXTI line 0 using SYSCFG
    //    EXTICR[0] controls EXTI0–EXTI3
    //    Clearing bits selects Port A for EXTI0
    SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 8000228:	4b10      	ldr	r3, [pc, #64]	@ (800026c <extint_init+0x6c>)
 800022a:	689b      	ldr	r3, [r3, #8]
 800022c:	4a0f      	ldr	r2, [pc, #60]	@ (800026c <extint_init+0x6c>)
 800022e:	f023 030f 	bic.w	r3, r3, #15
 8000232:	6093      	str	r3, [r2, #8]

    // 5. Configure EXTI line 0
    //    Unmask EXTI0 interrupt
    EXTI->IMR |= BV(0);
 8000234:	4b0e      	ldr	r3, [pc, #56]	@ (8000270 <extint_init+0x70>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a0d      	ldr	r2, [pc, #52]	@ (8000270 <extint_init+0x70>)
 800023a:	f043 0301 	orr.w	r3, r3, #1
 800023e:	6013      	str	r3, [r2, #0]

    //    Enable rising-edge trigger on EXTI0
    //    PA0 goes LOW → HIGH when USER button is pressed
    EXTI->RTSR |= (1<<0);
 8000240:	4b0b      	ldr	r3, [pc, #44]	@ (8000270 <extint_init+0x70>)
 8000242:	689b      	ldr	r3, [r3, #8]
 8000244:	4a0a      	ldr	r2, [pc, #40]	@ (8000270 <extint_init+0x70>)
 8000246:	f043 0301 	orr.w	r3, r3, #1
 800024a:	6093      	str	r3, [r2, #8]
    EXTI->FTSR &= ~(1<<0);
 800024c:	4b08      	ldr	r3, [pc, #32]	@ (8000270 <extint_init+0x70>)
 800024e:	68db      	ldr	r3, [r3, #12]
 8000250:	4a07      	ldr	r2, [pc, #28]	@ (8000270 <extint_init+0x70>)
 8000252:	f023 0301 	bic.w	r3, r3, #1
 8000256:	60d3      	str	r3, [r2, #12]

    // 6. Enable EXTI0 interrupt in NVIC
    //    Allows the Cortex-M3 core to accept EXTI0 interrupts
    NVIC_EnableIRQ(EXTI0_IRQn);
 8000258:	2006      	movs	r0, #6
 800025a:	f7ff ffb5 	bl	80001c8 <__NVIC_EnableIRQ>
}
 800025e:	bf00      	nop
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40023800 	.word	0x40023800
 8000268:	40020000 	.word	0x40020000
 800026c:	40013800 	.word	0x40013800
 8000270:	40013c00 	.word	0x40013c00

08000274 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0
    // 1. Clear the pending interrupt flag for EXTI line 0
    //    This acknowledges the interrupt to the EXTI controller.
    //    If not cleared, the ISR will be called repeatedly.
    EXTI->PR |= BV(0);
 8000278:	4b06      	ldr	r3, [pc, #24]	@ (8000294 <EXTI0_IRQHandler+0x20>)
 800027a:	695b      	ldr	r3, [r3, #20]
 800027c:	4a05      	ldr	r2, [pc, #20]	@ (8000294 <EXTI0_IRQHandler+0x20>)
 800027e:	f043 0301 	orr.w	r3, r3, #1
 8000282:	6153      	str	r3, [r2, #20]

    // 2. Perform the required action for the interrupt
    //    Toggle LED connected to pin 14 (e.g., PD14 on STM32F407)
    //    Keep ISR short and non-blocking.
    //    led_toggle(14);
    ext_flag=1;
 8000284:	4b04      	ldr	r3, [pc, #16]	@ (8000298 <EXTI0_IRQHandler+0x24>)
 8000286:	2201      	movs	r2, #1
 8000288:	601a      	str	r2, [r3, #0]
}
 800028a:	bf00      	nop
 800028c:	46bd      	mov	sp, r7
 800028e:	bc80      	pop	{r7}
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	40013c00 	.word	0x40013c00
 8000298:	20000020 	.word	0x20000020

0800029c <DelayMs>:

void SwDelayMs(uint32_t ms);

uint32_t DWT_Init(void);

static inline void DelayMs(volatile uint32_t ms) {
 800029c:	b480      	push	{r7}
 800029e:	b085      	sub	sp, #20
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80002a4:	4b0e      	ldr	r3, [pc, #56]	@ (80002e0 <DelayMs+0x44>)
 80002a6:	685b      	ldr	r3, [r3, #4]
 80002a8:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80002aa:	4b0e      	ldr	r3, [pc, #56]	@ (80002e4 <DelayMs+0x48>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4a0e      	ldr	r2, [pc, #56]	@ (80002e8 <DelayMs+0x4c>)
 80002b0:	fba2 2303 	umull	r2, r3, r2, r3
 80002b4:	099b      	lsrs	r3, r3, #6
 80002b6:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	68ba      	ldr	r2, [r7, #8]
 80002bc:	fb02 f303 	mul.w	r3, r2, r3
 80002c0:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80002c2:	bf00      	nop
 80002c4:	4b06      	ldr	r3, [pc, #24]	@ (80002e0 <DelayMs+0x44>)
 80002c6:	685a      	ldr	r2, [r3, #4]
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	1ad2      	subs	r2, r2, r3
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	429a      	cmp	r2, r3
 80002d0:	d3f8      	bcc.n	80002c4 <DelayMs+0x28>
}
 80002d2:	bf00      	nop
 80002d4:	bf00      	nop
 80002d6:	3714      	adds	r7, #20
 80002d8:	46bd      	mov	sp, r7
 80002da:	bc80      	pop	{r7}
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	e0001000 	.word	0xe0001000
 80002e4:	20000000 	.word	0x20000000
 80002e8:	10624dd3 	.word	0x10624dd3

080002ec <main>:



extern volatile int ext_flag;
int main(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
	led_init();
 80002f0:	f000 f818 	bl	8000324 <led_init>
	extint_init();
 80002f4:	f7ff ff84 	bl	8000200 <extint_init>
	{
//		led_on(12);
//		DelayMs(200);
//		led_off(12);
//		DelayMs(200);
		if(ext_flag == 1)
 80002f8:	4b09      	ldr	r3, [pc, #36]	@ (8000320 <main+0x34>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	2b01      	cmp	r3, #1
 80002fe:	d10b      	bne.n	8000318 <main+0x2c>
		{
			led_on(12);
 8000300:	200c      	movs	r0, #12
 8000302:	f000 f849 	bl	8000398 <led_on>
			DelayMs(200);
 8000306:	20c8      	movs	r0, #200	@ 0xc8
 8000308:	f7ff ffc8 	bl	800029c <DelayMs>
			led_off(12);
 800030c:	200c      	movs	r0, #12
 800030e:	f000 f859 	bl	80003c4 <led_off>
			DelayMs(200);
 8000312:	20c8      	movs	r0, #200	@ 0xc8
 8000314:	f7ff ffc2 	bl	800029c <DelayMs>
		}
		ext_flag=0;
 8000318:	4b01      	ldr	r3, [pc, #4]	@ (8000320 <main+0x34>)
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
		if(ext_flag == 1)
 800031e:	e7eb      	b.n	80002f8 <main+0xc>
 8000320:	20000020 	.word	0x20000020

08000324 <led_init>:
 */

#include "my_led.h"

void led_init(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
	//0. enable clock for GPIOD in AHB1
	RCC->AHB1ENR |= BV(3);
 8000328:	4b19      	ldr	r3, [pc, #100]	@ (8000390 <led_init+0x6c>)
 800032a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800032c:	4a18      	ldr	r2, [pc, #96]	@ (8000390 <led_init+0x6c>)
 800032e:	f043 0308 	orr.w	r3, r3, #8
 8000332:	6313      	str	r3, [r2, #48]	@ 0x30
	//1. select mode as output
	LED_PORT->MODER &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000334:	4b17      	ldr	r3, [pc, #92]	@ (8000394 <led_init+0x70>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4a16      	ldr	r2, [pc, #88]	@ (8000394 <led_init+0x70>)
 800033a:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 800033e:	6013      	str	r3, [r2, #0]
	LED_PORT->MODER |= BV(24) | BV(26) | BV(28) | BV(30);
 8000340:	4b14      	ldr	r3, [pc, #80]	@ (8000394 <led_init+0x70>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a13      	ldr	r2, [pc, #76]	@ (8000394 <led_init+0x70>)
 8000346:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 800034a:	6013      	str	r3, [r2, #0]
	//2. select type as push pull
	LED_PORT->OTYPER &= ~(BV(12) | BV(13) | BV(14) | BV(15));
 800034c:	4b11      	ldr	r3, [pc, #68]	@ (8000394 <led_init+0x70>)
 800034e:	685b      	ldr	r3, [r3, #4]
 8000350:	4a10      	ldr	r2, [pc, #64]	@ (8000394 <led_init+0x70>)
 8000352:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000356:	6053      	str	r3, [r2, #4]
	//3. select speed as low
	LED_PORT->OSPEEDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000358:	4b0e      	ldr	r3, [pc, #56]	@ (8000394 <led_init+0x70>)
 800035a:	689b      	ldr	r3, [r3, #8]
 800035c:	4a0d      	ldr	r2, [pc, #52]	@ (8000394 <led_init+0x70>)
 800035e:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 8000362:	6093      	str	r3, [r2, #8]
	GPIOD->OSPEEDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 8000364:	4b0b      	ldr	r3, [pc, #44]	@ (8000394 <led_init+0x70>)
 8000366:	689b      	ldr	r3, [r3, #8]
 8000368:	4a0a      	ldr	r2, [pc, #40]	@ (8000394 <led_init+0x70>)
 800036a:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 800036e:	6093      	str	r3, [r2, #8]
	//4. select pull up/down as no
	LED_PORT->PUPDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000370:	4b08      	ldr	r3, [pc, #32]	@ (8000394 <led_init+0x70>)
 8000372:	68db      	ldr	r3, [r3, #12]
 8000374:	4a07      	ldr	r2, [pc, #28]	@ (8000394 <led_init+0x70>)
 8000376:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 800037a:	60d3      	str	r3, [r2, #12]
	LED_PORT->PUPDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 800037c:	4b05      	ldr	r3, [pc, #20]	@ (8000394 <led_init+0x70>)
 800037e:	68db      	ldr	r3, [r3, #12]
 8000380:	4a04      	ldr	r2, [pc, #16]	@ (8000394 <led_init+0x70>)
 8000382:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 8000386:	60d3      	str	r3, [r2, #12]
}
 8000388:	bf00      	nop
 800038a:	46bd      	mov	sp, r7
 800038c:	bc80      	pop	{r7}
 800038e:	4770      	bx	lr
 8000390:	40023800 	.word	0x40023800
 8000394:	40020c00 	.word	0x40020c00

08000398 <led_on>:
void led_on(uint8_t pin)
{
 8000398:	b480      	push	{r7}
 800039a:	b083      	sub	sp, #12
 800039c:	af00      	add	r7, sp, #0
 800039e:	4603      	mov	r3, r0
 80003a0:	71fb      	strb	r3, [r7, #7]
	LED_PORT->ODR |= BV(pin);
 80003a2:	4b07      	ldr	r3, [pc, #28]	@ (80003c0 <led_on+0x28>)
 80003a4:	695b      	ldr	r3, [r3, #20]
 80003a6:	79fa      	ldrb	r2, [r7, #7]
 80003a8:	2101      	movs	r1, #1
 80003aa:	fa01 f202 	lsl.w	r2, r1, r2
 80003ae:	4611      	mov	r1, r2
 80003b0:	4a03      	ldr	r2, [pc, #12]	@ (80003c0 <led_on+0x28>)
 80003b2:	430b      	orrs	r3, r1
 80003b4:	6153      	str	r3, [r2, #20]
}
 80003b6:	bf00      	nop
 80003b8:	370c      	adds	r7, #12
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bc80      	pop	{r7}
 80003be:	4770      	bx	lr
 80003c0:	40020c00 	.word	0x40020c00

080003c4 <led_off>:
void led_off(uint8_t pin)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b083      	sub	sp, #12
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	4603      	mov	r3, r0
 80003cc:	71fb      	strb	r3, [r7, #7]
	LED_PORT->ODR &= ~BV(pin);
 80003ce:	4b08      	ldr	r3, [pc, #32]	@ (80003f0 <led_off+0x2c>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	79fa      	ldrb	r2, [r7, #7]
 80003d4:	2101      	movs	r1, #1
 80003d6:	fa01 f202 	lsl.w	r2, r1, r2
 80003da:	43d2      	mvns	r2, r2
 80003dc:	4611      	mov	r1, r2
 80003de:	4a04      	ldr	r2, [pc, #16]	@ (80003f0 <led_off+0x2c>)
 80003e0:	400b      	ands	r3, r1
 80003e2:	6153      	str	r3, [r2, #20]
}
 80003e4:	bf00      	nop
 80003e6:	370c      	adds	r7, #12
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bc80      	pop	{r7}
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop
 80003f0:	40020c00 	.word	0x40020c00

080003f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 80003f8:	f000 f802 	bl	8000400 <DWT_Init>
}
 80003fc:	bf00      	nop
 80003fe:	bd80      	pop	{r7, pc}

08000400 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000404:	4b14      	ldr	r3, [pc, #80]	@ (8000458 <DWT_Init+0x58>)
 8000406:	68db      	ldr	r3, [r3, #12]
 8000408:	4a13      	ldr	r2, [pc, #76]	@ (8000458 <DWT_Init+0x58>)
 800040a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800040e:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000410:	4b11      	ldr	r3, [pc, #68]	@ (8000458 <DWT_Init+0x58>)
 8000412:	68db      	ldr	r3, [r3, #12]
 8000414:	4a10      	ldr	r2, [pc, #64]	@ (8000458 <DWT_Init+0x58>)
 8000416:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800041a:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800041c:	4b0f      	ldr	r3, [pc, #60]	@ (800045c <DWT_Init+0x5c>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a0e      	ldr	r2, [pc, #56]	@ (800045c <DWT_Init+0x5c>)
 8000422:	f023 0301 	bic.w	r3, r3, #1
 8000426:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000428:	4b0c      	ldr	r3, [pc, #48]	@ (800045c <DWT_Init+0x5c>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a0b      	ldr	r2, [pc, #44]	@ (800045c <DWT_Init+0x5c>)
 800042e:	f043 0301 	orr.w	r3, r3, #1
 8000432:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000434:	4b09      	ldr	r3, [pc, #36]	@ (800045c <DWT_Init+0x5c>)
 8000436:	2200      	movs	r2, #0
 8000438:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800043a:	bf00      	nop
    __ASM volatile ("NOP");
 800043c:	bf00      	nop
    __ASM volatile ("NOP");
 800043e:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000440:	4b06      	ldr	r3, [pc, #24]	@ (800045c <DWT_Init+0x5c>)
 8000442:	685b      	ldr	r3, [r3, #4]
 8000444:	2b00      	cmp	r3, #0
 8000446:	bf0c      	ite	eq
 8000448:	2301      	moveq	r3, #1
 800044a:	2300      	movne	r3, #0
 800044c:	b2db      	uxtb	r3, r3
}
 800044e:	4618      	mov	r0, r3
 8000450:	46bd      	mov	sp, r7
 8000452:	bc80      	pop	{r7}
 8000454:	4770      	bx	lr
 8000456:	bf00      	nop
 8000458:	e000edf0 	.word	0xe000edf0
 800045c:	e0001000 	.word	0xe0001000

08000460 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000460:	480d      	ldr	r0, [pc, #52]	@ (8000498 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000462:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000464:	f7ff ffc6 	bl	80003f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000468:	480c      	ldr	r0, [pc, #48]	@ (800049c <LoopForever+0x6>)
  ldr r1, =_edata
 800046a:	490d      	ldr	r1, [pc, #52]	@ (80004a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800046c:	4a0d      	ldr	r2, [pc, #52]	@ (80004a4 <LoopForever+0xe>)
  movs r3, #0
 800046e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000470:	e002      	b.n	8000478 <LoopCopyDataInit>

08000472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000476:	3304      	adds	r3, #4

08000478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800047a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800047c:	d3f9      	bcc.n	8000472 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800047e:	4a0a      	ldr	r2, [pc, #40]	@ (80004a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000480:	4c0a      	ldr	r4, [pc, #40]	@ (80004ac <LoopForever+0x16>)
  movs r3, #0
 8000482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000484:	e001      	b.n	800048a <LoopFillZerobss>

08000486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000488:	3204      	adds	r2, #4

0800048a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800048a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800048c:	d3fb      	bcc.n	8000486 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800048e:	f000 f811 	bl	80004b4 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000492:	f7ff ff2b 	bl	80002ec <main>

08000496 <LoopForever>:

LoopForever:
  b LoopForever
 8000496:	e7fe      	b.n	8000496 <LoopForever>
  ldr   r0, =_estack
 8000498:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800049c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80004a4:	0800051c 	.word	0x0800051c
  ldr r2, =_sbss
 80004a8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80004ac:	20000024 	.word	0x20000024

080004b0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004b0:	e7fe      	b.n	80004b0 <ADC_IRQHandler>
	...

080004b4 <__libc_init_array>:
 80004b4:	b570      	push	{r4, r5, r6, lr}
 80004b6:	4d0d      	ldr	r5, [pc, #52]	@ (80004ec <__libc_init_array+0x38>)
 80004b8:	4c0d      	ldr	r4, [pc, #52]	@ (80004f0 <__libc_init_array+0x3c>)
 80004ba:	1b64      	subs	r4, r4, r5
 80004bc:	10a4      	asrs	r4, r4, #2
 80004be:	2600      	movs	r6, #0
 80004c0:	42a6      	cmp	r6, r4
 80004c2:	d109      	bne.n	80004d8 <__libc_init_array+0x24>
 80004c4:	4d0b      	ldr	r5, [pc, #44]	@ (80004f4 <__libc_init_array+0x40>)
 80004c6:	4c0c      	ldr	r4, [pc, #48]	@ (80004f8 <__libc_init_array+0x44>)
 80004c8:	f000 f818 	bl	80004fc <_init>
 80004cc:	1b64      	subs	r4, r4, r5
 80004ce:	10a4      	asrs	r4, r4, #2
 80004d0:	2600      	movs	r6, #0
 80004d2:	42a6      	cmp	r6, r4
 80004d4:	d105      	bne.n	80004e2 <__libc_init_array+0x2e>
 80004d6:	bd70      	pop	{r4, r5, r6, pc}
 80004d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80004dc:	4798      	blx	r3
 80004de:	3601      	adds	r6, #1
 80004e0:	e7ee      	b.n	80004c0 <__libc_init_array+0xc>
 80004e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80004e6:	4798      	blx	r3
 80004e8:	3601      	adds	r6, #1
 80004ea:	e7f2      	b.n	80004d2 <__libc_init_array+0x1e>
 80004ec:	08000514 	.word	0x08000514
 80004f0:	08000514 	.word	0x08000514
 80004f4:	08000514 	.word	0x08000514
 80004f8:	08000518 	.word	0x08000518

080004fc <_init>:
 80004fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004fe:	bf00      	nop
 8000500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000502:	bc08      	pop	{r3}
 8000504:	469e      	mov	lr, r3
 8000506:	4770      	bx	lr

08000508 <_fini>:
 8000508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800050a:	bf00      	nop
 800050c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800050e:	bc08      	pop	{r3}
 8000510:	469e      	mov	lr, r3
 8000512:	4770      	bx	lr
