<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>HDLBits答案(4)_如何避免生成锁存器 | 大卫的博客园</title><meta name="keywords" content="HDLBits"><meta name="author" content="DavidGu"><meta name="copyright" content="DavidGu"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="ffffff"><meta name="referrer" content="no-referrer"><meta name="description" content="HDLBits答案(4)">
<meta property="og:type" content="article">
<meta property="og:title" content="HDLBits答案(4)_如何避免生成锁存器">
<meta property="og:url" content="http://david-luge.cn/2022/09/03/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(4)_%E5%A6%82%E4%BD%95%E9%81%BF%E5%85%8D%E7%94%9F%E6%88%90%E9%94%81%E5%AD%98%E5%99%A8/index.html">
<meta property="og:site_name" content="大卫的博客园">
<meta property="og:description" content="HDLBits答案(4)">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://david-luge.cn/img/Page_Cover/HDLBits.png">
<meta property="article:published_time" content="2022-09-03T11:55:40.000Z">
<meta property="article:modified_time" content="2022-09-03T12:00:00.000Z">
<meta property="article:author" content="DavidGu">
<meta property="article:tag" content="HDLBits">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://david-luge.cn/img/Page_Cover/HDLBits.png"><link rel="shortcut icon" href="//common.cnblogs.com/favicon.svg"><link rel="canonical" href="http://david-luge.cn/2022/09/03/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(4)_%E5%A6%82%E4%BD%95%E9%81%BF%E5%85%8D%E7%94%9F%E6%88%90%E9%94%81%E5%AD%98%E5%99%A8/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.json","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: {"limitDay":365,"position":"top","messagePrev":"It has been","messageNext":"days since the last update, the content of the article may be outdated."},
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: true
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: DavidGu","link":"链接: ","source":"来源: 大卫的博客园","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-center"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'HDLBits答案(4)_如何避免生成锁存器',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-09-03 20:00:00'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          const now = new Date()
          const hour = now.getHours()
          const isNight = hour <= 6 || hour >= 18
          if (t === undefined) isNight ? activateDarkMode() : activateLightMode()
          else if (t === 'light') activateLightMode()
          else activateDarkMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/background.css"><link rel="stylesheet" href="/css/custom.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="/css/icon.css" media="defer" onload="this.media='all'"><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Zfour/Butterfly-double-row-display@1.00/cardlistpost.min.css"/>
<style>#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags:before {content:"\A";
  white-space: pre;}#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags > .article-meta__separator{display:none}</style>
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.2.0"><link rel="alternate" href="/atom.xml" title="大卫的博客园" type="application/atom+xml">
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/HomePage/avatar.jpg" onerror="onerror=null;src='/img/HomePage/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">55</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">10</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">14</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/statistics/"><i class="fa-fw fa-fw fas fa-chart-line"></i><span> 统计</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-heartbeat"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/tools/"><i class="fa-fw fas fa-tools"></i><span> 百宝箱</span></a></li><li><a class="site-page child" href="/chats/"><i class="fa-fw fas fa-comment-dots"></i><span> 碎碎念</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/Page_Cover/HDLBits.png')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">大卫的博客园</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/statistics/"><i class="fa-fw fa-fw fas fa-chart-line"></i><span> 统计</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-heartbeat"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/tools/"><i class="fa-fw fas fa-tools"></i><span> 百宝箱</span></a></li><li><a class="site-page child" href="/chats/"><i class="fa-fw fas fa-comment-dots"></i><span> 碎碎念</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">HDLBits答案(4)_如何避免生成锁存器</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-09-03T11:55:40.000Z" title="发表于 2022-09-03 19:55:40">2022-09-03</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2022-09-03T12:00:00.000Z" title="更新于 2022-09-03 20:00:00">2022-09-03</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC/">IC</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC/HDLBits/">HDLBits</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2.6k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>9分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="HDLBits答案(4)_如何避免生成锁存器"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="HDLBits-Verilog-Language-Procedures"><a href="#HDLBits-Verilog-Language-Procedures" class="headerlink" title="HDLBits_Verilog Language_Procedures"></a>HDLBits_Verilog Language_Procedures</h1><p><a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/Main_Page">HDLBits链接</a></p>
<hr>
<h2 id="组合逻辑的always块"><a href="#组合逻辑的always块" class="headerlink" title="组合逻辑的always块"></a>组合逻辑的always块</h2><p>tips：考虑到硬件的可综合性，有两种always块是有意义的：</p>
<ul>
<li>组合：<code>always @(*)</code></li>
<li>时序：<code>always @(posedge clk)</code></li>
</ul>
<p>组合逻辑的always块和assign赋值是等价的，使用哪一种完全看哪一种更方便。always块内可有更丰富的状态，如if-then，case等，但不能有连续赋值语句assign。</p>
<p>如果在always块内指定了特定的信号，但没有的话，和always(*)综合结果相同，此时功能仿真结果和硬件结果就有所差异。</p>
<p>assign赋值语句的左边一般为wire类型，always块中左边的变量一般为reg类型。<u>这些类型与硬件综合无关，仅是verilog语法的要求。</u></p>
<p><strong>题目描述</strong>：</p>
<p>使用赋值语句和组合always块两种方式构建与门。</p>
<p><strong>Solution</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> out_assign,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_alwaysblock</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> out_assign = a &amp; b;</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        out_alwaysblock = a &amp; b; </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="时序逻辑的always块"><a href="#时序逻辑的always块" class="headerlink" title="时序逻辑的always块"></a>时序逻辑的always块</h2><p>tips：时序always块可像组合always块那样生成电路，同时也会生成一系列的触发器，寄存器等，因为输出要等到下个时钟延才能输出。</p>
<p><strong>阻塞赋值 vs 非阻塞赋值</strong></p>
<p>verilog中有三种赋值方式：</p>
<ul>
<li>连续赋值(assign x&#x3D;y;)，只能在always块外使用。</li>
<li>阻塞赋值(x&#x3D;y;)，只能在always块内使用。</li>
<li>非阻塞赋值(x&lt;&#x3D;y;)只能在always块内使用。</li>
</ul>
<p>在<strong>组合逻辑</strong>的always块中(always @(*))使用<strong>阻塞赋值</strong>语句；</p>
<p>在<strong>时序逻辑</strong>的always块中(always @(posedge clk))使用<strong>非阻塞赋值</strong>语句。</p>
<p><strong>题目描述</strong>：</p>
<p>使用赋值语句、组合always块和时序always块三种方式构建一个异或门。</p>
<p><strong>Solution</strong>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> out_assign,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_always_comb,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_always_ff   );</span><br><span class="line">	<span class="keyword">assign</span> out_assign = a ^ b;</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        out_always_comb = a ^ b;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        out_always_ff &lt;= a ^ b;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="IF选择器"><a href="#IF选择器" class="headerlink" title="IF选择器"></a>IF选择器</h2><p>tips：一个if语句会产生一个2选1的数据选择器，需注意的是，并不是if选择的那路数据才被实现成电路模式，而是if和else两路都被实现为电路形式然后用选择器选择输出。</p>
<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232147733.png" alt="1"></p>
<p>if的两种方式：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (condition) <span class="keyword">begin</span></span><br><span class="line">        out = x;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        out = y;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> out = (condition) ? x : y;</span><br></pre></td></tr></table></figure>

<p><strong>题目描述</strong>：</p>
<p>2-1选择器</p>
<table>
<thead>
<tr>
<th align="center">sel_b1</th>
<th align="center">sel_b2</th>
<th align="center">out_assign&#x2F;out_always</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">a</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">a</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">a</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">b</td>
</tr>
</tbody></table>
<p><strong>Solution</strong>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> sel_b1,</span><br><span class="line">    <span class="keyword">input</span> sel_b2,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> out_assign,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_always   ); </span><br><span class="line">    <span class="keyword">assign</span> out_assign=(sel_b1&amp;sel_b2)?b:a;</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(sel_b2&amp;sel_b1) <span class="keyword">begin</span></span><br><span class="line">            out_always = b;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            out_always = a;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="IF中锁存器问题"><a href="#IF中锁存器问题" class="headerlink" title="IF中锁存器问题"></a>IF中锁存器问题</h2><p>tips：如何避免在使用if语句时生成锁存器？</p>
<p><strong>tip</strong>：锁存器与触发器的区别？</p>
<ul>
<li><strong>锁存器是一种对脉冲电平（也就是0或者1）敏感的存储单元电路，而触发器是一种对脉冲边沿（即上升沿或者下降沿）敏感的存储电路。</strong></li>
</ul>
<p>当我们在设计电路时，不能直接先写成代码然后期望它直接生成为合适的电路，如下典型错误所示：</p>
<ul>
<li>If (cpu_overheated) then shut_off_computer &#x3D; 1;</li>
<li>If (~arrived) then keep_driving &#x3D; ~gas_tank_empty;</li>
</ul>
<p>语法上正确的代码并不意味着设计成的电路也是合理的。我们来思考这么一个问题，如上图的错误示例，如果if条件不满足，输出如何变化呢？Verilog给出的解决方法是：保持输出不变。因为组合逻辑电路不能记录当前的状态，所以就会综合出锁存器。</p>
<p>所以当我们使用if语句或者case语句时，我们必须考虑到所有情况并给对应情况的输出进行赋值，就意味着我们要为else或者default中的输出赋值。</p>
<p><strong>题目描述</strong>：找BUG，解决下面的代码中包含的创建锁存的不正确行为。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (cpu_overheated)</span><br><span class="line">       shut_off_computer = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (~arrived)</span><br><span class="line">       keep_driving = ~gas_tank_empty;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p><img src="https://cdn.jsdelivr.net/gh/XduDavid/Blog_Img@main/img/202303232148960.png" alt="2"></p>
<p><strong>Solution</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span>      cpu_overheated,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> shut_off_computer,</span><br><span class="line">    <span class="keyword">input</span>      arrived,</span><br><span class="line">    <span class="keyword">input</span>      gas_tank_empty,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> keep_driving  );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (cpu_overheated) <span class="keyword">begin</span></span><br><span class="line">           shut_off_computer = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            shut_off_computer = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (~arrived) <span class="keyword">begin</span></span><br><span class="line">           keep_driving = ~gas_tank_empty;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">           keep_driving = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="Case语句"><a href="#Case语句" class="headerlink" title="Case语句"></a>Case语句</h2><p>tips：在Verilog中，case语句与if-elseif-else相近，与c语言中的switch差别较大，示例如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span>     <span class="comment">// This is a combinational circuit</span></span><br><span class="line">    <span class="keyword">case</span> (in)</span><br><span class="line">      <span class="number">1&#x27;b1</span>: <span class="keyword">begin</span> </span><br><span class="line">               out = <span class="number">1&#x27;b1</span>;  <span class="comment">// begin-end if statement &gt;1</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">      <span class="number">1&#x27;b0</span>: out = <span class="number">1&#x27;b0</span>;</span><br><span class="line">      <span class="keyword">default</span>: out = <span class="number">1&#x27;bx</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<ul>
<li>case语句以case开始，每个case的选项以分号结束。</li>
<li>每个case的选项中只能执行一个statement，所以就无需break语句。但如果我们想在一个case选项中执行多个statement，就需要使用<code>begin...end</code></li>
<li>case中可以有重复的case item，首次匹配的将会被执行。</li>
</ul>
<p><strong>题目描述</strong>：6-1数据选择器</p>
<p><em>Be careful of inferring latches！</em>(需添加Default)</p>
<p><strong>Solution</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] sel, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data0,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data1,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data2,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data3,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data4,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] data5,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] out   );<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span>  <span class="comment">// This is a combinational circuit</span></span><br><span class="line">        <span class="keyword">case</span>(sel)</span><br><span class="line">            <span class="number">3&#x27;b000</span>:out=data0;</span><br><span class="line">            <span class="number">3&#x27;b001</span>:out=data1;</span><br><span class="line">            <span class="number">3&#x27;b010</span>:out=data2;</span><br><span class="line">            <span class="number">3&#x27;b011</span>:out=data3;</span><br><span class="line">            <span class="number">3&#x27;b100</span>:out=data4;</span><br><span class="line">            <span class="number">3&#x27;b101</span>:out=data5;</span><br><span class="line">            <span class="keyword">default</span>:out=<span class="number">3&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="优先编码器"><a href="#优先编码器" class="headerlink" title="优先编码器"></a>优先编码器</h2><p><strong>题目描述</strong>：优先编码器是一种组合电路，当给定输入位向量时，输出该向量中第一个1的位置。 例如，给定输入8’b10010000的8位优先级编码器将输出3’d4，因为bit [4]是高的第一位。</p>
<p>构建一个4位优先级编码器。 对于此问题，如果所有输入位都不为高（即输入为零），则输出零。 请注意，一个4位数字具有16种可能的组合。</p>
<p><strong>Solution</strong>：</p>
<p>1、根据惯性思维使用case语法，列出每一种情况，然后列出其对应的输出。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span>(<span class="keyword">input</span>)</span><br><span class="line"></span><br><span class="line"><span class="number">4&#x27;b0001</span>: <span class="keyword">output</span> = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line">.......</span><br><span class="line"></span><br><span class="line"><span class="number">4&#x27;b1111</span>:<span class="keyword">output</span> = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">default</span>: <span class="keyword">output</span> = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure>

<p>2、如果按上述思路来写，那么更多位的优先编码器如何实现呢？其实有更简单的方法，目前既不用casex也不用casez，这两位要在后面出场。来看另一种思路：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] pos  );</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(<span class="number">1</span>)</span><br><span class="line">            in[<span class="number">0</span>]:pos = <span class="number">0</span>;</span><br><span class="line">            in[<span class="number">1</span>]:pos = <span class="number">1</span>;</span><br><span class="line">            in[<span class="number">2</span>]:pos = <span class="number">2</span>;</span><br><span class="line">            in[<span class="number">3</span>]:pos = <span class="number">3</span>;</span><br><span class="line">            <span class="keyword">default</span>:pos = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>根据上面所说的case的性质，case中可以有重复的case item，但首次匹配的才会被执行。再看上面的case语句，即从低到高位去比较in中是否有数据位为1，下面即使有重复为1的也只会执行首次匹配的操作。如此，N位优先编码器只需要N个case分支即可，大大简化代码量。</p>
<hr>
<h2 id="casez实现优先编码器"><a href="#casez实现优先编码器" class="headerlink" title="casez实现优先编码器"></a>casez实现优先编码器</h2><p><strong>题目描述</strong>：</p>
<p>为8位输入构建优先级编码器。当给定输入位向量时，输出该向量中第一个1的位置。如果输入向量没有高位，则报告为零。 例如，给定输入8’b10010000的8位优先级编码器将输出3’d4，因为bit [4]是高的第一位。</p>
<p>tips：由上一个练习我们知道，case语句中将有256种case item，使用casez以后，我们可以减少需比较的case item，这就是casez的目的，在比较中，将值z的位视作无关位。</p>
<p>所以上题的另一种解法为：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">casez</span> (in[<span class="number">3</span>:<span class="number">0</span>])</span><br><span class="line">        <span class="number">4&#x27;bzzz1</span>: out = <span class="number">0</span>;   <span class="comment">// in[3:1] can be anything</span></span><br><span class="line">        <span class="number">4&#x27;bzz1z</span>: out = <span class="number">1</span>;</span><br><span class="line">        <span class="number">4&#x27;bz1zz</span>: out = <span class="number">2</span>;</span><br><span class="line">        <span class="number">4&#x27;b1zzz</span>: out = <span class="number">3</span>;</span><br><span class="line">        <span class="keyword">default</span>: out = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>case语句的行为就好像是按顺序检查每个项一样(实际上，它所做的事情更像是生成一个巨大的真值表，然后进行门操作)。注意某些输入(例如4’b1111)是如何匹配多个case项的。选择第一个匹配项(因此4’b1111匹配第一个项目，out &#x3D; 0，但不匹配后面的任何项目)。</p>
<ul>
<li>还有类似的<code>casex</code>，它将x和z均无视掉。</li>
<li>符号?是z的同义词，所以2‘bz0&#x3D;2’b?0</li>
</ul>
<p><strong>Solution</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] pos  );</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">casez</span>(in)</span><br><span class="line">            <span class="number">8&#x27;bzzzzzzz1</span>:pos=<span class="number">0</span>;</span><br><span class="line">            <span class="number">8&#x27;bzzzzzz1z</span>:pos=<span class="number">1</span>;</span><br><span class="line">            <span class="number">8&#x27;bzzzzz1zz</span>:pos=<span class="number">2</span>;</span><br><span class="line">            <span class="number">8&#x27;bzzzz1zzz</span>:pos=<span class="number">3</span>;</span><br><span class="line">            <span class="number">8&#x27;bzzz1zzzz</span>:pos=<span class="number">4</span>;</span><br><span class="line">            <span class="number">8&#x27;bzz1zzzzz</span>:pos=<span class="number">5</span>;</span><br><span class="line">            <span class="number">8&#x27;bz1zzzzzz</span>:pos=<span class="number">6</span>;</span><br><span class="line">            <span class="number">8&#x27;b1zzzzzzz</span>:pos=<span class="number">7</span>;</span><br><span class="line">            <span class="keyword">default</span>:pos=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>该题也可以按Priority encoder中的解法2来写，复杂度甚至更低。</p>
<hr>
<h2 id="去锁存器"><a href="#去锁存器" class="headerlink" title="去锁存器"></a>去锁存器</h2><p><strong>题目描述</strong>：</p>
<p>假设构建一个电路来处理游戏的PS&#x2F;2键盘上的扫描代码。对于收到的最后两个字节的扫描码，我们需要指示是否按下了键盘上的一个方向键。这涉及到一个相当简单的映射，它可以实现为一个case语句(或if-elseif)，包含四个case。</p>
<p>电路有一个16位输入和四个输出。建立能识别这四种扫描码并正确输出的电路。</p>
<table>
<thead>
<tr>
<th align="center">Scancode[15:0]</th>
<th align="center">Arrow key</th>
</tr>
</thead>
<tbody><tr>
<td align="center">16’he06b</td>
<td align="center">left arrow</td>
</tr>
<tr>
<td align="center">16’he072</td>
<td align="center">down arrow</td>
</tr>
<tr>
<td align="center">16’he074</td>
<td align="center">right arrow</td>
</tr>
<tr>
<td align="center">16’he075</td>
<td align="center">up arrow</td>
</tr>
<tr>
<td align="center">Anything else</td>
<td align="center">none</td>
</tr>
</tbody></table>
<p>tips：为避免生成锁存器，所有的输入情况必须要被考虑到。但仅有一个简单的default是不够的，我们必须在case item和default中为4个输出进行赋值，这会导致很多不必要的代码编写。</p>
<p>一种简单的方式就是<strong>对输出先进行赋初值的操作</strong>，这种类型的代码确保在所有可能的情况下输出都被赋值，除非case语句覆盖了赋值。这也意味着不再需要缺省的default项。如下面示例代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    up = <span class="number">1&#x27;b0</span>; down = <span class="number">1&#x27;b0</span>; left = <span class="number">1&#x27;b0</span>; right = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">case</span> (scancode)</span><br><span class="line">        ... <span class="comment">// Set to 1 as necessary.</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p><strong>Solution</strong>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] scancode,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> left,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> down,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> right,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> up  ); </span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        left=<span class="number">0</span>;down=<span class="number">0</span>;right=<span class="number">0</span>;up=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">case</span>(scancode)</span><br><span class="line">            <span class="number">16&#x27;he06b</span>:left=<span class="number">1</span>;</span><br><span class="line">            <span class="number">16&#x27;he072</span>:down=<span class="number">1</span>;</span><br><span class="line">            <span class="number">16&#x27;he074</span>:right=<span class="number">1</span>;</span><br><span class="line">            <span class="number">16&#x27;he075</span>:up=<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="总结："><a href="#总结：" class="headerlink" title="总结："></a>总结：</h2><ul>
<li><p>学习了组合和时序两种always块，并知晓了两种类型的always块中变量的类型即赋值方式。何时使用wire与reg，何时用阻塞和非阻塞赋值。</p>
</li>
<li><p>学习了如何<u>在组合逻辑中</u>使用if和case语句时<strong>避免生成锁存器</strong>：</p>
<p>将所有状态均考虑到并为其输出赋值，考虑不全可用else&#x2F;default。</p>
<p>在case之前为所有输出赋初值，这样可以不用使用default，除非满足case item进行覆盖赋值，否则仍保持初值。</p>
<p><u>时序逻辑下不会生成锁存器。</u></p>
</li>
<li><p>学习了case语句的妙用，以及使用casez忽略无关位，更简便的实现优先编码器。</p>
</li>
</ul>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://david-luge.cn">DavidGu</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://david-luge.cn/2022/09/03/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(4)_%E5%A6%82%E4%BD%95%E9%81%BF%E5%85%8D%E7%94%9F%E6%88%90%E9%94%81%E5%AD%98%E5%99%A8/">http://david-luge.cn/2022/09/03/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(4)_%E5%A6%82%E4%BD%95%E9%81%BF%E5%85%8D%E7%94%9F%E6%88%90%E9%94%81%E5%AD%98%E5%99%A8/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://david-luge.cn" target="_blank">大卫的博客园</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/HDLBits/">HDLBits</a></div><div class="post_share"><div class="social-share" data-image="/img/Page_Cover/HDLBits.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/HomePage/wechat_pay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/HomePage/wechat_pay.jpg" alt="微信"/></a><div class="post-qr-code-desc">微信</div></li><li class="reward-item"><a href="/img/HomePage/alipay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/HomePage/alipay.jpg" alt="支付宝"/></a><div class="post-qr-code-desc">支付宝</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/09/03/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(3)_Verilog%E6%A8%A1%E5%9D%97%E7%9A%84%E4%BE%8B%E5%8C%96%E4%B8%8E%E8%B0%83%E7%94%A8/"><img class="prev-cover" src="/img/Page_Cover/HDLBits.png" onerror="onerror=null;src='/img/HomePage/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">HDLBits答案(3)_Verilog模块的例化与调用</div></div></a></div><div class="next-post pull-right"><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(5)_Generate%E5%AE%9E%E4%BE%8B%E5%8C%96%E6%A8%A1%E5%9D%97/"><img class="next-cover" src="/img/Page_Cover/HDLBits.png" onerror="onerror=null;src='/img/HomePage/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">HDLBits答案(5)_Generate实例化模块</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2022/09/02/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(1)_Verilog%E8%AF%AD%E6%B3%95%E5%9F%BA%E7%A1%80/" title="HDLBits答案(1)_Verilog语法基础"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-02</div><div class="title">HDLBits答案(1)_Verilog语法基础</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(10)_D%E8%A7%A6%E5%8F%91%E5%99%A8%E3%80%81%E5%90%8C%E6%AD%A5%E4%B8%8E%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E3%80%81%E8%84%89%E5%86%B2%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B/" title="HDLBits答案(10)_卡诺图与最简SOP式"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(10)_卡诺图与最简SOP式</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(11)_Verilog%E8%AE%A1%E6%95%B0%E5%99%A8/" title="HDLBits答案(11)_Verilog计数器"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(11)_Verilog计数器</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(12)_Verilog%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8/" title="HDLBits答案(12)_Verilog移位寄存器"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(12)_Verilog移位寄存器</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(13)_Verilog%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8%E9%99%84%E5%8A%A0%E9%A2%98/" title="HDLBits答案(13)_Verilog移位寄存器"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(13)_Verilog移位寄存器</div></div></a></div><div><a href="/2022/09/12/IC/HDLBits/HDLBits%E7%AD%94%E6%A1%88(14)_Verilog%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA(1)/" title="HDLBits答案(14)_Verilog有限状态机(1)"><img class="cover" src="/img/Page_Cover/HDLBits.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-12</div><div class="title">HDLBits答案(14)_Verilog有限状态机(1)</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">部分Blog的图片可能裂掉,参考Misc-Git目录下的解决方案</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#HDLBits-Verilog-Language-Procedures"><span class="toc-number">1.</span> <span class="toc-text">HDLBits_Verilog Language_Procedures</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%9A%84always%E5%9D%97"><span class="toc-number">1.1.</span> <span class="toc-text">组合逻辑的always块</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%9A%84always%E5%9D%97"><span class="toc-number">1.2.</span> <span class="toc-text">时序逻辑的always块</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#IF%E9%80%89%E6%8B%A9%E5%99%A8"><span class="toc-number">1.3.</span> <span class="toc-text">IF选择器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#IF%E4%B8%AD%E9%94%81%E5%AD%98%E5%99%A8%E9%97%AE%E9%A2%98"><span class="toc-number">1.4.</span> <span class="toc-text">IF中锁存器问题</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Case%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.5.</span> <span class="toc-text">Case语句</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BC%98%E5%85%88%E7%BC%96%E7%A0%81%E5%99%A8"><span class="toc-number">1.6.</span> <span class="toc-text">优先编码器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#casez%E5%AE%9E%E7%8E%B0%E4%BC%98%E5%85%88%E7%BC%96%E7%A0%81%E5%99%A8"><span class="toc-number">1.7.</span> <span class="toc-text">casez实现优先编码器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8E%BB%E9%94%81%E5%AD%98%E5%99%A8"><span class="toc-number">1.8.</span> <span class="toc-text">去锁存器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%80%BB%E7%BB%93%EF%BC%9A"><span class="toc-number">1.9.</span> <span class="toc-text">总结：</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/04/13/IC/EDA/Verilog-Mode%E5%85%A5%E9%97%A8/" title="Verilog-Mode入门"><img src="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="Verilog-Mode入门"/></a><div class="content"><a class="title" href="/2024/04/13/IC/EDA/Verilog-Mode%E5%85%A5%E9%97%A8/" title="Verilog-Mode入门">Verilog-Mode入门</a><time datetime="2024-04-13T13:10:39.000Z" title="发表于 2024-04-13 21:10:39">2024-04-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/04/08/Misc/%E8%81%8A%E8%81%8Agit%E7%9A%84revert/" title="聊聊git的revert"><img src="/img/Page_Cover/git.png" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="聊聊git的revert"/></a><div class="content"><a class="title" href="/2024/04/08/Misc/%E8%81%8A%E8%81%8Agit%E7%9A%84revert/" title="聊聊git的revert">聊聊git的revert</a><time datetime="2024-04-08T12:00:00.000Z" title="发表于 2024-04-08 20:00:00">2024-04-08</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/04/01/Misc/Git%E5%B8%B8%E7%94%A8%E5%91%BD%E4%BB%A4/" title="Git常用命令"><img src="/img/Page_Cover/git.png" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="Git常用命令"/></a><div class="content"><a class="title" href="/2024/04/01/Misc/Git%E5%B8%B8%E7%94%A8%E5%91%BD%E4%BB%A4/" title="Git常用命令">Git常用命令</a><time datetime="2024-04-01T11:15:39.000Z" title="发表于 2024-04-01 19:15:39">2024-04-01</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2024  DavidGu <a href="/love/"><i id="heartbeat" class="fa fas fa-heartbeat"></i></a> LugeWang</div><div class="footer_custom_text">欢迎来到大卫的博客园!</div></div><head><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/HCLonely/images@master/others/heartbeat.min.css"></head></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script>function panguFn () {
  if (typeof pangu === 'object') pangu.autoSpacingPage()
  else {
    getScript('https://cdn.jsdelivr.net/npm/pangu/dist/browser/pangu.min.js')
      .then(() => {
        pangu.autoSpacingPage()
      })
  }
}

function panguInit () {
  if (false){
    GLOBAL_CONFIG_SITE.isPost && panguFn()
  } else {
    panguFn()
  }
}

document.addEventListener('DOMContentLoaded', panguInit)</script><script src="/js/search/local-search.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"><script>function loadValine () {
  function initValine () {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: '4fFz2tMISVCxeHM6f7dDL8hc-gzGzoHsz',
      appKey: '1KNfIKxigPxTCWkGvMnFysl7',
      avatar: 'monsterid',
      serverURLs: '',
      emojiMaps: "",
      path: window.location.pathname,
      visitor: false
    }, null))
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/npm/valine/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !false) {
  if (false) btf.loadComment(document.getElementById('vcomment'),loadValine)
  else setTimeout(loadValine, 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script></div><script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/gh/xiabo2/CDN@latest/fishes.js"></script><script type="text/javascript" src="\js\FunnyTitle.js"></script><script id="click-heart" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-heart.min.js" async="async" mobile="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>