--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.338(R)|      SLOW  |   -2.020(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_FLAGB|    4.416(R)|      SLOW  |   -2.205(R)|      FAST  |CLOCK_100         |   0.000|
RX          |    9.070(R)|      SLOW  |   -4.505(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_ADDR<0>             |        11.013(R)|      SLOW  |         7.118(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<1>             |         8.510(R)|      SLOW  |         5.477(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<0>                |        11.981(R)|      SLOW  |         5.887(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<1>                |        10.092(R)|      SLOW  |         5.410(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<2>                |        10.092(R)|      SLOW  |         5.334(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<3>                |        10.463(R)|      SLOW  |         6.255(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<4>                |        10.611(R)|      SLOW  |         6.372(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<5>                |        12.227(R)|      SLOW  |         6.780(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<6>                |        12.227(R)|      SLOW  |         7.072(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<7>                |        10.552(R)|      SLOW  |         6.418(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<8>                |        12.645(R)|      SLOW  |         7.731(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<9>                |        12.587(R)|      SLOW  |         7.169(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<10>               |        10.385(R)|      SLOW  |         4.594(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<11>               |         9.829(R)|      SLOW  |         4.601(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<12>               |         9.827(R)|      SLOW  |         4.494(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<13>               |         8.337(R)|      SLOW  |         4.581(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<14>               |         8.297(R)|      SLOW  |         4.903(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<15>               |         7.987(R)|      SLOW  |         4.900(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<16>               |         9.031(R)|      SLOW  |         4.013(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<17>               |        11.176(R)|      SLOW  |         6.978(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<18>               |         9.415(R)|      SLOW  |         4.200(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<19>               |         9.357(R)|      SLOW  |         3.998(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<20>               |        11.380(R)|      SLOW  |         4.673(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<21>               |        10.154(R)|      SLOW  |         4.250(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<22>               |        11.368(R)|      SLOW  |         4.744(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<23>               |        10.321(R)|      SLOW  |         6.106(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<24>               |        10.545(R)|      SLOW  |         5.298(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<25>               |         9.468(R)|      SLOW  |         5.107(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<26>               |         8.892(R)|      SLOW  |         5.082(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<27>               |        11.038(R)|      SLOW  |         4.558(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<28>               |        10.624(R)|      SLOW  |         4.216(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<29>               |        11.174(R)|      SLOW  |         4.278(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<30>               |        11.889(R)|      SLOW  |         4.697(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<31>               |        11.889(R)|      SLOW  |         4.437(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLCS_N              |         5.293(R)|      SLOW  |         3.328(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLOE_N              |         7.847(R)|      SLOW  |         5.100(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLRD_N              |         6.597(R)|      SLOW  |         4.296(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLWR_N              |        11.844(R)|      SLOW  |         7.531(R)|      FAST  |CLOCK_100         |   0.000|
GPIO1                      |        11.797(R)|      SLOW  |         7.357(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.931(R)|      SLOW  |         7.452(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.523(R)|      SLOW  |         7.223(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |        12.341(R)|      SLOW  |         7.452(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |        12.383(R)|      SLOW  |         7.468(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
TX                         |        11.798(R)|      SLOW  |         7.411(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        14.509(R)|      SLOW  |         9.250(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_ads                      |        15.515(R)|      SLOW  |         9.823(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_col_vln_sh               |        14.584(R)|      SLOW  |         9.331(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_comp_bias_sh             |        16.069(R)|      SLOW  |        10.253(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_comp_dyn_pon             |        16.207(R)|      SLOW  |        10.373(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_count_en                 |        15.649(R)|      SLOW  |        10.050(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_count_hold               |        14.538(R)|      SLOW  |         9.318(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_count_inc_one            |        14.710(R)|      SLOW  |         9.421(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_count_inv_clk            |        14.344(R)|      SLOW  |         9.179(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_count_jc_shift_en        |        14.698(R)|      SLOW  |         9.417(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_count_lsb_clk            |        14.348(R)|      SLOW  |         9.231(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_count_lsb_en             |        14.244(R)|      SLOW  |         9.097(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_count_mem_wr             |        15.000(R)|      SLOW  |         9.555(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_count_rst                |        14.438(R)|      SLOW  |         9.247(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_count_updn               |        14.221(R)|      SLOW  |         9.090(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_digif_serial_rst         |        14.261(R)|      SLOW  |         9.160(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_ref_vref_clamp_en        |        15.653(R)|      SLOW  |        10.029(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        16.434(R)|      SLOW  |        10.523(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_ref_vref_ramp_rst        |        16.480(R)|      SLOW  |        10.573(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_ref_vref_sh              |        16.864(R)|      SLOW  |        10.770(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_row_rs                   |        14.293(R)|      SLOW  |         9.137(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_row_rst                  |        14.472(R)|      SLOW  |         9.265(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_row_tx                   |        14.156(R)|      SLOW  |         9.055(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_shr                      |        17.405(R)|      SLOW  |        11.102(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
d_shs                      |        16.578(R)|      SLOW  |        10.577(R)|      FAST  |GPIFII_PCLK_OBUF  |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   13.064|         |         |         |
RESET          |   21.773|   21.773|   21.792|   21.792|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |   -1.005|         |
RESET          |         |         |    1.981|    1.981|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIFII_PCLK    |   11.680|
CLOCK          |GPIO2          |   12.997|
---------------+---------------+---------+


Analysis completed Tue Nov  8 11:28:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 597 MB



