autoidx 16

attribute \src "dom_and.v:6.1-18.10"
attribute \cells_not_processed 1
module \bmux

  attribute \src "dom_and.v:7.9-7.12"
  wire input 1 \ctl

  attribute \src "dom_and.v:8.15-8.19"
  wire width 4 input 2 \in_0

  attribute \src "dom_and.v:8.21-8.25"
  wire width 4 input 3 \in_1

  attribute \src "dom_and.v:9.16-9.17"
  wire width 4 output 4 \z

  attribute \src "dom_and.v:10.13-11.15"
  attribute \module_not_derived 1
  cell \CDN_bmux2 \g1
    connect \sel0 \ctl
    connect \data0 \in_0 [3]
    connect \data1 \in_1 [3]
    connect \z \z [3]
  end

  attribute \src "dom_and.v:12.13-13.15"
  attribute \module_not_derived 1
  cell \CDN_bmux2 \g2
    connect \sel0 \ctl
    connect \data0 \in_0 [2]
    connect \data1 \in_1 [2]
    connect \z \z [2]
  end

  attribute \src "dom_and.v:14.13-15.15"
  attribute \module_not_derived 1
  cell \CDN_bmux2 \g3
    connect \sel0 \ctl
    connect \data0 \in_0 [1]
    connect \data1 \in_1 [1]
    connect \z \z [1]
  end

  attribute \src "dom_and.v:16.13-17.15"
  attribute \module_not_derived 1
  cell \CDN_bmux2 \g4
    connect \sel0 \ctl
    connect \data0 \in_0 [0]
    connect \data1 \in_1 [0]
    connect \z \z [0]
  end
end

attribute \src "dom_and.v:20.1-47.10"
attribute \cells_not_processed 1
module \dom_and

  attribute \src "dom_and.v:21.9-21.15"
  wire input 1 \ClkxCI

  attribute \src "dom_and.v:21.17-21.23"
  wire input 2 \RstxBI

  attribute \src "dom_and.v:22.15-22.19"
  wire width 2 input 3 \XxDI

  attribute \src "dom_and.v:22.21-22.25"
  wire width 2 input 4 \YxDI

  attribute \src "dom_and.v:23.15-23.19"
  attribute \single_bit_vector 1
  wire input 5 \ZxDI

  attribute \src "dom_and.v:24.16-24.20"
  wire width 2 output 6 \QxDO

  attribute \src "dom_and.v:25.14-25.19"
  wire width 4 \FFxDP

  attribute \src "dom_and.v:26.30-26.33"
  wire \n_8

  attribute \src "dom_and.v:28.11-28.24"
  wire \Xi_mul_Yj[3]

  attribute \src "dom_and.v:28.7-28.44"
  wire $and$dom_and.v:28$1_Y

  attribute \src "dom_and.v:29.11-29.23"
  wire \Xi_mul_Yj_37

  attribute \src "dom_and.v:29.7-29.42"
  wire $and$dom_and.v:29$2_Y

  attribute \src "dom_and.v:30.11-30.20"
  wire \Xi_mul_Yj

  attribute \src "dom_and.v:30.7-30.39"
  wire $and$dom_and.v:30$3_Y

  attribute \src "dom_and.v:31.11-31.24"
  wire \Xi_mul_Yj[0]

  attribute \src "dom_and.v:31.7-31.44"
  wire $and$dom_and.v:31$4_Y

  attribute \src "dom_and.v:32.11-32.15"
  wire \n_11

  attribute \src "dom_and.v:32.7-32.33"
  wire $xor$dom_and.v:32$5_Y

  attribute \src "dom_and.v:33.7-33.45"
  wire $xor$dom_and.v:33$6_Y

  attribute \src "dom_and.v:34.11-34.15"
  wire \n_13

  attribute \src "dom_and.v:34.7-34.36"
  wire $xor$dom_and.v:34$7_Y

  attribute \src "dom_and.v:35.7-35.46"
  wire $xor$dom_and.v:35$8_Y

  attribute \src "dom_and.v:46.7-46.24"
  wire $not$dom_and.v:46$9_Y

  attribute \src "dom_and.v:26.8-27.11"
  attribute \module_not_derived 1
  cell \bmux \mux_FFxDP_78_15
    connect \ctl \n_8
    connect \in_0 4'0000
    connect \in_1 4'0000
    connect \z { }
  end

  attribute \src "dom_and.v:28.7-28.44"
  cell $and $and$dom_and.v:28$1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \XxDI [1]
    connect \B \YxDI [1]
    connect \Y $and$dom_and.v:28$1_Y
  end

  attribute \src "dom_and.v:29.7-29.42"
  cell $and $and$dom_and.v:29$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \XxDI [1]
    connect \B \YxDI [0]
    connect \Y $and$dom_and.v:29$2_Y
  end

  attribute \src "dom_and.v:30.7-30.39"
  cell $and $and$dom_and.v:30$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \XxDI [0]
    connect \B \YxDI [1]
    connect \Y $and$dom_and.v:30$3_Y
  end

  attribute \src "dom_and.v:31.7-31.44"
  cell $and $and$dom_and.v:31$4
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \XxDI [0]
    connect \B \YxDI [0]
    connect \Y $and$dom_and.v:31$4_Y
  end

  attribute \src "dom_and.v:32.7-32.33"
  cell $xor $xor$dom_and.v:32$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Xi_mul_Yj
    connect \B \ZxDI
    connect \Y $xor$dom_and.v:32$5_Y
  end

  attribute \src "dom_and.v:33.7-33.45"
  cell $xor $xor$dom_and.v:33$6
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Xi_mul_Yj[0]
    connect \B \FFxDP [1]
    connect \Y $xor$dom_and.v:33$6_Y
  end

  attribute \src "dom_and.v:34.7-34.36"
  cell $xor $xor$dom_and.v:34$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \Xi_mul_Yj_37
    connect \B \ZxDI
    connect \Y $xor$dom_and.v:34$7_Y
  end

  attribute \src "dom_and.v:35.7-35.46"
  cell $xor $xor$dom_and.v:35$8
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \FFxDP [2]
    connect \B \Xi_mul_Yj[3]
    connect \Y $xor$dom_and.v:35$8_Y
  end

  attribute \src "dom_and.v:36.12-38.11"
  attribute \module_not_derived 1
  cell \CDN_flop \FFxDP_reg[0]
    connect \clk \ClkxCI
    connect \d \Xi_mul_Yj[0]
    connect \sena 1'1
    connect \aclr \n_8
    connect \apre 1'0
    connect \srl 1'0
    connect \srd 1'0
    connect \q { }
  end

  attribute \src "dom_and.v:39.12-40.69"
  attribute \module_not_derived 1
  cell \CDN_flop \FFxDP_reg[1]
    connect \clk \ClkxCI
    connect \d \n_11
    connect \sena 1'1
    connect \aclr \n_8
    connect \apre 1'0
    connect \srl 1'0
    connect \srd 1'0
    connect \q \FFxDP [1]
  end

  attribute \src "dom_and.v:41.12-42.69"
  attribute \module_not_derived 1
  cell \CDN_flop \FFxDP_reg[2]
    connect \clk \ClkxCI
    connect \d \n_13
    connect \sena 1'1
    connect \aclr \n_8
    connect \apre 1'0
    connect \srl 1'0
    connect \srd 1'0
    connect \q \FFxDP [2]
  end

  attribute \src "dom_and.v:43.12-45.11"
  attribute \module_not_derived 1
  cell \CDN_flop \FFxDP_reg[3]
    connect \clk \ClkxCI
    connect \d \Xi_mul_Yj[3]
    connect \sena 1'1
    connect \aclr \n_8
    connect \apre 1'0
    connect \srl 1'0
    connect \srd 1'0
    connect \q { }
  end

  attribute \src "dom_and.v:46.7-46.24"
  cell $not $not$dom_and.v:46$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \RstxBI
    connect \Y $not$dom_and.v:46$9_Y
  end

  connect \Xi_mul_Yj[3] $and$dom_and.v:28$1_Y
  connect \Xi_mul_Yj_37 $and$dom_and.v:29$2_Y
  connect \Xi_mul_Yj $and$dom_and.v:30$3_Y
  connect \Xi_mul_Yj[0] $and$dom_and.v:31$4_Y
  connect \n_11 $xor$dom_and.v:32$5_Y
  connect \QxDO [0] $xor$dom_and.v:33$6_Y
  connect \n_13 $xor$dom_and.v:34$7_Y
  connect \QxDO [1] $xor$dom_and.v:35$8_Y
  connect \n_8 $not$dom_and.v:46$9_Y
end

attribute \src "dom_and.v:51.1-70.10"
attribute \cells_not_processed 1
module \CDN_flop

  attribute \src "dom_and.v:52.9-52.12"
  wire input 1 \clk

  attribute \src "dom_and.v:52.14-52.15"
  wire input 2 \d

  attribute \src "dom_and.v:52.17-52.21"
  wire input 3 \sena

  attribute \src "dom_and.v:52.23-52.27"
  wire input 4 \aclr

  attribute \src "dom_and.v:52.29-52.33"
  wire input 5 \apre

  attribute \src "dom_and.v:52.35-52.38"
  wire input 6 \srl

  attribute \src "dom_and.v:52.40-52.43"
  wire input 7 \srd

  attribute \src "dom_and.v:53.10-53.11"
  wire output 8 \q

  attribute \src "dom_and.v:54.8-54.10"
  wire \qi

  attribute \src "dom_and.v:56.3-67.14"
  wire $0\qi[0:0]

  attribute \src "dom_and.v:68.10-68.10"
  wire $1\qi[0:0]

  attribute \src "dom_and.v:56.3-67.14"
  process $proc$dom_and.v:56$10
    assign $0\qi[0:0] \qi
    attribute \src "dom_and.v:58.7-67.14"
    switch \aclr
    attribute \src "dom_and.v:58.11-58.15"
      case 1'1
        assign $0\qi[0:0] 1'0
    attribute \src "dom_and.v:60.7-60.11"
      case 
        attribute \src "dom_and.v:60.12-67.14"
        switch \apre
        attribute \src "dom_and.v:60.16-60.20"
          case 1'1
            assign $0\qi[0:0] 1'1
        attribute \src "dom_and.v:62.9-62.13"
          case 
            attribute \src "dom_and.v:62.14-67.14"
            switch \srl
            attribute \src "dom_and.v:62.18-62.21"
              case 1'1
                assign $0\qi[0:0] \srd
            attribute \src "dom_and.v:64.11-64.15"
              case 
                attribute \src "dom_and.v:65.13-66.23"
                switch \sena
                attribute \src "dom_and.v:65.17-65.21"
                  case 1'1
                    assign $0\qi[0:0] \d
                  case 
                end
            end
        end
    end
    sync posedge \clk
      update \qi $0\qi[0:0]
    sync posedge \apre
      update \qi $0\qi[0:0]
    sync posedge \aclr
      update \qi $0\qi[0:0]
  end

  attribute \src "dom_and.v:68.10-68.10"
  process $proc$dom_and.v:68$11
    assign { } { }
    assign $1\qi[0:0] 1'0
    sync always
    sync init
      update \qi $1\qi[0:0]
  end

  connect \q \qi
end

attribute \src "dom_and.v:87.1-94.10"
attribute \cells_not_processed 1
module \CDN_bmux2

  attribute \src "dom_and.v:88.9-88.13"
  wire input 1 \sel0

  attribute \src "dom_and.v:88.15-88.20"
  wire input 2 \data0

  attribute \src "dom_and.v:88.22-88.27"
  wire input 3 \data1

  attribute \src "dom_and.v:89.10-89.11"
  wire output 4 \z

  attribute \src "dom_and.v:91.12-91.15"
  wire \w_0

  attribute \src "dom_and.v:91.17-91.25"
  wire \inv_sel0

  attribute \src "dom_and.v:91.7-91.33"
  wire $and$dom_and.v:91$12_Y

  attribute \src "dom_and.v:92.12-92.15"
  wire \w_1

  attribute \src "dom_and.v:92.7-92.29"
  wire $and$dom_and.v:92$13_Y

  attribute \src "dom_and.v:93.6-93.23"
  wire $or$dom_and.v:93$14_Y

  attribute \src "dom_and.v:90.7-90.27"
  wire $not$dom_and.v:90$15_Y

  attribute \src "dom_and.v:91.7-91.33"
  cell $and $and$dom_and.v:91$12
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inv_sel0
    connect \B \data0
    connect \Y $and$dom_and.v:91$12_Y
  end

  attribute \src "dom_and.v:92.7-92.29"
  cell $and $and$dom_and.v:92$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sel0
    connect \B \data1
    connect \Y $and$dom_and.v:92$13_Y
  end

  attribute \src "dom_and.v:93.6-93.23"
  cell $or $or$dom_and.v:93$14
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_0
    connect \B \w_1
    connect \Y $or$dom_and.v:93$14_Y
  end

  attribute \src "dom_and.v:90.7-90.27"
  cell $not $not$dom_and.v:90$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sel0
    connect \Y $not$dom_and.v:90$15_Y
  end

  connect \w_0 $and$dom_and.v:91$12_Y
  connect \w_1 $and$dom_and.v:92$13_Y
  connect \z $or$dom_and.v:93$14_Y
  connect \inv_sel0 $not$dom_and.v:90$15_Y
end


