[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of APM32E103VCT6 production of GEEHY from the text: \n   \nAPM32E103xCxE  \nArm® Cortex®-M3 based 32 -bit MCU  \n \nVersion: V1.0   \nDatasheet  \n \n \nwww.geehy.com                                                                           Page 1 \n1. Product characteristics\n\uf06e Core  \n 32-bit Arm® Cortex®-M3 core  \n Up to 120MHz working frequency  \n\uf06e On-chip memory  \n Flash：512KB \n SRAM：128KB \n EMMC : Supports CF card, SRAM, \nPSRAM, SDRAM NOR and NAND \nmemory  \n\uf06e Clock  \n HSECLK: 4~16MHz external \ncrystal/ceramic oscillator supp orted  \n LSECLK: 32.768KHz crystal/ceramic \noscillator supported  \n HSICLK: 8MHz RC oscillator \ncalibrated by factory  \n LSICLK: 40KHz RC oscillator \nsupported  \n PLL: Phase locked loop, 2~16 times \nof frequency supported  \n\uf06e Reset and power \nmanagement  \n VDD range: 2.0 ～3.6V \n VDDA range: 2.0 ～3.6V \n VBAT range of backup domain power \nsupply: 1.8V ～3.6V \n Power -on/power -down reset \n(POR/PDR) supported  \n Programmable power supply voltage \ndetector supported (PVD) \n\uf06e Low-power mode  \n Sleep, stop and standby modes \nsupported  \n\uf06e DMA  \n Two DMA; DMA1 supports 7 \nchannels and DMA2 supports 5 \nchannels  \n\uf06e Debugging interface  \n JTAG  \n SWD  \n\uf06e I/O \n Up to 112 I/Os \n All I/Os can be mapped to external \ninterrup vector  \n Up to 87 FT input I/Os  \n\uf06e Communication peripherals  \n 2 I2C interfaces (1Mbit/s), all of which \nsupport SMBus/PMBus  \n 3 USART , 2 UART, support ISO7816, \nLIN and IrDA functions  \n 3 SPI (18Mbps) interfaces, two of \nwhich support I2S interface \nmultiplexing  \n 2 CAN, USBD and CAN can work \nindependently at the same time  \n 1 USBD  \n 1 SDIO Interface  \n\uf06e Analog peripherals  \n 3 12-bit ADCs  \n 2 12-bit DACs  \n\uf06e Timer  \n 2 16-bit advanced timers TMR1/8 that \ncan provide 7 -channel PWM output, \nsupport dead zone generation and \nbraking input functions  \n 4 16 -bit general -purpose timers \nTMR2/3/4/5, each with up to 4 \nindependent channels to support \ninput capture, output compar ison, \nPWM, pulse count and other \nfunctions  \n 2 16-bit basic timers TMR6/7  \n 2 watchdog timers: one independent \nwatchdog IW DT and one window \nwatchdog WWDT  \n 1 24 -bit autodecrement SysTick \nTimer  \n\uf06e RTC \n Support calendar and clock functions  \n\uf06e 84Bytes backup register  \n\uf06e FPU \n\uf06e CRC computing unit  \n\uf06e 96-bit unique device ID  \n\uf06e Chip packaging  \n  QFN48/LQFP48/LQFP64/LQFP\n100/LQFP144  \n \nwww.geehy.com                                                                       Page 2 \nCatalog  \n1. Product characteristics  ................................ ................................ ..............................  1 \n2. Product information  ................................ ................................ ................................ ... 5 \n3. Pin information  ................................ ................................ ................................ ...........  6 \n3.1. Pin distribution  ................................ ................................ ................................ ................................ . 6 \n3.2. Pin function description  ................................ ................................ ................................ ....................  9 \n4. Functional description  ................................ ................................ .............................  18 \n4.1. System architecture  ................................ ................................ ................................ .......................  19 \n4.1.1.  System block diagram  ................................ ................................ ................................ .............................  19 \n4.1.2.  Address mapping  ................................ ................................ ................................ ................................ ..... 20 \n4.1.3.  Startup configuration  ................................ ................................ ................................ ...............................  21 \n4.2. Core  ................................ ................................ ................................ ................................ ...............  21 \n4.3. Interrupt controller  ................................ ................................ ................................ ..........................  21 \n4.3.1.  Nested Vector Interrupt Controller (NVIC)  ................................ ................................ ...............................  21 \n4.3.2.  External Interrupt/Event Controller (EINT)  ................................ ................................ ..............................  21 \n4.4. On-chip memory  ................................ ................................ ................................ ............................  21 \n4.5. Clock  ................................ ................................ ................................ ................................ ..............  21 \n4.5.1.  Clock source  ................................ ................................ ................................ ................................ ............  22 \n4.5.2.  System clock  ................................ ................................ ................................ ................................ ...........  22 \n4.5.3.  Bus clock  ................................ ................................ ................................ ................................ .................  23 \n4.6. Power supply and power management  ................................ ................................ ..........................  23 \n4.6.1.  Power supply scheme  ................................ ................................ ................................ .............................  23 \n4.6.2.  Voltage regulator  ................................ ................................ ................................ ................................ ..... 23 \n4.6.3.  Power supply voltage monitor  ................................ ................................ ................................ .................  23 \n4.7. Low-power mode  ................................ ................................ ................................ ...........................  23 \n4.8. DMA  ................................ ................................ ................................ ................................ ...............  24 \n4.9. GPIO  ................................ ................................ ................................ ................................ ..............  24 \n4.10.  Communication peripherals  ................................ ................................ ................................ ...........  24 \n4.10.1.  USART/UART  ................................ ................................ ................................ ................................ ..........  24 \n4.10.2.  I2C ................................ ................................ ................................ ................................ ...........................  25 \n4.10.3.  SPI/I2S  ................................ ................................ ................................ ................................ .....................  25 \n \nwww.geehy.com                                                                       Page 3 \n4.10.4.  CAN  ................................ ................................ ................................ ................................ .........................  25 \n4.10.5.  USBD  ................................ ................................ ................................ ................................ .......................  25 \n1.1.1  Simultaneous use of USBD and CAN interfaces  ................................ ................................ ................  25 \n4.11.  Analog peripherals  ................................ ................................ ................................ .........................  26 \n4.11.1.  ADC  ................................ ................................ ................................ ................................ .........................  26 \n4.11.2.  DAC  ................................ ................................ ................................ ................................ .........................  26 \n4.12.  Timer  ................................ ................................ ................................ ................................ ..............  26 \n4.13.  RTC ................................ ................................ ................................ ................................ ...............  28 \n4.13.1.  Backup register  ................................ ................................ ................................ ................................ ........  28 \n4.14. CRC  ................................ ................................ ................................ ................................ ...............  28 \n4.15.  FPU ................................ ................................ ................................ ................................ ................  28 \n5. Electrical characteristics  ................................ ................................ .........................  29 \n5.1. Test cond itions of electrical characteristics  ................................ ................................ ....................  29 \n5.1.1.  Maximum and minimum values  ................................ ................................ ................................ ...............  29 \n5.1.2.  Typical value  ................................ ................................ ................................ ................................ ............  29 \n5.1.3.  Typical curve  ................................ ................................ ................................ ................................ ............  29 \n5.1.4.  Power supply scheme  ................................ ................................ ................................ .............................  30 \n5.1.5.  Load capacitance  ................................ ................................ ................................ ................................ .... 30 \n5.2. Test under general operating conditions  ................................ ................................ ........................  31 \n5.3. Absolute maximum ratings  ................................ ................................ ................................ .............  31 \n5.3.1.  Maximum temperature characteristics  ................................ ................................ ................................ .... 32 \n5.3.2.  Maximum rated voltage characteristics  ................................ ................................ ................................ ... 32 \n5.3.3.  Maximum rated current features  ................................ ................................ ................................ .............  32 \n5.3.4.  Electrostatic discharge (ESD) ................................ ................................ ................................ ..................  33 \n5.3.5.  Static latch -up (LU)  ................................ ................................ ................................ ................................ .. 33 \n5.4. On-chip memory  ................................ ................................ ................................ ............................  33 \n5.4.1.  Flash characteristics  ................................ ................................ ................................ ................................  33 \n5.5. Clock  ................................ ................................ ................................ ................................ ..............  33 \n5.5.1.  Characteristics of external clock source  ................................ ................................ ................................ .. 33 \n5.5.2.  Characteristics of internal clock source  ................................ ................................ ................................ ... 34 \n5.5.3.  PLL Characteristics  ................................ ................................ ................................ ................................ .. 35 \n5.6. Reset and power management  ................................ ................................ ................................ ...... 35 \n \nwww.geehy.com                                                                       Page 4 \n5.6.1.  Test of embedded reset and power control block characteristics  ................................ ............................  35 \n5.7. Power consumption  ................................ ................................ ................................ .......................  36 \n5.7.1.  Power consumption test environment  ................................ ................................ ................................ ..... 36 \n5.7.2.  Power consumption in r un mode  ................................ ................................ ................................ .............  38 \n5.7.3.  Power consumption in sleep mode  ................................ ................................ ................................ .........  40 \n5.7.4.  Power consumption in stop mode and standby mode  ................................ ................................ ............  42 \n5.7.5.  Backup domain power consumption  ................................ ................................ ................................ ....... 42 \n5.7.6.  Peripheral power consumption  ................................ ................................ ................................ ................  42 \n5.8. Wake -up time in low power mode  ................................ ................................ ................................ .. 44 \n5.9. Pin characteristics  ................................ ................................ ................................ ..........................  44 \n5.9.1.  I/O pin characteristics  ................................ ................................ ................................ ..............................  44 \n5.9.2.  NRST pin characteristics  ................................ ................................ ................................ .........................  46 \n5.10.  Communication peripherals  ................................ ................................ ................................ ...........  46 \n5.10.1.  I2C peripheral characteristics  ................................ ................................ ................................ ..................  46 \n5.10.2.  SPI peripheral characteristics  ................................ ................................ ................................ ..................  47 \n5.11.  Analog peripherals  ................................ ................................ ................................ .........................  49 \n5.11.1.  ADC  ................................ ................................ ................................ ................................ .........................  49 \n5.11.2.  DAC  ................................ ................................ ................................ ................................ .........................  51 \n6. Package information  ................................ ................................ ................................  52 \n6.1. LQFP144 package diagram  ................................ ................................ ................................ ...........  52 \n6.2. LQFP100 package diagram  ................................ ................................ ................................ ...........  54 \n6.3. LQFP64 package diagram  ................................ ................................ ................................ .............  57 \n6.4. LQFP48 Package Diagram  ................................ ................................ ................................ ............  59 \n6.5. QFN48 Package Diagram  ................................ ................................ ................................ ..............  62 \n7. Packaging information  ................................ ................................ .............................  64 \n7.1. Reel packaging  ................................ ................................ ................................ ..............................  64 \n7.2. Tray packaging  ................................ ................................ ................................ ..............................  65 \n8. Ordering information  ................................ ................................ ................................  67 \n9. Commonly used function module denomination  ................................ ..................  68 \n10. Revision history  ................................ ................................ ................................ ........  69 \n \n \nwww.geehy.com                                                                       Page 5 \n2. Product information  \nSee the following table for APM32E1 03xCxE  product functions and peripheral configuration.  \nTable 1 Functions and Peripherals of APM32E103xCxE  Series Chips  \nProduct  APM32 E103xCxE \nModel  CC CE CC CE RC RE VC VE ZC ZE \nPackage  QFN48  LQFP48  LQFP64  LQFP100  LQFP144  \nCore and ma ximum working \nfrequency  Arm® 32-bit Cortex®-M3@120MHz \nOperating voltage  2.0~3.6V  \nFlash(KB)  256 512 256 512 256 512 256 512 256 512 \nSRAM(KB)  64 128 64 128 64 128 64 128 64 128 \nEMMC  0 1（Not \nsupported  \nSDRAM） 1（support  \nSDRAM） \nGPIOs  37 51 80 112 \nCommuni\ncation \ninterface  USART /UART  3 3/2 \nSPI/I2S  3/2 \nI2C 2 \nI2C3 1 \nUSBD 1 \nCAN  2 \nSDIO  0 1 \nTimer  16-bit advanced  1 2 \n16-bit general  4 \n16-bit basic  2 \nSystem tick \ntimer  1 \nWatchdog  2 \nReal-time clock  1 \n12-bit \nADC  Unit 2 3 \nExternal channel  10 16 21 \nInternal channel  2 \n12-bit \nDAC  Unit 2 \nChannel  2 \nOperating temperature  Ambient temperature: -40℃ to 85℃/-40℃ to 105℃ \nJunction temperature: -40℃ to 105℃/-40℃ to 125℃ \n  \n \nwww.geehy.com                                                                       Page 6 \n3. Pin information  \n3.1. Pin distribution  \nFigure 1 Distribution Diagram of APM32E103xCxE  Series LQFP100 Pins  \n \n \nwww.geehy.com                                                                       Page 7 \nFigure 2 Distribution Diagram of APM32E103xCxE  Series LQFP100 Pins  \nLQFP1001PE2\n2PE3\n3PE4\n4PE5\n5PE6\n6VBAT\n7 PC13-TAMPER-RTC\n8 PC14-OSC32_IN\n9 PC15-OSC32_OUT\n10 VSS_5\n11 VDD_5\n12 OSC_IN\n13 OSC_OUT\n14NRST\n15PC0\n16PC1\n17PC2\n18PC3\n19VSSA\n20 VREF-\n21 VREF+\n22VDDA\n23 PA0-WKUP\n24PA1\n25PA275VDD_2\n74VSS_2\n73NC\n72PA13\n71PA12\n70PA11\n69PA10\n68PA9\n67PA8\n66PC9\n65PC8\n64PC7\n63PC6\n62PD15\n61PD14\n60PD13\n59PD12\n58PD11\n57PD10\n56PD9\n55PD8\n54PB15\n53PB14\n52PB13\n51PB12VDD_3\nVSS_3\nPE1\nPE0\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPD7\nPD6\nPD5\nPD4\nPD3\nPD2\nPD1\nPD0\nPC12\nPC11\nPC10\nPA15\nPA1426PA3\n27 VSS_4\n28 VDD_4\n29PA4\n30PA5\n31PA6\n32PA7\n33PC4\n35PB0\n36PB1\n37PB2\n38PE7\n39PE8\n41PE1040PE9\n42PE11\n43PE12\n44PE13\n45PE14\n46PE15\n47PB10\n48PB11\n49 VSS_1\n50 VDD_1100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n7634PC5\n \n \nwww.geehy.com                                                                       Page 8 \nFigure 3 Distribution Diagram of APM32E103xCxE  Series LQFP64 Pins  \nLQFP641VBAT\n2 PC13-TAMPER-RTC\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PD0-OSC_IN\n6 PD1-OSC_OUT\n7NRST\n8PC0\n9PC1\n10PC2\n11PC3\n12VSSA\n13VDDA\n14 PA0-WKUP\n15PA1\n16PA2\n64VDD_3\n63VSS_3\n62PB9\n61PB8\n60BOOT0\n59PB7\n58PB6\n57PB5\n55PB3\n54PD2\n53PC12\n52PC11\n51PC10\n50PA15\n49PA14\n48VDD_2\n47VSS_2\n46PA13\n45PA12\n44PA11\n43PA10\n42PA9\n41PA8\n40PC9\n39PC8\n38PC7\n37PC6\n36PB15\n35PB14\n34PB13\n33PB1217PA3\n18 VSS_4\n19 VDD_4\n20PA4\n21PA5\n22PA6\n23PA7\n24PC4\n25PC5\n26PB0\n27PB1\n28PB2\n29PB10\n31 VSS_130PB11\n32 VDD_156PB4\n \nFigure 4 Distribution Diagram of APM32E 103xCxE  Series LQFP48 Pins  \nLQFP481VBAT\n2 PC13-TAMPER-RTC\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PD0-OSC_IN\n6 PD1-OSC_OUT\n7NRST\n8\n9\n10\n11\n12VSSA\nVDDA\nPA0-WKUP\nPA1\nPA2\nVDD_3\nVSS_3\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB3\nPA15\nPA1448\nVDD_247\nVSS_246\nPA1345\nPA1244\nPA1143\nPA1042\nPA941\nPA840\n39\n38\n37\n36\nPB1535\nPB1434\nPB1333\nPB1217PA3\n18\nVSS_119\nVDD_120PA4\n21PA5\n22PA6\n23PA7\n2413\n14\nPB015\nPB116\nPB2\nPB10\nPB11PB4\n32\n31\n30\n29\n28\n27\n26\n25\n \n \n \n \nwww.geehy.com                                                                       Page 9 \n图 5 Distribution Diagram of APM32E103xCxE  Series QFN 48 Pins  \n1 VBAT\n2 PC13-TAMPER-RTC\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PD0-OSC_IN\n6 PD1-OSC_OUT\n7 NRST\n8\n9\n10\n11\n12VSSA\nVDDA\nPA0\nPA1\nPA2\nVDD_3\nVSS_3\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB3\nPA15\nPA1448\nVDD_247\nVSS_246\nPA1345\nPA1244\nPA1143\nPA1042\nPA941\nPA840\n39\n38\n37\n36\nPB1535\nPB1434\nPB1333\nPB1217PA3\n18\nVSS_119\nVDD_120PA4\n21PA5\n22PA6\n23PA7\n2413\n14\nPB015\nPB116\nPB2\nPB10\nPB11PB4\n32\n31\n30\n29\n28\n27\n26\n25Exposed padQFN48\n \n3.2. Pin function description  \nTable 2 Legends/Abbreviations Used in Outpu t Pin Table  \nName  Abbreviation  Definition  \nPin name  Unless otherwise specified in parentheses below the pin name, the pin functions during \nand after reset are the same as the actual pin name  \nPin type  P Power pin  \nI Only input pin  \nI/O I/O pin  \nI/O struct ure 5T FT I/O  \n5Tf FT I/O , FM+ function  \nSTDA  I/O with 3.3 V tolerance, directly connected to ADC  \nSTD I/O with 3.3 V tolerance  \nB Dedicated Boot0 pin  \nRST Bidirectional reset pin with built -in pull -up resistor  \nNote  Unless otherwise specified in the notes, all I/O is set as floating input during and after reset  \nPin \nfunction  Default \nmultiplexing \nfunction  Function directly selected/enabled through peripheral register  \nRemap  Select this function through AFIO remapping register  \n \nwww.geehy.com                                                                       Page 10 \nTable 3 Description of APM32E103xCxE  by Pin Number  \nName  \n(Function after \nreset)  Typ\ne Struc\nture Default \nmultiplexing \nfunction  Remap  QFN48/L\nQFP48  LQFP6\n4 LQFP10\n0 LQFP14\n4 \nPE2 I/O 5T TRACECK , \nSMC_A23  - - - 1 1 \nPE3 I/O 5T TRACED0,  \nSMC_A19 , \nDMC_DQ4  - - - 2 2 \nPE4 I/O 5T TRACED1,  \nSMC_A20  - - - 3 3 \nPE5 I/O 5T TRACED2,  \nSMC_A21, \nDMC_DQ5  - - - 4 4 \nPE6 I/O 5T TRACED3,  \nSMC_A22,  \nDMC_DQ6  - - - 5 5 \nVBAT P - - - 1 1 6 6 \nPC13 -TAMPER -\nRTC \n(PC13) I/O STD TAMPER_RTC  - 2 2 7 7 \nPC14 -\nOSC32_IN  \n(PC14)  I/O STD OSC32_IN  - 3 3 8 8 \nPC15-\nOSC32_OUT  \n(PC15)  I/O STD OSC32_OUT  - 4 4 9 9 \nPF0 I/O 5T SMC_A0 , \nDMC_DQ7  - - - - 10 \nPF1 I/O 5T SMC_A1  - - - - 11 \nPF2 I/O 5T SMC_A2,  \nDMC_CS  - - - - 12 \nPF3 I/O 5T SMC_A3  - - - - 13 \nPF4 I/O 5T SMC_A4,  \nDMC_RAS  - - - - 14 \nPF5 I/O 5T SMC_A5,  \nDMC_CAS  - - - - 15 \nVSS_5 P - - - - - 10 16 \nVDD_5 P - - - - - 11 17 \nPF6 I/O - ADC3_IN4,  \nSMC_NIORD,  \nDMC_WE  - - - - 18 \n \nwww.geehy.com                                                                       Page 11 \nName  \n(Function after \nreset)  Typ\ne Struc\nture Default \nmultiplexing \nfunction  Remap  QFN48/L\nQFP48  LQFP6\n4 LQFP10\n0 LQFP14\n4 \nPF7 I/O - ADC3_IN5,  \nSMC_NREG  - - - - 19 \nPF8 I/O - ADC3_IN6,  \nSMC_NIOWR  - - - - 20 \nPF9 I/O - ADC3_IN7,  \nSMC_CD  - - - - 21 \nPF10  I/O - ADC3_IN8,  \nSMC_ INTR,  \nDMC_LDQM  - - - - 22 \nOSC_IN  I STD - PD0 5 5 12 23 \nOSC_OUT  O STD - PD1 6 6 13 24 \nNRST  I/O RST - - 7 7 14 25 \nPC0 I/O STDA  ADC123_IN10  - - 8 15 26 \nPC1 I/O STDA  ADC123_IN11  - - 9 16 27 \nPC2 I/O STDA  ADC123_IN12  - - 10 17 28 \nPC3 I/O STDA  ADC123_IN13  - - 11 18 29 \nVSSA P - - - 8 12 19 30 \nVREF- P - - - - - 20 31 \nVREF+ P - - - - - 21 32 \nVDDA P - - - 9 13 22 33 \nPA0-WKUP  \n(PA0)  I/O STDA  WKUP,  \nUSART2_CTS,  \nADC123_IN0,  \nTMR2_CH1_ETR,  \nTMR5_CH1,  \nTMR 8_ETR  - 10 14 23 34 \nPA1 I/O STDA  USART2_RTS,  \nADC123_IN1,  \nTMR 5_CH2,  \nTMR2_CH2  - 11 15 24 35 \nPA2 I/O STDA  USART2_TX,  \nTMR5_CH3 , \nADC123_IN2,  \nTMR2_CH3  - 12 16 25 36 \nPA3 I/O STDA  USART2_RX,  \nTMR5_CH4 , \nADC12 3_IN3,  - 13 17 26 37 \n \nwww.geehy.com                                                                       Page 12 \nName  \n(Function after \nreset)  Typ\ne Struc\nture Default \nmultiplexing \nfunction  Remap  QFN48/L\nQFP48  LQFP6\n4 LQFP10\n0 LQFP14\n4 \nTMR2_CH4  \nVSS_4 P - - - - 18 27 38 \nVDD_4 P - - - - 19 28 39 \nPA4 I/O STDA  SPI1_NSS , \nUSART2_CK,  \nDAC_OUT1,  \nADC12_IN4  - 14 20 29 40 \nPA5 I/O STDA  SPI1_SCK,  \nDAC_OUT2,  \nADC12_IN5  - 15 21 30 41 \nPA6 I/O STDA  SPI1_MISO,  \nTMR8_BKIN,  \nADC12_IN6  \nTMR3_CH1  TMR1_BKIN  16 22 31 42 \nPA7 I/O STDA  SPI1_MOSI,  \nTMR8_CH1N,  \nADC12_IN7,  \nTMR3_CH2  TMR1_CH1N  17 23 32 43 \nPC4 I/O STDA  ADC12_IN14  - - 24 33 44 \nPC5 I/O STDA  ADC12_IN15  - - 25 34 45 \nPB0 I/O STDA  ADC12_IN8,  \nTMR3_CH3,  \nTMR8_CH2N  TMR1_CH2N  18 26 35 46 \nPB1 I/O STDA  ADC12_IN9,  \nTMR3_CH4,  \nTMR8_CH3N  TMR1_CH3N  19 27 36 47 \nPB2 \n(PB2,BOOT1)  I/O 5T - - 20 28 37 48 \nPF11  I/O 5T SMC_NIOS16,  \nDMC_BA  - - - - 49 \nPF12  I/O 5T SMC_A6,  \nDMC_A10  - - - - 50 \nVSS_6 P - - - - - - 51 \nVDD_6 P - - - - - - 52 \nPF13  I/O 5T SMC_A7,  \nDMC_A0  - - - - 53 \nPF14  I/O 5T SMC_A8,  \nDMC_A1  - - - - 54 \n \nwww.geehy.com                                                                       Page 13 \nName  \n(Function after \nreset)  Typ\ne Struc\nture Default \nmultiplexing \nfunction  Remap  QFN48/L\nQFP48  LQFP6\n4 LQFP10\n0 LQFP14\n4 \nPF15  I/O 5T SMC_A9,  \nDMC_A2  - - - - 55 \nPG0 I/O 5T SMC_A10,  \nDMC_A3  - - - - 56 \nPG1 I/O 5T SMC_A11  - - - - 57 \nPE7 I/O 5T SMC_D4  TMR1_ETR  - - 38 58 \nPE8 I/O 5T SMC_D5,  \nDMC_A4  TMR1_CH1N  - - 39 59 \nPE9 I/O 5T SMC_D6,  \nDMC_A5  TMR1_CH1  - - 40 60 \nVSS_7 P - - - - - - 61 \nVDD_7 P - - - - - - 62 \nPE10  I/O 5T SMC_D7,  \nDMC_A6  TMR1_CH2N  - - 41 63 \nPE11  I/O 5T SMC_D8,  \nDMC_A7  TMR1_CH2  - - 42 64 \nPE12  I/O 5T SMC_D9,  \nDMC_A8  TMR1_CH3N  - - 43 65 \nPE13  I/O 5T SMC_D10,  \nDMC_A9  TMR1_CH3  - - 44 66 \nPE14  I/O 5T SMC_D11  TMR1_CH4  - - 45 67 \nPE15  I/O 5T SMC_D12,  \nDMC_CK  TMR1_BKIN  - - 46 68 \nPB10  I/O 5T I2C2_SCL,  \nUSART3_TX,  \nDMC_UDQM  TMR2_CH3  21 29 47 69 \nPB11  I/O 5T I2C2_SDA,  \nUSART3_RX,  \nCKE TMR2_CH4  22 30 48 70 \nVSS_1 P - - - 23 31 49 71 \nVDD_1 P - - - 24 32 50 72 \nPB12  I/O 5T SPI2_NSS,  \nI2S2_WS,  \nI2C2_SMBAI,  \nUSART3_CK,  \nTMR1_BKIN,  \nCAN2_RX  - 25 33 51 73 \nPB13  I/O 5T SPI2_SCK,  - 26 34 52 74 \n \nwww.geehy.com                                                                       Page 14 \nName  \n(Function after \nreset)  Typ\ne Struc\nture Default \nmultiplexing \nfunction  Remap  QFN48/L\nQFP48  LQFP6\n4 LQFP10\n0 LQFP14\n4 \nI2S2_CK,  \nUSART3_CTS,  \nTMR1_CH1N,  \nCAN2_TX  \nPB14  I/O 5T SPI2_MISO,  \nTMR1_CH2N,  \nUSART3_RTS  - 27 35 53 75 \nPB15  I/O 5T SPI2_MOSI,  \nI2S2_SD,  \nTMR1_CH3N  - 28 36 54 76 \nPD8 I/O 5T SMC_D13  USART3_TX  - - 55 77 \nPD9 I/O 5T SMC_D1 4 USART3_RX  - - 56 78 \nPD10  I/O 5T SMC_D15  USART3_CK  - - 57 79 \nPD11  I/O 5T SMC_A16  USART3_CTS  - - 58 80 \nPD12  I/O 5T SMC_A17  TMR4_CH1,  \nUSART3_RTS  - - 59 81 \nPD13  I/O 5T SMC_A18  TMR4_CH2  - - 60 82 \nVSS_8 P - - - - - - 83 \nVDD_8 P - - - - - - 84 \nPD14  I/O 5T SMC_D0  TMR4_CH3  - - 61 85 \nPD15  I/O 5T SMC_D1  TMR4_CH4  - - 62 86 \nPG2 I/O 5T SMC_A12  - - - - 87 \nPG3 I/O 5T SMC_A13  - - - - 88 \nPG4 I/O 5T SMC_A14  - - - - 89 \nPG5 I/O 5T SMC_A15  - - - - 90 \nPG6 I/O 5T SMC_INT2  - - - - 91 \nPG7 I/O 5T SMC_INT3  - - - - 92 \nPG8 I/O 5T DMC_CLK  - - - - 93 \nVSS_9 P - - - - - - 94 \nVDD_9 P - - - - - - 95 \nPC6 I/O 5T I2S2_MCK,  \nTMR8_CH1,  \nSDIO_D6  TMR3_CH1  - 37 63 96 \nPC7 I/O 5T I2S3_MCK,  \nTMR8_CH2,  TMR3_CH2  - 38 64 97 \n \nwww.geehy.com                                                                       Page 15 \nName  \n(Function after \nreset)  Typ\ne Struc\nture Default \nmultiplexing \nfunction  Remap  QFN48/L\nQFP48  LQFP6\n4 LQFP10\n0 LQFP14\n4 \nSDIO_D7  \nPC8 I/O 5T TMR8_CH3,  \nSDIO_D0  TMR3_CH3  - 39 65 98 \nPC9 I/O 5T TMR8_CH4,  \nSDIO_D1  TMR3_CH4  - 40 66 99 \nPA8 I/O 5T USART1_CK,  \nTMR1_CH1,  \nMCO  - 29 41 67 100 \nPA9 I/O 5T USART1_TX,  \nTMR1_CH2  - 30 42 68 101 \nPA10  I/O 5T USART1_RX,  \nTMR1_CH3  - 31 43 69 102 \nPA11  I/O 5T USART1_CTS,  \nUSBDDM,  \nUSBD2DM,  \nCAN1_RX,  \nTMR1_CH4  - 32 44 70 103 \nPA12  I/O 5T USART1_RTS,  \nUSBDDP  \nUSBD2DP,  \nCAN1_TX,  \nTMR1_ETR  - 33 45 71 104 \nPA13  \n(JTMS,SWDIO)  I/O 5T - PA13  34 46 72 105 \nNC - - - - - - 73 106 \nVSS_2 P - - - 35 47 74 107 \nVDD_2 P - - - 36 48 75 108 \nPA14  \n(JTCK,SWCLK)  I/O 5T - PA14  37 49 76 109 \nPA15 \n(JTDI)  I/O 5T SPI3_NSS , \nI2S3_WS  TMR2_CH1_E\nTR,PA15,  \nSPI1_NSS  38 50 77 110 \nPC10  I/O 5T UART4_TX,  \nSDIO_D2,  \nDMC_DQ8  USART3_TX  - 51 78 111 \nPC11  I/O 5T UART4_RX,  \nSDIO_D3,  \nDMC_DQ9  USART3_RX  - 52 79 112 \nPC12  I/O 5T UART5_TX,  USART3_CK  - 53 80 113 \n \nwww.geehy.com                                                                       Page 16 \nName  \n(Function after \nreset)  Typ\ne Struc\nture Default \nmultiplexing \nfunction  Remap  QFN48/L\nQFP48  LQFP6\n4 LQFP10\n0 LQFP14\n4 \nSDIO_CK  \nPD0 \n(OSC_IN)  I/O 5T SMC_D2  CAN_RX  - - 81 114 \nPD1 \n(OSC_OUT)  I/O 5T SMC_D3  CAN_TX  - - 82 115 \nPD2 I/O 5T TMR3_ETR,  \nUART5_RX,  \nSDIO_CMD,  \nDMC_DQ10  - - 54 83 116 \nPD3 I/O 5T SMC_CLK,  \nDMC_DQ11  USART2_CTS  - - 84 117 \nPD4 I/O 5T SMC_NOE,  \nDMC_DQ12  USART2_RTS  - - 85 118 \nPD5 I/O 5T SMC_NWE,  \nDMC_DQ13  USART2_TX  - - 86 119 \nVSS_10 P - - - - - - 120 \nVDD_10 P - - - - - - 121 \nPD6 I/O 5T SMC_NWAIT,  \nDMC_DQ14  USART2_RX  - - 87 122 \nPD7 I/O 5T SMC_NE1,  \nSMC_NCE2  USART2_CK  - - 88 123 \nPG9 I/O 5T SMC_NE2,  \nSMC_NCE3,  \nDMC_DQ15  - - - - 124 \nPG10  I/O 5T SMC_NCE4_1,  \nSMC_NE3  - - - - 125 \nPG11  I/O 5T SMC_NCE4_2  - - - - 126 \nPG12  I/O 5T SMC_NE4,  \nDMC_DQ0  - - - - 127 \nPG13  I/O 5T SMC_A24,  \nDMC_DQ1  - - - - 128 \nPG14  I/O 5T SMC_A25,  \nDMC_DQ2  - - - - 129 \nVSS_11 P - - - - - - 130 \nVDD_11 P - - - - - - 131 \nPG15  I/O 5T DMC_DQ3  - - - - 132 \nPB3 \n(JTDO)  I/O 5T SPI3_SCK,  \nI2S3_CK  PB3,  \nTRACESWO,  39 55 89 133 \n \nwww.geehy.com                                                                       Page 17 \nName  \n(Function after \nreset)  Typ\ne Struc\nture Default \nmultiplexing \nfunction  Remap  QFN48/L\nQFP48  LQFP6\n4 LQFP10\n0 LQFP14\n4 \nTMR2_CH2,  \nSPI1_SCK  \nPB4 \n(NJTRST)  I/O 5T SPI3_MISO  PB4,  \nTMR3_CH1,  \nSPI1_MISO  40 56 90 134 \nPB5 I/O STD I2C1_SMBAI,  \nSPI3_MOSI,  \nI2S3_SD  TMR3_CH2,  \nSPI1_MO SI, \nCAN2_RX  41 57 91 135 \nPB6 I/O 5T I2C1_SCL,  \nI2C3_SCL,  \nTMR4_CH1  USART1_TX,  \nCAN2_TX  42 58 92 136 \nPB7 I/O 5T I2C1_SDA,  \nI2C3_SDA,  \nSMC_NADV,  \nTMR4_CH2  USART1_RX  43 59 93 137 \nBOOT0  I B - - 44 60 94 138 \nPB8 I/O 5T TMR4_CH3,  \nSDIO_D4  I2C1_SCL,  \nI2C3_SCL,  \nCAN1_R X 45 61 95 139 \nPB9 I/O 5T TMR4_CH4,  \nSDIO_D5  I2C1_SDA,  \nI2C3_SDA,  \nCAN1_TX  46 62 96 140 \nPE0 I/O 5T TMR4_ETR,  \nSMC_NBL0  - - - 97 141 \nPE1 I/O 5T SMC_NBL1  - - - 98 142 \nVSS_3 P - - - 47 63 99 143 \nVDD_3 P - - - 48 64 100 144 \nNote:  \n(1) PC13, PC14 and PC15 are powered through the power switch. Since the switch only sinks limited current (3mA), the \nuse of GPIO from PC13 to PC15 in output mode is limited:  \n① The speed shall not exceed 2MHz when the heavy load is 30pF;  \n② Not used for current source (e.g. driving LED).  \n(2) For Pin 5 and Pin 6 of LQFP64 and LQFP48 package, the default configuration after the chip is reset is OSC_IN and \nOSC_OUT, the software can  reset these two pins with PD0 and PD1 functions; for LQFP100 package, PD0 and PD1 \nare inherent function pins.  \n \nwww.geehy.com                                                                       Page 18 \n4. Functional description  \nThis chapter mainly introduces the system architecture, interrupt, on -chip memory, clock, power \nsupply and peripheral fea tures of APM32E103xCxE  series products; for information about the \nArm® Cortex®-M3 core, please refer to the Arm® Cortex®-M3 technical reference manual, which \ncan be downloaded from ARM ’s website.  \n \nwww.geehy.com                                                                       Page 19 \n4.1. System architecture  \n4.1.1.  System block diagra m \nFigure 6APM32E103xCxE  System Block Diagram  \nArm® Cortex®-M3\nFMCJTAG/SWD\nBUS MATRIX\nAHB/APB1 BRIDGE AHB/APB2 BRIDGEDMA1/2\nTMR2/3/4/5/6/7\nRTC\nWWDT\nIWDT\nSPI2/I2S2\nSPI3/I2S3\nUSART2/3\nUART4/5\nI2C1/I2C3AFIO\nEINT\nGPIO A/B/C/D/E/F/G\nADC1/2/3\nTMR1/8\nSPI1\nUSART1\nI2C2\nUSBD\nCAN1/2\nBAKPR\nPMUI-Code\nD-Code\nSysten Bus\nFLASH\nAHB BUS\nFPUCRCSDIOEMMC\nSRAM\nDAC*2 T Sensor\n \n \n \nwww.geehy.com                                                                       Page 20 \n4.1.2.  Address mapping  \nFigure 7 APM32 E103xC xE Series Address Mapping Diagram  \n0xFFFF FFFF\n0xE000 0000\n0x4000  0000\n0x2000  0000\nFlash \n0x0000  0000Reserved\nCRC\nReserved\nFlash Interface\nReserved\nRCM\nReserved\nDMA1\nReserved\nUSART1\nSPI1\nTMR1\nADC2\nADC1\nPort E\nPort D\nPort C\nPort B\nPort A\nEINT\nAFIO\nReserved\nPMU\nBAKPR\nReserved\nCAN1/2\nShared USBD /CAN \nSRAM 512 bytes\nUSBD Register\nI2C2\nI2C1/I2C3\nUSART3\nUSART2\nReserved\nSPI3/I2S3\nReserved\nIWDT\nWWDT\nRTC\nTMR4\nTMR3\nTMR20x4002 3400\n0x4002 3000\n0x4002 2400\n0x4002 2000\n0x4002 1400\n0x4002 1000\n0x4002 0400\n0x4002 0000\n0x4001 3C00\n0x4001 3800\n0x4001 3400\n0x4001 3000\n0x4001 2C00\n0x4001 2800\n0x4001 2400\n0x4001 1C00\n0x4001 1800\n0x4001 1400\n0x4001 1000\n0x4001 0C00\n0x4001 0800\n0x4001 0400\n0x4001 0000\n0x4000 7400\n0x4000 7000\n0x4000 6C00\n0x4000 6800\n0x4000 6400\n0x4000 6000\n0x4000 5C00\n0x4000 5800\n0x4000 5400\n0x4000 4C00\n0x4000 4800\n0x4000 4400\nReserved0x4000 3C00\n0x4000 3800\n0x4000 3400\n0x4000 3000\n0x4000 2C00\n0x4000 2800\n0x4000 0C00\n0x4000 0800\n0x4000 0400\n0x4000 00000x2002  0000\nReservedSystem MemoryOption Byte\n0x0800  00000x1FFF  F0000x1FFF  F8000x1FFF  F80F\nTMR7\nTMR6\nTMR50x4000 10000x4000 14000x4000 1800SPI2/I2S20x4000 4000UART4UART50x4000 5000DAC0x4000 7800Port G\nPort F0x4001 2000TMR8ADC30x4001 4000SDIO0x4001 8000Reserved0x4001 8400DMA20x4002 0400EMMC bank 4 PCCARD\nEMMC bank 3 \nNAND (NAND2)\nEMMC bank 2 \nNAND (NAND1)\nEMMC bank 1 \nNOR/PSRAM 4/SDRAM\nEMMC bank 1 \nNOR/PSRAM 1/SDRAM0x6000 0000EMMC bank 1 \nNOR/PSRAM 3/SDRAM\nEMMC bank 1 \nNOR/PSRAM 2/SDRAM0x6400 00000x6800 00000x6C00 00000x7000 00000x8000 00000x9000 00000x9FFF FFFFReserved\nFPU0x4002 40000x4002 4400\nReservedSRAMReservedAPB1 PeripheralReservedAPB2 PeripheralReservedAHB PerrpheralReservedEMMC bankEMMC Register\nM3 Core \nPeripheralReserved\n0x4001 00000x4001 80000xA000 00000xA000 0FFF\nMapping Area\n \n \nwww.geehy.com                                                                       Page 21 \n4.1.3.  Startup configuration  \nAt startup, the user can selec t one of the following three startup modes by setting the high and \nlow levels of the Boot pin:  \n\uf06c Startup from main memory  \n\uf06c Startup from BootLoader  \n\uf06c Startup from built -in SRAM  \nThe user can use USART interface to reprogram the user Flash if boot from BootLoader.  \n4.2. Core  \nThe core of APM32E103xCxE  is Arm® Cortex®-M3. Based on this platform, the development \ncost is low and the power consumption is low. It can provide excellent computing performance \nand advanced system interrupt response, and is compatible with all ARM tools and software.  \n4.3. Interrupt controller  \n4.3.1.  Nested Vector Interrupt Controller (NVIC)  \nIt embeds a nested vectored interrupt controller  (NVIC) that can handle up to 65  maskable \ninterrupt channels (not including 16 interrupt lines of Cortex®-M3) and 16 priority  levels. The \ninterrupt vector entry address can be directly transmitted to the core, so that the interrupt \nresponse processing with low delay can give priority to the late higher priority interrupt.  \n4.3.2.  External Interrupt/Event Controller (EINT)  \nThe external i nterrupt/event controller consists of 19 edge detectors, and each detector \nincludes edge detection circuit and interrupt/event request generation circuit; each detector can \nbe configured as rising edge trigger, falling edge trigger or both and can be maske d \nindependently. Up to 112 GPIOs can be connected to the 16 external interrupt lines.  \n4.4. On-chip memory  \nOn-chip memory includes main memory area, SRAM and information block; the information \nblock includes system memory area and option byte; the system memory area stores \nBootLoader, 96 -bit unique device ID and capacity information of main memory area; the system \nmemory area has been written into the program and cannot be erased.  \nTable 5 On -chip Memory Area  \nMemory  Maximum \ncapacity  Function  \nMain memory \narea 512 KB Store user programs and data.  \nSRAM  128 KB CPU can access at 0 waiting cycle (read/write).  \nSystem memory \narea 2KB Store BootLoader, 96 -bit unique device ID, and main memory area \ncapacity information  \nOption byte  16Bytes  Configure main memory area read -write protection and MCU working \nmode  \n4.5. Clock  \nClock tree of APM32E103xCxE  is shown in the figure below:  \n \nwww.geehy.com                                                                       Page 22 \nFigure 8 APM32E103xCxE  Clock Tree  \nLSICLK\n40KHz\nLSECLK \nOSC\n32.768\nKHz\n4-16MHz\nHSECLK \nOSC\n8MHz\nHSICLK/128\n/2\n/2PLLHSEPSC PLLSEL\n×2.3.4\n...16\nPLLAHB\nPrescaler\n/1,2...512\nAPB1\nRrescaler\n/1,2,4,8,16\nAPB2\nPRESCLAER\n/1,2,4,8,16CSSRTCIWDTCLK\nFMCCLKUSBDCLK\nSCSELTMR2,3,4,5,6,7\nif(APB1 prescaler =1)×1\nelse×2TMRxCLK\n(x=2,3.\n..7)USBD\nPrescaler\n/1,1.5,\n2,2.5\nPCLK2TMRxCLK\n(x=1,8)SMCCLK\nTMR1,8\nif(APB2 prescaler =1)×1\nelse×2ADC\nPrescaler\n/2,4,6,8ADCCLKHCLKSDIOCLK\nPCLK1FCLK/8\n/2Cortex \nSystem \nClock\n/2PLLCLK\nHSICLK\nHSECLK\nSYSCLKMCO\nI2SxCLK\n(x=2,3)RTCSEL[1:0]\nHCLK/2\nSYSCLK\n120MHz \nMAX\nMCO48MHz\n120MHz MAX\n120MHz MAX60MHz MAXFPUCLKFPU\nPrescaler\n/1,2\n120MHz MAX60MHz MAXOSC_OUT\nOSC_INOSC32_OUT\nOSC32_INDMCCLK /1,2,4\n \n4.5.1.  Clock source  \nClock source is divided into high -speed clock and low -speed clock according to the speed; the \nhigh-speed clock includes HSICLK and HSECLK, and the low -speed clock includes LSECLK \nand LSICLK; clock source is divided into internal clock and external clock according to the chip \ninside/outside; the internal clock in cludes HSICLK and LSICLK, and the external clock includes \nHSECLK and LSECLK, among which HSICLK is calibrated by the factory to ±1% accuracy.  \n4.5.2.  System clock  \nHSICLK, PLLCLK and HSECLK can be selected as system clock; the clock source of PLLCLK \ncan be one of H SICLK and HSECLK; the required  system clock can be obtained by configuring \nPLL clock multiplier factor and frequency dividing coefficient.  \nWhen the product is reset and started, HSICLK is selected as the system clock by default, and \nthen the user can choos e one of the above clock sources as the system clock by himself. When \nHSECLK failure is detected, the system will automatically switch to the HSICLK, and if an \n \nwww.geehy.com                                                                       Page 23 \ninterrupt is enabled, the software can receive the related interrupt.  \n4.5.3.  Bus clock  \nAHB, APB1 and AP B2 are built in. The clock source of AHB is SYSCLK, and the clock source of \nAPB1 and APB2 is HCLK ; the required clock can be obtained by configuring the frequency \ndividing coefficient. The maximum frequency of AHB and high -speed APB2 is 120MHz, and the \nmaximum frequency of APB1 is 60MHz.  \n4.6. Power supply  and power management  \n4.6.1.  Power supply scheme  \nTable 4 Power Supply Scheme  \nName  Voltage range  Instruction  \nVDD 2.0～3.6V I/Os (see pin distribution diagram for specific IO) and internal voltage regulator \nare powered through V DD pin. \nVDDA/VSSA 2.0～3.6V Power supply of ADC, DAC, reset modul e, RC oscillator and PLL analog part; \nwhen ADC or DAC is used, V DDA shall not be less than 2.4V; V DDA and V SSA \nmust be connected to V DD and V SS. \nVBAT 1.8～3.6V When V DD is closed, RTC, external 32KHz oscillator and backup register are \nsupplied through inte rnal power switch.  \n4.6.2.  Voltage regulator  \nTable 5 Regulator Operating Mode  \nName  Instruction  \nMaster mode (MR)  Used in run mode  \nLow-power mode (LPR)  Used in stop mode  \nPower -down mode  Used in standby mode, when the voltage regulator has hi gh impedance output, the core \ncircuit is powered down, the power consumption of the voltage regulator is zero, and all \ndata of registers and SRAM will be lost.  \n Note: The voltage regulator is always in working state after reset, and outputs with high impe dance in power -down \nmode.  \n4.6.3.  Power supply voltage monitor  \nPower -on reset (POR) and power -down reset (PDR) circuits are integrated inside the product. \nThese two circuits are always in working condition.  When the power -down reset circuit \nmonitors that the powe r supply voltage is lower than the specified threshold value (V POR/PDR ), \neven if the external reset circuit is used, the system will remain reset.  \n \nThe product has a built -in programmable voltage regulator (PVD) that can monitor V DD and \ncompare it with V PVD threshold. When V DD is outside the V PVD threshold range and the interrupt \nis enabled, the MCU can be set to a safe state through the interrupt service program.  \n4.7. Low-power mode  \nAPM32E103xCxE  supports three low -power modes, namely, sleep mode, stop mode and  \nstandby mode, and there are differences in power, wake -up time and wake -up mode among \nthese three modes. The low -power mode can be selected according to the actual application \nrequirements.  \n \nwww.geehy.com                                                                       Page 24 \nTable 6 Low Power Consumption Mode  \nMode  Instruction  \nSleep mode  The core stops working, all peripherals are working, and it can be woken up through interrupts/events  \nStop mode  Under the condition that SRAM and register data are not lost, the stop mode can achieve the lowest \npower consumption;  \nThe c lock of the internal 1. 3V power supply module will stop, HSECLK crystal resonator, HSICLK and \nPLL will be prohibited, and the voltage regulator can be configured in normal mode or low power mode;  \nAny external interrupt line can wake up MCU, and the externa l interrupt lines include one of the 16 \nexternal interrupt lines, PVD output, RTC and USBD.  \nStandby mode  The power consumption in this mode is the lowest;  \nInternal voltage regulator is turned off, all 1. 3V power supply modules are powered off, HSECLK crys tal \nresonator, HSICLK and PLL clocks are turned off, SRAM and register data disappear, RTC area and \nbackup register contents remain, and standby circuit still works;  \nThe external reset signal on NRST, IWDT reset, rising edge on WKUP pin or RTC event will w ake \nMCU out of standby mode.  \n4.8. DMA  \n2 built -in DMAs; DMA1 supports 7 channels and DMA2 supports 5 channels. Each channel \nsupports multiple DMA requests, but only one DMA request is allowed to enter the DMA \nchannel at the same time. The peripherals supporting  DMA requests are ADC, SPI, US ART, \nI2C, and TMRx. Four levels of DMA channel priority can be configured. Support \n"memory →memory, memory →peripheral, peripheral →memory" transfer of data (the memory \nincludes Flash 、SRAM、SDRAM)  \n4.9. GPIO  \nGPIO can be configured as general input, general output, m ultiplexing function and analog \ninput、output. The general input can be configured as floating input, pull -up input and  pull-down \ninput; the general output can be configured as push -pull output and open -drain output; the \nmultiplexing function can be used fo r digital peripherals; and the analog input and output can be \nused for analog peripherals and low -power mode; the enable and disable pull -up/pull -down \nresistor can be configured; the speed of 2MHz, 10MHz and 50MHz can be configured; the \nhigher the speed is , the greater the power and the noise will be.  \n4.10.  Communication peripherals  \n4.10.1.  USART/UART  \nUp to 5 universal synchronous/asynchronous transmitter receivers are built in the chip. The \nUSART1 interface can communicate at a rate of 4.5Mbit/s, while other USART/UART interfaces \ncan communicate at a rate of 2.25Mbit/s. All USART/UART interfaces can configure baud rate, \nparity check bit, stop bit, and data bit length; except UART5, all the other USART/UART can \nsupport DMA. USART/UART function differences are shown in the  table below:  \nTable 7 USART/UART Function Differences  \nUSART mode/function  USART1  USART 2 USART 3 UART4  UART5  \nHardware flow control of modem  √ √ √ — — \nSynchronous mode  √ √ √ √ √ \nSmart card mode  √ √ √ — — \nIrDASIR coder -encoder functions  √ √ √ √ √ \nLIN mode  √ √ √ √ √ \n \nwww.geehy.com                                                                       Page 25 \nUSART mode/function  USART1  USART 2 USART 3 UART4  UART5  \nSingle -line half -duplex mode  √ √ √ √ √ \nSupport DMA function  √ √ √ √ — \nNote: √ = support.  \n4.10.2.  I2C \nI2C1/2 and I2C3 bus interfaces are built in. I2C1 and I2C3 share hardware inte rface and \nregister base address . Therefore, I2C1 and I2C3 cannot be use d at the same time.  \n \nI2C1/2 both can work in multiple master modes or slave modes, support 7 -bit or 10 -bit \naddressing, and support dual -slave addressing in 7 -bit slave mode; the communication rate \nsupports standard mode (up to 100kbit/s) and fast mode (up to 400kbit/s); hardware CRC \ngenerator/checker are built in; they can operate with DMA and support SMBus 2.0 \nversion/PMBus.  \n \nI2C3  bus can operate in standard mode, fast mode and high -speed mode. The devices in high -\nspeed mode and fast mode are downward comp atible.  \n4.10.3.  SPI/I2S  \nThree built -in SPIs, support full duplex and half duplex communication in master mode and \nslave mode, can use DMA controller, and can configure 4~16 bits per frame, and communicate \nat a rate of up to 18Mbit/s.  \n \n2 built -in I2S (multiplexed w ith SPI2 and SPI3 respectively), support half duplex communication \nin master mode and slave mode, support synchronous transmission, and can be configured \nwith 16 -bit, 24 -bit and 32 -bit data transfer with 16 -bit or 32 -bit resolution. The configurable \nrange of audio sampling rate is 8kHz~48kHz; when one or two I2S interfaces are configured as \nthe master mode, the master clock can be output to external DAC or decoder (CODEC) at 256 \ntimes of sampling frequency.  \n4.10.4.  CAN  \n2 built -in CANs (CAN1 and CAN2 can be used at the same time), compatible with 2.0A and \n2.0B (active) specification, and can communicate at a rate of up to 1Mbit/s. It can receive and \nsend standard frame of 11 -bit identifier and extended frame of 29 -bit identifier. It has 3 sending \nmailboxes and 2 rece iving FIFO, 14 3 -level adjustable filters.  \n4.10.5.  USBD  \nThe product embeds USBD modules (USBD1 and USBD2) compatible with full -speed USBD \ndevices, which comply with the standard of full -speed USBD devices (12Mb/s) , and the \nendpoints can be configured by software, and have standby/wake -up functions. The dedicated \n48MHz clock for USBD is directly generated by internal PLL. When using the USBD function, \nthe system clock can only be one of 48MHz, 72MHz, 96MHz and 120MHz, which can obtain \n48MHz required for USBD through  1 fractional frequency, 1.5 fractional frequency, 2 fractional \nfrequency and 2.5 fractional frequency respectively.  \n \nUSBD1 and USBD2 share register address and pin interface, so only one of them can be used \nat the same time.  \n1.1.1  Simultaneous use of USBD and C AN interfaces  \nThis product USBD1 (2) and CAN1 (2) sharing the same dedicated 512 - byte SRAM memory \nused to send and receive data, USBD  and CAN therefore be ready to use at the same \ntime.Details are as follows:  \n\uf06c CAN1 and USBD2 could  be used at the same time  \n \nwww.geehy.com                                                                       Page 26 \n\uf06c CAN2 and USBD1 could be used  at the same time  \n\uf06c USBD1 and USBD2 could not be used  at the same time  \n\uf06c CAN1 and CAN2 could be  used at the same time  \nNote: Although there are actually 2 identical USBDs (with the same pins), they can\'t be used together, so it\'s eq uivalent to \nonly 1.Users can achieve "simultaneous use" by remapping (reuse of pins).  \n4.11.  Analog peripherals  \n4.11.1.  ADC  \n3 built -in ADCs with 12 -bit accuracy, up to 21 external channels and 2 internal channels for \neach ADC. The internal channels measure the temperatur e sensor voltage and reference \nvoltage respectively. ADC1 and ADC2 have 16 external channels, ADC3 generally has 8 \nexternal channels; A/D conversion mode of each channel has single, continuous, scan or \nintermittent modes, ADC conversion results can be left  aligned or right aligned and stored in 16 \nbit data register; they support analog watchdog, and DMA.  \n4.11.1.1.  Temperature sensor  \nA temperature sensor (TSensor) is built in, which is internally connected with ADC_IN16 \nchannel. The voltage generated by the sensor cha nges linearly with temperature, and the \nconverted voltage value can be obtained by ADC and converted into temperature.  \n4.11.1.2.  Internal reference voltage  \nBuilt-in reference voltage V REFINT , internally connected to ADC_IN17 channel, which can be \nobtained through AD C; V REFINT  provides stable voltage output for ADC.  \n4.11.2.  DAC  \nTwo built -in 12 -bit DACs, and each corresponding to an output channel, which can be \nconfigured in 8 -bit and 12 -bit modes, and the DMA function is supported. The waveform \ngeneration supports noise wave and triangle wave. The conversion mode supports independent \nor simultaneous conversion and the trigger mode supports external signal trigger and internal \ntimer update trigger.  \n4.12.  Timer  \n2 built -in 16 -bit advanced timers (TMR1/8), 4 general -purpose timers (TMR2 /3/4/5), 2 basic \ntimers (TMR6/7), 1 independent watchdog timer, one window watchdog timer and 1 system tick \ntimer.  \n \nWatchdog timer can be used to detect whether the program is running normally.  \n \nThe system tick timer is the peripheral of the core with auto matic reloading function. When the \ncounter is 0, it can generate a maskable system interrupt, which can be used for real -time \noperating system and general delay.  \nTable 8 Function Comparison between Advanced/General -purpose/Basic and Sy stem Tick Timers  \nTimer type  System tick \ntimer  Basic timer  General -purpose timer  Advanced timer  \nTimer name  Sys Tick Timer  TMR6  TMR7  TMR2  TMR3  TMR4  TMR5  TMR1  TMR8  \nCounter resolution  24-bit 16 bits  16 bits  16 bits  \nCounter type  Down  Up Up, down, up/down  Up, down, \nup/down  \n \nwww.geehy.com                                                                       Page 27 \nTimer type  System tick \ntimer  Basic timer  General -purpose timer  Advanced timer  \nPrescaler coefficient  - Any integer \nbetween 1 and \n65536  Any integer between 1 and \n65536  Any integer \nbetween 1 and \n65536  \nGeneral DMA request  - OK OK OK \nCapture/Comparison \nchannel  - - 4 4 \nComplementary outputs  - No No Yes \nPin characterist ics - - There are 5 pins in total:  \n1-way external trigger signal \ninput pins,  \n4-way channel (non -\ncomplementary channel) pins  There are 9 pins \nin total:  \n1-way external \ntrigger signal \ninput pins,  \n1-way braking \ninput signal pins,  \n3-pair \ncomplementary \nchannel p ins, \n1-way channel \n(non-\ncomplementary \nchannel) pins  \nFunction  \nInstruction  Special for real -\ntime operating \nsystem  \nAutomatic \nreloading function \nsupported  \nWhen the counter \nis 0, it can \ngenerate a \nmaskable system \ninterrupt  \nCan program the \nclock source  Used to generate \nDAC trigger \nsignals.  \nCan be used as \na 16-bit general -\npurpose \ntimebase \ncounter.  Synchronization or e vent \nchaining function provided  \nTimers in debug mode can be \nfrozen.  \n-Can be used to generate PWM \noutput  Each timer has \nindependent DMA request \ngener ation.  \nIt can handle incremental \nencoder signals  It has \ncomplementary \nPWM output with \ndead band \ninsertion  \nWhen configured \nas a 16 -bit \nstandard timer, it \nhas the same \nfunction as the \nTMRx timer.  \nWhen configured \nas a 16 -bit PWM \ngenerator, it has \nfull modula tion \ncapability \n(0~100%).  \nIn debug mode, \nthe timer can be \nfrozen, and PWM \noutput is \ndisabled.  \nSynchronization \nor event chaining \nfunction provided.  \nTable 9 Independent Watchdog and Window Watchdog Timers  \nName  Counter \nresolution  Counter  \ntype Prescaler \ncoefficient  Functional Description  \nIndependent \nwatchdog  12-bit Down  Any integer \nbetween 1 and \n256 The clock is provided by an internally independent RC \noscillator of 40KHz, which is independent of the \nmaster clock, so it can run in stop and standby \nmodes.  \nThe whole system can be reset in case of problems.  \nIt can provide timeout management for applications \nas a free -running timer.  \nIt can be configured as a software or hardware startup \nwatchdog through option bytes.  \nTimers in debug mode can b e frozen.  \nWindow \nwatchdog  7-bit Down  - Can be set for free running.  \nThe whole system can be reset in case of problems.  \n \nwww.geehy.com                                                                       Page 28 \nName  Counter \nresolution  Counter  \ntype Prescaler \ncoefficient  Functional Description  \nDriven by the master clock, it has early interrupt \nwarning function;  \nTimers in debug mode can be frozen.  \n4.13.  RTC \n1 RTC is built in, and the re are LSECLK signal input pins (OS C32_IN and OS C32_OUT) and 1 \nTAMP input signal detection pin (TAMP); the clock source can select external 32.768kHz crystal \noscillator, resonator or oscillator, LSICLK and HSECLK/ 128; it is supplied by V DD by default; \nwhen  VDD is powered off, it can be automatically switched to V BAT power supply, and RTC \nconfiguration and time data will not be lost; RTC configuration and time data are not lost in case \nof system resetting, software resetting and power resetting; it supports clock and calendar \nfunctions.  \n4.13.1.  Backup register  \n84Bytes backup register is built in, and is supplied by V DD by default; when V DD is powered off, it \ncan be automatically switched to V BAT power supply, and the data in backup register will not be \nlost; the data  in backup register will not be lost in case of system resetting, software resetting \nand power resetting.  \n4.14.  CRC  \nA CRC (cyclic redundancy check) calculation unit is built in, which can generate CRC codes \nand operate 8 -bit, 16 -bit and 32 -bit data.  \n4.15.  FPU \nThe prod uct has built -in independent FPU floating -point operation processing unit, supports \nIEEE754 standard, supports single -precision floating -point operation, and supports algorithms \nsuch as CMP, SUM, SUB, PRDCT, MAC, DIV, INVRGSQT, RGSQT, SUMSQ, DOT, floating -\npoint to integer conversion and integer to floating point conversion.  \n  \n \nwww.geehy.com                                                                       Page 29 \n5. Electrical characteristics  \n5.1. Test conditions of electrical characteristics  \n5.1.1.  Maximum and minimum values  \nUnless otherwise specified, all products are tested on the production line at TA=25 ℃. Its \nmaximum and minimum values can support the worst environmental temperature, power supply \nvoltage and clock frequency.  \n \nIn the notes at the bottom of each table, it is stated that the data are obtained through \ncomprehensive evaluation, design simulati on or process characteristics and are not tested on \nthe pr oduction line; on the basis of comprehensive evaluation, after passing the sample test, \ntake the average value and add and subtract three times the standard deviation (average ±3 ∑) \nto get the maximum and minimum values.  \n5.1.2.  Typical value  \nUnless otherwise speci fied, typical data are measured based on TA=25 ℃, VDD=VDDA=3.3V. \nthese data are only used for design guidance.  \n5.1.3.  Typical curve  \nUnless otherwise specified, typical curves will only be used for design guidance and will not be \ntested.  \n \nwww.geehy.com                                                                       Page 30 \n5.1.4.  Power supply scheme  \nFigure 9 Power Supply Scheme  \n \nMCU\n VDDXVBAT\nVSS\nVSSACore, \nFlash, \nSRAM, \nI/O logic, \ndigital \nperipheral\nRC oscillator , \nanalog peripheralLSECLK, RTC, \nbackup register\nInput Schmitt \ntrigger, \noutput buffer\nADC、DACInput Schmitt \ntrigger, \noutput bufferVoltage regulatorPower switchVBAT\nVDDA\nVREF-1×10nF＋\n1×1μFVDD\nVREF+1×10nF＋\n1×1μFVDDx×100nF＋\n1×4.7μFVDD\nSDRAM  \nNotes: V DDx in the figure means the number of V DD is x \n5.1.5.  Load capacitance  \nFigure 10 Load conditions when measuring pin parameters  \nMCU pin\nc=50p\n \n \nwww.geehy.com                                                                       Page 31 \nFigure 11 Pin Input Voltage Measurement Scheme  \nMCU pin\nVIN\n \nFigure 12 Power Consumption Measurement Scheme  \nA\nAIDDAIDD\nAIDD_VBATMCU\nVBATVDD\nVDDAVDDX\nVREF+\nVBATVSS\nVSSA\nVREF-\n \n5.2. Test under general operating conditions  \nTable 10 General Operating Conditions  \nSymbol  Parameter  Conditions  Min Max Unit \nfHCLK Internal AHB clock frequency  - - 120 \nMHz fPCLK1  Internal APB1 clock frequency  - - 60 \nfPCLK2  Internal APB2 clock frequency  - - 120 \nVDD Main power supply voltage  - 2 3.6 V \nVDDA Analog power supply voltage  \n(When neither ADC nor DAC is used)  Must be the same \nas V DD VDD 3.6 \nV Analog power supply voltage  \n(When ADC and DAC are used)  2.4 3.6 \nVBAT Power supply voltage of backup domain  - 1.8 3.6 V \nTA Ambient temperature (temperatu re \nnumber 6)  Maximum power \ndissipation  -40 85 ℃ \nAmbient temperature (temperature \nnumber 7)  Maximum power \ndissipation  -40 105 ℃ \n5.3. Absolute maximum ratings  \nIf the load on the device exceeds the absolute maximum rating, it may cause permanent \ndamage to the d evice. Here, only the maximum load that can be borne is given, and there is no \n \nwww.geehy.com                                                                       Page 32 \nguarantee that the device functions normally under this condition.  \n5.3.1.  Maximum temperature characteristics  \nTable 11 Temperature Characteristics  \nSymbol  Descripti on Numerical Value  Unit \nTSTG Storage temperature range  -55 ~ +150  ℃ \nTJ Maximum junction temperature  150 ℃ \n5.3.2.  Maximum rated voltage characteristics  \nAll power supply (V DD, VDDA) and ground (V SS, VSSA) pins must always be connected to the \npower supply within the external limited range.  \nTable 12 Maximum Rated Voltage Characteristics  \nSymbol  Description  Minimum \nvalue  Maximum \nvalue  Unit \nVDD - VSS External main power supply voltage  -0.3 4.0 \nV VDDA-VSSA External analog power supply voltage  -0.3 4.0 \nVBAT-VSS Power supply voltage of external backup domain  -0.3 4.0 \nVDD-VDDA Voltage difference allowed by V DD>VDDA - 0.3 \nVIN Input voltage on FT pins  VSS-0.3 5.5 \nInput voltage on other pins  VSS-0.3 VDD + 0.3  \n| ΔV DDx | Voltage difference betw een different power supply \npins - 50 \nmV \n| VSSx-VSS | Voltage difference between different grounding pins  - 50 \n5.3.3.  Maximum rated current features  \nTable 13 Current  Characteristics  \nSymbol  Description  Maximum  Unit \nIVDD Total current into V DD/VDDA power lines (source)(1) 150 \nmA IVSS Total current out of V SS ground lines (sink)(1) 150 \nIIO Irrigation current on any I/O and control pins  25 \nSource current on any I/O and control pins  -25 \nIINJ(PIN) (2) (3) Injection current of 5T pin -5 \nInjection current of other pins  ±5 \nΣIINJ(PIN)(2) Total injection current on all I/O and control pins (4) ±25 \n（1） All power (V DD，VDDA) and ground (V SS，VSSA) pins must always be connected to a power \nsupply within the external allowable range.  \n（2） Negative injection disturbs the analog performance o f the device.  \n \nwww.geehy.com                                                                       Page 33 \n（3） Positive injection is not possible on these I/Os. a negative injection is induced by V IN<VSS. \nIINJ(PIN) must  never be exceeded.  \n（4） A positive injection is induced by V IN>VDD while a negative injection is induced by V IN<VSS. \nIINJ(PIN) must  never be exceeded.  \n（5） When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the \nabsolute sum of the  positive and negative injected currents (instantaneous values) . \n5.3.4.  Electrostatic discharge (ESD)  \nTable 14 ESD Absolute Maximum Ratings  \nSymbol  Parameter  Conditions  Value Unit \nVESD(HBM)  Electrostatic d ischarge voltage (human body model)  TA = +25 ℃ ±5000  V \nNote: The samples are measured by a third -party testing organization and are not tested in production.  \n5.3.5.  Static latch -up (LU)  \nTable 15 Static Latch -up \nSymbol  Parameter  Conditions  Type \nLU Class of static latch -up TA = +25 ℃/105℃, conforming to EIA/JESD78E  CLASS Ⅱ A \nNote: The samples are measured by a third -party testing organization and are not tested in production.  \n5.4. On-chip memory  \n5.4.1.  Flash characteristics  \nTable 16 Flash Memory Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \ntprog  16-bit programming time  TA = -40~105℃ \nVDD=2.4~3.6V  40 46.08 70 μs \ntERASE  Page (2KBytes) erase time  TA = -40~105℃ \nVDD=2.4~3.6V  10 - 30 ms \ntME Whole erase time  TA = 25℃ \n VDD=3.3V  10 - 30 ms \nVprog  Programming voltage  TA = -40~105℃ 2 - 3.6 V \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.5. Clock  \n5.5.1.  Characteristics of external clock source  \n5.5.1.1.1.  High -speed external clock generated by crystal resonator  \nFor detailed parameters (frequency, package, precision, etc.) of crystal resonator, please \nconsult the corresponding manufacturer.  \n \nwww.geehy.com                                                                       Page 34 \nTable 17 HSECLK4~16MHz Oscillator Characteristics  \nSymbol  Parameter  Condit ions Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfOSC_IN  Oscillator \nfrequency  - 4 8 16 MHz \nRF Feedback \nresistance  - - 200 - kΩ \nIDD(HSECLK)  HSECLK current \nconsumption  VDD=3.3V,  \nCL=10pF@8MHz  - - 0.56 mA \ntSU(HSECLK)  Startup time  VDD is stable  - 0.85 - ms \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.5.1.1.2.  Low-speed external clock generated by crystal resonator  \nFor detailed parameters (frequency, package, precision, etc.) of crystal resonator, please \nconsult the corresp onding manufacturer.  \nTable 18 LSECLK Oscillator Characteristics (f LSECLK =32.768KHz)  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfOSF_IN  Oscillator \nfrequency  - - 32.768  - KHz \nIDD(LSECLK)  LSECLK current \nconsumption  - - - 0.8 μA \ntSU(LSECLK)(1) Startup time  VDDIOx is stable  - 0.93 - s \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n（1） tSU(LSECLK ) is the startup time, which is measured from the time when LSECLK is enabled by software to the time \nwhen  stable oscillation at 32.768KHz is obtained. This value is measured using a standard crystal resonator, which \nmay vary greatly due to different crystal manufacturers.  \n5.5.2.  Characteristics of internal clock source  \n5.5.2.1.1.  High speed internal (HSICLK) RC oscillator  \nTable 19 HSICLK Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfHSICLK  Frequency  - - 8 - MHz \nACCHSICLK  Accuracy of HSICLK \noscillator  Factory \ncalibration  VDD=3.3V，\nTA=25℃(1) -0.36 - 0.29 % \nVDD=2-3.6V，\nTA=-40~105℃ -1.40 - 1.15 % \nIDDA(HSICLK)  Power consumption of \nHSICLK oscillator  - - - 76 μA \ntSU(HSICLK)  Startup time of HSICLK \noscillator  VDD=3.3V，TA=-40~105℃ 3.24 - 3.4 μs \nNote: It is obtained from a comprehensive evaluation and is n ot tested in production.  \n \nwww.geehy.com                                                                       Page 35 \n5.5.2.1.2.  Low speed internal (LSICLK) RC oscillator  \nTable 20 LSICLK Oscillator Characteristics  \nSymbol  Parameter  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfLSICLK  Frequency (V DD =2-3.6V, T A =-40~105℃) - - - KHz \nIDD(LSICLK)  Power consumption of LSICLK oscillator  - - 0.56 μA \ntSU(LSICLK)  LSICLK oscillator startup time, (V DD=3.3V, T A=-40~105℃) - - 74.8 μs \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.5.3.  PLL Characteristics  \nTable  21 PLL Characteristics  \nSymbol  Parameter  Numerical Value  \nUnit Minimum \nvalue  Typical \nvalue  Maximum \nvalue  \nfPLL_IN  PLL input clock  1 8 25 MHz \nPLL input clock duty cycle  40 - 60 % \nfPLL_OUT  PLL frequency doubling output clock, (V DD=3.3V, T A=-\n40~105℃) 16 - 120 MHz \ntLOCK PLL phase locking time  - - 200 μs \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.6. Reset and power management  \n5.6.1.  Test of embedded reset and power control block characterist ics \nTable 22 Embedded Reset and Power Control Block Characteristics  \nSymbol  Parameter  Conditions  Minimum value  Typical value  Maximum value  Unit \nVPOR/PDR  Power -on/power -\ndown reset \nthreshold  Falling edge  1.84 1.86 1.88 V \nRising edge  1.90 1.92 1.93 V \nVPDRhyst  PDR hysteresis  - 50.00  54.00  60.00  mV \nTRSTTEMPO  Reset duration  - 0.90 1.39 4.90 ms \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nTable 23 Programmable Power Supply Voltage Detec tor Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVPVD Programmable \npower supply \nvoltage \ndetector PLS[2:0]=000 (rising edge)  2.17 - 2.20 V \nPLS[2:0]=000 (falling edge)  2.06 - 2.10 V \nPLS[2:0]=000 (PVD hysteresis)  100 - 110 mV \nPLS[2:0]=001 (rising edgeg)  2.27 - 2.30 V \n \nwww.geehy.com                                                                       Page 36 \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nvoltage level \nselection  PLS[2:0]=001 (falling edge)  2.16 - 2.19 V \nPLS[2:0]=001 (PVD hysteresis)  110 - 120 mV \nPLS[2:0]=010 (rising edgeg)  2.37 - 2.40 V \nPLS[2:0]=010 (falling edge)  2.26 - 2.29 V \nPLS[2:0]=010 (PVD hysteresis)  100 - 110 mV \nPLS[2:0]=011 (rising edgeg)  2.46 - 2.50 V \nPLS[2:0]=011 (falling edge)  2.36 - 2.39 V \nPLS[2:0]=011 (PVD hysteresis)  100 - 110 mV \nPLS[2:0]=100 (rising edgeg)  2.57 - 2.60 V \nPLS[2:0]=100 (fa lling edge)  2.45 - 2.49 V \nPLS[2:0]=100 (PVD hysteresis)  110 - 120 mV \nPLS[2:0]=101 (rising edgeg)  2.66 - 2.70 V \nPLS[2:0]=101 (falling edge)  2.56 - 2.59 V \nPLS[2:0]=101 (PVD hysteresis)  100 - 110 mV \nPLS[2:0]=110 (rising edgeg)  2.76 - 2.80 V \nPLS[2:0]=110 (falling edge)  2.65 - 2.69 V \nPLS[2:0]=110 (PVD hysteresis)  110 - 110 mV \nPLS[2:0]=111 (rising edgeg)  2.87 - 2.91 V \nPLS[2:0]=111 (falling edge)  2.75 - 2.79 V \nPLS[2:0]=111 (PVD hysteresis)  110 - 120 mV \nNote: It is obtained from a compreh ensive evaluation and is not tested in production.  \n5.7. Power consumption  \nForms containing SDRAM are applicable to APM32E103xCxE TxS, otherwise applicable to \nAPM32E103xCxE Tx. \n5.7.1.  Power consumption test environment  \n（1） The values are measured by executing Dhrystone 2.1, with the Keil.V5 compilation \nenvironment and the L0 compilation optimization level.  \n（2） All I/O pins are in input mode with a static value at V DD or V SS (no load)  \n（3） Unless otherwise specified, all peripherals are turned off  \n（4） The relationship between Flash waiting  cycle setting and f HCLK : \n0~24MHz: 0 waiting cycle  \n24~48MHz: 1 waiting cycle  \n48~72MHz: 2 waiting cycles  \n \nwww.geehy.com                                                                       Page 37 \n72~96MHz: 3 waiting cycles  \n96~120MHz: 4  waiting cycles  \n（5） The instruction prefetch function is enabled (Note: it must be set before clock setting and \nbus frequency division)  \n（6） When the peripherals are enabled: f PCLK1 =fHCLK/2，fPCLK2 =fHCLK \n  \n \nwww.geehy.com                                                                       Page 38 \n5.7.2.  Power consumption in run mode  \nTable 24 Power Consumption in Run Mode when the Program is Executed in Flash  \nParameter  Conditions  fHCLK Typical value (1)  Maximum value (1)  \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin run mode  HSECLK bypass (2) , enabling all \nperipherals  96MHz  218.17  20.90 257.25  22.75 \n72MHz  152.43  15.01 183.55  16.77 \n48MHz  121.33  12.42 148.55  14.07 \n36MHz  98.50 9.43 120.42  11.23 \n24MHz  121.30  6.93 144.77  8.34 \n16MHz  91.31 4.83 111.79  6.37 \n8MHz  17.84 2.78 27.24 4.31 \nHSECLK bypass (2) , turning off all \nperipherals  96MHz  217.99  11.61 253.19  12.85 \n72MHz  152.30  8.93 179.31  10.31 \n48MHz  121.29  7.70 144.81  9.00 \n36MHz  98.48 5.94 119.48  7.32 \n24MHz  121.24  4.53 144.81  5.85 \n16MHz  91.24 3.26 111.79  4.56 \n8MHz  17.84 1.98 26.08 3.30 \nHSICLK (2) , enabling all \nperipherals  64MHz  237.41  15.13 274.23  16.00 \n48MHz  206.64  11.06 241.56  12.85 \n36MHz  184.46  8.96 218.40  10.49 \n24MHz  163.22  6.47 197.36  7.99 \n16MHz  177.22  4.53 210.87  6.22 \n8MHz  102.67  2.43 131.44  3.98 \nHSICLK (2) , turning off all \nperipherals  64MHz  237.26  8.30 272.66  9.93 \n48MHz  206.69  6.48 240.48  8.09 \n36MHz  184.47  5.51 217.58  6.78 \n24MHz  163.15  4.10 196.21  5.33 \n16MHz  177.19  2.91 210.01  4.56 \n8MHz  102.67  1.61 131.14  3.46 \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and w hen f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \n \nwww.geehy.com                                                                       Page 39 \nTable 25 Power Consumption in Run Mode when the Program is Executed in RAM  \nParameter  Conditions  fHCLK Typical value (1)  Maximum value (1)  \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin run mode  HSECLK bypass (2) , enabling all \nperipherals  96MHz  218.11  18.82 254.07  19.78 \n72MHz  168.27  14.51 198.01  15.31 \n48MHz  121.38  10.23 145.28  11.22 \n36MHz  98.49 7.91 119.64  8.85 \n24MHz  121.37 5.75 145.12  6.69 \n16MHz  91.32 4.23 111.49  5.54 \n8MHz  17.85 2.22 26.07 3.37 \nHSECLK bypass (2) , turning off all \nperipherals  96MHz  218.15  12.98 253.06  13.84 \n72MHz  168.21  10.19 197.29  10.91 \n48MHz  121.37  7.19 144.47  8.23 \n36MHz  98.45 5.76 119.07 6.70 \n24MHz  121.38  4.27 144.40  5.33 \n16MHz  91.31  3.28 111.54  4.37 \n8MHz  17.84 2.23 25.98 3.37 \nHSICLK (2) , enabling all \nperipherals  64MHz  237.31  13.98 272.39  15.31 \n48MHz  206.81  10.51 239.84  12.06 \n36MHz  184.48  8.14 216.88  9.59 \n24MHz  163.22 5.41 195.99  6.97 \n16MHz  177.24  3.61 209.78  5.25 \n8MHz  102.72  1.89 130.84  3.45 \nHSICLK (2) , turning off all \nperipherals  64MHz  237.31  7.79 272.15  9.41 \n48MHz  206.70  5.97 239.51  7.38 \n36MHz  184.51  4.29 216.97  6.33 \n24MHz  163.17  2.96 196.29  4.53 \n16MHz  177.19  2.06 209.49  3.79 \n8MHz  102.68  1.10 130.88  2.92 \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \n \nwww.geehy.com                                                                       Page 40 \n5.7.3.  Power con sumption in sleep mode  \nTable 26 Power Consumption in Sleep Mode when the Program is Executed in Flash  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin sleep mode  HSECLK bypass (2) , enabling all \nperipherals  96 MHz  218.32  14.26  254.68  15.10  \n72MHz  152.47  9.76 180.70  10.58  \n48MHz  121.43  7.47 145.37  8.33 \n36MHz  98.48  5.80 119.78  6.79 \n24MHz  121.32  4.11 145.35  5.03 \n16MHz  91.28  2.94 112.16  3.97 \n8MHz  17.84  1.70 25.92  2.69 \nHSECLK bypass (2) , turning off all \nperipherals  96 MHz  217.98  3.23 254.24  4.08 \n72MHz  152.21  2.35 180.39  3.29 \n48MHz  121.22  1.92 146.02  2.87 \n36MHz  98.38  1.59 119.88  2.58 \n24MHz  121.23  1.27 145.50 2.28 \n16MHz  91.20  1.05 112.22  2.04 \n8MHz  17.81  0.78 25.89  1.75 \nHSICLK (2) , enabling all \nperipherals  64MHz  237.16  9.60 265.57  9.76 \n48MHz  206.68  6.92 232.79  7.61 \n36MHz  184.45  5.30 209.44  5.83 \n24MHz  163.15  3.65 187.49  4.21 \n16MHz  177.10  2.53 201.95  3.10 \n8MHz  102.66  1.32 122.81  1.93 \nHSICLK (2) , turning off all \nperipherals  64MHz  237.18  1.90 266.22  2.52 \n48MHz  206.62  1.48 233.01  2.10 \n36MHz  184.34  1.17 209.43  1.79 \n24MHz  163.05  0.84 187.62  1.50 \n16MHz  177.13  0.62 202.01  1.27 \n8MHz  102.67  0.35 122.81  1.02 \n \nwww.geehy.com                                                                       Page 41 \nTable 27 Power Consumption in Sleep Mode when the Program is Executed in RAM  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin sleep mode  HSECLK bypass (2) , enabling all \nperipherals  96MHz  215.97  14.06 250.92  15.59 \n72MHz  165.85  10.84 196.02  10.74 \n48MHz  119.17  7.44 142.13  7.71 \n36MHz  96.50 5.77 117.08  5.84 \n24MHz  119.21  3.93 136.05  4.35 \n16MHz  89.36 2.77 109.38 3.14 \n8MHz  17.73 1.6 23.65 2.01 \nHSECLK bypass (2) , turning off all \nperipherals  96MHz  215.53  3.12 248.57  3.64 \n72MHz  165.75  2.44 192.92  3.14 \n48MHz  118.99  1.80 141.57  2.24 \n36MHz  96.46 1.44 117.39  1.94 \n24MHz  119.11  1.15 142.46  1.63 \n16MHz  89.21 0.94 109.67  1.36 \n8MHz  17.71 0.66 23.00 1.14 \nHSICLK (2) , enabling all \nperipherals  64MHz  237.15  9.31 265.75  9.74 \n48MHz  206.68  7.13 232.94  7.56 \n36MHz  184.39  5.44 209.27  5.87 \n24MHz  163.18  3.51 187.51  4.27 \n16MHz  177.19  2.45 201.95  3.12 \n8MHz  102.68  1.28 122.82  1.91 \nHSICLK (2) , turning off all \nperipherals  64MHz  237.19  1.93 266.13  2.54 \n48MHz  206.65  1.47 233.12  2.10 \n36MHz  184.36  1.13 209.35  1.80 \n24MHz  163.10  0.82 187.67  1.50 \n16MHz  177.13  0.62 202.00  1.29 \n8MHz  102.60  0.36 122.86  1.03 \nNote:  \n(1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL  \n \n \nwww.geehy.com                                                                       Page 42 \n5.7.4.  Power consumption in stop mode and sta ndby mode  \nTable 28 Power Consumption in Stop Mode and Standby Mode  \nParameter  Conditions  Typical value (1), (T A=25℃) Maximum \nvalue (1), \n(VDD=3.6V)  \nUnit VDD=2.4V  VDD=3.3V  VDD=3.6V  TA=105℃ \nIDDA  IDD IDDA  IDD IDDA  IDD IDDA  IDD \nPowe r \nconsumption \nin stop \nmode  Regulator in run mode, \nlow-speed and high -speed \ninternal RC oscillators and \nhigh-speed oscillator \nOFF(no independent \nwatchdog)  3.658  43.12  4.308  42.15  4.719  43.18  7.421  614.478  \nμA Regulator in low -power \nmode, low -speed and high -\nspeed internal RC \noscillators and high -speed \noscillator OFF(no \nindependent watchdog)  3.667  36.77  4.324  36.69  4.695  37.13  7.039  552.132  \nPower \nconsumption \nin standby \nmode  Low-speed internal RC \noscillator and independent \nwatchdog ON  2.911  0.47 3.85 1.01 4.342 1.31 5.937  5.468  \nLow-speed internal RC \noscillator on, independent \nwatchdog OFF  2.919  0.27 3.846  0.75 4.336  1.15 5.918  4.587  \nLow-speed internal RC \noscillator and independent \nwatchdog OFF, low -speed \noscillator and RTC OFF  2.346  0.05 2.964  0.17 3.343 0.40 4.985  4.172  \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n5.7.5.  Backup domain power consumptio n \nTable 29 Backup Domain Power Consumption  \nSymbo\nl Conditions  Typical value (1), TA=25℃ Maximum  value (1), VBAT=3.6V  Uni\nt VBAT=2.0V VBAT=2.4V  VBAT=3.3V  TA=25℃ TA=85℃ TA=105℃ \nIDD_VBA\nT The low -speed \noscillator and RTC are \nin ON state  1.106  1.268  1.704  1.956  2.568  3.256  μA \nNote: (1) It is obtained from a comprehensive evaluation and is not tested  in production.  \n5.7.6.  Peripheral power consumption  \nThe HSECLK Bypass 1M is adopted as clock source, f PCLK=fHCLK=1M.  \nPeripheral power consumption = current that enables the peripheral clock -current that disables \nthe peripheral clock.  \nTable 30 Peripheral Power Consumption  \nParameter  Peripheral  Typical value (1) TA =25℃, VDD =3.3V  Unit \nAHB DMA1  0.3 \nmA DMA2  0.34 \nEMMC  0.31 \n \nwww.geehy.com                                                                       Page 43 \nParameter  Peripheral  Typical value (1) TA =25℃, VDD =3.3V  Unit \nCRC  0.14 \nSDIO  0.52 \nAPB1  TMR2  0.25 \nTMR3  0.24 \nTMR4  0.4 \nTMR5  0.36 \nTMR6  0.06 \nTMR7  0.08 \nWWDT  0.04 \nIWDT  0.07 \nSPI2/ I2S2 0.2 \nSPI3/ I2S3 0.29 \nUSART2  0.36 \nUSART3  0.33 \nUART4  0.16 \nUART5  0.2 \nI2C1  0.22 \nI2C2  0.18 \nUSBD  0.42 \nCAN1  0.25 \nCAN2  0.25 \nBAKPR  0.02 \nPMU  0.02 \nDAC  0.16 \nAPB2  GPIOA  0.13 \nGPIOB  0.13 \nGPIOC  0.07 \nGPIOD  0.05 \nGPIOE  0.06 \nGPIOF  0.16 \nGPIOG  0.24 \nADC 1 0.39 \nADC2  0.28 \n \nwww.geehy.com                                                                       Page 44 \nParameter  Peripheral  Typical value (1) TA =25℃, VDD =3.3V  Unit \nADC3  0.28 \nTMR1  0.4 \nTMR8  0.4 \nSPI1  0.13 \nUSART1  0.2 \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.8. Wake -up time in low power mode  \nThe measurement of wake -up time in low power mode is from the start of wake -up event to the \ntime when the user program reads the first instruction, in which V DD=V DDA. \nTable 31 Wake Up Time in Low -power Mode  \nSymbol  Parameter  Condit ions Min Typical value (T A=25℃) \nMax Unit \n2V 3.3V 3.6V \ntWUSLEEP  Wake -up \nfrom sleep \nmode  - 0.52 0.61 0.60 0.57 0.65 \nμs tWUSTOP  Wake up from \nstop mode  The voltage regulator is in run mode  1.83 2.24 1.91 1.86 2.26 \nThe voltage regulator is in low p ower \nmode  2.66 4.18 2.95 2.82 4.61 \ntWUSTDBY  Wake up from \nstandby \nmode  - 59.56  76.40  63.74  61.29  84.56  \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.9. Pin characteristics  \n5.9.1.  I/O pin characteristics  \nTable 32 DC Characteristics (test condition of V DD=2.7~3.6V, T A=-40~105℃) \nSymbol  Parameter  Conditions  Minimum  \nvalue  Typical \nvalue  Maximum  \nvalue  Unit \nVIL Low level input voltage  \nCMOS port  -0.5 - 0.35VDD \nV VIH High level input voltage  0.65VDD - VDD+0.5 \nVIL Low level input voltage  \nTTL port  -0.5 - 0.8 \nVIH High level input voltage  2 - VDD+0.5 \nVhys Standard I/O Schmitt trigger voltage \nhysteresis  - 2  5.5 mV \nI/O FT Schmitt trigger voltage \nhysteresis  200 - - mV \nIlkg Input leakage current  VSS ≤ V IN ≤ VDD \nStandard I/O port  5%VDD - - \nμA VIN=5V， \nI/O FT port  - - ±1 \n \nwww.geehy.com                                                                       Page 45 \nSymbol  Parameter  Conditions  Minimum  \nvalue  Typical \nvalue  Maximum  \nvalue  Unit \nRPU Weak pull -up equivalent resistance  VIN=VSS - - 3 kΩ \nRPD Weak pull -down equivalent \nresistance  VIN=VDD 30 40 50 kΩ \nNote: It is obtained from a comprehensive evaluation and is not tested  in production.  \nTable 33 AC Characteristics  \nMODEy[1:0]  \nConfiguration  Symbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \n10 \n(2MHz)  fmax(IO)out  Maximum frequency  CL=50 pF ， \nVDD=2~3.6V  - 2 MHz \ntf(IO)out  Output fall time from h igh to low \nlevel CL=50 pF ， \nVDD =2~3.6V  - 125 \nns \ntr(IO)out  Output rise time from low to high \nlevel - 125 \n01 \n(10MHz)  fmax(IO)out  Maximum frequency  CL=50 pF ， \nVDD =2~3.6V  - 10 MHz \ntf(IO)out  Output fall time from high to low \nlevel CL=50 pF ， \nVDD =2~3.6V  - 25 \nns \ntr(IO)out  Output rise time from low to high \nlevel - 25 \n11 \n(50MHz)  fmax(IO)out  Maximum frequency  CL=30 pF ， \nVDD =2.7~3.6V  - 50 MHz \ntf(IO)out  Output fall time from high to low \nlevel CL=30 pF ， \nVDD =2.7~3.6V  - 5 \nns \ntr(IO)out  Output rise time fro m low to high \nlevel - 5 \nNote: (1) The rate of I/O port can be configured through MODEy.  \n(2) The data are obtained from a comprehensive evaluation and is not tested in production.  \nFigure 13 I/O AC Characteristics Definition  \nT10%50%90% 10%\n50%\n90%\ntr(IO)OUT tr(IO)OUTThe external \noutput load \nis 50pF\nIf (tr+tf) is less than or equal to (2/3) T and the \nduty cycle is (45~55%)\nWhen the load is 50pF, it reaches the maximum \nfrequency\n \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nTable 34 Output Drive Current Characteristics (test condition V DD=2.7~3.6V, T A=-40~105℃) \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nVOL Output low level voltage for an I/O pin when \n8 pins are sunk at same time  IIO = +8mA  \n2.7V<V DD<3.6V  - 0.49 V \n \nwww.geehy.com                                                                       Page 46 \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nVOH Output high level voltage for an I/O pin when \n8 pins are sourced at same time  VDD-0.4 - \nVOL Output low level voltage  for an I/O pin when \n8 pins are sunk at same time  IIO = +20mA  \n2.7V<V DD<3.6V  - 1.50 \nV \nVOH  Output high level voltage for an I/O pin when \n8 pins are sourced at same time  VDD-1.2 - \n5.9.2.  NRST pin characteristics  \nThe NRST pin input drive adopts CMOS process, whi ch is connected with a permanent pull -up \nresistor R PU. \nTable 35 NRST Pin Characteristics (test condition V DD=3.3V, T A=-40~105℃) \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVIL(NRST)  NRST low level input voltage  - -0.5 - 0.8 \nV \nVIH(NRST)  NRST high level input voltage  - 2 - VDD+0.5 \nVhys(NRST)  NRST Schmitt trigger voltage \nhysteresis  - - 200 - mV \nRPU  Weak pull -up equivalent \nresistance  VIN = V SS 30 40 50 kΩ \nNote: It is obtained from a comprehensive evaluat ion and is not tested in production.  \n5.10.  Communication peripherals  \n5.10.1.  I2C peripheral characteristics  \nTo achieve maximum frequency of I2C in standard mode, f PCLK1 must be greater than 2MHz. To \nachieve maximum frequency of I2C in fast mode, f PCLK1 must be greater t han 4MHz.  \nTable 36 I2C Interface Characteristics (T A=25℃, V DD=3.3V)  \nSymbol  Parameter  Standard I2C  Fast I2C  \nUnit \nMin Max Min Max \ntw(SCLL)  SCL clock low time  4.7 - 1.3 - \nμs \ntw(SCLH)  SCL clock high time  4.0 - 0.6 - \ntsu(SDA)  SDA setup time  250 - 100 - \nns th(SDA)  SDA data hold time  - 3450  - 900 \ntr(SDA)/tr(SCL)  SDA and SCL rise time  - 1000  - 300 \ntf(SDA )/tf(SCL)  SDA and SCL fall time  - 300 - 300 \nth(STA)  Start condition hold time  4.0 - 0.6 - \nμs tsu(STA)  Repeated start condition setup time  4.7 - 0.6 - \ntsu(STO)  Setup time of stop condition  4.0 - 0.6 - \n \nwww.geehy.com                                                                       Page 47 \nSymbol  Parameter  Standard I2C  Fast I2C  \nUnit \nMin Max Min Max \ntw(STO:STA)  Time from stop condition to start condition \n(bus idle)  4.7 - 1.3 - \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nFigure 14 I2C Bus AC Waveform and Measurement Circuit  \nI²C BusVDD VDD\n4.7KΩ4.7KΩ\nSCLSDA\nRepeated start condition\nStart conditiontsu(STA)\ntsu(STO)tsu(STO:STA)Stop conditionStart condition\nth(SDA)tf(STA)SDA\ntr(SDA) tsu(SDA)\ntf(SCL)tf(SCL) tw(SCLL)SCLth(STA)tw(SCLH)MCU\nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD . \n5.10.2.  SPI peripheral characteristics  \nTable 37 SPI Characteristics (T A=25℃, V DD=3.3V)  \nSymbol  Para meter  Conditions  Min Max Unit \nfSCK \n1/tc(SCK)  SPI clock frequency  Master mode  - 18 \nMHz \nSlave mode  - 18 \ntr(SCK)  \ntf(SCK) SI clock rise and fall time  Load capacitance: C = 30pF  - 8 ns \ntsu(NSS)  NSS setup time  Slave mode  4tPCLK - ns \nth(NSS)  NSS hold time  Slave mode  2tPCLK - ns \ntw(SCKH)  \ntw(SCKL)  SCK high and low time  Main mode, f PCLK = 36MHz,  \nPrescaler coefficient=4  50 60 ns \ntsu(MI)  Data input setup time  Master mode  5 - ns \n \nwww.geehy.com                                                                       Page 48 \nSymbol  Para meter  Conditions  Min Max Unit \ntsu(SI) Slave mode  5 - \nth(MI) \nth(SI) Data input hold time  Master mode  5 - \nns \nSlave mode  4 - \nta(SO) Data output access time  Slave mode, f PCLK = 20MHz  0 3tPCLK ns \ntdis(SO)  Data output prohibition time  Slave mode  2 10 ns \ntv(SO) Effective time of data output  Slave mode (after enable edge)  - 25 ns \ntv(MO) Effective time of data o utput  Master mode (after enable edge)  - 5 ns \nth(SO) \nData output hold time  Slave mode (after enable edge)  15 - \nns \nth(MO) Master mode (after enable edge)  2 - \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nFigure 15 SPI Timing Diagram - Slave Mode and CPHA=0  \nNSS Input\nMOSI  InputMISO  \nOutputCPHA =0\nCPOL =0\nCPHA =0\nCPOL =1\nMSB OUT BIT 6~1 OUT LSB OUT\nLSB IN MSB IN BIT 6~1 INth(NSS) tc(SCK)\ntr(SCK)tf(SCK)tdls(SO) th(SO) tV(SO)ta(SO)\ntSU(SI)tSU(NSS)\nth(SCKH )\ntW(SCKL )\nSCK Input\n \n \nwww.geehy.com                                                                       Page 49 \nFigure 16 SPI Timing Diagram - Slave Mode and CPHA=1  \nNSS Input\nMISO \nOutputCPHA=1\nCPOL=0\nCPHA=1\nMSB out BIT 6~1 OUT LSB OUT\nLSB IN Msb in BIT 6~1 INtc(SCK)\nth(SI) tSU(SI)th(NSS)\nMOSI InputCPOL=1\nSCK InputtSU(NSS)\ntW(SCKH)\ntW(SCKL)\nta(SO)tV(SO)th(SO)tf(SCK)tr(SCK)\ntdls(SO)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD . \nFigure 17 SPI Timing Diagram - Master Mode  \nHigh\nNSS input\nMOSI \noutputMISO input MSB IN\nMSB OUTBIT 6~1 IN LSB IN\nLSB OUT BIT 6~1 OUTCPHA=0CPOL=0\nCPHA=0CPOL=1\nCPHA=1CPOL=0\nCPHA=1CPOL=1tc(SCK)\nth(MI)\ntv(MO)th(MO)SCK input\nSCK input tW(SCKH)\ntW(SCKL)tSU(MI)tr(SCK)\ntf(SCK)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD . \n5.11.  Analog peripherals  \n5.11.1.  ADC  \nTest parameter description:  \n\uf06c Sampling rate: the number of con version of analog quantity to digital quantity by ADC \nper second  \n \nwww.geehy.com                                                                       Page 50 \nSample rate=ADC clock/(number of sampling periods + number of conversion periods)  \n5.11.1.1.  12-bit ADC characteristics  \nTable 38 12-bit ADC Characteristics  \nSymbol  Parameter  Conditio ns Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVDDA Power supply voltage  - 2.4 - 3.6 V \nIDDA ADC pwoer \nconsumption  VDDA=3.3V，fADC=14MHz， \nSampling time=1.5 f ADC - 1 - mA \nfADC ADC frequency  - 0.6 - 14 MHz \nCADC Internal sampling and \nholding capacitance  - - 8 - pF \nRADC Sampling resistor  - - - 1000  Ω \ntS Sampline Time  fADC=14MHz  0.107  - 17.1 μs \nTCONV Sampling and \nconversion time  fADC=14MHz, 12 -bit \nconversion  1 - 18 μs \nTable 39 12-bit ADC Accuracy  \nSymbol  Parameter  Condition  Typical \nvalue Maximum \nvalue  Unit \nET Total uncorrected error  \nfPCLK=56MHz, \nfADC=14MHz, \nVDDA=2.4V -3.6V \nTA=-40℃~105℃ ±2 ±5 \nLSB EO offset error  ±1.5 ±2.5 \nEG Gain error  ±1.5 ±3 \nED Differential linear error  ±1 ±2 \nEL Integral linearity error  ±1.5 ±3 \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.11.1.2.  Test of Built -in Reference Voltage Characteristics  \nTable 40 Embedded Reference Voltage Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVREFINT  Built-in Reference Voltage  -40℃ < TA < \n+105℃ \nVDD= 2-3.6 V  1.1882  1.1947  1.2002  V \nTS_vrefint  Sampling time of ADC when \nreading out internal reference \nvoltage  - - 5.1 17.1 μs \nVRERINT  Built-in reference voltage \nextends to temper ature range  VDD=3V ±10mV  - - 18 mV \nTcoeff Temperature coefficient  - - - 104 ppm/℃ \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n \nwww.geehy.com                                                                       Page 51 \n5.11.2.  DAC  \nTest parameter description:  \n\uf06c DNL differential non -linear error: the deviation betwe en two consecutive codes is -1 \nLSB \n\uf06c INL integral non -linear error: the difference between the measured value at code i and \nthe value at code i on the connection between code 0 and the last code 4095  \nTable 41 DAC Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVDDA Analog power supply \nvoltage  - 2.4 - 3.6 V \nRLOAD Resistive load  Load is connected to VSSA with buffer \non 5 - - kΩ \nRO Output impedance  The resistive load between DAC_OUT \nand VSS is 1.5 MΩ with buffer off  - - 15 kΩ \nCLOAD Capacitive load  Maximum capacitive load at \nDAC_OUT pin with buffer on  - - 50 pF \nDAC_OUT \nmin Low DAC_OUT \nvoltage with buffer  Maximum output offset of DAC, \n(0x0E1) corresponding to 12 -bit input \ncode to V REF+= (0xF1B) at 3 .6V and \nVREF+= (0x154) at 2.4V and (0xEAC)  0.39 - 1.94 \nV \nDAC_OUT \nmax High output voltage \nwith buffer  -10.84  - 4.66 \nV \nDNL Differential non -linear \nerror  Configured with 12 -bit DAC  -1.03 - 0.79 \nLSB \nINL Integral non -linear \nerror  Configured with 12 -bit DAC  -3.86 - 2.46 \nLSB \nOffset  Offset error  VREF+=3.6V, configuring 12 -bit DAC  -2.57 - 9.49 LSB \nGain error  Gain error  Configured with 12 -bit DAC  -0.0013  - 0.0045  % \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n \n \nwww.geehy.com                                                                       Page 52 \n6. Package i nformation  \n6.1. LQFP1 44 package diagram  \nFigure  18 LQFP1 44 Package Diagram  \n \n（1） The figure is not drawn to scale.  \n（2） All pins should be soldered to the PC B \n\n \nwww.geehy.com                                                                       Page 53 \nTable  42 LQFP 144 Package Data  \nDIMENSION LIST （ FOOTPRINT: 2.00 ） \nS/N SYM DIMENSIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 22.000±0.200  LEAD TIP TO TIP  \n4 D1 20.000±0.100  PKG LENGTH  \n5 E 22.000±0.200  LEAD TIP TO TIP  \n6 E1 20.000±0.100  PKG WDTH  \n7 L 0.600±0.150  FOOT LENGTH  \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （17.50） CUM LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \n（1） Dimensions are displayed in mm  \nFigure  19 LQFP144 -144 pins, 20×20mm recommended welding Layout  \n \n（1） Dimensions are displayed in mm  \n\n \nwww.geehy.com                                                                       Page 54 \nFigure  20 LQFP1 44-144 pins, 20×20mm package identification  \n \n6.2. LQFP100 package diagram  \nFigure 21 LQFP100 Package Diagram  \n \nE103ZET6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n\n \nwww.geehy.com                                                                       Page 55 \n \n（1） The figure is not drawn to scale.  \n（2） All pins should be soldered to the PC B \nTable 43 LQFP 100 Package Data  \nDIMENSION LIST （FOOT PRINT: 2.00 ） \nS/N SYM  DIMEN SIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 16.000±0.200  LEAD TIP TO TIP  \n4 D1 14.000±0.100  PKG LENGTH  \n5 E 16.000±0.200  LEAD TIP TO TIP  \n6 E1 14.000±0.100  PKG WDTH  \n7 L 0.600±0.150  FOOT LENG TH \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （12.00） CUM LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \n（1） Dimensions are displayed in mm  \n\n \nwww.geehy.com                                                                       Page 56 \nFigure 22 LQFP100 -100 pins, 14×14mm recommended welding Layout  \n \n（1） Dimensions are expr essed in mm  \nFigure 23LQFP100 -100 pins, 14×14mm package identification  \nE103VET6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n\n \nwww.geehy.com                                                                       Page 57 \n6.3. LQFP64 package diagr am \nFigure 24 LQFP64 Package Diagram  \n \n（1） The figure is not drawn to scale.  \n（2） All pins should be solder ed to the PCB  \n \n \n\n \nwww.geehy.com                                                                       Page 58 \nTable 44 LQFP64 Package Data  \nDIMENSION LIST （FOOTPRINT: 2.00 ） \nS/N SYM  DIMEN SIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 12.000±0.200  LEAD TIP TO TIP  \n4 D1 10.000±0.100  PKG LENGTH  \n5 E 12.000±0.200  LEAD TIP TO TIP  \n6 E1 10.000±0.100  PKG WDTH  \n7 L 0.600±0.150  FOOT LENGTH  \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （7.500） CUM LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \n（1） Dimensions are expressed in mm  \nFigure 25 LQFP64 -64 pins, 10×10mm recommended welding Layout  \n \n \n\n \nwww.geehy.com                                                                       Page 59 \nFigure 26 LQFP64 -64 pins, 10×10mm package identification  \nE103RET6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n6.4. LQFP48 Package Diagram  \nFigure 27 LQFP48 Package Diagram  \n \n\n \nwww.geehy.com                                                                       Page 60 \n \n（1） The f igure is not drawn to scale.  \n（2） All pins should be soldered to the PCB  \nTable 45 LQFP48 Package Data  \nDIMENSION LIST(FOOTPRINT: 2.00)  \nS/N SYM  DIMEN SIONS  REMARKS  \n1 A MAX. 1.60  OVERALL HEIGHT  \n2 A1 0.1±0.05  STANDOFF  \n3 A2 1.40±0.05  PKG THIC KNESS  \n4 D 9.00±0.20  LEAD TIP TO TIP  \n5 D1 7.00±0.10  PKG LENGTH  \n6 E 9.00±0.20  LEAD TIP TO TIP  \n7 E1 7.00±0.10  PKG WDTH  \n8 L 0.60±0.15  FOOT LENGTH  \n9 L1 1.00 REF  LEAD LENGTH  \n10 T 0.15 LEAD THICKNESS  \n11 T1 0.127±0.03  LEAD BASE METAL THICKNESS  \n12 a 0°~7°  FOOT ANGLE  \n13 b 0.22±0.02  LEAD WIDTH  \n14 b1 0.20±0.03  LEAD BASE METAL WIDTH  \n15 e 0.50 BASE  LEAD PITCH  \n16 H(REF.)  (5.50)  CUM. LEAD PITCH  \n17 aaa 0.2 PROFILE OF LEAD TIPS  \n18 bbb 0.2 PROFILE OF MOLD SURFACE  \n19 ccc 0.08 FOOT COPLANARITY  \n20 ddd 0.08 FOOT POSITION  \n（1） Dimensions are expressed in mm  \n\n \nwww.geehy.com                                                                       Page 61 \nFigure 28 LQFP48, 7×7mm recommended welding Layout  \n \n（1） Dimensions are expressed in mm  \nFigure 29 LQFP48 -48 pins, 7×7mm identification diagram  \nE103CET6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n\n \nwww.geehy.com                                                                       Page 62 \n6.5. QFN 48 Package Diagram  \nFigure 30 QFN 48 Package Diagram  \n \n（1） The figure is not drawn to scale.  \nTable 46 LQFP48 Package Data  \nSYMBOL  MILLIMETER  \nMIN NOM  MAX  \nA 0.70 0.75 0.80 \nA1 0 0.02 0.05 \nb 0.20 0.25 0.30 \nc 0.203REF  \ne 0.50BSC \nD 6.90 7.00 7.10 \nD2 5.50 5.60 5.70 \nE 6.90 7.00 7.10 \nE2 5.50 5.60 5.70 \nL 0.35 0.40 0.45 \n（1） Dimensions are expressed in mm  \nBOTTOM VIEW TOP VIEWPIN 1\n(Laser Mark)\nSIDE VIEW48\n1 148D\nE\nL\nE2\nD2\nebc\nA1\nA\n \nwww.geehy.com                                                                       Page 63 \nFigure 31 QFN 48, 7×7mm recommended welding Layout  \n \n（1） Dimensions are expressed in mm  \nFigure 32 QFN 48-48 pins, 7×7mm identification diagram  \nE103CEU6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n  \n\n \nwww.geehy.com                                                                       Page 64 \n7. Packaging information  \n7.1. Reel packaging  \nFigure 33 Specification Drawing of Reel Packaging  \n \nA0 Dimension designed to accommodate the component width  \nB0 Dimens ion designed to accommodate the component length  \nK0 Dimension designed to accommodate the component thickness  \nW Overall width of the carrier tape  \nQuadrant Assignments for PIN1 Orientation in Tape  \n \nReel Dimensions  \n\n \nwww.geehy.com                                                                       Page 65 \n \nAll photos are for reference only, an d the appearance is subject to the product.  \nTable 47 Reel Packaging Parameter Specification Table  \nDevice  Package   \nType  Pins  SPQ  Reel \nDiameter  \n（mm） A0 \n（mm） B0 \n（mm） K0 \n（mm） W \n（mm） Pin1   \nQuadrant  \nAPM32E103RE T6 LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32E103RCT6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32E 103C ET6 LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32E 103C CT6 LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32 E103CE U6 QFN  48 2500 330 7.4 7.4 1.4 16 Q1 \nAPM32 E103CC U6 QFN  48 2500 330 7.4 7.4 1.4 16 Q1 \n7.2. Tray packaging  \nFigure 34 Tray Packaging Diagram  \n \nTray Dimensions  \n\n \nwww.geehy.com                                                                       Page 66 \n \n \n \nAll photos are for reference only, and the appearance is subject to the product.  \nTable 48 Tray Packaging Parameter Specification Table  \nDevice  Package \nType  Pins  SPQ  X-Dimension  \n（mm） Y-Dimension  \n（mm） X-Pitch  \n（mm） Y-Pitch  \n（mm） Tray \nLength  \n（mm） Tray \nWidth  \n（mm） \nAPM32E 103ZET6  LQFP  144 600 22.06  22.06  25.4 25.2 322.6  135.9  \nAPM32E103ZC T6 LQFP  144 600 22.06  22.06  25.4 25.2 322.6  135.9  \nAPM32E103VE T6 LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32E103VCT6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32E103RE T6 LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32E103RCT6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32E 103C ET6 LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32E 103C CT6 LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32 E103CE U6 QFN  48 2600  7.25 7.25 11.8 12.8 322.6 135.9 \nAPM32 E103CC U6 QFN  48 2600  7.25 7.25 11.8 12.8 322.6 135.9 \n\n \nwww.geehy.com                                                                       Page 67 \n8. Ordering information  \nFigure 35 Product Naming Rules  \nTemperature range\n \nCCT6 XXX\nNumber of pins\n  C=48  pins\n  R=64  pins\n  V=100 pins\n  Z=144 pinsOption\n  XXX=Programmed device code\n  R=Reel package\n  Blank=Tray package\nFlash memory capacity\n  C =256 KB\n  E =512 KBPackage\n  T=LQFP\n  U=QFNAPM32\nProduct series\n  APM32=ARM-based 32-bit MCU  E\nProduct type\n  E=Stronger 103\nProduct subseries\n  103=BasicS\nSeal\n  S=Sealed 2MB SDRAM\n  Blank=Non-sealed\n \nTable 49 Ordering Information Table  \nOrder Code  Flash（KB） SRAM（KB） Package  SPQ  Temperature Range  \nAPM32 E103CEU6  512 128 QFN48  2600 Industrial grade -40℃~85℃ \nAPM32 E103CEU6 -R 512 128 QFN48  2500 Industrial grade -40℃~85℃ \nAPM32E103CET6  512 128 LQFP48  2500 Industrial grade -40℃~85℃ \nAPM32E103CET6 -R 512 128 LQFP48  2000 Industrial grade -40℃~85℃ \nAPM32E103CCU6  256 64 QFN48  2600 Industrial grade -40℃~85℃ \nAPM32E103CCU6 -R 256 64 QFN48  2500 Industrial grade -40℃~85℃ \nAPM32E103CCT6  256 64 LQFP48  2500 Industrial grade -40℃~85℃ \nAPM32E103CCT6 -R 256 64 LQFP48  2000 Industrial grade -40℃~85℃ \nAPM32E103RET6  512 128 LQFP64  1600 Industrial grade -40℃~85℃ \nAPM32E103RET6 -R 512 128 LQFP6 4 1000 Industrial grade -40℃~85℃ \nAPM32E103RCT6  256 64 LQFP64  1600 Industrial grade -40℃~85℃ \nAPM32E103RCT6 -R 256 64 LQFP64  1000 Industrial grade -40℃~85℃ \nAPM32E103VET6  512 128 LQFP100  900 Industrial grade -40℃~85℃ \nAPM32E103VET6S  512 128 LQFP100  900 Industrial grade -40℃~85℃ \nAPM32E103VCT6  256 64 LQFP100  900 Industrial grade -40℃~85℃ \nAPM32E103ZET6  512 128 LQFP144  600 Industrial grade -40℃~85℃ \nAPM32E103ZCT6  256 64 LQFP144  600 Industrial grade -40℃~85℃ \nNote :SPQ= Minimum number of package.  \n \nwww.geehy.com                                                                       Page 68 \n9. Commonly used function module denomi nation  \nTable 50 Commonly Used Function Module Denomination  \nChinese description  Short name  \nReset management unit  RMU  \nClock management unit  CMU  \nReset and clock management  RCM  \nExternal interrupt  EINT  \nGenera -purpose IO  GPIO  \nMultiplexing IO  AFIO  \nWake up controller  WUPT  \nBuzzer  BUZZER  \nIndependent watchdog timer  IWDT  \nWindow watchdog timer  WWDT  \nTimer  TMR  \nCRC controller  CRC  \nPower Management Unit  PMU  \nDMA controller  DMA  \nAnalog -to-digital converter  ADC  \nReal-time clock  RTC \nExternal memory controller  EMMC  \nController local area network  CAN  \nI2C interface  I2C \nSerial peripheral interface  SPI \nUniversal asynchronous transmitter receiver  UART  \nUniversal synchronous and asynchronous transmitter receiver  USART  \nFlash i nterface control unit  FMC  \n \n  \n \nwww.geehy.com                                                                       Page 69 \n10. Revision  history  \nTable 51 Document Revision  History  \nDate  Revision  Change  \nAugust ,2021  1.0 New \n \n'}]
!==============================================================================!
### Component Summary: APM32E103VCT6

#### Key Specifications:
- **Voltage Ratings:**
  - VDD: 2.0V to 3.6V
  - VDDA: 2.0V to 3.6V
  - VBAT (backup domain): 1.8V to 3.6V

- **Current Ratings:**
  - Total current into VDD/VDDA: 150 mA
  - I/O pin current: ±25 mA

- **Power Consumption:**
  - Run mode: Varies with frequency (e.g., at 72MHz, typical current is 15.01 mA)
  - Sleep mode: Typical current consumption around 1.05 mA (with all peripherals off)
  - Stop mode: Typical current consumption around 3.67 μA (with low-power mode)

- **Operating Temperature Range:**
  - Ambient: -40°C to 85°C
  - Junction: -40°C to 105°C

- **Package Type:**
  - LQFP100 (100 pins)

- **Special Features:**
  - Arm® Cortex®-M3 core with up to 120MHz frequency
  - 512KB Flash memory and 128KB SRAM
  - Multiple communication interfaces (USART, I2C, SPI, CAN)
  - Integrated ADCs and DACs
  - Low-power modes (sleep, stop, standby)
  - Debugging interfaces (JTAG, SWD)
  - Built-in FPU (Floating Point Unit)

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 2

#### Description:
The APM32E103VCT6 is a 32-bit microcontroller based on the Arm® Cortex®-M3 architecture. It operates at a maximum frequency of 120MHz and features a rich set of peripherals, including multiple communication interfaces, analog-to-digital converters (ADCs), and digital-to-analog converters (DACs). The device is designed for applications requiring efficient processing and low power consumption.

#### Typical Applications:
The APM32E103VCT6 is suitable for a wide range of applications, including:
- **Embedded Systems:** Ideal for various embedded applications due to its processing power and peripheral support.
- **Industrial Automation:** Used in control systems and automation equipment.
- **Consumer Electronics:** Suitable for smart devices and consumer electronics requiring efficient processing.
- **IoT Devices:** Its low-power modes make it suitable for Internet of Things (IoT) applications where battery life is critical.
- **Data Acquisition Systems:** The integrated ADCs allow for effective data collection from sensors.

This microcontroller is particularly advantageous in scenarios where a balance between performance and power efficiency is essential, making it a versatile choice for developers in various fields.