{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1594858895557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594858895557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 20:21:35 2020 " "Processing started: Wed Jul 15 20:21:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594858895557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1594858895557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V01_LEDS -c V01_LEDS " "Command: quartus_map --read_settings_files=on --write_settings_files=off V01_LEDS -c V01_LEDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1594858895557 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1594858895958 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "V01_LEDS.v(42) " "Verilog HDL information at V01_LEDS.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1594858896006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v01_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file v01_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 V01_LEDS " "Found entity 1: V01_LEDS" {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594858896007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594858896007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "V01_LEDS " "Elaborating entity \"V01_LEDS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1594858896037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 V01_LEDS.v(79) " "Verilog HDL assignment warning at V01_LEDS.v(79): truncated value with size 32 to match size of target (8)" {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1594858896038 "|V01_LEDS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 V01_LEDS.v(83) " "Verilog HDL assignment warning at V01_LEDS.v(83): truncated value with size 32 to match size of target (8)" {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1594858896038 "|V01_LEDS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 V01_LEDS.v(87) " "Verilog HDL assignment warning at V01_LEDS.v(87): truncated value with size 32 to match size of target (8)" {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1594858896038 "|V01_LEDS"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[0\] " "Inserted always-enabled tri-state buffer between \"led\[0\]\" and its non-tri-state driver." {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 76 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594858896632 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[1\] " "Inserted always-enabled tri-state buffer between \"led\[1\]\" and its non-tri-state driver." {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 76 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594858896632 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[2\] " "Inserted always-enabled tri-state buffer between \"led\[2\]\" and its non-tri-state driver." {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 76 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594858896632 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[3\] " "Inserted always-enabled tri-state buffer between \"led\[3\]\" and its non-tri-state driver." {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 76 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1594858896632 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1594858896632 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "led\[0\]~synth " "Node \"led\[0\]~synth\"" {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594858896650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[1\]~synth " "Node \"led\[1\]~synth\"" {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594858896650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[2\]~synth " "Node \"led\[2\]~synth\"" {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594858896650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[3\]~synth " "Node \"led\[3\]~synth\"" {  } { { "V01_LEDS.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V01_LEDS.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594858896650 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1594858896650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1594858896762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/armst/Desktop/Verilog-Projects/output_files/V01_LEDS.map.smsg " "Generated suppressed messages file C:/Users/armst/Desktop/Verilog-Projects/output_files/V01_LEDS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1594858896922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1594858897034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594858897034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1594858897089 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1594858897089 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1594858897089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1594858897089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1594858897089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594858897118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 20:21:37 2020 " "Processing ended: Wed Jul 15 20:21:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594858897118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594858897118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594858897118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594858897118 ""}
