{
  "module_name": "mediatek,mt6795-clk.h",
  "hash_id": "8435d6c10f4ff1ef4d437d3092bc9c3b72eddbc6d4ab500cf977d583cf4b03cb",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mediatek,mt6795-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT6795_H\n#define _DT_BINDINGS_CLK_MT6795_H\n\n \n#define CLK_TOP_ADSYS_26M\t\t0\n#define CLK_TOP_CLKPH_MCK_O\t\t1\n#define CLK_TOP_USB_SYSPLL_125M\t\t2\n#define CLK_TOP_DSI0_DIG\t\t3\n#define CLK_TOP_DSI1_DIG\t\t4\n#define CLK_TOP_ARMCA53PLL_754M\t\t5\n#define CLK_TOP_ARMCA53PLL_502M\t\t6\n#define CLK_TOP_MAIN_H546M\t\t7\n#define CLK_TOP_MAIN_H364M\t\t8\n#define CLK_TOP_MAIN_H218P4M\t\t9\n#define CLK_TOP_MAIN_H156M\t\t10\n#define CLK_TOP_TVDPLL_445P5M\t\t11\n#define CLK_TOP_TVDPLL_594M\t\t12\n#define CLK_TOP_UNIV_624M\t\t13\n#define CLK_TOP_UNIV_416M\t\t14\n#define CLK_TOP_UNIV_249P6M\t\t15\n#define CLK_TOP_UNIV_178P3M\t\t16\n#define CLK_TOP_UNIV_48M\t\t17\n#define CLK_TOP_CLKRTC_EXT\t\t18\n#define CLK_TOP_CLKRTC_INT\t\t19\n#define CLK_TOP_FPC\t\t\t20\n#define CLK_TOP_HDMITXPLL_D2\t\t21\n#define CLK_TOP_HDMITXPLL_D3\t\t22\n#define CLK_TOP_ARMCA53PLL_D2\t\t23\n#define CLK_TOP_ARMCA53PLL_D3\t\t24\n#define CLK_TOP_APLL1\t\t\t25\n#define CLK_TOP_APLL2\t\t\t26\n#define CLK_TOP_DMPLL\t\t\t27\n#define CLK_TOP_DMPLL_D2\t\t28\n#define CLK_TOP_DMPLL_D4\t\t29\n#define CLK_TOP_DMPLL_D8\t\t30\n#define CLK_TOP_DMPLL_D16\t\t31\n#define CLK_TOP_MMPLL\t\t\t32\n#define CLK_TOP_MMPLL_D2\t\t33\n#define CLK_TOP_MSDCPLL\t\t\t34\n#define CLK_TOP_MSDCPLL_D2\t\t35\n#define CLK_TOP_MSDCPLL_D4\t\t36\n#define CLK_TOP_MSDCPLL2\t\t37\n#define CLK_TOP_MSDCPLL2_D2\t\t38\n#define CLK_TOP_MSDCPLL2_D4\t\t39\n#define CLK_TOP_SYSPLL_D2\t\t40\n#define CLK_TOP_SYSPLL1_D2\t\t41\n#define CLK_TOP_SYSPLL1_D4\t\t42\n#define CLK_TOP_SYSPLL1_D8\t\t43\n#define CLK_TOP_SYSPLL1_D16\t\t44\n#define CLK_TOP_SYSPLL_D3\t\t45\n#define CLK_TOP_SYSPLL2_D2\t\t46\n#define CLK_TOP_SYSPLL2_D4\t\t47\n#define CLK_TOP_SYSPLL_D5\t\t48\n#define CLK_TOP_SYSPLL3_D2\t\t49\n#define CLK_TOP_SYSPLL3_D4\t\t50\n#define CLK_TOP_SYSPLL_D7\t\t51\n#define CLK_TOP_SYSPLL4_D2\t\t52\n#define CLK_TOP_SYSPLL4_D4\t\t53\n#define CLK_TOP_TVDPLL\t\t\t54\n#define CLK_TOP_TVDPLL_D2\t\t55\n#define CLK_TOP_TVDPLL_D4\t\t56\n#define CLK_TOP_TVDPLL_D8\t\t57\n#define CLK_TOP_TVDPLL_D16\t\t58\n#define CLK_TOP_UNIVPLL_D2\t\t59\n#define CLK_TOP_UNIVPLL1_D2\t\t60\n#define CLK_TOP_UNIVPLL1_D4\t\t61\n#define CLK_TOP_UNIVPLL1_D8\t\t62\n#define CLK_TOP_UNIVPLL_D3\t\t63\n#define CLK_TOP_UNIVPLL2_D2\t\t64\n#define CLK_TOP_UNIVPLL2_D4\t\t65\n#define CLK_TOP_UNIVPLL2_D8\t\t66\n#define CLK_TOP_UNIVPLL_D5\t\t67\n#define CLK_TOP_UNIVPLL3_D2\t\t68\n#define CLK_TOP_UNIVPLL3_D4\t\t69\n#define CLK_TOP_UNIVPLL3_D8\t\t70\n#define CLK_TOP_UNIVPLL_D7\t\t71\n#define CLK_TOP_UNIVPLL_D26\t\t72\n#define CLK_TOP_UNIVPLL_D52\t\t73\n#define CLK_TOP_VCODECPLL\t\t74\n#define CLK_TOP_VCODECPLL_370P5\t\t75\n#define CLK_TOP_VENCPLL\t\t\t76\n#define CLK_TOP_VENCPLL_D2\t\t77\n#define CLK_TOP_VENCPLL_D4\t\t78\n#define CLK_TOP_AXI_SEL\t\t\t79\n#define CLK_TOP_MEM_SEL\t\t\t80\n#define CLK_TOP_DDRPHYCFG_SEL\t\t81\n#define CLK_TOP_MM_SEL\t\t\t82\n#define CLK_TOP_PWM_SEL\t\t\t83\n#define CLK_TOP_VDEC_SEL\t\t84\n#define CLK_TOP_VENC_SEL\t\t85\n#define CLK_TOP_MFG_SEL\t\t\t86\n#define CLK_TOP_CAMTG_SEL\t\t87\n#define CLK_TOP_UART_SEL\t\t88\n#define CLK_TOP_SPI_SEL\t\t\t89\n#define CLK_TOP_USB20_SEL\t\t90\n#define CLK_TOP_USB30_SEL\t\t91\n#define CLK_TOP_MSDC50_0_H_SEL\t\t92\n#define CLK_TOP_MSDC50_0_SEL\t\t93\n#define CLK_TOP_MSDC30_1_SEL\t\t94\n#define CLK_TOP_MSDC30_2_SEL\t\t95\n#define CLK_TOP_MSDC30_3_SEL\t\t96\n#define CLK_TOP_AUDIO_SEL\t\t97\n#define CLK_TOP_AUD_INTBUS_SEL\t\t98\n#define CLK_TOP_PMICSPI_SEL\t\t99\n#define CLK_TOP_SCP_SEL\t\t\t100\n#define CLK_TOP_MJC_SEL\t\t\t101\n#define CLK_TOP_DPI0_SEL\t\t102\n#define CLK_TOP_IRDA_SEL\t\t103\n#define CLK_TOP_CCI400_SEL\t\t104\n#define CLK_TOP_AUD_1_SEL\t\t105\n#define CLK_TOP_AUD_2_SEL\t\t106\n#define CLK_TOP_MEM_MFG_IN_SEL\t\t107\n#define CLK_TOP_AXI_MFG_IN_SEL\t\t108\n#define CLK_TOP_SCAM_SEL\t\t109\n#define CLK_TOP_I2S0_M_SEL\t\t110\n#define CLK_TOP_I2S1_M_SEL\t\t111\n#define CLK_TOP_I2S2_M_SEL\t\t112\n#define CLK_TOP_I2S3_M_SEL\t\t113\n#define CLK_TOP_I2S3_B_SEL\t\t114\n#define CLK_TOP_APLL1_DIV0\t\t115\n#define CLK_TOP_APLL1_DIV1\t\t116\n#define CLK_TOP_APLL1_DIV2\t\t117\n#define CLK_TOP_APLL1_DIV3\t\t118\n#define CLK_TOP_APLL1_DIV4\t\t119\n#define CLK_TOP_APLL1_DIV5\t\t120\n#define CLK_TOP_APLL2_DIV0\t\t121\n#define CLK_TOP_APLL2_DIV1\t\t122\n#define CLK_TOP_APLL2_DIV2\t\t123\n#define CLK_TOP_APLL2_DIV3\t\t124\n#define CLK_TOP_APLL2_DIV4\t\t125\n#define CLK_TOP_APLL2_DIV5\t\t126\n#define CLK_TOP_NR_CLK\t\t\t127\n\n \n#define CLK_APMIXED_ARMCA53PLL\t\t0\n#define CLK_APMIXED_MAINPLL\t\t1\n#define CLK_APMIXED_UNIVPLL\t\t2\n#define CLK_APMIXED_MMPLL\t\t3\n#define CLK_APMIXED_MSDCPLL\t\t4\n#define CLK_APMIXED_VENCPLL\t\t5\n#define CLK_APMIXED_TVDPLL\t\t6\n#define CLK_APMIXED_MPLL\t\t7\n#define CLK_APMIXED_VCODECPLL\t\t8\n#define CLK_APMIXED_APLL1\t\t9\n#define CLK_APMIXED_APLL2\t\t10\n#define CLK_APMIXED_REF2USB_TX\t\t11\n#define CLK_APMIXED_NR_CLK\t\t12\n\n \n#define CLK_INFRA_DBGCLK\t\t0\n#define CLK_INFRA_SMI\t\t\t1\n#define CLK_INFRA_AUDIO\t\t\t2\n#define CLK_INFRA_GCE\t\t\t3\n#define CLK_INFRA_L2C_SRAM\t\t4\n#define CLK_INFRA_M4U\t\t\t5\n#define CLK_INFRA_MD1MCU\t\t6\n#define CLK_INFRA_MD1BUS\t\t7\n#define CLK_INFRA_MD1DBB\t\t8\n#define CLK_INFRA_DEVICE_APC\t\t9\n#define CLK_INFRA_TRNG\t\t\t10\n#define CLK_INFRA_MD1LTE\t\t11\n#define CLK_INFRA_CPUM\t\t\t12\n#define CLK_INFRA_KP\t\t\t13\n#define CLK_INFRA_CA53_C0_SEL\t\t14\n#define CLK_INFRA_CA53_C1_SEL\t\t15\n#define CLK_INFRA_NR_CLK\t\t16\n\n \n#define CLK_PERI_NFI\t\t\t0\n#define CLK_PERI_THERM\t\t\t1\n#define CLK_PERI_PWM1\t\t\t2\n#define CLK_PERI_PWM2\t\t\t3\n#define CLK_PERI_PWM3\t\t\t4\n#define CLK_PERI_PWM4\t\t\t5\n#define CLK_PERI_PWM5\t\t\t6\n#define CLK_PERI_PWM6\t\t\t7\n#define CLK_PERI_PWM7\t\t\t8\n#define CLK_PERI_PWM\t\t\t9\n#define CLK_PERI_USB0\t\t\t10\n#define CLK_PERI_USB1\t\t\t11\n#define CLK_PERI_AP_DMA\t\t\t12\n#define CLK_PERI_MSDC30_0\t\t13\n#define CLK_PERI_MSDC30_1\t\t14\n#define CLK_PERI_MSDC30_2\t\t15\n#define CLK_PERI_MSDC30_3\t\t16\n#define CLK_PERI_NLI_ARB\t\t17\n#define CLK_PERI_IRDA\t\t\t18\n#define CLK_PERI_UART0\t\t\t19\n#define CLK_PERI_UART1\t\t\t20\n#define CLK_PERI_UART2\t\t\t21\n#define CLK_PERI_UART3\t\t\t22\n#define CLK_PERI_I2C0\t\t\t23\n#define CLK_PERI_I2C1\t\t\t24\n#define CLK_PERI_I2C2\t\t\t25\n#define CLK_PERI_I2C3\t\t\t26\n#define CLK_PERI_I2C4\t\t\t27\n#define CLK_PERI_AUXADC\t\t\t28\n#define CLK_PERI_SPI0\t\t\t29\n#define CLK_PERI_UART0_SEL\t\t30\n#define CLK_PERI_UART1_SEL\t\t31\n#define CLK_PERI_UART2_SEL\t\t32\n#define CLK_PERI_UART3_SEL\t\t33\n#define CLK_PERI_NR_CLK\t\t\t34\n\n \n#define CLK_MFG_BAXI\t\t\t0\n#define CLK_MFG_BMEM\t\t\t1\n#define CLK_MFG_BG3D\t\t\t2\n#define CLK_MFG_B26M\t\t\t3\n#define CLK_MFG_NR_CLK\t\t\t4\n\n \n#define CLK_MM_SMI_COMMON\t\t0\n#define CLK_MM_SMI_LARB0\t\t1\n#define CLK_MM_CAM_MDP\t\t\t2\n#define CLK_MM_MDP_RDMA0\t\t3\n#define CLK_MM_MDP_RDMA1\t\t4\n#define CLK_MM_MDP_RSZ0\t\t\t5\n#define CLK_MM_MDP_RSZ1\t\t\t6\n#define CLK_MM_MDP_RSZ2\t\t\t7\n#define CLK_MM_MDP_TDSHP0\t\t8\n#define CLK_MM_MDP_TDSHP1\t\t9\n#define CLK_MM_MDP_CROP\t\t\t10\n#define CLK_MM_MDP_WDMA\t\t\t11\n#define CLK_MM_MDP_WROT0\t\t12\n#define CLK_MM_MDP_WROT1\t\t13\n#define CLK_MM_FAKE_ENG\t\t\t14\n#define CLK_MM_MUTEX_32K\t\t15\n#define CLK_MM_DISP_OVL0\t\t16\n#define CLK_MM_DISP_OVL1\t\t17\n#define CLK_MM_DISP_RDMA0\t\t18\n#define CLK_MM_DISP_RDMA1\t\t19\n#define CLK_MM_DISP_RDMA2\t\t20\n#define CLK_MM_DISP_WDMA0\t\t21\n#define CLK_MM_DISP_WDMA1\t\t22\n#define CLK_MM_DISP_COLOR0\t\t23\n#define CLK_MM_DISP_COLOR1\t\t24\n#define CLK_MM_DISP_AAL\t\t\t25\n#define CLK_MM_DISP_GAMMA\t\t26\n#define CLK_MM_DISP_UFOE\t\t27\n#define CLK_MM_DISP_SPLIT0\t\t28\n#define CLK_MM_DISP_SPLIT1\t\t29\n#define CLK_MM_DISP_MERGE\t\t30\n#define CLK_MM_DISP_OD\t\t\t31\n#define CLK_MM_DISP_PWM0MM\t\t32\n#define CLK_MM_DISP_PWM026M\t\t33\n#define CLK_MM_DISP_PWM1MM\t\t34\n#define CLK_MM_DISP_PWM126M\t\t35\n#define CLK_MM_DSI0_ENGINE\t\t36\n#define CLK_MM_DSI0_DIGITAL\t\t37\n#define CLK_MM_DSI1_ENGINE\t\t38\n#define CLK_MM_DSI1_DIGITAL\t\t39\n#define CLK_MM_DPI_PIXEL\t\t40\n#define CLK_MM_DPI_ENGINE\t\t41\n#define CLK_MM_NR_CLK\t\t\t42\n\n \n#define CLK_VDEC_CKEN\t\t\t0\n#define CLK_VDEC_LARB_CKEN\t\t1\n#define CLK_VDEC_NR_CLK\t\t\t2\n\n \n#define CLK_VENC_LARB\t\t\t0\n#define CLK_VENC_VENC\t\t\t1\n#define CLK_VENC_JPGENC\t\t\t2\n#define CLK_VENC_JPGDEC\t\t\t3\n#define CLK_VENC_NR_CLK\t\t\t4\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}