\hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable}{}\doxysection{R\+C\+C\+Ex\+\_\+\+Peripheral\+\_\+\+Clock\+\_\+\+Enable\+\_\+\+Disable}
\label{group___r_c_c_ex___peripheral___clock___enable___disable}\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}


Enables or disables the A\+H\+B1 peripheral clock.  


Collaboration diagram for R\+C\+C\+Ex\+\_\+\+Peripheral\+\_\+\+Clock\+\_\+\+Enable\+\_\+\+Disable\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c_ex___peripheral___clock___enable___disable}
\end{center}
\end{figure}
Enables or disables the A\+H\+B1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
