# Smart-primitive---Majority-in-Verilog-HDL
Primtives in Verilog HDL are called smart primitives as they are independent of number of inputs defined. 
A model for smart majority primitive is implemented using FSM architecture in Verilog HDL. 
