[2025-09-18 04:35:12] START suite=qualcomm_srv trace=srv9_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv9_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3336871 heartbeat IPC: 2.997 cumulative IPC: 2.997 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6159416 heartbeat IPC: 3.543 cumulative IPC: 3.247 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6159416 cumulative IPC: 3.247 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6159416 cumulative IPC: 3.247 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 11976018 heartbeat IPC: 1.719 cumulative IPC: 1.719 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 17941533 heartbeat IPC: 1.676 cumulative IPC: 1.697 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 23747929 heartbeat IPC: 1.722 cumulative IPC: 1.706 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 29440029 heartbeat IPC: 1.757 cumulative IPC: 1.718 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 35296103 heartbeat IPC: 1.708 cumulative IPC: 1.716 (Simulation time: 00 hr 06 min 13 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 40950472 heartbeat IPC: 1.769 cumulative IPC: 1.725 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 46803033 heartbeat IPC: 1.709 cumulative IPC: 1.722 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 52505104 heartbeat IPC: 1.754 cumulative IPC: 1.726 (Simulation time: 00 hr 08 min 55 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv9_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000019 cycles: 58225787 heartbeat IPC: 1.748 cumulative IPC: 1.729 (Simulation time: 00 hr 09 min 51 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 57512217 cumulative IPC: 1.739 (Simulation time: 00 hr 10 min 46 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 57512217 cumulative IPC: 1.739 (Simulation time: 00 hr 10 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv9_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.739 instructions: 100000004 cycles: 57512217
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.347 Average ROB Occupancy at Mispredict: 86.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0007
BRANCH_INDIRECT: 0.00683
BRANCH_CONDITIONAL: 5.337
BRANCH_DIRECT_CALL: 0.00089
BRANCH_INDIRECT_CALL: 0.00143
BRANCH_RETURN: 0.0005


====Backend Stall Breakdown====
ROB_STALL: 816209
LQ_STALL: 0
SQ_STALL: 1278068


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 163.2989
REPLAY_LOAD: 95.666664
NON_REPLAY_LOAD: 11.144991

== Total ==
ADDR_TRANS: 194489
REPLAY_LOAD: 136612
NON_REPLAY_LOAD: 485108

== Counts ==
ADDR_TRANS: 1191
REPLAY_LOAD: 1428
NON_REPLAY_LOAD: 43527

cpu0->cpu0_STLB TOTAL        ACCESS:     951406 HIT:     908272 MISS:      43134 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     951406 HIT:     908272 MISS:      43134 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 225.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     864488 HIT:     437183 MISS:     427305 MSHR_MERGE:      86091
cpu0->cpu0_L2C LOAD         ACCESS:     487155 HIT:     308172 MISS:     178983 MSHR_MERGE:      22105
cpu0->cpu0_L2C RFO          ACCESS:      65766 HIT:       7384 MISS:      58382 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     124541 HIT:      14966 MISS:     109575 MSHR_MERGE:      63986
cpu0->cpu0_L2C WRITE        ACCESS:      90043 HIT:      89583 MISS:        460 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96983 HIT:      17078 MISS:      79905 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     110037 ISSUED:     109486 USEFUL:      22873 USELESS:       2227
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15020818 HIT:   14587489 MISS:     433329 MSHR_MERGE:     135085
cpu0->cpu0_L1I LOAD         ACCESS:   15020818 HIT:   14587489 MISS:     433329 MSHR_MERGE:     135085
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27621967 HIT:   26764208 MISS:     857759 MSHR_MERGE:     490723
cpu0->cpu0_L1D LOAD         ACCESS:   14900679 HIT:   14521200 MISS:     379479 MSHR_MERGE:     190567
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     595979 HIT:     555161 MISS:      40818 MSHR_MERGE:      25445
cpu0->cpu0_L1D WRITE        ACCESS:   12021664 HIT:   11681488 MISS:     340176 MSHR_MERGE:     274408
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103645 HIT:       6359 MISS:      97286 MSHR_MERGE:        303
cpu0->cpu0_L1D PREFETCH REQUESTED:    3464864 ISSUED:     595979 USEFUL:       2302 USELESS:       1395
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 92.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12823262 HIT:   12715163 MISS:     108099 MSHR_MERGE:      62153
cpu0->cpu0_ITLB LOAD         ACCESS:   12823262 HIT:   12715163 MISS:     108099 MSHR_MERGE:      62153
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.76 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24931777 HIT:   23603703 MISS:    1328074 MSHR_MERGE:     422614
cpu0->cpu0_DTLB LOAD         ACCESS:   24931777 HIT:   23603703 MISS:    1328074 MSHR_MERGE:     422614
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.2 cycles
cpu0->LLC TOTAL        ACCESS:     419105 HIT:     178303 MISS:     240802 MSHR_MERGE:      12759
cpu0->LLC LOAD         ACCESS:     156878 HIT:      46121 MISS:     110757 MSHR_MERGE:       2043
cpu0->LLC RFO          ACCESS:      58382 HIT:      17520 MISS:      40862 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      45588 HIT:       7575 MISS:      38013 MSHR_MERGE:      10716
cpu0->LLC WRITE        ACCESS:      78352 HIT:      78160 MISS:        192 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79905 HIT:      28927 MISS:      50978 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.53 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7281
  ROW_BUFFER_MISS:     220544
  AVG DBUS CONGESTED CYCLE: 6.166
Channel 0 WQ ROW_BUFFER_HIT:      10300
  ROW_BUFFER_MISS:      43911
  FULL:          0
Channel 0 REFRESHES ISSUED:       4792

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1038862        11310         7652        25671
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          248          432         2955         7739
  STLB miss resolved @ L2C                0          537         2414         5300        22151
  STLB miss resolved @ LLC                0          820         4063         5494        24381
  STLB miss resolved @ MEM                0         1170         8035        17078        46651

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28235         2124        53545         3005         1241
---------------------------------------------------------------
  STLB miss resolved @ L1D               25            5           53          644          282
  STLB miss resolved @ L2C                9           30           35          165           37
  STLB miss resolved @ LLC               42           24          146         1889          550
  STLB miss resolved @ MEM               22            4           87         1109          784
[2025-09-18 04:45:59] END   suite=qualcomm_srv trace=srv9_ap (rc=0)
