#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Jun 02 10:44:20 2017
# Process ID: 7380
# Log file: C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test/planAhead_run_2/planAhead.log
# Journal file: C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test/pa.fromHdl.tcl
# create_project -name DAC_test -dir "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test/planAhead_run_2" -part xc7k160tfbg676-1
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "DAC_Sweep_Test.ucf" [current_fileset -constrset]
Adding file 'C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test/DAC_Sweep_Test.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Sweep.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {AD9783.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DAC_Sweep_Test.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top DAC_Sweep_Test $srcset
# add_files [list {DAC_Sweep_Test.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7k160tfbg676-1
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test/Sweep.v" into library work
Analyzing Verilog file "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test/AD9783.v" into library work
Analyzing Verilog file "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test/DAC_Sweep_Test.v" into library work
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/kintex7/xc7k160t/fbg676/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/kintex7/drc.xml
Parsing UCF File [C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test/DAC_Sweep_Test.ucf]
Finished Parsing UCF File [C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test/DAC_Sweep_Test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUFDS_DIFF_OUT => IOBUFDS_DIFF_OUT (IBUFDS, OBUFTDS, IBUFDS, OBUFTDS, INV): 18 instances

Phase 0 | Netlist Checksum: 48c45490
open_rtl_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 812.844 ; gain = 381.770
update_compile_order -fileset sim_1
startgroup
set_property package_pin F9 [get_ports {D_out_p[12]}]
endgroup
startgroup
set_property package_pin C12 [get_ports {D_out_p[10]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {D_out_p[8]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {D_out_p[8]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {D_out_p[8]}]]
startgroup
set_property package_pin C12 [get_ports {D_out_p[10]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {D_out_p[12]}]
endgroup
set_property package_pin "" [get_ports [list  on_in]]
startgroup
set_property package_pin C14 [get_ports DCI_out_p]
endgroup
startgroup
set_property package_pin B12 [get_ports {D_out_p[6]}]
endgroup
startgroup
set_property package_pin B15 [get_ports {D_out_p[4]}]
endgroup
startgroup
set_property package_pin C12 [get_ports {D_out_p[10]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {D_out_p[2]}]
endgroup
startgroup
set_property package_pin B17 [get_ports {D_out_p[0]}]
endgroup
startgroup
set_property package_pin A18 [get_ports {D_out_p[1]}]
endgroup
set_property package_pin "" [get_ports [list  {D_out_p[3]}]]
startgroup
set_property package_pin C16 [get_ports {D_out_p[3]}]
endgroup
startgroup
set_property package_pin B10 [get_ports {D_out_p[5]}]
endgroup
startgroup
set_property package_pin B14 [get_ports {D_out_p[7]}]
endgroup
startgroup
set_property package_pin D14 [get_ports {D_out_p[9]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {D_out_p[11]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {D_out_p[13]}]
endgroup
startgroup
set_property package_pin AF24 [get_ports {D_out_p[14]}]
endgroup
set_property package_pin "" [get_ports [list  {D_out_p[15]}]]
startgroup
set_property package_pin AD23 [get_ports {D_out_p[15]}]
endgroup
startgroup
set_property package_pin C19 [get_ports CLK_out_p]
endgroup
set_property offchip_term NONE [get_ports [list CLK_out_p]]
set_property offchip_term NONE [get_ports [list DCI_out_p]]
set_property offchip_term NONE [get_ports [list {D_out_p[15]} {D_out_p[14]} {D_out_p[13]} {D_out_p[12]} {D_out_p[11]} {D_out_p[10]} {D_out_p[9]} {D_out_p[8]} {D_out_p[7]} {D_out_p[6]} {D_out_p[5]} {D_out_p[4]} {D_out_p[3]} {D_out_p[2]} {D_out_p[1]} {D_out_p[0]}]]
save_constraints
set_property package_pin "" [get_ports [list  on_in]]
startgroup
set_property package_pin AA3 [get_ports clk]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/DAC_test\planAhead_pid7380.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jun 02 14:09:50 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
