# compile vhdl design source files
vhdl xil_defaultlib  "../../../LA12.srcs/sources_1/ip/La12multiplier/sim/La12multiplier.vhd"
vhdl xil_defaultlib  "../../../LA12.srcs/sources_1/new/LA12.vhd"
vhdl xil_defaultlib  "../../../LA12.srcs/sim_1/new/LA12_tb.vhd"

# Do not sort compile order
nosort
