# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/anode_control.v" \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/bcd.v" \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/bcd_control.v" \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/bcd_to_cathodes.v" \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/clock_divider.v" \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/current_measurement.v" \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/refresh_counter.v" \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/seven_segment_display.v" \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/speed_measurement.v" \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/spi_dac.v" \
"../../../../srm_open_loop_control_old.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
