
*** Running vivado
    with args -log Bounce_flash.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Bounce_flash.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Bounce_flash.tcl -notrace
Command: link_design -top Bounce_flash -part xck24-ubva530-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck24-ubva530-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.766 ; gain = 0.000 ; free physical = 4555 ; free virtual = 9728
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.766 ; gain = 0.000 ; free physical = 4480 ; free virtual = 9653
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.766 ; gain = 0.000 ; free physical = 4480 ; free virtual = 9653
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck24'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck24'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2233.797 ; gain = 63.996 ; free physical = 4360 ; free virtual = 9534

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 638694e1

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2556.812 ; gain = 323.016 ; free physical = 3835 ; free virtual = 9036

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 638694e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.648 ; gain = 0.000 ; free physical = 3663 ; free virtual = 8866

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 638694e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.648 ; gain = 0.000 ; free physical = 3663 ; free virtual = 8866
Phase 1 Initialization | Checksum: 638694e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.648 ; gain = 0.000 ; free physical = 3663 ; free virtual = 8866

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 638694e1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.648 ; gain = 0.000 ; free physical = 3663 ; free virtual = 8866

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 638694e1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.648 ; gain = 0.000 ; free physical = 3663 ; free virtual = 8866
Phase 2 Timer Update And Timing Data Collection | Checksum: 638694e1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.648 ; gain = 0.000 ; free physical = 3663 ; free virtual = 8866

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2915.676 ; gain = 56.027 ; free physical = 3662 ; free virtual = 8865
Retarget | Checksum: 1b2fc11de
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2915.676 ; gain = 56.027 ; free physical = 3662 ; free virtual = 8865
Constant propagation | Checksum: 1b2fc11de
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2915.676 ; gain = 56.027 ; free physical = 3662 ; free virtual = 8865
Sweep | Checksum: 1b2fc11de
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2947.691 ; gain = 88.043 ; free physical = 3662 ; free virtual = 8865
BUFG optimization | Checksum: 1b2fc11de
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2947.691 ; gain = 88.043 ; free physical = 3662 ; free virtual = 8865
Shift Register Optimization | Checksum: 1b2fc11de
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2947.691 ; gain = 88.043 ; free physical = 3662 ; free virtual = 8865
Post Processing Netlist | Checksum: 1b2fc11de
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2947.691 ; gain = 88.043 ; free physical = 3662 ; free virtual = 8865

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.691 ; gain = 0.000 ; free physical = 3662 ; free virtual = 8865
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2947.691 ; gain = 88.043 ; free physical = 3662 ; free virtual = 8865
Phase 9 Finalization | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2947.691 ; gain = 88.043 ; free physical = 3662 ; free virtual = 8865
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2947.691 ; gain = 88.043 ; free physical = 3662 ; free virtual = 8865
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.691 ; gain = 0.000 ; free physical = 3662 ; free virtual = 8865

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.691 ; gain = 0.000 ; free physical = 3661 ; free virtual = 8864

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.691 ; gain = 0.000 ; free physical = 3661 ; free virtual = 8864

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.691 ; gain = 0.000 ; free physical = 3661 ; free virtual = 8864
Ending Netlist Obfuscation Task | Checksum: 1b2fc11de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.691 ; gain = 0.000 ; free physical = 3661 ; free virtual = 8864
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file Bounce_flash_drc_opted.rpt -pb Bounce_flash_drc_opted.pb -rpx Bounce_flash_drc_opted.rpx
Command: report_drc -file Bounce_flash_drc_opted.rpt -pb Bounce_flash_drc_opted.pb -rpx Bounce_flash_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/illubaby/Github/HCMUT_LSI_Lab/Lab_1/Bounce_flash/Bounce_flash.runs/impl_1/Bounce_flash_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4235.426 ; gain = 1287.734 ; free physical = 1864 ; free virtual = 7225
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4235.426 ; gain = 0.000 ; free physical = 1872 ; free virtual = 7232
INFO: [Common 17-1381] The checkpoint '/home/illubaby/Github/HCMUT_LSI_Lab/Lab_1/Bounce_flash/Bounce_flash.runs/impl_1/Bounce_flash_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck24'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck24'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4235.426 ; gain = 0.000 ; free physical = 1882 ; free virtual = 7227
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dd137185

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4235.426 ; gain = 0.000 ; free physical = 1882 ; free virtual = 7227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4235.426 ; gain = 0.000 ; free physical = 1882 ; free virtual = 7227

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10247f584

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4235.426 ; gain = 0.000 ; free physical = 1878 ; free virtual = 7229

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11d45f72b

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4235.426 ; gain = 0.000 ; free physical = 1876 ; free virtual = 7228

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11d45f72b

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4235.426 ; gain = 0.000 ; free physical = 1876 ; free virtual = 7228
Phase 1 Placer Initialization | Checksum: 11d45f72b

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4235.426 ; gain = 0.000 ; free physical = 1876 ; free virtual = 7228

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 11d45f72b

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4235.426 ; gain = 0.000 ; free physical = 1875 ; free virtual = 7228

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 11d45f72b

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4235.426 ; gain = 0.000 ; free physical = 1875 ; free virtual = 7228

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 11d45f72b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4380.395 ; gain = 144.969 ; free physical = 1071 ; free virtual = 6884

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 11d45f72b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4380.395 ; gain = 144.969 ; free physical = 1071 ; free virtual = 6884
Phase 2.1.1 Partition Driven Placement | Checksum: 11d45f72b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4380.395 ; gain = 144.969 ; free physical = 1071 ; free virtual = 6884
Phase 2.1 Floorplanning | Checksum: 11d45f72b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4380.395 ; gain = 144.969 ; free physical = 1071 ; free virtual = 6884

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11d45f72b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4380.395 ; gain = 144.969 ; free physical = 1071 ; free virtual = 6884

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11d45f72b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4380.395 ; gain = 144.969 ; free physical = 1071 ; free virtual = 6884

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1a150f171

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 4461.430 ; gain = 226.004 ; free physical = 572 ; free virtual = 6368
Phase 2 Global Placement | Checksum: 1a150f171

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 4461.430 ; gain = 226.004 ; free physical = 572 ; free virtual = 6368

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a150f171

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 4464.430 ; gain = 229.004 ; free physical = 190 ; free virtual = 5994

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a150f171

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 4464.430 ; gain = 229.004 ; free physical = 189 ; free virtual = 5992

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1948a81a7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 4464.430 ; gain = 229.004 ; free physical = 257 ; free virtual = 5854

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1db445ee1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 4464.430 ; gain = 229.004 ; free physical = 257 ; free virtual = 5855
Phase 3.3.2 Slice Area Swap | Checksum: 1db445ee1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 4464.430 ; gain = 229.004 ; free physical = 257 ; free virtual = 5855
Phase 3.3 Small Shape DP | Checksum: cef3f5d2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 4464.430 ; gain = 229.004 ; free physical = 256 ; free virtual = 5854

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: cef3f5d2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 4464.430 ; gain = 229.004 ; free physical = 256 ; free virtual = 5854

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: cef3f5d2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 4464.430 ; gain = 229.004 ; free physical = 256 ; free virtual = 5854
Phase 3 Detail Placement | Checksum: cef3f5d2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 4464.430 ; gain = 229.004 ; free physical = 256 ; free virtual = 5854

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: cef3f5d2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:12 . Memory (MB): peak = 4464.430 ; gain = 229.004 ; free physical = 290 ; free virtual = 5789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 264 ; free virtual = 5562

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1393c06df

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 4471.430 ; gain = 236.004 ; free physical = 264 ; free virtual = 5562

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1393c06df

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 4471.430 ; gain = 236.004 ; free physical = 264 ; free virtual = 5562
Phase 4.3 Placer Reporting | Checksum: 1393c06df

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 4471.430 ; gain = 236.004 ; free physical = 264 ; free virtual = 5562

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 264 ; free virtual = 5562

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 4471.430 ; gain = 236.004 ; free physical = 264 ; free virtual = 5562
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14a1386b4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 4471.430 ; gain = 236.004 ; free physical = 264 ; free virtual = 5562
Ending Placer Task | Checksum: e0807c2c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 4471.430 ; gain = 236.004 ; free physical = 264 ; free virtual = 5562
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 4471.430 ; gain = 236.004 ; free physical = 264 ; free virtual = 5562
INFO: [runtcl-4] Executing : report_io -file Bounce_flash_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 261 ; free virtual = 5559
INFO: [runtcl-4] Executing : report_utilization -file Bounce_flash_utilization_placed.rpt -pb Bounce_flash_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Bounce_flash_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 217 ; free virtual = 5515
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 219 ; free virtual = 5517
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 219 ; free virtual = 5517
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 219 ; free virtual = 5517
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 217 ; free virtual = 5517
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 217 ; free virtual = 5517
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 214 ; free virtual = 5517
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 214 ; free virtual = 5517
INFO: [Common 17-1381] The checkpoint '/home/illubaby/Github/HCMUT_LSI_Lab/Lab_1/Bounce_flash/Bounce_flash.runs/impl_1/Bounce_flash_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck24'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck24'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4471.430 ; gain = 0.000 ; free physical = 211 ; free virtual = 5512
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4503.445 ; gain = 0.000 ; free physical = 211 ; free virtual = 5512
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4503.445 ; gain = 0.000 ; free physical = 211 ; free virtual = 5512
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4503.445 ; gain = 0.000 ; free physical = 211 ; free virtual = 5512
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4503.445 ; gain = 0.000 ; free physical = 211 ; free virtual = 5512
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4503.445 ; gain = 0.000 ; free physical = 211 ; free virtual = 5512
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4503.445 ; gain = 0.000 ; free physical = 211 ; free virtual = 5514
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4503.445 ; gain = 0.000 ; free physical = 211 ; free virtual = 5514
INFO: [Common 17-1381] The checkpoint '/home/illubaby/Github/HCMUT_LSI_Lab/Lab_1/Bounce_flash/Bounce_flash.runs/impl_1/Bounce_flash_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck24'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck24'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bb666aa ConstDB: 0 ShapeSum: 6a820475 RouteDB: 6a48110d
Nodegraph reading from file.  Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 284 ; free virtual = 5588
Post Restoration Checksum: NetGraph: 37e8c35d | NumContArr: 4b43f6d5 | Constraints: a23b0ef9 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1e810c3c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 279 ; free virtual = 5579

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e810c3c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 278 ; free virtual = 5579

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e810c3c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 278 ; free virtual = 5579

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1d6395074

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 278 ; free virtual = 5579

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 80
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 63
  Number of Partially Routed Nets     = 17
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c0cde15b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 278 ; free virtual = 5579

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c0cde15b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 278 ; free virtual = 5579

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 29f68bd68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5579
Phase 3 Initial Routing | Checksum: 29f68bd68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5579

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1f18d7cdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5579
Phase 4 Rip-up And Reroute | Checksum: 1f18d7cdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5579

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1f18d7cdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5579

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1f18d7cdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5579
Phase 6 Post Hold Fix | Checksum: 1f18d7cdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5579

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0100125 %
  Global Horizontal Routing Utilization  = 0.00615642 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 8.41122%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 9.43396%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 8.65385%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.80769%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f18d7cdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5579

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f18d7cdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5578

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f18d7cdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5578

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1f18d7cdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5578
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 25a7e87bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5578
Ending Routing Task | Checksum: 25a7e87bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.461 ; gain = 0.000 ; free physical = 277 ; free virtual = 5578

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file Bounce_flash_drc_routed.rpt -pb Bounce_flash_drc_routed.pb -rpx Bounce_flash_drc_routed.rpx
Command: report_drc -file Bounce_flash_drc_routed.rpt -pb Bounce_flash_drc_routed.pb -rpx Bounce_flash_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/illubaby/Github/HCMUT_LSI_Lab/Lab_1/Bounce_flash/Bounce_flash.runs/impl_1/Bounce_flash_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Bounce_flash_methodology_drc_routed.rpt -pb Bounce_flash_methodology_drc_routed.pb -rpx Bounce_flash_methodology_drc_routed.rpx
Command: report_methodology -file Bounce_flash_methodology_drc_routed.rpt -pb Bounce_flash_methodology_drc_routed.pb -rpx Bounce_flash_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/illubaby/Github/HCMUT_LSI_Lab/Lab_1/Bounce_flash/Bounce_flash.runs/impl_1/Bounce_flash_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Bounce_flash_power_routed.rpt -pb Bounce_flash_power_summary_routed.pb -rpx Bounce_flash_power_routed.rpx
Command: report_power -file Bounce_flash_power_routed.rpt -pb Bounce_flash_power_summary_routed.pb -rpx Bounce_flash_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Bounce_flash_route_status.rpt -pb Bounce_flash_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Bounce_flash_timing_summary_routed.rpt -pb Bounce_flash_timing_summary_routed.pb -rpx Bounce_flash_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Bounce_flash_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Bounce_flash_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Bounce_flash_bus_skew_routed.rpt -pb Bounce_flash_bus_skew_routed.pb -rpx Bounce_flash_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4591.488 ; gain = 0.000 ; free physical = 244 ; free virtual = 5558
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4591.488 ; gain = 0.000 ; free physical = 244 ; free virtual = 5558
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4591.488 ; gain = 0.000 ; free physical = 244 ; free virtual = 5558
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4591.488 ; gain = 0.000 ; free physical = 244 ; free virtual = 5559
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4591.488 ; gain = 0.000 ; free physical = 244 ; free virtual = 5558
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4591.488 ; gain = 0.000 ; free physical = 244 ; free virtual = 5561
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4591.488 ; gain = 0.000 ; free physical = 244 ; free virtual = 5561
INFO: [Common 17-1381] The checkpoint '/home/illubaby/Github/HCMUT_LSI_Lab/Lab_1/Bounce_flash/Bounce_flash.runs/impl_1/Bounce_flash_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 01:55:22 2024...
