{
    "clock"       : 2870,
    "c_ext"       : false,
    "f_ext"       : false,
    "bmem_0_on_x" : true,
    "dw_ip"       : ["DW02_mult_3_stage", "DW_div_seq"],
    "verilator"   : false,
    "synth": {
        "compile_ultra" : true,
        "ungroup"       : true,
        "gate_clock"    : true,
        "retime"        : true,
        "min_power"     : false,
        "inc_iter"      : 3
    }
}
