vendor_name = ModelSim
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/b_to_f.sv
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/dds_slave_core.sv
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/dds_slave.sv
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/llrf_afe_package.sv
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/llrf_afe.sv
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/dds_sin_mem.qip
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/dds_sin_mem.v
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/sqrt_int_64.qip
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/sqrt_int_64.v
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/divide_32.qip
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/divide_32.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/altsyncram_hh91.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/sin_16_1024.mif
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_mqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_lqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_kqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_jqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_iqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_qqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_pqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_oqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_nqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_rqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_sqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_tqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_uqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_vqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_hqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_0rc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_1rc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_2rc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_3rc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_4rc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_5rc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_6rc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_7rc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_8rc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_gqc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_8pc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_7pc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_6pc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_5pc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_4pc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_3pc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_1pc.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/lpm_divide_cju.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/sign_div_unsign_b8j.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/alt_u_div_5ug.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/db/add_sub_0pc.tdf
source_file = 1, D:/YandexDisk/Work/Quartus/Cyclone_10/llrf_afe/llrf_afe.sdc
design_name = llrf_afe
instance = comp, \int_dds[0].slp~output , int_dds[0].slp~output, llrf_afe, 1
instance = comp, \int_dds[0].dis~output , int_dds[0].dis~output, llrf_afe, 1
instance = comp, \int_dds[0].data[0]~output , int_dds[0].data[0]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[1]~output , int_dds[0].data[1]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[2]~output , int_dds[0].data[2]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[3]~output , int_dds[0].data[3]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[4]~output , int_dds[0].data[4]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[5]~output , int_dds[0].data[5]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[6]~output , int_dds[0].data[6]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[7]~output , int_dds[0].data[7]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[8]~output , int_dds[0].data[8]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[9]~output , int_dds[0].data[9]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[10]~output , int_dds[0].data[10]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[11]~output , int_dds[0].data[11]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[12]~output , int_dds[0].data[12]~output, llrf_afe, 1
instance = comp, \int_dds[0].data[13]~output , int_dds[0].data[13]~output, llrf_afe, 1
instance = comp, \int_dds[1].slp~output , int_dds[1].slp~output, llrf_afe, 1
instance = comp, \int_dds[1].dis~output , int_dds[1].dis~output, llrf_afe, 1
instance = comp, \int_dds[1].data[0]~output , int_dds[1].data[0]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[1]~output , int_dds[1].data[1]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[2]~output , int_dds[1].data[2]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[3]~output , int_dds[1].data[3]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[4]~output , int_dds[1].data[4]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[5]~output , int_dds[1].data[5]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[6]~output , int_dds[1].data[6]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[7]~output , int_dds[1].data[7]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[8]~output , int_dds[1].data[8]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[9]~output , int_dds[1].data[9]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[10]~output , int_dds[1].data[10]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[11]~output , int_dds[1].data[11]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[12]~output , int_dds[1].data[12]~output, llrf_afe, 1
instance = comp, \int_dds[1].data[13]~output , int_dds[1].data[13]~output, llrf_afe, 1
instance = comp, \int_dds[2].slp~output , int_dds[2].slp~output, llrf_afe, 1
instance = comp, \int_dds[2].dis~output , int_dds[2].dis~output, llrf_afe, 1
instance = comp, \int_dds[2].data[0]~output , int_dds[2].data[0]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[1]~output , int_dds[2].data[1]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[2]~output , int_dds[2].data[2]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[3]~output , int_dds[2].data[3]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[4]~output , int_dds[2].data[4]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[5]~output , int_dds[2].data[5]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[6]~output , int_dds[2].data[6]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[7]~output , int_dds[2].data[7]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[8]~output , int_dds[2].data[8]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[9]~output , int_dds[2].data[9]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[10]~output , int_dds[2].data[10]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[11]~output , int_dds[2].data[11]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[12]~output , int_dds[2].data[12]~output, llrf_afe, 1
instance = comp, \int_dds[2].data[13]~output , int_dds[2].data[13]~output, llrf_afe, 1
instance = comp, \int_dds[3].slp~output , int_dds[3].slp~output, llrf_afe, 1
instance = comp, \int_dds[3].dis~output , int_dds[3].dis~output, llrf_afe, 1
instance = comp, \int_dds[3].data[0]~output , int_dds[3].data[0]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[1]~output , int_dds[3].data[1]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[2]~output , int_dds[3].data[2]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[3]~output , int_dds[3].data[3]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[4]~output , int_dds[3].data[4]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[5]~output , int_dds[3].data[5]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[6]~output , int_dds[3].data[6]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[7]~output , int_dds[3].data[7]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[8]~output , int_dds[3].data[8]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[9]~output , int_dds[3].data[9]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[10]~output , int_dds[3].data[10]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[11]~output , int_dds[3].data[11]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[12]~output , int_dds[3].data[12]~output, llrf_afe, 1
instance = comp, \int_dds[3].data[13]~output , int_dds[3].data[13]~output, llrf_afe, 1
instance = comp, \int_rio_out[0]~output , int_rio_out[0]~output, llrf_afe, 1
instance = comp, \int_rio_out[1]~output , int_rio_out[1]~output, llrf_afe, 1
instance = comp, \int_rio_out[2]~output , int_rio_out[2]~output, llrf_afe, 1
instance = comp, \int_rio_out[3]~output , int_rio_out[3]~output, llrf_afe, 1
instance = comp, \int_rio_out[4]~output , int_rio_out[4]~output, llrf_afe, 1
instance = comp, \int_rio_out[5]~output , int_rio_out[5]~output, llrf_afe, 1
instance = comp, \int_rio_out[6]~output , int_rio_out[6]~output, llrf_afe, 1
instance = comp, \int_rio_out[7]~output , int_rio_out[7]~output, llrf_afe, 1
instance = comp, \int_dds_pll_ref_sel~output , int_dds_pll_ref_sel~output, llrf_afe, 1
instance = comp, \int_dds_pll_sclk~output , int_dds_pll_sclk~output, llrf_afe, 1
instance = comp, \int_dds_pll_sdi~output , int_dds_pll_sdi~output, llrf_afe, 1
instance = comp, \int_dds_pll_cs~output , int_dds_pll_cs~output, llrf_afe, 1
instance = comp, \int_dds_pll_reset~output , int_dds_pll_reset~output, llrf_afe, 1
instance = comp, \int_status_0~output , int_status_0~output, llrf_afe, 1
instance = comp, \int_status_1~output , int_status_1~output, llrf_afe, 1
instance = comp, \int_mfm_b_ref~output , int_mfm_b_ref~output, llrf_afe, 1
instance = comp, \int_mfm_b_p~output , int_mfm_b_p~output, llrf_afe, 1
instance = comp, \int_mfm_b_m~output , int_mfm_b_m~output, llrf_afe, 1
instance = comp, \int_mfm_a0~output , int_mfm_a0~output, llrf_afe, 1
instance = comp, \int_mfm_a1~output , int_mfm_a1~output, llrf_afe, 1
instance = comp, \int_mfm_sdo~output , int_mfm_sdo~output, llrf_afe, 1
instance = comp, \int_mfm_sck~output , int_mfm_sck~output, llrf_afe, 1
instance = comp, \int_mfm_busy~output , int_mfm_busy~output, llrf_afe, 1
instance = comp, \int_mfm_cnv~output , int_mfm_cnv~output, llrf_afe, 1
instance = comp, \ext_rio_in[0]~output , ext_rio_in[0]~output, llrf_afe, 1
instance = comp, \ext_rio_in[1]~output , ext_rio_in[1]~output, llrf_afe, 1
instance = comp, \ext_rio_in[2]~output , ext_rio_in[2]~output, llrf_afe, 1
instance = comp, \ext_rio_in[3]~output , ext_rio_in[3]~output, llrf_afe, 1
instance = comp, \ext_rio_in[4]~output , ext_rio_in[4]~output, llrf_afe, 1
instance = comp, \ext_rio_in[5]~output , ext_rio_in[5]~output, llrf_afe, 1
instance = comp, \ext_rio_in[6]~output , ext_rio_in[6]~output, llrf_afe, 1
instance = comp, \ext_rio_in[7]~output , ext_rio_in[7]~output, llrf_afe, 1
instance = comp, \fpga_tx~output , fpga_tx~output, llrf_afe, 1
instance = comp, \spi_miso[0]~output , spi_miso[0]~output, llrf_afe, 1
instance = comp, \spi_miso[1]~output , spi_miso[1]~output, llrf_afe, 1
instance = comp, \spi_miso[2]~output , spi_miso[2]~output, llrf_afe, 1
instance = comp, \spi_miso[3]~output , spi_miso[3]~output, llrf_afe, 1
instance = comp, \out_clk_100MHz~output , out_clk_100MHz~output, llrf_afe, 1
instance = comp, \led[3]~output , led[3]~output, llrf_afe, 1
instance = comp, \led[2]~output , led[2]~output, llrf_afe, 1
instance = comp, \led[1]~output , led[1]~output, llrf_afe, 1
instance = comp, \led[0]~output , led[0]~output, llrf_afe, 1
instance = comp, \int_dds_clk_in~input , int_dds_clk_in~input, llrf_afe, 1
instance = comp, \int_dds_clk_in~inputclkctrl , int_dds_clk_in~inputclkctrl, llrf_afe, 1
instance = comp, \~GND , ~GND, llrf_afe, 1
instance = comp, \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 , dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2, llrf_afe, 1
instance = comp, \int_dds[0].data[0]~reg0 , int_dds[0].data[0]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[1]~reg0 , int_dds[0].data[1]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[2]~reg0 , int_dds[0].data[2]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[3]~reg0 , int_dds[0].data[3]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[4]~reg0 , int_dds[0].data[4]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[5]~reg0 , int_dds[0].data[5]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[6]~reg0 , int_dds[0].data[6]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[7]~reg0 , int_dds[0].data[7]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[8]~reg0 , int_dds[0].data[8]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[9]~reg0 , int_dds[0].data[9]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[10]~reg0 , int_dds[0].data[10]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[11]~reg0 , int_dds[0].data[11]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[12]~reg0 , int_dds[0].data[12]~reg0, llrf_afe, 1
instance = comp, \int_dds[0].data[13]~reg0 , int_dds[0].data[13]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[0]~reg0 , int_dds[1].data[0]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[1]~reg0 , int_dds[1].data[1]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[2]~reg0 , int_dds[1].data[2]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[3]~reg0 , int_dds[1].data[3]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[4]~reg0 , int_dds[1].data[4]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[5]~reg0 , int_dds[1].data[5]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[6]~reg0 , int_dds[1].data[6]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[7]~reg0 , int_dds[1].data[7]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[8]~reg0 , int_dds[1].data[8]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[9]~reg0 , int_dds[1].data[9]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[10]~reg0 , int_dds[1].data[10]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[11]~reg0 , int_dds[1].data[11]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[12]~reg0 , int_dds[1].data[12]~reg0, llrf_afe, 1
instance = comp, \int_dds[1].data[13]~reg0 , int_dds[1].data[13]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[0]~reg0 , int_dds[2].data[0]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[1]~reg0 , int_dds[2].data[1]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[2]~reg0 , int_dds[2].data[2]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[3]~reg0 , int_dds[2].data[3]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[4]~reg0 , int_dds[2].data[4]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[5]~reg0 , int_dds[2].data[5]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[6]~reg0 , int_dds[2].data[6]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[7]~reg0 , int_dds[2].data[7]~reg0, llrf_afe, 1
instance = comp, \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 , dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10, llrf_afe, 1
instance = comp, \int_dds[2].data[8]~reg0 , int_dds[2].data[8]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[9]~reg0 , int_dds[2].data[9]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[10]~reg0 , int_dds[2].data[10]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[11]~reg0 , int_dds[2].data[11]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[12]~reg0 , int_dds[2].data[12]~reg0, llrf_afe, 1
instance = comp, \int_dds[2].data[13]~reg0 , int_dds[2].data[13]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[0]~reg0 , int_dds[3].data[0]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[1]~reg0 , int_dds[3].data[1]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[2]~reg0 , int_dds[3].data[2]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[3]~reg0 , int_dds[3].data[3]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[4]~reg0 , int_dds[3].data[4]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[5]~reg0 , int_dds[3].data[5]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[6]~reg0 , int_dds[3].data[6]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[7]~reg0 , int_dds[3].data[7]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[8]~reg0 , int_dds[3].data[8]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[9]~reg0 , int_dds[3].data[9]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[10]~reg0 , int_dds[3].data[10]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[11]~reg0 , int_dds[3].data[11]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[12]~reg0 , int_dds[3].data[12]~reg0, llrf_afe, 1
instance = comp, \int_dds[3].data[13]~reg0 , int_dds[3].data[13]~reg0, llrf_afe, 1
instance = comp, \int_dds_fb[0]~input , int_dds_fb[0]~input, llrf_afe, 1
instance = comp, \int_dds_fb[1]~input , int_dds_fb[1]~input, llrf_afe, 1
instance = comp, \int_dds_fb[2]~input , int_dds_fb[2]~input, llrf_afe, 1
instance = comp, \int_dds_fb[3]~input , int_dds_fb[3]~input, llrf_afe, 1
instance = comp, \dds_sync~input , dds_sync~input, llrf_afe, 1
instance = comp, \int_rio_in[0]~input , int_rio_in[0]~input, llrf_afe, 1
instance = comp, \int_rio_in[1]~input , int_rio_in[1]~input, llrf_afe, 1
instance = comp, \int_rio_in[2]~input , int_rio_in[2]~input, llrf_afe, 1
instance = comp, \int_rio_in[3]~input , int_rio_in[3]~input, llrf_afe, 1
instance = comp, \int_rio_in[4]~input , int_rio_in[4]~input, llrf_afe, 1
instance = comp, \int_rio_in[5]~input , int_rio_in[5]~input, llrf_afe, 1
instance = comp, \int_rio_in[6]~input , int_rio_in[6]~input, llrf_afe, 1
instance = comp, \int_rio_in[7]~input , int_rio_in[7]~input, llrf_afe, 1
instance = comp, \int_dds_pll_sdo~input , int_dds_pll_sdo~input, llrf_afe, 1
instance = comp, \ext_rio_out[0]~input , ext_rio_out[0]~input, llrf_afe, 1
instance = comp, \ext_rio_out[1]~input , ext_rio_out[1]~input, llrf_afe, 1
instance = comp, \ext_rio_out[2]~input , ext_rio_out[2]~input, llrf_afe, 1
instance = comp, \ext_rio_out[3]~input , ext_rio_out[3]~input, llrf_afe, 1
instance = comp, \ext_rio_out[4]~input , ext_rio_out[4]~input, llrf_afe, 1
instance = comp, \ext_rio_out[5]~input , ext_rio_out[5]~input, llrf_afe, 1
instance = comp, \ext_rio_out[6]~input , ext_rio_out[6]~input, llrf_afe, 1
instance = comp, \ext_rio_out[7]~input , ext_rio_out[7]~input, llrf_afe, 1
instance = comp, \i2c_sda~input , i2c_sda~input, llrf_afe, 1
instance = comp, \i2c_scl~input , i2c_scl~input, llrf_afe, 1
instance = comp, \i2c_alert~input , i2c_alert~input, llrf_afe, 1
instance = comp, \fpga_rx~input , fpga_rx~input, llrf_afe, 1
instance = comp, \spi_mosi[0]~input , spi_mosi[0]~input, llrf_afe, 1
instance = comp, \spi_mosi[1]~input , spi_mosi[1]~input, llrf_afe, 1
instance = comp, \spi_mosi[2]~input , spi_mosi[2]~input, llrf_afe, 1
instance = comp, \spi_mosi[3]~input , spi_mosi[3]~input, llrf_afe, 1
instance = comp, \spi_sclk~input , spi_sclk~input, llrf_afe, 1
instance = comp, \spi_cs~input , spi_cs~input, llrf_afe, 1
instance = comp, \sys_clk~input , sys_clk~input, llrf_afe, 1
instance = comp, \in_clk_100MHz~input , in_clk_100MHz~input, llrf_afe, 1
instance = comp, \reserve_lvds[3]~input , reserve_lvds[3]~input, llrf_afe, 1
instance = comp, \reserve_lvds[2]~input , reserve_lvds[2]~input, llrf_afe, 1
instance = comp, \reserve_lvds[1]~input , reserve_lvds[1]~input, llrf_afe, 1
instance = comp, \reserve_lvds[0]~input , reserve_lvds[0]~input, llrf_afe, 1
instance = comp, \reserve_3v3[7]~input , reserve_3v3[7]~input, llrf_afe, 1
instance = comp, \reserve_3v3[6]~input , reserve_3v3[6]~input, llrf_afe, 1
instance = comp, \reserve_3v3[5]~input , reserve_3v3[5]~input, llrf_afe, 1
instance = comp, \reserve_3v3[4]~input , reserve_3v3[4]~input, llrf_afe, 1
instance = comp, \reserve_3v3[3]~input , reserve_3v3[3]~input, llrf_afe, 1
instance = comp, \reserve_3v3[2]~input , reserve_3v3[2]~input, llrf_afe, 1
instance = comp, \reserve_3v3[1]~input , reserve_3v3[1]~input, llrf_afe, 1
instance = comp, \reserve_3v3[0]~input , reserve_3v3[0]~input, llrf_afe, 1
instance = comp, \reserve_2v5[7]~input , reserve_2v5[7]~input, llrf_afe, 1
instance = comp, \reserve_2v5[6]~input , reserve_2v5[6]~input, llrf_afe, 1
instance = comp, \reserve_2v5[5]~input , reserve_2v5[5]~input, llrf_afe, 1
instance = comp, \reserve_2v5[4]~input , reserve_2v5[4]~input, llrf_afe, 1
instance = comp, \reserve_2v5[3]~input , reserve_2v5[3]~input, llrf_afe, 1
instance = comp, \reserve_2v5[2]~input , reserve_2v5[2]~input, llrf_afe, 1
instance = comp, \reserve_2v5[1]~input , reserve_2v5[1]~input, llrf_afe, 1
instance = comp, \reserve_2v5[0]~input , reserve_2v5[0]~input, llrf_afe, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
