example-0: 
// this is a shift left and rotate operation
module left_rotate(clk,reset,amount,data,load,out);
input clk,reset;
input [2:0] amount;
input [7:0] data;
input load;
output reg [7:0] out;
// when load is high, load data to out
// rotate the register out followed by shift left by amount bits
reg [2:0] shift_reg;
output reg [7:0] shift_reg;
// to calculate the data shift register
always@(*)
begin
    case(shift_reg)
        3'd0:
        begin // 2 bits, 6 on setbit
           out = data[2:0];
        end
        3'd1:
        begin
           out = data[7:3];
        end
        3'd2:
        begin
           out = data[11:4];
      
================================================================
