// Seed: 3510699521
module module_0;
  tri0 \id_1 ;
  ;
  module_2 modCall_1 (
      \id_1 ,
      \id_1 ,
      \id_1 ,
      \id_1
  );
  assign \id_1 = \id_1 ;
  assign \id_1 = {\id_1 {\id_1 }};
  assign \id_1 = 1;
  assign \id_1 = \id_1 ;
  logic id_2;
  wire  id_3;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    output wire id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output supply1 id_1;
  wire id_5;
  assign id_1 = -1 ? -1 : id_3;
  wire id_6, id_7, id_8;
  wire id_9, id_10;
endmodule
