|sys_cpld_top
clkin_50 => clkin_50.IN1
clkin_max_100 => clkin_max_100.IN1
sys_resetn => ~NO_FANOUT~
max_csn => met_1.DATAIN
max_wen <= reg_max_wen.DB_MAX_OUTPUT_PORT_TYPE
max_oen => ~NO_FANOUT~
hsma_psntn => ~NO_FANOUT~
hsmb_psntn => ~NO_FANOUT~
fpga_conf_done => fpga_conf_done.IN1
fpga_statusn => fpga_statusn.IN1
load => ~NO_FANOUT~
pgm_sel => ~NO_FANOUT~
user_factory => ~NO_FANOUT~
fpga_data[0] <= pfl_fun:pfl_fun_conf_fpga.fpga_data
fpga_data[1] <= pfl_fun:pfl_fun_conf_fpga.fpga_data
fpga_data[2] <= pfl_fun:pfl_fun_conf_fpga.fpga_data
fpga_data[3] <= pfl_fun:pfl_fun_conf_fpga.fpga_data
fpga_data[4] <= pfl_fun:pfl_fun_conf_fpga.fpga_data
fpga_data[5] <= pfl_fun:pfl_fun_conf_fpga.fpga_data
fpga_data[6] <= pfl_fun:pfl_fun_conf_fpga.fpga_data
fpga_data[7] <= pfl_fun:pfl_fun_conf_fpga.fpga_data
fpga_dclk <= pfl_fun:pfl_fun_conf_fpga.fpga_dclk
fpga_confign <= pfl_fun:pfl_fun_conf_fpga.fpga_nconfig
msel_0 <= msel_0.DB_MAX_OUTPUT_PORT_TYPE
msel_2 <= msel_2.DB_MAX_OUTPUT_PORT_TYPE
msel_3 <= <GND>
fsm_d[0] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[0] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[1] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[1] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[2] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[2] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[3] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[3] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[4] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[4] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[5] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[5] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[6] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[6] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[7] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[7] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[8] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[8] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[9] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[9] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[10] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[10] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[11] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[11] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[12] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[12] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[13] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[13] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[14] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[14] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_d[15] <> pfl_fun:pfl_fun_conf_fpga.flash_data
fsm_d[15] <> flash_control_MM:cpld_flash_cont.fc_fsm_d
fsm_a[1] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[2] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[3] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[4] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[5] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[6] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[7] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[8] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[9] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[10] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[11] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[12] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[13] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[14] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[15] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[16] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[17] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[18] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[19] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[20] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[21] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[22] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[23] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[24] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
fsm_a[25] <= fsm_a.DB_MAX_OUTPUT_PORT_TYPE
flash_cen <= flash_cen.DB_MAX_OUTPUT_PORT_TYPE
flash_wen <= flash_wen.DB_MAX_OUTPUT_PORT_TYPE
flash_oen <= flash_oen.DB_MAX_OUTPUT_PORT_TYPE
flash_clk <= <GND>
flash_advn <= <GND>
flash_resetn <= pfl_fun:pfl_fun_conf_fpga.flash_nreset
csense_sdo => ~NO_FANOUT~
csense_sck <= <GND>
csense_sdi <= <GND>
csense_csn <= <GND>
max_leds[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
max_leds[1] <= fpga_pgm_ins[1].DB_MAX_OUTPUT_PORT_TYPE
max_leds[2] <= fpga_pgm_ins[0].DB_MAX_OUTPUT_PORT_TYPE
max_leds[3] <= max_leds.DB_MAX_OUTPUT_PORT_TYPE
fan_cntl <= <GND>
user_led[0] <= user_led[0].DB_MAX_OUTPUT_PORT_TYPE
user_led[1] <= user_led[1].DB_MAX_OUTPUT_PORT_TYPE
user_led[2] <= user_led[2].DB_MAX_OUTPUT_PORT_TYPE
user_led[3] <= user_led[3].DB_MAX_OUTPUT_PORT_TYPE
user_led[4] <= user_led[4].DB_MAX_OUTPUT_PORT_TYPE
user_led[5] <= user_led[5].DB_MAX_OUTPUT_PORT_TYPE
user_led[6] <= user_led[6].DB_MAX_OUTPUT_PORT_TYPE
user_led[7] <= user_led[7].DB_MAX_OUTPUT_PORT_TYPE
clka_en <= <GND>
smb_clk <= <GND>
smb_data <> <UNC>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga
pfl_nreset => pfl_nreset.IN1
pfl_flash_access_granted => pfl_flash_access_granted.IN1
pfl_flash_access_request <= altera_parallel_flash_loader:parallel_flash_loader_0.pfl_flash_access_request
flash_addr[0] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[1] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[2] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[3] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[4] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[5] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[6] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[7] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[8] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[9] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[10] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[11] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[12] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[13] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[14] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[15] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[16] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[17] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[18] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[19] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[20] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[21] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[22] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[23] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_addr[24] <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_addr
flash_data[0] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[1] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[2] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[3] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[4] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[5] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[6] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[7] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[8] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[9] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[10] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[11] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[12] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[13] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[14] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_data[15] <> altera_parallel_flash_loader:parallel_flash_loader_0.flash_data
flash_nce <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_nce
flash_nwe <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_nwe
flash_noe <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_noe
pfl_clk => pfl_clk.IN1
fpga_pgm[0] => fpga_pgm[0].IN1
fpga_pgm[1] => fpga_pgm[1].IN1
fpga_pgm[2] => fpga_pgm[2].IN1
fpga_conf_done => fpga_conf_done.IN1
fpga_nstatus => fpga_nstatus.IN1
fpga_data[0] <= altera_parallel_flash_loader:parallel_flash_loader_0.fpga_data
fpga_data[1] <= altera_parallel_flash_loader:parallel_flash_loader_0.fpga_data
fpga_data[2] <= altera_parallel_flash_loader:parallel_flash_loader_0.fpga_data
fpga_data[3] <= altera_parallel_flash_loader:parallel_flash_loader_0.fpga_data
fpga_data[4] <= altera_parallel_flash_loader:parallel_flash_loader_0.fpga_data
fpga_data[5] <= altera_parallel_flash_loader:parallel_flash_loader_0.fpga_data
fpga_data[6] <= altera_parallel_flash_loader:parallel_flash_loader_0.fpga_data
fpga_data[7] <= altera_parallel_flash_loader:parallel_flash_loader_0.fpga_data
fpga_dclk <= altera_parallel_flash_loader:parallel_flash_loader_0.fpga_dclk
fpga_nconfig <= altera_parallel_flash_loader:parallel_flash_loader_0.fpga_nconfig
pfl_nreconfigure => pfl_nreconfigure.IN1
flash_nreset <= altera_parallel_flash_loader:parallel_flash_loader_0.flash_nreset


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0
pfl_flash_access_granted => pfl_flash_access_granted.IN1
pfl_nreset => pfl_nreset.IN1
fpga_conf_done => fpga_conf_done.IN1
fpga_nstatus => fpga_nstatus.IN1
fpga_pgm[0] => fpga_pgm[0].IN1
fpga_pgm[1] => fpga_pgm[1].IN1
fpga_pgm[2] => fpga_pgm[2].IN1
pfl_clk => pfl_clk.IN1
pfl_nreconfigure => pfl_nreconfigure.IN1
pfl_reset_watchdog => pfl_reset_watchdog.IN1
flash_rdy => flash_rdy.IN1
pfl_flash_access_request <= altparallel_flash_loader:altparallel_flash_loader_component.pfl_flash_access_request
fpga_data[0] <= altparallel_flash_loader:altparallel_flash_loader_component.fpga_data
fpga_data[1] <= altparallel_flash_loader:altparallel_flash_loader_component.fpga_data
fpga_data[2] <= altparallel_flash_loader:altparallel_flash_loader_component.fpga_data
fpga_data[3] <= altparallel_flash_loader:altparallel_flash_loader_component.fpga_data
fpga_data[4] <= altparallel_flash_loader:altparallel_flash_loader_component.fpga_data
fpga_data[5] <= altparallel_flash_loader:altparallel_flash_loader_component.fpga_data
fpga_data[6] <= altparallel_flash_loader:altparallel_flash_loader_component.fpga_data
fpga_data[7] <= altparallel_flash_loader:altparallel_flash_loader_component.fpga_data
fpga_dclk <= altparallel_flash_loader:altparallel_flash_loader_component.fpga_dclk
fpga_nconfig <= altparallel_flash_loader:altparallel_flash_loader_component.fpga_nconfig
pfl_watchdog_error <= altparallel_flash_loader:altparallel_flash_loader_component.pfl_watchdog_error
flash_addr[0] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[1] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[2] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[3] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[4] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[5] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[6] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[7] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[8] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[9] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[10] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[11] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[12] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[13] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[14] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[15] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[16] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[17] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[18] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[19] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[20] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[21] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[22] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[23] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_addr[24] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_addr
flash_nreset <= altparallel_flash_loader:altparallel_flash_loader_component.flash_nreset
flash_ncs[0] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_ncs
flash_sck[0] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_sck
flash_ale <= altparallel_flash_loader:altparallel_flash_loader_component.flash_ale
flash_cle <= altparallel_flash_loader:altparallel_flash_loader_component.flash_cle
flash_nce[0] <= altparallel_flash_loader:altparallel_flash_loader_component.flash_nce
flash_noe <= altparallel_flash_loader:altparallel_flash_loader_component.flash_noe
flash_nwe <= altparallel_flash_loader:altparallel_flash_loader_component.flash_nwe
flash_clk <= altparallel_flash_loader:altparallel_flash_loader_component.flash_clk
flash_nadv <= altparallel_flash_loader:altparallel_flash_loader_component.flash_nadv
flash_data[0] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[1] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[2] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[3] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[4] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[5] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[6] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[7] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[8] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[9] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[10] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[11] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[12] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[13] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[14] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_data[15] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_data
flash_io0[0] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io0
flash_io1[0] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io1
flash_io2[0] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io2
flash_io3[0] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io3
flash_io[0] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io
flash_io[1] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io
flash_io[2] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io
flash_io[3] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io
flash_io[4] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io
flash_io[5] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io
flash_io[6] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io
flash_io[7] <> altparallel_flash_loader:altparallel_flash_loader_component.flash_io


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component
pfl_nreset => alt_pfl:PFL_CFI:pfl_cfi_inst.pfl_nreset
pfl_flash_access_granted => alt_pfl:PFL_CFI:pfl_cfi_inst.pfl_flash_access_granted
pfl_flash_access_request <= alt_pfl:PFL_CFI:pfl_cfi_inst.pfl_flash_access_request
pfl_clk => alt_pfl:PFL_CFI:pfl_cfi_inst.pfl_clk
fpga_nstatus => alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_nstatus
fpga_conf_done => alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_conf_done
pfl_nreconfigure => alt_pfl:PFL_CFI:pfl_cfi_inst.pfl_nreconfigure
fpga_pgm[0] => alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_pgm[0]
fpga_pgm[1] => alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_pgm[1]
fpga_pgm[2] => alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_pgm[2]
fpga_nconfig <= alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_nconfig
fpga_dclk <= alt_pfl:PFL_CFI:pfl_cfi_inst.dclk
fpga_data[0] <= alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_data[0]
fpga_data[1] <= alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_data[1]
fpga_data[2] <= alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_data[2]
fpga_data[3] <= alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_data[3]
fpga_data[4] <= alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_data[4]
fpga_data[5] <= alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_data[5]
fpga_data[6] <= alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_data[6]
fpga_data[7] <= alt_pfl:PFL_CFI:pfl_cfi_inst.fpga_data[7]
pfl_reset_watchdog => alt_pfl:PFL_CFI:pfl_cfi_inst.pfl_reset_watchdog
pfl_watchdog_error <= alt_pfl:PFL_CFI:pfl_cfi_inst.pfl_watchdog_error
flash_rdy => alt_pfl:PFL_CFI:pfl_cfi_inst.flash_rdy
flash_data[0] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[0]
flash_data[1] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[1]
flash_data[2] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[2]
flash_data[3] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[3]
flash_data[4] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[4]
flash_data[5] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[5]
flash_data[6] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[6]
flash_data[7] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[7]
flash_data[8] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[8]
flash_data[9] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[9]
flash_data[10] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[10]
flash_data[11] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[11]
flash_data[12] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[12]
flash_data[13] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[13]
flash_data[14] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[14]
flash_data[15] <> alt_pfl:PFL_CFI:pfl_cfi_inst.flash_data[15]
flash_addr[0] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[0]
flash_addr[1] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[1]
flash_addr[2] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[2]
flash_addr[3] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[3]
flash_addr[4] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[4]
flash_addr[5] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[5]
flash_addr[6] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[6]
flash_addr[7] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[7]
flash_addr[8] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[8]
flash_addr[9] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[9]
flash_addr[10] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[10]
flash_addr[11] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[11]
flash_addr[12] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[12]
flash_addr[13] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[13]
flash_addr[14] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[14]
flash_addr[15] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[15]
flash_addr[16] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[16]
flash_addr[17] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[17]
flash_addr[18] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[18]
flash_addr[19] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[19]
flash_addr[20] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[20]
flash_addr[21] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[21]
flash_addr[22] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[22]
flash_addr[23] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[23]
flash_addr[24] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_addr[24]
flash_nreset <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_nreset
flash_ncs[0] <= flash_ncs[0].DB_MAX_OUTPUT_PORT_TYPE
flash_sck[0] <= flash_sck[0].DB_MAX_OUTPUT_PORT_TYPE
flash_io0[0] <> flash_io0[0]
flash_io1[0] <> flash_io1[0]
flash_io2[0] <> flash_io2[0]
flash_io3[0] <> flash_io3[0]
flash_io[0] <> flash_io[0]
flash_io[1] <> flash_io[1]
flash_io[2] <> flash_io[2]
flash_io[3] <> flash_io[3]
flash_io[4] <> flash_io[4]
flash_io[5] <> flash_io[5]
flash_io[6] <> flash_io[6]
flash_io[7] <> flash_io[7]
flash_cle <= flash_cle.DB_MAX_OUTPUT_PORT_TYPE
flash_ale <= comb.DB_MAX_OUTPUT_PORT_TYPE
flash_nce[0] <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_nce
flash_noe <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_noe
flash_nwe <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_nwe
flash_clk <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_clk
flash_nadv <= alt_pfl:PFL_CFI:pfl_cfi_inst.flash_nadv


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst
pfl_clk => alt_pfl_cfg_flash_reset:INI1:ini.pfl_clk
pfl_clk => alt_pfl_cfg3:CFG3:cfg.clk
pfl_nreset => alt_pfl_cfg_flash_reset:INI1:ini.pfl_nreset
pfl_nreset => alt_pfl_pgm_enhanced:PGM1:ENHANCED_PGM:pgm_enhanced.pfl_nreset
pfl_nreset => alt_pfl_cfg3:CFG3:cfg.nreset
pfl_flash_access_granted => pgm_flash_access_granted.DATAB
pfl_flash_access_granted => cfg_flash_access_granted.DATAB
pfl_flash_access_granted => flash_data[15].IN1
pfl_flash_access_granted => flash_nreset.OE
pfl_flash_access_granted => flash_clk.OE
pfl_flash_access_granted => flash_nadv.OE
pfl_flash_access_granted => flash_addr[0].OE
pfl_flash_access_granted => flash_addr[1].OE
pfl_flash_access_granted => flash_addr[2].OE
pfl_flash_access_granted => flash_addr[3].OE
pfl_flash_access_granted => flash_addr[4].OE
pfl_flash_access_granted => flash_addr[5].OE
pfl_flash_access_granted => flash_addr[6].OE
pfl_flash_access_granted => flash_addr[7].OE
pfl_flash_access_granted => flash_addr[8].OE
pfl_flash_access_granted => flash_addr[9].OE
pfl_flash_access_granted => flash_addr[10].OE
pfl_flash_access_granted => flash_addr[11].OE
pfl_flash_access_granted => flash_addr[12].OE
pfl_flash_access_granted => flash_addr[13].OE
pfl_flash_access_granted => flash_addr[14].OE
pfl_flash_access_granted => flash_addr[15].OE
pfl_flash_access_granted => flash_addr[16].OE
pfl_flash_access_granted => flash_addr[17].OE
pfl_flash_access_granted => flash_addr[18].OE
pfl_flash_access_granted => flash_addr[19].OE
pfl_flash_access_granted => flash_addr[20].OE
pfl_flash_access_granted => flash_addr[21].OE
pfl_flash_access_granted => flash_addr[22].OE
pfl_flash_access_granted => flash_addr[23].OE
pfl_flash_access_granted => flash_addr[24].OE
pfl_flash_access_granted => flash_noe.OE
pfl_flash_access_granted => flash_nwe.OE
pfl_flash_access_granted => flash_nce.OE
pfl_flash_access_request <= pfl_flash_access_request.DB_MAX_OUTPUT_PORT_TYPE
pfl_nreconfigure => alt_pfl_cfg3:CFG3:cfg.pfl_nreconfigure
pfl_reset_watchdog => alt_pfl_cfg3:CFG3:cfg.pfl_reset_watchdog
pfl_watchdog_error <= alt_pfl_cfg3:CFG3:cfg.pfl_watchdog_error
flash_addr[0] <= flash_addr[0].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[1] <= flash_addr[1].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[2] <= flash_addr[2].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[3] <= flash_addr[3].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[4] <= flash_addr[4].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[5] <= flash_addr[5].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[6] <= flash_addr[6].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[7] <= flash_addr[7].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[8] <= flash_addr[8].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[9] <= flash_addr[9].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[10] <= flash_addr[10].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[11] <= flash_addr[11].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[12] <= flash_addr[12].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[13] <= flash_addr[13].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[14] <= flash_addr[14].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[15] <= flash_addr[15].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[16] <= flash_addr[16].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[17] <= flash_addr[17].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[18] <= flash_addr[18].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[19] <= flash_addr[19].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[20] <= flash_addr[20].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[21] <= flash_addr[21].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[22] <= flash_addr[22].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[23] <= flash_addr[23].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[24] <= flash_addr[24].DB_MAX_OUTPUT_PORT_TYPE
flash_data[0] <> flash_data[0]
flash_data[1] <> flash_data[1]
flash_data[2] <> flash_data[2]
flash_data[3] <> flash_data[3]
flash_data[4] <> flash_data[4]
flash_data[5] <> flash_data[5]
flash_data[6] <> flash_data[6]
flash_data[7] <> flash_data[7]
flash_data[8] <> flash_data[8]
flash_data[9] <> flash_data[9]
flash_data[10] <> flash_data[10]
flash_data[11] <> flash_data[11]
flash_data[12] <> flash_data[12]
flash_data[13] <> flash_data[13]
flash_data[14] <> flash_data[14]
flash_data[15] <> flash_data[15]
flash_nce <= flash_nce.DB_MAX_OUTPUT_PORT_TYPE
flash_noe <= flash_noe.DB_MAX_OUTPUT_PORT_TYPE
flash_nwe <= flash_nwe.DB_MAX_OUTPUT_PORT_TYPE
flash_clk <= flash_clk.DB_MAX_OUTPUT_PORT_TYPE
flash_nadv <= flash_nadv.DB_MAX_OUTPUT_PORT_TYPE
flash_nreset <= flash_nreset.DB_MAX_OUTPUT_PORT_TYPE
flash_rdy => alt_pfl_cfg3:CFG3:cfg.flash_rdy
fpga_pgm[0] => alt_pfl_cfg3:CFG3:cfg.page_sel[0]
fpga_pgm[1] => alt_pfl_cfg3:CFG3:cfg.page_sel[1]
fpga_pgm[2] => alt_pfl_cfg3:CFG3:cfg.page_sel[2]
fpga_conf_done => alt_pfl_cfg3:CFG3:cfg.fpga_conf_done
fpga_nstatus => alt_pfl_cfg3:CFG3:cfg.fpga_nstatus
dclk <= alt_pfl_cfg3:CFG3:cfg.fpga_dclk
fpga_data[0] <= alt_pfl_cfg3:CFG3:cfg.fpga_data[0]
fpga_data[1] <= alt_pfl_cfg3:CFG3:cfg.fpga_data[1]
fpga_data[2] <= alt_pfl_cfg3:CFG3:cfg.fpga_data[2]
fpga_data[3] <= alt_pfl_cfg3:CFG3:cfg.fpga_data[3]
fpga_data[4] <= alt_pfl_cfg3:CFG3:cfg.fpga_data[4]
fpga_data[5] <= alt_pfl_cfg3:CFG3:cfg.fpga_data[5]
fpga_data[6] <= alt_pfl_cfg3:CFG3:cfg.fpga_data[6]
fpga_data[7] <= alt_pfl_cfg3:CFG3:cfg.fpga_data[7]
fpga_nconfig <= alt_pfl_cfg3:CFG3:cfg.fpga_nconfig


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg_flash_reset:\INI1:ini
pfl_clk => pfl_clk.IN1
pfl_nreset => comb.IN1
pfl_nreset => pfl_nreset_reg.DATAIN
assert_flash_nreset <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
enable_operation <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg_flash_reset:\INI1:ini|lpm_counter:bit_counter
clock => cntr_2kg:auto_generated.clock
clk_en => cntr_2kg:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_2kg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_2kg:auto_generated.q[0]
q[1] <= cntr_2kg:auto_generated.q[1]
q[2] <= cntr_2kg:auto_generated.q[2]
q[3] <= cntr_2kg:auto_generated.q[3]
q[4] <= cntr_2kg:auto_generated.q[4]
q[5] <= cntr_2kg:auto_generated.q[5]
q[6] <= cntr_2kg:auto_generated.q[6]
q[7] <= cntr_2kg:auto_generated.q[7]
q[8] <= cntr_2kg:auto_generated.q[8]
q[9] <= cntr_2kg:auto_generated.q[9]
q[10] <= cntr_2kg:auto_generated.q[10]
q[11] <= cntr_2kg:auto_generated.q[11]
q[12] <= cntr_2kg:auto_generated.q[12]
q[13] <= cntr_2kg:auto_generated.q[13]
q[14] <= cntr_2kg:auto_generated.q[14]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg_flash_reset:\INI1:ini|lpm_counter:bit_counter|cntr_2kg:auto_generated
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
aclr => counter_cella10.ACLR
aclr => counter_cella11.ACLR
aclr => counter_cella12.ACLR
aclr => counter_cella13.ACLR
aclr => counter_cella14.ACLR
clk_en => counter_cella0.ENA
clk_en => counter_cella1.ENA
clk_en => counter_cella2.ENA
clk_en => counter_cella3.ENA
clk_en => counter_cella4.ENA
clk_en => counter_cella5.ENA
clk_en => counter_cella6.ENA
clk_en => counter_cella7.ENA
clk_en => counter_cella8.ENA
clk_en => counter_cella9.ENA
clk_en => counter_cella10.ENA
clk_en => counter_cella11.ENA
clk_en => counter_cella12.ENA
clk_en => counter_cella13.ENA
clk_en => counter_cella14.ENA
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced
pfl_nreset => ~NO_FANOUT~
pfl_flash_access_granted => lpm_shiftreg:info_shiftreg.data[2]
pfl_flash_access_request <= enable_configuration_sig.DB_MAX_OUTPUT_PORT_TYPE
enable_configuration <= enable_configuration_sig.DB_MAX_OUTPUT_PORT_TYPE
enable_nconfig <= enable_nconfig.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[0] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[1] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[2] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[3] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[4] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[5] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[6] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[7] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[8] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[9] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[10] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[11] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[12] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[13] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[14] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[15] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[16] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[17] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[18] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[19] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[20] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[21] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[22] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[23] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_addr[24] <= flash_addr.DB_MAX_OUTPUT_PORT_TYPE
flash_data_in[0] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[0]
flash_data_in[0] => lpm_shiftreg:jtag_flash_datareg.data[1]
flash_data_in[0] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[0]
flash_data_in[1] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[1]
flash_data_in[1] => lpm_shiftreg:jtag_flash_datareg.data[2]
flash_data_in[1] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[1]
flash_data_in[2] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[2]
flash_data_in[2] => lpm_shiftreg:jtag_flash_datareg.data[3]
flash_data_in[2] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[2]
flash_data_in[3] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[3]
flash_data_in[3] => lpm_shiftreg:jtag_flash_datareg.data[4]
flash_data_in[3] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[3]
flash_data_in[4] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[4]
flash_data_in[4] => lpm_shiftreg:jtag_flash_datareg.data[5]
flash_data_in[4] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[4]
flash_data_in[5] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[5]
flash_data_in[5] => lpm_shiftreg:jtag_flash_datareg.data[6]
flash_data_in[5] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[5]
flash_data_in[6] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[6]
flash_data_in[6] => lpm_shiftreg:jtag_flash_datareg.data[7]
flash_data_in[6] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[6]
flash_data_in[7] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[7]
flash_data_in[7] => lpm_shiftreg:jtag_flash_datareg.data[8]
flash_data_in[7] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[7]
flash_data_in[8] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[8]
flash_data_in[8] => lpm_shiftreg:jtag_flash_datareg.data[9]
flash_data_in[8] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[8]
flash_data_in[9] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[9]
flash_data_in[9] => lpm_shiftreg:jtag_flash_datareg.data[10]
flash_data_in[9] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[9]
flash_data_in[10] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[10]
flash_data_in[10] => lpm_shiftreg:jtag_flash_datareg.data[11]
flash_data_in[10] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[10]
flash_data_in[11] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[11]
flash_data_in[11] => lpm_shiftreg:jtag_flash_datareg.data[12]
flash_data_in[11] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[11]
flash_data_in[12] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[12]
flash_data_in[12] => lpm_shiftreg:jtag_flash_datareg.data[13]
flash_data_in[12] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[12]
flash_data_in[13] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[13]
flash_data_in[13] => lpm_shiftreg:jtag_flash_datareg.data[14]
flash_data_in[13] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[13]
flash_data_in[14] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[14]
flash_data_in[14] => lpm_shiftreg:jtag_flash_datareg.data[15]
flash_data_in[14] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[14]
flash_data_in[15] => alt_pfl_pgm_verify:PGM_CRC_DISABLE:pgm_crc.flash_data_in[15]
flash_data_in[15] => lpm_shiftreg:jtag_flash_datareg.data[16]
flash_data_in[15] => alt_pfl_pgm_sm:pgm_sm.flash_data_in[15]
flash_data_out[0] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[1] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[2] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[3] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[4] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[5] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[6] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[7] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[8] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[9] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[10] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[11] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[12] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[13] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[14] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[15] <= flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_read <= flash_read.DB_MAX_OUTPUT_PORT_TYPE
flash_write <= flash_write.DB_MAX_OUTPUT_PORT_TYPE
flash_select <= flash_select.DB_MAX_OUTPUT_PORT_TYPE
flash_data_highz <= flash_data_highz.DB_MAX_OUTPUT_PORT_TYPE
flash_nreset <= n_reset_reg.DB_MAX_OUTPUT_PORT_TYPE
active_flash_index[0] <= active_flash_index_sig[0].DB_MAX_OUTPUT_PORT_TYPE
active_flash_index[1] <= active_flash_index_sig[1].DB_MAX_OUTPUT_PORT_TYPE
active_flash_index[2] <= active_flash_index_sig[2].DB_MAX_OUTPUT_PORT_TYPE
active_flash_index[3] <= active_flash_index_sig[3].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|custom_jtag_counter:jtag_addr
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => data_reg[8].CLK
clk => data_reg[9].CLK
clk => data_reg[10].CLK
clk => data_reg[11].CLK
clk => data_reg[12].CLK
clk => data_reg[13].CLK
clk => data_reg[14].CLK
clk => data_reg[15].CLK
clk => data_reg[16].CLK
clk => data_reg[17].CLK
clk => data_reg[18].CLK
clk => data_reg[19].CLK
clk => data_reg[20].CLK
clk => data_reg[21].CLK
clk => data_reg[22].CLK
clk => data_reg[23].CLK
clk => data_reg[24].CLK
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_load => data_reg.OUTPUTSELECT
s_in => data_reg.DATAB
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
count => data_reg.OUTPUTSELECT
s_out <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
p_out[0] <= data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
p_out[1] <= data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
p_out[2] <= data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
p_out[3] <= data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
p_out[4] <= data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
p_out[5] <= data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
p_out[6] <= data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
p_out[7] <= data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
p_out[8] <= data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
p_out[9] <= data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
p_out[10] <= data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
p_out[11] <= data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
p_out[12] <= data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
p_out[13] <= data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
p_out[14] <= data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
p_out[15] <= data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
p_out[16] <= data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
p_out[17] <= data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
p_out[18] <= data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
p_out[19] <= data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
p_out[20] <= data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
p_out[21] <= data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
p_out[22] <= data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
p_out[23] <= data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
p_out[24] <= data_reg[24].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|lpm_shiftreg:info_shiftreg
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|lpm_shiftreg:jtag_flash_datareg
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|sld_virtual_jtag_basic:vjtag
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[3] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[4] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
ir_out[3] => ir_out[3].IN1
ir_out[4] => ir_out[4].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|sld_virtual_jtag_basic:vjtag|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_ir_out[2] => ir_out[2].DATAIN
usr_ir_out[3] => ir_out[3].DATAIN
usr_ir_out[4] => ir_out[4].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
ir_in[2] => usr_ir_in[2].DATAIN
ir_in[3] => usr_ir_in[3].DATAIN
ir_in[4] => usr_ir_in[4].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= usr_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= usr_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= usr_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm
addr_out[0] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[0]
addr_out[1] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[1]
addr_out[2] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[2]
addr_out[3] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[3]
addr_out[4] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[4]
addr_out[5] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[5]
addr_out[6] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[6]
addr_out[7] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[7]
addr_out[8] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[8]
addr_out[9] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[9]
addr_out[10] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[10]
addr_out[11] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[11]
addr_out[12] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[12]
addr_out[13] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[13]
addr_out[14] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[14]
addr_out[15] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[15]
addr_out[16] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[16]
addr_out[17] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[17]
addr_out[18] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[18]
addr_out[19] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[19]
addr_out[20] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[20]
addr_out[21] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[21]
addr_out[22] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[22]
addr_out[23] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[23]
addr_out[24] => alt_pfl_pgm_flash_sm:flash_sm.addr_in[24]
data_out[0] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[0]
data_out[1] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[1]
data_out[2] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[2]
data_out[3] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[3]
data_out[4] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[4]
data_out[5] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[5]
data_out[6] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[6]
data_out[7] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[7]
data_out[8] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[8]
data_out[9] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[9]
data_out[10] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[10]
data_out[11] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[11]
data_out[12] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[12]
data_out[13] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[13]
data_out[14] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[14]
data_out[15] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[15]
data_out[16] => alt_pfl_pgm_fifo_sm:fifo_sm.data_out[16]
addr_tdo => alt_pfl_pgm_fifo_sm:fifo_sm.addr_tdo
data_tdo => alt_pfl_pgm_fifo_sm:fifo_sm.data_tdo
flash_data_in[0] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[0]
flash_data_in[1] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[1]
flash_data_in[2] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[2]
flash_data_in[3] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[3]
flash_data_in[4] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[4]
flash_data_in[5] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[5]
flash_data_in[6] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[6]
flash_data_in[7] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[7]
flash_data_in[8] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[8]
flash_data_in[9] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[9]
flash_data_in[10] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[10]
flash_data_in[11] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[11]
flash_data_in[12] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[12]
flash_data_in[13] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[13]
flash_data_in[14] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[14]
flash_data_in[15] => alt_pfl_pgm_flash_sm:flash_sm.flash_data_in[15]
vjtag_ir_in[0] => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_ir_in[0]
vjtag_ir_in[1] => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_ir_in[1]
vjtag_ir_in[2] => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_ir_in[2]
vjtag_ir_in[3] => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_ir_in[3]
vjtag_ir_in[4] => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_ir_in[4]
vjtag_tck => alt_pfl_pgm_status_register:status_reg.clk
vjtag_tck => lpm_shiftreg:bypass_reg.clock
vjtag_tck => lpm_shiftreg:param_reg.clock
vjtag_tck => lpm_shiftreg:inst_reg.clock
vjtag_tck => lpm_ff:sync_reg.clock
vjtag_tck => scfifo:scfifo_buffer.clock
vjtag_tck => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_tck
vjtag_tck => alt_pfl_pgm_flash_sm:flash_sm.clk
vjtag_tdi => alt_pfl_pgm_status_register:status_reg.shiftin
vjtag_tdi => lpm_shiftreg:bypass_reg.shiftin
vjtag_tdi => lpm_shiftreg:param_reg.shiftin
vjtag_tdi => lpm_shiftreg:inst_reg.shiftin
vjtag_tdi => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_tdi
vjtag_virtual_state_cdr => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_virtual_state_cdr
vjtag_virtual_state_e1dr => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_virtual_state_e1dr
vjtag_virtual_state_e2dr => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_virtual_state_e2dr
vjtag_virtual_state_pdr => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_virtual_state_pdr
vjtag_virtual_state_sdr => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_virtual_state_sdr
vjtag_virtual_state_udr => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_virtual_state_udr
vjtag_virtual_state_cir => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_virtual_state_cir
vjtag_virtual_state_uir => alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_virtual_state_uir
vjtag_tdo <= alt_pfl_pgm_fifo_sm:fifo_sm.vjtag_tdo
is_state_machine_mode <= alt_pfl_pgm_fifo_sm:fifo_sm.is_state_machine_mode
flash_select <= alt_pfl_pgm_flash_sm:flash_sm.flash_select
flash_read <= alt_pfl_pgm_flash_sm:flash_sm.flash_read
flash_write <= alt_pfl_pgm_flash_sm:flash_sm.flash_write
flash_addr[0] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[0]
flash_addr[1] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[1]
flash_addr[2] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[2]
flash_addr[3] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[3]
flash_addr[4] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[4]
flash_addr[5] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[5]
flash_addr[6] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[6]
flash_addr[7] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[7]
flash_addr[8] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[8]
flash_addr[9] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[9]
flash_addr[10] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[10]
flash_addr[11] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[11]
flash_addr[12] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[12]
flash_addr[13] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[13]
flash_addr[14] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[14]
flash_addr[15] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[15]
flash_addr[16] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[16]
flash_addr[17] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[17]
flash_addr[18] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[18]
flash_addr[19] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[19]
flash_addr[20] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[20]
flash_addr[21] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[21]
flash_addr[22] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[22]
flash_addr[23] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[23]
flash_addr[24] <= alt_pfl_pgm_flash_sm:flash_sm.flash_addr_out[24]
flash_data_out[0] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[0]
flash_data_out[1] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[1]
flash_data_out[2] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[2]
flash_data_out[3] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[3]
flash_data_out[4] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[4]
flash_data_out[5] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[5]
flash_data_out[6] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[6]
flash_data_out[7] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[7]
flash_data_out[8] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[8]
flash_data_out[9] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[9]
flash_data_out[10] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[10]
flash_data_out[11] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[11]
flash_data_out[12] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[12]
flash_data_out[13] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[13]
flash_data_out[14] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[14]
flash_data_out[15] <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_out[15]
flash_data_highz <= alt_pfl_pgm_flash_sm:flash_sm.flash_data_highz
addr_count <= alt_pfl_pgm_flash_sm:flash_sm.addr_count
addr_counter_enable <= alt_pfl_pgm_fifo_sm:fifo_sm.addr_counter_enable
data_reg_enable <= alt_pfl_pgm_fifo_sm:fifo_sm.data_reg_enable


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|alt_pfl_pgm_status_register:status_reg
enable => lpm_shiftreg:status.enable
clk => reg:full_reg.clk
clk => reg:done_reg.clk
clk => reg:error_reg.clk
clk => lpm_shiftreg:status.clock
shiftin => lpm_shiftreg:status.shiftin
load => lpm_shiftreg:status.load
aclr => reg:full_reg.clr
aclr => reg:done_reg.clr
aclr => reg:error_reg.clr
set_full => reg:full_reg.set
set_done => reg:done_reg.set
set_error => reg:error_reg.set
full_bit <= reg:full_reg.q
shiftout <= lpm_shiftreg:status.shiftout
pout[0] <= lpm_shiftreg:status.q[0]
pout[1] <= lpm_shiftreg:status.q[1]
pout[2] <= lpm_shiftreg:status.q[2]


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|alt_pfl_pgm_status_register:status_reg|reg:full_reg
clk => temp.CLK
set => temp.ENA
clr => temp.ACLR
q <= temp.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|alt_pfl_pgm_status_register:status_reg|reg:done_reg
clk => temp.CLK
set => temp.ENA
clr => temp.ACLR
q <= temp.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|alt_pfl_pgm_status_register:status_reg|reg:error_reg
clk => temp.CLK
set => temp.ENA
clr => temp.ACLR
q <= temp.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|alt_pfl_pgm_status_register:status_reg|lpm_shiftreg:status
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|lpm_shiftreg:bypass_reg
data[0] => _.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|lpm_shiftreg:param_reg
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|lpm_shiftreg:inst_reg
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|lpm_ff:sync_reg
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => dffs[0].IN0
aset => dffs[0].IN0
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
data[8] => a_fffifo:subfifo.data[8]
data[9] => a_fffifo:subfifo.data[9]
data[10] => a_fffifo:subfifo.data[10]
data[11] => a_fffifo:subfifo.data[11]
data[12] => a_fffifo:subfifo.data[12]
data[13] => a_fffifo:subfifo.data[13]
data[14] => a_fffifo:subfifo.data[14]
data[15] => a_fffifo:subfifo.data[15]
data[16] => a_fffifo:subfifo.data[16]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
q[3] <= a_fffifo:subfifo.q[3]
q[4] <= a_fffifo:subfifo.q[4]
q[5] <= a_fffifo:subfifo.q[5]
q[6] <= a_fffifo:subfifo.q[6]
q[7] <= a_fffifo:subfifo.q[7]
q[8] <= a_fffifo:subfifo.q[8]
q[9] <= a_fffifo:subfifo.q[9]
q[10] <= a_fffifo:subfifo.q[10]
q[11] <= a_fffifo:subfifo.q[11]
q[12] <= a_fffifo:subfifo.q[12]
q[13] <= a_fffifo:subfifo.q[13]
q[14] <= a_fffifo:subfifo.q[14]
q[15] <= a_fffifo:subfifo.q[15]
q[16] <= a_fffifo:subfifo.q[16]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr
empty <= a_fffifo:subfifo.empty
full <= a_fffifo:subfifo.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
data[7] => lpm_ff:last_data_node[1].data[7]
data[8] => lpm_ff:last_data_node[1].data[8]
data[9] => lpm_ff:last_data_node[1].data[9]
data[10] => lpm_ff:last_data_node[1].data[10]
data[11] => lpm_ff:last_data_node[1].data[11]
data[12] => lpm_ff:last_data_node[1].data[12]
data[13] => lpm_ff:last_data_node[1].data[13]
data[14] => lpm_ff:last_data_node[1].data[14]
data[15] => lpm_ff:last_data_node[1].data[15]
data[16] => lpm_ff:last_data_node[1].data[16]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
q[3] <= lpm_ff:output_buffer.q[3]
q[4] <= lpm_ff:output_buffer.q[4]
q[5] <= lpm_ff:output_buffer.q[5]
q[6] <= lpm_ff:output_buffer.q[6]
q[7] <= lpm_ff:output_buffer.q[7]
q[8] <= lpm_ff:output_buffer.q[8]
q[9] <= lpm_ff:output_buffer.q[9]
q[10] <= lpm_ff:output_buffer.q[10]
q[11] <= lpm_ff:output_buffer.q[11]
q[12] <= lpm_ff:output_buffer.q[12]
q[13] <= lpm_ff:output_buffer.q[13]
q[14] <= lpm_ff:output_buffer.q[14]
q[15] <= lpm_ff:output_buffer.q[15]
q[16] <= lpm_ff:output_buffer.q[16]
wreq => valid_wreq.IN0
wreq => a_fefifo:fifo_state.wreq
rreq => valid_rreq.IN0
rreq => a_fefifo:fifo_state.rreq
clock => lpm_ff:last_data_node[15].clock
clock => lpm_ff:last_data_node[14].clock
clock => lpm_ff:last_data_node[13].clock
clock => lpm_ff:last_data_node[12].clock
clock => lpm_ff:last_data_node[11].clock
clock => lpm_ff:last_data_node[10].clock
clock => lpm_ff:last_data_node[9].clock
clock => lpm_ff:last_data_node[8].clock
clock => lpm_ff:last_data_node[7].clock
clock => lpm_ff:last_data_node[6].clock
clock => lpm_ff:last_data_node[5].clock
clock => lpm_ff:last_data_node[4].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[15].aclr
aclr => lpm_ff:last_data_node[14].aclr
aclr => lpm_ff:last_data_node[13].aclr
aclr => lpm_ff:last_data_node[12].aclr
aclr => lpm_ff:last_data_node[11].aclr
aclr => lpm_ff:last_data_node[10].aclr
aclr => lpm_ff:last_data_node[9].aclr
aclr => lpm_ff:last_data_node[8].aclr
aclr => lpm_ff:last_data_node[7].aclr
aclr => lpm_ff:last_data_node[6].aclr
aclr => lpm_ff:last_data_node[5].aclr
aclr => lpm_ff:last_data_node[4].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshlevel[3] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]
usedw[3] <= lpm_counter:rd_ptr.q[3]


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[15]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[14]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[13]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[12]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[11]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[10]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[9]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[8]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[7]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[6]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[5]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[4]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_tcc:auto_generated.data[0]
data[0][1] => mux_tcc:auto_generated.data[1]
data[0][2] => mux_tcc:auto_generated.data[2]
data[0][3] => mux_tcc:auto_generated.data[3]
data[0][4] => mux_tcc:auto_generated.data[4]
data[0][5] => mux_tcc:auto_generated.data[5]
data[0][6] => mux_tcc:auto_generated.data[6]
data[0][7] => mux_tcc:auto_generated.data[7]
data[0][8] => mux_tcc:auto_generated.data[8]
data[0][9] => mux_tcc:auto_generated.data[9]
data[0][10] => mux_tcc:auto_generated.data[10]
data[0][11] => mux_tcc:auto_generated.data[11]
data[0][12] => mux_tcc:auto_generated.data[12]
data[0][13] => mux_tcc:auto_generated.data[13]
data[0][14] => mux_tcc:auto_generated.data[14]
data[0][15] => mux_tcc:auto_generated.data[15]
data[0][16] => mux_tcc:auto_generated.data[16]
data[1][0] => mux_tcc:auto_generated.data[17]
data[1][1] => mux_tcc:auto_generated.data[18]
data[1][2] => mux_tcc:auto_generated.data[19]
data[1][3] => mux_tcc:auto_generated.data[20]
data[1][4] => mux_tcc:auto_generated.data[21]
data[1][5] => mux_tcc:auto_generated.data[22]
data[1][6] => mux_tcc:auto_generated.data[23]
data[1][7] => mux_tcc:auto_generated.data[24]
data[1][8] => mux_tcc:auto_generated.data[25]
data[1][9] => mux_tcc:auto_generated.data[26]
data[1][10] => mux_tcc:auto_generated.data[27]
data[1][11] => mux_tcc:auto_generated.data[28]
data[1][12] => mux_tcc:auto_generated.data[29]
data[1][13] => mux_tcc:auto_generated.data[30]
data[1][14] => mux_tcc:auto_generated.data[31]
data[1][15] => mux_tcc:auto_generated.data[32]
data[1][16] => mux_tcc:auto_generated.data[33]
data[2][0] => mux_tcc:auto_generated.data[34]
data[2][1] => mux_tcc:auto_generated.data[35]
data[2][2] => mux_tcc:auto_generated.data[36]
data[2][3] => mux_tcc:auto_generated.data[37]
data[2][4] => mux_tcc:auto_generated.data[38]
data[2][5] => mux_tcc:auto_generated.data[39]
data[2][6] => mux_tcc:auto_generated.data[40]
data[2][7] => mux_tcc:auto_generated.data[41]
data[2][8] => mux_tcc:auto_generated.data[42]
data[2][9] => mux_tcc:auto_generated.data[43]
data[2][10] => mux_tcc:auto_generated.data[44]
data[2][11] => mux_tcc:auto_generated.data[45]
data[2][12] => mux_tcc:auto_generated.data[46]
data[2][13] => mux_tcc:auto_generated.data[47]
data[2][14] => mux_tcc:auto_generated.data[48]
data[2][15] => mux_tcc:auto_generated.data[49]
data[2][16] => mux_tcc:auto_generated.data[50]
data[3][0] => mux_tcc:auto_generated.data[51]
data[3][1] => mux_tcc:auto_generated.data[52]
data[3][2] => mux_tcc:auto_generated.data[53]
data[3][3] => mux_tcc:auto_generated.data[54]
data[3][4] => mux_tcc:auto_generated.data[55]
data[3][5] => mux_tcc:auto_generated.data[56]
data[3][6] => mux_tcc:auto_generated.data[57]
data[3][7] => mux_tcc:auto_generated.data[58]
data[3][8] => mux_tcc:auto_generated.data[59]
data[3][9] => mux_tcc:auto_generated.data[60]
data[3][10] => mux_tcc:auto_generated.data[61]
data[3][11] => mux_tcc:auto_generated.data[62]
data[3][12] => mux_tcc:auto_generated.data[63]
data[3][13] => mux_tcc:auto_generated.data[64]
data[3][14] => mux_tcc:auto_generated.data[65]
data[3][15] => mux_tcc:auto_generated.data[66]
data[3][16] => mux_tcc:auto_generated.data[67]
data[4][0] => mux_tcc:auto_generated.data[68]
data[4][1] => mux_tcc:auto_generated.data[69]
data[4][2] => mux_tcc:auto_generated.data[70]
data[4][3] => mux_tcc:auto_generated.data[71]
data[4][4] => mux_tcc:auto_generated.data[72]
data[4][5] => mux_tcc:auto_generated.data[73]
data[4][6] => mux_tcc:auto_generated.data[74]
data[4][7] => mux_tcc:auto_generated.data[75]
data[4][8] => mux_tcc:auto_generated.data[76]
data[4][9] => mux_tcc:auto_generated.data[77]
data[4][10] => mux_tcc:auto_generated.data[78]
data[4][11] => mux_tcc:auto_generated.data[79]
data[4][12] => mux_tcc:auto_generated.data[80]
data[4][13] => mux_tcc:auto_generated.data[81]
data[4][14] => mux_tcc:auto_generated.data[82]
data[4][15] => mux_tcc:auto_generated.data[83]
data[4][16] => mux_tcc:auto_generated.data[84]
data[5][0] => mux_tcc:auto_generated.data[85]
data[5][1] => mux_tcc:auto_generated.data[86]
data[5][2] => mux_tcc:auto_generated.data[87]
data[5][3] => mux_tcc:auto_generated.data[88]
data[5][4] => mux_tcc:auto_generated.data[89]
data[5][5] => mux_tcc:auto_generated.data[90]
data[5][6] => mux_tcc:auto_generated.data[91]
data[5][7] => mux_tcc:auto_generated.data[92]
data[5][8] => mux_tcc:auto_generated.data[93]
data[5][9] => mux_tcc:auto_generated.data[94]
data[5][10] => mux_tcc:auto_generated.data[95]
data[5][11] => mux_tcc:auto_generated.data[96]
data[5][12] => mux_tcc:auto_generated.data[97]
data[5][13] => mux_tcc:auto_generated.data[98]
data[5][14] => mux_tcc:auto_generated.data[99]
data[5][15] => mux_tcc:auto_generated.data[100]
data[5][16] => mux_tcc:auto_generated.data[101]
data[6][0] => mux_tcc:auto_generated.data[102]
data[6][1] => mux_tcc:auto_generated.data[103]
data[6][2] => mux_tcc:auto_generated.data[104]
data[6][3] => mux_tcc:auto_generated.data[105]
data[6][4] => mux_tcc:auto_generated.data[106]
data[6][5] => mux_tcc:auto_generated.data[107]
data[6][6] => mux_tcc:auto_generated.data[108]
data[6][7] => mux_tcc:auto_generated.data[109]
data[6][8] => mux_tcc:auto_generated.data[110]
data[6][9] => mux_tcc:auto_generated.data[111]
data[6][10] => mux_tcc:auto_generated.data[112]
data[6][11] => mux_tcc:auto_generated.data[113]
data[6][12] => mux_tcc:auto_generated.data[114]
data[6][13] => mux_tcc:auto_generated.data[115]
data[6][14] => mux_tcc:auto_generated.data[116]
data[6][15] => mux_tcc:auto_generated.data[117]
data[6][16] => mux_tcc:auto_generated.data[118]
data[7][0] => mux_tcc:auto_generated.data[119]
data[7][1] => mux_tcc:auto_generated.data[120]
data[7][2] => mux_tcc:auto_generated.data[121]
data[7][3] => mux_tcc:auto_generated.data[122]
data[7][4] => mux_tcc:auto_generated.data[123]
data[7][5] => mux_tcc:auto_generated.data[124]
data[7][6] => mux_tcc:auto_generated.data[125]
data[7][7] => mux_tcc:auto_generated.data[126]
data[7][8] => mux_tcc:auto_generated.data[127]
data[7][9] => mux_tcc:auto_generated.data[128]
data[7][10] => mux_tcc:auto_generated.data[129]
data[7][11] => mux_tcc:auto_generated.data[130]
data[7][12] => mux_tcc:auto_generated.data[131]
data[7][13] => mux_tcc:auto_generated.data[132]
data[7][14] => mux_tcc:auto_generated.data[133]
data[7][15] => mux_tcc:auto_generated.data[134]
data[7][16] => mux_tcc:auto_generated.data[135]
data[8][0] => mux_tcc:auto_generated.data[136]
data[8][1] => mux_tcc:auto_generated.data[137]
data[8][2] => mux_tcc:auto_generated.data[138]
data[8][3] => mux_tcc:auto_generated.data[139]
data[8][4] => mux_tcc:auto_generated.data[140]
data[8][5] => mux_tcc:auto_generated.data[141]
data[8][6] => mux_tcc:auto_generated.data[142]
data[8][7] => mux_tcc:auto_generated.data[143]
data[8][8] => mux_tcc:auto_generated.data[144]
data[8][9] => mux_tcc:auto_generated.data[145]
data[8][10] => mux_tcc:auto_generated.data[146]
data[8][11] => mux_tcc:auto_generated.data[147]
data[8][12] => mux_tcc:auto_generated.data[148]
data[8][13] => mux_tcc:auto_generated.data[149]
data[8][14] => mux_tcc:auto_generated.data[150]
data[8][15] => mux_tcc:auto_generated.data[151]
data[8][16] => mux_tcc:auto_generated.data[152]
data[9][0] => mux_tcc:auto_generated.data[153]
data[9][1] => mux_tcc:auto_generated.data[154]
data[9][2] => mux_tcc:auto_generated.data[155]
data[9][3] => mux_tcc:auto_generated.data[156]
data[9][4] => mux_tcc:auto_generated.data[157]
data[9][5] => mux_tcc:auto_generated.data[158]
data[9][6] => mux_tcc:auto_generated.data[159]
data[9][7] => mux_tcc:auto_generated.data[160]
data[9][8] => mux_tcc:auto_generated.data[161]
data[9][9] => mux_tcc:auto_generated.data[162]
data[9][10] => mux_tcc:auto_generated.data[163]
data[9][11] => mux_tcc:auto_generated.data[164]
data[9][12] => mux_tcc:auto_generated.data[165]
data[9][13] => mux_tcc:auto_generated.data[166]
data[9][14] => mux_tcc:auto_generated.data[167]
data[9][15] => mux_tcc:auto_generated.data[168]
data[9][16] => mux_tcc:auto_generated.data[169]
data[10][0] => mux_tcc:auto_generated.data[170]
data[10][1] => mux_tcc:auto_generated.data[171]
data[10][2] => mux_tcc:auto_generated.data[172]
data[10][3] => mux_tcc:auto_generated.data[173]
data[10][4] => mux_tcc:auto_generated.data[174]
data[10][5] => mux_tcc:auto_generated.data[175]
data[10][6] => mux_tcc:auto_generated.data[176]
data[10][7] => mux_tcc:auto_generated.data[177]
data[10][8] => mux_tcc:auto_generated.data[178]
data[10][9] => mux_tcc:auto_generated.data[179]
data[10][10] => mux_tcc:auto_generated.data[180]
data[10][11] => mux_tcc:auto_generated.data[181]
data[10][12] => mux_tcc:auto_generated.data[182]
data[10][13] => mux_tcc:auto_generated.data[183]
data[10][14] => mux_tcc:auto_generated.data[184]
data[10][15] => mux_tcc:auto_generated.data[185]
data[10][16] => mux_tcc:auto_generated.data[186]
data[11][0] => mux_tcc:auto_generated.data[187]
data[11][1] => mux_tcc:auto_generated.data[188]
data[11][2] => mux_tcc:auto_generated.data[189]
data[11][3] => mux_tcc:auto_generated.data[190]
data[11][4] => mux_tcc:auto_generated.data[191]
data[11][5] => mux_tcc:auto_generated.data[192]
data[11][6] => mux_tcc:auto_generated.data[193]
data[11][7] => mux_tcc:auto_generated.data[194]
data[11][8] => mux_tcc:auto_generated.data[195]
data[11][9] => mux_tcc:auto_generated.data[196]
data[11][10] => mux_tcc:auto_generated.data[197]
data[11][11] => mux_tcc:auto_generated.data[198]
data[11][12] => mux_tcc:auto_generated.data[199]
data[11][13] => mux_tcc:auto_generated.data[200]
data[11][14] => mux_tcc:auto_generated.data[201]
data[11][15] => mux_tcc:auto_generated.data[202]
data[11][16] => mux_tcc:auto_generated.data[203]
data[12][0] => mux_tcc:auto_generated.data[204]
data[12][1] => mux_tcc:auto_generated.data[205]
data[12][2] => mux_tcc:auto_generated.data[206]
data[12][3] => mux_tcc:auto_generated.data[207]
data[12][4] => mux_tcc:auto_generated.data[208]
data[12][5] => mux_tcc:auto_generated.data[209]
data[12][6] => mux_tcc:auto_generated.data[210]
data[12][7] => mux_tcc:auto_generated.data[211]
data[12][8] => mux_tcc:auto_generated.data[212]
data[12][9] => mux_tcc:auto_generated.data[213]
data[12][10] => mux_tcc:auto_generated.data[214]
data[12][11] => mux_tcc:auto_generated.data[215]
data[12][12] => mux_tcc:auto_generated.data[216]
data[12][13] => mux_tcc:auto_generated.data[217]
data[12][14] => mux_tcc:auto_generated.data[218]
data[12][15] => mux_tcc:auto_generated.data[219]
data[12][16] => mux_tcc:auto_generated.data[220]
data[13][0] => mux_tcc:auto_generated.data[221]
data[13][1] => mux_tcc:auto_generated.data[222]
data[13][2] => mux_tcc:auto_generated.data[223]
data[13][3] => mux_tcc:auto_generated.data[224]
data[13][4] => mux_tcc:auto_generated.data[225]
data[13][5] => mux_tcc:auto_generated.data[226]
data[13][6] => mux_tcc:auto_generated.data[227]
data[13][7] => mux_tcc:auto_generated.data[228]
data[13][8] => mux_tcc:auto_generated.data[229]
data[13][9] => mux_tcc:auto_generated.data[230]
data[13][10] => mux_tcc:auto_generated.data[231]
data[13][11] => mux_tcc:auto_generated.data[232]
data[13][12] => mux_tcc:auto_generated.data[233]
data[13][13] => mux_tcc:auto_generated.data[234]
data[13][14] => mux_tcc:auto_generated.data[235]
data[13][15] => mux_tcc:auto_generated.data[236]
data[13][16] => mux_tcc:auto_generated.data[237]
data[14][0] => mux_tcc:auto_generated.data[238]
data[14][1] => mux_tcc:auto_generated.data[239]
data[14][2] => mux_tcc:auto_generated.data[240]
data[14][3] => mux_tcc:auto_generated.data[241]
data[14][4] => mux_tcc:auto_generated.data[242]
data[14][5] => mux_tcc:auto_generated.data[243]
data[14][6] => mux_tcc:auto_generated.data[244]
data[14][7] => mux_tcc:auto_generated.data[245]
data[14][8] => mux_tcc:auto_generated.data[246]
data[14][9] => mux_tcc:auto_generated.data[247]
data[14][10] => mux_tcc:auto_generated.data[248]
data[14][11] => mux_tcc:auto_generated.data[249]
data[14][12] => mux_tcc:auto_generated.data[250]
data[14][13] => mux_tcc:auto_generated.data[251]
data[14][14] => mux_tcc:auto_generated.data[252]
data[14][15] => mux_tcc:auto_generated.data[253]
data[14][16] => mux_tcc:auto_generated.data[254]
data[15][0] => mux_tcc:auto_generated.data[255]
data[15][1] => mux_tcc:auto_generated.data[256]
data[15][2] => mux_tcc:auto_generated.data[257]
data[15][3] => mux_tcc:auto_generated.data[258]
data[15][4] => mux_tcc:auto_generated.data[259]
data[15][5] => mux_tcc:auto_generated.data[260]
data[15][6] => mux_tcc:auto_generated.data[261]
data[15][7] => mux_tcc:auto_generated.data[262]
data[15][8] => mux_tcc:auto_generated.data[263]
data[15][9] => mux_tcc:auto_generated.data[264]
data[15][10] => mux_tcc:auto_generated.data[265]
data[15][11] => mux_tcc:auto_generated.data[266]
data[15][12] => mux_tcc:auto_generated.data[267]
data[15][13] => mux_tcc:auto_generated.data[268]
data[15][14] => mux_tcc:auto_generated.data[269]
data[15][15] => mux_tcc:auto_generated.data[270]
data[15][16] => mux_tcc:auto_generated.data[271]
sel[0] => mux_tcc:auto_generated.sel[0]
sel[1] => mux_tcc:auto_generated.sel[1]
sel[2] => mux_tcc:auto_generated.sel[2]
sel[3] => mux_tcc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tcc:auto_generated.result[0]
result[1] <= mux_tcc:auto_generated.result[1]
result[2] <= mux_tcc:auto_generated.result[2]
result[3] <= mux_tcc:auto_generated.result[3]
result[4] <= mux_tcc:auto_generated.result[4]
result[5] <= mux_tcc:auto_generated.result[5]
result[6] <= mux_tcc:auto_generated.result[6]
result[7] <= mux_tcc:auto_generated.result[7]
result[8] <= mux_tcc:auto_generated.result[8]
result[9] <= mux_tcc:auto_generated.result[9]
result[10] <= mux_tcc:auto_generated.result[10]
result[11] <= mux_tcc:auto_generated.result[11]
result[12] <= mux_tcc:auto_generated.result[12]
result[13] <= mux_tcc:auto_generated.result[13]
result[14] <= mux_tcc:auto_generated.result[14]
result[15] <= mux_tcc:auto_generated.result[15]
result[16] <= mux_tcc:auto_generated.result[16]


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_tcc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[169] => _.IN0
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[176] => _.IN1
data[176] => _.IN1
data[176] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[177] => _.IN1
data[177] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[178] => _.IN1
data[178] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[179] => _.IN1
data[179] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[180] => _.IN1
data[180] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[184] => _.IN1
data[184] => _.IN1
data[184] => _.IN1
data[184] => _.IN1
data[185] => _.IN1
data[185] => _.IN1
data[185] => _.IN1
data[185] => _.IN1
data[186] => _.IN1
data[186] => _.IN1
data[186] => _.IN1
data[186] => _.IN1
data[187] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN0
data[208] => _.IN0
data[209] => _.IN0
data[209] => _.IN0
data[210] => _.IN0
data[210] => _.IN0
data[211] => _.IN0
data[211] => _.IN0
data[212] => _.IN0
data[212] => _.IN0
data[213] => _.IN0
data[213] => _.IN0
data[214] => _.IN0
data[214] => _.IN0
data[215] => _.IN0
data[215] => _.IN0
data[216] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[224] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN1
data[238] => _.IN1
data[239] => _.IN1
data[239] => _.IN1
data[240] => _.IN1
data[240] => _.IN1
data[241] => _.IN1
data[241] => _.IN1
data[242] => _.IN1
data[242] => _.IN1
data[243] => _.IN1
data[243] => _.IN1
data[244] => _.IN1
data[244] => _.IN1
data[245] => _.IN1
data[245] => _.IN1
data[246] => _.IN1
data[246] => _.IN1
data[247] => _.IN1
data[247] => _.IN1
data[248] => _.IN1
data[248] => _.IN1
data[249] => _.IN1
data[249] => _.IN1
data[250] => _.IN1
data[250] => _.IN1
data[251] => _.IN1
data[251] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[255] => _.IN0
data[256] => _.IN0
data[257] => _.IN0
data[258] => _.IN0
data[259] => _.IN0
data[260] => _.IN0
data[261] => _.IN0
data[262] => _.IN0
data[263] => _.IN0
data[264] => _.IN0
data[265] => _.IN0
data[266] => _.IN0
data[267] => _.IN0
data[268] => _.IN0
data[269] => _.IN0
data[270] => _.IN0
data[271] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_ape:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_ape:auto_generated.cnt_en
updown => cntr_ape:auto_generated.updown
aclr => cntr_ape:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_ape:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ape:auto_generated.q[0]
q[1] <= cntr_ape:auto_generated.q[1]
q[2] <= cntr_ape:auto_generated.q[2]
q[3] <= cntr_ape:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_ape:auto_generated
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
cnt_en => _.IN0
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
sclr => _.IN1
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
updown => counter_cella0.DATAB
updown => counter_cella1.DATAB
updown => counter_cella2.DATAB
updown => counter_cella3.DATAB


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_in[3] => lpm_compare:is_almost_empty_compare.dataa[3]
usedw_in[3] => lpm_compare:is_almost_full_compare.dataa[3]
usedw_in[3] => usedw_out[3].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw_out[3].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshlevel[3] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_gtf:auto_generated.dataa[0]
dataa[1] => cmpr_gtf:auto_generated.dataa[1]
dataa[2] => cmpr_gtf:auto_generated.dataa[2]
dataa[3] => cmpr_gtf:auto_generated.dataa[3]
datab[0] => cmpr_gtf:auto_generated.datab[0]
datab[1] => cmpr_gtf:auto_generated.datab[1]
datab[2] => cmpr_gtf:auto_generated.datab[2]
datab[3] => cmpr_gtf:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_gtf:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_gtf:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_gtf:auto_generated.dataa[0]
dataa[1] => cmpr_gtf:auto_generated.dataa[1]
dataa[2] => cmpr_gtf:auto_generated.dataa[2]
dataa[3] => cmpr_gtf:auto_generated.dataa[3]
datab[0] => cmpr_gtf:auto_generated.datab[0]
datab[1] => cmpr_gtf:auto_generated.datab[1]
datab[2] => cmpr_gtf:auto_generated.datab[2]
datab[3] => cmpr_gtf:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_gtf:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|scfifo:scfifo_buffer|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_gtf:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|alt_pfl_pgm_fifo_sm:fifo_sm
inst_out[0] => Selector25.IN2
inst_out[1] => Selector24.IN2
inst_out[2] => Selector23.IN2
inst_out[3] => Selector22.IN2
inst_out[4] => Selector21.IN2
inst_out[5] => Selector20.IN2
inst_out[6] => Selector19.IN2
inst_out[7] => Selector18.IN2
inst_out[8] => Selector25.IN1
inst_out[9] => Selector24.IN1
inst_out[10] => Selector23.IN1
inst_out[11] => Selector22.IN1
inst_out[12] => Selector21.IN1
inst_out[13] => Selector20.IN1
inst_out[14] => Selector19.IN1
inst_out[15] => Selector18.IN1
inst_out[16] => ~NO_FANOUT~
inst_out[17] => ~NO_FANOUT~
inst_out[18] => ~NO_FANOUT~
inst_out[19] => ~NO_FANOUT~
inst_out[20] => ~NO_FANOUT~
inst_out[21] => ~NO_FANOUT~
inst_out[22] => ~NO_FANOUT~
inst_out[23] => ~NO_FANOUT~
inst_out[24] => ~NO_FANOUT~
inst_out[25] => ~NO_FANOUT~
inst_out[26] => ~NO_FANOUT~
inst_out[27] => ~NO_FANOUT~
inst_out[28] => ~NO_FANOUT~
inst_out[29] => ~NO_FANOUT~
inst_out[30] => ~NO_FANOUT~
inst_out[31] => ~NO_FANOUT~
data_out[0] => Selector16.IN4
data_out[1] => Selector15.IN5
data_out[2] => Selector14.IN5
data_out[3] => Selector13.IN5
data_out[4] => Selector12.IN5
data_out[5] => Selector11.IN5
data_out[6] => Selector10.IN5
data_out[7] => Selector9.IN5
data_out[8] => Selector8.IN5
data_out[9] => Selector7.IN5
data_out[10] => Selector6.IN5
data_out[11] => Selector5.IN5
data_out[12] => Selector4.IN5
data_out[13] => Selector3.IN5
data_out[14] => Selector2.IN5
data_out[15] => Selector1.IN5
data_out[16] => Selector0.IN5
vjtag_ir_in[0] => Equal0.IN4
vjtag_ir_in[0] => Equal1.IN4
vjtag_ir_in[0] => Equal2.IN4
vjtag_ir_in[0] => Equal3.IN2
vjtag_ir_in[0] => Equal4.IN4
vjtag_ir_in[0] => Equal5.IN4
vjtag_ir_in[0] => Equal6.IN2
vjtag_ir_in[0] => Equal7.IN4
vjtag_ir_in[0] => Equal8.IN3
vjtag_ir_in[0] => Equal9.IN4
vjtag_ir_in[0] => Equal10.IN3
vjtag_ir_in[0] => Equal11.IN2
vjtag_ir_in[0] => Equal12.IN4
vjtag_ir_in[0] => Equal13.IN4
vjtag_ir_in[0] => Equal14.IN3
vjtag_ir_in[0] => Equal15.IN4
vjtag_ir_in[0] => Equal16.IN1
vjtag_ir_in[1] => Equal0.IN3
vjtag_ir_in[1] => Equal1.IN3
vjtag_ir_in[1] => Equal2.IN1
vjtag_ir_in[1] => Equal3.IN1
vjtag_ir_in[1] => Equal4.IN3
vjtag_ir_in[1] => Equal5.IN2
vjtag_ir_in[1] => Equal6.IN4
vjtag_ir_in[1] => Equal7.IN3
vjtag_ir_in[1] => Equal8.IN4
vjtag_ir_in[1] => Equal9.IN3
vjtag_ir_in[1] => Equal10.IN2
vjtag_ir_in[1] => Equal11.IN4
vjtag_ir_in[1] => Equal12.IN3
vjtag_ir_in[1] => Equal13.IN3
vjtag_ir_in[1] => Equal14.IN2
vjtag_ir_in[1] => Equal15.IN2
vjtag_ir_in[1] => Equal16.IN4
vjtag_ir_in[2] => Equal0.IN2
vjtag_ir_in[2] => Equal1.IN2
vjtag_ir_in[2] => Equal2.IN3
vjtag_ir_in[2] => Equal3.IN4
vjtag_ir_in[2] => Equal4.IN1
vjtag_ir_in[2] => Equal5.IN3
vjtag_ir_in[2] => Equal6.IN3
vjtag_ir_in[2] => Equal7.IN2
vjtag_ir_in[2] => Equal8.IN2
vjtag_ir_in[2] => Equal9.IN2
vjtag_ir_in[2] => Equal10.IN4
vjtag_ir_in[2] => Equal11.IN1
vjtag_ir_in[2] => Equal12.IN2
vjtag_ir_in[2] => Equal13.IN2
vjtag_ir_in[2] => Equal14.IN1
vjtag_ir_in[2] => Equal15.IN1
vjtag_ir_in[2] => Equal16.IN3
vjtag_ir_in[3] => Equal0.IN1
vjtag_ir_in[3] => Equal1.IN1
vjtag_ir_in[3] => Equal2.IN2
vjtag_ir_in[3] => Equal3.IN3
vjtag_ir_in[3] => Equal4.IN2
vjtag_ir_in[3] => Equal5.IN1
vjtag_ir_in[3] => Equal6.IN1
vjtag_ir_in[3] => Equal7.IN1
vjtag_ir_in[3] => Equal8.IN1
vjtag_ir_in[3] => Equal9.IN1
vjtag_ir_in[3] => Equal10.IN1
vjtag_ir_in[3] => Equal11.IN3
vjtag_ir_in[3] => Equal12.IN1
vjtag_ir_in[3] => Equal13.IN1
vjtag_ir_in[3] => Equal14.IN4
vjtag_ir_in[3] => Equal15.IN3
vjtag_ir_in[3] => Equal16.IN2
vjtag_ir_in[4] => sm_active.OUTPUTSELECT
vjtag_ir_in[4] => Equal0.IN0
vjtag_ir_in[4] => Equal1.IN0
vjtag_ir_in[4] => Equal2.IN0
vjtag_ir_in[4] => Equal3.IN0
vjtag_ir_in[4] => Equal4.IN0
vjtag_ir_in[4] => Equal5.IN0
vjtag_ir_in[4] => Equal6.IN0
vjtag_ir_in[4] => Equal7.IN0
vjtag_ir_in[4] => Equal8.IN0
vjtag_ir_in[4] => Equal9.IN0
vjtag_ir_in[4] => Equal10.IN0
vjtag_ir_in[4] => Equal11.IN0
vjtag_ir_in[4] => Equal12.IN0
vjtag_ir_in[4] => Equal13.IN0
vjtag_ir_in[4] => Equal14.IN0
vjtag_ir_in[4] => Equal15.IN0
vjtag_ir_in[4] => Equal16.IN0
vjtag_tck => flashsm_reset~reg0.CLK
vjtag_tck => vjtag_tdo~reg0.CLK
vjtag_tck => scfifo_data_signal[0].CLK
vjtag_tck => scfifo_data_signal[1].CLK
vjtag_tck => scfifo_data_signal[2].CLK
vjtag_tck => scfifo_data_signal[3].CLK
vjtag_tck => scfifo_data_signal[4].CLK
vjtag_tck => scfifo_data_signal[5].CLK
vjtag_tck => scfifo_data_signal[6].CLK
vjtag_tck => scfifo_data_signal[7].CLK
vjtag_tck => scfifo_data_signal[8].CLK
vjtag_tck => scfifo_data_signal[9].CLK
vjtag_tck => scfifo_data_signal[10].CLK
vjtag_tck => scfifo_data_signal[11].CLK
vjtag_tck => scfifo_data_signal[12].CLK
vjtag_tck => scfifo_data_signal[13].CLK
vjtag_tck => scfifo_data_signal[14].CLK
vjtag_tck => scfifo_data_signal[15].CLK
vjtag_tck => scfifo_data_signal[16].CLK
vjtag_tck => scfifo_wrreq_signal.CLK
vjtag_tck => scfifo_aclr_signal.CLK
vjtag_tck => present_state~1.DATAIN
vjtag_tck => sm_active[0].CLK
vjtag_tdi => ~NO_FANOUT~
vjtag_virtual_state_cdr => status_reg_enable.OUTPUTSELECT
vjtag_virtual_state_cdr => status_reg_update.DATAB
vjtag_virtual_state_e1dr => ~NO_FANOUT~
vjtag_virtual_state_e2dr => ~NO_FANOUT~
vjtag_virtual_state_pdr => ~NO_FANOUT~
vjtag_virtual_state_sdr => data_reg_enable.IN1
vjtag_virtual_state_sdr => addr_counter_enable.IN1
vjtag_virtual_state_sdr => inst_reg_enable.IN1
vjtag_virtual_state_sdr => param_reg_enable.IN1
vjtag_virtual_state_sdr => bypass_reg_enable.IN1
vjtag_virtual_state_sdr => status_reg_enable.DATAA
vjtag_virtual_state_udr => scfifo_wrreq_control.IN0
vjtag_virtual_state_cir => ~NO_FANOUT~
vjtag_virtual_state_uir => scfifo_wrreq_control.IN1
vjtag_virtual_state_uir => scfifo_wrreq.DATAB
scfifo_full => status_reg_set_full.IN1
param_tdo => Selector17.IN1
status_tdo => Selector17.IN2
inst_tdo => Selector17.IN3
bypass_tdo => Selector17.IN4
addr_tdo => Selector17.IN5
data_tdo => Selector17.IN6
vjtag_tdo <= vjtag_tdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_state_machine_mode <= sm_active[0].DB_MAX_OUTPUT_PORT_TYPE
scfifo_wrreq <= scfifo_wrreq.DB_MAX_OUTPUT_PORT_TYPE
scfifo_aclr <= scfifo_aclr_signal.DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[0] <= scfifo_data_signal[0].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[1] <= scfifo_data_signal[1].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[2] <= scfifo_data_signal[2].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[3] <= scfifo_data_signal[3].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[4] <= scfifo_data_signal[4].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[5] <= scfifo_data_signal[5].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[6] <= scfifo_data_signal[6].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[7] <= scfifo_data_signal[7].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[8] <= scfifo_data_signal[8].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[9] <= scfifo_data_signal[9].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[10] <= scfifo_data_signal[10].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[11] <= scfifo_data_signal[11].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[12] <= scfifo_data_signal[12].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[13] <= scfifo_data_signal[13].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[14] <= scfifo_data_signal[14].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[15] <= scfifo_data_signal[15].DB_MAX_OUTPUT_PORT_TYPE
scfifo_data[16] <= scfifo_data_signal[16].DB_MAX_OUTPUT_PORT_TYPE
param_reg_enable <= param_reg_enable.DB_MAX_OUTPUT_PORT_TYPE
status_reg_enable <= status_reg_enable.DB_MAX_OUTPUT_PORT_TYPE
inst_reg_enable <= inst_reg_enable.DB_MAX_OUTPUT_PORT_TYPE
bypass_reg_enable <= bypass_reg_enable.DB_MAX_OUTPUT_PORT_TYPE
addr_counter_enable <= addr_counter_enable.DB_MAX_OUTPUT_PORT_TYPE
data_reg_enable <= data_reg_enable.DB_MAX_OUTPUT_PORT_TYPE
sync_reg_aclr <= control_signals[3].DB_MAX_OUTPUT_PORT_TYPE
sync_reg_aset <= control_signals[2].DB_MAX_OUTPUT_PORT_TYPE
status_reg_update <= status_reg_update.DB_MAX_OUTPUT_PORT_TYPE
status_reg_aclr <= control_signals[1].DB_MAX_OUTPUT_PORT_TYPE
status_reg_set_full <= status_reg_set_full.DB_MAX_OUTPUT_PORT_TYPE
flashsm_reset <= flashsm_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_sm:pgm_sm|alt_pfl_pgm_flash_sm:flash_sm
clk => read_access_counter[0].CLK
clk => read_access_counter[1].CLK
clk => sig_flash_data_in[4].CLK
clk => sig_flash_data_in[5].CLK
clk => sig_flash_data_in[7].CLK
clk => present_state~1.DATAIN
clk => sig_flash_addr_out[0].CLK
clk => sig_flash_addr_out[1].CLK
clk => sig_flash_addr_out[2].CLK
clk => sig_flash_addr_out[3].CLK
clk => sig_flash_addr_out[4].CLK
clk => sig_flash_addr_out[5].CLK
clk => sig_flash_addr_out[6].CLK
clk => sig_flash_addr_out[7].CLK
clk => sig_flash_addr_out[8].CLK
clk => sig_flash_addr_out[9].CLK
clk => sig_flash_addr_out[10].CLK
clk => sig_flash_addr_out[11].CLK
clk => sig_flash_addr_out[12].CLK
clk => sig_flash_addr_out[13].CLK
clk => sig_flash_addr_out[14].CLK
clk => sig_flash_addr_out[15].CLK
clk => sig_flash_addr_out[16].CLK
clk => sig_flash_addr_out[17].CLK
clk => sig_flash_addr_out[18].CLK
clk => sig_flash_addr_out[19].CLK
clk => sig_flash_addr_out[20].CLK
clk => sig_flash_addr_out[21].CLK
clk => sig_flash_addr_out[22].CLK
clk => sig_flash_addr_out[23].CLK
clk => sig_flash_addr_out[24].CLK
clk => addr_count~reg0.CLK
clk => var_extra[0].CLK
clk => var_extra[1].CLK
clk => var_extra[2].CLK
clk => var_extra[3].CLK
clk => var_extra[4].CLK
clk => var_extra[5].CLK
clk => var_extra[6].CLK
clk => var_extra[7].CLK
clk => var_write_count[0].CLK
clk => var_write_count[1].CLK
clk => var_write_count[2].CLK
clk => var_write_count[3].CLK
clk => var_write_count[4].CLK
clk => var_write_count[5].CLK
clk => var_write_count[6].CLK
clk => var_write_count[7].CLK
clk => datareg[7].CLK
reset => var_extra[0].ALOAD
reset => var_extra[1].ALOAD
reset => var_extra[2].ALOAD
reset => var_extra[3].ALOAD
reset => var_extra[4].ALOAD
reset => var_extra[5].ALOAD
reset => var_extra[6].ALOAD
reset => var_extra[7].ALOAD
reset => var_write_count[0].ALOAD
reset => var_write_count[1].ALOAD
reset => var_write_count[2].ALOAD
reset => var_write_count[3].ALOAD
reset => var_write_count[4].ALOAD
reset => var_write_count[5].ALOAD
reset => var_write_count[6].ALOAD
reset => var_write_count[7].ALOAD
reset => present_state~3.DATAIN
scfifo_data_in[0] => addr_count.DATAB
scfifo_data_in[1] => sig_flash_data_out.DATAA
scfifo_data_in[1] => sig_flash_data_out.DATAA
scfifo_data_in[2] => sig_flash_data_out.DATAA
scfifo_data_in[2] => sig_flash_data_out.DATAA
scfifo_data_in[3] => sig_flash_data_out.DATAA
scfifo_data_in[3] => sig_flash_data_out.DATAA
scfifo_data_in[4] => sig_flash_data_out.DATAA
scfifo_data_in[4] => sig_flash_data_out.DATAA
scfifo_data_in[5] => sig_flash_data_out.DATAA
scfifo_data_in[5] => sig_flash_data_out.DATAA
scfifo_data_in[6] => sig_flash_data_out.DATAA
scfifo_data_in[6] => sig_flash_data_out.DATAA
scfifo_data_in[7] => sig_flash_data_out.DATAA
scfifo_data_in[7] => sig_flash_data_out.DATAA
scfifo_data_in[8] => datareg.DATAB
scfifo_data_in[8] => datareg.DATAB
scfifo_data_in[8] => sig_flash_data_out.DATAA
scfifo_data_in[8] => sig_flash_data_out.DATAA
scfifo_data_in[9] => sig_flash_data_out.DATAA
scfifo_data_in[9] => sig_flash_data_out.DATAA
scfifo_data_in[10] => sig_flash_data_out.DATAA
scfifo_data_in[10] => sig_flash_data_out.DATAA
scfifo_data_in[11] => sig_flash_data_out.DATAA
scfifo_data_in[11] => sig_flash_data_out.DATAA
scfifo_data_in[12] => sig_flash_data_out.DATAA
scfifo_data_in[12] => sig_flash_data_out.DATAA
scfifo_data_in[13] => sig_flash_data_out.DATAA
scfifo_data_in[13] => sig_flash_data_out.DATAA
scfifo_data_in[14] => sig_flash_data_out.DATAA
scfifo_data_in[14] => sig_flash_data_out.DATAA
scfifo_data_in[15] => sig_flash_data_out.DATAA
scfifo_data_in[15] => sig_flash_data_out.DATAA
scfifo_data_in[16] => sig_flash_data_out.DATAA
scfifo_data_in[16] => sig_flash_data_out.DATAA
scfifo_empty => next_state.DATAA
scfifo_empty => next_state.DATAB
scfifo_empty => status_done.IN0
scfifo_empty => scfifo_rdreq.DATAB
scfifo_empty => next_state.OUTPUTSELECT
scfifo_empty => next_state.OUTPUTSELECT
scfifo_empty => next_state.DATAA
scfifo_rdreq <= scfifo_rdreq.DB_MAX_OUTPUT_PORT_TYPE
is_sync => Selector7.IN3
is_sync => status_done.IN1
is_sync => next_state.OUTPUTSELECT
is_sync => next_state.OUTPUTSELECT
is_sync => next_state.OUTPUTSELECT
param_in[0] => var_write_count.DATAB
param_in[0] => Equal0.IN7
param_in[0] => Add4.IN16
param_in[0] => var_write_count[0].ADATA
param_in[1] => var_write_count.DATAB
param_in[1] => Equal0.IN6
param_in[1] => Add4.IN15
param_in[1] => var_write_count[1].ADATA
param_in[2] => var_write_count.DATAB
param_in[2] => Equal0.IN5
param_in[2] => Add4.IN14
param_in[2] => var_write_count[2].ADATA
param_in[3] => var_write_count.DATAB
param_in[3] => Equal0.IN4
param_in[3] => Add4.IN13
param_in[3] => var_write_count[3].ADATA
param_in[4] => var_write_count.DATAB
param_in[4] => Equal0.IN3
param_in[4] => Add4.IN12
param_in[4] => var_write_count[4].ADATA
param_in[5] => var_write_count.DATAB
param_in[5] => Equal0.IN2
param_in[5] => Add4.IN11
param_in[5] => var_write_count[5].ADATA
param_in[6] => var_write_count.DATAB
param_in[6] => Equal0.IN1
param_in[6] => Add4.IN10
param_in[6] => var_write_count[6].ADATA
param_in[7] => var_write_count.DATAB
param_in[7] => Equal0.IN0
param_in[7] => Add4.IN9
param_in[7] => var_write_count[7].ADATA
param_in[8] => var_extra.DATAB
param_in[8] => Add4.IN8
param_in[8] => var_extra[0].ADATA
param_in[9] => var_extra.DATAB
param_in[9] => Add4.IN7
param_in[9] => var_extra[1].ADATA
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => sig_flash_addr_out.OUTPUTSELECT
param_in[10] => process_12.IN0
param_in[10] => process_10.IN1
param_in[11] => datareg.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[11] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => sig_flash_addr_out.OUTPUTSELECT
param_in[12] => process_12.IN1
param_in[12] => datareg.OUTPUTSELECT
param_in[13] => is_usb2.IN0
param_in[13] => Equal1.IN1
param_in[14] => is_usb2.IN1
param_in[14] => Equal1.IN0
flash_select <= flash_select.DB_MAX_OUTPUT_PORT_TYPE
flash_write <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
flash_read <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
flash_data_highz <= process_1.DB_MAX_OUTPUT_PORT_TYPE
flash_data_in[0] => ~NO_FANOUT~
flash_data_in[1] => ~NO_FANOUT~
flash_data_in[2] => ~NO_FANOUT~
flash_data_in[3] => ~NO_FANOUT~
flash_data_in[4] => sig_flash_data_in[4].DATAIN
flash_data_in[5] => sig_flash_data_in[5].DATAIN
flash_data_in[6] => ~NO_FANOUT~
flash_data_in[7] => sig_flash_data_in[7].DATAIN
flash_data_in[8] => ~NO_FANOUT~
flash_data_in[9] => ~NO_FANOUT~
flash_data_in[10] => ~NO_FANOUT~
flash_data_in[11] => ~NO_FANOUT~
flash_data_in[12] => ~NO_FANOUT~
flash_data_in[13] => ~NO_FANOUT~
flash_data_in[14] => ~NO_FANOUT~
flash_data_in[15] => ~NO_FANOUT~
flash_data_out[0] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[1] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[2] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[3] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[4] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[5] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[6] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[7] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[8] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[9] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[10] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[11] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[12] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[13] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[14] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[15] <= sig_flash_data_out.DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[0] <= sig_flash_addr_out[0].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[1] <= sig_flash_addr_out[1].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[2] <= sig_flash_addr_out[2].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[3] <= sig_flash_addr_out[3].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[4] <= sig_flash_addr_out[4].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[5] <= sig_flash_addr_out[5].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[6] <= sig_flash_addr_out[6].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[7] <= sig_flash_addr_out[7].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[8] <= sig_flash_addr_out[8].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[9] <= sig_flash_addr_out[9].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[10] <= sig_flash_addr_out[10].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[11] <= sig_flash_addr_out[11].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[12] <= sig_flash_addr_out[12].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[13] <= sig_flash_addr_out[13].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[14] <= sig_flash_addr_out[14].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[15] <= sig_flash_addr_out[15].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[16] <= sig_flash_addr_out[16].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[17] <= sig_flash_addr_out[17].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[18] <= sig_flash_addr_out[18].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[19] <= sig_flash_addr_out[19].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[20] <= sig_flash_addr_out[20].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[21] <= sig_flash_addr_out[21].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[22] <= sig_flash_addr_out[22].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[23] <= sig_flash_addr_out[23].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[24] <= sig_flash_addr_out[24].DB_MAX_OUTPUT_PORT_TYPE
addr_in[0] => sig_flash_addr_out.DATAA
addr_in[0] => sig_flash_addr_out.DATAA
addr_in[0] => sig_flash_addr_out.DATAA
addr_in[0] => sig_flash_addr_out.DATAB
addr_in[1] => sig_flash_addr_out.DATAA
addr_in[1] => sig_flash_addr_out.DATAA
addr_in[1] => sig_flash_addr_out.DATAA
addr_in[1] => sig_flash_addr_out.DATAB
addr_in[2] => sig_flash_addr_out.DATAA
addr_in[2] => sig_flash_addr_out.DATAA
addr_in[2] => sig_flash_addr_out.DATAA
addr_in[2] => sig_flash_addr_out.DATAB
addr_in[3] => sig_flash_addr_out.DATAA
addr_in[3] => sig_flash_addr_out.DATAA
addr_in[3] => sig_flash_addr_out.DATAA
addr_in[3] => sig_flash_addr_out.DATAB
addr_in[4] => sig_flash_addr_out.DATAA
addr_in[4] => sig_flash_addr_out.DATAA
addr_in[4] => sig_flash_addr_out.DATAA
addr_in[4] => sig_flash_addr_out.DATAB
addr_in[5] => sig_flash_addr_out.DATAA
addr_in[5] => sig_flash_addr_out.DATAA
addr_in[5] => sig_flash_addr_out.DATAA
addr_in[5] => sig_flash_addr_out.DATAB
addr_in[6] => sig_flash_addr_out.DATAA
addr_in[6] => sig_flash_addr_out.DATAA
addr_in[6] => sig_flash_addr_out.DATAA
addr_in[6] => sig_flash_addr_out.DATAB
addr_in[7] => sig_flash_addr_out.DATAA
addr_in[7] => sig_flash_addr_out.DATAA
addr_in[7] => sig_flash_addr_out.DATAA
addr_in[7] => sig_flash_addr_out.DATAB
addr_in[8] => sig_flash_addr_out.DATAA
addr_in[8] => sig_flash_addr_out.DATAA
addr_in[8] => sig_flash_addr_out.DATAA
addr_in[8] => sig_flash_addr_out.DATAB
addr_in[9] => sig_flash_addr_out.DATAA
addr_in[9] => sig_flash_addr_out.DATAA
addr_in[9] => sig_flash_addr_out.DATAA
addr_in[9] => sig_flash_addr_out.DATAB
addr_in[10] => sig_flash_addr_out.DATAA
addr_in[10] => sig_flash_addr_out.DATAA
addr_in[10] => sig_flash_addr_out.DATAA
addr_in[10] => sig_flash_addr_out.DATAB
addr_in[11] => sig_flash_addr_out.DATAA
addr_in[11] => sig_flash_addr_out.DATAA
addr_in[11] => sig_flash_addr_out.DATAA
addr_in[11] => sig_flash_addr_out.DATAB
addr_in[12] => sig_flash_addr_out.DATAA
addr_in[12] => sig_flash_addr_out.DATAA
addr_in[12] => sig_flash_addr_out.DATAA
addr_in[12] => sig_flash_addr_out.DATAB
addr_in[13] => sig_flash_addr_out.DATAA
addr_in[13] => sig_flash_addr_out.DATAA
addr_in[13] => sig_flash_addr_out.DATAA
addr_in[13] => sig_flash_addr_out.DATAB
addr_in[14] => sig_flash_addr_out.DATAA
addr_in[14] => sig_flash_addr_out.DATAA
addr_in[14] => sig_flash_addr_out.DATAA
addr_in[14] => sig_flash_addr_out.DATAB
addr_in[15] => sig_flash_addr_out.DATAA
addr_in[15] => sig_flash_addr_out.DATAA
addr_in[15] => sig_flash_addr_out.DATAA
addr_in[15] => sig_flash_addr_out.DATAB
addr_in[16] => sig_flash_addr_out.DATAA
addr_in[16] => sig_flash_addr_out.DATAA
addr_in[16] => sig_flash_addr_out.DATAA
addr_in[16] => sig_flash_addr_out.DATAB
addr_in[17] => sig_flash_addr_out.DATAA
addr_in[17] => sig_flash_addr_out.DATAA
addr_in[17] => sig_flash_addr_out.DATAA
addr_in[17] => sig_flash_addr_out.DATAB
addr_in[18] => sig_flash_addr_out.DATAA
addr_in[18] => sig_flash_addr_out.DATAA
addr_in[18] => sig_flash_addr_out.DATAA
addr_in[18] => sig_flash_addr_out.DATAB
addr_in[19] => sig_flash_addr_out.DATAA
addr_in[19] => sig_flash_addr_out.DATAA
addr_in[19] => sig_flash_addr_out.DATAA
addr_in[19] => sig_flash_addr_out.DATAB
addr_in[20] => sig_flash_addr_out.DATAA
addr_in[20] => sig_flash_addr_out.DATAA
addr_in[20] => sig_flash_addr_out.DATAA
addr_in[20] => sig_flash_addr_out.DATAB
addr_in[21] => sig_flash_addr_out.DATAA
addr_in[21] => sig_flash_addr_out.DATAA
addr_in[21] => sig_flash_addr_out.DATAA
addr_in[21] => sig_flash_addr_out.DATAB
addr_in[22] => sig_flash_addr_out.DATAA
addr_in[22] => sig_flash_addr_out.DATAA
addr_in[22] => sig_flash_addr_out.DATAA
addr_in[22] => sig_flash_addr_out.DATAB
addr_in[23] => sig_flash_addr_out.DATAA
addr_in[23] => sig_flash_addr_out.DATAA
addr_in[23] => sig_flash_addr_out.DATAA
addr_in[23] => sig_flash_addr_out.DATAB
addr_in[24] => sig_flash_addr_out.DATAA
addr_in[24] => sig_flash_addr_out.DATAA
addr_in[24] => sig_flash_addr_out.DATAA
addr_in[24] => sig_flash_addr_out.DATAB
addr_count <= addr_count~reg0.DB_MAX_OUTPUT_PORT_TYPE
status_full => next_state.OUTPUTSELECT
status_full => next_state.OUTPUTSELECT
status_full => next_state.DATAB
status_full => Selector15.IN5
status_full => Selector0.IN2
status_full => next_state.SPANSION_PRE_READ1_A.DATAB
status_done <= status_done.DB_MAX_OUTPUT_PORT_TYPE
status_error <= status_error.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_verify:\PGM_CRC_DISABLE:pgm_crc
vjtag_tck => vjtag_tck.IN3
vjtag_tdi => vjtag_tdi.IN2
vjtag_virtual_state_sdr => comb.IN1
vjtag_virtual_state_uir => crc_on_process.ENA
reset_crc_register => reset_crc_register.IN1
vjtag_ir_in[0] => Equal0.IN4
vjtag_ir_in[0] => Equal1.IN4
vjtag_ir_in[0] => Equal2.IN3
vjtag_ir_in[1] => Equal0.IN3
vjtag_ir_in[1] => Equal1.IN3
vjtag_ir_in[1] => Equal2.IN4
vjtag_ir_in[2] => Equal0.IN2
vjtag_ir_in[2] => Equal1.IN2
vjtag_ir_in[2] => Equal2.IN2
vjtag_ir_in[3] => Equal0.IN1
vjtag_ir_in[3] => Equal1.IN1
vjtag_ir_in[3] => Equal2.IN1
vjtag_ir_in[4] => Equal0.IN0
vjtag_ir_in[4] => Equal1.IN0
vjtag_ir_in[4] => Equal2.IN0
flash_data_in[0] => flash_data_in_wire[0].DATAA
flash_data_in[1] => flash_data_in_wire[1].DATAA
flash_data_in[2] => flash_data_in_wire[2].DATAA
flash_data_in[3] => flash_data_in_wire[3].DATAA
flash_data_in[4] => flash_data_in_wire[4].DATAA
flash_data_in[5] => flash_data_in_wire[5].DATAA
flash_data_in[6] => flash_data_in_wire[6].DATAA
flash_data_in[7] => flash_data_in_wire[7].DATAA
flash_data_in[8] => flash_data_in_wire[0].DATAB
flash_data_in[9] => flash_data_in_wire[1].DATAB
flash_data_in[10] => flash_data_in_wire[2].DATAB
flash_data_in[11] => flash_data_in_wire[3].DATAB
flash_data_in[12] => flash_data_in_wire[4].DATAB
flash_data_in[13] => flash_data_in_wire[5].DATAB
flash_data_in[14] => flash_data_in_wire[6].DATAB
flash_data_in[15] => flash_data_in_wire[7].DATAB
vjtag_tdo <= vjtag_tdo.DB_MAX_OUTPUT_PORT_TYPE
crc_verify_enable <= crc_verify_enable.DB_MAX_OUTPUT_PORT_TYPE
addr_count <= addr_count.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_verify:\PGM_CRC_DISABLE:pgm_crc|lpm_counter:addr_counter
clock => cntr_bci:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_bci:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_bci:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_bci:auto_generated.q[0]
q[1] <= cntr_bci:auto_generated.q[1]
q[2] <= cntr_bci:auto_generated.q[2]
q[3] <= cntr_bci:auto_generated.q[3]
q[4] <= cntr_bci:auto_generated.q[4]
q[5] <= cntr_bci:auto_generated.q[5]
q[6] <= cntr_bci:auto_generated.q[6]
q[7] <= cntr_bci:auto_generated.q[7]
q[8] <= cntr_bci:auto_generated.q[8]
q[9] <= cntr_bci:auto_generated.q[9]
q[10] <= cntr_bci:auto_generated.q[10]
q[11] <= cntr_bci:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_verify:\PGM_CRC_DISABLE:pgm_crc|lpm_counter:addr_counter|cntr_bci:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
cnt_en => counter_cella10.DATAB
cnt_en => counter_cella11.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR
sclr => counter_cella8.SCLR
sclr => counter_cella9.SCLR
sclr => counter_cella10.SCLR
sclr => counter_cella11.SCLR


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_verify:\PGM_CRC_DISABLE:pgm_crc|alt_pfl_crc_calculate:calculate_crc
clk => r[0].CLK
clk => r[1].CLK
clk => r[2].CLK
clk => r[3].CLK
clk => r[4].CLK
clk => r[5].CLK
clk => r[6].CLK
clk => r[7].CLK
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => r[14].CLK
clk => r[15].CLK
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
clr => r.OUTPUTSELECT
d[0] => temr[0].IN0
d[1] => temr[1].IN0
d[2] => temr[2].IN0
d[3] => temr[3].IN0
d[4] => temr[0].IN1
d[4] => xor_out[4].IN1
d[5] => temr[1].IN1
d[5] => temr[9].IN1
d[6] => temr[2].IN1
d[6] => temr[10].IN1
d[7] => temr[3].IN1
d[7] => temr[11].IN1
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftenable => r.OUTPUTSELECT
shiftin => r.DATAB
shiftout <= r[0].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_pgm_enhanced:\PGM1:ENHANCED_PGM:pgm_enhanced|alt_pfl_pgm_verify:\PGM_CRC_DISABLE:pgm_crc|lpm_shiftreg:bypass_reg
data[0] => _.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg
clk => clk.IN4
nreset => nreset.IN1
flash_addr[0] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[1] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[2] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[3] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[4] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[5] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[6] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[7] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[8] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[9] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[10] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[11] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[12] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[13] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[14] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[15] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[16] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[17] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[18] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[19] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[20] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[21] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[22] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[23] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_addr[24] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_addr
flash_data_in[0] => flash_data_in[0].IN1
flash_data_in[1] => flash_data_in[1].IN1
flash_data_in[2] => flash_data_in[2].IN1
flash_data_in[3] => flash_data_in[3].IN1
flash_data_in[4] => flash_data_in[4].IN1
flash_data_in[5] => flash_data_in[5].IN1
flash_data_in[6] => flash_data_in[6].IN1
flash_data_in[7] => flash_data_in[7].IN1
flash_data_in[8] => flash_data_in[8].IN1
flash_data_in[9] => flash_data_in[9].IN1
flash_data_in[10] => flash_data_in[10].IN1
flash_data_in[11] => flash_data_in[11].IN1
flash_data_in[12] => flash_data_in[12].IN1
flash_data_in[13] => flash_data_in[13].IN1
flash_data_in[14] => flash_data_in[14].IN1
flash_data_in[15] => flash_data_in[15].IN1
flash_data_out[0] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[1] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[2] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[3] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[4] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[5] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[6] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[7] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[8] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[9] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[10] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[11] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[12] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[13] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[14] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_data_out[15] <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_out
flash_select <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_select
flash_read <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_read
flash_write <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_write
flash_clk <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_clk
flash_nadv <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_nadv
flash_rdy => flash_rdy.IN1
flash_nreset <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_nreset
flash_data_highz <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_data_highz
flash_access_request <= alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi.flash_access_request
flash_access_granted => flash_access_granted.IN1
fpga_data[0] <= alt_pfl_cfg_fpga:alt_pfl_cfg_fpga.fpga_data
fpga_data[1] <= alt_pfl_cfg_fpga:alt_pfl_cfg_fpga.fpga_data
fpga_data[2] <= alt_pfl_cfg_fpga:alt_pfl_cfg_fpga.fpga_data
fpga_data[3] <= alt_pfl_cfg_fpga:alt_pfl_cfg_fpga.fpga_data
fpga_data[4] <= alt_pfl_cfg_fpga:alt_pfl_cfg_fpga.fpga_data
fpga_data[5] <= alt_pfl_cfg_fpga:alt_pfl_cfg_fpga.fpga_data
fpga_data[6] <= alt_pfl_cfg_fpga:alt_pfl_cfg_fpga.fpga_data
fpga_data[7] <= alt_pfl_cfg_fpga:alt_pfl_cfg_fpga.fpga_data
fpga_dclk <= alt_pfl_cfg_fpga:alt_pfl_cfg_fpga.fpga_dclk
fpga_nconfig <= alt_pfl_cfg3_control:alt_pfl_cfg3_control.fpga_nconfig
fpga_conf_done => fpga_conf_done.IN1
fpga_nstatus => fpga_nstatus.IN1
pfl_nreconfigure => pfl_nreconfigure.IN1
pfl_reset_watchdog => ~NO_FANOUT~
pfl_watchdog_error <= pfl_watchdog_error.DB_MAX_OUTPUT_PORT_TYPE
enable_configuration => enable_configuration.IN1
enable_nconfig => enable_nconfig.IN1
page_sel[0] => page_sel[0].IN1
page_sel[1] => page_sel[1].IN1
page_sel[2] => page_sel[2].IN1


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_reset:alt_pfl_reset
clk => counter_q[0].CLK
clk => counter_q[1].CLK
clk => counter_q[2].CLK
clk => counter_q[3].CLK
nreset_in => counter_q[0].PRESET
nreset_in => counter_q[1].ACLR
nreset_in => counter_q[2].ACLR
nreset_in => counter_q[3].ACLR
nreset_out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi
clk => clk.IN2
nreset => granted.ACLR
nreset => flash_addr_done.ACLR
nreset => access_counter_done.ACLR
flash_select <= granted.DB_MAX_OUTPUT_PORT_TYPE
flash_read <= granted.DB_MAX_OUTPUT_PORT_TYPE
flash_write <= <GND>
flash_data_in[0] => data[0].DATAIN
flash_data_in[1] => data[1].DATAIN
flash_data_in[2] => data[2].DATAIN
flash_data_in[3] => data[3].DATAIN
flash_data_in[4] => data[4].DATAIN
flash_data_in[5] => data[5].DATAIN
flash_data_in[6] => data[6].DATAIN
flash_data_in[7] => data[7].DATAIN
flash_data_in[8] => data[8].DATAIN
flash_data_in[9] => data[9].DATAIN
flash_data_in[10] => data[10].DATAIN
flash_data_in[11] => data[11].DATAIN
flash_data_in[12] => data[12].DATAIN
flash_data_in[13] => data[13].DATAIN
flash_data_in[14] => data[14].DATAIN
flash_data_in[15] => data[15].DATAIN
flash_data_out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[1] <= flash_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[2] <= flash_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[3] <= flash_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[4] <= flash_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[5] <= flash_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[6] <= flash_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[7] <= flash_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[8] <= flash_data_out[8].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[9] <= flash_data_out[9].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[10] <= flash_data_out[10].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[11] <= flash_data_out[11].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[12] <= flash_data_out[12].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[13] <= flash_data_out[13].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[14] <= flash_data_out[14].DB_MAX_OUTPUT_PORT_TYPE
flash_data_out[15] <= flash_data_out[15].DB_MAX_OUTPUT_PORT_TYPE
flash_addr[0] <= lpm_counter:addr_counter.q
flash_addr[1] <= lpm_counter:addr_counter.q
flash_addr[2] <= lpm_counter:addr_counter.q
flash_addr[3] <= lpm_counter:addr_counter.q
flash_addr[4] <= lpm_counter:addr_counter.q
flash_addr[5] <= lpm_counter:addr_counter.q
flash_addr[6] <= lpm_counter:addr_counter.q
flash_addr[7] <= lpm_counter:addr_counter.q
flash_addr[8] <= lpm_counter:addr_counter.q
flash_addr[9] <= lpm_counter:addr_counter.q
flash_addr[10] <= lpm_counter:addr_counter.q
flash_addr[11] <= lpm_counter:addr_counter.q
flash_addr[12] <= lpm_counter:addr_counter.q
flash_addr[13] <= lpm_counter:addr_counter.q
flash_addr[14] <= lpm_counter:addr_counter.q
flash_addr[15] <= lpm_counter:addr_counter.q
flash_addr[16] <= lpm_counter:addr_counter.q
flash_addr[17] <= lpm_counter:addr_counter.q
flash_addr[18] <= lpm_counter:addr_counter.q
flash_addr[19] <= lpm_counter:addr_counter.q
flash_addr[20] <= lpm_counter:addr_counter.q
flash_addr[21] <= lpm_counter:addr_counter.q
flash_addr[22] <= lpm_counter:addr_counter.q
flash_addr[23] <= lpm_counter:addr_counter.q
flash_addr[24] <= lpm_counter:addr_counter.q
flash_clk <= <GND>
flash_nadv <= <GND>
flash_rdy => ~NO_FANOUT~
flash_nreset <= <VCC>
flash_data_highz <= <VCC>
addr_in[0] => addr_in[0].IN1
addr_in[1] => addr_in[1].IN1
addr_in[2] => addr_in[2].IN1
addr_in[3] => addr_in[3].IN1
addr_in[4] => addr_in[4].IN1
addr_in[5] => addr_in[5].IN1
addr_in[6] => addr_in[6].IN1
addr_in[7] => addr_in[7].IN1
addr_in[8] => addr_in[8].IN1
addr_in[9] => addr_in[9].IN1
addr_in[10] => addr_in[10].IN1
addr_in[11] => addr_in[11].IN1
addr_in[12] => addr_in[12].IN1
addr_in[13] => addr_in[13].IN1
addr_in[14] => addr_in[14].IN1
addr_in[15] => addr_in[15].IN1
addr_in[16] => addr_in[16].IN1
addr_in[17] => addr_in[17].IN1
addr_in[18] => addr_in[18].IN1
addr_in[19] => addr_in[19].IN1
addr_in[20] => addr_in[20].IN1
addr_in[21] => addr_in[21].IN1
addr_in[22] => addr_in[22].IN1
addr_in[23] => addr_in[23].IN1
addr_in[24] => addr_in[24].IN1
stop_addr_in[0] => Equal1.IN24
stop_addr_in[1] => Equal1.IN23
stop_addr_in[2] => Equal1.IN22
stop_addr_in[3] => Equal1.IN21
stop_addr_in[4] => Equal1.IN20
stop_addr_in[5] => Equal1.IN19
stop_addr_in[6] => Equal1.IN18
stop_addr_in[7] => Equal1.IN17
stop_addr_in[8] => Equal1.IN16
stop_addr_in[9] => Equal1.IN15
stop_addr_in[10] => Equal1.IN14
stop_addr_in[11] => Equal1.IN13
stop_addr_in[12] => Equal1.IN12
stop_addr_in[13] => Equal1.IN11
stop_addr_in[14] => Equal1.IN10
stop_addr_in[15] => Equal1.IN9
stop_addr_in[16] => Equal1.IN8
stop_addr_in[17] => Equal1.IN7
stop_addr_in[18] => Equal1.IN6
stop_addr_in[19] => Equal1.IN5
stop_addr_in[20] => Equal1.IN4
stop_addr_in[21] => Equal1.IN3
stop_addr_in[22] => Equal1.IN2
stop_addr_in[23] => Equal1.IN1
stop_addr_in[24] => Equal1.IN0
addr_sload => addr_sload.IN1
addr_cnt_en => addr_cnt_en.IN1
done <= flash_addr_done.DB_MAX_OUTPUT_PORT_TYPE
data_request => always0.IN1
data_request => granted.OUTPUTSELECT
data_request => flash_access_request.DATAIN
data_ready <= access_counter_done.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= flash_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= flash_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= flash_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= flash_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= flash_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= flash_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= flash_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= flash_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= flash_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= flash_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= flash_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= flash_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= flash_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= flash_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= flash_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= flash_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
flash_access_request <= data_request.DB_MAX_OUTPUT_PORT_TYPE
flash_access_granted => granted.DATAB


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi|lpm_counter:addr_counter
clock => cntr_p5h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_p5h:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_p5h:auto_generated.sload
data[0] => cntr_p5h:auto_generated.data[0]
data[1] => cntr_p5h:auto_generated.data[1]
data[2] => cntr_p5h:auto_generated.data[2]
data[3] => cntr_p5h:auto_generated.data[3]
data[4] => cntr_p5h:auto_generated.data[4]
data[5] => cntr_p5h:auto_generated.data[5]
data[6] => cntr_p5h:auto_generated.data[6]
data[7] => cntr_p5h:auto_generated.data[7]
data[8] => cntr_p5h:auto_generated.data[8]
data[9] => cntr_p5h:auto_generated.data[9]
data[10] => cntr_p5h:auto_generated.data[10]
data[11] => cntr_p5h:auto_generated.data[11]
data[12] => cntr_p5h:auto_generated.data[12]
data[13] => cntr_p5h:auto_generated.data[13]
data[14] => cntr_p5h:auto_generated.data[14]
data[15] => cntr_p5h:auto_generated.data[15]
data[16] => cntr_p5h:auto_generated.data[16]
data[17] => cntr_p5h:auto_generated.data[17]
data[18] => cntr_p5h:auto_generated.data[18]
data[19] => cntr_p5h:auto_generated.data[19]
data[20] => cntr_p5h:auto_generated.data[20]
data[21] => cntr_p5h:auto_generated.data[21]
data[22] => cntr_p5h:auto_generated.data[22]
data[23] => cntr_p5h:auto_generated.data[23]
data[24] => cntr_p5h:auto_generated.data[24]
cin => ~NO_FANOUT~
q[0] <= cntr_p5h:auto_generated.q[0]
q[1] <= cntr_p5h:auto_generated.q[1]
q[2] <= cntr_p5h:auto_generated.q[2]
q[3] <= cntr_p5h:auto_generated.q[3]
q[4] <= cntr_p5h:auto_generated.q[4]
q[5] <= cntr_p5h:auto_generated.q[5]
q[6] <= cntr_p5h:auto_generated.q[6]
q[7] <= cntr_p5h:auto_generated.q[7]
q[8] <= cntr_p5h:auto_generated.q[8]
q[9] <= cntr_p5h:auto_generated.q[9]
q[10] <= cntr_p5h:auto_generated.q[10]
q[11] <= cntr_p5h:auto_generated.q[11]
q[12] <= cntr_p5h:auto_generated.q[12]
q[13] <= cntr_p5h:auto_generated.q[13]
q[14] <= cntr_p5h:auto_generated.q[14]
q[15] <= cntr_p5h:auto_generated.q[15]
q[16] <= cntr_p5h:auto_generated.q[16]
q[17] <= cntr_p5h:auto_generated.q[17]
q[18] <= cntr_p5h:auto_generated.q[18]
q[19] <= cntr_p5h:auto_generated.q[19]
q[20] <= cntr_p5h:auto_generated.q[20]
q[21] <= cntr_p5h:auto_generated.q[21]
q[22] <= cntr_p5h:auto_generated.q[22]
q[23] <= cntr_p5h:auto_generated.q[23]
q[24] <= cntr_p5h:auto_generated.q[24]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi|lpm_counter:addr_counter|cntr_p5h:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
clock => counter_cella16.CLK
clock => counter_cella17.CLK
clock => counter_cella18.CLK
clock => counter_cella19.CLK
clock => counter_cella20.CLK
clock => counter_cella21.CLK
clock => counter_cella22.CLK
clock => counter_cella23.CLK
clock => counter_cella24.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
cnt_en => counter_cella10.DATAB
cnt_en => counter_cella11.DATAB
cnt_en => counter_cella12.DATAB
cnt_en => counter_cella13.DATAB
cnt_en => counter_cella14.DATAB
cnt_en => counter_cella15.DATAB
cnt_en => counter_cella16.DATAB
cnt_en => counter_cella17.DATAB
cnt_en => counter_cella18.DATAB
cnt_en => counter_cella19.DATAB
cnt_en => counter_cella20.DATAB
cnt_en => counter_cella21.DATAB
cnt_en => counter_cella22.DATAB
cnt_en => counter_cella23.DATAB
cnt_en => counter_cella24.DATAB
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
q[16] <= counter_cella16.REGOUT
q[17] <= counter_cella17.REGOUT
q[18] <= counter_cella18.REGOUT
q[19] <= counter_cella19.REGOUT
q[20] <= counter_cella20.REGOUT
q[21] <= counter_cella21.REGOUT
q[22] <= counter_cella22.REGOUT
q[23] <= counter_cella23.REGOUT
q[24] <= counter_cella24.REGOUT
sload => counter_cella0.IN1


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi|lpm_counter:access_counter
clock => cntr_djg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_djg:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_djg:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_djg:auto_generated.q[0]
q[1] <= cntr_djg:auto_generated.q[1]
q[2] <= cntr_djg:auto_generated.q[2]
q[3] <= cntr_djg:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_flash_cfi:alt_pfl_cfg3_flash_cfi|lpm_counter:access_counter|cntr_djg:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control
clk => clk.IN7
nreset => nreset.IN1
flash_stop_addr[0] <= <GND>
flash_stop_addr[1] <= <GND>
flash_stop_addr[2] <= <GND>
flash_stop_addr[3] <= <GND>
flash_stop_addr[4] <= <GND>
flash_stop_addr[5] <= <GND>
flash_stop_addr[6] <= <GND>
flash_stop_addr[7] <= <GND>
flash_stop_addr[8] <= <GND>
flash_stop_addr[9] <= <GND>
flash_stop_addr[10] <= <GND>
flash_stop_addr[11] <= <GND>
flash_stop_addr[12] <= option_bits[17].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[13] <= option_bits[18].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[14] <= option_bits[19].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[15] <= option_bits[20].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[16] <= option_bits[21].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[17] <= option_bits[22].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[18] <= option_bits[23].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[19] <= option_bits[24].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[20] <= option_bits[25].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[21] <= option_bits[26].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[22] <= option_bits[27].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[23] <= option_bits[28].DB_MAX_OUTPUT_PORT_TYPE
flash_stop_addr[24] <= option_bits[29].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[0] <= flash_byte_addr_out[1].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[1] <= flash_byte_addr_out[2].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[2] <= flash_byte_addr_out[3].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[3] <= flash_byte_addr_out[4].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[4] <= flash_byte_addr_out[5].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[5] <= flash_byte_addr_out[6].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[6] <= flash_byte_addr_out[7].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[7] <= flash_byte_addr_out[8].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[8] <= flash_byte_addr_out[9].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[9] <= flash_byte_addr_out[10].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[10] <= flash_byte_addr_out[11].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[11] <= flash_byte_addr_out[12].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[12] <= flash_byte_addr_out[13].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[13] <= flash_byte_addr_out[14].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[14] <= flash_byte_addr_out[15].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[15] <= flash_byte_addr_out[16].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[16] <= flash_byte_addr_out[17].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[17] <= flash_byte_addr_out[18].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[18] <= flash_byte_addr_out[19].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[19] <= flash_byte_addr_out[20].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[20] <= flash_byte_addr_out[21].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[21] <= flash_byte_addr_out[22].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[22] <= flash_byte_addr_out[23].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[23] <= flash_byte_addr_out[24].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_out[24] <= flash_byte_addr_out[25].DB_MAX_OUTPUT_PORT_TYPE
flash_addr_sload <= flash_addr_sload.DB_MAX_OUTPUT_PORT_TYPE
flash_addr_cnt_en <= alt_pfl_down_converter:alt_pfl_down_converter.flash_data_read
flash_done => next_state.OUTPUTSELECT
flash_done => next_state.OUTPUTSELECT
flash_done => next_state.DATAA
flash_data_request <= alt_pfl_down_converter:alt_pfl_down_converter.flash_data_request
flash_data_ready => flash_ready_conv.IN1
flash_data[0] => flash_to_conv_data[0].IN1
flash_data[1] => flash_to_conv_data[1].IN1
flash_data[2] => flash_to_conv_data[2].IN1
flash_data[3] => flash_to_conv_data[3].IN1
flash_data[4] => flash_to_conv_data[4].IN1
flash_data[5] => flash_to_conv_data[5].IN1
flash_data[6] => flash_to_conv_data[6].IN1
flash_data[7] => flash_to_conv_data[7].IN1
flash_data[8] => flash_to_conv_data[8].IN1
flash_data[9] => flash_to_conv_data[9].IN1
flash_data[10] => flash_to_conv_data[10].IN1
flash_data[11] => flash_to_conv_data[11].IN1
flash_data[12] => flash_to_conv_data[12].IN1
flash_data[13] => flash_to_conv_data[13].IN1
flash_data[14] => flash_to_conv_data[14].IN1
flash_data[15] => flash_to_conv_data[15].IN1
fpga_data[0] <= alt_pfl_down_converter:alt_pfl_down_converter.data_out
fpga_data[1] <= alt_pfl_down_converter:alt_pfl_down_converter.data_out
fpga_data[2] <= alt_pfl_down_converter:alt_pfl_down_converter.data_out
fpga_data[3] <= alt_pfl_down_converter:alt_pfl_down_converter.data_out
fpga_data[4] <= alt_pfl_down_converter:alt_pfl_down_converter.data_out
fpga_data[5] <= alt_pfl_down_converter:alt_pfl_down_converter.data_out
fpga_data[6] <= alt_pfl_down_converter:alt_pfl_down_converter.data_out
fpga_data[7] <= alt_pfl_down_converter:alt_pfl_down_converter.data_out
fpga_data_ready <= fpga_data_ready.DB_MAX_OUTPUT_PORT_TYPE
fpga_data_read => cntl_read_conv.IN0
fpga_data_read => comb.IN0
fpga_data_read => read_counter_almost_done.IN1
fpga_data_read => data_block_complete.IN1
fpga_flags[0] <= header_bits[8].DB_MAX_OUTPUT_PORT_TYPE
fpga_flags[1] <= header_bits[9].DB_MAX_OUTPUT_PORT_TYPE
fpga_flags[2] <= header_bits[10].DB_MAX_OUTPUT_PORT_TYPE
fpga_flags[3] <= header_bits[11].DB_MAX_OUTPUT_PORT_TYPE
fpga_flags[4] <= header_bits[12].DB_MAX_OUTPUT_PORT_TYPE
fpga_flags[5] <= header_bits[13].DB_MAX_OUTPUT_PORT_TYPE
fpga_flags[6] <= header_bits[14].DB_MAX_OUTPUT_PORT_TYPE
fpga_flags[7] <= header_bits[15].DB_MAX_OUTPUT_PORT_TYPE
enable_configuration => enable_configuration.IN1
enable_nconfig => enable_nconfig.IN1
fpga_nstatus => fpga_nstatus.IN1
fpga_condone => fpga_condone.IN1
fpga_nconfig <= nconfig_opndrn.DB_MAX_OUTPUT_PORT_TYPE
pfl_nreconfigure => pfl_nreconfigure.IN1
page_sel[0] => page_sel_latch.DATAB
page_sel[0] => page_sel_latch.DATAB
page_sel[1] => page_sel_latch.DATAB
page_sel[1] => page_sel_latch.DATAB
page_sel[2] => page_sel_latch.DATAB
page_sel[2] => page_sel_latch.DATAB
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
enable_decompressor <= comb.DB_MAX_OUTPUT_PORT_TYPE
watchdog_timed_out => always15.IN1


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control|alt_pfl_down_converter:alt_pfl_down_converter
clk => clk.IN1
nreset => current_state_machine_active.ACLR
data_in[0] => comb.DATAB
data_in[1] => comb.DATAB
data_in[2] => comb.DATAB
data_in[3] => comb.DATAB
data_in[4] => comb.DATAB
data_in[5] => comb.DATAB
data_in[6] => comb.DATAB
data_in[7] => comb.DATAB
data_in[8] => data_reg[0].DATAIN
data_in[9] => data_reg[1].DATAIN
data_in[10] => data_reg[2].DATAIN
data_in[11] => data_reg[3].DATAIN
data_in[12] => data_reg[4].DATAIN
data_in[13] => data_reg[5].DATAIN
data_in[14] => data_reg[6].DATAIN
data_in[15] => data_reg[7].DATAIN
flash_data_request <= comb.DB_MAX_OUTPUT_PORT_TYPE
flash_data_ready => comb.IN1
flash_data_ready => comb.IN1
flash_data_read <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_request => reset_state_machine.IN1
data_ready <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_read => comb.IN1
data_read => counter_done.IN1
data_read => comb.IN1


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control|alt_pfl_down_converter:alt_pfl_down_converter|lpm_counter:counter
clock => cntr_52j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_52j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_52j:auto_generated.sload
data[0] => cntr_52j:auto_generated.data[0]
cin => ~NO_FANOUT~
q[0] <= cntr_52j:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control|alt_pfl_down_converter:alt_pfl_down_converter|lpm_counter:counter|cntr_52j:auto_generated
clock => counter_cella0.CLK
cnt_en => counter_cella0.DATAB
data[0] => _.IN1
q[0] <= counter_cella0.REGOUT
sload => counter_cella0.IN1


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control|lpm_counter:counter
clock => cntr_m3j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_m3j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_m3j:auto_generated.sload
data[0] => cntr_m3j:auto_generated.data[0]
data[1] => cntr_m3j:auto_generated.data[1]
data[2] => cntr_m3j:auto_generated.data[2]
data[3] => cntr_m3j:auto_generated.data[3]
data[4] => cntr_m3j:auto_generated.data[4]
data[5] => cntr_m3j:auto_generated.data[5]
data[6] => cntr_m3j:auto_generated.data[6]
data[7] => cntr_m3j:auto_generated.data[7]
data[8] => cntr_m3j:auto_generated.data[8]
data[9] => cntr_m3j:auto_generated.data[9]
data[10] => cntr_m3j:auto_generated.data[10]
data[11] => cntr_m3j:auto_generated.data[11]
data[12] => cntr_m3j:auto_generated.data[12]
data[13] => cntr_m3j:auto_generated.data[13]
data[14] => cntr_m3j:auto_generated.data[14]
data[15] => cntr_m3j:auto_generated.data[15]
data[16] => cntr_m3j:auto_generated.data[16]
data[17] => cntr_m3j:auto_generated.data[17]
data[18] => cntr_m3j:auto_generated.data[18]
data[19] => cntr_m3j:auto_generated.data[19]
cin => ~NO_FANOUT~
q[0] <= cntr_m3j:auto_generated.q[0]
q[1] <= cntr_m3j:auto_generated.q[1]
q[2] <= cntr_m3j:auto_generated.q[2]
q[3] <= cntr_m3j:auto_generated.q[3]
q[4] <= cntr_m3j:auto_generated.q[4]
q[5] <= cntr_m3j:auto_generated.q[5]
q[6] <= cntr_m3j:auto_generated.q[6]
q[7] <= cntr_m3j:auto_generated.q[7]
q[8] <= cntr_m3j:auto_generated.q[8]
q[9] <= cntr_m3j:auto_generated.q[9]
q[10] <= cntr_m3j:auto_generated.q[10]
q[11] <= cntr_m3j:auto_generated.q[11]
q[12] <= cntr_m3j:auto_generated.q[12]
q[13] <= cntr_m3j:auto_generated.q[13]
q[14] <= cntr_m3j:auto_generated.q[14]
q[15] <= cntr_m3j:auto_generated.q[15]
q[16] <= cntr_m3j:auto_generated.q[16]
q[17] <= cntr_m3j:auto_generated.q[17]
q[18] <= cntr_m3j:auto_generated.q[18]
q[19] <= cntr_m3j:auto_generated.q[19]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control|lpm_counter:counter|cntr_m3j:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
clock => counter_cella16.CLK
clock => counter_cella17.CLK
clock => counter_cella18.CLK
clock => counter_cella19.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
cnt_en => counter_cella10.DATAB
cnt_en => counter_cella11.DATAB
cnt_en => counter_cella12.DATAB
cnt_en => counter_cella13.DATAB
cnt_en => counter_cella14.DATAB
cnt_en => counter_cella15.DATAB
cnt_en => counter_cella16.DATAB
cnt_en => counter_cella17.DATAB
cnt_en => counter_cella18.DATAB
cnt_en => counter_cella19.DATAB
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
q[16] <= counter_cella16.REGOUT
q[17] <= counter_cella17.REGOUT
q[18] <= counter_cella18.REGOUT
q[19] <= counter_cella19.REGOUT
sload => counter_cella0.IN1


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control|alt_pfl_glitch:nstatus_sync
clk => stage_two.CLK
clk => stage_one.CLK
data_in => always1.IN1
data_in => stage_one.DATAIN
data_out <= stage_two.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control|alt_pfl_glitch:condone_sync
clk => stage_two.CLK
clk => stage_one.CLK
data_in => always1.IN1
data_in => stage_one.DATAIN
data_out <= stage_two.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control|alt_pfl_glitch:enable_sync
clk => stage_two.CLK
clk => stage_one.CLK
data_in => always1.IN1
data_in => stage_one.DATAIN
data_out <= stage_two.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control|alt_pfl_glitch:nreconfigure_sync
clk => stage_two.CLK
clk => stage_one.CLK
data_in => always1.IN1
data_in => stage_one.DATAIN
data_out <= stage_two.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg3_control:alt_pfl_cfg3_control|alt_pfl_glitch:nconfig_sync
clk => stage_two.CLK
clk => stage_one.CLK
data_in => always1.IN1
data_in => stage_one.DATAIN
data_out <= stage_two.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga
clk => clk.IN3
nreset => nreset.IN1
flash_data[0] => flash_data[0].IN1
flash_data[1] => flash_data[1].IN1
flash_data[2] => flash_data[2].IN1
flash_data[3] => flash_data[3].IN1
flash_data[4] => flash_data[4].IN1
flash_data[5] => flash_data[5].IN1
flash_data[6] => flash_data[6].IN1
flash_data[7] => flash_data[7].IN1
flash_data_ready => flash_data_ready.IN1
flash_data_read <= alt_pfl_data:alt_pfl_data.data_in_read
flash_flags[0] => comb.IN1
flash_flags[0] => flags_compression.IN1
flash_flags[1] => ~NO_FANOUT~
flash_flags[2] => comb.IN0
flash_flags[2] => dclk_data_ratio[1].IN1
flash_flags[3] => comb.IN1
flash_flags[4] => ~NO_FANOUT~
flash_flags[5] => ~NO_FANOUT~
flash_flags[6] => ~NO_FANOUT~
flash_flags[7] => ~NO_FANOUT~
fpga_data[0] <= fpga_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
fpga_data[1] <= fpga_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
fpga_data[2] <= fpga_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
fpga_data[3] <= fpga_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
fpga_data[4] <= fpga_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
fpga_data[5] <= fpga_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
fpga_data[6] <= fpga_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
fpga_data[7] <= fpga_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
fpga_dclk <= dclk_wire.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga|alt_pfl_data:alt_pfl_data
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out_ready~reg0.CLK
data_request => data_out_ready~reg0.ACLR
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in_ready => comb.IN1
data_in_ready => data_out_ready.OUTPUTSELECT
data_in_ready => always1.IN0
data_in_read <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_ready <= data_out_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_read => comb.IN1
data_out_read => always1.IN1


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga|lpm_shiftreg:shiftreg
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga|lpm_counter:dclk_compression
clock => cntr_gdi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_gdi:auto_generated.sload
data[0] => cntr_gdi:auto_generated.data[0]
data[1] => cntr_gdi:auto_generated.data[1]
data[2] => cntr_gdi:auto_generated.data[2]
cin => ~NO_FANOUT~
q[0] <= cntr_gdi:auto_generated.q[0]
q[1] <= cntr_gdi:auto_generated.q[1]
q[2] <= cntr_gdi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|sys_cpld_top|pfl_fun:pfl_fun_conf_fpga|altera_parallel_flash_loader:parallel_flash_loader_0|altparallel_flash_loader:altparallel_flash_loader_component|alt_pfl:\PFL_CFI:pfl_cfi_inst|alt_pfl_cfg3:\CFG3:cfg|alt_pfl_cfg_fpga:alt_pfl_cfg_fpga|lpm_counter:dclk_compression|cntr_gdi:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
data[0] => counter_cella0.DATAC
data[1] => counter_cella1.DATAC
data[2] => counter_cella2.DATAC
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
sload => counter_cella0.SLOAD
sload => counter_cella1.SLOAD
sload => counter_cella2.SLOAD


|sys_cpld_top|flash_control_MM:cpld_flash_cont
fc_rd_req => state.OUTPUTSELECT
fc_rd_req => state.OUTPUTSELECT
clk => pfl_str_reg[0].CLK
clk => pfl_str_reg[1].CLK
clk => rd_done_reg.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => data[0].CLK
clk => data[0]~en.CLK
clk => data[1].CLK
clk => data[1]~en.CLK
clk => data[2].CLK
clk => data[2]~en.CLK
clk => data[3].CLK
clk => data[3]~en.CLK
clk => data[4].CLK
clk => data[4]~en.CLK
clk => data[5].CLK
clk => data[5]~en.CLK
clk => data[6].CLK
clk => data[6]~en.CLK
clk => data[7].CLK
clk => data[7]~en.CLK
clk => data[8].CLK
clk => data[8]~en.CLK
clk => data[9].CLK
clk => data[9]~en.CLK
clk => data[10].CLK
clk => data[10]~en.CLK
clk => data[11].CLK
clk => data[11]~en.CLK
clk => data[12].CLK
clk => data[12]~en.CLK
clk => data[13].CLK
clk => data[13]~en.CLK
clk => data[14].CLK
clk => data[14]~en.CLK
clk => data[15].CLK
clk => data[15]~en.CLK
clk => sig_we.CLK
clk => sig_we~en.CLK
clk => sig_oe.CLK
clk => sig_oe~en.CLK
clk => sig_ce.CLK
clk => sig_ce~en.CLK
clk => firm_N[10].CLK
clk => firm_N[10]~en.CLK
clk => firm_N[11].CLK
clk => firm_N[11]~en.CLK
clk => firm_N[12].CLK
clk => firm_N[12]~en.CLK
clk => firm_N[13].CLK
clk => firm_N[13]~en.CLK
clk => firm_N[14].CLK
clk => firm_N[14]~en.CLK
clk => firm_N[15].CLK
clk => firm_N[15]~en.CLK
clk => addr[1].CLK
clk => addr[1]~en.CLK
clk => addr[2].CLK
clk => addr[2]~en.CLK
clk => addr[3].CLK
clk => addr[3]~en.CLK
clk => addr[4].CLK
clk => addr[4]~en.CLK
clk => addr[5].CLK
clk => addr[5]~en.CLK
clk => addr[6].CLK
clk => addr[6]~en.CLK
clk => addr[7].CLK
clk => addr[7]~en.CLK
clk => addr[8].CLK
clk => addr[8]~en.CLK
clk => addr[9].CLK
clk => addr[9]~en.CLK
clk => addr[10].CLK
clk => addr[10]~en.CLK
clk => addr[11].CLK
clk => addr[11]~en.CLK
clk => addr[12].CLK
clk => addr[12]~en.CLK
clk => addr[13].CLK
clk => addr[13]~en.CLK
clk => addr[14].CLK
clk => addr[14]~en.CLK
clk => addr[15].CLK
clk => addr[15]~en.CLK
clk => addr[16].CLK
clk => addr[16]~en.CLK
clk => addr[17].CLK
clk => addr[17]~en.CLK
clk => addr[18].CLK
clk => addr[18]~en.CLK
clk => addr[19].CLK
clk => addr[19]~en.CLK
clk => addr[20].CLK
clk => addr[20]~en.CLK
clk => addr[21].CLK
clk => addr[21]~en.CLK
clk => addr[22].CLK
clk => addr[22]~en.CLK
clk => addr[23].CLK
clk => addr[23]~en.CLK
clk => addr[24].CLK
clk => addr[24]~en.CLK
clk => addr[25].CLK
clk => addr[25]~en.CLK
clk => state~3.DATAIN
fc_flash_cen <= sig_ce.DB_MAX_OUTPUT_PORT_TYPE
fc_flash_oen <= sig_oe.DB_MAX_OUTPUT_PORT_TYPE
fc_flash_wen <= sig_we.DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_d[0] <> fc_fsm_d[0]
fc_fsm_d[1] <> fc_fsm_d[1]
fc_fsm_d[2] <> fc_fsm_d[2]
fc_fsm_d[3] <> fc_fsm_d[3]
fc_fsm_d[4] <> fc_fsm_d[4]
fc_fsm_d[5] <> fc_fsm_d[5]
fc_fsm_d[6] <> fc_fsm_d[6]
fc_fsm_d[7] <> fc_fsm_d[7]
fc_fsm_d[8] <> fc_fsm_d[8]
fc_fsm_d[9] <> fc_fsm_d[9]
fc_fsm_d[10] <> fc_fsm_d[10]
fc_fsm_d[11] <> fc_fsm_d[11]
fc_fsm_d[12] <> fc_fsm_d[12]
fc_fsm_d[13] <> fc_fsm_d[13]
fc_fsm_d[14] <> fc_fsm_d[14]
fc_fsm_d[15] <> fc_fsm_d[15]
fc_fsm_a[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[13] <= addr[13].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[14] <= addr[14].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[15] <= addr[15].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[16] <= addr[16].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[17] <= addr[17].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[18] <= addr[18].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[19] <= addr[19].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[20] <= addr[20].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[21] <= addr[21].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[22] <= addr[22].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[23] <= addr[23].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[24] <= addr[24].DB_MAX_OUTPUT_PORT_TYPE
fc_fsm_a[25] <= addr[25].DB_MAX_OUTPUT_PORT_TYPE
rd_done <= rd_done_reg.DB_MAX_OUTPUT_PORT_TYPE
pfl_str[0] <= pfl_str_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pfl_str[1] <= pfl_str_reg[1].DB_MAX_OUTPUT_PORT_TYPE


