Running: E:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/labXilinxWork/lab2_2/lab2/task4T_isim_beh.exe -prj E:/labXilinxWork/lab2_2/lab2/task4T_beh.prj work.task4T 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/labXilinxWork/lab2_2/lab2/sum2.vhd" into library work
Parsing VHDL file "E:/labXilinxWork/lab2_2/lab2/sum1.vhd" into library work
Parsing VHDL file "E:/labXilinxWork/lab2_2/lab2/task4.vhd" into library work
Parsing VHDL file "E:/labXilinxWork/lab2_2/lab2/task4T.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity task4 [task4_default]
Compiling architecture behavioral of entity sum1 [sum1_default]
Compiling architecture behavioral of entity sum2 [sum2_default]
Compiling architecture struct of entity task4 [task4_default]
Compiling architecture behavior of entity task4t
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable E:/labXilinxWork/lab2_2/lab2/task4T_isim_beh.exe
Fuse Memory Usage: 29476 KB
Fuse CPU Usage: 328 ms
