{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711057202617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711057202617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 15:40:02 2024 " "Processing started: Thu Mar 21 15:40:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711057202617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711057202617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Tx_Rx -c UART_Tx_Rx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Tx_Rx -c UART_Tx_Rx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711057202617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711057202986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711057202986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_tb " "Found entity 1: UART_Tx_tb" {  } { { "src/UART_Tx_tb.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Tx_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Tx_Fsm " "Found entity 1: Uart_Tx_Fsm" {  } { { "src/Uart_Tx_Fsm.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Uart_Tx_Fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "src/UART_Tx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx_TB " "Found entity 1: UART_Rx_TB" {  } { { "src/UART_Rx_TB.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Rx_TB.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "src/UART_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_full_duplex.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_full_duplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Full_Duplex " "Found entity 1: UART_Full_Duplex" {  } { { "src/UART_Full_Duplex.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Full_Duplex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "src/Shift_Register_R_Param.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Shift_Register_R_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serializer " "Found entity 1: Serializer" {  } { { "src/Serializer.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Serializer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_param.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Param " "Found entity 1: Reg_Param" {  } { { "src/Reg_Param.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Reg_Param.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/heard_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/heard_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Heard_Bit " "Found entity 1: Heard_Bit" {  } { { "src/Heard_Bit.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Heard_Bit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "src/FSM_UART_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/FSM_UART_Rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ff_d_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ff_d_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_enable " "Found entity 1: FF_D_enable" {  } { { "src/FF_D_enable.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/FF_D_enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoderbindec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoderbindec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_bin_hex_7seg " "Found entity 1: decoder_bin_hex_7seg" {  } { { "src/DecoderBinDec7seg.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/DecoderBinDec7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_param_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_param_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param_Tx " "Found entity 1: Counter_Param_Tx" {  } { { "src/Counter_Param_Tx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Counter_Param_Tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "src/Counter_Param.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Counter_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bit_rate_pulse_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bit_rate_pulse_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse_Tx " "Found entity 1: Bit_Rate_Pulse_Tx" {  } { { "src/Bit_Rate_Pulse_Tx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Bit_Rate_Pulse_Tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "src/Bit_Rate_Pulse.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Rx " "Found entity 1: UART_Tx_Rx" {  } { { "src/UART_Tx_Rx.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Tx_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_TX_Reg_In UART_Tx_Reg_In UART_Register_Decode.v(4) " "Verilog HDL Declaration information at UART_Register_Decode.v(4): object \"UART_TX_Reg_In\" differs only in case from object \"UART_Tx_Reg_In\" in the same scope" {  } { { "src/UART_Register_Decode.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Register_Decode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711057210873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_register_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_register_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Register_Decode " "Found entity 1: UART_Register_Decode" {  } { { "src/UART_Register_Decode.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Register_Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Rx_TB " "Found entity 1: UART_Tx_Rx_TB" {  } { { "src/UART_Tx_Rx_TB.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Tx_Rx_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_register_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_register_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Register_Decoder " "Found entity 1: Rx_Register_Decoder" {  } { { "src/Rx_Register_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Rx_Register_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_register_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_register_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Register_Encoder " "Found entity 1: Tx_Register_Encoder" {  } { { "src/Tx_Register_Encoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Tx_Register_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_register_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_register_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Register_Decoder " "Found entity 1: Tx_Register_Decoder" {  } { { "src/Tx_Register_Decoder.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Tx_Register_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711057210881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711057210881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Tx_Rx " "Elaborating entity \"UART_Tx_Rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711057210915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Full_Duplex UART_Full_Duplex:UART " "Elaborating entity \"UART_Full_Duplex\" for hierarchy \"UART_Full_Duplex:UART\"" {  } { { "src/UART_Tx_Rx.v" "UART" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Tx_Rx.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\"" {  } { { "src/UART_Full_Duplex.v" "UART_Rx_i" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Full_Duplex.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Shift_Register_R_Param:shift_reg " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Shift_Register_R_Param:shift_reg\"" {  } { { "src/UART_Rx.v" "shift_reg" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Rx.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Reg_Param:rx_Data_reg " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Reg_Param:rx_Data_reg\"" {  } { { "src/UART_Rx.v" "rx_Data_reg" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Rx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_enable UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FF_D_enable:ff_par " "Elaborating entity \"FF_D_enable\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FF_D_enable:ff_par\"" {  } { { "src/UART_Rx.v" "ff_par" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Rx.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "src/UART_Rx.v" "BR_pulse" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Rx.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|FSM_UART_Rx:FSM_Rx\"" {  } { { "src/UART_Rx.v" "FSM_Rx" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Rx.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Counter_Param:Counter_bits\"" {  } { { "src/UART_Rx.v" "Counter_bits" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Rx.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Heard_Bit UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Heard_Bit:design_monitor " "Elaborating entity \"Heard_Bit\" for hierarchy \"UART_Full_Duplex:UART\|UART_Rx:UART_Rx_i\|Heard_Bit:design_monitor\"" {  } { { "src/UART_Rx.v" "design_monitor" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Rx.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i " "Elaborating entity \"UART_Tx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\"" {  } { { "src/UART_Full_Duplex.v" "UART_Tx_i" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Full_Duplex.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param_Tx UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Counter_Param_Tx:Counter_Param_Tx_i " "Elaborating entity \"Counter_Param_Tx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Counter_Param_Tx:Counter_Param_Tx_i\"" {  } { { "src/UART_Tx.v" "Counter_Param_Tx_i" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Tx.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse_Tx UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i " "Elaborating entity \"Bit_Rate_Pulse_Tx\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i\"" {  } { { "src/UART_Tx.v" "Bit_Rate_Pulse_Tx_i" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Tx.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Tx_Fsm UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Uart_Tx_Fsm:Uart_Tx_Fsm_i " "Elaborating entity \"Uart_Tx_Fsm\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Uart_Tx_Fsm:Uart_Tx_Fsm_i\"" {  } { { "src/UART_Tx.v" "Uart_Tx_Fsm_i" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Tx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serializer UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Serializer:Serializer_i " "Elaborating entity \"Serializer\" for hierarchy \"UART_Full_Duplex:UART\|UART_Tx:UART_Tx_i\|Serializer:Serializer_i\"" {  } { { "src/UART_Tx.v" "Serializer_i" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Tx.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Register_Decode UART_Register_Decode:UART_Reg " "Elaborating entity \"UART_Register_Decode\" for hierarchy \"UART_Register_Decode:UART_Reg\"" {  } { { "src/UART_Tx_Rx.v" "UART_Reg" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Tx_Rx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210929 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "UART_Register_Decode.v(89) " "Verilog HDL Case Statement information at UART_Register_Decode.v(89): all case item expressions in this case statement are onehot" {  } { { "src/UART_Register_Decode.v" "" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Register_Decode.v" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1711057210931 "|UART_Tx_Rx|UART_Register_Decode:UART_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_Register_Decoder UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder " "Elaborating entity \"Rx_Register_Decoder\" for hierarchy \"UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder\"" {  } { { "src/UART_Register_Decode.v" "Rx_Decoder" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Register_Decode.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder\|Reg_Param:UART_RX_Register " "Elaborating entity \"Reg_Param\" for hierarchy \"UART_Register_Decode:UART_Reg\|Rx_Register_Decoder:Rx_Decoder\|Reg_Param:UART_RX_Register\"" {  } { { "src/Rx_Register_Decoder.v" "UART_RX_Register" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/Rx_Register_Decoder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Register_Encoder UART_Register_Decode:UART_Reg\|Tx_Register_Encoder:Tx_Encoder " "Elaborating entity \"Tx_Register_Encoder\" for hierarchy \"UART_Register_Decode:UART_Reg\|Tx_Register_Encoder:Tx_Encoder\"" {  } { { "src/UART_Register_Decode.v" "Tx_Encoder" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Register_Decode.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Register_Decoder UART_Register_Decode:UART_Reg\|Tx_Register_Decoder:Tx_Decoder " "Elaborating entity \"Tx_Register_Decoder\" for hierarchy \"UART_Register_Decode:UART_Reg\|Tx_Register_Decoder:Tx_Decoder\"" {  } { { "src/UART_Register_Decode.v" "Tx_Decoder" { Text "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/src/UART_Register_Decode.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711057210945 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1711057211006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/output_files/UART_Tx_Rx.map.smsg " "Generated suppressed messages file C:/disenio_de_microprocesadores/Quartus/UART_Tx_Rx/output_files/UART_Tx_Rx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711057211034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711057211048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 15:40:11 2024 " "Processing ended: Thu Mar 21 15:40:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711057211048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711057211048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711057211048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711057211048 ""}
