#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55980e1c1120 .scope module, "clock_register_tb" "clock_register_tb" 2 35;
 .timescale -9 -9;
P_0x55980e169f70 .param/l "CLK_HALF_PERIOD" 1 2 136, +C4<00000000000000000000000000011001>;
P_0x55980e169fb0 .param/l "CLK_PERIOD" 1 2 38, +C4<00000000000000000000000000110010>;
P_0x55980e169ff0 .param/l "REFCLK_HALF_PERIOD" 1 2 142, +C4<00000000000000000000000000111000>;
P_0x55980e16a030 .param/l "REFCLK_PERIOD" 1 2 39, +C4<00000000000000000000000001110001>;
P_0x55980e16a070 .param/l "STARTUP_DELAY" 1 2 74, +C4<00000000000000000000000000000101>;
P_0x55980e16a0b0 .param/l "TIMEOUT_1s" 1 2 42, +C4<00000000000000000111010100110000>;
P_0x55980e16a0f0 .param/l "TIMEOUT_LONG" 1 2 41, +C4<00000000000000000011101010011000>;
P_0x55980e16a130 .param/l "TIMEOUT_SHORT" 1 2 40, +C4<00000000000000000000100111000100>;
v0x55980e1f18a0_0 .var "clk", 0 0;
v0x55980e1f1960_0 .net "clk_1hz_stb", 0 0, L_0x55980e1f2b40;  1 drivers
v0x55980e1f1a20_0 .net "clk_debounce_stb", 0 0, L_0x55980e1f3230;  1 drivers
v0x55980e1f1ac0_0 .net "clk_fast_set", 0 0, L_0x55980e1f35b0;  1 drivers
v0x55980e1f1b60_0 .net "clk_fast_set_stb", 0 0, L_0x55980e1f3010;  1 drivers
v0x55980e1f1ca0_0 .net "clk_hours", 4 0, v0x55980e1ed2d0_0;  1 drivers
v0x55980e1f1d40_0 .net "clk_minutes", 5 0, v0x55980e1ed3b0_0;  1 drivers
v0x55980e1f1de0_0 .net "clk_seconds", 5 0, v0x55980e1ed490_0;  1 drivers
v0x55980e1f1eb0_0 .net "clk_set_hours", 0 0, L_0x55980e1f3740;  1 drivers
v0x55980e1f1f50_0 .net "clk_set_minutes", 0 0, L_0x55980e1f3930;  1 drivers
v0x55980e1f2040_0 .net "clk_set_stb", 0 0, L_0x55980e1f3c70;  1 drivers
v0x55980e1f20e0_0 .net "clk_slow_set_stb", 0 0, L_0x55980e1f2d70;  1 drivers
v0x55980e1f21d0_0 .var "ena", 0 0;
v0x55980e1f2270_0 .var "i_fast_set", 0 0;
v0x55980e1f2310_0 .var "i_set_hours", 0 0;
v0x55980e1f23b0_0 .var "i_set_minutes", 0 0;
v0x55980e1f2480_0 .var "refclk", 0 0;
v0x55980e1f2660_0 .net "refclk_sync", 0 0, L_0x55980e1f28e0;  1 drivers
v0x55980e1f2700_0 .var "reset_n", 0 0;
v0x55980e1f27a0_0 .var "run_timeout_counter", 0 0;
v0x55980e1f2840_0 .var "timeout_counter", 15 0;
E_0x55980e19a8a0 .event posedge, v0x55980e1f0bf0_0;
L_0x55980e1f3c70 .functor MUXZ 1, L_0x55980e1f2d70, L_0x55980e1f3010, L_0x55980e1f35b0, C4<>;
S_0x55980e1c04a0 .scope module, "clk_gen_inst" "clk_gen" 2 164, 3 20 0, S_0x55980e1c1120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_reset_n";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_refclk";
    .port_info 3 /OUTPUT 1 "o_1hz_stb";
    .port_info 4 /OUTPUT 1 "o_slow_set_stb";
    .port_info 5 /OUTPUT 1 "o_fast_set_stb";
    .port_info 6 /OUTPUT 1 "o_debounce_stb";
v0x55980e1eafe0_0 .net "i_clk", 0 0, v0x55980e1f18a0_0;  1 drivers
v0x55980e1eb0a0_0 .net "i_refclk", 0 0, L_0x55980e1f28e0;  alias, 1 drivers
v0x55980e1eb160_0 .net "i_reset_n", 0 0, v0x55980e1f2700_0;  1 drivers
v0x55980e1eb200_0 .net "o_1hz_stb", 0 0, L_0x55980e1f2b40;  alias, 1 drivers
v0x55980e1eb2d0_0 .net "o_debounce_stb", 0 0, L_0x55980e1f3230;  alias, 1 drivers
v0x55980e1eb370_0 .net "o_fast_set_stb", 0 0, L_0x55980e1f3010;  alias, 1 drivers
v0x55980e1eb440_0 .net "o_slow_set_stb", 0 0, L_0x55980e1f2d70;  alias, 1 drivers
v0x55980e1eb510_0 .var "refclk_div", 14 0;
v0x55980e1eb5b0_0 .net "refclk_stb", 0 0, L_0x55980e1f2a10;  1 drivers
L_0x55980e1f2be0 .part v0x55980e1eb510_0, 14, 1;
L_0x55980e1f2e60 .part v0x55980e1eb510_0, 13, 1;
L_0x55980e1f30d0 .part v0x55980e1eb510_0, 11, 1;
L_0x55980e1f3360 .part v0x55980e1eb510_0, 3, 1;
S_0x55980e1bf940 .scope module, "stb_gen_1hz" "stb_gen" 3 65, 3 100 0, S_0x55980e1c04a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_reset_n";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_sig";
    .port_info 3 /OUTPUT 1 "o_sig_stb";
L_0x55980e1f2ad0 .functor NOT 1, v0x55980e1b47a0_0, C4<0>, C4<0>, C4<0>;
L_0x55980e1f2b40 .functor AND 1, L_0x55980e1f2be0, L_0x55980e1f2ad0, C4<1>, C4<1>;
v0x55980e1c2da0_0 .net *"_ivl_0", 0 0, L_0x55980e1f2ad0;  1 drivers
v0x55980e1c3ad0_0 .net "i_clk", 0 0, v0x55980e1f18a0_0;  alias, 1 drivers
v0x55980e1b6710_0 .net "i_reset_n", 0 0, v0x55980e1f2700_0;  alias, 1 drivers
v0x55980e1b3500_0 .net "i_sig", 0 0, L_0x55980e1f2be0;  1 drivers
v0x55980e1b12e0_0 .net "o_sig_stb", 0 0, L_0x55980e1f2b40;  alias, 1 drivers
v0x55980e1b47a0_0 .var "sig_hold", 0 0;
E_0x55980e19b770 .event posedge, v0x55980e1c3ad0_0;
S_0x55980e1e9400 .scope module, "stb_gen_debounce_clk" "stb_gen" 3 89, 3 100 0, S_0x55980e1c04a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_reset_n";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_sig";
    .port_info 3 /OUTPUT 1 "o_sig_stb";
L_0x55980e1f31c0 .functor NOT 1, v0x55980e1e9930_0, C4<0>, C4<0>, C4<0>;
L_0x55980e1f3230 .functor AND 1, L_0x55980e1f3360, L_0x55980e1f31c0, C4<1>, C4<1>;
v0x55980e1b5a40_0 .net *"_ivl_0", 0 0, L_0x55980e1f31c0;  1 drivers
v0x55980e1e9640_0 .net "i_clk", 0 0, v0x55980e1f18a0_0;  alias, 1 drivers
v0x55980e1e9700_0 .net "i_reset_n", 0 0, v0x55980e1f2700_0;  alias, 1 drivers
v0x55980e1e97a0_0 .net "i_sig", 0 0, L_0x55980e1f3360;  1 drivers
v0x55980e1e9840_0 .net "o_sig_stb", 0 0, L_0x55980e1f3230;  alias, 1 drivers
v0x55980e1e9930_0 .var "sig_hold", 0 0;
S_0x55980e1e9a30 .scope module, "stb_gen_fast_clk" "stb_gen" 3 81, 3 100 0, S_0x55980e1c04a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_reset_n";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_sig";
    .port_info 3 /OUTPUT 1 "o_sig_stb";
L_0x55980e1f2fa0 .functor NOT 1, v0x55980e1ea080_0, C4<0>, C4<0>, C4<0>;
L_0x55980e1f3010 .functor AND 1, L_0x55980e1f30d0, L_0x55980e1f2fa0, C4<1>, C4<1>;
v0x55980e1e9c10_0 .net *"_ivl_0", 0 0, L_0x55980e1f2fa0;  1 drivers
v0x55980e1e9cf0_0 .net "i_clk", 0 0, v0x55980e1f18a0_0;  alias, 1 drivers
v0x55980e1e9e00_0 .net "i_reset_n", 0 0, v0x55980e1f2700_0;  alias, 1 drivers
v0x55980e1e9ef0_0 .net "i_sig", 0 0, L_0x55980e1f30d0;  1 drivers
v0x55980e1e9f90_0 .net "o_sig_stb", 0 0, L_0x55980e1f3010;  alias, 1 drivers
v0x55980e1ea080_0 .var "sig_hold", 0 0;
S_0x55980e1ea1c0 .scope module, "stb_gen_refclk" "stb_gen" 3 44, 3 100 0, S_0x55980e1c04a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_reset_n";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_sig";
    .port_info 3 /OUTPUT 1 "o_sig_stb";
L_0x55980e1b58e0 .functor NOT 1, v0x55980e1ea790_0, C4<0>, C4<0>, C4<0>;
L_0x55980e1f2a10 .functor AND 1, L_0x55980e1f28e0, L_0x55980e1b58e0, C4<1>, C4<1>;
v0x55980e1ea3a0_0 .net *"_ivl_0", 0 0, L_0x55980e1b58e0;  1 drivers
v0x55980e1ea4a0_0 .net "i_clk", 0 0, v0x55980e1f18a0_0;  alias, 1 drivers
v0x55980e1ea560_0 .net "i_reset_n", 0 0, v0x55980e1f2700_0;  alias, 1 drivers
v0x55980e1ea600_0 .net "i_sig", 0 0, L_0x55980e1f28e0;  alias, 1 drivers
v0x55980e1ea6a0_0 .net "o_sig_stb", 0 0, L_0x55980e1f2a10;  alias, 1 drivers
v0x55980e1ea790_0 .var "sig_hold", 0 0;
S_0x55980e1ea8d0 .scope module, "stb_gen_slow_clk" "stb_gen" 3 73, 3 100 0, S_0x55980e1c04a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_reset_n";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_sig";
    .port_info 3 /OUTPUT 1 "o_sig_stb";
L_0x55980e1f2cd0 .functor NOT 1, v0x55980e1eaea0_0, C4<0>, C4<0>, C4<0>;
L_0x55980e1f2d70 .functor AND 1, L_0x55980e1f2e60, L_0x55980e1f2cd0, C4<1>, C4<1>;
v0x55980e1eab00_0 .net *"_ivl_0", 0 0, L_0x55980e1f2cd0;  1 drivers
v0x55980e1eac00_0 .net "i_clk", 0 0, v0x55980e1f18a0_0;  alias, 1 drivers
v0x55980e1eacc0_0 .net "i_reset_n", 0 0, v0x55980e1f2700_0;  alias, 1 drivers
v0x55980e1ead60_0 .net "i_sig", 0 0, L_0x55980e1f2e60;  1 drivers
v0x55980e1eae00_0 .net "o_sig_stb", 0 0, L_0x55980e1f2d70;  alias, 1 drivers
v0x55980e1eaea0_0 .var "sig_hold", 0 0;
S_0x55980e1eb730 .scope module, "clock_reg_inst" "clock_register" 2 195, 4 11 0, S_0x55980e1c1120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_reset_n";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_1hz_stb";
    .port_info 3 /INPUT 1 "i_set_stb";
    .port_info 4 /INPUT 1 "i_set_hours";
    .port_info 5 /INPUT 1 "i_set_minutes";
    .port_info 6 /OUTPUT 5 "o_hours";
    .port_info 7 /OUTPUT 6 "o_minutes";
    .port_info 8 /OUTPUT 6 "o_seconds";
P_0x55980e129ce0 .param/l "RESET_HOURS" 1 4 64, C4<00000>;
P_0x55980e129d20 .param/l "RESET_MINUTES" 1 4 65, C4<000000>;
P_0x55980e129d60 .param/l "RESET_SECONDS" 1 4 66, C4<000000>;
L_0x55980e1f3e80 .functor NOT 1, L_0x55980e1f3930, C4<0>, C4<0>, C4<0>;
L_0x55980e1f3f80 .functor AND 1, L_0x55980e1f3740, L_0x55980e1f3e80, C4<1>, C4<1>;
L_0x55980e1f4080 .functor NOT 1, L_0x55980e1f3740, C4<0>, C4<0>, C4<0>;
L_0x55980e1f40f0 .functor AND 1, L_0x55980e1f3930, L_0x55980e1f4080, C4<1>, C4<1>;
L_0x55980e1f41c0 .functor AND 1, L_0x55980e1f3740, L_0x55980e1f3930, C4<1>, C4<1>;
L_0x55980e1f4230 .functor OR 1, L_0x55980e1f3740, L_0x55980e1f3930, C4<0>, C4<0>;
L_0x55980e204520 .functor AND 1, L_0x55980e2043b0, L_0x55980e1f2b40, C4<1>, C4<1>;
L_0x55980e2048c0 .functor OR 1, L_0x55980e204520, L_0x55980e1f40f0, C4<0>, C4<0>;
L_0x55980e204a20 .functor AND 1, L_0x55980e204720, L_0x55980e2048c0, C4<1>, C4<1>;
L_0x55980e204e00 .functor OR 1, L_0x55980e204a20, L_0x55980e1f3f80, C4<0>, C4<0>;
L_0x55980e204f70 .functor AND 1, L_0x55980e204cc0, L_0x55980e204e00, C4<1>, C4<1>;
v0x55980e1ebb60_0 .net *"_ivl_0", 0 0, L_0x55980e1f3e80;  1 drivers
v0x55980e1ebc40_0 .net *"_ivl_12", 31 0, L_0x55980e1f42d0;  1 drivers
L_0x7ff97cd86018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55980e1ebd20_0 .net *"_ivl_15", 25 0, L_0x7ff97cd86018;  1 drivers
L_0x7ff97cd86060 .functor BUFT 1, C4<00000000000000000000000000111011>, C4<0>, C4<0>, C4<0>;
v0x55980e1ebe10_0 .net/2u *"_ivl_16", 31 0, L_0x7ff97cd86060;  1 drivers
v0x55980e1ebef0_0 .net *"_ivl_18", 0 0, L_0x55980e2043b0;  1 drivers
v0x55980e1ec000_0 .net *"_ivl_22", 31 0, L_0x55980e2045e0;  1 drivers
L_0x7ff97cd860a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55980e1ec0e0_0 .net *"_ivl_25", 25 0, L_0x7ff97cd860a8;  1 drivers
L_0x7ff97cd860f0 .functor BUFT 1, C4<00000000000000000000000000111011>, C4<0>, C4<0>, C4<0>;
v0x55980e1ec1c0_0 .net/2u *"_ivl_26", 31 0, L_0x7ff97cd860f0;  1 drivers
v0x55980e1ec2a0_0 .net *"_ivl_28", 0 0, L_0x55980e204720;  1 drivers
v0x55980e1ec3f0_0 .net *"_ivl_31", 0 0, L_0x55980e2048c0;  1 drivers
v0x55980e1ec4b0_0 .net *"_ivl_34", 31 0, L_0x55980e204b30;  1 drivers
L_0x7ff97cd86138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55980e1ec590_0 .net *"_ivl_37", 26 0, L_0x7ff97cd86138;  1 drivers
L_0x7ff97cd86180 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v0x55980e1ec670_0 .net/2u *"_ivl_38", 31 0, L_0x7ff97cd86180;  1 drivers
v0x55980e1ec750_0 .net *"_ivl_4", 0 0, L_0x55980e1f4080;  1 drivers
v0x55980e1ec830_0 .net *"_ivl_40", 0 0, L_0x55980e204cc0;  1 drivers
v0x55980e1ec8f0_0 .net *"_ivl_43", 0 0, L_0x55980e204e00;  1 drivers
L_0x7ff97cd861c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55980e1ec9b0_0 .net/2u *"_ivl_46", 0 0, L_0x7ff97cd861c8;  1 drivers
v0x55980e1eca90_0 .net *"_ivl_48", 0 0, L_0x55980e205030;  1 drivers
L_0x7ff97cd86210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55980e1ecb70_0 .net/2u *"_ivl_52", 0 0, L_0x7ff97cd86210;  1 drivers
v0x55980e1ecc50_0 .net *"_ivl_54", 0 0, L_0x55980e2052b0;  1 drivers
v0x55980e1ecd30_0 .net "hours_stb", 0 0, L_0x55980e205120;  1 drivers
v0x55980e1ecdf0_0 .net "i_1hz_stb", 0 0, L_0x55980e1f2b40;  alias, 1 drivers
v0x55980e1ece90_0 .net "i_clk", 0 0, v0x55980e1f18a0_0;  alias, 1 drivers
v0x55980e1ecf30_0 .net "i_reset_n", 0 0, v0x55980e1f2700_0;  alias, 1 drivers
v0x55980e1ecfd0_0 .net "i_set_hours", 0 0, L_0x55980e1f3740;  alias, 1 drivers
v0x55980e1ed090_0 .net "i_set_minutes", 0 0, L_0x55980e1f3930;  alias, 1 drivers
v0x55980e1ed150_0 .net "i_set_stb", 0 0, L_0x55980e1f3c70;  alias, 1 drivers
v0x55980e1ed210_0 .net "minutes_stb", 0 0, L_0x55980e205430;  1 drivers
v0x55980e1ed2d0_0 .var "o_hours", 4 0;
v0x55980e1ed3b0_0 .var "o_minutes", 5 0;
v0x55980e1ed490_0 .var "o_seconds", 5 0;
v0x55980e1ed570_0 .net "ovf_hours", 0 0, L_0x55980e204f70;  1 drivers
v0x55980e1ed630_0 .net "ovf_minutes", 0 0, L_0x55980e204a20;  1 drivers
v0x55980e1ed900_0 .net "ovf_seconds", 0 0, L_0x55980e204520;  1 drivers
v0x55980e1ed9c0_0 .net "reset_seconds", 0 0, L_0x55980e1f41c0;  1 drivers
v0x55980e1eda80_0 .net "set_hours", 0 0, L_0x55980e1f3f80;  1 drivers
v0x55980e1edb40_0 .net "set_minutes", 0 0, L_0x55980e1f40f0;  1 drivers
v0x55980e1edc00_0 .net "timeset_mode", 0 0, L_0x55980e1f4230;  1 drivers
L_0x55980e1f42d0 .concat [ 6 26 0 0], v0x55980e1ed490_0, L_0x7ff97cd86018;
L_0x55980e2043b0 .cmp/ge 32, L_0x55980e1f42d0, L_0x7ff97cd86060;
L_0x55980e2045e0 .concat [ 6 26 0 0], v0x55980e1ed3b0_0, L_0x7ff97cd860a8;
L_0x55980e204720 .cmp/ge 32, L_0x55980e2045e0, L_0x7ff97cd860f0;
L_0x55980e204b30 .concat [ 5 27 0 0], v0x55980e1ed2d0_0, L_0x7ff97cd86138;
L_0x55980e204cc0 .cmp/ge 32, L_0x55980e204b30, L_0x7ff97cd86180;
L_0x55980e205030 .functor MUXZ 1, L_0x7ff97cd861c8, L_0x55980e1f3c70, L_0x55980e1f3f80, C4<>;
L_0x55980e205120 .functor MUXZ 1, L_0x55980e204a20, L_0x55980e205030, L_0x55980e1f4230, C4<>;
L_0x55980e2052b0 .functor MUXZ 1, L_0x7ff97cd86210, L_0x55980e1f3c70, L_0x55980e1f40f0, C4<>;
L_0x55980e205430 .functor MUXZ 1, L_0x55980e204520, L_0x55980e2052b0, L_0x55980e1f4230, C4<>;
S_0x55980e1ede30 .scope task, "clock_reset_seconds" "clock_reset_seconds" 2 314, 2 314 0, S_0x55980e1c1120;
 .timescale -9 -9;
v0x55980e1ee1a0_0 .var/i "timeout", 31 0;
TD_clock_register_tb.clock_reset_seconds ;
    %fork t_1, S_0x55980e1edfc0;
    %jmp t_0;
    .scope S_0x55980e1edfc0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55980e1f2310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55980e1f23b0_0, 0, 1;
    %fork TD_clock_register_tb.reset_timeout_counter, S_0x55980e1f10c0;
    %join;
T_0.0 ;
    %load/vec4 v0x55980e1f1de0_0;
    %cmpi/ne 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1ee1a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x55980e19b770;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1ee1a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 331 "$display", "ASSERTION FAILED in %m\012Timeout:" {0 0 0};
    %vpi_call 2 332 "$display", "\011specified max count: %d\012\011actual count: %d", v0x55980e1ee1a0_0, v0x55980e1f2840_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_0.3 ;
    %load/vec4 v0x55980e1f1de0_0;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_0.5, 6;
    %vpi_call 2 334 "$display", "ASSERTION FAILED in %m:\012Equality" {0 0 0};
    %vpi_call 2 335 "$display", "\011%d (expected) != %d (actual)", 5'b00000, v0x55980e1f1de0_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_0.5 ;
    %wait E_0x55980e19b770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f2310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f23b0_0, 0, 1;
    %end;
    .scope S_0x55980e1ede30;
t_0 %join;
    %end;
S_0x55980e1edfc0 .scope begin, "my_reset_seconds" "my_reset_seconds" 2 317, 2 317 0, S_0x55980e1ede30;
 .timescale -9 -9;
S_0x55980e1ee2a0 .scope task, "clock_set_hours" "clock_set_hours" 2 214, 2 214 0, S_0x55980e1c1120;
 .timescale -9 -9;
v0x55980e1ee7c0_0 .var "hours_settime", 4 0;
v0x55980e1ee8c0_0 .var/i "timeout", 31 0;
TD_clock_register_tb.clock_set_hours ;
    %fork t_3, S_0x55980e1ee480;
    %jmp t_2;
    .scope S_0x55980e1ee480;
t_3 ;
    %wait E_0x55980e19b770;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55980e1f2310_0, 0, 1;
    %fork TD_clock_register_tb.reset_timeout_counter, S_0x55980e1f10c0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55980e1ee6c0_0, 0, 32;
T_1.7 ;
    %load/vec4 v0x55980e1f1ca0_0;
    %load/vec4 v0x55980e1ee7c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_1.10, 4;
    %load/vec4 v0x55980e1ee6c0_0;
    %cmpi/s 30, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1ee8c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz T_1.8, 8;
    %wait E_0x55980e19b3e0;
    %vpi_call 2 236 "$display", "Current Set Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %fork TD_clock_register_tb.reset_timeout_counter, S_0x55980e1f10c0;
    %join;
    %load/vec4 v0x55980e1ee6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55980e1ee6c0_0, 0, 32;
    %jmp T_1.7;
T_1.8 ;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1ee8c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %vpi_call 2 252 "$display", "ASSERTION FAILED in %m\012Timeout:" {0 0 0};
    %vpi_call 2 253 "$display", "\011specified max count: %d\012\011actual count: %d", v0x55980e1ee8c0_0, v0x55980e1f2840_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_1.11 ;
    %load/vec4 v0x55980e1ee6c0_0;
    %cmpi/s 30, 0, 32;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %vpi_call 2 255 "$display", "ASSERTION FAILED in %m:\012Condition:" {0 0 0};
    %vpi_call 2 256 "$display", "\012\011expected: %d\012\011actual: %d", 32'sb00000000000000000000000000011110, v0x55980e1ee6c0_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_1.13 ;
    %load/vec4 v0x55980e1f1ca0_0;
    %load/vec4 v0x55980e1ee7c0_0;
    %cmp/ne;
    %jmp/0xz  T_1.15, 6;
    %vpi_call 2 258 "$display", "ASSERTION FAILED in %m:\012Equality" {0 0 0};
    %vpi_call 2 259 "$display", "\011%d (expected) != %d (actual)", v0x55980e1ee7c0_0, v0x55980e1f1ca0_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_1.15 ;
    %wait E_0x55980e19b770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f2310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f27a0_0, 0, 1;
    %end;
    .scope S_0x55980e1ee2a0;
t_2 %join;
    %end;
S_0x55980e1ee480 .scope begin, "my_hours_set" "my_hours_set" 2 218, 2 218 0, S_0x55980e1ee2a0;
 .timescale -9 -9;
v0x55980e1ee6c0_0 .var/i "update_count", 31 0;
E_0x55980e19b3e0 .event posedge, v0x55980e1ed150_0;
S_0x55980e1ee9a0 .scope task, "clock_set_minutes" "clock_set_minutes" 2 264, 2 264 0, S_0x55980e1c1120;
 .timescale -9 -9;
v0x55980e1eeed0_0 .var "minutes_settime", 5 0;
v0x55980e1eefd0_0 .var/i "timeout", 31 0;
TD_clock_register_tb.clock_set_minutes ;
    %fork t_5, S_0x55980e1eebd0;
    %jmp t_4;
    .scope S_0x55980e1eebd0;
t_5 ;
    %wait E_0x55980e19b770;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55980e1f23b0_0, 0, 1;
    %fork TD_clock_register_tb.reset_timeout_counter, S_0x55980e1f10c0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55980e1eedd0_0, 0, 32;
T_2.17 ;
    %load/vec4 v0x55980e1f1d40_0;
    %load/vec4 v0x55980e1eeed0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.20, 4;
    %load/vec4 v0x55980e1eedd0_0;
    %cmpi/s 70, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1eefd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz T_2.18, 8;
    %wait E_0x55980e19b3e0;
    %vpi_call 2 286 "$display", "Current Set Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %fork TD_clock_register_tb.reset_timeout_counter, S_0x55980e1f10c0;
    %join;
    %load/vec4 v0x55980e1eedd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55980e1eedd0_0, 0, 32;
    %jmp T_2.17;
T_2.18 ;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1eefd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %vpi_call 2 302 "$display", "ASSERTION FAILED in %m\012Timeout:" {0 0 0};
    %vpi_call 2 303 "$display", "\011specified max count: %d\012\011actual count: %d", v0x55980e1eefd0_0, v0x55980e1f2840_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_2.21 ;
    %load/vec4 v0x55980e1eedd0_0;
    %cmpi/s 70, 0, 32;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %vpi_call 2 305 "$display", "ASSERTION FAILED in %m:\012Condition:" {0 0 0};
    %vpi_call 2 306 "$display", "\012\011expected: %d\012\011actual: %d", 32'sb00000000000000000000000001000110, v0x55980e1eedd0_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_2.23 ;
    %load/vec4 v0x55980e1f1d40_0;
    %load/vec4 v0x55980e1eeed0_0;
    %cmp/ne;
    %jmp/0xz  T_2.25, 6;
    %vpi_call 2 308 "$display", "ASSERTION FAILED in %m:\012Equality" {0 0 0};
    %vpi_call 2 309 "$display", "\011%d (expected) != %d (actual)", v0x55980e1eeed0_0, v0x55980e1f1d40_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_2.25 ;
    %wait E_0x55980e19b770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f23b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f27a0_0, 0, 1;
    %end;
    .scope S_0x55980e1ee9a0;
t_4 %join;
    %end;
S_0x55980e1eebd0 .scope begin, "my_minutes_set" "my_minutes_set" 2 268, 2 268 0, S_0x55980e1ee9a0;
 .timescale -9 -9;
v0x55980e1eedd0_0 .var/i "update_count", 31 0;
S_0x55980e1ef0b0 .scope task, "close" "close" 2 411, 2 411 0, S_0x55980e1c1120;
 .timescale -9 -9;
TD_clock_register_tb.close ;
    %vpi_call 2 413 "$display", "Closing" {0 0 0};
    %pushi/vec4 10, 0, 32;
T_3.27 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.28, 5;
    %jmp/1 T_3.28, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55980e19b770;
    %jmp T_3.27;
T_3.28 ;
    %pop/vec4 1;
    %vpi_call 2 415 "$finish" {0 0 0};
    %end;
S_0x55980e1ef290 .scope task, "init" "init" 2 400, 2 400 0, S_0x55980e1c1120;
 .timescale -9 -9;
TD_clock_register_tb.init ;
    %vpi_call 2 402 "$display", "Simulation Start" {0 0 0};
    %vpi_call 2 403 "$display", "Reset" {0 0 0};
    %pushi/vec4 2, 0, 32;
T_4.29 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.30, 5;
    %jmp/1 T_4.30, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55980e19b770;
    %jmp T_4.29;
T_4.30 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55980e1f2700_0, 0, 1;
    %vpi_call 2 407 "$display", "Run" {0 0 0};
    %end;
S_0x55980e1ef470 .scope module, "input_debounce" "button_debounce" 2 178, 5 16 0, S_0x55980e1c1120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_reset_n";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_debounce_stb";
    .port_info 3 /INPUT 1 "i_fast_set";
    .port_info 4 /INPUT 1 "i_set_hours";
    .port_info 5 /INPUT 1 "i_set_minutes";
    .port_info 6 /INPUT 1 "i_12h_mode";
    .port_info 7 /OUTPUT 1 "o_fast_set_db";
    .port_info 8 /OUTPUT 1 "o_set_hours_db";
    .port_info 9 /OUTPUT 1 "o_set_minutes_db";
    .port_info 10 /OUTPUT 1 "o_12h_mode_db";
P_0x55980e1ec340 .param/l "NUM_SAMPLES" 0 5 37, +C4<00000000000000000000000000000101>;
P_0x55980e1ec380 .param/l "RESET_VAL" 1 5 54, C4<000000>;
v0x55980e1ef7c0_0 .net *"_ivl_1", 4 0, L_0x55980e1f3510;  1 drivers
v0x55980e1ef8a0_0 .net *"_ivl_13", 4 0, L_0x55980e1f3a60;  1 drivers
v0x55980e1ef980_0 .net *"_ivl_5", 4 0, L_0x55980e1f36a0;  1 drivers
v0x55980e1efa40_0 .net *"_ivl_9", 4 0, L_0x55980e1f3860;  1 drivers
v0x55980e1efb20_0 .var "en_12h_mode_reg", 5 0;
v0x55980e1efc50_0 .var "fast_set_reg", 5 0;
o0x7ff97cdd0428 .functor BUFZ 1, C4<z>; HiZ drive
v0x55980e1efd30_0 .net "i_12h_mode", 0 0, o0x7ff97cdd0428;  0 drivers
v0x55980e1efdf0_0 .net "i_clk", 0 0, v0x55980e1f18a0_0;  alias, 1 drivers
v0x55980e1efe90_0 .net "i_debounce_stb", 0 0, L_0x55980e1f3230;  alias, 1 drivers
v0x55980e1eff30_0 .net "i_fast_set", 0 0, v0x55980e1f2270_0;  1 drivers
v0x55980e1efff0_0 .net "i_reset_n", 0 0, v0x55980e1f2700_0;  alias, 1 drivers
v0x55980e1f0090_0 .net "i_set_hours", 0 0, v0x55980e1f2310_0;  1 drivers
v0x55980e1f0150_0 .net "i_set_minutes", 0 0, v0x55980e1f23b0_0;  1 drivers
v0x55980e1f0210_0 .net "o_12h_mode_db", 0 0, L_0x55980e1f3b00;  1 drivers
v0x55980e1f02d0_0 .net "o_fast_set_db", 0 0, L_0x55980e1f35b0;  alias, 1 drivers
v0x55980e1f0390_0 .net "o_set_hours_db", 0 0, L_0x55980e1f3740;  alias, 1 drivers
v0x55980e1f0430_0 .net "o_set_minutes_db", 0 0, L_0x55980e1f3930;  alias, 1 drivers
v0x55980e1f04d0_0 .var "set_hours_reg", 5 0;
v0x55980e1f0570_0 .var "set_minutes_reg", 5 0;
L_0x55980e1f3510 .part v0x55980e1efc50_0, 0, 5;
L_0x55980e1f35b0 .reduce/and L_0x55980e1f3510;
L_0x55980e1f36a0 .part v0x55980e1f04d0_0, 0, 5;
L_0x55980e1f3740 .reduce/and L_0x55980e1f36a0;
L_0x55980e1f3860 .part v0x55980e1f0570_0, 0, 5;
L_0x55980e1f3930 .reduce/and L_0x55980e1f3860;
L_0x55980e1f3a60 .part v0x55980e1efb20_0, 0, 5;
L_0x55980e1f3b00 .reduce/and L_0x55980e1f3a60;
S_0x55980e1f0810 .scope module, "refclk_sync_inst" "refclk_sync" 2 157, 6 11 0, S_0x55980e1c1120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_reset_n";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_refclk";
    .port_info 3 /OUTPUT 1 "o_refclk_sync";
v0x55980e1f0a20_0 .net "i_clk", 0 0, v0x55980e1f18a0_0;  alias, 1 drivers
v0x55980e1f0bf0_0 .net "i_refclk", 0 0, v0x55980e1f2480_0;  1 drivers
v0x55980e1f0cb0_0 .net "i_reset_n", 0 0, v0x55980e1f2700_0;  alias, 1 drivers
v0x55980e1f0e90_0 .net "o_refclk_sync", 0 0, L_0x55980e1f28e0;  alias, 1 drivers
v0x55980e1f0f30_0 .var "refclk_sync_reg", 1 0;
L_0x55980e1f28e0 .part v0x55980e1f0f30_0, 1, 1;
S_0x55980e1f10c0 .scope task, "reset_timeout_counter" "reset_timeout_counter" 2 390, 2 390 0, S_0x55980e1c1120;
 .timescale -9 -9;
TD_clock_register_tb.reset_timeout_counter ;
    %wait E_0x55980e19b770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f27a0_0, 0, 1;
    %wait E_0x55980e19b770;
    %wait E_0x55980e19b770;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55980e1f27a0_0, 0, 1;
    %end;
S_0x55980e1f12a0 .scope task, "test_1hz_stb" "test_1hz_stb" 2 376, 2 376 0, S_0x55980e1c1120;
 .timescale -9 -9;
v0x55980e1f1480_0 .var/i "timeout", 31 0;
TD_clock_register_tb.test_1hz_stb ;
    %fork TD_clock_register_tb.reset_timeout_counter, S_0x55980e1f10c0;
    %join;
T_6.31 ;
    %load/vec4 v0x55980e1f1960_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.33, 9;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1f1480_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.33;
    %flag_set/vec4 8;
    %jmp/0xz T_6.32, 8;
    %wait E_0x55980e19b770;
    %jmp T_6.31;
T_6.32 ;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1f1480_0;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.34, 8;
    %vpi_call 2 387 "$display", "ASSERTION FAILED in %m\012Timeout:" {0 0 0};
    %vpi_call 2 388 "$display", "\011specified max count: %d\012\011actual count: %d", v0x55980e1f1480_0, v0x55980e1f2840_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_6.34 ;
    %load/vec4 v0x55980e1f1960_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_6.36, 6;
    %vpi_call 2 388 "$display", "ASSERTION FAILED in %m:\012Equality" {0 0 0};
    %vpi_call 2 389 "$display", "\011%d (expected) != %d (actual)", 1'b1, v0x55980e1f1960_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_6.36 ;
    %end;
S_0x55980e1f1580 .scope task, "wait_1minute" "wait_1minute" 2 340, 2 340 0, S_0x55980e1c1120;
 .timescale -9 -9;
v0x55980e1f17a0_0 .var/i "timeout", 31 0;
E_0x55980e1d0330 .event posedge, v0x55980e1b12e0_0;
TD_clock_register_tb.wait_1minute ;
    %fork TD_clock_register_tb.reset_timeout_counter, S_0x55980e1f10c0;
    %join;
T_7.38 ;
    %load/vec4 v0x55980e1f1de0_0;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_7.40, 4;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1f17a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_7.40;
    %flag_set/vec4 8;
    %jmp/0xz T_7.39, 8;
    %wait E_0x55980e1d0330;
    %fork TD_clock_register_tb.reset_timeout_counter, S_0x55980e1f10c0;
    %join;
    %jmp T_7.38;
T_7.39 ;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1f17a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.41, 8;
    %vpi_call 2 355 "$display", "ASSERTION FAILED in %m\012Timeout:" {0 0 0};
    %vpi_call 2 356 "$display", "\011specified max count: %d\012\011actual count: %d", v0x55980e1f17a0_0, v0x55980e1f2840_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_7.41 ;
    %vpi_call 2 354 "$display", "Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %fork TD_clock_register_tb.reset_timeout_counter, S_0x55980e1f10c0;
    %join;
T_7.43 ;
    %load/vec4 v0x55980e1f1de0_0;
    %cmpi/ne 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_7.45, 4;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1f17a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_7.45;
    %flag_set/vec4 8;
    %jmp/0xz T_7.44, 8;
    %wait E_0x55980e1d0330;
    %vpi_call 2 365 "$display", "Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %fork TD_clock_register_tb.reset_timeout_counter, S_0x55980e1f10c0;
    %join;
    %jmp T_7.43;
T_7.44 ;
    %load/vec4 v0x55980e1f2840_0;
    %pad/u 32;
    %load/vec4 v0x55980e1f17a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %vpi_call 2 374 "$display", "ASSERTION FAILED in %m\012Timeout:" {0 0 0};
    %vpi_call 2 375 "$display", "\011specified max count: %d\012\011actual count: %d", v0x55980e1f17a0_0, v0x55980e1f2840_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_7.46 ;
    %end;
    .scope S_0x55980e1f0810;
T_8 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1f0f30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55980e1f0bf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55980e1f0f30_0, 0;
    %load/vec4 v0x55980e1f0cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55980e1f0f30_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55980e1ea1c0;
T_9 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1ea600_0;
    %assign/vec4 v0x55980e1ea790_0, 0;
    %load/vec4 v0x55980e1ea560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55980e1ea790_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55980e1bf940;
T_10 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1b3500_0;
    %assign/vec4 v0x55980e1b47a0_0, 0;
    %load/vec4 v0x55980e1b6710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55980e1b47a0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55980e1ea8d0;
T_11 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1ead60_0;
    %assign/vec4 v0x55980e1eaea0_0, 0;
    %load/vec4 v0x55980e1eacc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55980e1eaea0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55980e1e9a30;
T_12 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1e9ef0_0;
    %assign/vec4 v0x55980e1ea080_0, 0;
    %load/vec4 v0x55980e1e9e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55980e1ea080_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55980e1e9400;
T_13 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1e97a0_0;
    %assign/vec4 v0x55980e1e9930_0, 0;
    %load/vec4 v0x55980e1e9700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55980e1e9930_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55980e1c04a0;
T_14 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1eb5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55980e1eb510_0;
    %addi 1, 0, 15;
    %assign/vec4 v0x55980e1eb510_0, 0;
T_14.0 ;
    %load/vec4 v0x55980e1eb160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x55980e1eb510_0, 0;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55980e1ef470;
T_15 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1efe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55980e1eff30_0;
    %load/vec4 v0x55980e1efc50_0;
    %parti/s 5, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55980e1efc50_0, 0;
    %load/vec4 v0x55980e1f0090_0;
    %load/vec4 v0x55980e1f04d0_0;
    %parti/s 5, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55980e1f04d0_0, 0;
    %load/vec4 v0x55980e1f0150_0;
    %load/vec4 v0x55980e1f0570_0;
    %parti/s 5, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55980e1f0570_0, 0;
    %load/vec4 v0x55980e1efd30_0;
    %load/vec4 v0x55980e1efb20_0;
    %parti/s 5, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55980e1efb20_0, 0;
T_15.0 ;
    %load/vec4 v0x55980e1efff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55980e1efc50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55980e1f04d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55980e1f0570_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55980e1efb20_0, 0;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55980e1eb730;
T_16 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1ecd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55980e1ed570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55980e1ed2d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55980e1ed2d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55980e1ed2d0_0, 0;
T_16.3 ;
T_16.0 ;
    %load/vec4 v0x55980e1ed2d0_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.4, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55980e1ed2d0_0, 0;
T_16.4 ;
    %load/vec4 v0x55980e1ecf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55980e1ed2d0_0, 0;
T_16.6 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55980e1eb730;
T_17 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1ed210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55980e1ed630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55980e1ed3b0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55980e1ed3b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55980e1ed3b0_0, 0;
T_17.3 ;
T_17.0 ;
    %load/vec4 v0x55980e1ed3b0_0;
    %pad/u 32;
    %cmpi/u 59, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.4, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55980e1ed3b0_0, 0;
T_17.4 ;
    %load/vec4 v0x55980e1ecf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55980e1ed3b0_0, 0;
T_17.6 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55980e1eb730;
T_18 ;
    %wait E_0x55980e19b770;
    %load/vec4 v0x55980e1ecdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55980e1ed900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55980e1ed490_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55980e1ed490_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55980e1ed490_0, 0;
T_18.3 ;
T_18.0 ;
    %load/vec4 v0x55980e1ed490_0;
    %pad/u 32;
    %cmpi/u 59, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55980e1ed490_0, 0;
T_18.4 ;
    %load/vec4 v0x55980e1ecf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_18.8, 8;
    %load/vec4 v0x55980e1ed9c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55980e1ed490_0, 0;
T_18.6 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55980e1c1120;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55980e1f2840_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55980e1f21d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f2700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f2480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f2270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f2310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55980e1f23b0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x55980e1c1120;
T_20 ;
    %vpi_call 2 76 "$dumpfile", "clock_register_tb.fst" {0 0 0};
    %vpi_call 2 77 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55980e1c1120 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 80 "$display", "Test Clock Register" {0 0 0};
    %fork TD_clock_register_tb.init, S_0x55980e1ef290;
    %join;
    %pushi/vec4 30000, 0, 32;
    %store/vec4 v0x55980e1f1480_0, 0, 32;
    %fork TD_clock_register_tb.test_1hz_stb, S_0x55980e1f12a0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55980e1f2270_0, 0, 1;
    %vpi_call 2 87 "$display", "Minutes Rollover Test" {0 0 0};
    %vpi_call 2 89 "$display", "Clock Set Hours" {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55980e1ee7c0_0, 0, 5;
    %pushi/vec4 2500, 0, 32;
    %store/vec4 v0x55980e1ee8c0_0, 0, 32;
    %fork TD_clock_register_tb.clock_set_hours, S_0x55980e1ee2a0;
    %join;
    %vpi_call 2 91 "$display", "Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %vpi_call 2 93 "$display", "Clock Set Minutes" {0 0 0};
    %pushi/vec4 59, 0, 6;
    %store/vec4 v0x55980e1eeed0_0, 0, 6;
    %pushi/vec4 2500, 0, 32;
    %store/vec4 v0x55980e1eefd0_0, 0, 32;
    %fork TD_clock_register_tb.clock_set_minutes, S_0x55980e1ee9a0;
    %join;
    %vpi_call 2 95 "$display", "Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %vpi_call 2 97 "$display", "Clock Reset Seconds" {0 0 0};
    %pushi/vec4 2500, 0, 32;
    %store/vec4 v0x55980e1ee1a0_0, 0, 32;
    %fork TD_clock_register_tb.clock_reset_seconds, S_0x55980e1ede30;
    %join;
    %vpi_call 2 99 "$display", "Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %vpi_call 2 101 "$display", "Wait 1 Minute" {0 0 0};
    %pushi/vec4 30000, 0, 32;
    %store/vec4 v0x55980e1f17a0_0, 0, 32;
    %fork TD_clock_register_tb.wait_1minute, S_0x55980e1f1580;
    %join;
    %vpi_call 2 104 "$display", "Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %load/vec4 v0x55980e1f1ca0_0;
    %cmpi/ne 11, 0, 5;
    %jmp/0xz  T_20.0, 6;
    %vpi_call 2 107 "$display", "ASSERTION FAILED in %m:\012Equality" {0 0 0};
    %vpi_call 2 108 "$display", "\011%d (expected) != %d (actual)", 5'b01011, v0x55980e1f1ca0_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_20.0 ;
    %load/vec4 v0x55980e1f1d40_0;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_20.2, 6;
    %vpi_call 2 108 "$display", "ASSERTION FAILED in %m:\012Equality" {0 0 0};
    %vpi_call 2 109 "$display", "\011%d (expected) != %d (actual)", 6'b000000, v0x55980e1f1d40_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_20.2 ;
    %load/vec4 v0x55980e1f1de0_0;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_20.4, 6;
    %vpi_call 2 109 "$display", "ASSERTION FAILED in %m:\012Equality" {0 0 0};
    %vpi_call 2 110 "$display", "\011%d (expected) != %d (actual)", 6'b000000, v0x55980e1f1de0_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_20.4 ;
    %vpi_call 2 110 "$display", "Hours Rollover Test" {0 0 0};
    %vpi_call 2 111 "$display", "Clock Set Hours" {0 0 0};
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55980e1ee7c0_0, 0, 5;
    %pushi/vec4 15000, 0, 32;
    %store/vec4 v0x55980e1ee8c0_0, 0, 32;
    %fork TD_clock_register_tb.clock_set_hours, S_0x55980e1ee2a0;
    %join;
    %vpi_call 2 113 "$display", "Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %vpi_call 2 115 "$display", "Clock Set Minutes" {0 0 0};
    %pushi/vec4 59, 0, 6;
    %store/vec4 v0x55980e1eeed0_0, 0, 6;
    %pushi/vec4 15000, 0, 32;
    %store/vec4 v0x55980e1eefd0_0, 0, 32;
    %fork TD_clock_register_tb.clock_set_minutes, S_0x55980e1ee9a0;
    %join;
    %vpi_call 2 117 "$display", "Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %vpi_call 2 119 "$display", "Clock Reset Seconds" {0 0 0};
    %pushi/vec4 15000, 0, 32;
    %store/vec4 v0x55980e1ee1a0_0, 0, 32;
    %fork TD_clock_register_tb.clock_reset_seconds, S_0x55980e1ede30;
    %join;
    %vpi_call 2 121 "$display", "Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %vpi_call 2 123 "$display", "Wait 1 Minute" {0 0 0};
    %pushi/vec4 30000, 0, 32;
    %store/vec4 v0x55980e1f17a0_0, 0, 32;
    %fork TD_clock_register_tb.wait_1minute, S_0x55980e1f1580;
    %join;
    %vpi_call 2 126 "$display", "Time: %02d:%02d.%02d", v0x55980e1f1ca0_0, v0x55980e1f1d40_0, v0x55980e1f1de0_0 {0 0 0};
    %load/vec4 v0x55980e1f1ca0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_20.6, 6;
    %vpi_call 2 129 "$display", "ASSERTION FAILED in %m:\012Equality" {0 0 0};
    %vpi_call 2 130 "$display", "\011%d (expected) != %d (actual)", 5'b00000, v0x55980e1f1ca0_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_20.6 ;
    %load/vec4 v0x55980e1f1d40_0;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_20.8, 6;
    %vpi_call 2 130 "$display", "ASSERTION FAILED in %m:\012Equality" {0 0 0};
    %vpi_call 2 131 "$display", "\011%d (expected) != %d (actual)", 6'b000000, v0x55980e1f1d40_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_20.8 ;
    %load/vec4 v0x55980e1f1de0_0;
    %cmpi/ne 0, 0, 6;
    %jmp/0xz  T_20.10, 6;
    %vpi_call 2 131 "$display", "ASSERTION FAILED in %m:\012Equality" {0 0 0};
    %vpi_call 2 132 "$display", "\011%d (expected) != %d (actual)", 6'b000000, v0x55980e1f1de0_0 {0 0 0};
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
T_20.10 ;
    %fork TD_clock_register_tb.close, S_0x55980e1ef0b0;
    %join;
    %end;
    .thread T_20;
    .scope S_0x55980e1c1120;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x55980e1f18a0_0;
    %inv;
    %assign/vec4 v0x55980e1f18a0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55980e1c1120;
T_22 ;
    %delay 56, 0;
    %load/vec4 v0x55980e1f2480_0;
    %inv;
    %assign/vec4 v0x55980e1f2480_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55980e1c1120;
T_23 ;
    %wait E_0x55980e19a8a0;
    %load/vec4 v0x55980e1f27a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x55980e1f2840_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55980e1f2840_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55980e1f2840_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "clock_register_tb.v";
    "/home/nebk/Documents/electronics/TinyTapeout/digital_clock_gf0p2/test/../src/input/clk_gen.v";
    "/home/nebk/Documents/electronics/TinyTapeout/digital_clock_gf0p2/test/../src/core/clock_register.v";
    "/home/nebk/Documents/electronics/TinyTapeout/digital_clock_gf0p2/test/../src/input/button_debounce.v";
    "/home/nebk/Documents/electronics/TinyTapeout/digital_clock_gf0p2/test/../src/input/refclk_sync.v";
