<stg><name>edgeblock<ap_fixed,ap_uint,ap_fixed,config11></name>


<trans_list>

<trans id="2900" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2936" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2941" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2943" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="16" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="256" op_0_bw="64">
<![CDATA[
:0  %node_attr_1D_mat_0_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="256" op_0_bw="64">
<![CDATA[
:1  %node_attr_1D_mat_0_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="256" op_0_bw="64">
<![CDATA[
:2  %node_attr_1D_mat_0_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="256" op_0_bw="64">
<![CDATA[
:3  %node_attr_1D_mat_1_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="256" op_0_bw="64">
<![CDATA[
:4  %node_attr_1D_mat_1_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="256" op_0_bw="64">
<![CDATA[
:5  %node_attr_1D_mat_1_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="256" op_0_bw="64">
<![CDATA[
:6  %node_attr_1D_mat_2_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="256" op_0_bw="64">
<![CDATA[
:7  %node_attr_1D_mat_2_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="256" op_0_bw="64">
<![CDATA[
:8  %node_attr_1D_mat_2_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="256" op_0_bw="64">
<![CDATA[
:9  %node_attr_1D_mat_3_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="256" op_0_bw="64">
<![CDATA[
:10  %node_attr_1D_mat_3_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="256" op_0_bw="64">
<![CDATA[
:11  %node_attr_1D_mat_3_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="256" op_0_bw="64">
<![CDATA[
:12  %node_attr_1D_mat_4_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="256" op_0_bw="64">
<![CDATA[
:13  %node_attr_1D_mat_4_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="256" op_0_bw="64">
<![CDATA[
:14  %node_attr_1D_mat_4_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="256" op_0_bw="64">
<![CDATA[
:15  %node_attr_1D_mat_5_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="256" op_0_bw="64">
<![CDATA[
:16  %node_attr_1D_mat_5_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="64">
<![CDATA[
:17  %node_attr_1D_mat_5_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="256" op_0_bw="64">
<![CDATA[
:18  %node_attr_1D_mat_6_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="256" op_0_bw="64">
<![CDATA[
:19  %node_attr_1D_mat_6_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="64">
<![CDATA[
:20  %node_attr_1D_mat_6_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="64">
<![CDATA[
:21  %node_attr_1D_mat_7_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="256" op_0_bw="64">
<![CDATA[
:22  %node_attr_1D_mat_7_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="256" op_0_bw="64">
<![CDATA[
:23  %node_attr_1D_mat_7_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="256" op_0_bw="64">
<![CDATA[
:24  %node_attr_1D_mat_8_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="256" op_0_bw="64">
<![CDATA[
:25  %node_attr_1D_mat_8_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="256" op_0_bw="64">
<![CDATA[
:26  %node_attr_1D_mat_8_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="256" op_0_bw="64">
<![CDATA[
:27  %node_attr_1D_mat_9_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="256" op_0_bw="64">
<![CDATA[
:28  %node_attr_1D_mat_9_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="256" op_0_bw="64">
<![CDATA[
:29  %node_attr_1D_mat_9_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="256" op_0_bw="64">
<![CDATA[
:30  %node_attr_1D_mat_10_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="256" op_0_bw="64">
<![CDATA[
:31  %node_attr_1D_mat_10_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="256" op_0_bw="64">
<![CDATA[
:32  %node_attr_1D_mat_10_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="256" op_0_bw="64">
<![CDATA[
:33  %node_attr_1D_mat_11_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="256" op_0_bw="64">
<![CDATA[
:34  %node_attr_1D_mat_11_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="256" op_0_bw="64">
<![CDATA[
:35  %node_attr_1D_mat_11_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="256" op_0_bw="64">
<![CDATA[
:36  %node_attr_1D_mat_12_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="256" op_0_bw="64">
<![CDATA[
:37  %node_attr_1D_mat_12_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="64">
<![CDATA[
:38  %node_attr_1D_mat_12_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="256" op_0_bw="64">
<![CDATA[
:39  %node_attr_1D_mat_13_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="256" op_0_bw="64">
<![CDATA[
:40  %node_attr_1D_mat_13_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="256" op_0_bw="64">
<![CDATA[
:41  %node_attr_1D_mat_13_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="256" op_0_bw="64">
<![CDATA[
:42  %node_attr_1D_mat_14_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="256" op_0_bw="64">
<![CDATA[
:43  %node_attr_1D_mat_14_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="256" op_0_bw="64">
<![CDATA[
:44  %node_attr_1D_mat_14_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="256" op_0_bw="64">
<![CDATA[
:45  %node_attr_1D_mat_15_0_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="256" op_0_bw="64">
<![CDATA[
:46  %node_attr_1D_mat_15_1_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="256" op_0_bw="64">
<![CDATA[
:47  %node_attr_1D_mat_15_2_V = alloca [7 x i256], align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
:48  br label %1

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %indvars_iv1913 = phi i3 [ %add_ln437_2, %replicate_loop ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="indvars_iv1913"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %j_0_i_0 = phi i7 [ %add_ln437, %replicate_loop ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="j_0_i_0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln437 = icmp eq i7 %j_0_i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln437"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln437_2 = add i3 %indvars_iv1913, 1

]]></Node>
<StgValue><ssdm name="add_ln437_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln437, label %edge_loop_1.preheader, label %replicate_loop

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="3">
<![CDATA[
replicate_loop:3  %zext_ln203_130 = zext i3 %indvars_iv1913 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_130"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:4  %node_attr_1D_0_V_addr = getelementptr [7 x i16]* %node_attr_1D_0_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_0_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:5  %node_attr_1D_0_V_load = load i16* %node_attr_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_0_V_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
replicate_loop:6  %lshr_ln203_s = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %j_0_i_0, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln203_s"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:9  %node_attr_1D_1_V_addr = getelementptr [7 x i16]* %node_attr_1D_1_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_1_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:10  %node_attr_1D_1_V_load = load i16* %node_attr_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_1_V_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:12  %node_attr_1D_2_V_addr = getelementptr [7 x i16]* %node_attr_1D_2_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_2_V_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:13  %node_attr_1D_2_V_load = load i16* %node_attr_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_2_V_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:61  %node_attr_1D_3_V_addr = getelementptr [7 x i16]* %node_attr_1D_3_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_3_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:62  %node_attr_1D_3_V_load = load i16* %node_attr_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_3_V_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:63  %node_attr_1D_4_V_addr = getelementptr [7 x i16]* %node_attr_1D_4_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_4_V_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:64  %node_attr_1D_4_V_load = load i16* %node_attr_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_4_V_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:65  %node_attr_1D_5_V_addr = getelementptr [7 x i16]* %node_attr_1D_5_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_5_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:66  %node_attr_1D_5_V_load = load i16* %node_attr_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_5_V_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:67  %node_attr_1D_6_V_addr = getelementptr [7 x i16]* %node_attr_1D_6_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_6_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:68  %node_attr_1D_6_V_load = load i16* %node_attr_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_6_V_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:69  %node_attr_1D_7_V_addr = getelementptr [7 x i16]* %node_attr_1D_7_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_7_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:70  %node_attr_1D_7_V_load = load i16* %node_attr_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_7_V_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:71  %node_attr_1D_8_V_addr = getelementptr [7 x i16]* %node_attr_1D_8_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_8_V_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:72  %node_attr_1D_8_V_load = load i16* %node_attr_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_8_V_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:73  %node_attr_1D_9_V_addr = getelementptr [7 x i16]* %node_attr_1D_9_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_9_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:74  %node_attr_1D_9_V_load = load i16* %node_attr_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_9_V_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:75  %node_attr_1D_10_V_addr = getelementptr [7 x i16]* %node_attr_1D_10_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_10_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:76  %node_attr_1D_10_V_load = load i16* %node_attr_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_10_V_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:77  %node_attr_1D_11_V_addr = getelementptr [7 x i16]* %node_attr_1D_11_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_11_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:78  %node_attr_1D_11_V_load = load i16* %node_attr_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_11_V_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:79  %node_attr_1D_12_V_addr = getelementptr [7 x i16]* %node_attr_1D_12_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_12_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:80  %node_attr_1D_12_V_load = load i16* %node_attr_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_12_V_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:81  %node_attr_1D_13_V_addr = getelementptr [7 x i16]* %node_attr_1D_13_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_13_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:82  %node_attr_1D_13_V_load = load i16* %node_attr_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_13_V_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:83  %node_attr_1D_14_V_addr = getelementptr [7 x i16]* %node_attr_1D_14_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_14_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:84  %node_attr_1D_14_V_load = load i16* %node_attr_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_14_V_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:85  %node_attr_1D_15_V_addr = getelementptr [7 x i16]* %node_attr_1D_15_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_15_V_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:86  %node_attr_1D_15_V_load = load i16* %node_attr_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_15_V_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:87  %node_attr_1D_16_V_addr = getelementptr [7 x i16]* %node_attr_1D_16_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_16_V_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:88  %node_attr_1D_16_V_load = load i16* %node_attr_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_16_V_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:89  %node_attr_1D_17_V_addr = getelementptr [7 x i16]* %node_attr_1D_17_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_17_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:90  %node_attr_1D_17_V_load = load i16* %node_attr_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_17_V_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:91  %node_attr_1D_18_V_addr = getelementptr [7 x i16]* %node_attr_1D_18_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_18_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:92  %node_attr_1D_18_V_load = load i16* %node_attr_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_18_V_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:93  %node_attr_1D_19_V_addr = getelementptr [7 x i16]* %node_attr_1D_19_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_19_V_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:94  %node_attr_1D_19_V_load = load i16* %node_attr_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_19_V_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:95  %node_attr_1D_20_V_addr = getelementptr [7 x i16]* %node_attr_1D_20_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_20_V_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:96  %node_attr_1D_20_V_load = load i16* %node_attr_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_20_V_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:97  %node_attr_1D_21_V_addr = getelementptr [7 x i16]* %node_attr_1D_21_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_21_V_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:98  %node_attr_1D_21_V_load = load i16* %node_attr_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_21_V_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:99  %node_attr_1D_22_V_addr = getelementptr [7 x i16]* %node_attr_1D_22_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_22_V_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:100  %node_attr_1D_22_V_load = load i16* %node_attr_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_22_V_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:101  %node_attr_1D_23_V_addr = getelementptr [7 x i16]* %node_attr_1D_23_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_23_V_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:102  %node_attr_1D_23_V_load = load i16* %node_attr_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_23_V_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:103  %node_attr_1D_24_V_addr = getelementptr [7 x i16]* %node_attr_1D_24_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_24_V_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:104  %node_attr_1D_24_V_load = load i16* %node_attr_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_24_V_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:105  %node_attr_1D_25_V_addr = getelementptr [7 x i16]* %node_attr_1D_25_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_25_V_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:106  %node_attr_1D_25_V_load = load i16* %node_attr_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_25_V_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:107  %node_attr_1D_26_V_addr = getelementptr [7 x i16]* %node_attr_1D_26_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_26_V_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:108  %node_attr_1D_26_V_load = load i16* %node_attr_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_26_V_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:109  %node_attr_1D_27_V_addr = getelementptr [7 x i16]* %node_attr_1D_27_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_27_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:110  %node_attr_1D_27_V_load = load i16* %node_attr_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_27_V_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:111  %node_attr_1D_28_V_addr = getelementptr [7 x i16]* %node_attr_1D_28_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_28_V_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:112  %node_attr_1D_28_V_load = load i16* %node_attr_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_28_V_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:113  %node_attr_1D_29_V_addr = getelementptr [7 x i16]* %node_attr_1D_29_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_29_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:114  %node_attr_1D_29_V_load = load i16* %node_attr_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_29_V_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:115  %node_attr_1D_30_V_addr = getelementptr [7 x i16]* %node_attr_1D_30_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_30_V_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:116  %node_attr_1D_30_V_load = load i16* %node_attr_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_30_V_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:117  %node_attr_1D_31_V_addr = getelementptr [7 x i16]* %node_attr_1D_31_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_31_V_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:118  %node_attr_1D_31_V_load = load i16* %node_attr_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_31_V_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:119  %node_attr_1D_32_V_addr = getelementptr [7 x i16]* %node_attr_1D_32_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_32_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:120  %node_attr_1D_32_V_load = load i16* %node_attr_1D_32_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_32_V_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:121  %node_attr_1D_33_V_addr = getelementptr [7 x i16]* %node_attr_1D_33_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_33_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:122  %node_attr_1D_33_V_load = load i16* %node_attr_1D_33_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_33_V_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:123  %node_attr_1D_34_V_addr = getelementptr [7 x i16]* %node_attr_1D_34_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_34_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:124  %node_attr_1D_34_V_load = load i16* %node_attr_1D_34_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_34_V_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:125  %node_attr_1D_35_V_addr = getelementptr [7 x i16]* %node_attr_1D_35_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_35_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:126  %node_attr_1D_35_V_load = load i16* %node_attr_1D_35_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_35_V_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:127  %node_attr_1D_36_V_addr = getelementptr [7 x i16]* %node_attr_1D_36_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_36_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:128  %node_attr_1D_36_V_load = load i16* %node_attr_1D_36_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_36_V_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:129  %node_attr_1D_37_V_addr = getelementptr [7 x i16]* %node_attr_1D_37_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_37_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:130  %node_attr_1D_37_V_load = load i16* %node_attr_1D_37_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_37_V_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:131  %node_attr_1D_38_V_addr = getelementptr [7 x i16]* %node_attr_1D_38_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_38_V_addr"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:132  %node_attr_1D_38_V_load = load i16* %node_attr_1D_38_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_38_V_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:133  %node_attr_1D_39_V_addr = getelementptr [7 x i16]* %node_attr_1D_39_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_39_V_addr"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:134  %node_attr_1D_39_V_load = load i16* %node_attr_1D_39_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_39_V_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:135  %node_attr_1D_40_V_addr = getelementptr [7 x i16]* %node_attr_1D_40_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_40_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:136  %node_attr_1D_40_V_load = load i16* %node_attr_1D_40_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_40_V_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:137  %node_attr_1D_41_V_addr = getelementptr [7 x i16]* %node_attr_1D_41_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_41_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:138  %node_attr_1D_41_V_load = load i16* %node_attr_1D_41_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_41_V_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:139  %node_attr_1D_42_V_addr = getelementptr [7 x i16]* %node_attr_1D_42_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_42_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:140  %node_attr_1D_42_V_load = load i16* %node_attr_1D_42_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_42_V_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:141  %node_attr_1D_43_V_addr = getelementptr [7 x i16]* %node_attr_1D_43_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_43_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:142  %node_attr_1D_43_V_load = load i16* %node_attr_1D_43_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_43_V_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:143  %node_attr_1D_44_V_addr = getelementptr [7 x i16]* %node_attr_1D_44_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_44_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:144  %node_attr_1D_44_V_load = load i16* %node_attr_1D_44_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_44_V_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:145  %node_attr_1D_45_V_addr = getelementptr [7 x i16]* %node_attr_1D_45_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_45_V_addr"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:146  %node_attr_1D_45_V_load = load i16* %node_attr_1D_45_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_45_V_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:149  %node_attr_1D_46_V_addr = getelementptr [7 x i16]* %node_attr_1D_46_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_46_V_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:150  %node_attr_1D_46_V_load = load i16* %node_attr_1D_46_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_46_V_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:153  %node_attr_1D_47_V_addr = getelementptr [7 x i16]* %node_attr_1D_47_V, i64 0, i64 %zext_ln203_130

]]></Node>
<StgValue><ssdm name="node_attr_1D_47_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:154  %node_attr_1D_47_V_load = load i16* %node_attr_1D_47_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_47_V_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
replicate_loop:202  %add_ln437 = add i7 %j_0_i_0, 16

]]></Node>
<StgValue><ssdm name="add_ln437"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
replicate_loop:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln438"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
replicate_loop:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
replicate_loop:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln439"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:5  %node_attr_1D_0_V_load = load i16* %node_attr_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_0_V_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="3">
<![CDATA[
replicate_loop:7  %zext_ln203_131 = zext i3 %lshr_ln203_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_131"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:8  %node_attr_1D_mat_0_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_0_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_addr_4"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:10  %node_attr_1D_1_V_load = load i16* %node_attr_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_1_V_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:11  %node_attr_1D_mat_0_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_0_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_addr_4"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:13  %node_attr_1D_2_V_load = load i16* %node_attr_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_2_V_load"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:14  %node_attr_1D_mat_0_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_0_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_addr_4"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:15  %node_attr_1D_mat_1_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_1_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_addr_4"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:16  %node_attr_1D_mat_1_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_1_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_addr_4"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:17  %node_attr_1D_mat_1_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_1_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_addr_4"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:18  %node_attr_1D_mat_2_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_2_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_addr_4"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:19  %node_attr_1D_mat_2_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_2_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_addr_4"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:20  %node_attr_1D_mat_2_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_2_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_addr_4"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:21  %node_attr_1D_mat_3_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_3_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_addr_4"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:22  %node_attr_1D_mat_3_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_3_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_addr_4"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:23  %node_attr_1D_mat_3_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_3_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_addr_4"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:24  %node_attr_1D_mat_4_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_4_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_addr_4"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:25  %node_attr_1D_mat_4_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_4_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_addr_4"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:26  %node_attr_1D_mat_4_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_4_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_addr_4"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:27  %node_attr_1D_mat_5_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_5_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_addr_4"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:28  %node_attr_1D_mat_5_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_5_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_addr_4"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:29  %node_attr_1D_mat_5_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_5_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_addr_4"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:30  %node_attr_1D_mat_6_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_6_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_addr_4"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:31  %node_attr_1D_mat_6_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_6_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_addr_4"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:32  %node_attr_1D_mat_6_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_6_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_addr_4"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:33  %node_attr_1D_mat_7_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_7_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_addr_4"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:34  %node_attr_1D_mat_7_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_7_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_addr_4"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:35  %node_attr_1D_mat_7_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_7_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:36  %node_attr_1D_mat_8_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_8_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_addr_4"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:37  %node_attr_1D_mat_8_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_8_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_addr_4"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:38  %node_attr_1D_mat_8_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_8_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_addr_4"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:39  %node_attr_1D_mat_9_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_9_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_addr_4"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:40  %node_attr_1D_mat_9_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_9_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_addr_4"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:41  %node_attr_1D_mat_9_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_9_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:42  %node_attr_1D_mat_10_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_10_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_addr_4"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:43  %node_attr_1D_mat_10_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_10_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_addr_4"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:44  %node_attr_1D_mat_10_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_10_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_addr_4"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:45  %node_attr_1D_mat_11_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_11_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_addr_4"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:46  %node_attr_1D_mat_11_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_11_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_addr_4"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:47  %node_attr_1D_mat_11_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_11_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_addr_4"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:48  %node_attr_1D_mat_12_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_12_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:49  %node_attr_1D_mat_12_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_12_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_addr"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:50  %node_attr_1D_mat_12_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_12_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:51  %node_attr_1D_mat_13_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_13_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_addr"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:52  %node_attr_1D_mat_13_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_13_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:53  %node_attr_1D_mat_13_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_13_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_addr"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:54  %node_attr_1D_mat_14_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_14_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_addr"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:55  %node_attr_1D_mat_14_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_14_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:56  %node_attr_1D_mat_14_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_14_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_addr"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:57  %node_attr_1D_mat_15_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_15_0_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_addr"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:58  %node_attr_1D_mat_15_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_15_1_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_addr"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
replicate_loop:59  %node_attr_1D_mat_15_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_15_2_V, i64 0, i64 %zext_ln203_131

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_addr"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
replicate_loop:60  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str28, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:62  %node_attr_1D_3_V_load = load i16* %node_attr_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_3_V_load"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:64  %node_attr_1D_4_V_load = load i16* %node_attr_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_4_V_load"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:66  %node_attr_1D_5_V_load = load i16* %node_attr_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_5_V_load"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:68  %node_attr_1D_6_V_load = load i16* %node_attr_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_6_V_load"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:70  %node_attr_1D_7_V_load = load i16* %node_attr_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_7_V_load"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:72  %node_attr_1D_8_V_load = load i16* %node_attr_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_8_V_load"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:74  %node_attr_1D_9_V_load = load i16* %node_attr_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_9_V_load"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:76  %node_attr_1D_10_V_load = load i16* %node_attr_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_10_V_load"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:78  %node_attr_1D_11_V_load = load i16* %node_attr_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_11_V_load"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:80  %node_attr_1D_12_V_load = load i16* %node_attr_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_12_V_load"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:82  %node_attr_1D_13_V_load = load i16* %node_attr_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_13_V_load"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:84  %node_attr_1D_14_V_load = load i16* %node_attr_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_14_V_load"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:86  %node_attr_1D_15_V_load = load i16* %node_attr_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_15_V_load"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:88  %node_attr_1D_16_V_load = load i16* %node_attr_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_16_V_load"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:90  %node_attr_1D_17_V_load = load i16* %node_attr_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_17_V_load"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:92  %node_attr_1D_18_V_load = load i16* %node_attr_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_18_V_load"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:94  %node_attr_1D_19_V_load = load i16* %node_attr_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_19_V_load"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:96  %node_attr_1D_20_V_load = load i16* %node_attr_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_20_V_load"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:98  %node_attr_1D_21_V_load = load i16* %node_attr_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_21_V_load"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:100  %node_attr_1D_22_V_load = load i16* %node_attr_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_22_V_load"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:102  %node_attr_1D_23_V_load = load i16* %node_attr_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_23_V_load"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:104  %node_attr_1D_24_V_load = load i16* %node_attr_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_24_V_load"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:106  %node_attr_1D_25_V_load = load i16* %node_attr_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_25_V_load"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:108  %node_attr_1D_26_V_load = load i16* %node_attr_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_26_V_load"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:110  %node_attr_1D_27_V_load = load i16* %node_attr_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_27_V_load"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:112  %node_attr_1D_28_V_load = load i16* %node_attr_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_28_V_load"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:114  %node_attr_1D_29_V_load = load i16* %node_attr_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_29_V_load"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:116  %node_attr_1D_30_V_load = load i16* %node_attr_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_30_V_load"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:118  %node_attr_1D_31_V_load = load i16* %node_attr_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_31_V_load"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:120  %node_attr_1D_32_V_load = load i16* %node_attr_1D_32_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_32_V_load"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:122  %node_attr_1D_33_V_load = load i16* %node_attr_1D_33_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_33_V_load"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:124  %node_attr_1D_34_V_load = load i16* %node_attr_1D_34_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_34_V_load"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:126  %node_attr_1D_35_V_load = load i16* %node_attr_1D_35_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_35_V_load"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:128  %node_attr_1D_36_V_load = load i16* %node_attr_1D_36_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_36_V_load"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:130  %node_attr_1D_37_V_load = load i16* %node_attr_1D_37_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_37_V_load"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:132  %node_attr_1D_38_V_load = load i16* %node_attr_1D_38_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_38_V_load"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:134  %node_attr_1D_39_V_load = load i16* %node_attr_1D_39_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_39_V_load"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:136  %node_attr_1D_40_V_load = load i16* %node_attr_1D_40_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_40_V_load"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:138  %node_attr_1D_41_V_load = load i16* %node_attr_1D_41_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_41_V_load"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:140  %node_attr_1D_42_V_load = load i16* %node_attr_1D_42_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_42_V_load"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:142  %node_attr_1D_43_V_load = load i16* %node_attr_1D_43_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_43_V_load"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:144  %node_attr_1D_44_V_load = load i16* %node_attr_1D_44_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_44_V_load"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:146  %node_attr_1D_45_V_load = load i16* %node_attr_1D_45_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_45_V_load"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
replicate_loop:147  %tmp_4 = call i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16(i16 %node_attr_1D_45_V_load, i16 %node_attr_1D_42_V_load, i16 %node_attr_1D_39_V_load, i16 %node_attr_1D_36_V_load, i16 %node_attr_1D_33_V_load, i16 %node_attr_1D_30_V_load, i16 %node_attr_1D_27_V_load, i16 %node_attr_1D_24_V_load, i16 %node_attr_1D_21_V_load, i16 %node_attr_1D_18_V_load, i16 %node_attr_1D_15_V_load, i16 %node_attr_1D_12_V_load, i16 %node_attr_1D_9_V_load, i16 %node_attr_1D_6_V_load, i16 %node_attr_1D_3_V_load, i16 %node_attr_1D_0_V_load)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:148  store i256 %tmp_4, i256* %node_attr_1D_mat_0_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:150  %node_attr_1D_46_V_load = load i16* %node_attr_1D_46_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_46_V_load"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
replicate_loop:151  %tmp_5 = call i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16(i16 %node_attr_1D_46_V_load, i16 %node_attr_1D_43_V_load, i16 %node_attr_1D_40_V_load, i16 %node_attr_1D_37_V_load, i16 %node_attr_1D_34_V_load, i16 %node_attr_1D_31_V_load, i16 %node_attr_1D_28_V_load, i16 %node_attr_1D_25_V_load, i16 %node_attr_1D_22_V_load, i16 %node_attr_1D_19_V_load, i16 %node_attr_1D_16_V_load, i16 %node_attr_1D_13_V_load, i16 %node_attr_1D_10_V_load, i16 %node_attr_1D_7_V_load, i16 %node_attr_1D_4_V_load, i16 %node_attr_1D_1_V_load)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:152  store i256 %tmp_5, i256* %node_attr_1D_mat_0_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="3">
<![CDATA[
replicate_loop:154  %node_attr_1D_47_V_load = load i16* %node_attr_1D_47_V_addr, align 2

]]></Node>
<StgValue><ssdm name="node_attr_1D_47_V_load"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
replicate_loop:155  %tmp_6 = call i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16(i16 %node_attr_1D_47_V_load, i16 %node_attr_1D_44_V_load, i16 %node_attr_1D_41_V_load, i16 %node_attr_1D_38_V_load, i16 %node_attr_1D_35_V_load, i16 %node_attr_1D_32_V_load, i16 %node_attr_1D_29_V_load, i16 %node_attr_1D_26_V_load, i16 %node_attr_1D_23_V_load, i16 %node_attr_1D_20_V_load, i16 %node_attr_1D_17_V_load, i16 %node_attr_1D_14_V_load, i16 %node_attr_1D_11_V_load, i16 %node_attr_1D_8_V_load, i16 %node_attr_1D_5_V_load, i16 %node_attr_1D_2_V_load)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:156  store i256 %tmp_6, i256* %node_attr_1D_mat_0_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:157  store i256 %tmp_4, i256* %node_attr_1D_mat_1_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:158  store i256 %tmp_5, i256* %node_attr_1D_mat_1_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:159  store i256 %tmp_6, i256* %node_attr_1D_mat_1_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:160  store i256 %tmp_4, i256* %node_attr_1D_mat_2_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:161  store i256 %tmp_5, i256* %node_attr_1D_mat_2_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:162  store i256 %tmp_6, i256* %node_attr_1D_mat_2_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:163  store i256 %tmp_4, i256* %node_attr_1D_mat_3_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:164  store i256 %tmp_5, i256* %node_attr_1D_mat_3_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:165  store i256 %tmp_6, i256* %node_attr_1D_mat_3_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:166  store i256 %tmp_4, i256* %node_attr_1D_mat_4_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:167  store i256 %tmp_5, i256* %node_attr_1D_mat_4_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:168  store i256 %tmp_6, i256* %node_attr_1D_mat_4_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:169  store i256 %tmp_4, i256* %node_attr_1D_mat_5_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:170  store i256 %tmp_5, i256* %node_attr_1D_mat_5_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:171  store i256 %tmp_6, i256* %node_attr_1D_mat_5_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:172  store i256 %tmp_4, i256* %node_attr_1D_mat_6_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:173  store i256 %tmp_5, i256* %node_attr_1D_mat_6_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:174  store i256 %tmp_6, i256* %node_attr_1D_mat_6_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:175  store i256 %tmp_4, i256* %node_attr_1D_mat_7_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:176  store i256 %tmp_5, i256* %node_attr_1D_mat_7_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:177  store i256 %tmp_6, i256* %node_attr_1D_mat_7_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:178  store i256 %tmp_4, i256* %node_attr_1D_mat_8_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:179  store i256 %tmp_5, i256* %node_attr_1D_mat_8_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:180  store i256 %tmp_6, i256* %node_attr_1D_mat_8_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:181  store i256 %tmp_4, i256* %node_attr_1D_mat_9_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:182  store i256 %tmp_5, i256* %node_attr_1D_mat_9_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:183  store i256 %tmp_6, i256* %node_attr_1D_mat_9_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:184  store i256 %tmp_4, i256* %node_attr_1D_mat_10_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:185  store i256 %tmp_5, i256* %node_attr_1D_mat_10_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:186  store i256 %tmp_6, i256* %node_attr_1D_mat_10_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:187  store i256 %tmp_4, i256* %node_attr_1D_mat_11_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:188  store i256 %tmp_5, i256* %node_attr_1D_mat_11_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:189  store i256 %tmp_6, i256* %node_attr_1D_mat_11_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:190  store i256 %tmp_4, i256* %node_attr_1D_mat_12_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:191  store i256 %tmp_5, i256* %node_attr_1D_mat_12_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:192  store i256 %tmp_6, i256* %node_attr_1D_mat_12_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:193  store i256 %tmp_4, i256* %node_attr_1D_mat_13_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:194  store i256 %tmp_5, i256* %node_attr_1D_mat_13_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:195  store i256 %tmp_6, i256* %node_attr_1D_mat_13_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:196  store i256 %tmp_4, i256* %node_attr_1D_mat_14_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:197  store i256 %tmp_5, i256* %node_attr_1D_mat_14_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:198  store i256 %tmp_6, i256* %node_attr_1D_mat_14_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:199  store i256 %tmp_4, i256* %node_attr_1D_mat_15_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:200  store i256 %tmp_5, i256* %node_attr_1D_mat_15_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="256" op_1_bw="3">
<![CDATA[
replicate_loop:201  store i256 %tmp_6, i256* %node_attr_1D_mat_15_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln437" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
replicate_loop:203  br label %1

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
edge_loop_1.preheader:0  br label %edge_loop_1

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
edge_loop_1:0  %i7_0_i_0 = phi i8 [ %add_ln464, %arrayctor.loop13.preheader.i.12 ], [ 0, %edge_loop_1.preheader ]

]]></Node>
<StgValue><ssdm name="i7_0_i_0"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:4  %lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %i7_0_i_0, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:5  %zext_ln203 = zext i4 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:6  %edge_attr_1D_0_V_addr = getelementptr [13 x i16]* %edge_attr_1D_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_0_V_addr"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:7  %phi_input_6_V = load i16* %edge_attr_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:8  %edge_attr_1D_1_V_addr = getelementptr [13 x i16]* %edge_attr_1D_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_1_V_addr"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:9  %phi_input_7_V = load i16* %edge_attr_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:10  %edge_attr_1D_2_V_addr = getelementptr [13 x i16]* %edge_attr_1D_2_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_2_V_addr"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:11  %phi_input_8_V = load i16* %edge_attr_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:12  %edge_attr_1D_3_V_addr = getelementptr [13 x i16]* %edge_attr_1D_3_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_3_V_addr"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:13  %phi_input_9_V = load i16* %edge_attr_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:14  %edge_index_1D_0_V_addr = getelementptr [13 x i16]* %edge_index_1D_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_0_V_addr"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:15  %edge_index_1D_0_V_load = load i16* %edge_index_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_0_V_load"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:16  %edge_index_1D_1_V_addr = getelementptr [13 x i16]* %edge_index_1D_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_1_V_addr"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:17  %edge_index_1D_1_V_load = load i16* %edge_index_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_1_V_load"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:148  %edge_attr_1D_4_V_addr = getelementptr [13 x i16]* %edge_attr_1D_4_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_4_V_addr"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:149  %phi_input_6_V_31 = load i16* %edge_attr_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_31"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:150  %edge_attr_1D_5_V_addr = getelementptr [13 x i16]* %edge_attr_1D_5_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_5_V_addr"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:151  %phi_input_7_V_16 = load i16* %edge_attr_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_16"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:152  %edge_attr_1D_6_V_addr = getelementptr [13 x i16]* %edge_attr_1D_6_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_6_V_addr"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:153  %phi_input_8_V_16 = load i16* %edge_attr_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_16"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:154  %edge_attr_1D_7_V_addr = getelementptr [13 x i16]* %edge_attr_1D_7_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_7_V_addr"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:155  %phi_input_9_V_16 = load i16* %edge_attr_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_16"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:156  %edge_index_1D_2_V_addr = getelementptr [13 x i16]* %edge_index_1D_2_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_2_V_addr"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:157  %edge_index_1D_2_V_load = load i16* %edge_index_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_2_V_load"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:158  %edge_index_1D_3_V_addr = getelementptr [13 x i16]* %edge_index_1D_3_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_3_V_addr"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:159  %edge_index_1D_3_V_load = load i16* %edge_index_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_3_V_load"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:289  %edge_attr_1D_8_V_addr = getelementptr [13 x i16]* %edge_attr_1D_8_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_8_V_addr"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:290  %phi_input_6_V_32 = load i16* %edge_attr_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_32"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:291  %edge_attr_1D_9_V_addr = getelementptr [13 x i16]* %edge_attr_1D_9_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_9_V_addr"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:292  %phi_input_7_V_17 = load i16* %edge_attr_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_17"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:293  %edge_attr_1D_10_V_addr = getelementptr [13 x i16]* %edge_attr_1D_10_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_10_V_addr"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:294  %phi_input_8_V_17 = load i16* %edge_attr_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_17"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:295  %edge_attr_1D_11_V_addr = getelementptr [13 x i16]* %edge_attr_1D_11_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_11_V_addr"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:296  %phi_input_9_V_17 = load i16* %edge_attr_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_17"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:297  %edge_index_1D_4_V_addr = getelementptr [13 x i16]* %edge_index_1D_4_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_4_V_addr"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:298  %edge_index_1D_4_V_load = load i16* %edge_index_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_4_V_load"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:299  %edge_index_1D_5_V_addr = getelementptr [13 x i16]* %edge_index_1D_5_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_5_V_addr"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:300  %edge_index_1D_5_V_load = load i16* %edge_index_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_5_V_load"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:430  %edge_attr_1D_12_V_addr = getelementptr [13 x i16]* %edge_attr_1D_12_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_12_V_addr"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:431  %phi_input_6_V_33 = load i16* %edge_attr_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_33"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:432  %edge_attr_1D_13_V_addr = getelementptr [13 x i16]* %edge_attr_1D_13_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_13_V_addr"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:433  %phi_input_7_V_18 = load i16* %edge_attr_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_18"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:434  %edge_attr_1D_14_V_addr = getelementptr [13 x i16]* %edge_attr_1D_14_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_14_V_addr"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:435  %phi_input_8_V_18 = load i16* %edge_attr_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_18"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:436  %edge_attr_1D_15_V_addr = getelementptr [13 x i16]* %edge_attr_1D_15_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_15_V_addr"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:437  %phi_input_9_V_18 = load i16* %edge_attr_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_18"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:438  %edge_index_1D_6_V_addr = getelementptr [13 x i16]* %edge_index_1D_6_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_6_V_addr"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:439  %edge_index_1D_6_V_load = load i16* %edge_index_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_6_V_load"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:440  %edge_index_1D_7_V_addr = getelementptr [13 x i16]* %edge_index_1D_7_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_7_V_addr"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:441  %edge_index_1D_7_V_load = load i16* %edge_index_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_7_V_load"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:571  %edge_attr_1D_16_V_addr = getelementptr [13 x i16]* %edge_attr_1D_16_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_16_V_addr"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:572  %phi_input_6_V_34 = load i16* %edge_attr_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_34"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:573  %edge_attr_1D_17_V_addr = getelementptr [13 x i16]* %edge_attr_1D_17_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_17_V_addr"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:574  %phi_input_7_V_19 = load i16* %edge_attr_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_19"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:575  %edge_attr_1D_18_V_addr = getelementptr [13 x i16]* %edge_attr_1D_18_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_18_V_addr"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:576  %phi_input_8_V_19 = load i16* %edge_attr_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_19"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:577  %edge_attr_1D_19_V_addr = getelementptr [13 x i16]* %edge_attr_1D_19_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_19_V_addr"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:578  %phi_input_9_V_19 = load i16* %edge_attr_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_19"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:579  %edge_index_1D_8_V_addr = getelementptr [13 x i16]* %edge_index_1D_8_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_8_V_addr"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:580  %edge_index_1D_8_V_load = load i16* %edge_index_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_8_V_load"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:581  %edge_index_1D_9_V_addr = getelementptr [13 x i16]* %edge_index_1D_9_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_9_V_addr"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:582  %edge_index_1D_9_V_load = load i16* %edge_index_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_9_V_load"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:712  %edge_attr_1D_20_V_addr = getelementptr [13 x i16]* %edge_attr_1D_20_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_20_V_addr"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:713  %phi_input_6_V_35 = load i16* %edge_attr_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_35"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:714  %edge_attr_1D_21_V_addr = getelementptr [13 x i16]* %edge_attr_1D_21_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_21_V_addr"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:715  %phi_input_7_V_20 = load i16* %edge_attr_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_20"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:716  %edge_attr_1D_22_V_addr = getelementptr [13 x i16]* %edge_attr_1D_22_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_22_V_addr"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:717  %phi_input_8_V_20 = load i16* %edge_attr_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_20"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:718  %edge_attr_1D_23_V_addr = getelementptr [13 x i16]* %edge_attr_1D_23_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_23_V_addr"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:719  %phi_input_9_V_20 = load i16* %edge_attr_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_20"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:720  %edge_index_1D_10_V_addr = getelementptr [13 x i16]* %edge_index_1D_10_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_10_V_addr"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:721  %edge_index_1D_10_V_load = load i16* %edge_index_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_10_V_load"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:722  %edge_index_1D_11_V_addr = getelementptr [13 x i16]* %edge_index_1D_11_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_11_V_addr"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:723  %edge_index_1D_11_V_load = load i16* %edge_index_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_11_V_load"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:853  %edge_attr_1D_24_V_addr = getelementptr [13 x i16]* %edge_attr_1D_24_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_24_V_addr"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:854  %phi_input_6_V_36 = load i16* %edge_attr_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_36"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:855  %edge_attr_1D_25_V_addr = getelementptr [13 x i16]* %edge_attr_1D_25_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_25_V_addr"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:856  %phi_input_7_V_21 = load i16* %edge_attr_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_21"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:857  %edge_attr_1D_26_V_addr = getelementptr [13 x i16]* %edge_attr_1D_26_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_26_V_addr"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:858  %phi_input_8_V_21 = load i16* %edge_attr_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_21"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:859  %edge_attr_1D_27_V_addr = getelementptr [13 x i16]* %edge_attr_1D_27_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_27_V_addr"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:860  %phi_input_9_V_21 = load i16* %edge_attr_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_21"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:861  %edge_index_1D_12_V_addr = getelementptr [13 x i16]* %edge_index_1D_12_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_12_V_addr"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:862  %edge_index_1D_12_V_load = load i16* %edge_index_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_12_V_load"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:863  %edge_index_1D_13_V_addr = getelementptr [13 x i16]* %edge_index_1D_13_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_13_V_addr"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:864  %edge_index_1D_13_V_load = load i16* %edge_index_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_13_V_load"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:994  %edge_attr_1D_28_V_addr = getelementptr [13 x i16]* %edge_attr_1D_28_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_28_V_addr"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:995  %phi_input_6_V_37 = load i16* %edge_attr_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_37"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:996  %edge_attr_1D_29_V_addr = getelementptr [13 x i16]* %edge_attr_1D_29_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_29_V_addr"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:997  %phi_input_7_V_22 = load i16* %edge_attr_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_22"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:998  %edge_attr_1D_30_V_addr = getelementptr [13 x i16]* %edge_attr_1D_30_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_30_V_addr"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:999  %phi_input_8_V_22 = load i16* %edge_attr_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_22"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1000  %edge_attr_1D_31_V_addr = getelementptr [13 x i16]* %edge_attr_1D_31_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_31_V_addr"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1001  %phi_input_9_V_22 = load i16* %edge_attr_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_22"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1002  %edge_index_1D_14_V_addr = getelementptr [13 x i16]* %edge_index_1D_14_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_14_V_addr"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1003  %edge_index_1D_14_V_load = load i16* %edge_index_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_14_V_load"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1004  %edge_index_1D_15_V_addr = getelementptr [13 x i16]* %edge_index_1D_15_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_15_V_addr"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1005  %edge_index_1D_15_V_load = load i16* %edge_index_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_15_V_load"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1135  %edge_attr_1D_32_V_addr = getelementptr [13 x i16]* %edge_attr_1D_32_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_32_V_addr"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1136  %phi_input_6_V_38 = load i16* %edge_attr_1D_32_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_38"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1137  %edge_attr_1D_33_V_addr = getelementptr [13 x i16]* %edge_attr_1D_33_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_33_V_addr"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1138  %phi_input_7_V_23 = load i16* %edge_attr_1D_33_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_23"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1139  %edge_attr_1D_34_V_addr = getelementptr [13 x i16]* %edge_attr_1D_34_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_34_V_addr"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1140  %phi_input_8_V_23 = load i16* %edge_attr_1D_34_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_23"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1141  %edge_attr_1D_35_V_addr = getelementptr [13 x i16]* %edge_attr_1D_35_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_35_V_addr"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1142  %phi_input_9_V_23 = load i16* %edge_attr_1D_35_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_23"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1143  %edge_index_1D_16_V_addr = getelementptr [13 x i16]* %edge_index_1D_16_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_16_V_addr"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1144  %edge_index_1D_16_V_load = load i16* %edge_index_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_16_V_load"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1145  %edge_index_1D_17_V_addr = getelementptr [13 x i16]* %edge_index_1D_17_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_17_V_addr"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1146  %edge_index_1D_17_V_load = load i16* %edge_index_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_17_V_load"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1276  %edge_attr_1D_36_V_addr = getelementptr [13 x i16]* %edge_attr_1D_36_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_36_V_addr"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1277  %phi_input_6_V_39 = load i16* %edge_attr_1D_36_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_39"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1278  %edge_attr_1D_37_V_addr = getelementptr [13 x i16]* %edge_attr_1D_37_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_37_V_addr"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1279  %phi_input_7_V_24 = load i16* %edge_attr_1D_37_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_24"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1280  %edge_attr_1D_38_V_addr = getelementptr [13 x i16]* %edge_attr_1D_38_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_38_V_addr"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1281  %phi_input_8_V_24 = load i16* %edge_attr_1D_38_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_24"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1282  %edge_attr_1D_39_V_addr = getelementptr [13 x i16]* %edge_attr_1D_39_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_39_V_addr"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1283  %phi_input_9_V_24 = load i16* %edge_attr_1D_39_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_24"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1284  %edge_index_1D_18_V_addr = getelementptr [13 x i16]* %edge_index_1D_18_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_18_V_addr"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1285  %edge_index_1D_18_V_load = load i16* %edge_index_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_18_V_load"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1286  %edge_index_1D_19_V_addr = getelementptr [13 x i16]* %edge_index_1D_19_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_19_V_addr"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1287  %edge_index_1D_19_V_load = load i16* %edge_index_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_19_V_load"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1417  %edge_attr_1D_40_V_addr = getelementptr [13 x i16]* %edge_attr_1D_40_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_40_V_addr"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1418  %phi_input_6_V_40 = load i16* %edge_attr_1D_40_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_40"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1419  %edge_attr_1D_41_V_addr = getelementptr [13 x i16]* %edge_attr_1D_41_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_41_V_addr"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1420  %phi_input_7_V_25 = load i16* %edge_attr_1D_41_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_25"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1421  %edge_attr_1D_42_V_addr = getelementptr [13 x i16]* %edge_attr_1D_42_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_42_V_addr"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1422  %phi_input_8_V_25 = load i16* %edge_attr_1D_42_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_25"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1423  %edge_attr_1D_43_V_addr = getelementptr [13 x i16]* %edge_attr_1D_43_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_43_V_addr"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1424  %phi_input_9_V_25 = load i16* %edge_attr_1D_43_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_25"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1425  %edge_index_1D_20_V_addr = getelementptr [13 x i16]* %edge_index_1D_20_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_20_V_addr"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1426  %edge_index_1D_20_V_load = load i16* %edge_index_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_20_V_load"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1427  %edge_index_1D_21_V_addr = getelementptr [13 x i16]* %edge_index_1D_21_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_21_V_addr"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1428  %edge_index_1D_21_V_load = load i16* %edge_index_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_21_V_load"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1558  %edge_attr_1D_44_V_addr = getelementptr [13 x i16]* %edge_attr_1D_44_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_44_V_addr"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1559  %phi_input_6_V_41 = load i16* %edge_attr_1D_44_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_41"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1560  %edge_attr_1D_45_V_addr = getelementptr [13 x i16]* %edge_attr_1D_45_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_45_V_addr"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1561  %phi_input_7_V_26 = load i16* %edge_attr_1D_45_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_26"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1562  %edge_attr_1D_46_V_addr = getelementptr [13 x i16]* %edge_attr_1D_46_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_46_V_addr"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1563  %phi_input_8_V_26 = load i16* %edge_attr_1D_46_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_26"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1564  %edge_attr_1D_47_V_addr = getelementptr [13 x i16]* %edge_attr_1D_47_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_47_V_addr"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1565  %phi_input_9_V_26 = load i16* %edge_attr_1D_47_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_26"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1566  %edge_index_1D_22_V_addr = getelementptr [13 x i16]* %edge_index_1D_22_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_22_V_addr"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1567  %edge_index_1D_22_V_load = load i16* %edge_index_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_22_V_load"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1568  %edge_index_1D_23_V_addr = getelementptr [13 x i16]* %edge_index_1D_23_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_23_V_addr"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1569  %edge_index_1D_23_V_load = load i16* %edge_index_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_23_V_load"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1699  %or_ln464 = or i8 %i7_0_i_0, 12

]]></Node>
<StgValue><ssdm name="or_ln464"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1700  %icmp_ln464 = icmp eq i8 %or_ln464, -52

]]></Node>
<StgValue><ssdm name="icmp_ln464"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
edge_loop_1:1702  br i1 %icmp_ln464, label %"edgeblock_dataflow<ap_fixed<16, 8, 5, 3, 0>, ap_uint<16>, ap_fixed<16, 8, 5, 3, 0>, config11>.exit", label %arrayctor.loop13.preheader.i.12

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:0  %edge_attr_1D_48_V_addr = getelementptr [12 x i16]* %edge_attr_1D_48_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_48_V_addr"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:1  %phi_input_6_V_42 = load i16* %edge_attr_1D_48_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_42"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:2  %edge_attr_1D_49_V_addr = getelementptr [12 x i16]* %edge_attr_1D_49_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_49_V_addr"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:3  %phi_input_7_V_27 = load i16* %edge_attr_1D_49_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_27"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:4  %edge_attr_1D_50_V_addr = getelementptr [12 x i16]* %edge_attr_1D_50_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_50_V_addr"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:5  %phi_input_8_V_27 = load i16* %edge_attr_1D_50_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_27"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:6  %edge_attr_1D_51_V_addr = getelementptr [12 x i16]* %edge_attr_1D_51_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_51_V_addr"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:7  %phi_input_9_V_27 = load i16* %edge_attr_1D_51_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_27"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:8  %edge_index_1D_24_V_addr = getelementptr [12 x i16]* %edge_index_1D_24_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_24_V_addr"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:9  %edge_index_1D_24_V_load = load i16* %edge_index_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_24_V_load"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:10  %edge_index_1D_25_V_addr = getelementptr [12 x i16]* %edge_index_1D_25_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_25_V_addr"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:11  %edge_index_1D_25_V_load = load i16* %edge_index_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_25_V_load"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:141  %edge_attr_1D_52_V_addr = getelementptr [12 x i16]* %edge_attr_1D_52_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_52_V_addr"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:142  %phi_input_6_V_43 = load i16* %edge_attr_1D_52_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_43"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:143  %edge_attr_1D_53_V_addr = getelementptr [12 x i16]* %edge_attr_1D_53_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_53_V_addr"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:144  %phi_input_7_V_28 = load i16* %edge_attr_1D_53_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_28"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:145  %edge_attr_1D_54_V_addr = getelementptr [12 x i16]* %edge_attr_1D_54_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_54_V_addr"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:146  %phi_input_8_V_28 = load i16* %edge_attr_1D_54_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_28"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:147  %edge_attr_1D_55_V_addr = getelementptr [12 x i16]* %edge_attr_1D_55_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_55_V_addr"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:148  %phi_input_9_V_28 = load i16* %edge_attr_1D_55_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_28"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:149  %edge_index_1D_26_V_addr = getelementptr [12 x i16]* %edge_index_1D_26_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_26_V_addr"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:150  %edge_index_1D_26_V_load = load i16* %edge_index_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_26_V_load"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:151  %edge_index_1D_27_V_addr = getelementptr [12 x i16]* %edge_index_1D_27_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_27_V_addr"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:152  %edge_index_1D_27_V_load = load i16* %edge_index_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_27_V_load"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:282  %edge_attr_1D_56_V_addr = getelementptr [12 x i16]* %edge_attr_1D_56_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_56_V_addr"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:283  %phi_input_6_V_44 = load i16* %edge_attr_1D_56_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_44"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:284  %edge_attr_1D_57_V_addr = getelementptr [12 x i16]* %edge_attr_1D_57_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_57_V_addr"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %phi_input_7_V_29 = load i16* %edge_attr_1D_57_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_29"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:286  %edge_attr_1D_58_V_addr = getelementptr [12 x i16]* %edge_attr_1D_58_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_58_V_addr"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:287  %phi_input_8_V_29 = load i16* %edge_attr_1D_58_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_29"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:288  %edge_attr_1D_59_V_addr = getelementptr [12 x i16]* %edge_attr_1D_59_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_59_V_addr"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:289  %phi_input_9_V_29 = load i16* %edge_attr_1D_59_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_29"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:290  %edge_index_1D_28_V_addr = getelementptr [12 x i16]* %edge_index_1D_28_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_28_V_addr"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:291  %edge_index_1D_28_V_load = load i16* %edge_index_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_28_V_load"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:292  %edge_index_1D_29_V_addr = getelementptr [12 x i16]* %edge_index_1D_29_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_29_V_addr"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:293  %edge_index_1D_29_V_load = load i16* %edge_index_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_29_V_load"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:423  %edge_attr_1D_60_V_addr = getelementptr [12 x i16]* %edge_attr_1D_60_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_60_V_addr"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:424  %phi_input_6_V_45 = load i16* %edge_attr_1D_60_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_45"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:425  %edge_attr_1D_61_V_addr = getelementptr [12 x i16]* %edge_attr_1D_61_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_61_V_addr"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:426  %phi_input_7_V_30 = load i16* %edge_attr_1D_61_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_30"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:427  %edge_attr_1D_62_V_addr = getelementptr [12 x i16]* %edge_attr_1D_62_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_62_V_addr"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:428  %phi_input_8_V_30 = load i16* %edge_attr_1D_62_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_30"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:429  %edge_attr_1D_63_V_addr = getelementptr [12 x i16]* %edge_attr_1D_63_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_attr_1D_63_V_addr"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:430  %phi_input_9_V_30 = load i16* %edge_attr_1D_63_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_30"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:431  %edge_index_1D_30_V_addr = getelementptr [12 x i16]* %edge_index_1D_30_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_30_V_addr"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:432  %edge_index_1D_30_V_load = load i16* %edge_index_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_30_V_load"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:433  %edge_index_1D_31_V_addr = getelementptr [12 x i16]* %edge_index_1D_31_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_index_1D_31_V_addr"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %edge_index_1D_31_V_load = load i16* %edge_index_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_31_V_load"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:564  %add_ln464 = add i8 16, %i7_0_i_0

]]></Node>
<StgValue><ssdm name="add_ln464"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="525" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:7  %phi_input_6_V = load i16* %edge_attr_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:9  %phi_input_7_V = load i16* %edge_attr_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:11  %phi_input_8_V = load i16* %edge_attr_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:13  %phi_input_9_V = load i16* %edge_attr_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:15  %edge_index_1D_0_V_load = load i16* %edge_index_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_0_V_load"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:17  %edge_index_1D_1_V_load = load i16* %edge_index_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_1_V_load"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:18  %lshr_ln203_33 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_0_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_33"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:19  %zext_ln203_162 = zext i4 %lshr_ln203_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_162"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:20  %node_attr_1D_mat_0_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_0_0_V, i64 0, i64 %zext_ln203_162

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_addr"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:21  %node_attr_1D_mat_0_0_V_load = load i256* %node_attr_1D_mat_0_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_load"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:22  %empty_102 = trunc i16 %edge_index_1D_0_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:42  %lshr_ln203_34 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_1_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_34"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:43  %zext_ln203_164 = zext i4 %lshr_ln203_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_164"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:44  %node_attr_1D_mat_0_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_0_0_V, i64 0, i64 %zext_ln203_164

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_addr_3"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:45  %node_attr_1D_mat_0_0_V_load_2 = load i256* %node_attr_1D_mat_0_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_load_2"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:46  %empty_104 = trunc i16 %edge_index_1D_1_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:66  %node_attr_1D_mat_0_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_0_1_V, i64 0, i64 %zext_ln203_162

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_addr"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:67  %node_attr_1D_mat_0_1_V_load = load i256* %node_attr_1D_mat_0_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_load"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:85  %node_attr_1D_mat_0_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_0_1_V, i64 0, i64 %zext_ln203_164

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_addr_3"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:86  %node_attr_1D_mat_0_1_V_load_2 = load i256* %node_attr_1D_mat_0_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_load_2"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:104  %node_attr_1D_mat_0_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_0_2_V, i64 0, i64 %zext_ln203_162

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_addr"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:105  %node_attr_1D_mat_0_2_V_load = load i256* %node_attr_1D_mat_0_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_load"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:123  %node_attr_1D_mat_0_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_0_2_V, i64 0, i64 %zext_ln203_164

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_addr_3"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:124  %node_attr_1D_mat_0_2_V_load_2 = load i256* %node_attr_1D_mat_0_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_load_2"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:149  %phi_input_6_V_31 = load i16* %edge_attr_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_31"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:151  %phi_input_7_V_16 = load i16* %edge_attr_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_16"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:153  %phi_input_8_V_16 = load i16* %edge_attr_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_16"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:155  %phi_input_9_V_16 = load i16* %edge_attr_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_16"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:157  %edge_index_1D_2_V_load = load i16* %edge_index_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_2_V_load"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:159  %edge_index_1D_3_V_load = load i16* %edge_index_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_3_V_load"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:160  %lshr_ln203_35 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_2_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_35"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:161  %zext_ln203_167 = zext i4 %lshr_ln203_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_167"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:162  %node_attr_1D_mat_1_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_1_0_V, i64 0, i64 %zext_ln203_167

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_addr"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:163  %node_attr_1D_mat_1_0_V_load = load i256* %node_attr_1D_mat_1_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_load"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:164  %empty_107 = trunc i16 %edge_index_1D_2_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:184  %lshr_ln203_36 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_3_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_36"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:185  %zext_ln203_169 = zext i4 %lshr_ln203_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_169"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:186  %node_attr_1D_mat_1_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_1_0_V, i64 0, i64 %zext_ln203_169

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_addr_3"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:187  %node_attr_1D_mat_1_0_V_load_2 = load i256* %node_attr_1D_mat_1_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_load_2"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:188  %empty_109 = trunc i16 %edge_index_1D_3_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:208  %node_attr_1D_mat_1_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_1_1_V, i64 0, i64 %zext_ln203_167

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_addr"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:209  %node_attr_1D_mat_1_1_V_load = load i256* %node_attr_1D_mat_1_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_load"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:227  %node_attr_1D_mat_1_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_1_1_V, i64 0, i64 %zext_ln203_169

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_addr_3"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:228  %node_attr_1D_mat_1_1_V_load_2 = load i256* %node_attr_1D_mat_1_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_load_2"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:246  %node_attr_1D_mat_1_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_1_2_V, i64 0, i64 %zext_ln203_167

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_addr"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:247  %node_attr_1D_mat_1_2_V_load = load i256* %node_attr_1D_mat_1_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_load"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:265  %node_attr_1D_mat_1_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_1_2_V, i64 0, i64 %zext_ln203_169

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_addr_3"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:266  %node_attr_1D_mat_1_2_V_load_2 = load i256* %node_attr_1D_mat_1_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_load_2"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:290  %phi_input_6_V_32 = load i16* %edge_attr_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_32"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:292  %phi_input_7_V_17 = load i16* %edge_attr_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_17"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:294  %phi_input_8_V_17 = load i16* %edge_attr_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_17"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:296  %phi_input_9_V_17 = load i16* %edge_attr_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_17"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:298  %edge_index_1D_4_V_load = load i16* %edge_index_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_4_V_load"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:300  %edge_index_1D_5_V_load = load i16* %edge_index_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_5_V_load"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:301  %lshr_ln203_37 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_4_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_37"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:302  %zext_ln203_171 = zext i4 %lshr_ln203_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_171"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:303  %node_attr_1D_mat_2_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_2_0_V, i64 0, i64 %zext_ln203_171

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_addr"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:304  %node_attr_1D_mat_2_0_V_load = load i256* %node_attr_1D_mat_2_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_load"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:305  %empty_111 = trunc i16 %edge_index_1D_4_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:325  %lshr_ln203_38 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_5_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_38"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:326  %zext_ln203_173 = zext i4 %lshr_ln203_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_173"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:327  %node_attr_1D_mat_2_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_2_0_V, i64 0, i64 %zext_ln203_173

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_addr_3"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:328  %node_attr_1D_mat_2_0_V_load_2 = load i256* %node_attr_1D_mat_2_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_load_2"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:329  %empty_113 = trunc i16 %edge_index_1D_5_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:349  %node_attr_1D_mat_2_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_2_1_V, i64 0, i64 %zext_ln203_171

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_addr"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:350  %node_attr_1D_mat_2_1_V_load = load i256* %node_attr_1D_mat_2_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_load"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:368  %node_attr_1D_mat_2_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_2_1_V, i64 0, i64 %zext_ln203_173

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_addr_3"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:369  %node_attr_1D_mat_2_1_V_load_2 = load i256* %node_attr_1D_mat_2_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_load_2"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:387  %node_attr_1D_mat_2_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_2_2_V, i64 0, i64 %zext_ln203_171

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_addr"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:388  %node_attr_1D_mat_2_2_V_load = load i256* %node_attr_1D_mat_2_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_load"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:406  %node_attr_1D_mat_2_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_2_2_V, i64 0, i64 %zext_ln203_173

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_addr_3"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:407  %node_attr_1D_mat_2_2_V_load_2 = load i256* %node_attr_1D_mat_2_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_load_2"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:431  %phi_input_6_V_33 = load i16* %edge_attr_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_33"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:433  %phi_input_7_V_18 = load i16* %edge_attr_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_18"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:435  %phi_input_8_V_18 = load i16* %edge_attr_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_18"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:437  %phi_input_9_V_18 = load i16* %edge_attr_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_18"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:439  %edge_index_1D_6_V_load = load i16* %edge_index_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_6_V_load"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:441  %edge_index_1D_7_V_load = load i16* %edge_index_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_7_V_load"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:442  %lshr_ln203_39 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_6_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_39"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:443  %zext_ln203_175 = zext i4 %lshr_ln203_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_175"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:444  %node_attr_1D_mat_3_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_3_0_V, i64 0, i64 %zext_ln203_175

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_addr"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:445  %node_attr_1D_mat_3_0_V_load = load i256* %node_attr_1D_mat_3_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_load"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:446  %empty_115 = trunc i16 %edge_index_1D_6_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:466  %lshr_ln203_40 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_7_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_40"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:467  %zext_ln203_177 = zext i4 %lshr_ln203_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_177"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:468  %node_attr_1D_mat_3_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_3_0_V, i64 0, i64 %zext_ln203_177

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_addr_3"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:469  %node_attr_1D_mat_3_0_V_load_2 = load i256* %node_attr_1D_mat_3_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_load_2"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:470  %empty_117 = trunc i16 %edge_index_1D_7_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:490  %node_attr_1D_mat_3_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_3_1_V, i64 0, i64 %zext_ln203_175

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_addr"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:491  %node_attr_1D_mat_3_1_V_load = load i256* %node_attr_1D_mat_3_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_load"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:509  %node_attr_1D_mat_3_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_3_1_V, i64 0, i64 %zext_ln203_177

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_addr_3"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:510  %node_attr_1D_mat_3_1_V_load_2 = load i256* %node_attr_1D_mat_3_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_load_2"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:528  %node_attr_1D_mat_3_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_3_2_V, i64 0, i64 %zext_ln203_175

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_addr"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:529  %node_attr_1D_mat_3_2_V_load = load i256* %node_attr_1D_mat_3_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_load"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:547  %node_attr_1D_mat_3_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_3_2_V, i64 0, i64 %zext_ln203_177

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_addr_3"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:548  %node_attr_1D_mat_3_2_V_load_2 = load i256* %node_attr_1D_mat_3_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_load_2"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:572  %phi_input_6_V_34 = load i16* %edge_attr_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_34"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:574  %phi_input_7_V_19 = load i16* %edge_attr_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_19"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:576  %phi_input_8_V_19 = load i16* %edge_attr_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_19"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:578  %phi_input_9_V_19 = load i16* %edge_attr_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_19"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:580  %edge_index_1D_8_V_load = load i16* %edge_index_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_8_V_load"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:582  %edge_index_1D_9_V_load = load i16* %edge_index_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_9_V_load"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:583  %lshr_ln203_41 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_8_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_41"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:584  %zext_ln203_179 = zext i4 %lshr_ln203_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_179"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:585  %node_attr_1D_mat_4_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_4_0_V, i64 0, i64 %zext_ln203_179

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_addr"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:586  %node_attr_1D_mat_4_0_V_load = load i256* %node_attr_1D_mat_4_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_load"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:587  %empty_119 = trunc i16 %edge_index_1D_8_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:607  %lshr_ln203_42 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_9_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_42"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:608  %zext_ln203_181 = zext i4 %lshr_ln203_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_181"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:609  %node_attr_1D_mat_4_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_4_0_V, i64 0, i64 %zext_ln203_181

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_addr_3"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:610  %node_attr_1D_mat_4_0_V_load_2 = load i256* %node_attr_1D_mat_4_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_load_2"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:611  %empty_121 = trunc i16 %edge_index_1D_9_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:631  %node_attr_1D_mat_4_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_4_1_V, i64 0, i64 %zext_ln203_179

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_addr"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:632  %node_attr_1D_mat_4_1_V_load = load i256* %node_attr_1D_mat_4_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_load"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:650  %node_attr_1D_mat_4_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_4_1_V, i64 0, i64 %zext_ln203_181

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_addr_3"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:651  %node_attr_1D_mat_4_1_V_load_2 = load i256* %node_attr_1D_mat_4_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_load_2"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:669  %node_attr_1D_mat_4_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_4_2_V, i64 0, i64 %zext_ln203_179

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_addr"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:670  %node_attr_1D_mat_4_2_V_load = load i256* %node_attr_1D_mat_4_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_load"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:688  %node_attr_1D_mat_4_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_4_2_V, i64 0, i64 %zext_ln203_181

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_addr_3"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:689  %node_attr_1D_mat_4_2_V_load_2 = load i256* %node_attr_1D_mat_4_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_load_2"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:713  %phi_input_6_V_35 = load i16* %edge_attr_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_35"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:715  %phi_input_7_V_20 = load i16* %edge_attr_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_20"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:717  %phi_input_8_V_20 = load i16* %edge_attr_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_20"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:719  %phi_input_9_V_20 = load i16* %edge_attr_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_20"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:721  %edge_index_1D_10_V_load = load i16* %edge_index_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_10_V_load"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:723  %edge_index_1D_11_V_load = load i16* %edge_index_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_11_V_load"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:724  %lshr_ln203_43 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_10_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_43"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:725  %zext_ln203_183 = zext i4 %lshr_ln203_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_183"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:726  %node_attr_1D_mat_5_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_5_0_V, i64 0, i64 %zext_ln203_183

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_addr"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:727  %node_attr_1D_mat_5_0_V_load = load i256* %node_attr_1D_mat_5_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_load"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:728  %empty_123 = trunc i16 %edge_index_1D_10_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:748  %lshr_ln203_44 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_11_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_44"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:749  %zext_ln203_185 = zext i4 %lshr_ln203_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_185"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:750  %node_attr_1D_mat_5_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_5_0_V, i64 0, i64 %zext_ln203_185

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_addr_3"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:751  %node_attr_1D_mat_5_0_V_load_2 = load i256* %node_attr_1D_mat_5_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_load_2"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:752  %empty_125 = trunc i16 %edge_index_1D_11_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:772  %node_attr_1D_mat_5_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_5_1_V, i64 0, i64 %zext_ln203_183

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_addr"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:773  %node_attr_1D_mat_5_1_V_load = load i256* %node_attr_1D_mat_5_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_load"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:791  %node_attr_1D_mat_5_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_5_1_V, i64 0, i64 %zext_ln203_185

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_addr_3"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:792  %node_attr_1D_mat_5_1_V_load_2 = load i256* %node_attr_1D_mat_5_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_load_2"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:810  %node_attr_1D_mat_5_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_5_2_V, i64 0, i64 %zext_ln203_183

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_addr"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:811  %node_attr_1D_mat_5_2_V_load = load i256* %node_attr_1D_mat_5_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_load"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:829  %node_attr_1D_mat_5_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_5_2_V, i64 0, i64 %zext_ln203_185

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_addr_3"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:830  %node_attr_1D_mat_5_2_V_load_2 = load i256* %node_attr_1D_mat_5_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_load_2"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:854  %phi_input_6_V_36 = load i16* %edge_attr_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_36"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:856  %phi_input_7_V_21 = load i16* %edge_attr_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_21"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:858  %phi_input_8_V_21 = load i16* %edge_attr_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_21"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:860  %phi_input_9_V_21 = load i16* %edge_attr_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_21"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:862  %edge_index_1D_12_V_load = load i16* %edge_index_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_12_V_load"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:864  %edge_index_1D_13_V_load = load i16* %edge_index_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_13_V_load"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:865  %lshr_ln203_45 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_12_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_45"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:866  %zext_ln203_187 = zext i4 %lshr_ln203_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_187"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:867  %node_attr_1D_mat_6_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_6_0_V, i64 0, i64 %zext_ln203_187

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_addr"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:868  %node_attr_1D_mat_6_0_V_load = load i256* %node_attr_1D_mat_6_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_load"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:869  %empty_127 = trunc i16 %edge_index_1D_12_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:889  %lshr_ln203_46 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_13_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_46"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:890  %zext_ln203_189 = zext i4 %lshr_ln203_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_189"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:891  %node_attr_1D_mat_6_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_6_0_V, i64 0, i64 %zext_ln203_189

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_addr_3"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:892  %node_attr_1D_mat_6_0_V_load_2 = load i256* %node_attr_1D_mat_6_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_load_2"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:893  %empty_129 = trunc i16 %edge_index_1D_13_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:913  %node_attr_1D_mat_6_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_6_1_V, i64 0, i64 %zext_ln203_187

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_addr"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:914  %node_attr_1D_mat_6_1_V_load = load i256* %node_attr_1D_mat_6_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_load"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:932  %node_attr_1D_mat_6_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_6_1_V, i64 0, i64 %zext_ln203_189

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_addr_3"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:933  %node_attr_1D_mat_6_1_V_load_2 = load i256* %node_attr_1D_mat_6_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_load_2"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:951  %node_attr_1D_mat_6_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_6_2_V, i64 0, i64 %zext_ln203_187

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_addr"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:952  %node_attr_1D_mat_6_2_V_load = load i256* %node_attr_1D_mat_6_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_load"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:970  %node_attr_1D_mat_6_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_6_2_V, i64 0, i64 %zext_ln203_189

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_addr_3"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:971  %node_attr_1D_mat_6_2_V_load_2 = load i256* %node_attr_1D_mat_6_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_load_2"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:995  %phi_input_6_V_37 = load i16* %edge_attr_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_37"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:997  %phi_input_7_V_22 = load i16* %edge_attr_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_22"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:999  %phi_input_8_V_22 = load i16* %edge_attr_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_22"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1001  %phi_input_9_V_22 = load i16* %edge_attr_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_22"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1003  %edge_index_1D_14_V_load = load i16* %edge_index_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_14_V_load"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1005  %edge_index_1D_15_V_load = load i16* %edge_index_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_15_V_load"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1006  %lshr_ln203_47 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_14_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_47"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1007  %zext_ln203_191 = zext i4 %lshr_ln203_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_191"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1008  %node_attr_1D_mat_7_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_7_0_V, i64 0, i64 %zext_ln203_191

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_addr"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1009  %node_attr_1D_mat_7_0_V_load = load i256* %node_attr_1D_mat_7_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_load"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1010  %empty_131 = trunc i16 %edge_index_1D_14_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1030  %lshr_ln203_48 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_15_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_48"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1031  %zext_ln203_193 = zext i4 %lshr_ln203_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_193"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1032  %node_attr_1D_mat_7_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_7_0_V, i64 0, i64 %zext_ln203_193

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_addr_3"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1033  %node_attr_1D_mat_7_0_V_load_2 = load i256* %node_attr_1D_mat_7_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_load_2"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1034  %empty_133 = trunc i16 %edge_index_1D_15_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1054  %node_attr_1D_mat_7_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_7_1_V, i64 0, i64 %zext_ln203_191

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_addr"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1055  %node_attr_1D_mat_7_1_V_load = load i256* %node_attr_1D_mat_7_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_load"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1073  %node_attr_1D_mat_7_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_7_1_V, i64 0, i64 %zext_ln203_193

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_addr_3"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1074  %node_attr_1D_mat_7_1_V_load_2 = load i256* %node_attr_1D_mat_7_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_load_2"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1092  %node_attr_1D_mat_7_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_7_2_V, i64 0, i64 %zext_ln203_191

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_addr"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1093  %node_attr_1D_mat_7_2_V_load = load i256* %node_attr_1D_mat_7_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_load"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1111  %node_attr_1D_mat_7_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_7_2_V, i64 0, i64 %zext_ln203_193

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_addr_3"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1112  %node_attr_1D_mat_7_2_V_load_2 = load i256* %node_attr_1D_mat_7_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_load_2"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1136  %phi_input_6_V_38 = load i16* %edge_attr_1D_32_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_38"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1138  %phi_input_7_V_23 = load i16* %edge_attr_1D_33_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_23"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1140  %phi_input_8_V_23 = load i16* %edge_attr_1D_34_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_23"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1142  %phi_input_9_V_23 = load i16* %edge_attr_1D_35_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_23"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1144  %edge_index_1D_16_V_load = load i16* %edge_index_1D_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_16_V_load"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1146  %edge_index_1D_17_V_load = load i16* %edge_index_1D_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_17_V_load"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1147  %lshr_ln203_49 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_16_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_49"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1148  %zext_ln203_195 = zext i4 %lshr_ln203_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_195"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1149  %node_attr_1D_mat_8_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_8_0_V, i64 0, i64 %zext_ln203_195

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_addr"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1150  %node_attr_1D_mat_8_0_V_load = load i256* %node_attr_1D_mat_8_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_load"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1151  %empty_135 = trunc i16 %edge_index_1D_16_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1171  %lshr_ln203_50 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_17_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_50"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1172  %zext_ln203_197 = zext i4 %lshr_ln203_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_197"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1173  %node_attr_1D_mat_8_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_8_0_V, i64 0, i64 %zext_ln203_197

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_addr_3"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1174  %node_attr_1D_mat_8_0_V_load_2 = load i256* %node_attr_1D_mat_8_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_load_2"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1175  %empty_137 = trunc i16 %edge_index_1D_17_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1195  %node_attr_1D_mat_8_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_8_1_V, i64 0, i64 %zext_ln203_195

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_addr"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1196  %node_attr_1D_mat_8_1_V_load = load i256* %node_attr_1D_mat_8_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_load"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1214  %node_attr_1D_mat_8_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_8_1_V, i64 0, i64 %zext_ln203_197

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_addr_3"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1215  %node_attr_1D_mat_8_1_V_load_2 = load i256* %node_attr_1D_mat_8_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_load_2"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1233  %node_attr_1D_mat_8_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_8_2_V, i64 0, i64 %zext_ln203_195

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_addr"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1234  %node_attr_1D_mat_8_2_V_load = load i256* %node_attr_1D_mat_8_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_load"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1252  %node_attr_1D_mat_8_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_8_2_V, i64 0, i64 %zext_ln203_197

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_addr_3"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1253  %node_attr_1D_mat_8_2_V_load_2 = load i256* %node_attr_1D_mat_8_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_load_2"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1277  %phi_input_6_V_39 = load i16* %edge_attr_1D_36_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_39"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1279  %phi_input_7_V_24 = load i16* %edge_attr_1D_37_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_24"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1281  %phi_input_8_V_24 = load i16* %edge_attr_1D_38_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_24"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1283  %phi_input_9_V_24 = load i16* %edge_attr_1D_39_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_24"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1285  %edge_index_1D_18_V_load = load i16* %edge_index_1D_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_18_V_load"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1287  %edge_index_1D_19_V_load = load i16* %edge_index_1D_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_19_V_load"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1288  %lshr_ln203_51 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_18_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_51"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1289  %zext_ln203_198 = zext i4 %lshr_ln203_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_198"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1290  %node_attr_1D_mat_9_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_9_0_V, i64 0, i64 %zext_ln203_198

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_addr"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1291  %node_attr_1D_mat_9_0_V_load = load i256* %node_attr_1D_mat_9_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_load"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1292  %empty_139 = trunc i16 %edge_index_1D_18_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1312  %lshr_ln203_52 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_19_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_52"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1313  %zext_ln203_199 = zext i4 %lshr_ln203_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_199"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1314  %node_attr_1D_mat_9_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_9_0_V, i64 0, i64 %zext_ln203_199

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_addr_3"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1315  %node_attr_1D_mat_9_0_V_load_2 = load i256* %node_attr_1D_mat_9_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_load_2"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1316  %empty_141 = trunc i16 %edge_index_1D_19_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1336  %node_attr_1D_mat_9_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_9_1_V, i64 0, i64 %zext_ln203_198

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_addr"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1337  %node_attr_1D_mat_9_1_V_load = load i256* %node_attr_1D_mat_9_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_load"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1355  %node_attr_1D_mat_9_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_9_1_V, i64 0, i64 %zext_ln203_199

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_addr_3"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1356  %node_attr_1D_mat_9_1_V_load_2 = load i256* %node_attr_1D_mat_9_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_load_2"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1374  %node_attr_1D_mat_9_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_9_2_V, i64 0, i64 %zext_ln203_198

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_addr"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1375  %node_attr_1D_mat_9_2_V_load = load i256* %node_attr_1D_mat_9_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_load"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1393  %node_attr_1D_mat_9_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_9_2_V, i64 0, i64 %zext_ln203_199

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_addr_3"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1394  %node_attr_1D_mat_9_2_V_load_2 = load i256* %node_attr_1D_mat_9_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_load_2"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1418  %phi_input_6_V_40 = load i16* %edge_attr_1D_40_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_40"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1420  %phi_input_7_V_25 = load i16* %edge_attr_1D_41_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_25"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1422  %phi_input_8_V_25 = load i16* %edge_attr_1D_42_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_25"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1424  %phi_input_9_V_25 = load i16* %edge_attr_1D_43_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_25"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1426  %edge_index_1D_20_V_load = load i16* %edge_index_1D_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_20_V_load"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1428  %edge_index_1D_21_V_load = load i16* %edge_index_1D_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_21_V_load"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1429  %lshr_ln203_53 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_20_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_53"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1430  %zext_ln203_200 = zext i4 %lshr_ln203_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_200"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1431  %node_attr_1D_mat_10_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_10_0_V, i64 0, i64 %zext_ln203_200

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_addr"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1432  %node_attr_1D_mat_10_0_V_load = load i256* %node_attr_1D_mat_10_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_load"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1433  %empty_143 = trunc i16 %edge_index_1D_20_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1453  %lshr_ln203_54 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_21_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_54"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1454  %zext_ln203_201 = zext i4 %lshr_ln203_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_201"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1455  %node_attr_1D_mat_10_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_10_0_V, i64 0, i64 %zext_ln203_201

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_addr_3"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1456  %node_attr_1D_mat_10_0_V_load_2 = load i256* %node_attr_1D_mat_10_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_load_2"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1457  %empty_145 = trunc i16 %edge_index_1D_21_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1477  %node_attr_1D_mat_10_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_10_1_V, i64 0, i64 %zext_ln203_200

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_addr"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1478  %node_attr_1D_mat_10_1_V_load = load i256* %node_attr_1D_mat_10_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_load"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1496  %node_attr_1D_mat_10_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_10_1_V, i64 0, i64 %zext_ln203_201

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_addr_3"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1497  %node_attr_1D_mat_10_1_V_load_2 = load i256* %node_attr_1D_mat_10_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_load_2"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1515  %node_attr_1D_mat_10_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_10_2_V, i64 0, i64 %zext_ln203_200

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_addr"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1516  %node_attr_1D_mat_10_2_V_load = load i256* %node_attr_1D_mat_10_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_load"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1534  %node_attr_1D_mat_10_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_10_2_V, i64 0, i64 %zext_ln203_201

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_addr_3"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1535  %node_attr_1D_mat_10_2_V_load_2 = load i256* %node_attr_1D_mat_10_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_load_2"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1559  %phi_input_6_V_41 = load i16* %edge_attr_1D_44_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_41"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1561  %phi_input_7_V_26 = load i16* %edge_attr_1D_45_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_26"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1563  %phi_input_8_V_26 = load i16* %edge_attr_1D_46_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_26"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1565  %phi_input_9_V_26 = load i16* %edge_attr_1D_47_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_26"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1567  %edge_index_1D_22_V_load = load i16* %edge_index_1D_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_22_V_load"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="16" op_0_bw="4">
<![CDATA[
edge_loop_1:1569  %edge_index_1D_23_V_load = load i16* %edge_index_1D_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_23_V_load"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1570  %lshr_ln203_55 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_22_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_55"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1571  %zext_ln203_202 = zext i4 %lshr_ln203_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_202"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1572  %node_attr_1D_mat_11_0_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_11_0_V, i64 0, i64 %zext_ln203_202

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_addr"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1573  %node_attr_1D_mat_11_0_V_load = load i256* %node_attr_1D_mat_11_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_load"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1574  %empty_147 = trunc i16 %edge_index_1D_22_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1594  %lshr_ln203_56 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_23_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_56"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="4">
<![CDATA[
edge_loop_1:1595  %zext_ln203_203 = zext i4 %lshr_ln203_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_203"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1596  %node_attr_1D_mat_11_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_11_0_V, i64 0, i64 %zext_ln203_203

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_addr_3"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1597  %node_attr_1D_mat_11_0_V_load_2 = load i256* %node_attr_1D_mat_11_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_load_2"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="4" op_0_bw="16">
<![CDATA[
edge_loop_1:1598  %empty_149 = trunc i16 %edge_index_1D_23_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1618  %node_attr_1D_mat_11_1_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_11_1_V, i64 0, i64 %zext_ln203_202

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_addr"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1619  %node_attr_1D_mat_11_1_V_load = load i256* %node_attr_1D_mat_11_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_load"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1637  %node_attr_1D_mat_11_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_11_1_V, i64 0, i64 %zext_ln203_203

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_addr_3"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1638  %node_attr_1D_mat_11_1_V_load_2 = load i256* %node_attr_1D_mat_11_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_load_2"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1656  %node_attr_1D_mat_11_2_V_addr = getelementptr [7 x i256]* %node_attr_1D_mat_11_2_V, i64 0, i64 %zext_ln203_202

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_addr"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1657  %node_attr_1D_mat_11_2_V_load = load i256* %node_attr_1D_mat_11_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_load"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1675  %node_attr_1D_mat_11_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_11_2_V, i64 0, i64 %zext_ln203_203

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_addr_3"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1676  %node_attr_1D_mat_11_2_V_load_2 = load i256* %node_attr_1D_mat_11_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_load_2"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:1  %phi_input_6_V_42 = load i16* %edge_attr_1D_48_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_42"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:3  %phi_input_7_V_27 = load i16* %edge_attr_1D_49_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_27"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:5  %phi_input_8_V_27 = load i16* %edge_attr_1D_50_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_27"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:7  %phi_input_9_V_27 = load i16* %edge_attr_1D_51_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_27"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:9  %edge_index_1D_24_V_load = load i16* %edge_index_1D_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_24_V_load"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:11  %edge_index_1D_25_V_load = load i16* %edge_index_1D_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_25_V_load"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:12  %lshr_ln203_57 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_24_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_57"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:13  %zext_ln203_204 = zext i4 %lshr_ln203_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_204"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:14  %node_attr_1D_mat_12_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_12_0_V, i64 0, i64 %zext_ln203_204

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_addr_3"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:15  %node_attr_1D_mat_12_0_V_load = load i256* %node_attr_1D_mat_12_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_load"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:16  %empty_152 = trunc i16 %edge_index_1D_24_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:36  %lshr_ln203_58 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_25_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_58"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:37  %zext_ln203_205 = zext i4 %lshr_ln203_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_205"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:38  %node_attr_1D_mat_12_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_12_0_V, i64 0, i64 %zext_ln203_205

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_addr_4"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:39  %node_attr_1D_mat_12_0_V_load_2 = load i256* %node_attr_1D_mat_12_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_load_2"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:40  %empty_154 = trunc i16 %edge_index_1D_25_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:60  %node_attr_1D_mat_12_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_12_1_V, i64 0, i64 %zext_ln203_204

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_addr_3"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:61  %node_attr_1D_mat_12_1_V_load = load i256* %node_attr_1D_mat_12_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_load"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:79  %node_attr_1D_mat_12_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_12_1_V, i64 0, i64 %zext_ln203_205

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_addr_4"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:80  %node_attr_1D_mat_12_1_V_load_2 = load i256* %node_attr_1D_mat_12_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_load_2"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:98  %node_attr_1D_mat_12_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_12_2_V, i64 0, i64 %zext_ln203_204

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_addr_3"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:99  %node_attr_1D_mat_12_2_V_load = load i256* %node_attr_1D_mat_12_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_load"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:117  %node_attr_1D_mat_12_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_12_2_V, i64 0, i64 %zext_ln203_205

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_addr_4"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:118  %node_attr_1D_mat_12_2_V_load_2 = load i256* %node_attr_1D_mat_12_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_load_2"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:142  %phi_input_6_V_43 = load i16* %edge_attr_1D_52_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_43"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:144  %phi_input_7_V_28 = load i16* %edge_attr_1D_53_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_28"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:146  %phi_input_8_V_28 = load i16* %edge_attr_1D_54_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_28"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:148  %phi_input_9_V_28 = load i16* %edge_attr_1D_55_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_28"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:150  %edge_index_1D_26_V_load = load i16* %edge_index_1D_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_26_V_load"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:152  %edge_index_1D_27_V_load = load i16* %edge_index_1D_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_27_V_load"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:153  %lshr_ln203_59 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_26_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_59"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:154  %zext_ln203_206 = zext i4 %lshr_ln203_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_206"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:155  %node_attr_1D_mat_13_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_13_0_V, i64 0, i64 %zext_ln203_206

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_addr_3"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:156  %node_attr_1D_mat_13_0_V_load = load i256* %node_attr_1D_mat_13_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_load"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:157  %empty_156 = trunc i16 %edge_index_1D_26_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:177  %lshr_ln203_60 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_27_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_60"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:178  %zext_ln203_207 = zext i4 %lshr_ln203_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_207"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:179  %node_attr_1D_mat_13_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_13_0_V, i64 0, i64 %zext_ln203_207

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_addr_4"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:180  %node_attr_1D_mat_13_0_V_load_2 = load i256* %node_attr_1D_mat_13_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_load_2"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:181  %empty_158 = trunc i16 %edge_index_1D_27_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:201  %node_attr_1D_mat_13_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_13_1_V, i64 0, i64 %zext_ln203_206

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_addr_3"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:202  %node_attr_1D_mat_13_1_V_load = load i256* %node_attr_1D_mat_13_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_load"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:220  %node_attr_1D_mat_13_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_13_1_V, i64 0, i64 %zext_ln203_207

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_addr_4"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:221  %node_attr_1D_mat_13_1_V_load_2 = load i256* %node_attr_1D_mat_13_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_load_2"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:239  %node_attr_1D_mat_13_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_13_2_V, i64 0, i64 %zext_ln203_206

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_addr_3"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:240  %node_attr_1D_mat_13_2_V_load = load i256* %node_attr_1D_mat_13_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_load"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:258  %node_attr_1D_mat_13_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_13_2_V, i64 0, i64 %zext_ln203_207

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_addr_4"/></StgValue>
</operation>

<operation id="860" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:259  %node_attr_1D_mat_13_2_V_load_2 = load i256* %node_attr_1D_mat_13_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_load_2"/></StgValue>
</operation>

<operation id="861" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:283  %phi_input_6_V_44 = load i16* %edge_attr_1D_56_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_44"/></StgValue>
</operation>

<operation id="862" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:285  %phi_input_7_V_29 = load i16* %edge_attr_1D_57_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_29"/></StgValue>
</operation>

<operation id="863" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:287  %phi_input_8_V_29 = load i16* %edge_attr_1D_58_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_29"/></StgValue>
</operation>

<operation id="864" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:289  %phi_input_9_V_29 = load i16* %edge_attr_1D_59_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_29"/></StgValue>
</operation>

<operation id="865" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:291  %edge_index_1D_28_V_load = load i16* %edge_index_1D_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_28_V_load"/></StgValue>
</operation>

<operation id="866" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:293  %edge_index_1D_29_V_load = load i16* %edge_index_1D_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_29_V_load"/></StgValue>
</operation>

<operation id="867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:294  %lshr_ln203_61 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_28_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_61"/></StgValue>
</operation>

<operation id="868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:295  %zext_ln203_208 = zext i4 %lshr_ln203_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_208"/></StgValue>
</operation>

<operation id="869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:296  %node_attr_1D_mat_14_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_14_0_V, i64 0, i64 %zext_ln203_208

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_addr_3"/></StgValue>
</operation>

<operation id="870" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:297  %node_attr_1D_mat_14_0_V_load = load i256* %node_attr_1D_mat_14_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_load"/></StgValue>
</operation>

<operation id="871" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:298  %empty_160 = trunc i16 %edge_index_1D_28_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:318  %lshr_ln203_62 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_29_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_62"/></StgValue>
</operation>

<operation id="873" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:319  %zext_ln203_209 = zext i4 %lshr_ln203_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_209"/></StgValue>
</operation>

<operation id="874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:320  %node_attr_1D_mat_14_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_14_0_V, i64 0, i64 %zext_ln203_209

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_addr_4"/></StgValue>
</operation>

<operation id="875" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:321  %node_attr_1D_mat_14_0_V_load_2 = load i256* %node_attr_1D_mat_14_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_load_2"/></StgValue>
</operation>

<operation id="876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:322  %empty_162 = trunc i16 %edge_index_1D_29_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:342  %node_attr_1D_mat_14_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_14_1_V, i64 0, i64 %zext_ln203_208

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_addr_3"/></StgValue>
</operation>

<operation id="878" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:343  %node_attr_1D_mat_14_1_V_load = load i256* %node_attr_1D_mat_14_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_load"/></StgValue>
</operation>

<operation id="879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:361  %node_attr_1D_mat_14_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_14_1_V, i64 0, i64 %zext_ln203_209

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_addr_4"/></StgValue>
</operation>

<operation id="880" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:362  %node_attr_1D_mat_14_1_V_load_2 = load i256* %node_attr_1D_mat_14_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_load_2"/></StgValue>
</operation>

<operation id="881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:380  %node_attr_1D_mat_14_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_14_2_V, i64 0, i64 %zext_ln203_208

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_addr_3"/></StgValue>
</operation>

<operation id="882" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:381  %node_attr_1D_mat_14_2_V_load = load i256* %node_attr_1D_mat_14_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_load"/></StgValue>
</operation>

<operation id="883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:399  %node_attr_1D_mat_14_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_14_2_V, i64 0, i64 %zext_ln203_209

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_addr_4"/></StgValue>
</operation>

<operation id="884" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:400  %node_attr_1D_mat_14_2_V_load_2 = load i256* %node_attr_1D_mat_14_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_load_2"/></StgValue>
</operation>

<operation id="885" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:424  %phi_input_6_V_45 = load i16* %edge_attr_1D_60_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_6_V_45"/></StgValue>
</operation>

<operation id="886" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:426  %phi_input_7_V_30 = load i16* %edge_attr_1D_61_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_7_V_30"/></StgValue>
</operation>

<operation id="887" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:428  %phi_input_8_V_30 = load i16* %edge_attr_1D_62_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_8_V_30"/></StgValue>
</operation>

<operation id="888" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:430  %phi_input_9_V_30 = load i16* %edge_attr_1D_63_V_addr, align 2

]]></Node>
<StgValue><ssdm name="phi_input_9_V_30"/></StgValue>
</operation>

<operation id="889" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:432  %edge_index_1D_30_V_load = load i16* %edge_index_1D_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_30_V_load"/></StgValue>
</operation>

<operation id="890" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:434  %edge_index_1D_31_V_load = load i16* %edge_index_1D_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="edge_index_1D_31_V_load"/></StgValue>
</operation>

<operation id="891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:435  %lshr_ln203_63 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_30_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_63"/></StgValue>
</operation>

<operation id="892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:436  %zext_ln203_210 = zext i4 %lshr_ln203_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_210"/></StgValue>
</operation>

<operation id="893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:437  %node_attr_1D_mat_15_0_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_15_0_V, i64 0, i64 %zext_ln203_210

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_addr_3"/></StgValue>
</operation>

<operation id="894" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:438  %node_attr_1D_mat_15_0_V_load = load i256* %node_attr_1D_mat_15_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_load"/></StgValue>
</operation>

<operation id="895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:439  %empty_164 = trunc i16 %edge_index_1D_30_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="896" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:459  %lshr_ln203_64 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %edge_index_1D_31_V_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_64"/></StgValue>
</operation>

<operation id="897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:460  %zext_ln203_211 = zext i4 %lshr_ln203_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_211"/></StgValue>
</operation>

<operation id="898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:461  %node_attr_1D_mat_15_0_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_15_0_V, i64 0, i64 %zext_ln203_211

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_addr_4"/></StgValue>
</operation>

<operation id="899" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:462  %node_attr_1D_mat_15_0_V_load_2 = load i256* %node_attr_1D_mat_15_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_load_2"/></StgValue>
</operation>

<operation id="900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="4" op_0_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:463  %empty_166 = trunc i16 %edge_index_1D_31_V_load to i4

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="901" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:483  %node_attr_1D_mat_15_1_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_15_1_V, i64 0, i64 %zext_ln203_210

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_addr_3"/></StgValue>
</operation>

<operation id="902" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:484  %node_attr_1D_mat_15_1_V_load = load i256* %node_attr_1D_mat_15_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_load"/></StgValue>
</operation>

<operation id="903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:502  %node_attr_1D_mat_15_1_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_15_1_V, i64 0, i64 %zext_ln203_211

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_addr_4"/></StgValue>
</operation>

<operation id="904" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:503  %node_attr_1D_mat_15_1_V_load_2 = load i256* %node_attr_1D_mat_15_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_load_2"/></StgValue>
</operation>

<operation id="905" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:521  %node_attr_1D_mat_15_2_V_addr_3 = getelementptr [7 x i256]* %node_attr_1D_mat_15_2_V, i64 0, i64 %zext_ln203_210

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_addr_3"/></StgValue>
</operation>

<operation id="906" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:522  %node_attr_1D_mat_15_2_V_load = load i256* %node_attr_1D_mat_15_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_load"/></StgValue>
</operation>

<operation id="907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="3" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:540  %node_attr_1D_mat_15_2_V_addr_4 = getelementptr [7 x i256]* %node_attr_1D_mat_15_2_V, i64 0, i64 %zext_ln203_211

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_addr_4"/></StgValue>
</operation>

<operation id="908" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:541  %node_attr_1D_mat_15_2_V_load_2 = load i256* %node_attr_1D_mat_15_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="909" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:21  %node_attr_1D_mat_0_0_V_load = load i256* %node_attr_1D_mat_0_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_load"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:23  %tmp_68 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_102, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:24  %empty_103 = or i8 %tmp_68, 15

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:25  %icmp_ln203 = icmp ugt i8 %tmp_68, %empty_103

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:26  %zext_ln203_420 = zext i8 %tmp_68 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_420"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:27  %zext_ln203_421 = zext i8 %empty_103 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_421"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:28  %tmp_132 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:29  %sub_ln203 = sub i9 %zext_ln203_420, %zext_ln203_421

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:30  %xor_ln203 = xor i9 %zext_ln203_420, 255

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:31  %sub_ln203_288 = sub i9 %zext_ln203_421, %zext_ln203_420

]]></Node>
<StgValue><ssdm name="sub_ln203_288"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:32  %select_ln203 = select i1 %icmp_ln203, i9 %sub_ln203, i9 %sub_ln203_288

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:33  %select_ln203_288 = select i1 %icmp_ln203, i256 %tmp_132, i256 %node_attr_1D_mat_0_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_288"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:34  %select_ln203_289 = select i1 %icmp_ln203, i9 %xor_ln203, i9 %zext_ln203_420

]]></Node>
<StgValue><ssdm name="select_ln203_289"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:35  %sub_ln203_289 = sub i9 255, %select_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203_289"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:36  %zext_ln203_422 = zext i9 %select_ln203_289 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_422"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:37  %zext_ln203_423 = zext i9 %sub_ln203_289 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_423"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:38  %lshr_ln203 = lshr i256 %select_ln203_288, %zext_ln203_422

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:39  %lshr_ln203_224 = lshr i256 -1, %zext_ln203_423

]]></Node>
<StgValue><ssdm name="lshr_ln203_224"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:40  %and_ln203 = and i256 %lshr_ln203, %lshr_ln203_224

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:41  %phi_input_3_V = trunc i256 %and_ln203 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:45  %node_attr_1D_mat_0_0_V_load_2 = load i256* %node_attr_1D_mat_0_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_0_V_load_2"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:47  %tmp_69 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_104, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:48  %empty_105 = or i8 %tmp_69, 15

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:49  %icmp_ln203_96 = icmp ugt i8 %tmp_69, %empty_105

]]></Node>
<StgValue><ssdm name="icmp_ln203_96"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:50  %zext_ln203_424 = zext i8 %tmp_69 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_424"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:51  %zext_ln203_425 = zext i8 %empty_105 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_425"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:52  %tmp_133 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:53  %sub_ln203_290 = sub i9 %zext_ln203_424, %zext_ln203_425

]]></Node>
<StgValue><ssdm name="sub_ln203_290"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:54  %xor_ln203_96 = xor i9 %zext_ln203_424, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_96"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:55  %sub_ln203_291 = sub i9 %zext_ln203_425, %zext_ln203_424

]]></Node>
<StgValue><ssdm name="sub_ln203_291"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:56  %select_ln203_290 = select i1 %icmp_ln203_96, i9 %sub_ln203_290, i9 %sub_ln203_291

]]></Node>
<StgValue><ssdm name="select_ln203_290"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:57  %select_ln203_291 = select i1 %icmp_ln203_96, i256 %tmp_133, i256 %node_attr_1D_mat_0_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_291"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:58  %select_ln203_292 = select i1 %icmp_ln203_96, i9 %xor_ln203_96, i9 %zext_ln203_424

]]></Node>
<StgValue><ssdm name="select_ln203_292"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:59  %sub_ln203_292 = sub i9 255, %select_ln203_290

]]></Node>
<StgValue><ssdm name="sub_ln203_292"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:60  %zext_ln203_426 = zext i9 %select_ln203_292 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_426"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:61  %zext_ln203_427 = zext i9 %sub_ln203_292 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_427"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:62  %lshr_ln203_225 = lshr i256 %select_ln203_291, %zext_ln203_426

]]></Node>
<StgValue><ssdm name="lshr_ln203_225"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:63  %lshr_ln203_226 = lshr i256 -1, %zext_ln203_427

]]></Node>
<StgValue><ssdm name="lshr_ln203_226"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:64  %and_ln203_96 = and i256 %lshr_ln203_225, %lshr_ln203_226

]]></Node>
<StgValue><ssdm name="and_ln203_96"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:65  %phi_input_0_V = trunc i256 %and_ln203_96 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:67  %node_attr_1D_mat_0_1_V_load = load i256* %node_attr_1D_mat_0_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_load"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:68  %icmp_ln203_97 = icmp ugt i8 %tmp_68, %empty_103

]]></Node>
<StgValue><ssdm name="icmp_ln203_97"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:69  %zext_ln203_428 = zext i8 %tmp_68 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_428"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:70  %zext_ln203_429 = zext i8 %empty_103 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_429"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:71  %tmp_134 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:72  %sub_ln203_293 = sub i9 %zext_ln203_428, %zext_ln203_429

]]></Node>
<StgValue><ssdm name="sub_ln203_293"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:73  %xor_ln203_97 = xor i9 %zext_ln203_428, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_97"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:74  %sub_ln203_294 = sub i9 %zext_ln203_429, %zext_ln203_428

]]></Node>
<StgValue><ssdm name="sub_ln203_294"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:75  %select_ln203_293 = select i1 %icmp_ln203_97, i9 %sub_ln203_293, i9 %sub_ln203_294

]]></Node>
<StgValue><ssdm name="select_ln203_293"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:76  %select_ln203_294 = select i1 %icmp_ln203_97, i256 %tmp_134, i256 %node_attr_1D_mat_0_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_294"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:77  %select_ln203_295 = select i1 %icmp_ln203_97, i9 %xor_ln203_97, i9 %zext_ln203_428

]]></Node>
<StgValue><ssdm name="select_ln203_295"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:78  %sub_ln203_295 = sub i9 255, %select_ln203_293

]]></Node>
<StgValue><ssdm name="sub_ln203_295"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:79  %zext_ln203_430 = zext i9 %select_ln203_295 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_430"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:80  %zext_ln203_431 = zext i9 %sub_ln203_295 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_431"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:81  %lshr_ln203_227 = lshr i256 %select_ln203_294, %zext_ln203_430

]]></Node>
<StgValue><ssdm name="lshr_ln203_227"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:82  %lshr_ln203_228 = lshr i256 -1, %zext_ln203_431

]]></Node>
<StgValue><ssdm name="lshr_ln203_228"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:83  %and_ln203_97 = and i256 %lshr_ln203_227, %lshr_ln203_228

]]></Node>
<StgValue><ssdm name="and_ln203_97"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:84  %phi_input_4_V = trunc i256 %and_ln203_97 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:86  %node_attr_1D_mat_0_1_V_load_2 = load i256* %node_attr_1D_mat_0_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_1_V_load_2"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:87  %icmp_ln203_98 = icmp ugt i8 %tmp_69, %empty_105

]]></Node>
<StgValue><ssdm name="icmp_ln203_98"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:88  %zext_ln203_432 = zext i8 %tmp_69 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_432"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:89  %zext_ln203_433 = zext i8 %empty_105 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_433"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:90  %tmp_135 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:91  %sub_ln203_296 = sub i9 %zext_ln203_432, %zext_ln203_433

]]></Node>
<StgValue><ssdm name="sub_ln203_296"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:92  %xor_ln203_98 = xor i9 %zext_ln203_432, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_98"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:93  %sub_ln203_297 = sub i9 %zext_ln203_433, %zext_ln203_432

]]></Node>
<StgValue><ssdm name="sub_ln203_297"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:94  %select_ln203_296 = select i1 %icmp_ln203_98, i9 %sub_ln203_296, i9 %sub_ln203_297

]]></Node>
<StgValue><ssdm name="select_ln203_296"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:95  %select_ln203_297 = select i1 %icmp_ln203_98, i256 %tmp_135, i256 %node_attr_1D_mat_0_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_297"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:96  %select_ln203_298 = select i1 %icmp_ln203_98, i9 %xor_ln203_98, i9 %zext_ln203_432

]]></Node>
<StgValue><ssdm name="select_ln203_298"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:97  %sub_ln203_298 = sub i9 255, %select_ln203_296

]]></Node>
<StgValue><ssdm name="sub_ln203_298"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:98  %zext_ln203_434 = zext i9 %select_ln203_298 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_434"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:99  %zext_ln203_435 = zext i9 %sub_ln203_298 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_435"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:100  %lshr_ln203_229 = lshr i256 %select_ln203_297, %zext_ln203_434

]]></Node>
<StgValue><ssdm name="lshr_ln203_229"/></StgValue>
</operation>

<operation id="982" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:101  %lshr_ln203_230 = lshr i256 -1, %zext_ln203_435

]]></Node>
<StgValue><ssdm name="lshr_ln203_230"/></StgValue>
</operation>

<operation id="983" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:102  %and_ln203_98 = and i256 %lshr_ln203_229, %lshr_ln203_230

]]></Node>
<StgValue><ssdm name="and_ln203_98"/></StgValue>
</operation>

<operation id="984" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:103  %phi_input_1_V = trunc i256 %and_ln203_98 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V"/></StgValue>
</operation>

<operation id="985" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:105  %node_attr_1D_mat_0_2_V_load = load i256* %node_attr_1D_mat_0_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_load"/></StgValue>
</operation>

<operation id="986" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:106  %icmp_ln203_99 = icmp ugt i8 %tmp_68, %empty_103

]]></Node>
<StgValue><ssdm name="icmp_ln203_99"/></StgValue>
</operation>

<operation id="987" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:107  %zext_ln203_436 = zext i8 %tmp_68 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_436"/></StgValue>
</operation>

<operation id="988" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:108  %zext_ln203_437 = zext i8 %empty_103 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_437"/></StgValue>
</operation>

<operation id="989" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:109  %tmp_136 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="990" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:110  %sub_ln203_299 = sub i9 %zext_ln203_436, %zext_ln203_437

]]></Node>
<StgValue><ssdm name="sub_ln203_299"/></StgValue>
</operation>

<operation id="991" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:111  %xor_ln203_99 = xor i9 %zext_ln203_436, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_99"/></StgValue>
</operation>

<operation id="992" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:112  %sub_ln203_300 = sub i9 %zext_ln203_437, %zext_ln203_436

]]></Node>
<StgValue><ssdm name="sub_ln203_300"/></StgValue>
</operation>

<operation id="993" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:113  %select_ln203_299 = select i1 %icmp_ln203_99, i9 %sub_ln203_299, i9 %sub_ln203_300

]]></Node>
<StgValue><ssdm name="select_ln203_299"/></StgValue>
</operation>

<operation id="994" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:114  %select_ln203_300 = select i1 %icmp_ln203_99, i256 %tmp_136, i256 %node_attr_1D_mat_0_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_300"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:115  %select_ln203_301 = select i1 %icmp_ln203_99, i9 %xor_ln203_99, i9 %zext_ln203_436

]]></Node>
<StgValue><ssdm name="select_ln203_301"/></StgValue>
</operation>

<operation id="996" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:116  %sub_ln203_301 = sub i9 255, %select_ln203_299

]]></Node>
<StgValue><ssdm name="sub_ln203_301"/></StgValue>
</operation>

<operation id="997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:117  %zext_ln203_438 = zext i9 %select_ln203_301 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_438"/></StgValue>
</operation>

<operation id="998" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:118  %zext_ln203_439 = zext i9 %sub_ln203_301 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_439"/></StgValue>
</operation>

<operation id="999" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:119  %lshr_ln203_231 = lshr i256 %select_ln203_300, %zext_ln203_438

]]></Node>
<StgValue><ssdm name="lshr_ln203_231"/></StgValue>
</operation>

<operation id="1000" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:120  %lshr_ln203_232 = lshr i256 -1, %zext_ln203_439

]]></Node>
<StgValue><ssdm name="lshr_ln203_232"/></StgValue>
</operation>

<operation id="1001" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:121  %and_ln203_99 = and i256 %lshr_ln203_231, %lshr_ln203_232

]]></Node>
<StgValue><ssdm name="and_ln203_99"/></StgValue>
</operation>

<operation id="1002" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:122  %phi_input_5_V = trunc i256 %and_ln203_99 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V"/></StgValue>
</operation>

<operation id="1003" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:124  %node_attr_1D_mat_0_2_V_load_2 = load i256* %node_attr_1D_mat_0_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_0_2_V_load_2"/></StgValue>
</operation>

<operation id="1004" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:125  %icmp_ln203_100 = icmp ugt i8 %tmp_69, %empty_105

]]></Node>
<StgValue><ssdm name="icmp_ln203_100"/></StgValue>
</operation>

<operation id="1005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:126  %zext_ln203_440 = zext i8 %tmp_69 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_440"/></StgValue>
</operation>

<operation id="1006" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:127  %zext_ln203_441 = zext i8 %empty_105 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_441"/></StgValue>
</operation>

<operation id="1007" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:128  %tmp_137 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_0_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1008" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:129  %sub_ln203_302 = sub i9 %zext_ln203_440, %zext_ln203_441

]]></Node>
<StgValue><ssdm name="sub_ln203_302"/></StgValue>
</operation>

<operation id="1009" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:130  %xor_ln203_100 = xor i9 %zext_ln203_440, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_100"/></StgValue>
</operation>

<operation id="1010" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:131  %sub_ln203_303 = sub i9 %zext_ln203_441, %zext_ln203_440

]]></Node>
<StgValue><ssdm name="sub_ln203_303"/></StgValue>
</operation>

<operation id="1011" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:132  %select_ln203_302 = select i1 %icmp_ln203_100, i9 %sub_ln203_302, i9 %sub_ln203_303

]]></Node>
<StgValue><ssdm name="select_ln203_302"/></StgValue>
</operation>

<operation id="1012" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:133  %select_ln203_303 = select i1 %icmp_ln203_100, i256 %tmp_137, i256 %node_attr_1D_mat_0_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_303"/></StgValue>
</operation>

<operation id="1013" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:134  %select_ln203_304 = select i1 %icmp_ln203_100, i9 %xor_ln203_100, i9 %zext_ln203_440

]]></Node>
<StgValue><ssdm name="select_ln203_304"/></StgValue>
</operation>

<operation id="1014" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:135  %sub_ln203_304 = sub i9 255, %select_ln203_302

]]></Node>
<StgValue><ssdm name="sub_ln203_304"/></StgValue>
</operation>

<operation id="1015" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:136  %zext_ln203_442 = zext i9 %select_ln203_304 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_442"/></StgValue>
</operation>

<operation id="1016" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:137  %zext_ln203_443 = zext i9 %sub_ln203_304 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_443"/></StgValue>
</operation>

<operation id="1017" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:138  %lshr_ln203_233 = lshr i256 %select_ln203_303, %zext_ln203_442

]]></Node>
<StgValue><ssdm name="lshr_ln203_233"/></StgValue>
</operation>

<operation id="1018" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:139  %lshr_ln203_234 = lshr i256 -1, %zext_ln203_443

]]></Node>
<StgValue><ssdm name="lshr_ln203_234"/></StgValue>
</operation>

<operation id="1019" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:140  %and_ln203_100 = and i256 %lshr_ln203_233, %lshr_ln203_234

]]></Node>
<StgValue><ssdm name="and_ln203_100"/></StgValue>
</operation>

<operation id="1020" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:141  %phi_input_2_V = trunc i256 %and_ln203_100 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V"/></StgValue>
</operation>

<operation id="1021" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:163  %node_attr_1D_mat_1_0_V_load = load i256* %node_attr_1D_mat_1_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_load"/></StgValue>
</operation>

<operation id="1022" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:165  %tmp_70 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_107, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1023" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:166  %empty_108 = or i8 %tmp_70, 15

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1024" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:167  %icmp_ln203_101 = icmp ugt i8 %tmp_70, %empty_108

]]></Node>
<StgValue><ssdm name="icmp_ln203_101"/></StgValue>
</operation>

<operation id="1025" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:168  %zext_ln203_444 = zext i8 %tmp_70 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_444"/></StgValue>
</operation>

<operation id="1026" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:169  %zext_ln203_445 = zext i8 %empty_108 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_445"/></StgValue>
</operation>

<operation id="1027" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:170  %tmp_138 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1028" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:171  %sub_ln203_305 = sub i9 %zext_ln203_444, %zext_ln203_445

]]></Node>
<StgValue><ssdm name="sub_ln203_305"/></StgValue>
</operation>

<operation id="1029" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:172  %xor_ln203_101 = xor i9 %zext_ln203_444, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_101"/></StgValue>
</operation>

<operation id="1030" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:173  %sub_ln203_306 = sub i9 %zext_ln203_445, %zext_ln203_444

]]></Node>
<StgValue><ssdm name="sub_ln203_306"/></StgValue>
</operation>

<operation id="1031" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:174  %select_ln203_305 = select i1 %icmp_ln203_101, i9 %sub_ln203_305, i9 %sub_ln203_306

]]></Node>
<StgValue><ssdm name="select_ln203_305"/></StgValue>
</operation>

<operation id="1032" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:175  %select_ln203_306 = select i1 %icmp_ln203_101, i256 %tmp_138, i256 %node_attr_1D_mat_1_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_306"/></StgValue>
</operation>

<operation id="1033" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:176  %select_ln203_307 = select i1 %icmp_ln203_101, i9 %xor_ln203_101, i9 %zext_ln203_444

]]></Node>
<StgValue><ssdm name="select_ln203_307"/></StgValue>
</operation>

<operation id="1034" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:177  %sub_ln203_307 = sub i9 255, %select_ln203_305

]]></Node>
<StgValue><ssdm name="sub_ln203_307"/></StgValue>
</operation>

<operation id="1035" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:178  %zext_ln203_446 = zext i9 %select_ln203_307 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_446"/></StgValue>
</operation>

<operation id="1036" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:179  %zext_ln203_447 = zext i9 %sub_ln203_307 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_447"/></StgValue>
</operation>

<operation id="1037" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:180  %lshr_ln203_235 = lshr i256 %select_ln203_306, %zext_ln203_446

]]></Node>
<StgValue><ssdm name="lshr_ln203_235"/></StgValue>
</operation>

<operation id="1038" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:181  %lshr_ln203_236 = lshr i256 -1, %zext_ln203_447

]]></Node>
<StgValue><ssdm name="lshr_ln203_236"/></StgValue>
</operation>

<operation id="1039" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:182  %and_ln203_101 = and i256 %lshr_ln203_235, %lshr_ln203_236

]]></Node>
<StgValue><ssdm name="and_ln203_101"/></StgValue>
</operation>

<operation id="1040" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:183  %phi_input_3_V_31 = trunc i256 %and_ln203_101 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_31"/></StgValue>
</operation>

<operation id="1041" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:187  %node_attr_1D_mat_1_0_V_load_2 = load i256* %node_attr_1D_mat_1_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_0_V_load_2"/></StgValue>
</operation>

<operation id="1042" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:189  %tmp_71 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_109, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1043" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:190  %empty_110 = or i8 %tmp_71, 15

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1044" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:191  %icmp_ln203_102 = icmp ugt i8 %tmp_71, %empty_110

]]></Node>
<StgValue><ssdm name="icmp_ln203_102"/></StgValue>
</operation>

<operation id="1045" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:192  %zext_ln203_448 = zext i8 %tmp_71 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_448"/></StgValue>
</operation>

<operation id="1046" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:193  %zext_ln203_449 = zext i8 %empty_110 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_449"/></StgValue>
</operation>

<operation id="1047" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:194  %tmp_139 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1048" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:195  %sub_ln203_308 = sub i9 %zext_ln203_448, %zext_ln203_449

]]></Node>
<StgValue><ssdm name="sub_ln203_308"/></StgValue>
</operation>

<operation id="1049" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:196  %xor_ln203_102 = xor i9 %zext_ln203_448, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_102"/></StgValue>
</operation>

<operation id="1050" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:197  %sub_ln203_309 = sub i9 %zext_ln203_449, %zext_ln203_448

]]></Node>
<StgValue><ssdm name="sub_ln203_309"/></StgValue>
</operation>

<operation id="1051" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:198  %select_ln203_308 = select i1 %icmp_ln203_102, i9 %sub_ln203_308, i9 %sub_ln203_309

]]></Node>
<StgValue><ssdm name="select_ln203_308"/></StgValue>
</operation>

<operation id="1052" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:199  %select_ln203_309 = select i1 %icmp_ln203_102, i256 %tmp_139, i256 %node_attr_1D_mat_1_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_309"/></StgValue>
</operation>

<operation id="1053" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:200  %select_ln203_310 = select i1 %icmp_ln203_102, i9 %xor_ln203_102, i9 %zext_ln203_448

]]></Node>
<StgValue><ssdm name="select_ln203_310"/></StgValue>
</operation>

<operation id="1054" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:201  %sub_ln203_310 = sub i9 255, %select_ln203_308

]]></Node>
<StgValue><ssdm name="sub_ln203_310"/></StgValue>
</operation>

<operation id="1055" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:202  %zext_ln203_450 = zext i9 %select_ln203_310 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_450"/></StgValue>
</operation>

<operation id="1056" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:203  %zext_ln203_451 = zext i9 %sub_ln203_310 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_451"/></StgValue>
</operation>

<operation id="1057" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:204  %lshr_ln203_237 = lshr i256 %select_ln203_309, %zext_ln203_450

]]></Node>
<StgValue><ssdm name="lshr_ln203_237"/></StgValue>
</operation>

<operation id="1058" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:205  %lshr_ln203_238 = lshr i256 -1, %zext_ln203_451

]]></Node>
<StgValue><ssdm name="lshr_ln203_238"/></StgValue>
</operation>

<operation id="1059" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:206  %and_ln203_102 = and i256 %lshr_ln203_237, %lshr_ln203_238

]]></Node>
<StgValue><ssdm name="and_ln203_102"/></StgValue>
</operation>

<operation id="1060" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:207  %phi_input_0_V_31 = trunc i256 %and_ln203_102 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_31"/></StgValue>
</operation>

<operation id="1061" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:209  %node_attr_1D_mat_1_1_V_load = load i256* %node_attr_1D_mat_1_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_load"/></StgValue>
</operation>

<operation id="1062" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:210  %icmp_ln203_103 = icmp ugt i8 %tmp_70, %empty_108

]]></Node>
<StgValue><ssdm name="icmp_ln203_103"/></StgValue>
</operation>

<operation id="1063" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:211  %zext_ln203_452 = zext i8 %tmp_70 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_452"/></StgValue>
</operation>

<operation id="1064" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:212  %zext_ln203_453 = zext i8 %empty_108 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_453"/></StgValue>
</operation>

<operation id="1065" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:213  %tmp_140 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1066" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:214  %sub_ln203_311 = sub i9 %zext_ln203_452, %zext_ln203_453

]]></Node>
<StgValue><ssdm name="sub_ln203_311"/></StgValue>
</operation>

<operation id="1067" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:215  %xor_ln203_103 = xor i9 %zext_ln203_452, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_103"/></StgValue>
</operation>

<operation id="1068" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:216  %sub_ln203_312 = sub i9 %zext_ln203_453, %zext_ln203_452

]]></Node>
<StgValue><ssdm name="sub_ln203_312"/></StgValue>
</operation>

<operation id="1069" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:217  %select_ln203_311 = select i1 %icmp_ln203_103, i9 %sub_ln203_311, i9 %sub_ln203_312

]]></Node>
<StgValue><ssdm name="select_ln203_311"/></StgValue>
</operation>

<operation id="1070" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:218  %select_ln203_312 = select i1 %icmp_ln203_103, i256 %tmp_140, i256 %node_attr_1D_mat_1_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_312"/></StgValue>
</operation>

<operation id="1071" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:219  %select_ln203_313 = select i1 %icmp_ln203_103, i9 %xor_ln203_103, i9 %zext_ln203_452

]]></Node>
<StgValue><ssdm name="select_ln203_313"/></StgValue>
</operation>

<operation id="1072" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:220  %sub_ln203_313 = sub i9 255, %select_ln203_311

]]></Node>
<StgValue><ssdm name="sub_ln203_313"/></StgValue>
</operation>

<operation id="1073" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:221  %zext_ln203_454 = zext i9 %select_ln203_313 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_454"/></StgValue>
</operation>

<operation id="1074" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:222  %zext_ln203_455 = zext i9 %sub_ln203_313 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_455"/></StgValue>
</operation>

<operation id="1075" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:223  %lshr_ln203_239 = lshr i256 %select_ln203_312, %zext_ln203_454

]]></Node>
<StgValue><ssdm name="lshr_ln203_239"/></StgValue>
</operation>

<operation id="1076" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:224  %lshr_ln203_240 = lshr i256 -1, %zext_ln203_455

]]></Node>
<StgValue><ssdm name="lshr_ln203_240"/></StgValue>
</operation>

<operation id="1077" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:225  %and_ln203_103 = and i256 %lshr_ln203_239, %lshr_ln203_240

]]></Node>
<StgValue><ssdm name="and_ln203_103"/></StgValue>
</operation>

<operation id="1078" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:226  %phi_input_4_V_31 = trunc i256 %and_ln203_103 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_31"/></StgValue>
</operation>

<operation id="1079" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:228  %node_attr_1D_mat_1_1_V_load_2 = load i256* %node_attr_1D_mat_1_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_1_V_load_2"/></StgValue>
</operation>

<operation id="1080" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:229  %icmp_ln203_104 = icmp ugt i8 %tmp_71, %empty_110

]]></Node>
<StgValue><ssdm name="icmp_ln203_104"/></StgValue>
</operation>

<operation id="1081" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:230  %zext_ln203_456 = zext i8 %tmp_71 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_456"/></StgValue>
</operation>

<operation id="1082" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:231  %zext_ln203_457 = zext i8 %empty_110 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_457"/></StgValue>
</operation>

<operation id="1083" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:232  %tmp_141 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1084" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:233  %sub_ln203_314 = sub i9 %zext_ln203_456, %zext_ln203_457

]]></Node>
<StgValue><ssdm name="sub_ln203_314"/></StgValue>
</operation>

<operation id="1085" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:234  %xor_ln203_104 = xor i9 %zext_ln203_456, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_104"/></StgValue>
</operation>

<operation id="1086" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:235  %sub_ln203_315 = sub i9 %zext_ln203_457, %zext_ln203_456

]]></Node>
<StgValue><ssdm name="sub_ln203_315"/></StgValue>
</operation>

<operation id="1087" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:236  %select_ln203_314 = select i1 %icmp_ln203_104, i9 %sub_ln203_314, i9 %sub_ln203_315

]]></Node>
<StgValue><ssdm name="select_ln203_314"/></StgValue>
</operation>

<operation id="1088" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:237  %select_ln203_315 = select i1 %icmp_ln203_104, i256 %tmp_141, i256 %node_attr_1D_mat_1_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_315"/></StgValue>
</operation>

<operation id="1089" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:238  %select_ln203_316 = select i1 %icmp_ln203_104, i9 %xor_ln203_104, i9 %zext_ln203_456

]]></Node>
<StgValue><ssdm name="select_ln203_316"/></StgValue>
</operation>

<operation id="1090" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:239  %sub_ln203_316 = sub i9 255, %select_ln203_314

]]></Node>
<StgValue><ssdm name="sub_ln203_316"/></StgValue>
</operation>

<operation id="1091" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:240  %zext_ln203_458 = zext i9 %select_ln203_316 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_458"/></StgValue>
</operation>

<operation id="1092" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:241  %zext_ln203_459 = zext i9 %sub_ln203_316 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_459"/></StgValue>
</operation>

<operation id="1093" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:242  %lshr_ln203_241 = lshr i256 %select_ln203_315, %zext_ln203_458

]]></Node>
<StgValue><ssdm name="lshr_ln203_241"/></StgValue>
</operation>

<operation id="1094" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:243  %lshr_ln203_242 = lshr i256 -1, %zext_ln203_459

]]></Node>
<StgValue><ssdm name="lshr_ln203_242"/></StgValue>
</operation>

<operation id="1095" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:244  %and_ln203_104 = and i256 %lshr_ln203_241, %lshr_ln203_242

]]></Node>
<StgValue><ssdm name="and_ln203_104"/></StgValue>
</operation>

<operation id="1096" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:245  %phi_input_1_V_31 = trunc i256 %and_ln203_104 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_31"/></StgValue>
</operation>

<operation id="1097" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:247  %node_attr_1D_mat_1_2_V_load = load i256* %node_attr_1D_mat_1_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_load"/></StgValue>
</operation>

<operation id="1098" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:248  %icmp_ln203_105 = icmp ugt i8 %tmp_70, %empty_108

]]></Node>
<StgValue><ssdm name="icmp_ln203_105"/></StgValue>
</operation>

<operation id="1099" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:249  %zext_ln203_460 = zext i8 %tmp_70 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_460"/></StgValue>
</operation>

<operation id="1100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:250  %zext_ln203_461 = zext i8 %empty_108 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_461"/></StgValue>
</operation>

<operation id="1101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:251  %tmp_142 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1102" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:252  %sub_ln203_317 = sub i9 %zext_ln203_460, %zext_ln203_461

]]></Node>
<StgValue><ssdm name="sub_ln203_317"/></StgValue>
</operation>

<operation id="1103" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:253  %xor_ln203_105 = xor i9 %zext_ln203_460, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_105"/></StgValue>
</operation>

<operation id="1104" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:254  %sub_ln203_318 = sub i9 %zext_ln203_461, %zext_ln203_460

]]></Node>
<StgValue><ssdm name="sub_ln203_318"/></StgValue>
</operation>

<operation id="1105" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:255  %select_ln203_317 = select i1 %icmp_ln203_105, i9 %sub_ln203_317, i9 %sub_ln203_318

]]></Node>
<StgValue><ssdm name="select_ln203_317"/></StgValue>
</operation>

<operation id="1106" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:256  %select_ln203_318 = select i1 %icmp_ln203_105, i256 %tmp_142, i256 %node_attr_1D_mat_1_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_318"/></StgValue>
</operation>

<operation id="1107" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:257  %select_ln203_319 = select i1 %icmp_ln203_105, i9 %xor_ln203_105, i9 %zext_ln203_460

]]></Node>
<StgValue><ssdm name="select_ln203_319"/></StgValue>
</operation>

<operation id="1108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:258  %sub_ln203_319 = sub i9 255, %select_ln203_317

]]></Node>
<StgValue><ssdm name="sub_ln203_319"/></StgValue>
</operation>

<operation id="1109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:259  %zext_ln203_462 = zext i9 %select_ln203_319 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_462"/></StgValue>
</operation>

<operation id="1110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:260  %zext_ln203_463 = zext i9 %sub_ln203_319 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_463"/></StgValue>
</operation>

<operation id="1111" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:261  %lshr_ln203_243 = lshr i256 %select_ln203_318, %zext_ln203_462

]]></Node>
<StgValue><ssdm name="lshr_ln203_243"/></StgValue>
</operation>

<operation id="1112" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:262  %lshr_ln203_244 = lshr i256 -1, %zext_ln203_463

]]></Node>
<StgValue><ssdm name="lshr_ln203_244"/></StgValue>
</operation>

<operation id="1113" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:263  %and_ln203_105 = and i256 %lshr_ln203_243, %lshr_ln203_244

]]></Node>
<StgValue><ssdm name="and_ln203_105"/></StgValue>
</operation>

<operation id="1114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:264  %phi_input_5_V_31 = trunc i256 %and_ln203_105 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_31"/></StgValue>
</operation>

<operation id="1115" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:266  %node_attr_1D_mat_1_2_V_load_2 = load i256* %node_attr_1D_mat_1_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_1_2_V_load_2"/></StgValue>
</operation>

<operation id="1116" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:267  %icmp_ln203_106 = icmp ugt i8 %tmp_71, %empty_110

]]></Node>
<StgValue><ssdm name="icmp_ln203_106"/></StgValue>
</operation>

<operation id="1117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:268  %zext_ln203_464 = zext i8 %tmp_71 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_464"/></StgValue>
</operation>

<operation id="1118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:269  %zext_ln203_465 = zext i8 %empty_110 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_465"/></StgValue>
</operation>

<operation id="1119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:270  %tmp_143 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_1_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1120" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:271  %sub_ln203_320 = sub i9 %zext_ln203_464, %zext_ln203_465

]]></Node>
<StgValue><ssdm name="sub_ln203_320"/></StgValue>
</operation>

<operation id="1121" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:272  %xor_ln203_106 = xor i9 %zext_ln203_464, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_106"/></StgValue>
</operation>

<operation id="1122" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:273  %sub_ln203_321 = sub i9 %zext_ln203_465, %zext_ln203_464

]]></Node>
<StgValue><ssdm name="sub_ln203_321"/></StgValue>
</operation>

<operation id="1123" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:274  %select_ln203_320 = select i1 %icmp_ln203_106, i9 %sub_ln203_320, i9 %sub_ln203_321

]]></Node>
<StgValue><ssdm name="select_ln203_320"/></StgValue>
</operation>

<operation id="1124" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:275  %select_ln203_321 = select i1 %icmp_ln203_106, i256 %tmp_143, i256 %node_attr_1D_mat_1_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_321"/></StgValue>
</operation>

<operation id="1125" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:276  %select_ln203_322 = select i1 %icmp_ln203_106, i9 %xor_ln203_106, i9 %zext_ln203_464

]]></Node>
<StgValue><ssdm name="select_ln203_322"/></StgValue>
</operation>

<operation id="1126" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:277  %sub_ln203_322 = sub i9 255, %select_ln203_320

]]></Node>
<StgValue><ssdm name="sub_ln203_322"/></StgValue>
</operation>

<operation id="1127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:278  %zext_ln203_466 = zext i9 %select_ln203_322 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_466"/></StgValue>
</operation>

<operation id="1128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:279  %zext_ln203_467 = zext i9 %sub_ln203_322 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_467"/></StgValue>
</operation>

<operation id="1129" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:280  %lshr_ln203_245 = lshr i256 %select_ln203_321, %zext_ln203_466

]]></Node>
<StgValue><ssdm name="lshr_ln203_245"/></StgValue>
</operation>

<operation id="1130" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:281  %lshr_ln203_246 = lshr i256 -1, %zext_ln203_467

]]></Node>
<StgValue><ssdm name="lshr_ln203_246"/></StgValue>
</operation>

<operation id="1131" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:282  %and_ln203_106 = and i256 %lshr_ln203_245, %lshr_ln203_246

]]></Node>
<StgValue><ssdm name="and_ln203_106"/></StgValue>
</operation>

<operation id="1132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:283  %phi_input_2_V_31 = trunc i256 %and_ln203_106 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_31"/></StgValue>
</operation>

<operation id="1133" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:304  %node_attr_1D_mat_2_0_V_load = load i256* %node_attr_1D_mat_2_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_load"/></StgValue>
</operation>

<operation id="1134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:306  %tmp_72 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_111, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:307  %empty_112 = or i8 %tmp_72, 15

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="1136" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:308  %icmp_ln203_107 = icmp ugt i8 %tmp_72, %empty_112

]]></Node>
<StgValue><ssdm name="icmp_ln203_107"/></StgValue>
</operation>

<operation id="1137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:309  %zext_ln203_468 = zext i8 %tmp_72 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_468"/></StgValue>
</operation>

<operation id="1138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:310  %zext_ln203_469 = zext i8 %empty_112 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_469"/></StgValue>
</operation>

<operation id="1139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:311  %tmp_144 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1140" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:312  %sub_ln203_323 = sub i9 %zext_ln203_468, %zext_ln203_469

]]></Node>
<StgValue><ssdm name="sub_ln203_323"/></StgValue>
</operation>

<operation id="1141" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:313  %xor_ln203_107 = xor i9 %zext_ln203_468, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_107"/></StgValue>
</operation>

<operation id="1142" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:314  %sub_ln203_324 = sub i9 %zext_ln203_469, %zext_ln203_468

]]></Node>
<StgValue><ssdm name="sub_ln203_324"/></StgValue>
</operation>

<operation id="1143" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:315  %select_ln203_323 = select i1 %icmp_ln203_107, i9 %sub_ln203_323, i9 %sub_ln203_324

]]></Node>
<StgValue><ssdm name="select_ln203_323"/></StgValue>
</operation>

<operation id="1144" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:316  %select_ln203_324 = select i1 %icmp_ln203_107, i256 %tmp_144, i256 %node_attr_1D_mat_2_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_324"/></StgValue>
</operation>

<operation id="1145" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:317  %select_ln203_325 = select i1 %icmp_ln203_107, i9 %xor_ln203_107, i9 %zext_ln203_468

]]></Node>
<StgValue><ssdm name="select_ln203_325"/></StgValue>
</operation>

<operation id="1146" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:318  %sub_ln203_325 = sub i9 255, %select_ln203_323

]]></Node>
<StgValue><ssdm name="sub_ln203_325"/></StgValue>
</operation>

<operation id="1147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:319  %zext_ln203_470 = zext i9 %select_ln203_325 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_470"/></StgValue>
</operation>

<operation id="1148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:320  %zext_ln203_471 = zext i9 %sub_ln203_325 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_471"/></StgValue>
</operation>

<operation id="1149" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:321  %lshr_ln203_247 = lshr i256 %select_ln203_324, %zext_ln203_470

]]></Node>
<StgValue><ssdm name="lshr_ln203_247"/></StgValue>
</operation>

<operation id="1150" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:322  %lshr_ln203_248 = lshr i256 -1, %zext_ln203_471

]]></Node>
<StgValue><ssdm name="lshr_ln203_248"/></StgValue>
</operation>

<operation id="1151" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:323  %and_ln203_107 = and i256 %lshr_ln203_247, %lshr_ln203_248

]]></Node>
<StgValue><ssdm name="and_ln203_107"/></StgValue>
</operation>

<operation id="1152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:324  %phi_input_3_V_32 = trunc i256 %and_ln203_107 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_32"/></StgValue>
</operation>

<operation id="1153" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:328  %node_attr_1D_mat_2_0_V_load_2 = load i256* %node_attr_1D_mat_2_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_0_V_load_2"/></StgValue>
</operation>

<operation id="1154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:330  %tmp_73 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_113, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:331  %empty_114 = or i8 %tmp_73, 15

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="1156" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:332  %icmp_ln203_108 = icmp ugt i8 %tmp_73, %empty_114

]]></Node>
<StgValue><ssdm name="icmp_ln203_108"/></StgValue>
</operation>

<operation id="1157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:333  %zext_ln203_472 = zext i8 %tmp_73 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_472"/></StgValue>
</operation>

<operation id="1158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:334  %zext_ln203_473 = zext i8 %empty_114 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_473"/></StgValue>
</operation>

<operation id="1159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:335  %tmp_145 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1160" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:336  %sub_ln203_326 = sub i9 %zext_ln203_472, %zext_ln203_473

]]></Node>
<StgValue><ssdm name="sub_ln203_326"/></StgValue>
</operation>

<operation id="1161" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:337  %xor_ln203_108 = xor i9 %zext_ln203_472, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_108"/></StgValue>
</operation>

<operation id="1162" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:338  %sub_ln203_327 = sub i9 %zext_ln203_473, %zext_ln203_472

]]></Node>
<StgValue><ssdm name="sub_ln203_327"/></StgValue>
</operation>

<operation id="1163" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:339  %select_ln203_326 = select i1 %icmp_ln203_108, i9 %sub_ln203_326, i9 %sub_ln203_327

]]></Node>
<StgValue><ssdm name="select_ln203_326"/></StgValue>
</operation>

<operation id="1164" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:340  %select_ln203_327 = select i1 %icmp_ln203_108, i256 %tmp_145, i256 %node_attr_1D_mat_2_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_327"/></StgValue>
</operation>

<operation id="1165" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:341  %select_ln203_328 = select i1 %icmp_ln203_108, i9 %xor_ln203_108, i9 %zext_ln203_472

]]></Node>
<StgValue><ssdm name="select_ln203_328"/></StgValue>
</operation>

<operation id="1166" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:342  %sub_ln203_328 = sub i9 255, %select_ln203_326

]]></Node>
<StgValue><ssdm name="sub_ln203_328"/></StgValue>
</operation>

<operation id="1167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:343  %zext_ln203_474 = zext i9 %select_ln203_328 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_474"/></StgValue>
</operation>

<operation id="1168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:344  %zext_ln203_475 = zext i9 %sub_ln203_328 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_475"/></StgValue>
</operation>

<operation id="1169" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:345  %lshr_ln203_249 = lshr i256 %select_ln203_327, %zext_ln203_474

]]></Node>
<StgValue><ssdm name="lshr_ln203_249"/></StgValue>
</operation>

<operation id="1170" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:346  %lshr_ln203_250 = lshr i256 -1, %zext_ln203_475

]]></Node>
<StgValue><ssdm name="lshr_ln203_250"/></StgValue>
</operation>

<operation id="1171" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:347  %and_ln203_108 = and i256 %lshr_ln203_249, %lshr_ln203_250

]]></Node>
<StgValue><ssdm name="and_ln203_108"/></StgValue>
</operation>

<operation id="1172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:348  %phi_input_0_V_32 = trunc i256 %and_ln203_108 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_32"/></StgValue>
</operation>

<operation id="1173" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:350  %node_attr_1D_mat_2_1_V_load = load i256* %node_attr_1D_mat_2_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_load"/></StgValue>
</operation>

<operation id="1174" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:351  %icmp_ln203_109 = icmp ugt i8 %tmp_72, %empty_112

]]></Node>
<StgValue><ssdm name="icmp_ln203_109"/></StgValue>
</operation>

<operation id="1175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:352  %zext_ln203_476 = zext i8 %tmp_72 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_476"/></StgValue>
</operation>

<operation id="1176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:353  %zext_ln203_477 = zext i8 %empty_112 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_477"/></StgValue>
</operation>

<operation id="1177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:354  %tmp_146 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1178" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:355  %sub_ln203_329 = sub i9 %zext_ln203_476, %zext_ln203_477

]]></Node>
<StgValue><ssdm name="sub_ln203_329"/></StgValue>
</operation>

<operation id="1179" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:356  %xor_ln203_109 = xor i9 %zext_ln203_476, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_109"/></StgValue>
</operation>

<operation id="1180" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:357  %sub_ln203_330 = sub i9 %zext_ln203_477, %zext_ln203_476

]]></Node>
<StgValue><ssdm name="sub_ln203_330"/></StgValue>
</operation>

<operation id="1181" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:358  %select_ln203_329 = select i1 %icmp_ln203_109, i9 %sub_ln203_329, i9 %sub_ln203_330

]]></Node>
<StgValue><ssdm name="select_ln203_329"/></StgValue>
</operation>

<operation id="1182" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:359  %select_ln203_330 = select i1 %icmp_ln203_109, i256 %tmp_146, i256 %node_attr_1D_mat_2_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_330"/></StgValue>
</operation>

<operation id="1183" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:360  %select_ln203_331 = select i1 %icmp_ln203_109, i9 %xor_ln203_109, i9 %zext_ln203_476

]]></Node>
<StgValue><ssdm name="select_ln203_331"/></StgValue>
</operation>

<operation id="1184" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:361  %sub_ln203_331 = sub i9 255, %select_ln203_329

]]></Node>
<StgValue><ssdm name="sub_ln203_331"/></StgValue>
</operation>

<operation id="1185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:362  %zext_ln203_478 = zext i9 %select_ln203_331 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_478"/></StgValue>
</operation>

<operation id="1186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:363  %zext_ln203_479 = zext i9 %sub_ln203_331 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_479"/></StgValue>
</operation>

<operation id="1187" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:364  %lshr_ln203_251 = lshr i256 %select_ln203_330, %zext_ln203_478

]]></Node>
<StgValue><ssdm name="lshr_ln203_251"/></StgValue>
</operation>

<operation id="1188" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:365  %lshr_ln203_252 = lshr i256 -1, %zext_ln203_479

]]></Node>
<StgValue><ssdm name="lshr_ln203_252"/></StgValue>
</operation>

<operation id="1189" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:366  %and_ln203_109 = and i256 %lshr_ln203_251, %lshr_ln203_252

]]></Node>
<StgValue><ssdm name="and_ln203_109"/></StgValue>
</operation>

<operation id="1190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:367  %phi_input_4_V_32 = trunc i256 %and_ln203_109 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_32"/></StgValue>
</operation>

<operation id="1191" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:369  %node_attr_1D_mat_2_1_V_load_2 = load i256* %node_attr_1D_mat_2_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_1_V_load_2"/></StgValue>
</operation>

<operation id="1192" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:370  %icmp_ln203_110 = icmp ugt i8 %tmp_73, %empty_114

]]></Node>
<StgValue><ssdm name="icmp_ln203_110"/></StgValue>
</operation>

<operation id="1193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:371  %zext_ln203_480 = zext i8 %tmp_73 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_480"/></StgValue>
</operation>

<operation id="1194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:372  %zext_ln203_481 = zext i8 %empty_114 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_481"/></StgValue>
</operation>

<operation id="1195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:373  %tmp_147 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1196" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:374  %sub_ln203_332 = sub i9 %zext_ln203_480, %zext_ln203_481

]]></Node>
<StgValue><ssdm name="sub_ln203_332"/></StgValue>
</operation>

<operation id="1197" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:375  %xor_ln203_110 = xor i9 %zext_ln203_480, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_110"/></StgValue>
</operation>

<operation id="1198" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:376  %sub_ln203_333 = sub i9 %zext_ln203_481, %zext_ln203_480

]]></Node>
<StgValue><ssdm name="sub_ln203_333"/></StgValue>
</operation>

<operation id="1199" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:377  %select_ln203_332 = select i1 %icmp_ln203_110, i9 %sub_ln203_332, i9 %sub_ln203_333

]]></Node>
<StgValue><ssdm name="select_ln203_332"/></StgValue>
</operation>

<operation id="1200" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:378  %select_ln203_333 = select i1 %icmp_ln203_110, i256 %tmp_147, i256 %node_attr_1D_mat_2_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_333"/></StgValue>
</operation>

<operation id="1201" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:379  %select_ln203_334 = select i1 %icmp_ln203_110, i9 %xor_ln203_110, i9 %zext_ln203_480

]]></Node>
<StgValue><ssdm name="select_ln203_334"/></StgValue>
</operation>

<operation id="1202" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:380  %sub_ln203_334 = sub i9 255, %select_ln203_332

]]></Node>
<StgValue><ssdm name="sub_ln203_334"/></StgValue>
</operation>

<operation id="1203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:381  %zext_ln203_482 = zext i9 %select_ln203_334 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_482"/></StgValue>
</operation>

<operation id="1204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:382  %zext_ln203_483 = zext i9 %sub_ln203_334 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_483"/></StgValue>
</operation>

<operation id="1205" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:383  %lshr_ln203_253 = lshr i256 %select_ln203_333, %zext_ln203_482

]]></Node>
<StgValue><ssdm name="lshr_ln203_253"/></StgValue>
</operation>

<operation id="1206" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:384  %lshr_ln203_254 = lshr i256 -1, %zext_ln203_483

]]></Node>
<StgValue><ssdm name="lshr_ln203_254"/></StgValue>
</operation>

<operation id="1207" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:385  %and_ln203_110 = and i256 %lshr_ln203_253, %lshr_ln203_254

]]></Node>
<StgValue><ssdm name="and_ln203_110"/></StgValue>
</operation>

<operation id="1208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:386  %phi_input_1_V_32 = trunc i256 %and_ln203_110 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_32"/></StgValue>
</operation>

<operation id="1209" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:388  %node_attr_1D_mat_2_2_V_load = load i256* %node_attr_1D_mat_2_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_load"/></StgValue>
</operation>

<operation id="1210" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:389  %icmp_ln203_111 = icmp ugt i8 %tmp_72, %empty_112

]]></Node>
<StgValue><ssdm name="icmp_ln203_111"/></StgValue>
</operation>

<operation id="1211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:390  %zext_ln203_484 = zext i8 %tmp_72 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_484"/></StgValue>
</operation>

<operation id="1212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:391  %zext_ln203_485 = zext i8 %empty_112 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_485"/></StgValue>
</operation>

<operation id="1213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:392  %tmp_148 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1214" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:393  %sub_ln203_335 = sub i9 %zext_ln203_484, %zext_ln203_485

]]></Node>
<StgValue><ssdm name="sub_ln203_335"/></StgValue>
</operation>

<operation id="1215" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:394  %xor_ln203_111 = xor i9 %zext_ln203_484, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_111"/></StgValue>
</operation>

<operation id="1216" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:395  %sub_ln203_336 = sub i9 %zext_ln203_485, %zext_ln203_484

]]></Node>
<StgValue><ssdm name="sub_ln203_336"/></StgValue>
</operation>

<operation id="1217" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:396  %select_ln203_335 = select i1 %icmp_ln203_111, i9 %sub_ln203_335, i9 %sub_ln203_336

]]></Node>
<StgValue><ssdm name="select_ln203_335"/></StgValue>
</operation>

<operation id="1218" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:397  %select_ln203_336 = select i1 %icmp_ln203_111, i256 %tmp_148, i256 %node_attr_1D_mat_2_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_336"/></StgValue>
</operation>

<operation id="1219" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:398  %select_ln203_337 = select i1 %icmp_ln203_111, i9 %xor_ln203_111, i9 %zext_ln203_484

]]></Node>
<StgValue><ssdm name="select_ln203_337"/></StgValue>
</operation>

<operation id="1220" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:399  %sub_ln203_337 = sub i9 255, %select_ln203_335

]]></Node>
<StgValue><ssdm name="sub_ln203_337"/></StgValue>
</operation>

<operation id="1221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:400  %zext_ln203_486 = zext i9 %select_ln203_337 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_486"/></StgValue>
</operation>

<operation id="1222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:401  %zext_ln203_487 = zext i9 %sub_ln203_337 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_487"/></StgValue>
</operation>

<operation id="1223" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:402  %lshr_ln203_255 = lshr i256 %select_ln203_336, %zext_ln203_486

]]></Node>
<StgValue><ssdm name="lshr_ln203_255"/></StgValue>
</operation>

<operation id="1224" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:403  %lshr_ln203_256 = lshr i256 -1, %zext_ln203_487

]]></Node>
<StgValue><ssdm name="lshr_ln203_256"/></StgValue>
</operation>

<operation id="1225" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:404  %and_ln203_111 = and i256 %lshr_ln203_255, %lshr_ln203_256

]]></Node>
<StgValue><ssdm name="and_ln203_111"/></StgValue>
</operation>

<operation id="1226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:405  %phi_input_5_V_32 = trunc i256 %and_ln203_111 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_32"/></StgValue>
</operation>

<operation id="1227" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:407  %node_attr_1D_mat_2_2_V_load_2 = load i256* %node_attr_1D_mat_2_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_2_2_V_load_2"/></StgValue>
</operation>

<operation id="1228" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:408  %icmp_ln203_112 = icmp ugt i8 %tmp_73, %empty_114

]]></Node>
<StgValue><ssdm name="icmp_ln203_112"/></StgValue>
</operation>

<operation id="1229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:409  %zext_ln203_488 = zext i8 %tmp_73 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_488"/></StgValue>
</operation>

<operation id="1230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:410  %zext_ln203_489 = zext i8 %empty_114 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_489"/></StgValue>
</operation>

<operation id="1231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:411  %tmp_149 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_2_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1232" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:412  %sub_ln203_338 = sub i9 %zext_ln203_488, %zext_ln203_489

]]></Node>
<StgValue><ssdm name="sub_ln203_338"/></StgValue>
</operation>

<operation id="1233" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:413  %xor_ln203_112 = xor i9 %zext_ln203_488, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_112"/></StgValue>
</operation>

<operation id="1234" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:414  %sub_ln203_339 = sub i9 %zext_ln203_489, %zext_ln203_488

]]></Node>
<StgValue><ssdm name="sub_ln203_339"/></StgValue>
</operation>

<operation id="1235" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:415  %select_ln203_338 = select i1 %icmp_ln203_112, i9 %sub_ln203_338, i9 %sub_ln203_339

]]></Node>
<StgValue><ssdm name="select_ln203_338"/></StgValue>
</operation>

<operation id="1236" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:416  %select_ln203_339 = select i1 %icmp_ln203_112, i256 %tmp_149, i256 %node_attr_1D_mat_2_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_339"/></StgValue>
</operation>

<operation id="1237" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:417  %select_ln203_340 = select i1 %icmp_ln203_112, i9 %xor_ln203_112, i9 %zext_ln203_488

]]></Node>
<StgValue><ssdm name="select_ln203_340"/></StgValue>
</operation>

<operation id="1238" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:418  %sub_ln203_340 = sub i9 255, %select_ln203_338

]]></Node>
<StgValue><ssdm name="sub_ln203_340"/></StgValue>
</operation>

<operation id="1239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:419  %zext_ln203_490 = zext i9 %select_ln203_340 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_490"/></StgValue>
</operation>

<operation id="1240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:420  %zext_ln203_491 = zext i9 %sub_ln203_340 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_491"/></StgValue>
</operation>

<operation id="1241" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:421  %lshr_ln203_257 = lshr i256 %select_ln203_339, %zext_ln203_490

]]></Node>
<StgValue><ssdm name="lshr_ln203_257"/></StgValue>
</operation>

<operation id="1242" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:422  %lshr_ln203_258 = lshr i256 -1, %zext_ln203_491

]]></Node>
<StgValue><ssdm name="lshr_ln203_258"/></StgValue>
</operation>

<operation id="1243" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:423  %and_ln203_112 = and i256 %lshr_ln203_257, %lshr_ln203_258

]]></Node>
<StgValue><ssdm name="and_ln203_112"/></StgValue>
</operation>

<operation id="1244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:424  %phi_input_2_V_32 = trunc i256 %and_ln203_112 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_32"/></StgValue>
</operation>

<operation id="1245" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:445  %node_attr_1D_mat_3_0_V_load = load i256* %node_attr_1D_mat_3_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_load"/></StgValue>
</operation>

<operation id="1246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:447  %tmp_74 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_115, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:448  %empty_116 = or i8 %tmp_74, 15

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1248" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:449  %icmp_ln203_113 = icmp ugt i8 %tmp_74, %empty_116

]]></Node>
<StgValue><ssdm name="icmp_ln203_113"/></StgValue>
</operation>

<operation id="1249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:450  %zext_ln203_492 = zext i8 %tmp_74 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_492"/></StgValue>
</operation>

<operation id="1250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:451  %zext_ln203_493 = zext i8 %empty_116 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_493"/></StgValue>
</operation>

<operation id="1251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:452  %tmp_150 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1252" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:453  %sub_ln203_341 = sub i9 %zext_ln203_492, %zext_ln203_493

]]></Node>
<StgValue><ssdm name="sub_ln203_341"/></StgValue>
</operation>

<operation id="1253" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:454  %xor_ln203_113 = xor i9 %zext_ln203_492, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_113"/></StgValue>
</operation>

<operation id="1254" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:455  %sub_ln203_342 = sub i9 %zext_ln203_493, %zext_ln203_492

]]></Node>
<StgValue><ssdm name="sub_ln203_342"/></StgValue>
</operation>

<operation id="1255" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:456  %select_ln203_341 = select i1 %icmp_ln203_113, i9 %sub_ln203_341, i9 %sub_ln203_342

]]></Node>
<StgValue><ssdm name="select_ln203_341"/></StgValue>
</operation>

<operation id="1256" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:457  %select_ln203_342 = select i1 %icmp_ln203_113, i256 %tmp_150, i256 %node_attr_1D_mat_3_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_342"/></StgValue>
</operation>

<operation id="1257" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:458  %select_ln203_343 = select i1 %icmp_ln203_113, i9 %xor_ln203_113, i9 %zext_ln203_492

]]></Node>
<StgValue><ssdm name="select_ln203_343"/></StgValue>
</operation>

<operation id="1258" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:459  %sub_ln203_343 = sub i9 255, %select_ln203_341

]]></Node>
<StgValue><ssdm name="sub_ln203_343"/></StgValue>
</operation>

<operation id="1259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:460  %zext_ln203_494 = zext i9 %select_ln203_343 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_494"/></StgValue>
</operation>

<operation id="1260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:461  %zext_ln203_495 = zext i9 %sub_ln203_343 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_495"/></StgValue>
</operation>

<operation id="1261" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:462  %lshr_ln203_259 = lshr i256 %select_ln203_342, %zext_ln203_494

]]></Node>
<StgValue><ssdm name="lshr_ln203_259"/></StgValue>
</operation>

<operation id="1262" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:463  %lshr_ln203_260 = lshr i256 -1, %zext_ln203_495

]]></Node>
<StgValue><ssdm name="lshr_ln203_260"/></StgValue>
</operation>

<operation id="1263" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:464  %and_ln203_113 = and i256 %lshr_ln203_259, %lshr_ln203_260

]]></Node>
<StgValue><ssdm name="and_ln203_113"/></StgValue>
</operation>

<operation id="1264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:465  %phi_input_3_V_33 = trunc i256 %and_ln203_113 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_33"/></StgValue>
</operation>

<operation id="1265" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:469  %node_attr_1D_mat_3_0_V_load_2 = load i256* %node_attr_1D_mat_3_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_0_V_load_2"/></StgValue>
</operation>

<operation id="1266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:471  %tmp_75 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_117, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:472  %empty_118 = or i8 %tmp_75, 15

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="1268" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:473  %icmp_ln203_114 = icmp ugt i8 %tmp_75, %empty_118

]]></Node>
<StgValue><ssdm name="icmp_ln203_114"/></StgValue>
</operation>

<operation id="1269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:474  %zext_ln203_496 = zext i8 %tmp_75 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_496"/></StgValue>
</operation>

<operation id="1270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:475  %zext_ln203_497 = zext i8 %empty_118 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_497"/></StgValue>
</operation>

<operation id="1271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:476  %tmp_151 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1272" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:477  %sub_ln203_344 = sub i9 %zext_ln203_496, %zext_ln203_497

]]></Node>
<StgValue><ssdm name="sub_ln203_344"/></StgValue>
</operation>

<operation id="1273" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:478  %xor_ln203_114 = xor i9 %zext_ln203_496, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_114"/></StgValue>
</operation>

<operation id="1274" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:479  %sub_ln203_345 = sub i9 %zext_ln203_497, %zext_ln203_496

]]></Node>
<StgValue><ssdm name="sub_ln203_345"/></StgValue>
</operation>

<operation id="1275" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:480  %select_ln203_344 = select i1 %icmp_ln203_114, i9 %sub_ln203_344, i9 %sub_ln203_345

]]></Node>
<StgValue><ssdm name="select_ln203_344"/></StgValue>
</operation>

<operation id="1276" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:481  %select_ln203_345 = select i1 %icmp_ln203_114, i256 %tmp_151, i256 %node_attr_1D_mat_3_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_345"/></StgValue>
</operation>

<operation id="1277" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:482  %select_ln203_346 = select i1 %icmp_ln203_114, i9 %xor_ln203_114, i9 %zext_ln203_496

]]></Node>
<StgValue><ssdm name="select_ln203_346"/></StgValue>
</operation>

<operation id="1278" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:483  %sub_ln203_346 = sub i9 255, %select_ln203_344

]]></Node>
<StgValue><ssdm name="sub_ln203_346"/></StgValue>
</operation>

<operation id="1279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:484  %zext_ln203_498 = zext i9 %select_ln203_346 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_498"/></StgValue>
</operation>

<operation id="1280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:485  %zext_ln203_499 = zext i9 %sub_ln203_346 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_499"/></StgValue>
</operation>

<operation id="1281" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:486  %lshr_ln203_261 = lshr i256 %select_ln203_345, %zext_ln203_498

]]></Node>
<StgValue><ssdm name="lshr_ln203_261"/></StgValue>
</operation>

<operation id="1282" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:487  %lshr_ln203_262 = lshr i256 -1, %zext_ln203_499

]]></Node>
<StgValue><ssdm name="lshr_ln203_262"/></StgValue>
</operation>

<operation id="1283" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:488  %and_ln203_114 = and i256 %lshr_ln203_261, %lshr_ln203_262

]]></Node>
<StgValue><ssdm name="and_ln203_114"/></StgValue>
</operation>

<operation id="1284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:489  %phi_input_0_V_33 = trunc i256 %and_ln203_114 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_33"/></StgValue>
</operation>

<operation id="1285" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:491  %node_attr_1D_mat_3_1_V_load = load i256* %node_attr_1D_mat_3_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_load"/></StgValue>
</operation>

<operation id="1286" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:492  %icmp_ln203_115 = icmp ugt i8 %tmp_74, %empty_116

]]></Node>
<StgValue><ssdm name="icmp_ln203_115"/></StgValue>
</operation>

<operation id="1287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:493  %zext_ln203_500 = zext i8 %tmp_74 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_500"/></StgValue>
</operation>

<operation id="1288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:494  %zext_ln203_501 = zext i8 %empty_116 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_501"/></StgValue>
</operation>

<operation id="1289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:495  %tmp_152 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1290" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:496  %sub_ln203_347 = sub i9 %zext_ln203_500, %zext_ln203_501

]]></Node>
<StgValue><ssdm name="sub_ln203_347"/></StgValue>
</operation>

<operation id="1291" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:497  %xor_ln203_115 = xor i9 %zext_ln203_500, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_115"/></StgValue>
</operation>

<operation id="1292" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:498  %sub_ln203_348 = sub i9 %zext_ln203_501, %zext_ln203_500

]]></Node>
<StgValue><ssdm name="sub_ln203_348"/></StgValue>
</operation>

<operation id="1293" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:499  %select_ln203_347 = select i1 %icmp_ln203_115, i9 %sub_ln203_347, i9 %sub_ln203_348

]]></Node>
<StgValue><ssdm name="select_ln203_347"/></StgValue>
</operation>

<operation id="1294" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:500  %select_ln203_348 = select i1 %icmp_ln203_115, i256 %tmp_152, i256 %node_attr_1D_mat_3_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_348"/></StgValue>
</operation>

<operation id="1295" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:501  %select_ln203_349 = select i1 %icmp_ln203_115, i9 %xor_ln203_115, i9 %zext_ln203_500

]]></Node>
<StgValue><ssdm name="select_ln203_349"/></StgValue>
</operation>

<operation id="1296" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:502  %sub_ln203_349 = sub i9 255, %select_ln203_347

]]></Node>
<StgValue><ssdm name="sub_ln203_349"/></StgValue>
</operation>

<operation id="1297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:503  %zext_ln203_502 = zext i9 %select_ln203_349 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_502"/></StgValue>
</operation>

<operation id="1298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:504  %zext_ln203_503 = zext i9 %sub_ln203_349 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_503"/></StgValue>
</operation>

<operation id="1299" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:505  %lshr_ln203_263 = lshr i256 %select_ln203_348, %zext_ln203_502

]]></Node>
<StgValue><ssdm name="lshr_ln203_263"/></StgValue>
</operation>

<operation id="1300" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:506  %lshr_ln203_264 = lshr i256 -1, %zext_ln203_503

]]></Node>
<StgValue><ssdm name="lshr_ln203_264"/></StgValue>
</operation>

<operation id="1301" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:507  %and_ln203_115 = and i256 %lshr_ln203_263, %lshr_ln203_264

]]></Node>
<StgValue><ssdm name="and_ln203_115"/></StgValue>
</operation>

<operation id="1302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:508  %phi_input_4_V_33 = trunc i256 %and_ln203_115 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_33"/></StgValue>
</operation>

<operation id="1303" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:510  %node_attr_1D_mat_3_1_V_load_2 = load i256* %node_attr_1D_mat_3_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_1_V_load_2"/></StgValue>
</operation>

<operation id="1304" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:511  %icmp_ln203_116 = icmp ugt i8 %tmp_75, %empty_118

]]></Node>
<StgValue><ssdm name="icmp_ln203_116"/></StgValue>
</operation>

<operation id="1305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:512  %zext_ln203_504 = zext i8 %tmp_75 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_504"/></StgValue>
</operation>

<operation id="1306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:513  %zext_ln203_505 = zext i8 %empty_118 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_505"/></StgValue>
</operation>

<operation id="1307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:514  %tmp_153 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1308" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:515  %sub_ln203_350 = sub i9 %zext_ln203_504, %zext_ln203_505

]]></Node>
<StgValue><ssdm name="sub_ln203_350"/></StgValue>
</operation>

<operation id="1309" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:516  %xor_ln203_116 = xor i9 %zext_ln203_504, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_116"/></StgValue>
</operation>

<operation id="1310" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:517  %sub_ln203_351 = sub i9 %zext_ln203_505, %zext_ln203_504

]]></Node>
<StgValue><ssdm name="sub_ln203_351"/></StgValue>
</operation>

<operation id="1311" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:518  %select_ln203_350 = select i1 %icmp_ln203_116, i9 %sub_ln203_350, i9 %sub_ln203_351

]]></Node>
<StgValue><ssdm name="select_ln203_350"/></StgValue>
</operation>

<operation id="1312" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:519  %select_ln203_351 = select i1 %icmp_ln203_116, i256 %tmp_153, i256 %node_attr_1D_mat_3_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_351"/></StgValue>
</operation>

<operation id="1313" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:520  %select_ln203_352 = select i1 %icmp_ln203_116, i9 %xor_ln203_116, i9 %zext_ln203_504

]]></Node>
<StgValue><ssdm name="select_ln203_352"/></StgValue>
</operation>

<operation id="1314" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:521  %sub_ln203_352 = sub i9 255, %select_ln203_350

]]></Node>
<StgValue><ssdm name="sub_ln203_352"/></StgValue>
</operation>

<operation id="1315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:522  %zext_ln203_506 = zext i9 %select_ln203_352 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_506"/></StgValue>
</operation>

<operation id="1316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:523  %zext_ln203_507 = zext i9 %sub_ln203_352 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_507"/></StgValue>
</operation>

<operation id="1317" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:524  %lshr_ln203_265 = lshr i256 %select_ln203_351, %zext_ln203_506

]]></Node>
<StgValue><ssdm name="lshr_ln203_265"/></StgValue>
</operation>

<operation id="1318" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:525  %lshr_ln203_266 = lshr i256 -1, %zext_ln203_507

]]></Node>
<StgValue><ssdm name="lshr_ln203_266"/></StgValue>
</operation>

<operation id="1319" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:526  %and_ln203_116 = and i256 %lshr_ln203_265, %lshr_ln203_266

]]></Node>
<StgValue><ssdm name="and_ln203_116"/></StgValue>
</operation>

<operation id="1320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:527  %phi_input_1_V_33 = trunc i256 %and_ln203_116 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_33"/></StgValue>
</operation>

<operation id="1321" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:529  %node_attr_1D_mat_3_2_V_load = load i256* %node_attr_1D_mat_3_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_load"/></StgValue>
</operation>

<operation id="1322" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:530  %icmp_ln203_117 = icmp ugt i8 %tmp_74, %empty_116

]]></Node>
<StgValue><ssdm name="icmp_ln203_117"/></StgValue>
</operation>

<operation id="1323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:531  %zext_ln203_508 = zext i8 %tmp_74 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_508"/></StgValue>
</operation>

<operation id="1324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:532  %zext_ln203_509 = zext i8 %empty_116 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_509"/></StgValue>
</operation>

<operation id="1325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:533  %tmp_154 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1326" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:534  %sub_ln203_353 = sub i9 %zext_ln203_508, %zext_ln203_509

]]></Node>
<StgValue><ssdm name="sub_ln203_353"/></StgValue>
</operation>

<operation id="1327" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:535  %xor_ln203_117 = xor i9 %zext_ln203_508, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_117"/></StgValue>
</operation>

<operation id="1328" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:536  %sub_ln203_354 = sub i9 %zext_ln203_509, %zext_ln203_508

]]></Node>
<StgValue><ssdm name="sub_ln203_354"/></StgValue>
</operation>

<operation id="1329" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:537  %select_ln203_353 = select i1 %icmp_ln203_117, i9 %sub_ln203_353, i9 %sub_ln203_354

]]></Node>
<StgValue><ssdm name="select_ln203_353"/></StgValue>
</operation>

<operation id="1330" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:538  %select_ln203_354 = select i1 %icmp_ln203_117, i256 %tmp_154, i256 %node_attr_1D_mat_3_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_354"/></StgValue>
</operation>

<operation id="1331" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:539  %select_ln203_355 = select i1 %icmp_ln203_117, i9 %xor_ln203_117, i9 %zext_ln203_508

]]></Node>
<StgValue><ssdm name="select_ln203_355"/></StgValue>
</operation>

<operation id="1332" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:540  %sub_ln203_355 = sub i9 255, %select_ln203_353

]]></Node>
<StgValue><ssdm name="sub_ln203_355"/></StgValue>
</operation>

<operation id="1333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:541  %zext_ln203_510 = zext i9 %select_ln203_355 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_510"/></StgValue>
</operation>

<operation id="1334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:542  %zext_ln203_511 = zext i9 %sub_ln203_355 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_511"/></StgValue>
</operation>

<operation id="1335" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:543  %lshr_ln203_267 = lshr i256 %select_ln203_354, %zext_ln203_510

]]></Node>
<StgValue><ssdm name="lshr_ln203_267"/></StgValue>
</operation>

<operation id="1336" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:544  %lshr_ln203_268 = lshr i256 -1, %zext_ln203_511

]]></Node>
<StgValue><ssdm name="lshr_ln203_268"/></StgValue>
</operation>

<operation id="1337" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:545  %and_ln203_117 = and i256 %lshr_ln203_267, %lshr_ln203_268

]]></Node>
<StgValue><ssdm name="and_ln203_117"/></StgValue>
</operation>

<operation id="1338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:546  %phi_input_5_V_33 = trunc i256 %and_ln203_117 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_33"/></StgValue>
</operation>

<operation id="1339" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:548  %node_attr_1D_mat_3_2_V_load_2 = load i256* %node_attr_1D_mat_3_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_3_2_V_load_2"/></StgValue>
</operation>

<operation id="1340" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:549  %icmp_ln203_118 = icmp ugt i8 %tmp_75, %empty_118

]]></Node>
<StgValue><ssdm name="icmp_ln203_118"/></StgValue>
</operation>

<operation id="1341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:550  %zext_ln203_512 = zext i8 %tmp_75 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_512"/></StgValue>
</operation>

<operation id="1342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:551  %zext_ln203_513 = zext i8 %empty_118 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_513"/></StgValue>
</operation>

<operation id="1343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:552  %tmp_155 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_3_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1344" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:553  %sub_ln203_356 = sub i9 %zext_ln203_512, %zext_ln203_513

]]></Node>
<StgValue><ssdm name="sub_ln203_356"/></StgValue>
</operation>

<operation id="1345" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:554  %xor_ln203_118 = xor i9 %zext_ln203_512, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_118"/></StgValue>
</operation>

<operation id="1346" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:555  %sub_ln203_357 = sub i9 %zext_ln203_513, %zext_ln203_512

]]></Node>
<StgValue><ssdm name="sub_ln203_357"/></StgValue>
</operation>

<operation id="1347" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:556  %select_ln203_356 = select i1 %icmp_ln203_118, i9 %sub_ln203_356, i9 %sub_ln203_357

]]></Node>
<StgValue><ssdm name="select_ln203_356"/></StgValue>
</operation>

<operation id="1348" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:557  %select_ln203_357 = select i1 %icmp_ln203_118, i256 %tmp_155, i256 %node_attr_1D_mat_3_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_357"/></StgValue>
</operation>

<operation id="1349" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:558  %select_ln203_358 = select i1 %icmp_ln203_118, i9 %xor_ln203_118, i9 %zext_ln203_512

]]></Node>
<StgValue><ssdm name="select_ln203_358"/></StgValue>
</operation>

<operation id="1350" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:559  %sub_ln203_358 = sub i9 255, %select_ln203_356

]]></Node>
<StgValue><ssdm name="sub_ln203_358"/></StgValue>
</operation>

<operation id="1351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:560  %zext_ln203_514 = zext i9 %select_ln203_358 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_514"/></StgValue>
</operation>

<operation id="1352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:561  %zext_ln203_515 = zext i9 %sub_ln203_358 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_515"/></StgValue>
</operation>

<operation id="1353" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:562  %lshr_ln203_269 = lshr i256 %select_ln203_357, %zext_ln203_514

]]></Node>
<StgValue><ssdm name="lshr_ln203_269"/></StgValue>
</operation>

<operation id="1354" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:563  %lshr_ln203_270 = lshr i256 -1, %zext_ln203_515

]]></Node>
<StgValue><ssdm name="lshr_ln203_270"/></StgValue>
</operation>

<operation id="1355" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:564  %and_ln203_118 = and i256 %lshr_ln203_269, %lshr_ln203_270

]]></Node>
<StgValue><ssdm name="and_ln203_118"/></StgValue>
</operation>

<operation id="1356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:565  %phi_input_2_V_33 = trunc i256 %and_ln203_118 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_33"/></StgValue>
</operation>

<operation id="1357" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:586  %node_attr_1D_mat_4_0_V_load = load i256* %node_attr_1D_mat_4_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_load"/></StgValue>
</operation>

<operation id="1358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:588  %tmp_76 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_119, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:589  %empty_120 = or i8 %tmp_76, 15

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="1360" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:590  %icmp_ln203_119 = icmp ugt i8 %tmp_76, %empty_120

]]></Node>
<StgValue><ssdm name="icmp_ln203_119"/></StgValue>
</operation>

<operation id="1361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:591  %zext_ln203_516 = zext i8 %tmp_76 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_516"/></StgValue>
</operation>

<operation id="1362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:592  %zext_ln203_517 = zext i8 %empty_120 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_517"/></StgValue>
</operation>

<operation id="1363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:593  %tmp_156 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1364" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:594  %sub_ln203_359 = sub i9 %zext_ln203_516, %zext_ln203_517

]]></Node>
<StgValue><ssdm name="sub_ln203_359"/></StgValue>
</operation>

<operation id="1365" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:595  %xor_ln203_119 = xor i9 %zext_ln203_516, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_119"/></StgValue>
</operation>

<operation id="1366" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:596  %sub_ln203_360 = sub i9 %zext_ln203_517, %zext_ln203_516

]]></Node>
<StgValue><ssdm name="sub_ln203_360"/></StgValue>
</operation>

<operation id="1367" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:597  %select_ln203_359 = select i1 %icmp_ln203_119, i9 %sub_ln203_359, i9 %sub_ln203_360

]]></Node>
<StgValue><ssdm name="select_ln203_359"/></StgValue>
</operation>

<operation id="1368" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:598  %select_ln203_360 = select i1 %icmp_ln203_119, i256 %tmp_156, i256 %node_attr_1D_mat_4_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_360"/></StgValue>
</operation>

<operation id="1369" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:599  %select_ln203_361 = select i1 %icmp_ln203_119, i9 %xor_ln203_119, i9 %zext_ln203_516

]]></Node>
<StgValue><ssdm name="select_ln203_361"/></StgValue>
</operation>

<operation id="1370" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:600  %sub_ln203_361 = sub i9 255, %select_ln203_359

]]></Node>
<StgValue><ssdm name="sub_ln203_361"/></StgValue>
</operation>

<operation id="1371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:601  %zext_ln203_518 = zext i9 %select_ln203_361 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_518"/></StgValue>
</operation>

<operation id="1372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:602  %zext_ln203_519 = zext i9 %sub_ln203_361 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_519"/></StgValue>
</operation>

<operation id="1373" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:603  %lshr_ln203_271 = lshr i256 %select_ln203_360, %zext_ln203_518

]]></Node>
<StgValue><ssdm name="lshr_ln203_271"/></StgValue>
</operation>

<operation id="1374" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:604  %lshr_ln203_272 = lshr i256 -1, %zext_ln203_519

]]></Node>
<StgValue><ssdm name="lshr_ln203_272"/></StgValue>
</operation>

<operation id="1375" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:605  %and_ln203_119 = and i256 %lshr_ln203_271, %lshr_ln203_272

]]></Node>
<StgValue><ssdm name="and_ln203_119"/></StgValue>
</operation>

<operation id="1376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:606  %phi_input_3_V_34 = trunc i256 %and_ln203_119 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_34"/></StgValue>
</operation>

<operation id="1377" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:610  %node_attr_1D_mat_4_0_V_load_2 = load i256* %node_attr_1D_mat_4_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_0_V_load_2"/></StgValue>
</operation>

<operation id="1378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:612  %tmp_77 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_121, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:613  %empty_122 = or i8 %tmp_77, 15

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="1380" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:614  %icmp_ln203_120 = icmp ugt i8 %tmp_77, %empty_122

]]></Node>
<StgValue><ssdm name="icmp_ln203_120"/></StgValue>
</operation>

<operation id="1381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:615  %zext_ln203_520 = zext i8 %tmp_77 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_520"/></StgValue>
</operation>

<operation id="1382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:616  %zext_ln203_521 = zext i8 %empty_122 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_521"/></StgValue>
</operation>

<operation id="1383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:617  %tmp_157 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1384" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:618  %sub_ln203_362 = sub i9 %zext_ln203_520, %zext_ln203_521

]]></Node>
<StgValue><ssdm name="sub_ln203_362"/></StgValue>
</operation>

<operation id="1385" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:619  %xor_ln203_120 = xor i9 %zext_ln203_520, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_120"/></StgValue>
</operation>

<operation id="1386" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:620  %sub_ln203_363 = sub i9 %zext_ln203_521, %zext_ln203_520

]]></Node>
<StgValue><ssdm name="sub_ln203_363"/></StgValue>
</operation>

<operation id="1387" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:621  %select_ln203_362 = select i1 %icmp_ln203_120, i9 %sub_ln203_362, i9 %sub_ln203_363

]]></Node>
<StgValue><ssdm name="select_ln203_362"/></StgValue>
</operation>

<operation id="1388" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:622  %select_ln203_363 = select i1 %icmp_ln203_120, i256 %tmp_157, i256 %node_attr_1D_mat_4_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_363"/></StgValue>
</operation>

<operation id="1389" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:623  %select_ln203_364 = select i1 %icmp_ln203_120, i9 %xor_ln203_120, i9 %zext_ln203_520

]]></Node>
<StgValue><ssdm name="select_ln203_364"/></StgValue>
</operation>

<operation id="1390" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:624  %sub_ln203_364 = sub i9 255, %select_ln203_362

]]></Node>
<StgValue><ssdm name="sub_ln203_364"/></StgValue>
</operation>

<operation id="1391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:625  %zext_ln203_522 = zext i9 %select_ln203_364 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_522"/></StgValue>
</operation>

<operation id="1392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:626  %zext_ln203_523 = zext i9 %sub_ln203_364 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_523"/></StgValue>
</operation>

<operation id="1393" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:627  %lshr_ln203_273 = lshr i256 %select_ln203_363, %zext_ln203_522

]]></Node>
<StgValue><ssdm name="lshr_ln203_273"/></StgValue>
</operation>

<operation id="1394" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:628  %lshr_ln203_274 = lshr i256 -1, %zext_ln203_523

]]></Node>
<StgValue><ssdm name="lshr_ln203_274"/></StgValue>
</operation>

<operation id="1395" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:629  %and_ln203_120 = and i256 %lshr_ln203_273, %lshr_ln203_274

]]></Node>
<StgValue><ssdm name="and_ln203_120"/></StgValue>
</operation>

<operation id="1396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:630  %phi_input_0_V_34 = trunc i256 %and_ln203_120 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_34"/></StgValue>
</operation>

<operation id="1397" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:632  %node_attr_1D_mat_4_1_V_load = load i256* %node_attr_1D_mat_4_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_load"/></StgValue>
</operation>

<operation id="1398" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:633  %icmp_ln203_121 = icmp ugt i8 %tmp_76, %empty_120

]]></Node>
<StgValue><ssdm name="icmp_ln203_121"/></StgValue>
</operation>

<operation id="1399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:634  %zext_ln203_524 = zext i8 %tmp_76 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_524"/></StgValue>
</operation>

<operation id="1400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:635  %zext_ln203_525 = zext i8 %empty_120 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_525"/></StgValue>
</operation>

<operation id="1401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:636  %tmp_158 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1402" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:637  %sub_ln203_365 = sub i9 %zext_ln203_524, %zext_ln203_525

]]></Node>
<StgValue><ssdm name="sub_ln203_365"/></StgValue>
</operation>

<operation id="1403" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:638  %xor_ln203_121 = xor i9 %zext_ln203_524, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_121"/></StgValue>
</operation>

<operation id="1404" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:639  %sub_ln203_366 = sub i9 %zext_ln203_525, %zext_ln203_524

]]></Node>
<StgValue><ssdm name="sub_ln203_366"/></StgValue>
</operation>

<operation id="1405" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:640  %select_ln203_365 = select i1 %icmp_ln203_121, i9 %sub_ln203_365, i9 %sub_ln203_366

]]></Node>
<StgValue><ssdm name="select_ln203_365"/></StgValue>
</operation>

<operation id="1406" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:641  %select_ln203_366 = select i1 %icmp_ln203_121, i256 %tmp_158, i256 %node_attr_1D_mat_4_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_366"/></StgValue>
</operation>

<operation id="1407" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:642  %select_ln203_367 = select i1 %icmp_ln203_121, i9 %xor_ln203_121, i9 %zext_ln203_524

]]></Node>
<StgValue><ssdm name="select_ln203_367"/></StgValue>
</operation>

<operation id="1408" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:643  %sub_ln203_367 = sub i9 255, %select_ln203_365

]]></Node>
<StgValue><ssdm name="sub_ln203_367"/></StgValue>
</operation>

<operation id="1409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:644  %zext_ln203_526 = zext i9 %select_ln203_367 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_526"/></StgValue>
</operation>

<operation id="1410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:645  %zext_ln203_527 = zext i9 %sub_ln203_367 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_527"/></StgValue>
</operation>

<operation id="1411" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:646  %lshr_ln203_275 = lshr i256 %select_ln203_366, %zext_ln203_526

]]></Node>
<StgValue><ssdm name="lshr_ln203_275"/></StgValue>
</operation>

<operation id="1412" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:647  %lshr_ln203_276 = lshr i256 -1, %zext_ln203_527

]]></Node>
<StgValue><ssdm name="lshr_ln203_276"/></StgValue>
</operation>

<operation id="1413" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:648  %and_ln203_121 = and i256 %lshr_ln203_275, %lshr_ln203_276

]]></Node>
<StgValue><ssdm name="and_ln203_121"/></StgValue>
</operation>

<operation id="1414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:649  %phi_input_4_V_34 = trunc i256 %and_ln203_121 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_34"/></StgValue>
</operation>

<operation id="1415" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:651  %node_attr_1D_mat_4_1_V_load_2 = load i256* %node_attr_1D_mat_4_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_1_V_load_2"/></StgValue>
</operation>

<operation id="1416" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:652  %icmp_ln203_122 = icmp ugt i8 %tmp_77, %empty_122

]]></Node>
<StgValue><ssdm name="icmp_ln203_122"/></StgValue>
</operation>

<operation id="1417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:653  %zext_ln203_528 = zext i8 %tmp_77 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_528"/></StgValue>
</operation>

<operation id="1418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:654  %zext_ln203_529 = zext i8 %empty_122 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_529"/></StgValue>
</operation>

<operation id="1419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:655  %tmp_159 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1420" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:656  %sub_ln203_368 = sub i9 %zext_ln203_528, %zext_ln203_529

]]></Node>
<StgValue><ssdm name="sub_ln203_368"/></StgValue>
</operation>

<operation id="1421" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:657  %xor_ln203_122 = xor i9 %zext_ln203_528, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_122"/></StgValue>
</operation>

<operation id="1422" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:658  %sub_ln203_369 = sub i9 %zext_ln203_529, %zext_ln203_528

]]></Node>
<StgValue><ssdm name="sub_ln203_369"/></StgValue>
</operation>

<operation id="1423" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:659  %select_ln203_368 = select i1 %icmp_ln203_122, i9 %sub_ln203_368, i9 %sub_ln203_369

]]></Node>
<StgValue><ssdm name="select_ln203_368"/></StgValue>
</operation>

<operation id="1424" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:660  %select_ln203_369 = select i1 %icmp_ln203_122, i256 %tmp_159, i256 %node_attr_1D_mat_4_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_369"/></StgValue>
</operation>

<operation id="1425" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:661  %select_ln203_370 = select i1 %icmp_ln203_122, i9 %xor_ln203_122, i9 %zext_ln203_528

]]></Node>
<StgValue><ssdm name="select_ln203_370"/></StgValue>
</operation>

<operation id="1426" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:662  %sub_ln203_370 = sub i9 255, %select_ln203_368

]]></Node>
<StgValue><ssdm name="sub_ln203_370"/></StgValue>
</operation>

<operation id="1427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:663  %zext_ln203_530 = zext i9 %select_ln203_370 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_530"/></StgValue>
</operation>

<operation id="1428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:664  %zext_ln203_531 = zext i9 %sub_ln203_370 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_531"/></StgValue>
</operation>

<operation id="1429" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:665  %lshr_ln203_277 = lshr i256 %select_ln203_369, %zext_ln203_530

]]></Node>
<StgValue><ssdm name="lshr_ln203_277"/></StgValue>
</operation>

<operation id="1430" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:666  %lshr_ln203_278 = lshr i256 -1, %zext_ln203_531

]]></Node>
<StgValue><ssdm name="lshr_ln203_278"/></StgValue>
</operation>

<operation id="1431" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:667  %and_ln203_122 = and i256 %lshr_ln203_277, %lshr_ln203_278

]]></Node>
<StgValue><ssdm name="and_ln203_122"/></StgValue>
</operation>

<operation id="1432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:668  %phi_input_1_V_34 = trunc i256 %and_ln203_122 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_34"/></StgValue>
</operation>

<operation id="1433" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:670  %node_attr_1D_mat_4_2_V_load = load i256* %node_attr_1D_mat_4_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_load"/></StgValue>
</operation>

<operation id="1434" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:671  %icmp_ln203_123 = icmp ugt i8 %tmp_76, %empty_120

]]></Node>
<StgValue><ssdm name="icmp_ln203_123"/></StgValue>
</operation>

<operation id="1435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:672  %zext_ln203_532 = zext i8 %tmp_76 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_532"/></StgValue>
</operation>

<operation id="1436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:673  %zext_ln203_533 = zext i8 %empty_120 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_533"/></StgValue>
</operation>

<operation id="1437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:674  %tmp_160 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1438" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:675  %sub_ln203_371 = sub i9 %zext_ln203_532, %zext_ln203_533

]]></Node>
<StgValue><ssdm name="sub_ln203_371"/></StgValue>
</operation>

<operation id="1439" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:676  %xor_ln203_123 = xor i9 %zext_ln203_532, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_123"/></StgValue>
</operation>

<operation id="1440" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:677  %sub_ln203_372 = sub i9 %zext_ln203_533, %zext_ln203_532

]]></Node>
<StgValue><ssdm name="sub_ln203_372"/></StgValue>
</operation>

<operation id="1441" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:678  %select_ln203_371 = select i1 %icmp_ln203_123, i9 %sub_ln203_371, i9 %sub_ln203_372

]]></Node>
<StgValue><ssdm name="select_ln203_371"/></StgValue>
</operation>

<operation id="1442" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:679  %select_ln203_372 = select i1 %icmp_ln203_123, i256 %tmp_160, i256 %node_attr_1D_mat_4_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_372"/></StgValue>
</operation>

<operation id="1443" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:680  %select_ln203_373 = select i1 %icmp_ln203_123, i9 %xor_ln203_123, i9 %zext_ln203_532

]]></Node>
<StgValue><ssdm name="select_ln203_373"/></StgValue>
</operation>

<operation id="1444" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:681  %sub_ln203_373 = sub i9 255, %select_ln203_371

]]></Node>
<StgValue><ssdm name="sub_ln203_373"/></StgValue>
</operation>

<operation id="1445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:682  %zext_ln203_534 = zext i9 %select_ln203_373 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_534"/></StgValue>
</operation>

<operation id="1446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:683  %zext_ln203_535 = zext i9 %sub_ln203_373 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_535"/></StgValue>
</operation>

<operation id="1447" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:684  %lshr_ln203_279 = lshr i256 %select_ln203_372, %zext_ln203_534

]]></Node>
<StgValue><ssdm name="lshr_ln203_279"/></StgValue>
</operation>

<operation id="1448" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:685  %lshr_ln203_280 = lshr i256 -1, %zext_ln203_535

]]></Node>
<StgValue><ssdm name="lshr_ln203_280"/></StgValue>
</operation>

<operation id="1449" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:686  %and_ln203_123 = and i256 %lshr_ln203_279, %lshr_ln203_280

]]></Node>
<StgValue><ssdm name="and_ln203_123"/></StgValue>
</operation>

<operation id="1450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:687  %phi_input_5_V_34 = trunc i256 %and_ln203_123 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_34"/></StgValue>
</operation>

<operation id="1451" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:689  %node_attr_1D_mat_4_2_V_load_2 = load i256* %node_attr_1D_mat_4_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_4_2_V_load_2"/></StgValue>
</operation>

<operation id="1452" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:690  %icmp_ln203_124 = icmp ugt i8 %tmp_77, %empty_122

]]></Node>
<StgValue><ssdm name="icmp_ln203_124"/></StgValue>
</operation>

<operation id="1453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:691  %zext_ln203_536 = zext i8 %tmp_77 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_536"/></StgValue>
</operation>

<operation id="1454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:692  %zext_ln203_537 = zext i8 %empty_122 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_537"/></StgValue>
</operation>

<operation id="1455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:693  %tmp_161 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_4_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1456" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:694  %sub_ln203_374 = sub i9 %zext_ln203_536, %zext_ln203_537

]]></Node>
<StgValue><ssdm name="sub_ln203_374"/></StgValue>
</operation>

<operation id="1457" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:695  %xor_ln203_124 = xor i9 %zext_ln203_536, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_124"/></StgValue>
</operation>

<operation id="1458" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:696  %sub_ln203_375 = sub i9 %zext_ln203_537, %zext_ln203_536

]]></Node>
<StgValue><ssdm name="sub_ln203_375"/></StgValue>
</operation>

<operation id="1459" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:697  %select_ln203_374 = select i1 %icmp_ln203_124, i9 %sub_ln203_374, i9 %sub_ln203_375

]]></Node>
<StgValue><ssdm name="select_ln203_374"/></StgValue>
</operation>

<operation id="1460" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:698  %select_ln203_375 = select i1 %icmp_ln203_124, i256 %tmp_161, i256 %node_attr_1D_mat_4_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_375"/></StgValue>
</operation>

<operation id="1461" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:699  %select_ln203_376 = select i1 %icmp_ln203_124, i9 %xor_ln203_124, i9 %zext_ln203_536

]]></Node>
<StgValue><ssdm name="select_ln203_376"/></StgValue>
</operation>

<operation id="1462" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:700  %sub_ln203_376 = sub i9 255, %select_ln203_374

]]></Node>
<StgValue><ssdm name="sub_ln203_376"/></StgValue>
</operation>

<operation id="1463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:701  %zext_ln203_538 = zext i9 %select_ln203_376 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_538"/></StgValue>
</operation>

<operation id="1464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:702  %zext_ln203_539 = zext i9 %sub_ln203_376 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_539"/></StgValue>
</operation>

<operation id="1465" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:703  %lshr_ln203_281 = lshr i256 %select_ln203_375, %zext_ln203_538

]]></Node>
<StgValue><ssdm name="lshr_ln203_281"/></StgValue>
</operation>

<operation id="1466" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:704  %lshr_ln203_282 = lshr i256 -1, %zext_ln203_539

]]></Node>
<StgValue><ssdm name="lshr_ln203_282"/></StgValue>
</operation>

<operation id="1467" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:705  %and_ln203_124 = and i256 %lshr_ln203_281, %lshr_ln203_282

]]></Node>
<StgValue><ssdm name="and_ln203_124"/></StgValue>
</operation>

<operation id="1468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:706  %phi_input_2_V_34 = trunc i256 %and_ln203_124 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_34"/></StgValue>
</operation>

<operation id="1469" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:727  %node_attr_1D_mat_5_0_V_load = load i256* %node_attr_1D_mat_5_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_load"/></StgValue>
</operation>

<operation id="1470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:729  %tmp_78 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_123, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:730  %empty_124 = or i8 %tmp_78, 15

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="1472" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:731  %icmp_ln203_125 = icmp ugt i8 %tmp_78, %empty_124

]]></Node>
<StgValue><ssdm name="icmp_ln203_125"/></StgValue>
</operation>

<operation id="1473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:732  %zext_ln203_540 = zext i8 %tmp_78 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_540"/></StgValue>
</operation>

<operation id="1474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:733  %zext_ln203_541 = zext i8 %empty_124 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_541"/></StgValue>
</operation>

<operation id="1475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:734  %tmp_162 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1476" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:735  %sub_ln203_377 = sub i9 %zext_ln203_540, %zext_ln203_541

]]></Node>
<StgValue><ssdm name="sub_ln203_377"/></StgValue>
</operation>

<operation id="1477" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:736  %xor_ln203_125 = xor i9 %zext_ln203_540, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_125"/></StgValue>
</operation>

<operation id="1478" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:737  %sub_ln203_378 = sub i9 %zext_ln203_541, %zext_ln203_540

]]></Node>
<StgValue><ssdm name="sub_ln203_378"/></StgValue>
</operation>

<operation id="1479" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:738  %select_ln203_377 = select i1 %icmp_ln203_125, i9 %sub_ln203_377, i9 %sub_ln203_378

]]></Node>
<StgValue><ssdm name="select_ln203_377"/></StgValue>
</operation>

<operation id="1480" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:739  %select_ln203_378 = select i1 %icmp_ln203_125, i256 %tmp_162, i256 %node_attr_1D_mat_5_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_378"/></StgValue>
</operation>

<operation id="1481" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:740  %select_ln203_379 = select i1 %icmp_ln203_125, i9 %xor_ln203_125, i9 %zext_ln203_540

]]></Node>
<StgValue><ssdm name="select_ln203_379"/></StgValue>
</operation>

<operation id="1482" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:741  %sub_ln203_379 = sub i9 255, %select_ln203_377

]]></Node>
<StgValue><ssdm name="sub_ln203_379"/></StgValue>
</operation>

<operation id="1483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:742  %zext_ln203_542 = zext i9 %select_ln203_379 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_542"/></StgValue>
</operation>

<operation id="1484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:743  %zext_ln203_543 = zext i9 %sub_ln203_379 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_543"/></StgValue>
</operation>

<operation id="1485" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:744  %lshr_ln203_283 = lshr i256 %select_ln203_378, %zext_ln203_542

]]></Node>
<StgValue><ssdm name="lshr_ln203_283"/></StgValue>
</operation>

<operation id="1486" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:745  %lshr_ln203_284 = lshr i256 -1, %zext_ln203_543

]]></Node>
<StgValue><ssdm name="lshr_ln203_284"/></StgValue>
</operation>

<operation id="1487" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:746  %and_ln203_125 = and i256 %lshr_ln203_283, %lshr_ln203_284

]]></Node>
<StgValue><ssdm name="and_ln203_125"/></StgValue>
</operation>

<operation id="1488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:747  %phi_input_3_V_35 = trunc i256 %and_ln203_125 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_35"/></StgValue>
</operation>

<operation id="1489" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:751  %node_attr_1D_mat_5_0_V_load_2 = load i256* %node_attr_1D_mat_5_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_0_V_load_2"/></StgValue>
</operation>

<operation id="1490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:753  %tmp_79 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_125, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:754  %empty_126 = or i8 %tmp_79, 15

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="1492" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:755  %icmp_ln203_126 = icmp ugt i8 %tmp_79, %empty_126

]]></Node>
<StgValue><ssdm name="icmp_ln203_126"/></StgValue>
</operation>

<operation id="1493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:756  %zext_ln203_544 = zext i8 %tmp_79 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_544"/></StgValue>
</operation>

<operation id="1494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:757  %zext_ln203_545 = zext i8 %empty_126 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_545"/></StgValue>
</operation>

<operation id="1495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:758  %tmp_163 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1496" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:759  %sub_ln203_380 = sub i9 %zext_ln203_544, %zext_ln203_545

]]></Node>
<StgValue><ssdm name="sub_ln203_380"/></StgValue>
</operation>

<operation id="1497" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:760  %xor_ln203_126 = xor i9 %zext_ln203_544, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_126"/></StgValue>
</operation>

<operation id="1498" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:761  %sub_ln203_381 = sub i9 %zext_ln203_545, %zext_ln203_544

]]></Node>
<StgValue><ssdm name="sub_ln203_381"/></StgValue>
</operation>

<operation id="1499" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:762  %select_ln203_380 = select i1 %icmp_ln203_126, i9 %sub_ln203_380, i9 %sub_ln203_381

]]></Node>
<StgValue><ssdm name="select_ln203_380"/></StgValue>
</operation>

<operation id="1500" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:763  %select_ln203_381 = select i1 %icmp_ln203_126, i256 %tmp_163, i256 %node_attr_1D_mat_5_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_381"/></StgValue>
</operation>

<operation id="1501" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:764  %select_ln203_382 = select i1 %icmp_ln203_126, i9 %xor_ln203_126, i9 %zext_ln203_544

]]></Node>
<StgValue><ssdm name="select_ln203_382"/></StgValue>
</operation>

<operation id="1502" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:765  %sub_ln203_382 = sub i9 255, %select_ln203_380

]]></Node>
<StgValue><ssdm name="sub_ln203_382"/></StgValue>
</operation>

<operation id="1503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:766  %zext_ln203_546 = zext i9 %select_ln203_382 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_546"/></StgValue>
</operation>

<operation id="1504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:767  %zext_ln203_547 = zext i9 %sub_ln203_382 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_547"/></StgValue>
</operation>

<operation id="1505" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:768  %lshr_ln203_285 = lshr i256 %select_ln203_381, %zext_ln203_546

]]></Node>
<StgValue><ssdm name="lshr_ln203_285"/></StgValue>
</operation>

<operation id="1506" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:769  %lshr_ln203_286 = lshr i256 -1, %zext_ln203_547

]]></Node>
<StgValue><ssdm name="lshr_ln203_286"/></StgValue>
</operation>

<operation id="1507" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:770  %and_ln203_126 = and i256 %lshr_ln203_285, %lshr_ln203_286

]]></Node>
<StgValue><ssdm name="and_ln203_126"/></StgValue>
</operation>

<operation id="1508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:771  %phi_input_0_V_35 = trunc i256 %and_ln203_126 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_35"/></StgValue>
</operation>

<operation id="1509" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:773  %node_attr_1D_mat_5_1_V_load = load i256* %node_attr_1D_mat_5_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_load"/></StgValue>
</operation>

<operation id="1510" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:774  %icmp_ln203_127 = icmp ugt i8 %tmp_78, %empty_124

]]></Node>
<StgValue><ssdm name="icmp_ln203_127"/></StgValue>
</operation>

<operation id="1511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:775  %zext_ln203_548 = zext i8 %tmp_78 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_548"/></StgValue>
</operation>

<operation id="1512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:776  %zext_ln203_549 = zext i8 %empty_124 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_549"/></StgValue>
</operation>

<operation id="1513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:777  %tmp_164 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1514" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:778  %sub_ln203_383 = sub i9 %zext_ln203_548, %zext_ln203_549

]]></Node>
<StgValue><ssdm name="sub_ln203_383"/></StgValue>
</operation>

<operation id="1515" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:779  %xor_ln203_127 = xor i9 %zext_ln203_548, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_127"/></StgValue>
</operation>

<operation id="1516" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:780  %sub_ln203_384 = sub i9 %zext_ln203_549, %zext_ln203_548

]]></Node>
<StgValue><ssdm name="sub_ln203_384"/></StgValue>
</operation>

<operation id="1517" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:781  %select_ln203_383 = select i1 %icmp_ln203_127, i9 %sub_ln203_383, i9 %sub_ln203_384

]]></Node>
<StgValue><ssdm name="select_ln203_383"/></StgValue>
</operation>

<operation id="1518" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:782  %select_ln203_384 = select i1 %icmp_ln203_127, i256 %tmp_164, i256 %node_attr_1D_mat_5_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_384"/></StgValue>
</operation>

<operation id="1519" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:783  %select_ln203_385 = select i1 %icmp_ln203_127, i9 %xor_ln203_127, i9 %zext_ln203_548

]]></Node>
<StgValue><ssdm name="select_ln203_385"/></StgValue>
</operation>

<operation id="1520" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:784  %sub_ln203_385 = sub i9 255, %select_ln203_383

]]></Node>
<StgValue><ssdm name="sub_ln203_385"/></StgValue>
</operation>

<operation id="1521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:785  %zext_ln203_550 = zext i9 %select_ln203_385 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_550"/></StgValue>
</operation>

<operation id="1522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:786  %zext_ln203_551 = zext i9 %sub_ln203_385 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_551"/></StgValue>
</operation>

<operation id="1523" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:787  %lshr_ln203_287 = lshr i256 %select_ln203_384, %zext_ln203_550

]]></Node>
<StgValue><ssdm name="lshr_ln203_287"/></StgValue>
</operation>

<operation id="1524" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:788  %lshr_ln203_288 = lshr i256 -1, %zext_ln203_551

]]></Node>
<StgValue><ssdm name="lshr_ln203_288"/></StgValue>
</operation>

<operation id="1525" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:789  %and_ln203_127 = and i256 %lshr_ln203_287, %lshr_ln203_288

]]></Node>
<StgValue><ssdm name="and_ln203_127"/></StgValue>
</operation>

<operation id="1526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:790  %phi_input_4_V_35 = trunc i256 %and_ln203_127 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_35"/></StgValue>
</operation>

<operation id="1527" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:792  %node_attr_1D_mat_5_1_V_load_2 = load i256* %node_attr_1D_mat_5_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_1_V_load_2"/></StgValue>
</operation>

<operation id="1528" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:793  %icmp_ln203_128 = icmp ugt i8 %tmp_79, %empty_126

]]></Node>
<StgValue><ssdm name="icmp_ln203_128"/></StgValue>
</operation>

<operation id="1529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:794  %zext_ln203_552 = zext i8 %tmp_79 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_552"/></StgValue>
</operation>

<operation id="1530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:795  %zext_ln203_553 = zext i8 %empty_126 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_553"/></StgValue>
</operation>

<operation id="1531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:796  %tmp_165 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1532" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:797  %sub_ln203_386 = sub i9 %zext_ln203_552, %zext_ln203_553

]]></Node>
<StgValue><ssdm name="sub_ln203_386"/></StgValue>
</operation>

<operation id="1533" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:798  %xor_ln203_128 = xor i9 %zext_ln203_552, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_128"/></StgValue>
</operation>

<operation id="1534" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:799  %sub_ln203_387 = sub i9 %zext_ln203_553, %zext_ln203_552

]]></Node>
<StgValue><ssdm name="sub_ln203_387"/></StgValue>
</operation>

<operation id="1535" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:800  %select_ln203_386 = select i1 %icmp_ln203_128, i9 %sub_ln203_386, i9 %sub_ln203_387

]]></Node>
<StgValue><ssdm name="select_ln203_386"/></StgValue>
</operation>

<operation id="1536" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:801  %select_ln203_387 = select i1 %icmp_ln203_128, i256 %tmp_165, i256 %node_attr_1D_mat_5_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_387"/></StgValue>
</operation>

<operation id="1537" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:802  %select_ln203_388 = select i1 %icmp_ln203_128, i9 %xor_ln203_128, i9 %zext_ln203_552

]]></Node>
<StgValue><ssdm name="select_ln203_388"/></StgValue>
</operation>

<operation id="1538" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:803  %sub_ln203_388 = sub i9 255, %select_ln203_386

]]></Node>
<StgValue><ssdm name="sub_ln203_388"/></StgValue>
</operation>

<operation id="1539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:804  %zext_ln203_554 = zext i9 %select_ln203_388 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_554"/></StgValue>
</operation>

<operation id="1540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:805  %zext_ln203_555 = zext i9 %sub_ln203_388 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_555"/></StgValue>
</operation>

<operation id="1541" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:806  %lshr_ln203_289 = lshr i256 %select_ln203_387, %zext_ln203_554

]]></Node>
<StgValue><ssdm name="lshr_ln203_289"/></StgValue>
</operation>

<operation id="1542" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:807  %lshr_ln203_290 = lshr i256 -1, %zext_ln203_555

]]></Node>
<StgValue><ssdm name="lshr_ln203_290"/></StgValue>
</operation>

<operation id="1543" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:808  %and_ln203_128 = and i256 %lshr_ln203_289, %lshr_ln203_290

]]></Node>
<StgValue><ssdm name="and_ln203_128"/></StgValue>
</operation>

<operation id="1544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:809  %phi_input_1_V_35 = trunc i256 %and_ln203_128 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_35"/></StgValue>
</operation>

<operation id="1545" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:811  %node_attr_1D_mat_5_2_V_load = load i256* %node_attr_1D_mat_5_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_load"/></StgValue>
</operation>

<operation id="1546" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:812  %icmp_ln203_129 = icmp ugt i8 %tmp_78, %empty_124

]]></Node>
<StgValue><ssdm name="icmp_ln203_129"/></StgValue>
</operation>

<operation id="1547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:813  %zext_ln203_556 = zext i8 %tmp_78 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_556"/></StgValue>
</operation>

<operation id="1548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:814  %zext_ln203_557 = zext i8 %empty_124 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_557"/></StgValue>
</operation>

<operation id="1549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:815  %tmp_166 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1550" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:816  %sub_ln203_389 = sub i9 %zext_ln203_556, %zext_ln203_557

]]></Node>
<StgValue><ssdm name="sub_ln203_389"/></StgValue>
</operation>

<operation id="1551" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:817  %xor_ln203_129 = xor i9 %zext_ln203_556, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_129"/></StgValue>
</operation>

<operation id="1552" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:818  %sub_ln203_390 = sub i9 %zext_ln203_557, %zext_ln203_556

]]></Node>
<StgValue><ssdm name="sub_ln203_390"/></StgValue>
</operation>

<operation id="1553" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:819  %select_ln203_389 = select i1 %icmp_ln203_129, i9 %sub_ln203_389, i9 %sub_ln203_390

]]></Node>
<StgValue><ssdm name="select_ln203_389"/></StgValue>
</operation>

<operation id="1554" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:820  %select_ln203_390 = select i1 %icmp_ln203_129, i256 %tmp_166, i256 %node_attr_1D_mat_5_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_390"/></StgValue>
</operation>

<operation id="1555" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:821  %select_ln203_391 = select i1 %icmp_ln203_129, i9 %xor_ln203_129, i9 %zext_ln203_556

]]></Node>
<StgValue><ssdm name="select_ln203_391"/></StgValue>
</operation>

<operation id="1556" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:822  %sub_ln203_391 = sub i9 255, %select_ln203_389

]]></Node>
<StgValue><ssdm name="sub_ln203_391"/></StgValue>
</operation>

<operation id="1557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:823  %zext_ln203_558 = zext i9 %select_ln203_391 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_558"/></StgValue>
</operation>

<operation id="1558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:824  %zext_ln203_559 = zext i9 %sub_ln203_391 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_559"/></StgValue>
</operation>

<operation id="1559" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:825  %lshr_ln203_291 = lshr i256 %select_ln203_390, %zext_ln203_558

]]></Node>
<StgValue><ssdm name="lshr_ln203_291"/></StgValue>
</operation>

<operation id="1560" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:826  %lshr_ln203_292 = lshr i256 -1, %zext_ln203_559

]]></Node>
<StgValue><ssdm name="lshr_ln203_292"/></StgValue>
</operation>

<operation id="1561" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:827  %and_ln203_129 = and i256 %lshr_ln203_291, %lshr_ln203_292

]]></Node>
<StgValue><ssdm name="and_ln203_129"/></StgValue>
</operation>

<operation id="1562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:828  %phi_input_5_V_35 = trunc i256 %and_ln203_129 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_35"/></StgValue>
</operation>

<operation id="1563" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:830  %node_attr_1D_mat_5_2_V_load_2 = load i256* %node_attr_1D_mat_5_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_5_2_V_load_2"/></StgValue>
</operation>

<operation id="1564" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:831  %icmp_ln203_130 = icmp ugt i8 %tmp_79, %empty_126

]]></Node>
<StgValue><ssdm name="icmp_ln203_130"/></StgValue>
</operation>

<operation id="1565" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:832  %zext_ln203_560 = zext i8 %tmp_79 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_560"/></StgValue>
</operation>

<operation id="1566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:833  %zext_ln203_561 = zext i8 %empty_126 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_561"/></StgValue>
</operation>

<operation id="1567" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:834  %tmp_167 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_5_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1568" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:835  %sub_ln203_392 = sub i9 %zext_ln203_560, %zext_ln203_561

]]></Node>
<StgValue><ssdm name="sub_ln203_392"/></StgValue>
</operation>

<operation id="1569" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:836  %xor_ln203_130 = xor i9 %zext_ln203_560, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_130"/></StgValue>
</operation>

<operation id="1570" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:837  %sub_ln203_393 = sub i9 %zext_ln203_561, %zext_ln203_560

]]></Node>
<StgValue><ssdm name="sub_ln203_393"/></StgValue>
</operation>

<operation id="1571" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:838  %select_ln203_392 = select i1 %icmp_ln203_130, i9 %sub_ln203_392, i9 %sub_ln203_393

]]></Node>
<StgValue><ssdm name="select_ln203_392"/></StgValue>
</operation>

<operation id="1572" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:839  %select_ln203_393 = select i1 %icmp_ln203_130, i256 %tmp_167, i256 %node_attr_1D_mat_5_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_393"/></StgValue>
</operation>

<operation id="1573" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:840  %select_ln203_394 = select i1 %icmp_ln203_130, i9 %xor_ln203_130, i9 %zext_ln203_560

]]></Node>
<StgValue><ssdm name="select_ln203_394"/></StgValue>
</operation>

<operation id="1574" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:841  %sub_ln203_394 = sub i9 255, %select_ln203_392

]]></Node>
<StgValue><ssdm name="sub_ln203_394"/></StgValue>
</operation>

<operation id="1575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:842  %zext_ln203_562 = zext i9 %select_ln203_394 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_562"/></StgValue>
</operation>

<operation id="1576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:843  %zext_ln203_563 = zext i9 %sub_ln203_394 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_563"/></StgValue>
</operation>

<operation id="1577" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:844  %lshr_ln203_293 = lshr i256 %select_ln203_393, %zext_ln203_562

]]></Node>
<StgValue><ssdm name="lshr_ln203_293"/></StgValue>
</operation>

<operation id="1578" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:845  %lshr_ln203_294 = lshr i256 -1, %zext_ln203_563

]]></Node>
<StgValue><ssdm name="lshr_ln203_294"/></StgValue>
</operation>

<operation id="1579" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:846  %and_ln203_130 = and i256 %lshr_ln203_293, %lshr_ln203_294

]]></Node>
<StgValue><ssdm name="and_ln203_130"/></StgValue>
</operation>

<operation id="1580" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:847  %phi_input_2_V_35 = trunc i256 %and_ln203_130 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_35"/></StgValue>
</operation>

<operation id="1581" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:868  %node_attr_1D_mat_6_0_V_load = load i256* %node_attr_1D_mat_6_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_load"/></StgValue>
</operation>

<operation id="1582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:870  %tmp_80 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_127, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:871  %empty_128 = or i8 %tmp_80, 15

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="1584" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:872  %icmp_ln203_131 = icmp ugt i8 %tmp_80, %empty_128

]]></Node>
<StgValue><ssdm name="icmp_ln203_131"/></StgValue>
</operation>

<operation id="1585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:873  %zext_ln203_564 = zext i8 %tmp_80 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_564"/></StgValue>
</operation>

<operation id="1586" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:874  %zext_ln203_565 = zext i8 %empty_128 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_565"/></StgValue>
</operation>

<operation id="1587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:875  %tmp_168 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1588" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:876  %sub_ln203_395 = sub i9 %zext_ln203_564, %zext_ln203_565

]]></Node>
<StgValue><ssdm name="sub_ln203_395"/></StgValue>
</operation>

<operation id="1589" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:877  %xor_ln203_131 = xor i9 %zext_ln203_564, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_131"/></StgValue>
</operation>

<operation id="1590" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:878  %sub_ln203_396 = sub i9 %zext_ln203_565, %zext_ln203_564

]]></Node>
<StgValue><ssdm name="sub_ln203_396"/></StgValue>
</operation>

<operation id="1591" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:879  %select_ln203_395 = select i1 %icmp_ln203_131, i9 %sub_ln203_395, i9 %sub_ln203_396

]]></Node>
<StgValue><ssdm name="select_ln203_395"/></StgValue>
</operation>

<operation id="1592" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:880  %select_ln203_396 = select i1 %icmp_ln203_131, i256 %tmp_168, i256 %node_attr_1D_mat_6_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_396"/></StgValue>
</operation>

<operation id="1593" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:881  %select_ln203_397 = select i1 %icmp_ln203_131, i9 %xor_ln203_131, i9 %zext_ln203_564

]]></Node>
<StgValue><ssdm name="select_ln203_397"/></StgValue>
</operation>

<operation id="1594" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:882  %sub_ln203_397 = sub i9 255, %select_ln203_395

]]></Node>
<StgValue><ssdm name="sub_ln203_397"/></StgValue>
</operation>

<operation id="1595" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:883  %zext_ln203_566 = zext i9 %select_ln203_397 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_566"/></StgValue>
</operation>

<operation id="1596" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:884  %zext_ln203_567 = zext i9 %sub_ln203_397 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_567"/></StgValue>
</operation>

<operation id="1597" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:885  %lshr_ln203_295 = lshr i256 %select_ln203_396, %zext_ln203_566

]]></Node>
<StgValue><ssdm name="lshr_ln203_295"/></StgValue>
</operation>

<operation id="1598" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:886  %lshr_ln203_296 = lshr i256 -1, %zext_ln203_567

]]></Node>
<StgValue><ssdm name="lshr_ln203_296"/></StgValue>
</operation>

<operation id="1599" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:887  %and_ln203_131 = and i256 %lshr_ln203_295, %lshr_ln203_296

]]></Node>
<StgValue><ssdm name="and_ln203_131"/></StgValue>
</operation>

<operation id="1600" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:888  %phi_input_3_V_36 = trunc i256 %and_ln203_131 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_36"/></StgValue>
</operation>

<operation id="1601" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:892  %node_attr_1D_mat_6_0_V_load_2 = load i256* %node_attr_1D_mat_6_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_0_V_load_2"/></StgValue>
</operation>

<operation id="1602" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:894  %tmp_81 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_129, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:895  %empty_130 = or i8 %tmp_81, 15

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="1604" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:896  %icmp_ln203_132 = icmp ugt i8 %tmp_81, %empty_130

]]></Node>
<StgValue><ssdm name="icmp_ln203_132"/></StgValue>
</operation>

<operation id="1605" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:897  %zext_ln203_568 = zext i8 %tmp_81 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_568"/></StgValue>
</operation>

<operation id="1606" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:898  %zext_ln203_569 = zext i8 %empty_130 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_569"/></StgValue>
</operation>

<operation id="1607" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:899  %tmp_169 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1608" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:900  %sub_ln203_398 = sub i9 %zext_ln203_568, %zext_ln203_569

]]></Node>
<StgValue><ssdm name="sub_ln203_398"/></StgValue>
</operation>

<operation id="1609" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:901  %xor_ln203_132 = xor i9 %zext_ln203_568, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_132"/></StgValue>
</operation>

<operation id="1610" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:902  %sub_ln203_399 = sub i9 %zext_ln203_569, %zext_ln203_568

]]></Node>
<StgValue><ssdm name="sub_ln203_399"/></StgValue>
</operation>

<operation id="1611" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:903  %select_ln203_398 = select i1 %icmp_ln203_132, i9 %sub_ln203_398, i9 %sub_ln203_399

]]></Node>
<StgValue><ssdm name="select_ln203_398"/></StgValue>
</operation>

<operation id="1612" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:904  %select_ln203_399 = select i1 %icmp_ln203_132, i256 %tmp_169, i256 %node_attr_1D_mat_6_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_399"/></StgValue>
</operation>

<operation id="1613" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:905  %select_ln203_400 = select i1 %icmp_ln203_132, i9 %xor_ln203_132, i9 %zext_ln203_568

]]></Node>
<StgValue><ssdm name="select_ln203_400"/></StgValue>
</operation>

<operation id="1614" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:906  %sub_ln203_400 = sub i9 255, %select_ln203_398

]]></Node>
<StgValue><ssdm name="sub_ln203_400"/></StgValue>
</operation>

<operation id="1615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:907  %zext_ln203_570 = zext i9 %select_ln203_400 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_570"/></StgValue>
</operation>

<operation id="1616" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:908  %zext_ln203_571 = zext i9 %sub_ln203_400 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_571"/></StgValue>
</operation>

<operation id="1617" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:909  %lshr_ln203_297 = lshr i256 %select_ln203_399, %zext_ln203_570

]]></Node>
<StgValue><ssdm name="lshr_ln203_297"/></StgValue>
</operation>

<operation id="1618" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:910  %lshr_ln203_298 = lshr i256 -1, %zext_ln203_571

]]></Node>
<StgValue><ssdm name="lshr_ln203_298"/></StgValue>
</operation>

<operation id="1619" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:911  %and_ln203_132 = and i256 %lshr_ln203_297, %lshr_ln203_298

]]></Node>
<StgValue><ssdm name="and_ln203_132"/></StgValue>
</operation>

<operation id="1620" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:912  %phi_input_0_V_36 = trunc i256 %and_ln203_132 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_36"/></StgValue>
</operation>

<operation id="1621" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:914  %node_attr_1D_mat_6_1_V_load = load i256* %node_attr_1D_mat_6_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_load"/></StgValue>
</operation>

<operation id="1622" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:915  %icmp_ln203_133 = icmp ugt i8 %tmp_80, %empty_128

]]></Node>
<StgValue><ssdm name="icmp_ln203_133"/></StgValue>
</operation>

<operation id="1623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:916  %zext_ln203_572 = zext i8 %tmp_80 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_572"/></StgValue>
</operation>

<operation id="1624" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:917  %zext_ln203_573 = zext i8 %empty_128 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_573"/></StgValue>
</operation>

<operation id="1625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:918  %tmp_170 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1626" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:919  %sub_ln203_401 = sub i9 %zext_ln203_572, %zext_ln203_573

]]></Node>
<StgValue><ssdm name="sub_ln203_401"/></StgValue>
</operation>

<operation id="1627" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:920  %xor_ln203_133 = xor i9 %zext_ln203_572, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_133"/></StgValue>
</operation>

<operation id="1628" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:921  %sub_ln203_402 = sub i9 %zext_ln203_573, %zext_ln203_572

]]></Node>
<StgValue><ssdm name="sub_ln203_402"/></StgValue>
</operation>

<operation id="1629" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:922  %select_ln203_401 = select i1 %icmp_ln203_133, i9 %sub_ln203_401, i9 %sub_ln203_402

]]></Node>
<StgValue><ssdm name="select_ln203_401"/></StgValue>
</operation>

<operation id="1630" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:923  %select_ln203_402 = select i1 %icmp_ln203_133, i256 %tmp_170, i256 %node_attr_1D_mat_6_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_402"/></StgValue>
</operation>

<operation id="1631" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:924  %select_ln203_403 = select i1 %icmp_ln203_133, i9 %xor_ln203_133, i9 %zext_ln203_572

]]></Node>
<StgValue><ssdm name="select_ln203_403"/></StgValue>
</operation>

<operation id="1632" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:925  %sub_ln203_403 = sub i9 255, %select_ln203_401

]]></Node>
<StgValue><ssdm name="sub_ln203_403"/></StgValue>
</operation>

<operation id="1633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:926  %zext_ln203_574 = zext i9 %select_ln203_403 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_574"/></StgValue>
</operation>

<operation id="1634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:927  %zext_ln203_575 = zext i9 %sub_ln203_403 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_575"/></StgValue>
</operation>

<operation id="1635" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:928  %lshr_ln203_299 = lshr i256 %select_ln203_402, %zext_ln203_574

]]></Node>
<StgValue><ssdm name="lshr_ln203_299"/></StgValue>
</operation>

<operation id="1636" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:929  %lshr_ln203_300 = lshr i256 -1, %zext_ln203_575

]]></Node>
<StgValue><ssdm name="lshr_ln203_300"/></StgValue>
</operation>

<operation id="1637" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:930  %and_ln203_133 = and i256 %lshr_ln203_299, %lshr_ln203_300

]]></Node>
<StgValue><ssdm name="and_ln203_133"/></StgValue>
</operation>

<operation id="1638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:931  %phi_input_4_V_36 = trunc i256 %and_ln203_133 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_36"/></StgValue>
</operation>

<operation id="1639" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:933  %node_attr_1D_mat_6_1_V_load_2 = load i256* %node_attr_1D_mat_6_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_1_V_load_2"/></StgValue>
</operation>

<operation id="1640" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:934  %icmp_ln203_134 = icmp ugt i8 %tmp_81, %empty_130

]]></Node>
<StgValue><ssdm name="icmp_ln203_134"/></StgValue>
</operation>

<operation id="1641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:935  %zext_ln203_576 = zext i8 %tmp_81 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_576"/></StgValue>
</operation>

<operation id="1642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:936  %zext_ln203_577 = zext i8 %empty_130 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_577"/></StgValue>
</operation>

<operation id="1643" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:937  %tmp_171 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1644" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:938  %sub_ln203_404 = sub i9 %zext_ln203_576, %zext_ln203_577

]]></Node>
<StgValue><ssdm name="sub_ln203_404"/></StgValue>
</operation>

<operation id="1645" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:939  %xor_ln203_134 = xor i9 %zext_ln203_576, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_134"/></StgValue>
</operation>

<operation id="1646" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:940  %sub_ln203_405 = sub i9 %zext_ln203_577, %zext_ln203_576

]]></Node>
<StgValue><ssdm name="sub_ln203_405"/></StgValue>
</operation>

<operation id="1647" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:941  %select_ln203_404 = select i1 %icmp_ln203_134, i9 %sub_ln203_404, i9 %sub_ln203_405

]]></Node>
<StgValue><ssdm name="select_ln203_404"/></StgValue>
</operation>

<operation id="1648" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:942  %select_ln203_405 = select i1 %icmp_ln203_134, i256 %tmp_171, i256 %node_attr_1D_mat_6_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_405"/></StgValue>
</operation>

<operation id="1649" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:943  %select_ln203_406 = select i1 %icmp_ln203_134, i9 %xor_ln203_134, i9 %zext_ln203_576

]]></Node>
<StgValue><ssdm name="select_ln203_406"/></StgValue>
</operation>

<operation id="1650" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:944  %sub_ln203_406 = sub i9 255, %select_ln203_404

]]></Node>
<StgValue><ssdm name="sub_ln203_406"/></StgValue>
</operation>

<operation id="1651" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:945  %zext_ln203_578 = zext i9 %select_ln203_406 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_578"/></StgValue>
</operation>

<operation id="1652" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:946  %zext_ln203_579 = zext i9 %sub_ln203_406 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_579"/></StgValue>
</operation>

<operation id="1653" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:947  %lshr_ln203_301 = lshr i256 %select_ln203_405, %zext_ln203_578

]]></Node>
<StgValue><ssdm name="lshr_ln203_301"/></StgValue>
</operation>

<operation id="1654" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:948  %lshr_ln203_302 = lshr i256 -1, %zext_ln203_579

]]></Node>
<StgValue><ssdm name="lshr_ln203_302"/></StgValue>
</operation>

<operation id="1655" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:949  %and_ln203_134 = and i256 %lshr_ln203_301, %lshr_ln203_302

]]></Node>
<StgValue><ssdm name="and_ln203_134"/></StgValue>
</operation>

<operation id="1656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:950  %phi_input_1_V_36 = trunc i256 %and_ln203_134 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_36"/></StgValue>
</operation>

<operation id="1657" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:952  %node_attr_1D_mat_6_2_V_load = load i256* %node_attr_1D_mat_6_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_load"/></StgValue>
</operation>

<operation id="1658" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:953  %icmp_ln203_135 = icmp ugt i8 %tmp_80, %empty_128

]]></Node>
<StgValue><ssdm name="icmp_ln203_135"/></StgValue>
</operation>

<operation id="1659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:954  %zext_ln203_580 = zext i8 %tmp_80 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_580"/></StgValue>
</operation>

<operation id="1660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:955  %zext_ln203_581 = zext i8 %empty_128 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_581"/></StgValue>
</operation>

<operation id="1661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:956  %tmp_172 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1662" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:957  %sub_ln203_407 = sub i9 %zext_ln203_580, %zext_ln203_581

]]></Node>
<StgValue><ssdm name="sub_ln203_407"/></StgValue>
</operation>

<operation id="1663" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:958  %xor_ln203_135 = xor i9 %zext_ln203_580, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_135"/></StgValue>
</operation>

<operation id="1664" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:959  %sub_ln203_408 = sub i9 %zext_ln203_581, %zext_ln203_580

]]></Node>
<StgValue><ssdm name="sub_ln203_408"/></StgValue>
</operation>

<operation id="1665" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:960  %select_ln203_407 = select i1 %icmp_ln203_135, i9 %sub_ln203_407, i9 %sub_ln203_408

]]></Node>
<StgValue><ssdm name="select_ln203_407"/></StgValue>
</operation>

<operation id="1666" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:961  %select_ln203_408 = select i1 %icmp_ln203_135, i256 %tmp_172, i256 %node_attr_1D_mat_6_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_408"/></StgValue>
</operation>

<operation id="1667" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:962  %select_ln203_409 = select i1 %icmp_ln203_135, i9 %xor_ln203_135, i9 %zext_ln203_580

]]></Node>
<StgValue><ssdm name="select_ln203_409"/></StgValue>
</operation>

<operation id="1668" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:963  %sub_ln203_409 = sub i9 255, %select_ln203_407

]]></Node>
<StgValue><ssdm name="sub_ln203_409"/></StgValue>
</operation>

<operation id="1669" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:964  %zext_ln203_582 = zext i9 %select_ln203_409 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_582"/></StgValue>
</operation>

<operation id="1670" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:965  %zext_ln203_583 = zext i9 %sub_ln203_409 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_583"/></StgValue>
</operation>

<operation id="1671" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:966  %lshr_ln203_303 = lshr i256 %select_ln203_408, %zext_ln203_582

]]></Node>
<StgValue><ssdm name="lshr_ln203_303"/></StgValue>
</operation>

<operation id="1672" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:967  %lshr_ln203_304 = lshr i256 -1, %zext_ln203_583

]]></Node>
<StgValue><ssdm name="lshr_ln203_304"/></StgValue>
</operation>

<operation id="1673" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:968  %and_ln203_135 = and i256 %lshr_ln203_303, %lshr_ln203_304

]]></Node>
<StgValue><ssdm name="and_ln203_135"/></StgValue>
</operation>

<operation id="1674" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:969  %phi_input_5_V_36 = trunc i256 %and_ln203_135 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_36"/></StgValue>
</operation>

<operation id="1675" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:971  %node_attr_1D_mat_6_2_V_load_2 = load i256* %node_attr_1D_mat_6_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_6_2_V_load_2"/></StgValue>
</operation>

<operation id="1676" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:972  %icmp_ln203_136 = icmp ugt i8 %tmp_81, %empty_130

]]></Node>
<StgValue><ssdm name="icmp_ln203_136"/></StgValue>
</operation>

<operation id="1677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:973  %zext_ln203_584 = zext i8 %tmp_81 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_584"/></StgValue>
</operation>

<operation id="1678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:974  %zext_ln203_585 = zext i8 %empty_130 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_585"/></StgValue>
</operation>

<operation id="1679" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:975  %tmp_173 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_6_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1680" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:976  %sub_ln203_410 = sub i9 %zext_ln203_584, %zext_ln203_585

]]></Node>
<StgValue><ssdm name="sub_ln203_410"/></StgValue>
</operation>

<operation id="1681" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:977  %xor_ln203_136 = xor i9 %zext_ln203_584, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_136"/></StgValue>
</operation>

<operation id="1682" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:978  %sub_ln203_411 = sub i9 %zext_ln203_585, %zext_ln203_584

]]></Node>
<StgValue><ssdm name="sub_ln203_411"/></StgValue>
</operation>

<operation id="1683" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:979  %select_ln203_410 = select i1 %icmp_ln203_136, i9 %sub_ln203_410, i9 %sub_ln203_411

]]></Node>
<StgValue><ssdm name="select_ln203_410"/></StgValue>
</operation>

<operation id="1684" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:980  %select_ln203_411 = select i1 %icmp_ln203_136, i256 %tmp_173, i256 %node_attr_1D_mat_6_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_411"/></StgValue>
</operation>

<operation id="1685" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:981  %select_ln203_412 = select i1 %icmp_ln203_136, i9 %xor_ln203_136, i9 %zext_ln203_584

]]></Node>
<StgValue><ssdm name="select_ln203_412"/></StgValue>
</operation>

<operation id="1686" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:982  %sub_ln203_412 = sub i9 255, %select_ln203_410

]]></Node>
<StgValue><ssdm name="sub_ln203_412"/></StgValue>
</operation>

<operation id="1687" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:983  %zext_ln203_586 = zext i9 %select_ln203_412 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_586"/></StgValue>
</operation>

<operation id="1688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:984  %zext_ln203_587 = zext i9 %sub_ln203_412 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_587"/></StgValue>
</operation>

<operation id="1689" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:985  %lshr_ln203_305 = lshr i256 %select_ln203_411, %zext_ln203_586

]]></Node>
<StgValue><ssdm name="lshr_ln203_305"/></StgValue>
</operation>

<operation id="1690" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:986  %lshr_ln203_306 = lshr i256 -1, %zext_ln203_587

]]></Node>
<StgValue><ssdm name="lshr_ln203_306"/></StgValue>
</operation>

<operation id="1691" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:987  %and_ln203_136 = and i256 %lshr_ln203_305, %lshr_ln203_306

]]></Node>
<StgValue><ssdm name="and_ln203_136"/></StgValue>
</operation>

<operation id="1692" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:988  %phi_input_2_V_36 = trunc i256 %and_ln203_136 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_36"/></StgValue>
</operation>

<operation id="1693" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1009  %node_attr_1D_mat_7_0_V_load = load i256* %node_attr_1D_mat_7_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_load"/></StgValue>
</operation>

<operation id="1694" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1011  %tmp_82 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_131, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1695" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1012  %empty_132 = or i8 %tmp_82, 15

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="1696" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1013  %icmp_ln203_137 = icmp ugt i8 %tmp_82, %empty_132

]]></Node>
<StgValue><ssdm name="icmp_ln203_137"/></StgValue>
</operation>

<operation id="1697" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1014  %zext_ln203_588 = zext i8 %tmp_82 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_588"/></StgValue>
</operation>

<operation id="1698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1015  %zext_ln203_589 = zext i8 %empty_132 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_589"/></StgValue>
</operation>

<operation id="1699" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1016  %tmp_174 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1700" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1017  %sub_ln203_413 = sub i9 %zext_ln203_588, %zext_ln203_589

]]></Node>
<StgValue><ssdm name="sub_ln203_413"/></StgValue>
</operation>

<operation id="1701" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1018  %xor_ln203_137 = xor i9 %zext_ln203_588, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_137"/></StgValue>
</operation>

<operation id="1702" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1019  %sub_ln203_414 = sub i9 %zext_ln203_589, %zext_ln203_588

]]></Node>
<StgValue><ssdm name="sub_ln203_414"/></StgValue>
</operation>

<operation id="1703" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1020  %select_ln203_413 = select i1 %icmp_ln203_137, i9 %sub_ln203_413, i9 %sub_ln203_414

]]></Node>
<StgValue><ssdm name="select_ln203_413"/></StgValue>
</operation>

<operation id="1704" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1021  %select_ln203_414 = select i1 %icmp_ln203_137, i256 %tmp_174, i256 %node_attr_1D_mat_7_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_414"/></StgValue>
</operation>

<operation id="1705" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1022  %select_ln203_415 = select i1 %icmp_ln203_137, i9 %xor_ln203_137, i9 %zext_ln203_588

]]></Node>
<StgValue><ssdm name="select_ln203_415"/></StgValue>
</operation>

<operation id="1706" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1023  %sub_ln203_415 = sub i9 255, %select_ln203_413

]]></Node>
<StgValue><ssdm name="sub_ln203_415"/></StgValue>
</operation>

<operation id="1707" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1024  %zext_ln203_590 = zext i9 %select_ln203_415 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_590"/></StgValue>
</operation>

<operation id="1708" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1025  %zext_ln203_591 = zext i9 %sub_ln203_415 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_591"/></StgValue>
</operation>

<operation id="1709" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1026  %lshr_ln203_307 = lshr i256 %select_ln203_414, %zext_ln203_590

]]></Node>
<StgValue><ssdm name="lshr_ln203_307"/></StgValue>
</operation>

<operation id="1710" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1027  %lshr_ln203_308 = lshr i256 -1, %zext_ln203_591

]]></Node>
<StgValue><ssdm name="lshr_ln203_308"/></StgValue>
</operation>

<operation id="1711" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1028  %and_ln203_137 = and i256 %lshr_ln203_307, %lshr_ln203_308

]]></Node>
<StgValue><ssdm name="and_ln203_137"/></StgValue>
</operation>

<operation id="1712" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1029  %phi_input_3_V_37 = trunc i256 %and_ln203_137 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_37"/></StgValue>
</operation>

<operation id="1713" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1033  %node_attr_1D_mat_7_0_V_load_2 = load i256* %node_attr_1D_mat_7_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_0_V_load_2"/></StgValue>
</operation>

<operation id="1714" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1035  %tmp_83 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_133, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1715" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1036  %empty_134 = or i8 %tmp_83, 15

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="1716" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1037  %icmp_ln203_138 = icmp ugt i8 %tmp_83, %empty_134

]]></Node>
<StgValue><ssdm name="icmp_ln203_138"/></StgValue>
</operation>

<operation id="1717" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1038  %zext_ln203_592 = zext i8 %tmp_83 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_592"/></StgValue>
</operation>

<operation id="1718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1039  %zext_ln203_593 = zext i8 %empty_134 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_593"/></StgValue>
</operation>

<operation id="1719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1040  %tmp_175 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1720" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1041  %sub_ln203_416 = sub i9 %zext_ln203_592, %zext_ln203_593

]]></Node>
<StgValue><ssdm name="sub_ln203_416"/></StgValue>
</operation>

<operation id="1721" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1042  %xor_ln203_138 = xor i9 %zext_ln203_592, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_138"/></StgValue>
</operation>

<operation id="1722" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1043  %sub_ln203_417 = sub i9 %zext_ln203_593, %zext_ln203_592

]]></Node>
<StgValue><ssdm name="sub_ln203_417"/></StgValue>
</operation>

<operation id="1723" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1044  %select_ln203_416 = select i1 %icmp_ln203_138, i9 %sub_ln203_416, i9 %sub_ln203_417

]]></Node>
<StgValue><ssdm name="select_ln203_416"/></StgValue>
</operation>

<operation id="1724" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1045  %select_ln203_417 = select i1 %icmp_ln203_138, i256 %tmp_175, i256 %node_attr_1D_mat_7_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_417"/></StgValue>
</operation>

<operation id="1725" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1046  %select_ln203_418 = select i1 %icmp_ln203_138, i9 %xor_ln203_138, i9 %zext_ln203_592

]]></Node>
<StgValue><ssdm name="select_ln203_418"/></StgValue>
</operation>

<operation id="1726" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1047  %sub_ln203_418 = sub i9 255, %select_ln203_416

]]></Node>
<StgValue><ssdm name="sub_ln203_418"/></StgValue>
</operation>

<operation id="1727" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1048  %zext_ln203_594 = zext i9 %select_ln203_418 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_594"/></StgValue>
</operation>

<operation id="1728" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1049  %zext_ln203_595 = zext i9 %sub_ln203_418 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_595"/></StgValue>
</operation>

<operation id="1729" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1050  %lshr_ln203_309 = lshr i256 %select_ln203_417, %zext_ln203_594

]]></Node>
<StgValue><ssdm name="lshr_ln203_309"/></StgValue>
</operation>

<operation id="1730" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1051  %lshr_ln203_310 = lshr i256 -1, %zext_ln203_595

]]></Node>
<StgValue><ssdm name="lshr_ln203_310"/></StgValue>
</operation>

<operation id="1731" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1052  %and_ln203_138 = and i256 %lshr_ln203_309, %lshr_ln203_310

]]></Node>
<StgValue><ssdm name="and_ln203_138"/></StgValue>
</operation>

<operation id="1732" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1053  %phi_input_0_V_37 = trunc i256 %and_ln203_138 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_37"/></StgValue>
</operation>

<operation id="1733" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1055  %node_attr_1D_mat_7_1_V_load = load i256* %node_attr_1D_mat_7_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_load"/></StgValue>
</operation>

<operation id="1734" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1056  %icmp_ln203_139 = icmp ugt i8 %tmp_82, %empty_132

]]></Node>
<StgValue><ssdm name="icmp_ln203_139"/></StgValue>
</operation>

<operation id="1735" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1057  %zext_ln203_596 = zext i8 %tmp_82 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_596"/></StgValue>
</operation>

<operation id="1736" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1058  %zext_ln203_597 = zext i8 %empty_132 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_597"/></StgValue>
</operation>

<operation id="1737" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1059  %tmp_176 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1738" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1060  %sub_ln203_419 = sub i9 %zext_ln203_596, %zext_ln203_597

]]></Node>
<StgValue><ssdm name="sub_ln203_419"/></StgValue>
</operation>

<operation id="1739" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1061  %xor_ln203_139 = xor i9 %zext_ln203_596, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_139"/></StgValue>
</operation>

<operation id="1740" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1062  %sub_ln203_420 = sub i9 %zext_ln203_597, %zext_ln203_596

]]></Node>
<StgValue><ssdm name="sub_ln203_420"/></StgValue>
</operation>

<operation id="1741" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1063  %select_ln203_419 = select i1 %icmp_ln203_139, i9 %sub_ln203_419, i9 %sub_ln203_420

]]></Node>
<StgValue><ssdm name="select_ln203_419"/></StgValue>
</operation>

<operation id="1742" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1064  %select_ln203_420 = select i1 %icmp_ln203_139, i256 %tmp_176, i256 %node_attr_1D_mat_7_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_420"/></StgValue>
</operation>

<operation id="1743" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1065  %select_ln203_421 = select i1 %icmp_ln203_139, i9 %xor_ln203_139, i9 %zext_ln203_596

]]></Node>
<StgValue><ssdm name="select_ln203_421"/></StgValue>
</operation>

<operation id="1744" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1066  %sub_ln203_421 = sub i9 255, %select_ln203_419

]]></Node>
<StgValue><ssdm name="sub_ln203_421"/></StgValue>
</operation>

<operation id="1745" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1067  %zext_ln203_598 = zext i9 %select_ln203_421 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_598"/></StgValue>
</operation>

<operation id="1746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1068  %zext_ln203_599 = zext i9 %sub_ln203_421 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_599"/></StgValue>
</operation>

<operation id="1747" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1069  %lshr_ln203_311 = lshr i256 %select_ln203_420, %zext_ln203_598

]]></Node>
<StgValue><ssdm name="lshr_ln203_311"/></StgValue>
</operation>

<operation id="1748" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1070  %lshr_ln203_312 = lshr i256 -1, %zext_ln203_599

]]></Node>
<StgValue><ssdm name="lshr_ln203_312"/></StgValue>
</operation>

<operation id="1749" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1071  %and_ln203_139 = and i256 %lshr_ln203_311, %lshr_ln203_312

]]></Node>
<StgValue><ssdm name="and_ln203_139"/></StgValue>
</operation>

<operation id="1750" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1072  %phi_input_4_V_37 = trunc i256 %and_ln203_139 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_37"/></StgValue>
</operation>

<operation id="1751" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1074  %node_attr_1D_mat_7_1_V_load_2 = load i256* %node_attr_1D_mat_7_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_1_V_load_2"/></StgValue>
</operation>

<operation id="1752" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1075  %icmp_ln203_140 = icmp ugt i8 %tmp_83, %empty_134

]]></Node>
<StgValue><ssdm name="icmp_ln203_140"/></StgValue>
</operation>

<operation id="1753" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1076  %zext_ln203_600 = zext i8 %tmp_83 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_600"/></StgValue>
</operation>

<operation id="1754" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1077  %zext_ln203_601 = zext i8 %empty_134 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_601"/></StgValue>
</operation>

<operation id="1755" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1078  %tmp_177 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1756" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1079  %sub_ln203_422 = sub i9 %zext_ln203_600, %zext_ln203_601

]]></Node>
<StgValue><ssdm name="sub_ln203_422"/></StgValue>
</operation>

<operation id="1757" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1080  %xor_ln203_140 = xor i9 %zext_ln203_600, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_140"/></StgValue>
</operation>

<operation id="1758" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1081  %sub_ln203_423 = sub i9 %zext_ln203_601, %zext_ln203_600

]]></Node>
<StgValue><ssdm name="sub_ln203_423"/></StgValue>
</operation>

<operation id="1759" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1082  %select_ln203_422 = select i1 %icmp_ln203_140, i9 %sub_ln203_422, i9 %sub_ln203_423

]]></Node>
<StgValue><ssdm name="select_ln203_422"/></StgValue>
</operation>

<operation id="1760" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1083  %select_ln203_423 = select i1 %icmp_ln203_140, i256 %tmp_177, i256 %node_attr_1D_mat_7_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_423"/></StgValue>
</operation>

<operation id="1761" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1084  %select_ln203_424 = select i1 %icmp_ln203_140, i9 %xor_ln203_140, i9 %zext_ln203_600

]]></Node>
<StgValue><ssdm name="select_ln203_424"/></StgValue>
</operation>

<operation id="1762" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1085  %sub_ln203_424 = sub i9 255, %select_ln203_422

]]></Node>
<StgValue><ssdm name="sub_ln203_424"/></StgValue>
</operation>

<operation id="1763" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1086  %zext_ln203_602 = zext i9 %select_ln203_424 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_602"/></StgValue>
</operation>

<operation id="1764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1087  %zext_ln203_603 = zext i9 %sub_ln203_424 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_603"/></StgValue>
</operation>

<operation id="1765" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1088  %lshr_ln203_313 = lshr i256 %select_ln203_423, %zext_ln203_602

]]></Node>
<StgValue><ssdm name="lshr_ln203_313"/></StgValue>
</operation>

<operation id="1766" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1089  %lshr_ln203_314 = lshr i256 -1, %zext_ln203_603

]]></Node>
<StgValue><ssdm name="lshr_ln203_314"/></StgValue>
</operation>

<operation id="1767" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1090  %and_ln203_140 = and i256 %lshr_ln203_313, %lshr_ln203_314

]]></Node>
<StgValue><ssdm name="and_ln203_140"/></StgValue>
</operation>

<operation id="1768" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1091  %phi_input_1_V_37 = trunc i256 %and_ln203_140 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_37"/></StgValue>
</operation>

<operation id="1769" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1093  %node_attr_1D_mat_7_2_V_load = load i256* %node_attr_1D_mat_7_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_load"/></StgValue>
</operation>

<operation id="1770" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1094  %icmp_ln203_141 = icmp ugt i8 %tmp_82, %empty_132

]]></Node>
<StgValue><ssdm name="icmp_ln203_141"/></StgValue>
</operation>

<operation id="1771" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1095  %zext_ln203_604 = zext i8 %tmp_82 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_604"/></StgValue>
</operation>

<operation id="1772" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1096  %zext_ln203_605 = zext i8 %empty_132 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_605"/></StgValue>
</operation>

<operation id="1773" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1097  %tmp_178 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1774" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1098  %sub_ln203_425 = sub i9 %zext_ln203_604, %zext_ln203_605

]]></Node>
<StgValue><ssdm name="sub_ln203_425"/></StgValue>
</operation>

<operation id="1775" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1099  %xor_ln203_141 = xor i9 %zext_ln203_604, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_141"/></StgValue>
</operation>

<operation id="1776" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1100  %sub_ln203_426 = sub i9 %zext_ln203_605, %zext_ln203_604

]]></Node>
<StgValue><ssdm name="sub_ln203_426"/></StgValue>
</operation>

<operation id="1777" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1101  %select_ln203_425 = select i1 %icmp_ln203_141, i9 %sub_ln203_425, i9 %sub_ln203_426

]]></Node>
<StgValue><ssdm name="select_ln203_425"/></StgValue>
</operation>

<operation id="1778" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1102  %select_ln203_426 = select i1 %icmp_ln203_141, i256 %tmp_178, i256 %node_attr_1D_mat_7_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_426"/></StgValue>
</operation>

<operation id="1779" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1103  %select_ln203_427 = select i1 %icmp_ln203_141, i9 %xor_ln203_141, i9 %zext_ln203_604

]]></Node>
<StgValue><ssdm name="select_ln203_427"/></StgValue>
</operation>

<operation id="1780" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1104  %sub_ln203_427 = sub i9 255, %select_ln203_425

]]></Node>
<StgValue><ssdm name="sub_ln203_427"/></StgValue>
</operation>

<operation id="1781" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1105  %zext_ln203_606 = zext i9 %select_ln203_427 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_606"/></StgValue>
</operation>

<operation id="1782" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1106  %zext_ln203_607 = zext i9 %sub_ln203_427 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_607"/></StgValue>
</operation>

<operation id="1783" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1107  %lshr_ln203_315 = lshr i256 %select_ln203_426, %zext_ln203_606

]]></Node>
<StgValue><ssdm name="lshr_ln203_315"/></StgValue>
</operation>

<operation id="1784" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1108  %lshr_ln203_316 = lshr i256 -1, %zext_ln203_607

]]></Node>
<StgValue><ssdm name="lshr_ln203_316"/></StgValue>
</operation>

<operation id="1785" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1109  %and_ln203_141 = and i256 %lshr_ln203_315, %lshr_ln203_316

]]></Node>
<StgValue><ssdm name="and_ln203_141"/></StgValue>
</operation>

<operation id="1786" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1110  %phi_input_5_V_37 = trunc i256 %and_ln203_141 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_37"/></StgValue>
</operation>

<operation id="1787" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1112  %node_attr_1D_mat_7_2_V_load_2 = load i256* %node_attr_1D_mat_7_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_7_2_V_load_2"/></StgValue>
</operation>

<operation id="1788" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1113  %icmp_ln203_142 = icmp ugt i8 %tmp_83, %empty_134

]]></Node>
<StgValue><ssdm name="icmp_ln203_142"/></StgValue>
</operation>

<operation id="1789" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1114  %zext_ln203_608 = zext i8 %tmp_83 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_608"/></StgValue>
</operation>

<operation id="1790" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1115  %zext_ln203_609 = zext i8 %empty_134 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_609"/></StgValue>
</operation>

<operation id="1791" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1116  %tmp_179 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_7_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1792" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1117  %sub_ln203_428 = sub i9 %zext_ln203_608, %zext_ln203_609

]]></Node>
<StgValue><ssdm name="sub_ln203_428"/></StgValue>
</operation>

<operation id="1793" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1118  %xor_ln203_142 = xor i9 %zext_ln203_608, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_142"/></StgValue>
</operation>

<operation id="1794" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1119  %sub_ln203_429 = sub i9 %zext_ln203_609, %zext_ln203_608

]]></Node>
<StgValue><ssdm name="sub_ln203_429"/></StgValue>
</operation>

<operation id="1795" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1120  %select_ln203_428 = select i1 %icmp_ln203_142, i9 %sub_ln203_428, i9 %sub_ln203_429

]]></Node>
<StgValue><ssdm name="select_ln203_428"/></StgValue>
</operation>

<operation id="1796" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1121  %select_ln203_429 = select i1 %icmp_ln203_142, i256 %tmp_179, i256 %node_attr_1D_mat_7_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_429"/></StgValue>
</operation>

<operation id="1797" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1122  %select_ln203_430 = select i1 %icmp_ln203_142, i9 %xor_ln203_142, i9 %zext_ln203_608

]]></Node>
<StgValue><ssdm name="select_ln203_430"/></StgValue>
</operation>

<operation id="1798" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1123  %sub_ln203_430 = sub i9 255, %select_ln203_428

]]></Node>
<StgValue><ssdm name="sub_ln203_430"/></StgValue>
</operation>

<operation id="1799" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1124  %zext_ln203_610 = zext i9 %select_ln203_430 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_610"/></StgValue>
</operation>

<operation id="1800" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1125  %zext_ln203_611 = zext i9 %sub_ln203_430 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_611"/></StgValue>
</operation>

<operation id="1801" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1126  %lshr_ln203_317 = lshr i256 %select_ln203_429, %zext_ln203_610

]]></Node>
<StgValue><ssdm name="lshr_ln203_317"/></StgValue>
</operation>

<operation id="1802" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1127  %lshr_ln203_318 = lshr i256 -1, %zext_ln203_611

]]></Node>
<StgValue><ssdm name="lshr_ln203_318"/></StgValue>
</operation>

<operation id="1803" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1128  %and_ln203_142 = and i256 %lshr_ln203_317, %lshr_ln203_318

]]></Node>
<StgValue><ssdm name="and_ln203_142"/></StgValue>
</operation>

<operation id="1804" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1129  %phi_input_2_V_37 = trunc i256 %and_ln203_142 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_37"/></StgValue>
</operation>

<operation id="1805" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1150  %node_attr_1D_mat_8_0_V_load = load i256* %node_attr_1D_mat_8_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_load"/></StgValue>
</operation>

<operation id="1806" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1152  %tmp_84 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_135, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1807" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1153  %empty_136 = or i8 %tmp_84, 15

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="1808" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1154  %icmp_ln203_143 = icmp ugt i8 %tmp_84, %empty_136

]]></Node>
<StgValue><ssdm name="icmp_ln203_143"/></StgValue>
</operation>

<operation id="1809" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1155  %zext_ln203_612 = zext i8 %tmp_84 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_612"/></StgValue>
</operation>

<operation id="1810" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1156  %zext_ln203_613 = zext i8 %empty_136 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_613"/></StgValue>
</operation>

<operation id="1811" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1157  %tmp_180 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1812" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1158  %sub_ln203_431 = sub i9 %zext_ln203_612, %zext_ln203_613

]]></Node>
<StgValue><ssdm name="sub_ln203_431"/></StgValue>
</operation>

<operation id="1813" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1159  %xor_ln203_143 = xor i9 %zext_ln203_612, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_143"/></StgValue>
</operation>

<operation id="1814" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1160  %sub_ln203_432 = sub i9 %zext_ln203_613, %zext_ln203_612

]]></Node>
<StgValue><ssdm name="sub_ln203_432"/></StgValue>
</operation>

<operation id="1815" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1161  %select_ln203_431 = select i1 %icmp_ln203_143, i9 %sub_ln203_431, i9 %sub_ln203_432

]]></Node>
<StgValue><ssdm name="select_ln203_431"/></StgValue>
</operation>

<operation id="1816" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1162  %select_ln203_432 = select i1 %icmp_ln203_143, i256 %tmp_180, i256 %node_attr_1D_mat_8_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_432"/></StgValue>
</operation>

<operation id="1817" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1163  %select_ln203_433 = select i1 %icmp_ln203_143, i9 %xor_ln203_143, i9 %zext_ln203_612

]]></Node>
<StgValue><ssdm name="select_ln203_433"/></StgValue>
</operation>

<operation id="1818" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1164  %sub_ln203_433 = sub i9 255, %select_ln203_431

]]></Node>
<StgValue><ssdm name="sub_ln203_433"/></StgValue>
</operation>

<operation id="1819" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1165  %zext_ln203_614 = zext i9 %select_ln203_433 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_614"/></StgValue>
</operation>

<operation id="1820" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1166  %zext_ln203_615 = zext i9 %sub_ln203_433 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_615"/></StgValue>
</operation>

<operation id="1821" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1167  %lshr_ln203_319 = lshr i256 %select_ln203_432, %zext_ln203_614

]]></Node>
<StgValue><ssdm name="lshr_ln203_319"/></StgValue>
</operation>

<operation id="1822" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1168  %lshr_ln203_320 = lshr i256 -1, %zext_ln203_615

]]></Node>
<StgValue><ssdm name="lshr_ln203_320"/></StgValue>
</operation>

<operation id="1823" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1169  %and_ln203_143 = and i256 %lshr_ln203_319, %lshr_ln203_320

]]></Node>
<StgValue><ssdm name="and_ln203_143"/></StgValue>
</operation>

<operation id="1824" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1170  %phi_input_3_V_38 = trunc i256 %and_ln203_143 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_38"/></StgValue>
</operation>

<operation id="1825" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1174  %node_attr_1D_mat_8_0_V_load_2 = load i256* %node_attr_1D_mat_8_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_0_V_load_2"/></StgValue>
</operation>

<operation id="1826" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1176  %tmp_85 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_137, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1827" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1177  %empty_138 = or i8 %tmp_85, 15

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="1828" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1178  %icmp_ln203_144 = icmp ugt i8 %tmp_85, %empty_138

]]></Node>
<StgValue><ssdm name="icmp_ln203_144"/></StgValue>
</operation>

<operation id="1829" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1179  %zext_ln203_616 = zext i8 %tmp_85 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_616"/></StgValue>
</operation>

<operation id="1830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1180  %zext_ln203_617 = zext i8 %empty_138 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_617"/></StgValue>
</operation>

<operation id="1831" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1181  %tmp_181 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1832" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1182  %sub_ln203_434 = sub i9 %zext_ln203_616, %zext_ln203_617

]]></Node>
<StgValue><ssdm name="sub_ln203_434"/></StgValue>
</operation>

<operation id="1833" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1183  %xor_ln203_144 = xor i9 %zext_ln203_616, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_144"/></StgValue>
</operation>

<operation id="1834" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1184  %sub_ln203_435 = sub i9 %zext_ln203_617, %zext_ln203_616

]]></Node>
<StgValue><ssdm name="sub_ln203_435"/></StgValue>
</operation>

<operation id="1835" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1185  %select_ln203_434 = select i1 %icmp_ln203_144, i9 %sub_ln203_434, i9 %sub_ln203_435

]]></Node>
<StgValue><ssdm name="select_ln203_434"/></StgValue>
</operation>

<operation id="1836" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1186  %select_ln203_435 = select i1 %icmp_ln203_144, i256 %tmp_181, i256 %node_attr_1D_mat_8_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_435"/></StgValue>
</operation>

<operation id="1837" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1187  %select_ln203_436 = select i1 %icmp_ln203_144, i9 %xor_ln203_144, i9 %zext_ln203_616

]]></Node>
<StgValue><ssdm name="select_ln203_436"/></StgValue>
</operation>

<operation id="1838" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1188  %sub_ln203_436 = sub i9 255, %select_ln203_434

]]></Node>
<StgValue><ssdm name="sub_ln203_436"/></StgValue>
</operation>

<operation id="1839" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1189  %zext_ln203_618 = zext i9 %select_ln203_436 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_618"/></StgValue>
</operation>

<operation id="1840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1190  %zext_ln203_619 = zext i9 %sub_ln203_436 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_619"/></StgValue>
</operation>

<operation id="1841" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1191  %lshr_ln203_321 = lshr i256 %select_ln203_435, %zext_ln203_618

]]></Node>
<StgValue><ssdm name="lshr_ln203_321"/></StgValue>
</operation>

<operation id="1842" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1192  %lshr_ln203_322 = lshr i256 -1, %zext_ln203_619

]]></Node>
<StgValue><ssdm name="lshr_ln203_322"/></StgValue>
</operation>

<operation id="1843" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1193  %and_ln203_144 = and i256 %lshr_ln203_321, %lshr_ln203_322

]]></Node>
<StgValue><ssdm name="and_ln203_144"/></StgValue>
</operation>

<operation id="1844" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1194  %phi_input_0_V_38 = trunc i256 %and_ln203_144 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_38"/></StgValue>
</operation>

<operation id="1845" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1196  %node_attr_1D_mat_8_1_V_load = load i256* %node_attr_1D_mat_8_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_load"/></StgValue>
</operation>

<operation id="1846" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1197  %icmp_ln203_145 = icmp ugt i8 %tmp_84, %empty_136

]]></Node>
<StgValue><ssdm name="icmp_ln203_145"/></StgValue>
</operation>

<operation id="1847" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1198  %zext_ln203_620 = zext i8 %tmp_84 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_620"/></StgValue>
</operation>

<operation id="1848" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1199  %zext_ln203_621 = zext i8 %empty_136 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_621"/></StgValue>
</operation>

<operation id="1849" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1200  %tmp_182 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1850" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1201  %sub_ln203_437 = sub i9 %zext_ln203_620, %zext_ln203_621

]]></Node>
<StgValue><ssdm name="sub_ln203_437"/></StgValue>
</operation>

<operation id="1851" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1202  %xor_ln203_145 = xor i9 %zext_ln203_620, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_145"/></StgValue>
</operation>

<operation id="1852" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1203  %sub_ln203_438 = sub i9 %zext_ln203_621, %zext_ln203_620

]]></Node>
<StgValue><ssdm name="sub_ln203_438"/></StgValue>
</operation>

<operation id="1853" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1204  %select_ln203_437 = select i1 %icmp_ln203_145, i9 %sub_ln203_437, i9 %sub_ln203_438

]]></Node>
<StgValue><ssdm name="select_ln203_437"/></StgValue>
</operation>

<operation id="1854" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1205  %select_ln203_438 = select i1 %icmp_ln203_145, i256 %tmp_182, i256 %node_attr_1D_mat_8_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_438"/></StgValue>
</operation>

<operation id="1855" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1206  %select_ln203_439 = select i1 %icmp_ln203_145, i9 %xor_ln203_145, i9 %zext_ln203_620

]]></Node>
<StgValue><ssdm name="select_ln203_439"/></StgValue>
</operation>

<operation id="1856" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1207  %sub_ln203_439 = sub i9 255, %select_ln203_437

]]></Node>
<StgValue><ssdm name="sub_ln203_439"/></StgValue>
</operation>

<operation id="1857" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1208  %zext_ln203_622 = zext i9 %select_ln203_439 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_622"/></StgValue>
</operation>

<operation id="1858" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1209  %zext_ln203_623 = zext i9 %sub_ln203_439 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_623"/></StgValue>
</operation>

<operation id="1859" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1210  %lshr_ln203_323 = lshr i256 %select_ln203_438, %zext_ln203_622

]]></Node>
<StgValue><ssdm name="lshr_ln203_323"/></StgValue>
</operation>

<operation id="1860" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1211  %lshr_ln203_324 = lshr i256 -1, %zext_ln203_623

]]></Node>
<StgValue><ssdm name="lshr_ln203_324"/></StgValue>
</operation>

<operation id="1861" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1212  %and_ln203_145 = and i256 %lshr_ln203_323, %lshr_ln203_324

]]></Node>
<StgValue><ssdm name="and_ln203_145"/></StgValue>
</operation>

<operation id="1862" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1213  %phi_input_4_V_38 = trunc i256 %and_ln203_145 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_38"/></StgValue>
</operation>

<operation id="1863" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1215  %node_attr_1D_mat_8_1_V_load_2 = load i256* %node_attr_1D_mat_8_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_1_V_load_2"/></StgValue>
</operation>

<operation id="1864" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1216  %icmp_ln203_146 = icmp ugt i8 %tmp_85, %empty_138

]]></Node>
<StgValue><ssdm name="icmp_ln203_146"/></StgValue>
</operation>

<operation id="1865" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1217  %zext_ln203_624 = zext i8 %tmp_85 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_624"/></StgValue>
</operation>

<operation id="1866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1218  %zext_ln203_625 = zext i8 %empty_138 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_625"/></StgValue>
</operation>

<operation id="1867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1219  %tmp_183 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1868" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1220  %sub_ln203_440 = sub i9 %zext_ln203_624, %zext_ln203_625

]]></Node>
<StgValue><ssdm name="sub_ln203_440"/></StgValue>
</operation>

<operation id="1869" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1221  %xor_ln203_146 = xor i9 %zext_ln203_624, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_146"/></StgValue>
</operation>

<operation id="1870" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1222  %sub_ln203_441 = sub i9 %zext_ln203_625, %zext_ln203_624

]]></Node>
<StgValue><ssdm name="sub_ln203_441"/></StgValue>
</operation>

<operation id="1871" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1223  %select_ln203_440 = select i1 %icmp_ln203_146, i9 %sub_ln203_440, i9 %sub_ln203_441

]]></Node>
<StgValue><ssdm name="select_ln203_440"/></StgValue>
</operation>

<operation id="1872" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1224  %select_ln203_441 = select i1 %icmp_ln203_146, i256 %tmp_183, i256 %node_attr_1D_mat_8_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_441"/></StgValue>
</operation>

<operation id="1873" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1225  %select_ln203_442 = select i1 %icmp_ln203_146, i9 %xor_ln203_146, i9 %zext_ln203_624

]]></Node>
<StgValue><ssdm name="select_ln203_442"/></StgValue>
</operation>

<operation id="1874" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1226  %sub_ln203_442 = sub i9 255, %select_ln203_440

]]></Node>
<StgValue><ssdm name="sub_ln203_442"/></StgValue>
</operation>

<operation id="1875" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1227  %zext_ln203_626 = zext i9 %select_ln203_442 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_626"/></StgValue>
</operation>

<operation id="1876" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1228  %zext_ln203_627 = zext i9 %sub_ln203_442 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_627"/></StgValue>
</operation>

<operation id="1877" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1229  %lshr_ln203_325 = lshr i256 %select_ln203_441, %zext_ln203_626

]]></Node>
<StgValue><ssdm name="lshr_ln203_325"/></StgValue>
</operation>

<operation id="1878" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1230  %lshr_ln203_326 = lshr i256 -1, %zext_ln203_627

]]></Node>
<StgValue><ssdm name="lshr_ln203_326"/></StgValue>
</operation>

<operation id="1879" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1231  %and_ln203_146 = and i256 %lshr_ln203_325, %lshr_ln203_326

]]></Node>
<StgValue><ssdm name="and_ln203_146"/></StgValue>
</operation>

<operation id="1880" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1232  %phi_input_1_V_38 = trunc i256 %and_ln203_146 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_38"/></StgValue>
</operation>

<operation id="1881" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1234  %node_attr_1D_mat_8_2_V_load = load i256* %node_attr_1D_mat_8_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_load"/></StgValue>
</operation>

<operation id="1882" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1235  %icmp_ln203_147 = icmp ugt i8 %tmp_84, %empty_136

]]></Node>
<StgValue><ssdm name="icmp_ln203_147"/></StgValue>
</operation>

<operation id="1883" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1236  %zext_ln203_628 = zext i8 %tmp_84 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_628"/></StgValue>
</operation>

<operation id="1884" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1237  %zext_ln203_629 = zext i8 %empty_136 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_629"/></StgValue>
</operation>

<operation id="1885" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1238  %tmp_184 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1886" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1239  %sub_ln203_443 = sub i9 %zext_ln203_628, %zext_ln203_629

]]></Node>
<StgValue><ssdm name="sub_ln203_443"/></StgValue>
</operation>

<operation id="1887" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1240  %xor_ln203_147 = xor i9 %zext_ln203_628, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_147"/></StgValue>
</operation>

<operation id="1888" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1241  %sub_ln203_444 = sub i9 %zext_ln203_629, %zext_ln203_628

]]></Node>
<StgValue><ssdm name="sub_ln203_444"/></StgValue>
</operation>

<operation id="1889" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1242  %select_ln203_443 = select i1 %icmp_ln203_147, i9 %sub_ln203_443, i9 %sub_ln203_444

]]></Node>
<StgValue><ssdm name="select_ln203_443"/></StgValue>
</operation>

<operation id="1890" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1243  %select_ln203_444 = select i1 %icmp_ln203_147, i256 %tmp_184, i256 %node_attr_1D_mat_8_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_444"/></StgValue>
</operation>

<operation id="1891" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1244  %select_ln203_445 = select i1 %icmp_ln203_147, i9 %xor_ln203_147, i9 %zext_ln203_628

]]></Node>
<StgValue><ssdm name="select_ln203_445"/></StgValue>
</operation>

<operation id="1892" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1245  %sub_ln203_445 = sub i9 255, %select_ln203_443

]]></Node>
<StgValue><ssdm name="sub_ln203_445"/></StgValue>
</operation>

<operation id="1893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1246  %zext_ln203_630 = zext i9 %select_ln203_445 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_630"/></StgValue>
</operation>

<operation id="1894" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1247  %zext_ln203_631 = zext i9 %sub_ln203_445 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_631"/></StgValue>
</operation>

<operation id="1895" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1248  %lshr_ln203_327 = lshr i256 %select_ln203_444, %zext_ln203_630

]]></Node>
<StgValue><ssdm name="lshr_ln203_327"/></StgValue>
</operation>

<operation id="1896" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1249  %lshr_ln203_328 = lshr i256 -1, %zext_ln203_631

]]></Node>
<StgValue><ssdm name="lshr_ln203_328"/></StgValue>
</operation>

<operation id="1897" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1250  %and_ln203_147 = and i256 %lshr_ln203_327, %lshr_ln203_328

]]></Node>
<StgValue><ssdm name="and_ln203_147"/></StgValue>
</operation>

<operation id="1898" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1251  %phi_input_5_V_38 = trunc i256 %and_ln203_147 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_38"/></StgValue>
</operation>

<operation id="1899" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1253  %node_attr_1D_mat_8_2_V_load_2 = load i256* %node_attr_1D_mat_8_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_8_2_V_load_2"/></StgValue>
</operation>

<operation id="1900" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1254  %icmp_ln203_148 = icmp ugt i8 %tmp_85, %empty_138

]]></Node>
<StgValue><ssdm name="icmp_ln203_148"/></StgValue>
</operation>

<operation id="1901" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1255  %zext_ln203_632 = zext i8 %tmp_85 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_632"/></StgValue>
</operation>

<operation id="1902" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1256  %zext_ln203_633 = zext i8 %empty_138 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_633"/></StgValue>
</operation>

<operation id="1903" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1257  %tmp_185 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_8_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1904" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1258  %sub_ln203_446 = sub i9 %zext_ln203_632, %zext_ln203_633

]]></Node>
<StgValue><ssdm name="sub_ln203_446"/></StgValue>
</operation>

<operation id="1905" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1259  %xor_ln203_148 = xor i9 %zext_ln203_632, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_148"/></StgValue>
</operation>

<operation id="1906" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1260  %sub_ln203_447 = sub i9 %zext_ln203_633, %zext_ln203_632

]]></Node>
<StgValue><ssdm name="sub_ln203_447"/></StgValue>
</operation>

<operation id="1907" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1261  %select_ln203_446 = select i1 %icmp_ln203_148, i9 %sub_ln203_446, i9 %sub_ln203_447

]]></Node>
<StgValue><ssdm name="select_ln203_446"/></StgValue>
</operation>

<operation id="1908" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1262  %select_ln203_447 = select i1 %icmp_ln203_148, i256 %tmp_185, i256 %node_attr_1D_mat_8_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_447"/></StgValue>
</operation>

<operation id="1909" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1263  %select_ln203_448 = select i1 %icmp_ln203_148, i9 %xor_ln203_148, i9 %zext_ln203_632

]]></Node>
<StgValue><ssdm name="select_ln203_448"/></StgValue>
</operation>

<operation id="1910" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1264  %sub_ln203_448 = sub i9 255, %select_ln203_446

]]></Node>
<StgValue><ssdm name="sub_ln203_448"/></StgValue>
</operation>

<operation id="1911" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1265  %zext_ln203_634 = zext i9 %select_ln203_448 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_634"/></StgValue>
</operation>

<operation id="1912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1266  %zext_ln203_635 = zext i9 %sub_ln203_448 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_635"/></StgValue>
</operation>

<operation id="1913" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1267  %lshr_ln203_329 = lshr i256 %select_ln203_447, %zext_ln203_634

]]></Node>
<StgValue><ssdm name="lshr_ln203_329"/></StgValue>
</operation>

<operation id="1914" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1268  %lshr_ln203_330 = lshr i256 -1, %zext_ln203_635

]]></Node>
<StgValue><ssdm name="lshr_ln203_330"/></StgValue>
</operation>

<operation id="1915" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1269  %and_ln203_148 = and i256 %lshr_ln203_329, %lshr_ln203_330

]]></Node>
<StgValue><ssdm name="and_ln203_148"/></StgValue>
</operation>

<operation id="1916" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1270  %phi_input_2_V_38 = trunc i256 %and_ln203_148 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_38"/></StgValue>
</operation>

<operation id="1917" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1291  %node_attr_1D_mat_9_0_V_load = load i256* %node_attr_1D_mat_9_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_load"/></StgValue>
</operation>

<operation id="1918" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1293  %tmp_86 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_139, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1919" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1294  %empty_140 = or i8 %tmp_86, 15

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="1920" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1295  %icmp_ln203_149 = icmp ugt i8 %tmp_86, %empty_140

]]></Node>
<StgValue><ssdm name="icmp_ln203_149"/></StgValue>
</operation>

<operation id="1921" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1296  %zext_ln203_636 = zext i8 %tmp_86 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_636"/></StgValue>
</operation>

<operation id="1922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1297  %zext_ln203_637 = zext i8 %empty_140 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_637"/></StgValue>
</operation>

<operation id="1923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1298  %tmp_186 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1924" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1299  %sub_ln203_449 = sub i9 %zext_ln203_636, %zext_ln203_637

]]></Node>
<StgValue><ssdm name="sub_ln203_449"/></StgValue>
</operation>

<operation id="1925" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1300  %xor_ln203_149 = xor i9 %zext_ln203_636, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_149"/></StgValue>
</operation>

<operation id="1926" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1301  %sub_ln203_450 = sub i9 %zext_ln203_637, %zext_ln203_636

]]></Node>
<StgValue><ssdm name="sub_ln203_450"/></StgValue>
</operation>

<operation id="1927" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1302  %select_ln203_449 = select i1 %icmp_ln203_149, i9 %sub_ln203_449, i9 %sub_ln203_450

]]></Node>
<StgValue><ssdm name="select_ln203_449"/></StgValue>
</operation>

<operation id="1928" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1303  %select_ln203_450 = select i1 %icmp_ln203_149, i256 %tmp_186, i256 %node_attr_1D_mat_9_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_450"/></StgValue>
</operation>

<operation id="1929" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1304  %select_ln203_451 = select i1 %icmp_ln203_149, i9 %xor_ln203_149, i9 %zext_ln203_636

]]></Node>
<StgValue><ssdm name="select_ln203_451"/></StgValue>
</operation>

<operation id="1930" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1305  %sub_ln203_451 = sub i9 255, %select_ln203_449

]]></Node>
<StgValue><ssdm name="sub_ln203_451"/></StgValue>
</operation>

<operation id="1931" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1306  %zext_ln203_638 = zext i9 %select_ln203_451 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_638"/></StgValue>
</operation>

<operation id="1932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1307  %zext_ln203_639 = zext i9 %sub_ln203_451 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_639"/></StgValue>
</operation>

<operation id="1933" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1308  %lshr_ln203_331 = lshr i256 %select_ln203_450, %zext_ln203_638

]]></Node>
<StgValue><ssdm name="lshr_ln203_331"/></StgValue>
</operation>

<operation id="1934" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1309  %lshr_ln203_332 = lshr i256 -1, %zext_ln203_639

]]></Node>
<StgValue><ssdm name="lshr_ln203_332"/></StgValue>
</operation>

<operation id="1935" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1310  %and_ln203_149 = and i256 %lshr_ln203_331, %lshr_ln203_332

]]></Node>
<StgValue><ssdm name="and_ln203_149"/></StgValue>
</operation>

<operation id="1936" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1311  %phi_input_3_V_39 = trunc i256 %and_ln203_149 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_39"/></StgValue>
</operation>

<operation id="1937" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1315  %node_attr_1D_mat_9_0_V_load_2 = load i256* %node_attr_1D_mat_9_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_0_V_load_2"/></StgValue>
</operation>

<operation id="1938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1317  %tmp_87 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_141, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1318  %empty_142 = or i8 %tmp_87, 15

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="1940" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1319  %icmp_ln203_150 = icmp ugt i8 %tmp_87, %empty_142

]]></Node>
<StgValue><ssdm name="icmp_ln203_150"/></StgValue>
</operation>

<operation id="1941" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1320  %zext_ln203_640 = zext i8 %tmp_87 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_640"/></StgValue>
</operation>

<operation id="1942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1321  %zext_ln203_641 = zext i8 %empty_142 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_641"/></StgValue>
</operation>

<operation id="1943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1322  %tmp_187 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1944" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1323  %sub_ln203_452 = sub i9 %zext_ln203_640, %zext_ln203_641

]]></Node>
<StgValue><ssdm name="sub_ln203_452"/></StgValue>
</operation>

<operation id="1945" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1324  %xor_ln203_150 = xor i9 %zext_ln203_640, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_150"/></StgValue>
</operation>

<operation id="1946" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1325  %sub_ln203_453 = sub i9 %zext_ln203_641, %zext_ln203_640

]]></Node>
<StgValue><ssdm name="sub_ln203_453"/></StgValue>
</operation>

<operation id="1947" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1326  %select_ln203_452 = select i1 %icmp_ln203_150, i9 %sub_ln203_452, i9 %sub_ln203_453

]]></Node>
<StgValue><ssdm name="select_ln203_452"/></StgValue>
</operation>

<operation id="1948" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1327  %select_ln203_453 = select i1 %icmp_ln203_150, i256 %tmp_187, i256 %node_attr_1D_mat_9_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_453"/></StgValue>
</operation>

<operation id="1949" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1328  %select_ln203_454 = select i1 %icmp_ln203_150, i9 %xor_ln203_150, i9 %zext_ln203_640

]]></Node>
<StgValue><ssdm name="select_ln203_454"/></StgValue>
</operation>

<operation id="1950" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1329  %sub_ln203_454 = sub i9 255, %select_ln203_452

]]></Node>
<StgValue><ssdm name="sub_ln203_454"/></StgValue>
</operation>

<operation id="1951" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1330  %zext_ln203_642 = zext i9 %select_ln203_454 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_642"/></StgValue>
</operation>

<operation id="1952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1331  %zext_ln203_643 = zext i9 %sub_ln203_454 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_643"/></StgValue>
</operation>

<operation id="1953" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1332  %lshr_ln203_333 = lshr i256 %select_ln203_453, %zext_ln203_642

]]></Node>
<StgValue><ssdm name="lshr_ln203_333"/></StgValue>
</operation>

<operation id="1954" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1333  %lshr_ln203_334 = lshr i256 -1, %zext_ln203_643

]]></Node>
<StgValue><ssdm name="lshr_ln203_334"/></StgValue>
</operation>

<operation id="1955" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1334  %and_ln203_150 = and i256 %lshr_ln203_333, %lshr_ln203_334

]]></Node>
<StgValue><ssdm name="and_ln203_150"/></StgValue>
</operation>

<operation id="1956" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1335  %phi_input_0_V_39 = trunc i256 %and_ln203_150 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_39"/></StgValue>
</operation>

<operation id="1957" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1337  %node_attr_1D_mat_9_1_V_load = load i256* %node_attr_1D_mat_9_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_load"/></StgValue>
</operation>

<operation id="1958" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1338  %icmp_ln203_151 = icmp ugt i8 %tmp_86, %empty_140

]]></Node>
<StgValue><ssdm name="icmp_ln203_151"/></StgValue>
</operation>

<operation id="1959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1339  %zext_ln203_644 = zext i8 %tmp_86 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_644"/></StgValue>
</operation>

<operation id="1960" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1340  %zext_ln203_645 = zext i8 %empty_140 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_645"/></StgValue>
</operation>

<operation id="1961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1341  %tmp_188 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1962" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1342  %sub_ln203_455 = sub i9 %zext_ln203_644, %zext_ln203_645

]]></Node>
<StgValue><ssdm name="sub_ln203_455"/></StgValue>
</operation>

<operation id="1963" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1343  %xor_ln203_151 = xor i9 %zext_ln203_644, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_151"/></StgValue>
</operation>

<operation id="1964" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1344  %sub_ln203_456 = sub i9 %zext_ln203_645, %zext_ln203_644

]]></Node>
<StgValue><ssdm name="sub_ln203_456"/></StgValue>
</operation>

<operation id="1965" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1345  %select_ln203_455 = select i1 %icmp_ln203_151, i9 %sub_ln203_455, i9 %sub_ln203_456

]]></Node>
<StgValue><ssdm name="select_ln203_455"/></StgValue>
</operation>

<operation id="1966" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1346  %select_ln203_456 = select i1 %icmp_ln203_151, i256 %tmp_188, i256 %node_attr_1D_mat_9_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_456"/></StgValue>
</operation>

<operation id="1967" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1347  %select_ln203_457 = select i1 %icmp_ln203_151, i9 %xor_ln203_151, i9 %zext_ln203_644

]]></Node>
<StgValue><ssdm name="select_ln203_457"/></StgValue>
</operation>

<operation id="1968" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1348  %sub_ln203_457 = sub i9 255, %select_ln203_455

]]></Node>
<StgValue><ssdm name="sub_ln203_457"/></StgValue>
</operation>

<operation id="1969" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1349  %zext_ln203_646 = zext i9 %select_ln203_457 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_646"/></StgValue>
</operation>

<operation id="1970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1350  %zext_ln203_647 = zext i9 %sub_ln203_457 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_647"/></StgValue>
</operation>

<operation id="1971" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1351  %lshr_ln203_335 = lshr i256 %select_ln203_456, %zext_ln203_646

]]></Node>
<StgValue><ssdm name="lshr_ln203_335"/></StgValue>
</operation>

<operation id="1972" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1352  %lshr_ln203_336 = lshr i256 -1, %zext_ln203_647

]]></Node>
<StgValue><ssdm name="lshr_ln203_336"/></StgValue>
</operation>

<operation id="1973" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1353  %and_ln203_151 = and i256 %lshr_ln203_335, %lshr_ln203_336

]]></Node>
<StgValue><ssdm name="and_ln203_151"/></StgValue>
</operation>

<operation id="1974" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1354  %phi_input_4_V_39 = trunc i256 %and_ln203_151 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_39"/></StgValue>
</operation>

<operation id="1975" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1356  %node_attr_1D_mat_9_1_V_load_2 = load i256* %node_attr_1D_mat_9_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_1_V_load_2"/></StgValue>
</operation>

<operation id="1976" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1357  %icmp_ln203_152 = icmp ugt i8 %tmp_87, %empty_142

]]></Node>
<StgValue><ssdm name="icmp_ln203_152"/></StgValue>
</operation>

<operation id="1977" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1358  %zext_ln203_648 = zext i8 %tmp_87 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_648"/></StgValue>
</operation>

<operation id="1978" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1359  %zext_ln203_649 = zext i8 %empty_142 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_649"/></StgValue>
</operation>

<operation id="1979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1360  %tmp_189 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1980" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1361  %sub_ln203_458 = sub i9 %zext_ln203_648, %zext_ln203_649

]]></Node>
<StgValue><ssdm name="sub_ln203_458"/></StgValue>
</operation>

<operation id="1981" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1362  %xor_ln203_152 = xor i9 %zext_ln203_648, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_152"/></StgValue>
</operation>

<operation id="1982" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1363  %sub_ln203_459 = sub i9 %zext_ln203_649, %zext_ln203_648

]]></Node>
<StgValue><ssdm name="sub_ln203_459"/></StgValue>
</operation>

<operation id="1983" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1364  %select_ln203_458 = select i1 %icmp_ln203_152, i9 %sub_ln203_458, i9 %sub_ln203_459

]]></Node>
<StgValue><ssdm name="select_ln203_458"/></StgValue>
</operation>

<operation id="1984" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1365  %select_ln203_459 = select i1 %icmp_ln203_152, i256 %tmp_189, i256 %node_attr_1D_mat_9_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_459"/></StgValue>
</operation>

<operation id="1985" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1366  %select_ln203_460 = select i1 %icmp_ln203_152, i9 %xor_ln203_152, i9 %zext_ln203_648

]]></Node>
<StgValue><ssdm name="select_ln203_460"/></StgValue>
</operation>

<operation id="1986" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1367  %sub_ln203_460 = sub i9 255, %select_ln203_458

]]></Node>
<StgValue><ssdm name="sub_ln203_460"/></StgValue>
</operation>

<operation id="1987" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1368  %zext_ln203_650 = zext i9 %select_ln203_460 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_650"/></StgValue>
</operation>

<operation id="1988" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1369  %zext_ln203_651 = zext i9 %sub_ln203_460 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_651"/></StgValue>
</operation>

<operation id="1989" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1370  %lshr_ln203_337 = lshr i256 %select_ln203_459, %zext_ln203_650

]]></Node>
<StgValue><ssdm name="lshr_ln203_337"/></StgValue>
</operation>

<operation id="1990" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1371  %lshr_ln203_338 = lshr i256 -1, %zext_ln203_651

]]></Node>
<StgValue><ssdm name="lshr_ln203_338"/></StgValue>
</operation>

<operation id="1991" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1372  %and_ln203_152 = and i256 %lshr_ln203_337, %lshr_ln203_338

]]></Node>
<StgValue><ssdm name="and_ln203_152"/></StgValue>
</operation>

<operation id="1992" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1373  %phi_input_1_V_39 = trunc i256 %and_ln203_152 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_39"/></StgValue>
</operation>

<operation id="1993" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1375  %node_attr_1D_mat_9_2_V_load = load i256* %node_attr_1D_mat_9_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_load"/></StgValue>
</operation>

<operation id="1994" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1376  %icmp_ln203_153 = icmp ugt i8 %tmp_86, %empty_140

]]></Node>
<StgValue><ssdm name="icmp_ln203_153"/></StgValue>
</operation>

<operation id="1995" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1377  %zext_ln203_652 = zext i8 %tmp_86 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_652"/></StgValue>
</operation>

<operation id="1996" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1378  %zext_ln203_653 = zext i8 %empty_140 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_653"/></StgValue>
</operation>

<operation id="1997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1379  %tmp_190 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1998" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1380  %sub_ln203_461 = sub i9 %zext_ln203_652, %zext_ln203_653

]]></Node>
<StgValue><ssdm name="sub_ln203_461"/></StgValue>
</operation>

<operation id="1999" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1381  %xor_ln203_153 = xor i9 %zext_ln203_652, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_153"/></StgValue>
</operation>

<operation id="2000" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1382  %sub_ln203_462 = sub i9 %zext_ln203_653, %zext_ln203_652

]]></Node>
<StgValue><ssdm name="sub_ln203_462"/></StgValue>
</operation>

<operation id="2001" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1383  %select_ln203_461 = select i1 %icmp_ln203_153, i9 %sub_ln203_461, i9 %sub_ln203_462

]]></Node>
<StgValue><ssdm name="select_ln203_461"/></StgValue>
</operation>

<operation id="2002" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1384  %select_ln203_462 = select i1 %icmp_ln203_153, i256 %tmp_190, i256 %node_attr_1D_mat_9_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_462"/></StgValue>
</operation>

<operation id="2003" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1385  %select_ln203_463 = select i1 %icmp_ln203_153, i9 %xor_ln203_153, i9 %zext_ln203_652

]]></Node>
<StgValue><ssdm name="select_ln203_463"/></StgValue>
</operation>

<operation id="2004" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1386  %sub_ln203_463 = sub i9 255, %select_ln203_461

]]></Node>
<StgValue><ssdm name="sub_ln203_463"/></StgValue>
</operation>

<operation id="2005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1387  %zext_ln203_654 = zext i9 %select_ln203_463 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_654"/></StgValue>
</operation>

<operation id="2006" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1388  %zext_ln203_655 = zext i9 %sub_ln203_463 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_655"/></StgValue>
</operation>

<operation id="2007" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1389  %lshr_ln203_339 = lshr i256 %select_ln203_462, %zext_ln203_654

]]></Node>
<StgValue><ssdm name="lshr_ln203_339"/></StgValue>
</operation>

<operation id="2008" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1390  %lshr_ln203_340 = lshr i256 -1, %zext_ln203_655

]]></Node>
<StgValue><ssdm name="lshr_ln203_340"/></StgValue>
</operation>

<operation id="2009" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1391  %and_ln203_153 = and i256 %lshr_ln203_339, %lshr_ln203_340

]]></Node>
<StgValue><ssdm name="and_ln203_153"/></StgValue>
</operation>

<operation id="2010" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1392  %phi_input_5_V_39 = trunc i256 %and_ln203_153 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_39"/></StgValue>
</operation>

<operation id="2011" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1394  %node_attr_1D_mat_9_2_V_load_2 = load i256* %node_attr_1D_mat_9_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_9_2_V_load_2"/></StgValue>
</operation>

<operation id="2012" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1395  %icmp_ln203_154 = icmp ugt i8 %tmp_87, %empty_142

]]></Node>
<StgValue><ssdm name="icmp_ln203_154"/></StgValue>
</operation>

<operation id="2013" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1396  %zext_ln203_656 = zext i8 %tmp_87 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_656"/></StgValue>
</operation>

<operation id="2014" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1397  %zext_ln203_657 = zext i8 %empty_142 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_657"/></StgValue>
</operation>

<operation id="2015" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1398  %tmp_191 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_9_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2016" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1399  %sub_ln203_464 = sub i9 %zext_ln203_656, %zext_ln203_657

]]></Node>
<StgValue><ssdm name="sub_ln203_464"/></StgValue>
</operation>

<operation id="2017" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1400  %xor_ln203_154 = xor i9 %zext_ln203_656, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_154"/></StgValue>
</operation>

<operation id="2018" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1401  %sub_ln203_465 = sub i9 %zext_ln203_657, %zext_ln203_656

]]></Node>
<StgValue><ssdm name="sub_ln203_465"/></StgValue>
</operation>

<operation id="2019" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1402  %select_ln203_464 = select i1 %icmp_ln203_154, i9 %sub_ln203_464, i9 %sub_ln203_465

]]></Node>
<StgValue><ssdm name="select_ln203_464"/></StgValue>
</operation>

<operation id="2020" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1403  %select_ln203_465 = select i1 %icmp_ln203_154, i256 %tmp_191, i256 %node_attr_1D_mat_9_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_465"/></StgValue>
</operation>

<operation id="2021" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1404  %select_ln203_466 = select i1 %icmp_ln203_154, i9 %xor_ln203_154, i9 %zext_ln203_656

]]></Node>
<StgValue><ssdm name="select_ln203_466"/></StgValue>
</operation>

<operation id="2022" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1405  %sub_ln203_466 = sub i9 255, %select_ln203_464

]]></Node>
<StgValue><ssdm name="sub_ln203_466"/></StgValue>
</operation>

<operation id="2023" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1406  %zext_ln203_658 = zext i9 %select_ln203_466 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_658"/></StgValue>
</operation>

<operation id="2024" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1407  %zext_ln203_659 = zext i9 %sub_ln203_466 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_659"/></StgValue>
</operation>

<operation id="2025" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1408  %lshr_ln203_341 = lshr i256 %select_ln203_465, %zext_ln203_658

]]></Node>
<StgValue><ssdm name="lshr_ln203_341"/></StgValue>
</operation>

<operation id="2026" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1409  %lshr_ln203_342 = lshr i256 -1, %zext_ln203_659

]]></Node>
<StgValue><ssdm name="lshr_ln203_342"/></StgValue>
</operation>

<operation id="2027" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1410  %and_ln203_154 = and i256 %lshr_ln203_341, %lshr_ln203_342

]]></Node>
<StgValue><ssdm name="and_ln203_154"/></StgValue>
</operation>

<operation id="2028" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1411  %phi_input_2_V_39 = trunc i256 %and_ln203_154 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_39"/></StgValue>
</operation>

<operation id="2029" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1432  %node_attr_1D_mat_10_0_V_load = load i256* %node_attr_1D_mat_10_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_load"/></StgValue>
</operation>

<operation id="2030" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1434  %tmp_88 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_143, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2031" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1435  %empty_144 = or i8 %tmp_88, 15

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="2032" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1436  %icmp_ln203_155 = icmp ugt i8 %tmp_88, %empty_144

]]></Node>
<StgValue><ssdm name="icmp_ln203_155"/></StgValue>
</operation>

<operation id="2033" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1437  %zext_ln203_660 = zext i8 %tmp_88 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_660"/></StgValue>
</operation>

<operation id="2034" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1438  %zext_ln203_661 = zext i8 %empty_144 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_661"/></StgValue>
</operation>

<operation id="2035" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1439  %tmp_192 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2036" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1440  %sub_ln203_467 = sub i9 %zext_ln203_660, %zext_ln203_661

]]></Node>
<StgValue><ssdm name="sub_ln203_467"/></StgValue>
</operation>

<operation id="2037" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1441  %xor_ln203_155 = xor i9 %zext_ln203_660, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_155"/></StgValue>
</operation>

<operation id="2038" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1442  %sub_ln203_468 = sub i9 %zext_ln203_661, %zext_ln203_660

]]></Node>
<StgValue><ssdm name="sub_ln203_468"/></StgValue>
</operation>

<operation id="2039" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1443  %select_ln203_467 = select i1 %icmp_ln203_155, i9 %sub_ln203_467, i9 %sub_ln203_468

]]></Node>
<StgValue><ssdm name="select_ln203_467"/></StgValue>
</operation>

<operation id="2040" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1444  %select_ln203_468 = select i1 %icmp_ln203_155, i256 %tmp_192, i256 %node_attr_1D_mat_10_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_468"/></StgValue>
</operation>

<operation id="2041" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1445  %select_ln203_469 = select i1 %icmp_ln203_155, i9 %xor_ln203_155, i9 %zext_ln203_660

]]></Node>
<StgValue><ssdm name="select_ln203_469"/></StgValue>
</operation>

<operation id="2042" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1446  %sub_ln203_469 = sub i9 255, %select_ln203_467

]]></Node>
<StgValue><ssdm name="sub_ln203_469"/></StgValue>
</operation>

<operation id="2043" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1447  %zext_ln203_662 = zext i9 %select_ln203_469 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_662"/></StgValue>
</operation>

<operation id="2044" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1448  %zext_ln203_663 = zext i9 %sub_ln203_469 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_663"/></StgValue>
</operation>

<operation id="2045" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1449  %lshr_ln203_343 = lshr i256 %select_ln203_468, %zext_ln203_662

]]></Node>
<StgValue><ssdm name="lshr_ln203_343"/></StgValue>
</operation>

<operation id="2046" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1450  %lshr_ln203_344 = lshr i256 -1, %zext_ln203_663

]]></Node>
<StgValue><ssdm name="lshr_ln203_344"/></StgValue>
</operation>

<operation id="2047" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1451  %and_ln203_155 = and i256 %lshr_ln203_343, %lshr_ln203_344

]]></Node>
<StgValue><ssdm name="and_ln203_155"/></StgValue>
</operation>

<operation id="2048" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1452  %phi_input_3_V_40 = trunc i256 %and_ln203_155 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_40"/></StgValue>
</operation>

<operation id="2049" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1456  %node_attr_1D_mat_10_0_V_load_2 = load i256* %node_attr_1D_mat_10_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_0_V_load_2"/></StgValue>
</operation>

<operation id="2050" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1458  %tmp_89 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_145, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="2051" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1459  %empty_146 = or i8 %tmp_89, 15

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="2052" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1460  %icmp_ln203_156 = icmp ugt i8 %tmp_89, %empty_146

]]></Node>
<StgValue><ssdm name="icmp_ln203_156"/></StgValue>
</operation>

<operation id="2053" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1461  %zext_ln203_664 = zext i8 %tmp_89 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_664"/></StgValue>
</operation>

<operation id="2054" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1462  %zext_ln203_665 = zext i8 %empty_146 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_665"/></StgValue>
</operation>

<operation id="2055" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1463  %tmp_193 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2056" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1464  %sub_ln203_470 = sub i9 %zext_ln203_664, %zext_ln203_665

]]></Node>
<StgValue><ssdm name="sub_ln203_470"/></StgValue>
</operation>

<operation id="2057" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1465  %xor_ln203_156 = xor i9 %zext_ln203_664, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_156"/></StgValue>
</operation>

<operation id="2058" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1466  %sub_ln203_471 = sub i9 %zext_ln203_665, %zext_ln203_664

]]></Node>
<StgValue><ssdm name="sub_ln203_471"/></StgValue>
</operation>

<operation id="2059" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1467  %select_ln203_470 = select i1 %icmp_ln203_156, i9 %sub_ln203_470, i9 %sub_ln203_471

]]></Node>
<StgValue><ssdm name="select_ln203_470"/></StgValue>
</operation>

<operation id="2060" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1468  %select_ln203_471 = select i1 %icmp_ln203_156, i256 %tmp_193, i256 %node_attr_1D_mat_10_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_471"/></StgValue>
</operation>

<operation id="2061" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1469  %select_ln203_472 = select i1 %icmp_ln203_156, i9 %xor_ln203_156, i9 %zext_ln203_664

]]></Node>
<StgValue><ssdm name="select_ln203_472"/></StgValue>
</operation>

<operation id="2062" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1470  %sub_ln203_472 = sub i9 255, %select_ln203_470

]]></Node>
<StgValue><ssdm name="sub_ln203_472"/></StgValue>
</operation>

<operation id="2063" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1471  %zext_ln203_666 = zext i9 %select_ln203_472 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_666"/></StgValue>
</operation>

<operation id="2064" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1472  %zext_ln203_667 = zext i9 %sub_ln203_472 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_667"/></StgValue>
</operation>

<operation id="2065" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1473  %lshr_ln203_345 = lshr i256 %select_ln203_471, %zext_ln203_666

]]></Node>
<StgValue><ssdm name="lshr_ln203_345"/></StgValue>
</operation>

<operation id="2066" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1474  %lshr_ln203_346 = lshr i256 -1, %zext_ln203_667

]]></Node>
<StgValue><ssdm name="lshr_ln203_346"/></StgValue>
</operation>

<operation id="2067" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1475  %and_ln203_156 = and i256 %lshr_ln203_345, %lshr_ln203_346

]]></Node>
<StgValue><ssdm name="and_ln203_156"/></StgValue>
</operation>

<operation id="2068" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1476  %phi_input_0_V_40 = trunc i256 %and_ln203_156 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_40"/></StgValue>
</operation>

<operation id="2069" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1478  %node_attr_1D_mat_10_1_V_load = load i256* %node_attr_1D_mat_10_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_load"/></StgValue>
</operation>

<operation id="2070" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1479  %icmp_ln203_157 = icmp ugt i8 %tmp_88, %empty_144

]]></Node>
<StgValue><ssdm name="icmp_ln203_157"/></StgValue>
</operation>

<operation id="2071" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1480  %zext_ln203_668 = zext i8 %tmp_88 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_668"/></StgValue>
</operation>

<operation id="2072" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1481  %zext_ln203_669 = zext i8 %empty_144 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_669"/></StgValue>
</operation>

<operation id="2073" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1482  %tmp_194 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2074" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1483  %sub_ln203_473 = sub i9 %zext_ln203_668, %zext_ln203_669

]]></Node>
<StgValue><ssdm name="sub_ln203_473"/></StgValue>
</operation>

<operation id="2075" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1484  %xor_ln203_157 = xor i9 %zext_ln203_668, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_157"/></StgValue>
</operation>

<operation id="2076" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1485  %sub_ln203_474 = sub i9 %zext_ln203_669, %zext_ln203_668

]]></Node>
<StgValue><ssdm name="sub_ln203_474"/></StgValue>
</operation>

<operation id="2077" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1486  %select_ln203_473 = select i1 %icmp_ln203_157, i9 %sub_ln203_473, i9 %sub_ln203_474

]]></Node>
<StgValue><ssdm name="select_ln203_473"/></StgValue>
</operation>

<operation id="2078" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1487  %select_ln203_474 = select i1 %icmp_ln203_157, i256 %tmp_194, i256 %node_attr_1D_mat_10_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_474"/></StgValue>
</operation>

<operation id="2079" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1488  %select_ln203_475 = select i1 %icmp_ln203_157, i9 %xor_ln203_157, i9 %zext_ln203_668

]]></Node>
<StgValue><ssdm name="select_ln203_475"/></StgValue>
</operation>

<operation id="2080" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1489  %sub_ln203_475 = sub i9 255, %select_ln203_473

]]></Node>
<StgValue><ssdm name="sub_ln203_475"/></StgValue>
</operation>

<operation id="2081" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1490  %zext_ln203_670 = zext i9 %select_ln203_475 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_670"/></StgValue>
</operation>

<operation id="2082" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1491  %zext_ln203_671 = zext i9 %sub_ln203_475 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_671"/></StgValue>
</operation>

<operation id="2083" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1492  %lshr_ln203_347 = lshr i256 %select_ln203_474, %zext_ln203_670

]]></Node>
<StgValue><ssdm name="lshr_ln203_347"/></StgValue>
</operation>

<operation id="2084" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1493  %lshr_ln203_348 = lshr i256 -1, %zext_ln203_671

]]></Node>
<StgValue><ssdm name="lshr_ln203_348"/></StgValue>
</operation>

<operation id="2085" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1494  %and_ln203_157 = and i256 %lshr_ln203_347, %lshr_ln203_348

]]></Node>
<StgValue><ssdm name="and_ln203_157"/></StgValue>
</operation>

<operation id="2086" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1495  %phi_input_4_V_40 = trunc i256 %and_ln203_157 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_40"/></StgValue>
</operation>

<operation id="2087" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1497  %node_attr_1D_mat_10_1_V_load_2 = load i256* %node_attr_1D_mat_10_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_1_V_load_2"/></StgValue>
</operation>

<operation id="2088" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1498  %icmp_ln203_158 = icmp ugt i8 %tmp_89, %empty_146

]]></Node>
<StgValue><ssdm name="icmp_ln203_158"/></StgValue>
</operation>

<operation id="2089" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1499  %zext_ln203_672 = zext i8 %tmp_89 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_672"/></StgValue>
</operation>

<operation id="2090" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1500  %zext_ln203_673 = zext i8 %empty_146 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_673"/></StgValue>
</operation>

<operation id="2091" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1501  %tmp_195 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2092" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1502  %sub_ln203_476 = sub i9 %zext_ln203_672, %zext_ln203_673

]]></Node>
<StgValue><ssdm name="sub_ln203_476"/></StgValue>
</operation>

<operation id="2093" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1503  %xor_ln203_158 = xor i9 %zext_ln203_672, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_158"/></StgValue>
</operation>

<operation id="2094" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1504  %sub_ln203_477 = sub i9 %zext_ln203_673, %zext_ln203_672

]]></Node>
<StgValue><ssdm name="sub_ln203_477"/></StgValue>
</operation>

<operation id="2095" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1505  %select_ln203_476 = select i1 %icmp_ln203_158, i9 %sub_ln203_476, i9 %sub_ln203_477

]]></Node>
<StgValue><ssdm name="select_ln203_476"/></StgValue>
</operation>

<operation id="2096" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1506  %select_ln203_477 = select i1 %icmp_ln203_158, i256 %tmp_195, i256 %node_attr_1D_mat_10_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_477"/></StgValue>
</operation>

<operation id="2097" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1507  %select_ln203_478 = select i1 %icmp_ln203_158, i9 %xor_ln203_158, i9 %zext_ln203_672

]]></Node>
<StgValue><ssdm name="select_ln203_478"/></StgValue>
</operation>

<operation id="2098" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1508  %sub_ln203_478 = sub i9 255, %select_ln203_476

]]></Node>
<StgValue><ssdm name="sub_ln203_478"/></StgValue>
</operation>

<operation id="2099" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1509  %zext_ln203_674 = zext i9 %select_ln203_478 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_674"/></StgValue>
</operation>

<operation id="2100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1510  %zext_ln203_675 = zext i9 %sub_ln203_478 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_675"/></StgValue>
</operation>

<operation id="2101" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1511  %lshr_ln203_349 = lshr i256 %select_ln203_477, %zext_ln203_674

]]></Node>
<StgValue><ssdm name="lshr_ln203_349"/></StgValue>
</operation>

<operation id="2102" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1512  %lshr_ln203_350 = lshr i256 -1, %zext_ln203_675

]]></Node>
<StgValue><ssdm name="lshr_ln203_350"/></StgValue>
</operation>

<operation id="2103" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1513  %and_ln203_158 = and i256 %lshr_ln203_349, %lshr_ln203_350

]]></Node>
<StgValue><ssdm name="and_ln203_158"/></StgValue>
</operation>

<operation id="2104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1514  %phi_input_1_V_40 = trunc i256 %and_ln203_158 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_40"/></StgValue>
</operation>

<operation id="2105" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1516  %node_attr_1D_mat_10_2_V_load = load i256* %node_attr_1D_mat_10_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_load"/></StgValue>
</operation>

<operation id="2106" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1517  %icmp_ln203_159 = icmp ugt i8 %tmp_88, %empty_144

]]></Node>
<StgValue><ssdm name="icmp_ln203_159"/></StgValue>
</operation>

<operation id="2107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1518  %zext_ln203_676 = zext i8 %tmp_88 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_676"/></StgValue>
</operation>

<operation id="2108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1519  %zext_ln203_677 = zext i8 %empty_144 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_677"/></StgValue>
</operation>

<operation id="2109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1520  %tmp_196 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2110" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1521  %sub_ln203_479 = sub i9 %zext_ln203_676, %zext_ln203_677

]]></Node>
<StgValue><ssdm name="sub_ln203_479"/></StgValue>
</operation>

<operation id="2111" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1522  %xor_ln203_159 = xor i9 %zext_ln203_676, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_159"/></StgValue>
</operation>

<operation id="2112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1523  %sub_ln203_480 = sub i9 %zext_ln203_677, %zext_ln203_676

]]></Node>
<StgValue><ssdm name="sub_ln203_480"/></StgValue>
</operation>

<operation id="2113" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1524  %select_ln203_479 = select i1 %icmp_ln203_159, i9 %sub_ln203_479, i9 %sub_ln203_480

]]></Node>
<StgValue><ssdm name="select_ln203_479"/></StgValue>
</operation>

<operation id="2114" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1525  %select_ln203_480 = select i1 %icmp_ln203_159, i256 %tmp_196, i256 %node_attr_1D_mat_10_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_480"/></StgValue>
</operation>

<operation id="2115" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1526  %select_ln203_481 = select i1 %icmp_ln203_159, i9 %xor_ln203_159, i9 %zext_ln203_676

]]></Node>
<StgValue><ssdm name="select_ln203_481"/></StgValue>
</operation>

<operation id="2116" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1527  %sub_ln203_481 = sub i9 255, %select_ln203_479

]]></Node>
<StgValue><ssdm name="sub_ln203_481"/></StgValue>
</operation>

<operation id="2117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1528  %zext_ln203_678 = zext i9 %select_ln203_481 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_678"/></StgValue>
</operation>

<operation id="2118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1529  %zext_ln203_679 = zext i9 %sub_ln203_481 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_679"/></StgValue>
</operation>

<operation id="2119" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1530  %lshr_ln203_351 = lshr i256 %select_ln203_480, %zext_ln203_678

]]></Node>
<StgValue><ssdm name="lshr_ln203_351"/></StgValue>
</operation>

<operation id="2120" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1531  %lshr_ln203_352 = lshr i256 -1, %zext_ln203_679

]]></Node>
<StgValue><ssdm name="lshr_ln203_352"/></StgValue>
</operation>

<operation id="2121" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1532  %and_ln203_159 = and i256 %lshr_ln203_351, %lshr_ln203_352

]]></Node>
<StgValue><ssdm name="and_ln203_159"/></StgValue>
</operation>

<operation id="2122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1533  %phi_input_5_V_40 = trunc i256 %and_ln203_159 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_40"/></StgValue>
</operation>

<operation id="2123" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1535  %node_attr_1D_mat_10_2_V_load_2 = load i256* %node_attr_1D_mat_10_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_10_2_V_load_2"/></StgValue>
</operation>

<operation id="2124" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1536  %icmp_ln203_160 = icmp ugt i8 %tmp_89, %empty_146

]]></Node>
<StgValue><ssdm name="icmp_ln203_160"/></StgValue>
</operation>

<operation id="2125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1537  %zext_ln203_680 = zext i8 %tmp_89 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_680"/></StgValue>
</operation>

<operation id="2126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1538  %zext_ln203_681 = zext i8 %empty_146 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_681"/></StgValue>
</operation>

<operation id="2127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1539  %tmp_197 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_10_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2128" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1540  %sub_ln203_482 = sub i9 %zext_ln203_680, %zext_ln203_681

]]></Node>
<StgValue><ssdm name="sub_ln203_482"/></StgValue>
</operation>

<operation id="2129" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1541  %xor_ln203_160 = xor i9 %zext_ln203_680, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_160"/></StgValue>
</operation>

<operation id="2130" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1542  %sub_ln203_483 = sub i9 %zext_ln203_681, %zext_ln203_680

]]></Node>
<StgValue><ssdm name="sub_ln203_483"/></StgValue>
</operation>

<operation id="2131" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1543  %select_ln203_482 = select i1 %icmp_ln203_160, i9 %sub_ln203_482, i9 %sub_ln203_483

]]></Node>
<StgValue><ssdm name="select_ln203_482"/></StgValue>
</operation>

<operation id="2132" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1544  %select_ln203_483 = select i1 %icmp_ln203_160, i256 %tmp_197, i256 %node_attr_1D_mat_10_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_483"/></StgValue>
</operation>

<operation id="2133" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1545  %select_ln203_484 = select i1 %icmp_ln203_160, i9 %xor_ln203_160, i9 %zext_ln203_680

]]></Node>
<StgValue><ssdm name="select_ln203_484"/></StgValue>
</operation>

<operation id="2134" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1546  %sub_ln203_484 = sub i9 255, %select_ln203_482

]]></Node>
<StgValue><ssdm name="sub_ln203_484"/></StgValue>
</operation>

<operation id="2135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1547  %zext_ln203_682 = zext i9 %select_ln203_484 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_682"/></StgValue>
</operation>

<operation id="2136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1548  %zext_ln203_683 = zext i9 %sub_ln203_484 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_683"/></StgValue>
</operation>

<operation id="2137" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1549  %lshr_ln203_353 = lshr i256 %select_ln203_483, %zext_ln203_682

]]></Node>
<StgValue><ssdm name="lshr_ln203_353"/></StgValue>
</operation>

<operation id="2138" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1550  %lshr_ln203_354 = lshr i256 -1, %zext_ln203_683

]]></Node>
<StgValue><ssdm name="lshr_ln203_354"/></StgValue>
</operation>

<operation id="2139" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1551  %and_ln203_160 = and i256 %lshr_ln203_353, %lshr_ln203_354

]]></Node>
<StgValue><ssdm name="and_ln203_160"/></StgValue>
</operation>

<operation id="2140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1552  %phi_input_2_V_40 = trunc i256 %and_ln203_160 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_40"/></StgValue>
</operation>

<operation id="2141" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1573  %node_attr_1D_mat_11_0_V_load = load i256* %node_attr_1D_mat_11_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_load"/></StgValue>
</operation>

<operation id="2142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1575  %tmp_90 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_147, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1576  %empty_148 = or i8 %tmp_90, 15

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="2144" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1577  %icmp_ln203_161 = icmp ugt i8 %tmp_90, %empty_148

]]></Node>
<StgValue><ssdm name="icmp_ln203_161"/></StgValue>
</operation>

<operation id="2145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1578  %zext_ln203_684 = zext i8 %tmp_90 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_684"/></StgValue>
</operation>

<operation id="2146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1579  %zext_ln203_685 = zext i8 %empty_148 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_685"/></StgValue>
</operation>

<operation id="2147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1580  %tmp_198 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2148" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1581  %sub_ln203_485 = sub i9 %zext_ln203_684, %zext_ln203_685

]]></Node>
<StgValue><ssdm name="sub_ln203_485"/></StgValue>
</operation>

<operation id="2149" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1582  %xor_ln203_161 = xor i9 %zext_ln203_684, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_161"/></StgValue>
</operation>

<operation id="2150" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1583  %sub_ln203_486 = sub i9 %zext_ln203_685, %zext_ln203_684

]]></Node>
<StgValue><ssdm name="sub_ln203_486"/></StgValue>
</operation>

<operation id="2151" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1584  %select_ln203_485 = select i1 %icmp_ln203_161, i9 %sub_ln203_485, i9 %sub_ln203_486

]]></Node>
<StgValue><ssdm name="select_ln203_485"/></StgValue>
</operation>

<operation id="2152" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1585  %select_ln203_486 = select i1 %icmp_ln203_161, i256 %tmp_198, i256 %node_attr_1D_mat_11_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_486"/></StgValue>
</operation>

<operation id="2153" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1586  %select_ln203_487 = select i1 %icmp_ln203_161, i9 %xor_ln203_161, i9 %zext_ln203_684

]]></Node>
<StgValue><ssdm name="select_ln203_487"/></StgValue>
</operation>

<operation id="2154" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1587  %sub_ln203_487 = sub i9 255, %select_ln203_485

]]></Node>
<StgValue><ssdm name="sub_ln203_487"/></StgValue>
</operation>

<operation id="2155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1588  %zext_ln203_686 = zext i9 %select_ln203_487 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_686"/></StgValue>
</operation>

<operation id="2156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1589  %zext_ln203_687 = zext i9 %sub_ln203_487 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_687"/></StgValue>
</operation>

<operation id="2157" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1590  %lshr_ln203_355 = lshr i256 %select_ln203_486, %zext_ln203_686

]]></Node>
<StgValue><ssdm name="lshr_ln203_355"/></StgValue>
</operation>

<operation id="2158" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1591  %lshr_ln203_356 = lshr i256 -1, %zext_ln203_687

]]></Node>
<StgValue><ssdm name="lshr_ln203_356"/></StgValue>
</operation>

<operation id="2159" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1592  %and_ln203_161 = and i256 %lshr_ln203_355, %lshr_ln203_356

]]></Node>
<StgValue><ssdm name="and_ln203_161"/></StgValue>
</operation>

<operation id="2160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1593  %phi_input_3_V_41 = trunc i256 %and_ln203_161 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_41"/></StgValue>
</operation>

<operation id="2161" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1597  %node_attr_1D_mat_11_0_V_load_2 = load i256* %node_attr_1D_mat_11_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_0_V_load_2"/></StgValue>
</operation>

<operation id="2162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
edge_loop_1:1599  %tmp_91 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_149, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1600  %empty_150 = or i8 %tmp_91, 15

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="2164" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1601  %icmp_ln203_162 = icmp ugt i8 %tmp_91, %empty_150

]]></Node>
<StgValue><ssdm name="icmp_ln203_162"/></StgValue>
</operation>

<operation id="2165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1602  %zext_ln203_688 = zext i8 %tmp_91 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_688"/></StgValue>
</operation>

<operation id="2166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1603  %zext_ln203_689 = zext i8 %empty_150 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_689"/></StgValue>
</operation>

<operation id="2167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1604  %tmp_199 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2168" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1605  %sub_ln203_488 = sub i9 %zext_ln203_688, %zext_ln203_689

]]></Node>
<StgValue><ssdm name="sub_ln203_488"/></StgValue>
</operation>

<operation id="2169" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1606  %xor_ln203_162 = xor i9 %zext_ln203_688, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_162"/></StgValue>
</operation>

<operation id="2170" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1607  %sub_ln203_489 = sub i9 %zext_ln203_689, %zext_ln203_688

]]></Node>
<StgValue><ssdm name="sub_ln203_489"/></StgValue>
</operation>

<operation id="2171" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1608  %select_ln203_488 = select i1 %icmp_ln203_162, i9 %sub_ln203_488, i9 %sub_ln203_489

]]></Node>
<StgValue><ssdm name="select_ln203_488"/></StgValue>
</operation>

<operation id="2172" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1609  %select_ln203_489 = select i1 %icmp_ln203_162, i256 %tmp_199, i256 %node_attr_1D_mat_11_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_489"/></StgValue>
</operation>

<operation id="2173" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1610  %select_ln203_490 = select i1 %icmp_ln203_162, i9 %xor_ln203_162, i9 %zext_ln203_688

]]></Node>
<StgValue><ssdm name="select_ln203_490"/></StgValue>
</operation>

<operation id="2174" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1611  %sub_ln203_490 = sub i9 255, %select_ln203_488

]]></Node>
<StgValue><ssdm name="sub_ln203_490"/></StgValue>
</operation>

<operation id="2175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1612  %zext_ln203_690 = zext i9 %select_ln203_490 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_690"/></StgValue>
</operation>

<operation id="2176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1613  %zext_ln203_691 = zext i9 %sub_ln203_490 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_691"/></StgValue>
</operation>

<operation id="2177" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1614  %lshr_ln203_357 = lshr i256 %select_ln203_489, %zext_ln203_690

]]></Node>
<StgValue><ssdm name="lshr_ln203_357"/></StgValue>
</operation>

<operation id="2178" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1615  %lshr_ln203_358 = lshr i256 -1, %zext_ln203_691

]]></Node>
<StgValue><ssdm name="lshr_ln203_358"/></StgValue>
</operation>

<operation id="2179" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1616  %and_ln203_162 = and i256 %lshr_ln203_357, %lshr_ln203_358

]]></Node>
<StgValue><ssdm name="and_ln203_162"/></StgValue>
</operation>

<operation id="2180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1617  %phi_input_0_V_41 = trunc i256 %and_ln203_162 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_41"/></StgValue>
</operation>

<operation id="2181" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1619  %node_attr_1D_mat_11_1_V_load = load i256* %node_attr_1D_mat_11_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_load"/></StgValue>
</operation>

<operation id="2182" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1620  %icmp_ln203_163 = icmp ugt i8 %tmp_90, %empty_148

]]></Node>
<StgValue><ssdm name="icmp_ln203_163"/></StgValue>
</operation>

<operation id="2183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1621  %zext_ln203_692 = zext i8 %tmp_90 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_692"/></StgValue>
</operation>

<operation id="2184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1622  %zext_ln203_693 = zext i8 %empty_148 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_693"/></StgValue>
</operation>

<operation id="2185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1623  %tmp_200 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2186" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1624  %sub_ln203_491 = sub i9 %zext_ln203_692, %zext_ln203_693

]]></Node>
<StgValue><ssdm name="sub_ln203_491"/></StgValue>
</operation>

<operation id="2187" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1625  %xor_ln203_163 = xor i9 %zext_ln203_692, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_163"/></StgValue>
</operation>

<operation id="2188" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1626  %sub_ln203_492 = sub i9 %zext_ln203_693, %zext_ln203_692

]]></Node>
<StgValue><ssdm name="sub_ln203_492"/></StgValue>
</operation>

<operation id="2189" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1627  %select_ln203_491 = select i1 %icmp_ln203_163, i9 %sub_ln203_491, i9 %sub_ln203_492

]]></Node>
<StgValue><ssdm name="select_ln203_491"/></StgValue>
</operation>

<operation id="2190" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1628  %select_ln203_492 = select i1 %icmp_ln203_163, i256 %tmp_200, i256 %node_attr_1D_mat_11_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_492"/></StgValue>
</operation>

<operation id="2191" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1629  %select_ln203_493 = select i1 %icmp_ln203_163, i9 %xor_ln203_163, i9 %zext_ln203_692

]]></Node>
<StgValue><ssdm name="select_ln203_493"/></StgValue>
</operation>

<operation id="2192" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1630  %sub_ln203_493 = sub i9 255, %select_ln203_491

]]></Node>
<StgValue><ssdm name="sub_ln203_493"/></StgValue>
</operation>

<operation id="2193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1631  %zext_ln203_694 = zext i9 %select_ln203_493 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_694"/></StgValue>
</operation>

<operation id="2194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1632  %zext_ln203_695 = zext i9 %sub_ln203_493 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_695"/></StgValue>
</operation>

<operation id="2195" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1633  %lshr_ln203_359 = lshr i256 %select_ln203_492, %zext_ln203_694

]]></Node>
<StgValue><ssdm name="lshr_ln203_359"/></StgValue>
</operation>

<operation id="2196" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1634  %lshr_ln203_360 = lshr i256 -1, %zext_ln203_695

]]></Node>
<StgValue><ssdm name="lshr_ln203_360"/></StgValue>
</operation>

<operation id="2197" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1635  %and_ln203_163 = and i256 %lshr_ln203_359, %lshr_ln203_360

]]></Node>
<StgValue><ssdm name="and_ln203_163"/></StgValue>
</operation>

<operation id="2198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1636  %phi_input_4_V_41 = trunc i256 %and_ln203_163 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_41"/></StgValue>
</operation>

<operation id="2199" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1638  %node_attr_1D_mat_11_1_V_load_2 = load i256* %node_attr_1D_mat_11_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_1_V_load_2"/></StgValue>
</operation>

<operation id="2200" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1639  %icmp_ln203_164 = icmp ugt i8 %tmp_91, %empty_150

]]></Node>
<StgValue><ssdm name="icmp_ln203_164"/></StgValue>
</operation>

<operation id="2201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1640  %zext_ln203_696 = zext i8 %tmp_91 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_696"/></StgValue>
</operation>

<operation id="2202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1641  %zext_ln203_697 = zext i8 %empty_150 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_697"/></StgValue>
</operation>

<operation id="2203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1642  %tmp_201 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2204" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1643  %sub_ln203_494 = sub i9 %zext_ln203_696, %zext_ln203_697

]]></Node>
<StgValue><ssdm name="sub_ln203_494"/></StgValue>
</operation>

<operation id="2205" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1644  %xor_ln203_164 = xor i9 %zext_ln203_696, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_164"/></StgValue>
</operation>

<operation id="2206" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1645  %sub_ln203_495 = sub i9 %zext_ln203_697, %zext_ln203_696

]]></Node>
<StgValue><ssdm name="sub_ln203_495"/></StgValue>
</operation>

<operation id="2207" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1646  %select_ln203_494 = select i1 %icmp_ln203_164, i9 %sub_ln203_494, i9 %sub_ln203_495

]]></Node>
<StgValue><ssdm name="select_ln203_494"/></StgValue>
</operation>

<operation id="2208" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1647  %select_ln203_495 = select i1 %icmp_ln203_164, i256 %tmp_201, i256 %node_attr_1D_mat_11_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_495"/></StgValue>
</operation>

<operation id="2209" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1648  %select_ln203_496 = select i1 %icmp_ln203_164, i9 %xor_ln203_164, i9 %zext_ln203_696

]]></Node>
<StgValue><ssdm name="select_ln203_496"/></StgValue>
</operation>

<operation id="2210" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1649  %sub_ln203_496 = sub i9 255, %select_ln203_494

]]></Node>
<StgValue><ssdm name="sub_ln203_496"/></StgValue>
</operation>

<operation id="2211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1650  %zext_ln203_698 = zext i9 %select_ln203_496 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_698"/></StgValue>
</operation>

<operation id="2212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1651  %zext_ln203_699 = zext i9 %sub_ln203_496 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_699"/></StgValue>
</operation>

<operation id="2213" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1652  %lshr_ln203_361 = lshr i256 %select_ln203_495, %zext_ln203_698

]]></Node>
<StgValue><ssdm name="lshr_ln203_361"/></StgValue>
</operation>

<operation id="2214" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1653  %lshr_ln203_362 = lshr i256 -1, %zext_ln203_699

]]></Node>
<StgValue><ssdm name="lshr_ln203_362"/></StgValue>
</operation>

<operation id="2215" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1654  %and_ln203_164 = and i256 %lshr_ln203_361, %lshr_ln203_362

]]></Node>
<StgValue><ssdm name="and_ln203_164"/></StgValue>
</operation>

<operation id="2216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1655  %phi_input_1_V_41 = trunc i256 %and_ln203_164 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_41"/></StgValue>
</operation>

<operation id="2217" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1657  %node_attr_1D_mat_11_2_V_load = load i256* %node_attr_1D_mat_11_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_load"/></StgValue>
</operation>

<operation id="2218" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1658  %icmp_ln203_165 = icmp ugt i8 %tmp_90, %empty_148

]]></Node>
<StgValue><ssdm name="icmp_ln203_165"/></StgValue>
</operation>

<operation id="2219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1659  %zext_ln203_700 = zext i8 %tmp_90 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_700"/></StgValue>
</operation>

<operation id="2220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1660  %zext_ln203_701 = zext i8 %empty_148 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_701"/></StgValue>
</operation>

<operation id="2221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1661  %tmp_202 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2222" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1662  %sub_ln203_497 = sub i9 %zext_ln203_700, %zext_ln203_701

]]></Node>
<StgValue><ssdm name="sub_ln203_497"/></StgValue>
</operation>

<operation id="2223" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1663  %xor_ln203_165 = xor i9 %zext_ln203_700, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_165"/></StgValue>
</operation>

<operation id="2224" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1664  %sub_ln203_498 = sub i9 %zext_ln203_701, %zext_ln203_700

]]></Node>
<StgValue><ssdm name="sub_ln203_498"/></StgValue>
</operation>

<operation id="2225" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1665  %select_ln203_497 = select i1 %icmp_ln203_165, i9 %sub_ln203_497, i9 %sub_ln203_498

]]></Node>
<StgValue><ssdm name="select_ln203_497"/></StgValue>
</operation>

<operation id="2226" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1666  %select_ln203_498 = select i1 %icmp_ln203_165, i256 %tmp_202, i256 %node_attr_1D_mat_11_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_498"/></StgValue>
</operation>

<operation id="2227" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1667  %select_ln203_499 = select i1 %icmp_ln203_165, i9 %xor_ln203_165, i9 %zext_ln203_700

]]></Node>
<StgValue><ssdm name="select_ln203_499"/></StgValue>
</operation>

<operation id="2228" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1668  %sub_ln203_499 = sub i9 255, %select_ln203_497

]]></Node>
<StgValue><ssdm name="sub_ln203_499"/></StgValue>
</operation>

<operation id="2229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1669  %zext_ln203_702 = zext i9 %select_ln203_499 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_702"/></StgValue>
</operation>

<operation id="2230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1670  %zext_ln203_703 = zext i9 %sub_ln203_499 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_703"/></StgValue>
</operation>

<operation id="2231" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1671  %lshr_ln203_363 = lshr i256 %select_ln203_498, %zext_ln203_702

]]></Node>
<StgValue><ssdm name="lshr_ln203_363"/></StgValue>
</operation>

<operation id="2232" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1672  %lshr_ln203_364 = lshr i256 -1, %zext_ln203_703

]]></Node>
<StgValue><ssdm name="lshr_ln203_364"/></StgValue>
</operation>

<operation id="2233" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1673  %and_ln203_165 = and i256 %lshr_ln203_363, %lshr_ln203_364

]]></Node>
<StgValue><ssdm name="and_ln203_165"/></StgValue>
</operation>

<operation id="2234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1674  %phi_input_5_V_41 = trunc i256 %and_ln203_165 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_41"/></StgValue>
</operation>

<operation id="2235" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="256" op_0_bw="3">
<![CDATA[
edge_loop_1:1676  %node_attr_1D_mat_11_2_V_load_2 = load i256* %node_attr_1D_mat_11_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_11_2_V_load_2"/></StgValue>
</operation>

<operation id="2236" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
edge_loop_1:1677  %icmp_ln203_166 = icmp ugt i8 %tmp_91, %empty_150

]]></Node>
<StgValue><ssdm name="icmp_ln203_166"/></StgValue>
</operation>

<operation id="2237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1678  %zext_ln203_704 = zext i8 %tmp_91 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_704"/></StgValue>
</operation>

<operation id="2238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="9" op_0_bw="8">
<![CDATA[
edge_loop_1:1679  %zext_ln203_705 = zext i8 %empty_150 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_705"/></StgValue>
</operation>

<operation id="2239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
edge_loop_1:1680  %tmp_203 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_11_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2240" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1681  %sub_ln203_500 = sub i9 %zext_ln203_704, %zext_ln203_705

]]></Node>
<StgValue><ssdm name="sub_ln203_500"/></StgValue>
</operation>

<operation id="2241" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1682  %xor_ln203_166 = xor i9 %zext_ln203_704, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_166"/></StgValue>
</operation>

<operation id="2242" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1683  %sub_ln203_501 = sub i9 %zext_ln203_705, %zext_ln203_704

]]></Node>
<StgValue><ssdm name="sub_ln203_501"/></StgValue>
</operation>

<operation id="2243" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1684  %select_ln203_500 = select i1 %icmp_ln203_166, i9 %sub_ln203_500, i9 %sub_ln203_501

]]></Node>
<StgValue><ssdm name="select_ln203_500"/></StgValue>
</operation>

<operation id="2244" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
edge_loop_1:1685  %select_ln203_501 = select i1 %icmp_ln203_166, i256 %tmp_203, i256 %node_attr_1D_mat_11_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_501"/></StgValue>
</operation>

<operation id="2245" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
edge_loop_1:1686  %select_ln203_502 = select i1 %icmp_ln203_166, i9 %xor_ln203_166, i9 %zext_ln203_704

]]></Node>
<StgValue><ssdm name="select_ln203_502"/></StgValue>
</operation>

<operation id="2246" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
edge_loop_1:1687  %sub_ln203_502 = sub i9 255, %select_ln203_500

]]></Node>
<StgValue><ssdm name="sub_ln203_502"/></StgValue>
</operation>

<operation id="2247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1688  %zext_ln203_706 = zext i9 %select_ln203_502 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_706"/></StgValue>
</operation>

<operation id="2248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="256" op_0_bw="9">
<![CDATA[
edge_loop_1:1689  %zext_ln203_707 = zext i9 %sub_ln203_502 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_707"/></StgValue>
</operation>

<operation id="2249" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1690  %lshr_ln203_365 = lshr i256 %select_ln203_501, %zext_ln203_706

]]></Node>
<StgValue><ssdm name="lshr_ln203_365"/></StgValue>
</operation>

<operation id="2250" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1691  %lshr_ln203_366 = lshr i256 -1, %zext_ln203_707

]]></Node>
<StgValue><ssdm name="lshr_ln203_366"/></StgValue>
</operation>

<operation id="2251" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
edge_loop_1:1692  %and_ln203_166 = and i256 %lshr_ln203_365, %lshr_ln203_366

]]></Node>
<StgValue><ssdm name="and_ln203_166"/></StgValue>
</operation>

<operation id="2252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="16" op_0_bw="256">
<![CDATA[
edge_loop_1:1693  %phi_input_2_V_41 = trunc i256 %and_ln203_166 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_41"/></StgValue>
</operation>

<operation id="2253" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:15  %node_attr_1D_mat_12_0_V_load = load i256* %node_attr_1D_mat_12_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_load"/></StgValue>
</operation>

<operation id="2254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:17  %tmp_92 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_152, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:18  %empty_153 = or i8 %tmp_92, 15

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="2256" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:19  %icmp_ln203_167 = icmp ugt i8 %tmp_92, %empty_153

]]></Node>
<StgValue><ssdm name="icmp_ln203_167"/></StgValue>
</operation>

<operation id="2257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:20  %zext_ln203_708 = zext i8 %tmp_92 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_708"/></StgValue>
</operation>

<operation id="2258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:21  %zext_ln203_709 = zext i8 %empty_153 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_709"/></StgValue>
</operation>

<operation id="2259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:22  %tmp_204 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2260" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:23  %sub_ln203_503 = sub i9 %zext_ln203_708, %zext_ln203_709

]]></Node>
<StgValue><ssdm name="sub_ln203_503"/></StgValue>
</operation>

<operation id="2261" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:24  %xor_ln203_167 = xor i9 %zext_ln203_708, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_167"/></StgValue>
</operation>

<operation id="2262" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:25  %sub_ln203_504 = sub i9 %zext_ln203_709, %zext_ln203_708

]]></Node>
<StgValue><ssdm name="sub_ln203_504"/></StgValue>
</operation>

<operation id="2263" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:26  %select_ln203_503 = select i1 %icmp_ln203_167, i9 %sub_ln203_503, i9 %sub_ln203_504

]]></Node>
<StgValue><ssdm name="select_ln203_503"/></StgValue>
</operation>

<operation id="2264" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:27  %select_ln203_504 = select i1 %icmp_ln203_167, i256 %tmp_204, i256 %node_attr_1D_mat_12_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_504"/></StgValue>
</operation>

<operation id="2265" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:28  %select_ln203_505 = select i1 %icmp_ln203_167, i9 %xor_ln203_167, i9 %zext_ln203_708

]]></Node>
<StgValue><ssdm name="select_ln203_505"/></StgValue>
</operation>

<operation id="2266" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:29  %sub_ln203_505 = sub i9 255, %select_ln203_503

]]></Node>
<StgValue><ssdm name="sub_ln203_505"/></StgValue>
</operation>

<operation id="2267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:30  %zext_ln203_710 = zext i9 %select_ln203_505 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_710"/></StgValue>
</operation>

<operation id="2268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:31  %zext_ln203_711 = zext i9 %sub_ln203_505 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_711"/></StgValue>
</operation>

<operation id="2269" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:32  %lshr_ln203_367 = lshr i256 %select_ln203_504, %zext_ln203_710

]]></Node>
<StgValue><ssdm name="lshr_ln203_367"/></StgValue>
</operation>

<operation id="2270" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:33  %lshr_ln203_368 = lshr i256 -1, %zext_ln203_711

]]></Node>
<StgValue><ssdm name="lshr_ln203_368"/></StgValue>
</operation>

<operation id="2271" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:34  %and_ln203_167 = and i256 %lshr_ln203_367, %lshr_ln203_368

]]></Node>
<StgValue><ssdm name="and_ln203_167"/></StgValue>
</operation>

<operation id="2272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:35  %phi_input_3_V_42 = trunc i256 %and_ln203_167 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_42"/></StgValue>
</operation>

<operation id="2273" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:39  %node_attr_1D_mat_12_0_V_load_2 = load i256* %node_attr_1D_mat_12_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_0_V_load_2"/></StgValue>
</operation>

<operation id="2274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:41  %tmp_93 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_154, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:42  %empty_155 = or i8 %tmp_93, 15

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="2276" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:43  %icmp_ln203_168 = icmp ugt i8 %tmp_93, %empty_155

]]></Node>
<StgValue><ssdm name="icmp_ln203_168"/></StgValue>
</operation>

<operation id="2277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:44  %zext_ln203_712 = zext i8 %tmp_93 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_712"/></StgValue>
</operation>

<operation id="2278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:45  %zext_ln203_713 = zext i8 %empty_155 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_713"/></StgValue>
</operation>

<operation id="2279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:46  %tmp_205 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2280" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:47  %sub_ln203_506 = sub i9 %zext_ln203_712, %zext_ln203_713

]]></Node>
<StgValue><ssdm name="sub_ln203_506"/></StgValue>
</operation>

<operation id="2281" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:48  %xor_ln203_168 = xor i9 %zext_ln203_712, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_168"/></StgValue>
</operation>

<operation id="2282" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:49  %sub_ln203_507 = sub i9 %zext_ln203_713, %zext_ln203_712

]]></Node>
<StgValue><ssdm name="sub_ln203_507"/></StgValue>
</operation>

<operation id="2283" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:50  %select_ln203_506 = select i1 %icmp_ln203_168, i9 %sub_ln203_506, i9 %sub_ln203_507

]]></Node>
<StgValue><ssdm name="select_ln203_506"/></StgValue>
</operation>

<operation id="2284" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:51  %select_ln203_507 = select i1 %icmp_ln203_168, i256 %tmp_205, i256 %node_attr_1D_mat_12_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_507"/></StgValue>
</operation>

<operation id="2285" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:52  %select_ln203_508 = select i1 %icmp_ln203_168, i9 %xor_ln203_168, i9 %zext_ln203_712

]]></Node>
<StgValue><ssdm name="select_ln203_508"/></StgValue>
</operation>

<operation id="2286" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:53  %sub_ln203_508 = sub i9 255, %select_ln203_506

]]></Node>
<StgValue><ssdm name="sub_ln203_508"/></StgValue>
</operation>

<operation id="2287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:54  %zext_ln203_714 = zext i9 %select_ln203_508 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_714"/></StgValue>
</operation>

<operation id="2288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:55  %zext_ln203_715 = zext i9 %sub_ln203_508 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_715"/></StgValue>
</operation>

<operation id="2289" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:56  %lshr_ln203_369 = lshr i256 %select_ln203_507, %zext_ln203_714

]]></Node>
<StgValue><ssdm name="lshr_ln203_369"/></StgValue>
</operation>

<operation id="2290" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:57  %lshr_ln203_370 = lshr i256 -1, %zext_ln203_715

]]></Node>
<StgValue><ssdm name="lshr_ln203_370"/></StgValue>
</operation>

<operation id="2291" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:58  %and_ln203_168 = and i256 %lshr_ln203_369, %lshr_ln203_370

]]></Node>
<StgValue><ssdm name="and_ln203_168"/></StgValue>
</operation>

<operation id="2292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:59  %phi_input_0_V_42 = trunc i256 %and_ln203_168 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_42"/></StgValue>
</operation>

<operation id="2293" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:61  %node_attr_1D_mat_12_1_V_load = load i256* %node_attr_1D_mat_12_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_load"/></StgValue>
</operation>

<operation id="2294" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:62  %icmp_ln203_169 = icmp ugt i8 %tmp_92, %empty_153

]]></Node>
<StgValue><ssdm name="icmp_ln203_169"/></StgValue>
</operation>

<operation id="2295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:63  %zext_ln203_716 = zext i8 %tmp_92 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_716"/></StgValue>
</operation>

<operation id="2296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:64  %zext_ln203_717 = zext i8 %empty_153 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_717"/></StgValue>
</operation>

<operation id="2297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:65  %tmp_206 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2298" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:66  %sub_ln203_509 = sub i9 %zext_ln203_716, %zext_ln203_717

]]></Node>
<StgValue><ssdm name="sub_ln203_509"/></StgValue>
</operation>

<operation id="2299" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:67  %xor_ln203_169 = xor i9 %zext_ln203_716, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_169"/></StgValue>
</operation>

<operation id="2300" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:68  %sub_ln203_510 = sub i9 %zext_ln203_717, %zext_ln203_716

]]></Node>
<StgValue><ssdm name="sub_ln203_510"/></StgValue>
</operation>

<operation id="2301" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:69  %select_ln203_509 = select i1 %icmp_ln203_169, i9 %sub_ln203_509, i9 %sub_ln203_510

]]></Node>
<StgValue><ssdm name="select_ln203_509"/></StgValue>
</operation>

<operation id="2302" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:70  %select_ln203_510 = select i1 %icmp_ln203_169, i256 %tmp_206, i256 %node_attr_1D_mat_12_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_510"/></StgValue>
</operation>

<operation id="2303" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:71  %select_ln203_511 = select i1 %icmp_ln203_169, i9 %xor_ln203_169, i9 %zext_ln203_716

]]></Node>
<StgValue><ssdm name="select_ln203_511"/></StgValue>
</operation>

<operation id="2304" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:72  %sub_ln203_511 = sub i9 255, %select_ln203_509

]]></Node>
<StgValue><ssdm name="sub_ln203_511"/></StgValue>
</operation>

<operation id="2305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:73  %zext_ln203_718 = zext i9 %select_ln203_511 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_718"/></StgValue>
</operation>

<operation id="2306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:74  %zext_ln203_719 = zext i9 %sub_ln203_511 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_719"/></StgValue>
</operation>

<operation id="2307" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:75  %lshr_ln203_371 = lshr i256 %select_ln203_510, %zext_ln203_718

]]></Node>
<StgValue><ssdm name="lshr_ln203_371"/></StgValue>
</operation>

<operation id="2308" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:76  %lshr_ln203_372 = lshr i256 -1, %zext_ln203_719

]]></Node>
<StgValue><ssdm name="lshr_ln203_372"/></StgValue>
</operation>

<operation id="2309" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:77  %and_ln203_169 = and i256 %lshr_ln203_371, %lshr_ln203_372

]]></Node>
<StgValue><ssdm name="and_ln203_169"/></StgValue>
</operation>

<operation id="2310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:78  %phi_input_4_V_42 = trunc i256 %and_ln203_169 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_42"/></StgValue>
</operation>

<operation id="2311" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:80  %node_attr_1D_mat_12_1_V_load_2 = load i256* %node_attr_1D_mat_12_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_1_V_load_2"/></StgValue>
</operation>

<operation id="2312" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:81  %icmp_ln203_170 = icmp ugt i8 %tmp_93, %empty_155

]]></Node>
<StgValue><ssdm name="icmp_ln203_170"/></StgValue>
</operation>

<operation id="2313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:82  %zext_ln203_720 = zext i8 %tmp_93 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_720"/></StgValue>
</operation>

<operation id="2314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:83  %zext_ln203_721 = zext i8 %empty_155 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_721"/></StgValue>
</operation>

<operation id="2315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:84  %tmp_207 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2316" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:85  %sub_ln203_512 = sub i9 %zext_ln203_720, %zext_ln203_721

]]></Node>
<StgValue><ssdm name="sub_ln203_512"/></StgValue>
</operation>

<operation id="2317" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:86  %xor_ln203_170 = xor i9 %zext_ln203_720, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_170"/></StgValue>
</operation>

<operation id="2318" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:87  %sub_ln203_513 = sub i9 %zext_ln203_721, %zext_ln203_720

]]></Node>
<StgValue><ssdm name="sub_ln203_513"/></StgValue>
</operation>

<operation id="2319" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:88  %select_ln203_512 = select i1 %icmp_ln203_170, i9 %sub_ln203_512, i9 %sub_ln203_513

]]></Node>
<StgValue><ssdm name="select_ln203_512"/></StgValue>
</operation>

<operation id="2320" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:89  %select_ln203_513 = select i1 %icmp_ln203_170, i256 %tmp_207, i256 %node_attr_1D_mat_12_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_513"/></StgValue>
</operation>

<operation id="2321" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:90  %select_ln203_514 = select i1 %icmp_ln203_170, i9 %xor_ln203_170, i9 %zext_ln203_720

]]></Node>
<StgValue><ssdm name="select_ln203_514"/></StgValue>
</operation>

<operation id="2322" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:91  %sub_ln203_514 = sub i9 255, %select_ln203_512

]]></Node>
<StgValue><ssdm name="sub_ln203_514"/></StgValue>
</operation>

<operation id="2323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:92  %zext_ln203_722 = zext i9 %select_ln203_514 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_722"/></StgValue>
</operation>

<operation id="2324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:93  %zext_ln203_723 = zext i9 %sub_ln203_514 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_723"/></StgValue>
</operation>

<operation id="2325" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:94  %lshr_ln203_373 = lshr i256 %select_ln203_513, %zext_ln203_722

]]></Node>
<StgValue><ssdm name="lshr_ln203_373"/></StgValue>
</operation>

<operation id="2326" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:95  %lshr_ln203_374 = lshr i256 -1, %zext_ln203_723

]]></Node>
<StgValue><ssdm name="lshr_ln203_374"/></StgValue>
</operation>

<operation id="2327" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:96  %and_ln203_170 = and i256 %lshr_ln203_373, %lshr_ln203_374

]]></Node>
<StgValue><ssdm name="and_ln203_170"/></StgValue>
</operation>

<operation id="2328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:97  %phi_input_1_V_42 = trunc i256 %and_ln203_170 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_42"/></StgValue>
</operation>

<operation id="2329" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:99  %node_attr_1D_mat_12_2_V_load = load i256* %node_attr_1D_mat_12_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_load"/></StgValue>
</operation>

<operation id="2330" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:100  %icmp_ln203_171 = icmp ugt i8 %tmp_92, %empty_153

]]></Node>
<StgValue><ssdm name="icmp_ln203_171"/></StgValue>
</operation>

<operation id="2331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:101  %zext_ln203_724 = zext i8 %tmp_92 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_724"/></StgValue>
</operation>

<operation id="2332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:102  %zext_ln203_725 = zext i8 %empty_153 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_725"/></StgValue>
</operation>

<operation id="2333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:103  %tmp_208 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2334" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:104  %sub_ln203_515 = sub i9 %zext_ln203_724, %zext_ln203_725

]]></Node>
<StgValue><ssdm name="sub_ln203_515"/></StgValue>
</operation>

<operation id="2335" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:105  %xor_ln203_171 = xor i9 %zext_ln203_724, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_171"/></StgValue>
</operation>

<operation id="2336" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:106  %sub_ln203_516 = sub i9 %zext_ln203_725, %zext_ln203_724

]]></Node>
<StgValue><ssdm name="sub_ln203_516"/></StgValue>
</operation>

<operation id="2337" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:107  %select_ln203_515 = select i1 %icmp_ln203_171, i9 %sub_ln203_515, i9 %sub_ln203_516

]]></Node>
<StgValue><ssdm name="select_ln203_515"/></StgValue>
</operation>

<operation id="2338" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:108  %select_ln203_516 = select i1 %icmp_ln203_171, i256 %tmp_208, i256 %node_attr_1D_mat_12_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_516"/></StgValue>
</operation>

<operation id="2339" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:109  %select_ln203_517 = select i1 %icmp_ln203_171, i9 %xor_ln203_171, i9 %zext_ln203_724

]]></Node>
<StgValue><ssdm name="select_ln203_517"/></StgValue>
</operation>

<operation id="2340" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:110  %sub_ln203_517 = sub i9 255, %select_ln203_515

]]></Node>
<StgValue><ssdm name="sub_ln203_517"/></StgValue>
</operation>

<operation id="2341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:111  %zext_ln203_726 = zext i9 %select_ln203_517 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_726"/></StgValue>
</operation>

<operation id="2342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:112  %zext_ln203_727 = zext i9 %sub_ln203_517 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_727"/></StgValue>
</operation>

<operation id="2343" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:113  %lshr_ln203_375 = lshr i256 %select_ln203_516, %zext_ln203_726

]]></Node>
<StgValue><ssdm name="lshr_ln203_375"/></StgValue>
</operation>

<operation id="2344" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:114  %lshr_ln203_376 = lshr i256 -1, %zext_ln203_727

]]></Node>
<StgValue><ssdm name="lshr_ln203_376"/></StgValue>
</operation>

<operation id="2345" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:115  %and_ln203_171 = and i256 %lshr_ln203_375, %lshr_ln203_376

]]></Node>
<StgValue><ssdm name="and_ln203_171"/></StgValue>
</operation>

<operation id="2346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:116  %phi_input_5_V_42 = trunc i256 %and_ln203_171 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_42"/></StgValue>
</operation>

<operation id="2347" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:118  %node_attr_1D_mat_12_2_V_load_2 = load i256* %node_attr_1D_mat_12_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_12_2_V_load_2"/></StgValue>
</operation>

<operation id="2348" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:119  %icmp_ln203_172 = icmp ugt i8 %tmp_93, %empty_155

]]></Node>
<StgValue><ssdm name="icmp_ln203_172"/></StgValue>
</operation>

<operation id="2349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:120  %zext_ln203_728 = zext i8 %tmp_93 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_728"/></StgValue>
</operation>

<operation id="2350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:121  %zext_ln203_729 = zext i8 %empty_155 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_729"/></StgValue>
</operation>

<operation id="2351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:122  %tmp_209 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_12_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2352" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:123  %sub_ln203_518 = sub i9 %zext_ln203_728, %zext_ln203_729

]]></Node>
<StgValue><ssdm name="sub_ln203_518"/></StgValue>
</operation>

<operation id="2353" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:124  %xor_ln203_172 = xor i9 %zext_ln203_728, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_172"/></StgValue>
</operation>

<operation id="2354" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:125  %sub_ln203_519 = sub i9 %zext_ln203_729, %zext_ln203_728

]]></Node>
<StgValue><ssdm name="sub_ln203_519"/></StgValue>
</operation>

<operation id="2355" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:126  %select_ln203_518 = select i1 %icmp_ln203_172, i9 %sub_ln203_518, i9 %sub_ln203_519

]]></Node>
<StgValue><ssdm name="select_ln203_518"/></StgValue>
</operation>

<operation id="2356" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:127  %select_ln203_519 = select i1 %icmp_ln203_172, i256 %tmp_209, i256 %node_attr_1D_mat_12_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_519"/></StgValue>
</operation>

<operation id="2357" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:128  %select_ln203_520 = select i1 %icmp_ln203_172, i9 %xor_ln203_172, i9 %zext_ln203_728

]]></Node>
<StgValue><ssdm name="select_ln203_520"/></StgValue>
</operation>

<operation id="2358" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:129  %sub_ln203_520 = sub i9 255, %select_ln203_518

]]></Node>
<StgValue><ssdm name="sub_ln203_520"/></StgValue>
</operation>

<operation id="2359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:130  %zext_ln203_730 = zext i9 %select_ln203_520 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_730"/></StgValue>
</operation>

<operation id="2360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:131  %zext_ln203_731 = zext i9 %sub_ln203_520 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_731"/></StgValue>
</operation>

<operation id="2361" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:132  %lshr_ln203_377 = lshr i256 %select_ln203_519, %zext_ln203_730

]]></Node>
<StgValue><ssdm name="lshr_ln203_377"/></StgValue>
</operation>

<operation id="2362" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:133  %lshr_ln203_378 = lshr i256 -1, %zext_ln203_731

]]></Node>
<StgValue><ssdm name="lshr_ln203_378"/></StgValue>
</operation>

<operation id="2363" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:134  %and_ln203_172 = and i256 %lshr_ln203_377, %lshr_ln203_378

]]></Node>
<StgValue><ssdm name="and_ln203_172"/></StgValue>
</operation>

<operation id="2364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:135  %phi_input_2_V_42 = trunc i256 %and_ln203_172 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_42"/></StgValue>
</operation>

<operation id="2365" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:156  %node_attr_1D_mat_13_0_V_load = load i256* %node_attr_1D_mat_13_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_load"/></StgValue>
</operation>

<operation id="2366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:158  %tmp_94 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_156, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:159  %empty_157 = or i8 %tmp_94, 15

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="2368" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:160  %icmp_ln203_173 = icmp ugt i8 %tmp_94, %empty_157

]]></Node>
<StgValue><ssdm name="icmp_ln203_173"/></StgValue>
</operation>

<operation id="2369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:161  %zext_ln203_732 = zext i8 %tmp_94 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_732"/></StgValue>
</operation>

<operation id="2370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:162  %zext_ln203_733 = zext i8 %empty_157 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_733"/></StgValue>
</operation>

<operation id="2371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:163  %tmp_210 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2372" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:164  %sub_ln203_521 = sub i9 %zext_ln203_732, %zext_ln203_733

]]></Node>
<StgValue><ssdm name="sub_ln203_521"/></StgValue>
</operation>

<operation id="2373" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:165  %xor_ln203_173 = xor i9 %zext_ln203_732, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_173"/></StgValue>
</operation>

<operation id="2374" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:166  %sub_ln203_522 = sub i9 %zext_ln203_733, %zext_ln203_732

]]></Node>
<StgValue><ssdm name="sub_ln203_522"/></StgValue>
</operation>

<operation id="2375" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:167  %select_ln203_521 = select i1 %icmp_ln203_173, i9 %sub_ln203_521, i9 %sub_ln203_522

]]></Node>
<StgValue><ssdm name="select_ln203_521"/></StgValue>
</operation>

<operation id="2376" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:168  %select_ln203_522 = select i1 %icmp_ln203_173, i256 %tmp_210, i256 %node_attr_1D_mat_13_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_522"/></StgValue>
</operation>

<operation id="2377" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:169  %select_ln203_523 = select i1 %icmp_ln203_173, i9 %xor_ln203_173, i9 %zext_ln203_732

]]></Node>
<StgValue><ssdm name="select_ln203_523"/></StgValue>
</operation>

<operation id="2378" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:170  %sub_ln203_523 = sub i9 255, %select_ln203_521

]]></Node>
<StgValue><ssdm name="sub_ln203_523"/></StgValue>
</operation>

<operation id="2379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:171  %zext_ln203_734 = zext i9 %select_ln203_523 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_734"/></StgValue>
</operation>

<operation id="2380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:172  %zext_ln203_735 = zext i9 %sub_ln203_523 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_735"/></StgValue>
</operation>

<operation id="2381" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:173  %lshr_ln203_379 = lshr i256 %select_ln203_522, %zext_ln203_734

]]></Node>
<StgValue><ssdm name="lshr_ln203_379"/></StgValue>
</operation>

<operation id="2382" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:174  %lshr_ln203_380 = lshr i256 -1, %zext_ln203_735

]]></Node>
<StgValue><ssdm name="lshr_ln203_380"/></StgValue>
</operation>

<operation id="2383" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:175  %and_ln203_173 = and i256 %lshr_ln203_379, %lshr_ln203_380

]]></Node>
<StgValue><ssdm name="and_ln203_173"/></StgValue>
</operation>

<operation id="2384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:176  %phi_input_3_V_43 = trunc i256 %and_ln203_173 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_43"/></StgValue>
</operation>

<operation id="2385" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:180  %node_attr_1D_mat_13_0_V_load_2 = load i256* %node_attr_1D_mat_13_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_0_V_load_2"/></StgValue>
</operation>

<operation id="2386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:182  %tmp_95 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_158, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:183  %empty_159 = or i8 %tmp_95, 15

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="2388" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:184  %icmp_ln203_174 = icmp ugt i8 %tmp_95, %empty_159

]]></Node>
<StgValue><ssdm name="icmp_ln203_174"/></StgValue>
</operation>

<operation id="2389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:185  %zext_ln203_736 = zext i8 %tmp_95 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_736"/></StgValue>
</operation>

<operation id="2390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:186  %zext_ln203_737 = zext i8 %empty_159 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_737"/></StgValue>
</operation>

<operation id="2391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:187  %tmp_211 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2392" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:188  %sub_ln203_524 = sub i9 %zext_ln203_736, %zext_ln203_737

]]></Node>
<StgValue><ssdm name="sub_ln203_524"/></StgValue>
</operation>

<operation id="2393" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:189  %xor_ln203_174 = xor i9 %zext_ln203_736, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_174"/></StgValue>
</operation>

<operation id="2394" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:190  %sub_ln203_525 = sub i9 %zext_ln203_737, %zext_ln203_736

]]></Node>
<StgValue><ssdm name="sub_ln203_525"/></StgValue>
</operation>

<operation id="2395" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:191  %select_ln203_524 = select i1 %icmp_ln203_174, i9 %sub_ln203_524, i9 %sub_ln203_525

]]></Node>
<StgValue><ssdm name="select_ln203_524"/></StgValue>
</operation>

<operation id="2396" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:192  %select_ln203_525 = select i1 %icmp_ln203_174, i256 %tmp_211, i256 %node_attr_1D_mat_13_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_525"/></StgValue>
</operation>

<operation id="2397" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:193  %select_ln203_526 = select i1 %icmp_ln203_174, i9 %xor_ln203_174, i9 %zext_ln203_736

]]></Node>
<StgValue><ssdm name="select_ln203_526"/></StgValue>
</operation>

<operation id="2398" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:194  %sub_ln203_526 = sub i9 255, %select_ln203_524

]]></Node>
<StgValue><ssdm name="sub_ln203_526"/></StgValue>
</operation>

<operation id="2399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:195  %zext_ln203_738 = zext i9 %select_ln203_526 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_738"/></StgValue>
</operation>

<operation id="2400" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:196  %zext_ln203_739 = zext i9 %sub_ln203_526 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_739"/></StgValue>
</operation>

<operation id="2401" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:197  %lshr_ln203_381 = lshr i256 %select_ln203_525, %zext_ln203_738

]]></Node>
<StgValue><ssdm name="lshr_ln203_381"/></StgValue>
</operation>

<operation id="2402" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:198  %lshr_ln203_382 = lshr i256 -1, %zext_ln203_739

]]></Node>
<StgValue><ssdm name="lshr_ln203_382"/></StgValue>
</operation>

<operation id="2403" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:199  %and_ln203_174 = and i256 %lshr_ln203_381, %lshr_ln203_382

]]></Node>
<StgValue><ssdm name="and_ln203_174"/></StgValue>
</operation>

<operation id="2404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:200  %phi_input_0_V_43 = trunc i256 %and_ln203_174 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_43"/></StgValue>
</operation>

<operation id="2405" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:202  %node_attr_1D_mat_13_1_V_load = load i256* %node_attr_1D_mat_13_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_load"/></StgValue>
</operation>

<operation id="2406" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:203  %icmp_ln203_175 = icmp ugt i8 %tmp_94, %empty_157

]]></Node>
<StgValue><ssdm name="icmp_ln203_175"/></StgValue>
</operation>

<operation id="2407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:204  %zext_ln203_740 = zext i8 %tmp_94 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_740"/></StgValue>
</operation>

<operation id="2408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:205  %zext_ln203_741 = zext i8 %empty_157 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_741"/></StgValue>
</operation>

<operation id="2409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:206  %tmp_212 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2410" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:207  %sub_ln203_527 = sub i9 %zext_ln203_740, %zext_ln203_741

]]></Node>
<StgValue><ssdm name="sub_ln203_527"/></StgValue>
</operation>

<operation id="2411" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:208  %xor_ln203_175 = xor i9 %zext_ln203_740, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_175"/></StgValue>
</operation>

<operation id="2412" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:209  %sub_ln203_528 = sub i9 %zext_ln203_741, %zext_ln203_740

]]></Node>
<StgValue><ssdm name="sub_ln203_528"/></StgValue>
</operation>

<operation id="2413" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:210  %select_ln203_527 = select i1 %icmp_ln203_175, i9 %sub_ln203_527, i9 %sub_ln203_528

]]></Node>
<StgValue><ssdm name="select_ln203_527"/></StgValue>
</operation>

<operation id="2414" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:211  %select_ln203_528 = select i1 %icmp_ln203_175, i256 %tmp_212, i256 %node_attr_1D_mat_13_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_528"/></StgValue>
</operation>

<operation id="2415" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:212  %select_ln203_529 = select i1 %icmp_ln203_175, i9 %xor_ln203_175, i9 %zext_ln203_740

]]></Node>
<StgValue><ssdm name="select_ln203_529"/></StgValue>
</operation>

<operation id="2416" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:213  %sub_ln203_529 = sub i9 255, %select_ln203_527

]]></Node>
<StgValue><ssdm name="sub_ln203_529"/></StgValue>
</operation>

<operation id="2417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:214  %zext_ln203_742 = zext i9 %select_ln203_529 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_742"/></StgValue>
</operation>

<operation id="2418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:215  %zext_ln203_743 = zext i9 %sub_ln203_529 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_743"/></StgValue>
</operation>

<operation id="2419" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:216  %lshr_ln203_383 = lshr i256 %select_ln203_528, %zext_ln203_742

]]></Node>
<StgValue><ssdm name="lshr_ln203_383"/></StgValue>
</operation>

<operation id="2420" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:217  %lshr_ln203_384 = lshr i256 -1, %zext_ln203_743

]]></Node>
<StgValue><ssdm name="lshr_ln203_384"/></StgValue>
</operation>

<operation id="2421" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:218  %and_ln203_175 = and i256 %lshr_ln203_383, %lshr_ln203_384

]]></Node>
<StgValue><ssdm name="and_ln203_175"/></StgValue>
</operation>

<operation id="2422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:219  %phi_input_4_V_43 = trunc i256 %and_ln203_175 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_43"/></StgValue>
</operation>

<operation id="2423" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:221  %node_attr_1D_mat_13_1_V_load_2 = load i256* %node_attr_1D_mat_13_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_1_V_load_2"/></StgValue>
</operation>

<operation id="2424" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:222  %icmp_ln203_176 = icmp ugt i8 %tmp_95, %empty_159

]]></Node>
<StgValue><ssdm name="icmp_ln203_176"/></StgValue>
</operation>

<operation id="2425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:223  %zext_ln203_744 = zext i8 %tmp_95 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_744"/></StgValue>
</operation>

<operation id="2426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:224  %zext_ln203_745 = zext i8 %empty_159 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_745"/></StgValue>
</operation>

<operation id="2427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:225  %tmp_213 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2428" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:226  %sub_ln203_530 = sub i9 %zext_ln203_744, %zext_ln203_745

]]></Node>
<StgValue><ssdm name="sub_ln203_530"/></StgValue>
</operation>

<operation id="2429" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:227  %xor_ln203_176 = xor i9 %zext_ln203_744, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_176"/></StgValue>
</operation>

<operation id="2430" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:228  %sub_ln203_531 = sub i9 %zext_ln203_745, %zext_ln203_744

]]></Node>
<StgValue><ssdm name="sub_ln203_531"/></StgValue>
</operation>

<operation id="2431" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:229  %select_ln203_530 = select i1 %icmp_ln203_176, i9 %sub_ln203_530, i9 %sub_ln203_531

]]></Node>
<StgValue><ssdm name="select_ln203_530"/></StgValue>
</operation>

<operation id="2432" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:230  %select_ln203_531 = select i1 %icmp_ln203_176, i256 %tmp_213, i256 %node_attr_1D_mat_13_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_531"/></StgValue>
</operation>

<operation id="2433" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:231  %select_ln203_532 = select i1 %icmp_ln203_176, i9 %xor_ln203_176, i9 %zext_ln203_744

]]></Node>
<StgValue><ssdm name="select_ln203_532"/></StgValue>
</operation>

<operation id="2434" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:232  %sub_ln203_532 = sub i9 255, %select_ln203_530

]]></Node>
<StgValue><ssdm name="sub_ln203_532"/></StgValue>
</operation>

<operation id="2435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:233  %zext_ln203_746 = zext i9 %select_ln203_532 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_746"/></StgValue>
</operation>

<operation id="2436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:234  %zext_ln203_747 = zext i9 %sub_ln203_532 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_747"/></StgValue>
</operation>

<operation id="2437" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:235  %lshr_ln203_385 = lshr i256 %select_ln203_531, %zext_ln203_746

]]></Node>
<StgValue><ssdm name="lshr_ln203_385"/></StgValue>
</operation>

<operation id="2438" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:236  %lshr_ln203_386 = lshr i256 -1, %zext_ln203_747

]]></Node>
<StgValue><ssdm name="lshr_ln203_386"/></StgValue>
</operation>

<operation id="2439" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:237  %and_ln203_176 = and i256 %lshr_ln203_385, %lshr_ln203_386

]]></Node>
<StgValue><ssdm name="and_ln203_176"/></StgValue>
</operation>

<operation id="2440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:238  %phi_input_1_V_43 = trunc i256 %and_ln203_176 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_43"/></StgValue>
</operation>

<operation id="2441" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:240  %node_attr_1D_mat_13_2_V_load = load i256* %node_attr_1D_mat_13_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_load"/></StgValue>
</operation>

<operation id="2442" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:241  %icmp_ln203_177 = icmp ugt i8 %tmp_94, %empty_157

]]></Node>
<StgValue><ssdm name="icmp_ln203_177"/></StgValue>
</operation>

<operation id="2443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:242  %zext_ln203_748 = zext i8 %tmp_94 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_748"/></StgValue>
</operation>

<operation id="2444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:243  %zext_ln203_749 = zext i8 %empty_157 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_749"/></StgValue>
</operation>

<operation id="2445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:244  %tmp_214 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2446" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:245  %sub_ln203_533 = sub i9 %zext_ln203_748, %zext_ln203_749

]]></Node>
<StgValue><ssdm name="sub_ln203_533"/></StgValue>
</operation>

<operation id="2447" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:246  %xor_ln203_177 = xor i9 %zext_ln203_748, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_177"/></StgValue>
</operation>

<operation id="2448" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:247  %sub_ln203_534 = sub i9 %zext_ln203_749, %zext_ln203_748

]]></Node>
<StgValue><ssdm name="sub_ln203_534"/></StgValue>
</operation>

<operation id="2449" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:248  %select_ln203_533 = select i1 %icmp_ln203_177, i9 %sub_ln203_533, i9 %sub_ln203_534

]]></Node>
<StgValue><ssdm name="select_ln203_533"/></StgValue>
</operation>

<operation id="2450" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:249  %select_ln203_534 = select i1 %icmp_ln203_177, i256 %tmp_214, i256 %node_attr_1D_mat_13_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_534"/></StgValue>
</operation>

<operation id="2451" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:250  %select_ln203_535 = select i1 %icmp_ln203_177, i9 %xor_ln203_177, i9 %zext_ln203_748

]]></Node>
<StgValue><ssdm name="select_ln203_535"/></StgValue>
</operation>

<operation id="2452" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:251  %sub_ln203_535 = sub i9 255, %select_ln203_533

]]></Node>
<StgValue><ssdm name="sub_ln203_535"/></StgValue>
</operation>

<operation id="2453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:252  %zext_ln203_750 = zext i9 %select_ln203_535 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_750"/></StgValue>
</operation>

<operation id="2454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:253  %zext_ln203_751 = zext i9 %sub_ln203_535 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_751"/></StgValue>
</operation>

<operation id="2455" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:254  %lshr_ln203_387 = lshr i256 %select_ln203_534, %zext_ln203_750

]]></Node>
<StgValue><ssdm name="lshr_ln203_387"/></StgValue>
</operation>

<operation id="2456" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:255  %lshr_ln203_388 = lshr i256 -1, %zext_ln203_751

]]></Node>
<StgValue><ssdm name="lshr_ln203_388"/></StgValue>
</operation>

<operation id="2457" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:256  %and_ln203_177 = and i256 %lshr_ln203_387, %lshr_ln203_388

]]></Node>
<StgValue><ssdm name="and_ln203_177"/></StgValue>
</operation>

<operation id="2458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:257  %phi_input_5_V_43 = trunc i256 %and_ln203_177 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_43"/></StgValue>
</operation>

<operation id="2459" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:259  %node_attr_1D_mat_13_2_V_load_2 = load i256* %node_attr_1D_mat_13_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_13_2_V_load_2"/></StgValue>
</operation>

<operation id="2460" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:260  %icmp_ln203_178 = icmp ugt i8 %tmp_95, %empty_159

]]></Node>
<StgValue><ssdm name="icmp_ln203_178"/></StgValue>
</operation>

<operation id="2461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:261  %zext_ln203_752 = zext i8 %tmp_95 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_752"/></StgValue>
</operation>

<operation id="2462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:262  %zext_ln203_753 = zext i8 %empty_159 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_753"/></StgValue>
</operation>

<operation id="2463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:263  %tmp_215 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_13_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2464" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:264  %sub_ln203_536 = sub i9 %zext_ln203_752, %zext_ln203_753

]]></Node>
<StgValue><ssdm name="sub_ln203_536"/></StgValue>
</operation>

<operation id="2465" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:265  %xor_ln203_178 = xor i9 %zext_ln203_752, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_178"/></StgValue>
</operation>

<operation id="2466" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:266  %sub_ln203_537 = sub i9 %zext_ln203_753, %zext_ln203_752

]]></Node>
<StgValue><ssdm name="sub_ln203_537"/></StgValue>
</operation>

<operation id="2467" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:267  %select_ln203_536 = select i1 %icmp_ln203_178, i9 %sub_ln203_536, i9 %sub_ln203_537

]]></Node>
<StgValue><ssdm name="select_ln203_536"/></StgValue>
</operation>

<operation id="2468" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:268  %select_ln203_537 = select i1 %icmp_ln203_178, i256 %tmp_215, i256 %node_attr_1D_mat_13_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_537"/></StgValue>
</operation>

<operation id="2469" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:269  %select_ln203_538 = select i1 %icmp_ln203_178, i9 %xor_ln203_178, i9 %zext_ln203_752

]]></Node>
<StgValue><ssdm name="select_ln203_538"/></StgValue>
</operation>

<operation id="2470" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:270  %sub_ln203_538 = sub i9 255, %select_ln203_536

]]></Node>
<StgValue><ssdm name="sub_ln203_538"/></StgValue>
</operation>

<operation id="2471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:271  %zext_ln203_754 = zext i9 %select_ln203_538 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_754"/></StgValue>
</operation>

<operation id="2472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:272  %zext_ln203_755 = zext i9 %sub_ln203_538 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_755"/></StgValue>
</operation>

<operation id="2473" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:273  %lshr_ln203_389 = lshr i256 %select_ln203_537, %zext_ln203_754

]]></Node>
<StgValue><ssdm name="lshr_ln203_389"/></StgValue>
</operation>

<operation id="2474" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:274  %lshr_ln203_390 = lshr i256 -1, %zext_ln203_755

]]></Node>
<StgValue><ssdm name="lshr_ln203_390"/></StgValue>
</operation>

<operation id="2475" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:275  %and_ln203_178 = and i256 %lshr_ln203_389, %lshr_ln203_390

]]></Node>
<StgValue><ssdm name="and_ln203_178"/></StgValue>
</operation>

<operation id="2476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:276  %phi_input_2_V_43 = trunc i256 %and_ln203_178 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_43"/></StgValue>
</operation>

<operation id="2477" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:297  %node_attr_1D_mat_14_0_V_load = load i256* %node_attr_1D_mat_14_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_load"/></StgValue>
</operation>

<operation id="2478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:299  %tmp_96 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_160, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:300  %empty_161 = or i8 %tmp_96, 15

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="2480" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:301  %icmp_ln203_179 = icmp ugt i8 %tmp_96, %empty_161

]]></Node>
<StgValue><ssdm name="icmp_ln203_179"/></StgValue>
</operation>

<operation id="2481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:302  %zext_ln203_756 = zext i8 %tmp_96 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_756"/></StgValue>
</operation>

<operation id="2482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:303  %zext_ln203_757 = zext i8 %empty_161 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_757"/></StgValue>
</operation>

<operation id="2483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:304  %tmp_216 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2484" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:305  %sub_ln203_539 = sub i9 %zext_ln203_756, %zext_ln203_757

]]></Node>
<StgValue><ssdm name="sub_ln203_539"/></StgValue>
</operation>

<operation id="2485" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:306  %xor_ln203_179 = xor i9 %zext_ln203_756, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_179"/></StgValue>
</operation>

<operation id="2486" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:307  %sub_ln203_540 = sub i9 %zext_ln203_757, %zext_ln203_756

]]></Node>
<StgValue><ssdm name="sub_ln203_540"/></StgValue>
</operation>

<operation id="2487" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:308  %select_ln203_539 = select i1 %icmp_ln203_179, i9 %sub_ln203_539, i9 %sub_ln203_540

]]></Node>
<StgValue><ssdm name="select_ln203_539"/></StgValue>
</operation>

<operation id="2488" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:309  %select_ln203_540 = select i1 %icmp_ln203_179, i256 %tmp_216, i256 %node_attr_1D_mat_14_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_540"/></StgValue>
</operation>

<operation id="2489" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:310  %select_ln203_541 = select i1 %icmp_ln203_179, i9 %xor_ln203_179, i9 %zext_ln203_756

]]></Node>
<StgValue><ssdm name="select_ln203_541"/></StgValue>
</operation>

<operation id="2490" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:311  %sub_ln203_541 = sub i9 255, %select_ln203_539

]]></Node>
<StgValue><ssdm name="sub_ln203_541"/></StgValue>
</operation>

<operation id="2491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:312  %zext_ln203_758 = zext i9 %select_ln203_541 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_758"/></StgValue>
</operation>

<operation id="2492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:313  %zext_ln203_759 = zext i9 %sub_ln203_541 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_759"/></StgValue>
</operation>

<operation id="2493" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:314  %lshr_ln203_391 = lshr i256 %select_ln203_540, %zext_ln203_758

]]></Node>
<StgValue><ssdm name="lshr_ln203_391"/></StgValue>
</operation>

<operation id="2494" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:315  %lshr_ln203_392 = lshr i256 -1, %zext_ln203_759

]]></Node>
<StgValue><ssdm name="lshr_ln203_392"/></StgValue>
</operation>

<operation id="2495" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:316  %and_ln203_179 = and i256 %lshr_ln203_391, %lshr_ln203_392

]]></Node>
<StgValue><ssdm name="and_ln203_179"/></StgValue>
</operation>

<operation id="2496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:317  %phi_input_3_V_44 = trunc i256 %and_ln203_179 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_44"/></StgValue>
</operation>

<operation id="2497" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:321  %node_attr_1D_mat_14_0_V_load_2 = load i256* %node_attr_1D_mat_14_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_0_V_load_2"/></StgValue>
</operation>

<operation id="2498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:323  %tmp_97 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_162, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:324  %empty_163 = or i8 %tmp_97, 15

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="2500" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:325  %icmp_ln203_180 = icmp ugt i8 %tmp_97, %empty_163

]]></Node>
<StgValue><ssdm name="icmp_ln203_180"/></StgValue>
</operation>

<operation id="2501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:326  %zext_ln203_760 = zext i8 %tmp_97 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_760"/></StgValue>
</operation>

<operation id="2502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:327  %zext_ln203_761 = zext i8 %empty_163 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_761"/></StgValue>
</operation>

<operation id="2503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:328  %tmp_217 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2504" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:329  %sub_ln203_542 = sub i9 %zext_ln203_760, %zext_ln203_761

]]></Node>
<StgValue><ssdm name="sub_ln203_542"/></StgValue>
</operation>

<operation id="2505" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:330  %xor_ln203_180 = xor i9 %zext_ln203_760, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_180"/></StgValue>
</operation>

<operation id="2506" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:331  %sub_ln203_543 = sub i9 %zext_ln203_761, %zext_ln203_760

]]></Node>
<StgValue><ssdm name="sub_ln203_543"/></StgValue>
</operation>

<operation id="2507" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:332  %select_ln203_542 = select i1 %icmp_ln203_180, i9 %sub_ln203_542, i9 %sub_ln203_543

]]></Node>
<StgValue><ssdm name="select_ln203_542"/></StgValue>
</operation>

<operation id="2508" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:333  %select_ln203_543 = select i1 %icmp_ln203_180, i256 %tmp_217, i256 %node_attr_1D_mat_14_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_543"/></StgValue>
</operation>

<operation id="2509" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:334  %select_ln203_544 = select i1 %icmp_ln203_180, i9 %xor_ln203_180, i9 %zext_ln203_760

]]></Node>
<StgValue><ssdm name="select_ln203_544"/></StgValue>
</operation>

<operation id="2510" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:335  %sub_ln203_544 = sub i9 255, %select_ln203_542

]]></Node>
<StgValue><ssdm name="sub_ln203_544"/></StgValue>
</operation>

<operation id="2511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:336  %zext_ln203_762 = zext i9 %select_ln203_544 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_762"/></StgValue>
</operation>

<operation id="2512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:337  %zext_ln203_763 = zext i9 %sub_ln203_544 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_763"/></StgValue>
</operation>

<operation id="2513" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:338  %lshr_ln203_393 = lshr i256 %select_ln203_543, %zext_ln203_762

]]></Node>
<StgValue><ssdm name="lshr_ln203_393"/></StgValue>
</operation>

<operation id="2514" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:339  %lshr_ln203_394 = lshr i256 -1, %zext_ln203_763

]]></Node>
<StgValue><ssdm name="lshr_ln203_394"/></StgValue>
</operation>

<operation id="2515" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:340  %and_ln203_180 = and i256 %lshr_ln203_393, %lshr_ln203_394

]]></Node>
<StgValue><ssdm name="and_ln203_180"/></StgValue>
</operation>

<operation id="2516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:341  %phi_input_0_V_44 = trunc i256 %and_ln203_180 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_44"/></StgValue>
</operation>

<operation id="2517" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:343  %node_attr_1D_mat_14_1_V_load = load i256* %node_attr_1D_mat_14_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_load"/></StgValue>
</operation>

<operation id="2518" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:344  %icmp_ln203_181 = icmp ugt i8 %tmp_96, %empty_161

]]></Node>
<StgValue><ssdm name="icmp_ln203_181"/></StgValue>
</operation>

<operation id="2519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:345  %zext_ln203_764 = zext i8 %tmp_96 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_764"/></StgValue>
</operation>

<operation id="2520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:346  %zext_ln203_765 = zext i8 %empty_161 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_765"/></StgValue>
</operation>

<operation id="2521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:347  %tmp_218 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2522" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:348  %sub_ln203_545 = sub i9 %zext_ln203_764, %zext_ln203_765

]]></Node>
<StgValue><ssdm name="sub_ln203_545"/></StgValue>
</operation>

<operation id="2523" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:349  %xor_ln203_181 = xor i9 %zext_ln203_764, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_181"/></StgValue>
</operation>

<operation id="2524" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:350  %sub_ln203_546 = sub i9 %zext_ln203_765, %zext_ln203_764

]]></Node>
<StgValue><ssdm name="sub_ln203_546"/></StgValue>
</operation>

<operation id="2525" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:351  %select_ln203_545 = select i1 %icmp_ln203_181, i9 %sub_ln203_545, i9 %sub_ln203_546

]]></Node>
<StgValue><ssdm name="select_ln203_545"/></StgValue>
</operation>

<operation id="2526" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:352  %select_ln203_546 = select i1 %icmp_ln203_181, i256 %tmp_218, i256 %node_attr_1D_mat_14_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_546"/></StgValue>
</operation>

<operation id="2527" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:353  %select_ln203_547 = select i1 %icmp_ln203_181, i9 %xor_ln203_181, i9 %zext_ln203_764

]]></Node>
<StgValue><ssdm name="select_ln203_547"/></StgValue>
</operation>

<operation id="2528" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:354  %sub_ln203_547 = sub i9 255, %select_ln203_545

]]></Node>
<StgValue><ssdm name="sub_ln203_547"/></StgValue>
</operation>

<operation id="2529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:355  %zext_ln203_766 = zext i9 %select_ln203_547 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_766"/></StgValue>
</operation>

<operation id="2530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:356  %zext_ln203_767 = zext i9 %sub_ln203_547 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_767"/></StgValue>
</operation>

<operation id="2531" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:357  %lshr_ln203_395 = lshr i256 %select_ln203_546, %zext_ln203_766

]]></Node>
<StgValue><ssdm name="lshr_ln203_395"/></StgValue>
</operation>

<operation id="2532" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:358  %lshr_ln203_396 = lshr i256 -1, %zext_ln203_767

]]></Node>
<StgValue><ssdm name="lshr_ln203_396"/></StgValue>
</operation>

<operation id="2533" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:359  %and_ln203_181 = and i256 %lshr_ln203_395, %lshr_ln203_396

]]></Node>
<StgValue><ssdm name="and_ln203_181"/></StgValue>
</operation>

<operation id="2534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:360  %phi_input_4_V_44 = trunc i256 %and_ln203_181 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_44"/></StgValue>
</operation>

<operation id="2535" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:362  %node_attr_1D_mat_14_1_V_load_2 = load i256* %node_attr_1D_mat_14_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_1_V_load_2"/></StgValue>
</operation>

<operation id="2536" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:363  %icmp_ln203_182 = icmp ugt i8 %tmp_97, %empty_163

]]></Node>
<StgValue><ssdm name="icmp_ln203_182"/></StgValue>
</operation>

<operation id="2537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:364  %zext_ln203_768 = zext i8 %tmp_97 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_768"/></StgValue>
</operation>

<operation id="2538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:365  %zext_ln203_769 = zext i8 %empty_163 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_769"/></StgValue>
</operation>

<operation id="2539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:366  %tmp_219 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2540" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:367  %sub_ln203_548 = sub i9 %zext_ln203_768, %zext_ln203_769

]]></Node>
<StgValue><ssdm name="sub_ln203_548"/></StgValue>
</operation>

<operation id="2541" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:368  %xor_ln203_182 = xor i9 %zext_ln203_768, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_182"/></StgValue>
</operation>

<operation id="2542" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:369  %sub_ln203_549 = sub i9 %zext_ln203_769, %zext_ln203_768

]]></Node>
<StgValue><ssdm name="sub_ln203_549"/></StgValue>
</operation>

<operation id="2543" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:370  %select_ln203_548 = select i1 %icmp_ln203_182, i9 %sub_ln203_548, i9 %sub_ln203_549

]]></Node>
<StgValue><ssdm name="select_ln203_548"/></StgValue>
</operation>

<operation id="2544" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:371  %select_ln203_549 = select i1 %icmp_ln203_182, i256 %tmp_219, i256 %node_attr_1D_mat_14_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_549"/></StgValue>
</operation>

<operation id="2545" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:372  %select_ln203_550 = select i1 %icmp_ln203_182, i9 %xor_ln203_182, i9 %zext_ln203_768

]]></Node>
<StgValue><ssdm name="select_ln203_550"/></StgValue>
</operation>

<operation id="2546" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:373  %sub_ln203_550 = sub i9 255, %select_ln203_548

]]></Node>
<StgValue><ssdm name="sub_ln203_550"/></StgValue>
</operation>

<operation id="2547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:374  %zext_ln203_770 = zext i9 %select_ln203_550 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_770"/></StgValue>
</operation>

<operation id="2548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:375  %zext_ln203_771 = zext i9 %sub_ln203_550 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_771"/></StgValue>
</operation>

<operation id="2549" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:376  %lshr_ln203_397 = lshr i256 %select_ln203_549, %zext_ln203_770

]]></Node>
<StgValue><ssdm name="lshr_ln203_397"/></StgValue>
</operation>

<operation id="2550" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:377  %lshr_ln203_398 = lshr i256 -1, %zext_ln203_771

]]></Node>
<StgValue><ssdm name="lshr_ln203_398"/></StgValue>
</operation>

<operation id="2551" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:378  %and_ln203_182 = and i256 %lshr_ln203_397, %lshr_ln203_398

]]></Node>
<StgValue><ssdm name="and_ln203_182"/></StgValue>
</operation>

<operation id="2552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:379  %phi_input_1_V_44 = trunc i256 %and_ln203_182 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_44"/></StgValue>
</operation>

<operation id="2553" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:381  %node_attr_1D_mat_14_2_V_load = load i256* %node_attr_1D_mat_14_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_load"/></StgValue>
</operation>

<operation id="2554" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:382  %icmp_ln203_183 = icmp ugt i8 %tmp_96, %empty_161

]]></Node>
<StgValue><ssdm name="icmp_ln203_183"/></StgValue>
</operation>

<operation id="2555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:383  %zext_ln203_772 = zext i8 %tmp_96 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_772"/></StgValue>
</operation>

<operation id="2556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:384  %zext_ln203_773 = zext i8 %empty_161 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_773"/></StgValue>
</operation>

<operation id="2557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:385  %tmp_220 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2558" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:386  %sub_ln203_551 = sub i9 %zext_ln203_772, %zext_ln203_773

]]></Node>
<StgValue><ssdm name="sub_ln203_551"/></StgValue>
</operation>

<operation id="2559" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:387  %xor_ln203_183 = xor i9 %zext_ln203_772, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_183"/></StgValue>
</operation>

<operation id="2560" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:388  %sub_ln203_552 = sub i9 %zext_ln203_773, %zext_ln203_772

]]></Node>
<StgValue><ssdm name="sub_ln203_552"/></StgValue>
</operation>

<operation id="2561" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:389  %select_ln203_551 = select i1 %icmp_ln203_183, i9 %sub_ln203_551, i9 %sub_ln203_552

]]></Node>
<StgValue><ssdm name="select_ln203_551"/></StgValue>
</operation>

<operation id="2562" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:390  %select_ln203_552 = select i1 %icmp_ln203_183, i256 %tmp_220, i256 %node_attr_1D_mat_14_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_552"/></StgValue>
</operation>

<operation id="2563" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:391  %select_ln203_553 = select i1 %icmp_ln203_183, i9 %xor_ln203_183, i9 %zext_ln203_772

]]></Node>
<StgValue><ssdm name="select_ln203_553"/></StgValue>
</operation>

<operation id="2564" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:392  %sub_ln203_553 = sub i9 255, %select_ln203_551

]]></Node>
<StgValue><ssdm name="sub_ln203_553"/></StgValue>
</operation>

<operation id="2565" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:393  %zext_ln203_774 = zext i9 %select_ln203_553 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_774"/></StgValue>
</operation>

<operation id="2566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:394  %zext_ln203_775 = zext i9 %sub_ln203_553 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_775"/></StgValue>
</operation>

<operation id="2567" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:395  %lshr_ln203_399 = lshr i256 %select_ln203_552, %zext_ln203_774

]]></Node>
<StgValue><ssdm name="lshr_ln203_399"/></StgValue>
</operation>

<operation id="2568" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:396  %lshr_ln203_400 = lshr i256 -1, %zext_ln203_775

]]></Node>
<StgValue><ssdm name="lshr_ln203_400"/></StgValue>
</operation>

<operation id="2569" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:397  %and_ln203_183 = and i256 %lshr_ln203_399, %lshr_ln203_400

]]></Node>
<StgValue><ssdm name="and_ln203_183"/></StgValue>
</operation>

<operation id="2570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:398  %phi_input_5_V_44 = trunc i256 %and_ln203_183 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_44"/></StgValue>
</operation>

<operation id="2571" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:400  %node_attr_1D_mat_14_2_V_load_2 = load i256* %node_attr_1D_mat_14_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_14_2_V_load_2"/></StgValue>
</operation>

<operation id="2572" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:401  %icmp_ln203_184 = icmp ugt i8 %tmp_97, %empty_163

]]></Node>
<StgValue><ssdm name="icmp_ln203_184"/></StgValue>
</operation>

<operation id="2573" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:402  %zext_ln203_776 = zext i8 %tmp_97 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_776"/></StgValue>
</operation>

<operation id="2574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:403  %zext_ln203_777 = zext i8 %empty_163 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_777"/></StgValue>
</operation>

<operation id="2575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:404  %tmp_221 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_14_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2576" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:405  %sub_ln203_554 = sub i9 %zext_ln203_776, %zext_ln203_777

]]></Node>
<StgValue><ssdm name="sub_ln203_554"/></StgValue>
</operation>

<operation id="2577" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:406  %xor_ln203_184 = xor i9 %zext_ln203_776, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_184"/></StgValue>
</operation>

<operation id="2578" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:407  %sub_ln203_555 = sub i9 %zext_ln203_777, %zext_ln203_776

]]></Node>
<StgValue><ssdm name="sub_ln203_555"/></StgValue>
</operation>

<operation id="2579" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:408  %select_ln203_554 = select i1 %icmp_ln203_184, i9 %sub_ln203_554, i9 %sub_ln203_555

]]></Node>
<StgValue><ssdm name="select_ln203_554"/></StgValue>
</operation>

<operation id="2580" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:409  %select_ln203_555 = select i1 %icmp_ln203_184, i256 %tmp_221, i256 %node_attr_1D_mat_14_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_555"/></StgValue>
</operation>

<operation id="2581" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:410  %select_ln203_556 = select i1 %icmp_ln203_184, i9 %xor_ln203_184, i9 %zext_ln203_776

]]></Node>
<StgValue><ssdm name="select_ln203_556"/></StgValue>
</operation>

<operation id="2582" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:411  %sub_ln203_556 = sub i9 255, %select_ln203_554

]]></Node>
<StgValue><ssdm name="sub_ln203_556"/></StgValue>
</operation>

<operation id="2583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:412  %zext_ln203_778 = zext i9 %select_ln203_556 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_778"/></StgValue>
</operation>

<operation id="2584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:413  %zext_ln203_779 = zext i9 %sub_ln203_556 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_779"/></StgValue>
</operation>

<operation id="2585" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:414  %lshr_ln203_401 = lshr i256 %select_ln203_555, %zext_ln203_778

]]></Node>
<StgValue><ssdm name="lshr_ln203_401"/></StgValue>
</operation>

<operation id="2586" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:415  %lshr_ln203_402 = lshr i256 -1, %zext_ln203_779

]]></Node>
<StgValue><ssdm name="lshr_ln203_402"/></StgValue>
</operation>

<operation id="2587" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:416  %and_ln203_184 = and i256 %lshr_ln203_401, %lshr_ln203_402

]]></Node>
<StgValue><ssdm name="and_ln203_184"/></StgValue>
</operation>

<operation id="2588" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:417  %phi_input_2_V_44 = trunc i256 %and_ln203_184 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_44"/></StgValue>
</operation>

<operation id="2589" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:438  %node_attr_1D_mat_15_0_V_load = load i256* %node_attr_1D_mat_15_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_load"/></StgValue>
</operation>

<operation id="2590" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:440  %tmp_98 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_164, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2591" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:441  %empty_165 = or i8 %tmp_98, 15

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="2592" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:442  %icmp_ln203_185 = icmp ugt i8 %tmp_98, %empty_165

]]></Node>
<StgValue><ssdm name="icmp_ln203_185"/></StgValue>
</operation>

<operation id="2593" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:443  %zext_ln203_780 = zext i8 %tmp_98 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_780"/></StgValue>
</operation>

<operation id="2594" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:444  %zext_ln203_781 = zext i8 %empty_165 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_781"/></StgValue>
</operation>

<operation id="2595" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:445  %tmp_222 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_0_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2596" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:446  %sub_ln203_557 = sub i9 %zext_ln203_780, %zext_ln203_781

]]></Node>
<StgValue><ssdm name="sub_ln203_557"/></StgValue>
</operation>

<operation id="2597" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:447  %xor_ln203_185 = xor i9 %zext_ln203_780, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_185"/></StgValue>
</operation>

<operation id="2598" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:448  %sub_ln203_558 = sub i9 %zext_ln203_781, %zext_ln203_780

]]></Node>
<StgValue><ssdm name="sub_ln203_558"/></StgValue>
</operation>

<operation id="2599" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:449  %select_ln203_557 = select i1 %icmp_ln203_185, i9 %sub_ln203_557, i9 %sub_ln203_558

]]></Node>
<StgValue><ssdm name="select_ln203_557"/></StgValue>
</operation>

<operation id="2600" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:450  %select_ln203_558 = select i1 %icmp_ln203_185, i256 %tmp_222, i256 %node_attr_1D_mat_15_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_558"/></StgValue>
</operation>

<operation id="2601" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:451  %select_ln203_559 = select i1 %icmp_ln203_185, i9 %xor_ln203_185, i9 %zext_ln203_780

]]></Node>
<StgValue><ssdm name="select_ln203_559"/></StgValue>
</operation>

<operation id="2602" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:452  %sub_ln203_559 = sub i9 255, %select_ln203_557

]]></Node>
<StgValue><ssdm name="sub_ln203_559"/></StgValue>
</operation>

<operation id="2603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:453  %zext_ln203_782 = zext i9 %select_ln203_559 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_782"/></StgValue>
</operation>

<operation id="2604" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:454  %zext_ln203_783 = zext i9 %sub_ln203_559 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_783"/></StgValue>
</operation>

<operation id="2605" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:455  %lshr_ln203_403 = lshr i256 %select_ln203_558, %zext_ln203_782

]]></Node>
<StgValue><ssdm name="lshr_ln203_403"/></StgValue>
</operation>

<operation id="2606" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:456  %lshr_ln203_404 = lshr i256 -1, %zext_ln203_783

]]></Node>
<StgValue><ssdm name="lshr_ln203_404"/></StgValue>
</operation>

<operation id="2607" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:457  %and_ln203_185 = and i256 %lshr_ln203_403, %lshr_ln203_404

]]></Node>
<StgValue><ssdm name="and_ln203_185"/></StgValue>
</operation>

<operation id="2608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:458  %phi_input_3_V_45 = trunc i256 %and_ln203_185 to i16

]]></Node>
<StgValue><ssdm name="phi_input_3_V_45"/></StgValue>
</operation>

<operation id="2609" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:462  %node_attr_1D_mat_15_0_V_load_2 = load i256* %node_attr_1D_mat_15_0_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_0_V_load_2"/></StgValue>
</operation>

<operation id="2610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:464  %tmp_99 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %empty_166, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:465  %empty_167 = or i8 %tmp_99, 15

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="2612" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:466  %icmp_ln203_186 = icmp ugt i8 %tmp_99, %empty_167

]]></Node>
<StgValue><ssdm name="icmp_ln203_186"/></StgValue>
</operation>

<operation id="2613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:467  %zext_ln203_784 = zext i8 %tmp_99 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_784"/></StgValue>
</operation>

<operation id="2614" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:468  %zext_ln203_785 = zext i8 %empty_167 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_785"/></StgValue>
</operation>

<operation id="2615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:469  %tmp_223 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_0_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2616" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:470  %sub_ln203_560 = sub i9 %zext_ln203_784, %zext_ln203_785

]]></Node>
<StgValue><ssdm name="sub_ln203_560"/></StgValue>
</operation>

<operation id="2617" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:471  %xor_ln203_186 = xor i9 %zext_ln203_784, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_186"/></StgValue>
</operation>

<operation id="2618" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:472  %sub_ln203_561 = sub i9 %zext_ln203_785, %zext_ln203_784

]]></Node>
<StgValue><ssdm name="sub_ln203_561"/></StgValue>
</operation>

<operation id="2619" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:473  %select_ln203_560 = select i1 %icmp_ln203_186, i9 %sub_ln203_560, i9 %sub_ln203_561

]]></Node>
<StgValue><ssdm name="select_ln203_560"/></StgValue>
</operation>

<operation id="2620" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:474  %select_ln203_561 = select i1 %icmp_ln203_186, i256 %tmp_223, i256 %node_attr_1D_mat_15_0_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_561"/></StgValue>
</operation>

<operation id="2621" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:475  %select_ln203_562 = select i1 %icmp_ln203_186, i9 %xor_ln203_186, i9 %zext_ln203_784

]]></Node>
<StgValue><ssdm name="select_ln203_562"/></StgValue>
</operation>

<operation id="2622" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:476  %sub_ln203_562 = sub i9 255, %select_ln203_560

]]></Node>
<StgValue><ssdm name="sub_ln203_562"/></StgValue>
</operation>

<operation id="2623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:477  %zext_ln203_786 = zext i9 %select_ln203_562 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_786"/></StgValue>
</operation>

<operation id="2624" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:478  %zext_ln203_787 = zext i9 %sub_ln203_562 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_787"/></StgValue>
</operation>

<operation id="2625" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:479  %lshr_ln203_405 = lshr i256 %select_ln203_561, %zext_ln203_786

]]></Node>
<StgValue><ssdm name="lshr_ln203_405"/></StgValue>
</operation>

<operation id="2626" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:480  %lshr_ln203_406 = lshr i256 -1, %zext_ln203_787

]]></Node>
<StgValue><ssdm name="lshr_ln203_406"/></StgValue>
</operation>

<operation id="2627" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:481  %and_ln203_186 = and i256 %lshr_ln203_405, %lshr_ln203_406

]]></Node>
<StgValue><ssdm name="and_ln203_186"/></StgValue>
</operation>

<operation id="2628" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:482  %phi_input_0_V_45 = trunc i256 %and_ln203_186 to i16

]]></Node>
<StgValue><ssdm name="phi_input_0_V_45"/></StgValue>
</operation>

<operation id="2629" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:484  %node_attr_1D_mat_15_1_V_load = load i256* %node_attr_1D_mat_15_1_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_load"/></StgValue>
</operation>

<operation id="2630" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:485  %icmp_ln203_187 = icmp ugt i8 %tmp_98, %empty_165

]]></Node>
<StgValue><ssdm name="icmp_ln203_187"/></StgValue>
</operation>

<operation id="2631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:486  %zext_ln203_788 = zext i8 %tmp_98 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_788"/></StgValue>
</operation>

<operation id="2632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:487  %zext_ln203_789 = zext i8 %empty_165 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_789"/></StgValue>
</operation>

<operation id="2633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:488  %tmp_224 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_1_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2634" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:489  %sub_ln203_563 = sub i9 %zext_ln203_788, %zext_ln203_789

]]></Node>
<StgValue><ssdm name="sub_ln203_563"/></StgValue>
</operation>

<operation id="2635" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:490  %xor_ln203_187 = xor i9 %zext_ln203_788, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_187"/></StgValue>
</operation>

<operation id="2636" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:491  %sub_ln203_564 = sub i9 %zext_ln203_789, %zext_ln203_788

]]></Node>
<StgValue><ssdm name="sub_ln203_564"/></StgValue>
</operation>

<operation id="2637" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:492  %select_ln203_563 = select i1 %icmp_ln203_187, i9 %sub_ln203_563, i9 %sub_ln203_564

]]></Node>
<StgValue><ssdm name="select_ln203_563"/></StgValue>
</operation>

<operation id="2638" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:493  %select_ln203_564 = select i1 %icmp_ln203_187, i256 %tmp_224, i256 %node_attr_1D_mat_15_1_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_564"/></StgValue>
</operation>

<operation id="2639" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:494  %select_ln203_565 = select i1 %icmp_ln203_187, i9 %xor_ln203_187, i9 %zext_ln203_788

]]></Node>
<StgValue><ssdm name="select_ln203_565"/></StgValue>
</operation>

<operation id="2640" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:495  %sub_ln203_565 = sub i9 255, %select_ln203_563

]]></Node>
<StgValue><ssdm name="sub_ln203_565"/></StgValue>
</operation>

<operation id="2641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:496  %zext_ln203_790 = zext i9 %select_ln203_565 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_790"/></StgValue>
</operation>

<operation id="2642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:497  %zext_ln203_791 = zext i9 %sub_ln203_565 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_791"/></StgValue>
</operation>

<operation id="2643" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:498  %lshr_ln203_407 = lshr i256 %select_ln203_564, %zext_ln203_790

]]></Node>
<StgValue><ssdm name="lshr_ln203_407"/></StgValue>
</operation>

<operation id="2644" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:499  %lshr_ln203_408 = lshr i256 -1, %zext_ln203_791

]]></Node>
<StgValue><ssdm name="lshr_ln203_408"/></StgValue>
</operation>

<operation id="2645" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:500  %and_ln203_187 = and i256 %lshr_ln203_407, %lshr_ln203_408

]]></Node>
<StgValue><ssdm name="and_ln203_187"/></StgValue>
</operation>

<operation id="2646" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:501  %phi_input_4_V_45 = trunc i256 %and_ln203_187 to i16

]]></Node>
<StgValue><ssdm name="phi_input_4_V_45"/></StgValue>
</operation>

<operation id="2647" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:503  %node_attr_1D_mat_15_1_V_load_2 = load i256* %node_attr_1D_mat_15_1_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_1_V_load_2"/></StgValue>
</operation>

<operation id="2648" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:504  %icmp_ln203_188 = icmp ugt i8 %tmp_99, %empty_167

]]></Node>
<StgValue><ssdm name="icmp_ln203_188"/></StgValue>
</operation>

<operation id="2649" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:505  %zext_ln203_792 = zext i8 %tmp_99 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_792"/></StgValue>
</operation>

<operation id="2650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:506  %zext_ln203_793 = zext i8 %empty_167 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_793"/></StgValue>
</operation>

<operation id="2651" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:507  %tmp_225 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_1_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2652" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:508  %sub_ln203_566 = sub i9 %zext_ln203_792, %zext_ln203_793

]]></Node>
<StgValue><ssdm name="sub_ln203_566"/></StgValue>
</operation>

<operation id="2653" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:509  %xor_ln203_188 = xor i9 %zext_ln203_792, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_188"/></StgValue>
</operation>

<operation id="2654" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:510  %sub_ln203_567 = sub i9 %zext_ln203_793, %zext_ln203_792

]]></Node>
<StgValue><ssdm name="sub_ln203_567"/></StgValue>
</operation>

<operation id="2655" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:511  %select_ln203_566 = select i1 %icmp_ln203_188, i9 %sub_ln203_566, i9 %sub_ln203_567

]]></Node>
<StgValue><ssdm name="select_ln203_566"/></StgValue>
</operation>

<operation id="2656" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:512  %select_ln203_567 = select i1 %icmp_ln203_188, i256 %tmp_225, i256 %node_attr_1D_mat_15_1_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_567"/></StgValue>
</operation>

<operation id="2657" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:513  %select_ln203_568 = select i1 %icmp_ln203_188, i9 %xor_ln203_188, i9 %zext_ln203_792

]]></Node>
<StgValue><ssdm name="select_ln203_568"/></StgValue>
</operation>

<operation id="2658" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:514  %sub_ln203_568 = sub i9 255, %select_ln203_566

]]></Node>
<StgValue><ssdm name="sub_ln203_568"/></StgValue>
</operation>

<operation id="2659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:515  %zext_ln203_794 = zext i9 %select_ln203_568 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_794"/></StgValue>
</operation>

<operation id="2660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:516  %zext_ln203_795 = zext i9 %sub_ln203_568 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_795"/></StgValue>
</operation>

<operation id="2661" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:517  %lshr_ln203_409 = lshr i256 %select_ln203_567, %zext_ln203_794

]]></Node>
<StgValue><ssdm name="lshr_ln203_409"/></StgValue>
</operation>

<operation id="2662" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:518  %lshr_ln203_410 = lshr i256 -1, %zext_ln203_795

]]></Node>
<StgValue><ssdm name="lshr_ln203_410"/></StgValue>
</operation>

<operation id="2663" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:519  %and_ln203_188 = and i256 %lshr_ln203_409, %lshr_ln203_410

]]></Node>
<StgValue><ssdm name="and_ln203_188"/></StgValue>
</operation>

<operation id="2664" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:520  %phi_input_1_V_45 = trunc i256 %and_ln203_188 to i16

]]></Node>
<StgValue><ssdm name="phi_input_1_V_45"/></StgValue>
</operation>

<operation id="2665" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:522  %node_attr_1D_mat_15_2_V_load = load i256* %node_attr_1D_mat_15_2_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_load"/></StgValue>
</operation>

<operation id="2666" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:523  %icmp_ln203_189 = icmp ugt i8 %tmp_98, %empty_165

]]></Node>
<StgValue><ssdm name="icmp_ln203_189"/></StgValue>
</operation>

<operation id="2667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:524  %zext_ln203_796 = zext i8 %tmp_98 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_796"/></StgValue>
</operation>

<operation id="2668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:525  %zext_ln203_797 = zext i8 %empty_165 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_797"/></StgValue>
</operation>

<operation id="2669" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:526  %tmp_226 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_2_V_load, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="2670" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:527  %sub_ln203_569 = sub i9 %zext_ln203_796, %zext_ln203_797

]]></Node>
<StgValue><ssdm name="sub_ln203_569"/></StgValue>
</operation>

<operation id="2671" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:528  %xor_ln203_189 = xor i9 %zext_ln203_796, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_189"/></StgValue>
</operation>

<operation id="2672" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:529  %sub_ln203_570 = sub i9 %zext_ln203_797, %zext_ln203_796

]]></Node>
<StgValue><ssdm name="sub_ln203_570"/></StgValue>
</operation>

<operation id="2673" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:530  %select_ln203_569 = select i1 %icmp_ln203_189, i9 %sub_ln203_569, i9 %sub_ln203_570

]]></Node>
<StgValue><ssdm name="select_ln203_569"/></StgValue>
</operation>

<operation id="2674" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:531  %select_ln203_570 = select i1 %icmp_ln203_189, i256 %tmp_226, i256 %node_attr_1D_mat_15_2_V_load

]]></Node>
<StgValue><ssdm name="select_ln203_570"/></StgValue>
</operation>

<operation id="2675" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:532  %select_ln203_571 = select i1 %icmp_ln203_189, i9 %xor_ln203_189, i9 %zext_ln203_796

]]></Node>
<StgValue><ssdm name="select_ln203_571"/></StgValue>
</operation>

<operation id="2676" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:533  %sub_ln203_571 = sub i9 255, %select_ln203_569

]]></Node>
<StgValue><ssdm name="sub_ln203_571"/></StgValue>
</operation>

<operation id="2677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:534  %zext_ln203_798 = zext i9 %select_ln203_571 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_798"/></StgValue>
</operation>

<operation id="2678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:535  %zext_ln203_799 = zext i9 %sub_ln203_571 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_799"/></StgValue>
</operation>

<operation id="2679" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:536  %lshr_ln203_411 = lshr i256 %select_ln203_570, %zext_ln203_798

]]></Node>
<StgValue><ssdm name="lshr_ln203_411"/></StgValue>
</operation>

<operation id="2680" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:537  %lshr_ln203_412 = lshr i256 -1, %zext_ln203_799

]]></Node>
<StgValue><ssdm name="lshr_ln203_412"/></StgValue>
</operation>

<operation id="2681" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:538  %and_ln203_189 = and i256 %lshr_ln203_411, %lshr_ln203_412

]]></Node>
<StgValue><ssdm name="and_ln203_189"/></StgValue>
</operation>

<operation id="2682" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:539  %phi_input_5_V_45 = trunc i256 %and_ln203_189 to i16

]]></Node>
<StgValue><ssdm name="phi_input_5_V_45"/></StgValue>
</operation>

<operation id="2683" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="256" op_0_bw="3">
<![CDATA[
arrayctor.loop13.preheader.i.12:541  %node_attr_1D_mat_15_2_V_load_2 = load i256* %node_attr_1D_mat_15_2_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name="node_attr_1D_mat_15_2_V_load_2"/></StgValue>
</operation>

<operation id="2684" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:542  %icmp_ln203_190 = icmp ugt i8 %tmp_99, %empty_167

]]></Node>
<StgValue><ssdm name="icmp_ln203_190"/></StgValue>
</operation>

<operation id="2685" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:543  %zext_ln203_800 = zext i8 %tmp_99 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_800"/></StgValue>
</operation>

<operation id="2686" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="9" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:544  %zext_ln203_801 = zext i8 %empty_167 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_801"/></StgValue>
</operation>

<operation id="2687" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop13.preheader.i.12:545  %tmp_227 = call i256 @llvm.part.select.i256(i256 %node_attr_1D_mat_15_2_V_load_2, i32 255, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2688" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:546  %sub_ln203_572 = sub i9 %zext_ln203_800, %zext_ln203_801

]]></Node>
<StgValue><ssdm name="sub_ln203_572"/></StgValue>
</operation>

<operation id="2689" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:547  %xor_ln203_190 = xor i9 %zext_ln203_800, 255

]]></Node>
<StgValue><ssdm name="xor_ln203_190"/></StgValue>
</operation>

<operation id="2690" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:548  %sub_ln203_573 = sub i9 %zext_ln203_801, %zext_ln203_800

]]></Node>
<StgValue><ssdm name="sub_ln203_573"/></StgValue>
</operation>

<operation id="2691" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:549  %select_ln203_572 = select i1 %icmp_ln203_190, i9 %sub_ln203_572, i9 %sub_ln203_573

]]></Node>
<StgValue><ssdm name="select_ln203_572"/></StgValue>
</operation>

<operation id="2692" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:550  %select_ln203_573 = select i1 %icmp_ln203_190, i256 %tmp_227, i256 %node_attr_1D_mat_15_2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln203_573"/></StgValue>
</operation>

<operation id="2693" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:551  %select_ln203_574 = select i1 %icmp_ln203_190, i9 %xor_ln203_190, i9 %zext_ln203_800

]]></Node>
<StgValue><ssdm name="select_ln203_574"/></StgValue>
</operation>

<operation id="2694" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:552  %sub_ln203_574 = sub i9 255, %select_ln203_572

]]></Node>
<StgValue><ssdm name="sub_ln203_574"/></StgValue>
</operation>

<operation id="2695" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:553  %zext_ln203_802 = zext i9 %select_ln203_574 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_802"/></StgValue>
</operation>

<operation id="2696" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="256" op_0_bw="9">
<![CDATA[
arrayctor.loop13.preheader.i.12:554  %zext_ln203_803 = zext i9 %sub_ln203_574 to i256

]]></Node>
<StgValue><ssdm name="zext_ln203_803"/></StgValue>
</operation>

<operation id="2697" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:555  %lshr_ln203_413 = lshr i256 %select_ln203_573, %zext_ln203_802

]]></Node>
<StgValue><ssdm name="lshr_ln203_413"/></StgValue>
</operation>

<operation id="2698" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:556  %lshr_ln203_414 = lshr i256 -1, %zext_ln203_803

]]></Node>
<StgValue><ssdm name="lshr_ln203_414"/></StgValue>
</operation>

<operation id="2699" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:557  %and_ln203_190 = and i256 %lshr_ln203_413, %lshr_ln203_414

]]></Node>
<StgValue><ssdm name="and_ln203_190"/></StgValue>
</operation>

<operation id="2700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="16" op_0_bw="256">
<![CDATA[
arrayctor.loop13.preheader.i.12:558  %phi_input_2_V_45 = trunc i256 %and_ln203_190 to i16

]]></Node>
<StgValue><ssdm name="phi_input_2_V_45"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="2701" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %edge_update_0_V = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="edge_update_0_V"/></StgValue>
</operation>

<operation id="2702" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:284  %edge_update_0_V_21 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_31, i16 %phi_input_1_V_31, i16 %phi_input_2_V_31, i16 %phi_input_3_V_31, i16 %phi_input_4_V_31, i16 %phi_input_5_V_31, i16 %phi_input_6_V_31, i16 %phi_input_7_V_16, i16 %phi_input_8_V_16, i16 %phi_input_9_V_16)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_21"/></StgValue>
</operation>

<operation id="2703" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:425  %edge_update_0_V_11 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_32, i16 %phi_input_1_V_32, i16 %phi_input_2_V_32, i16 %phi_input_3_V_32, i16 %phi_input_4_V_32, i16 %phi_input_5_V_32, i16 %phi_input_6_V_32, i16 %phi_input_7_V_17, i16 %phi_input_8_V_17, i16 %phi_input_9_V_17)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_11"/></StgValue>
</operation>

<operation id="2704" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:566  %edge_update_0_V_12 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_33, i16 %phi_input_1_V_33, i16 %phi_input_2_V_33, i16 %phi_input_3_V_33, i16 %phi_input_4_V_33, i16 %phi_input_5_V_33, i16 %phi_input_6_V_33, i16 %phi_input_7_V_18, i16 %phi_input_8_V_18, i16 %phi_input_9_V_18)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_12"/></StgValue>
</operation>

<operation id="2705" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:707  %edge_update_0_V_13 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_34, i16 %phi_input_1_V_34, i16 %phi_input_2_V_34, i16 %phi_input_3_V_34, i16 %phi_input_4_V_34, i16 %phi_input_5_V_34, i16 %phi_input_6_V_34, i16 %phi_input_7_V_19, i16 %phi_input_8_V_19, i16 %phi_input_9_V_19)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_13"/></StgValue>
</operation>

<operation id="2706" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:848  %edge_update_0_V_14 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_35, i16 %phi_input_1_V_35, i16 %phi_input_2_V_35, i16 %phi_input_3_V_35, i16 %phi_input_4_V_35, i16 %phi_input_5_V_35, i16 %phi_input_6_V_35, i16 %phi_input_7_V_20, i16 %phi_input_8_V_20, i16 %phi_input_9_V_20)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_14"/></StgValue>
</operation>

<operation id="2707" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:989  %edge_update_0_V_15 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_36, i16 %phi_input_1_V_36, i16 %phi_input_2_V_36, i16 %phi_input_3_V_36, i16 %phi_input_4_V_36, i16 %phi_input_5_V_36, i16 %phi_input_6_V_36, i16 %phi_input_7_V_21, i16 %phi_input_8_V_21, i16 %phi_input_9_V_21)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_15"/></StgValue>
</operation>

<operation id="2708" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1130  %edge_update_0_V_16 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_37, i16 %phi_input_1_V_37, i16 %phi_input_2_V_37, i16 %phi_input_3_V_37, i16 %phi_input_4_V_37, i16 %phi_input_5_V_37, i16 %phi_input_6_V_37, i16 %phi_input_7_V_22, i16 %phi_input_8_V_22, i16 %phi_input_9_V_22)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_16"/></StgValue>
</operation>

<operation id="2709" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1271  %edge_update_0_V_17 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_38, i16 %phi_input_1_V_38, i16 %phi_input_2_V_38, i16 %phi_input_3_V_38, i16 %phi_input_4_V_38, i16 %phi_input_5_V_38, i16 %phi_input_6_V_38, i16 %phi_input_7_V_23, i16 %phi_input_8_V_23, i16 %phi_input_9_V_23)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_17"/></StgValue>
</operation>

<operation id="2710" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1412  %edge_update_0_V_18 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_39, i16 %phi_input_1_V_39, i16 %phi_input_2_V_39, i16 %phi_input_3_V_39, i16 %phi_input_4_V_39, i16 %phi_input_5_V_39, i16 %phi_input_6_V_39, i16 %phi_input_7_V_24, i16 %phi_input_8_V_24, i16 %phi_input_9_V_24)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_18"/></StgValue>
</operation>

<operation id="2711" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1553  %edge_update_0_V_19 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_40, i16 %phi_input_1_V_40, i16 %phi_input_2_V_40, i16 %phi_input_3_V_40, i16 %phi_input_4_V_40, i16 %phi_input_5_V_40, i16 %phi_input_6_V_40, i16 %phi_input_7_V_25, i16 %phi_input_8_V_25, i16 %phi_input_9_V_25)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_19"/></StgValue>
</operation>

<operation id="2712" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1694  %edge_update_0_V_20 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_41, i16 %phi_input_1_V_41, i16 %phi_input_2_V_41, i16 %phi_input_3_V_41, i16 %phi_input_4_V_41, i16 %phi_input_5_V_41, i16 %phi_input_6_V_41, i16 %phi_input_7_V_26, i16 %phi_input_8_V_26, i16 %phi_input_9_V_26)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_20"/></StgValue>
</operation>

<operation id="2713" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %edge_update_0_V_22 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_42, i16 %phi_input_1_V_42, i16 %phi_input_2_V_42, i16 %phi_input_3_V_42, i16 %phi_input_4_V_42, i16 %phi_input_5_V_42, i16 %phi_input_6_V_42, i16 %phi_input_7_V_27, i16 %phi_input_8_V_27, i16 %phi_input_9_V_27)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_22"/></StgValue>
</operation>

<operation id="2714" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:277  %edge_update_0_V_23 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_43, i16 %phi_input_1_V_43, i16 %phi_input_2_V_43, i16 %phi_input_3_V_43, i16 %phi_input_4_V_43, i16 %phi_input_5_V_43, i16 %phi_input_6_V_43, i16 %phi_input_7_V_28, i16 %phi_input_8_V_28, i16 %phi_input_9_V_28)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_23"/></StgValue>
</operation>

<operation id="2715" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:418  %edge_update_0_V_24 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_44, i16 %phi_input_1_V_44, i16 %phi_input_2_V_44, i16 %phi_input_3_V_44, i16 %phi_input_4_V_44, i16 %phi_input_5_V_44, i16 %phi_input_6_V_44, i16 %phi_input_7_V_29, i16 %phi_input_8_V_29, i16 %phi_input_9_V_29)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_24"/></StgValue>
</operation>

<operation id="2716" st_id="8" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:559  %edge_update_0_V_25 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_45, i16 %phi_input_1_V_45, i16 %phi_input_2_V_45, i16 %phi_input_3_V_45, i16 %phi_input_4_V_45, i16 %phi_input_5_V_45, i16 %phi_input_6_V_45, i16 %phi_input_7_V_30, i16 %phi_input_8_V_30, i16 %phi_input_9_V_30)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_25"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="2717" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %edge_update_0_V = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="edge_update_0_V"/></StgValue>
</operation>

<operation id="2718" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:284  %edge_update_0_V_21 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_31, i16 %phi_input_1_V_31, i16 %phi_input_2_V_31, i16 %phi_input_3_V_31, i16 %phi_input_4_V_31, i16 %phi_input_5_V_31, i16 %phi_input_6_V_31, i16 %phi_input_7_V_16, i16 %phi_input_8_V_16, i16 %phi_input_9_V_16)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_21"/></StgValue>
</operation>

<operation id="2719" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:425  %edge_update_0_V_11 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_32, i16 %phi_input_1_V_32, i16 %phi_input_2_V_32, i16 %phi_input_3_V_32, i16 %phi_input_4_V_32, i16 %phi_input_5_V_32, i16 %phi_input_6_V_32, i16 %phi_input_7_V_17, i16 %phi_input_8_V_17, i16 %phi_input_9_V_17)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_11"/></StgValue>
</operation>

<operation id="2720" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:566  %edge_update_0_V_12 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_33, i16 %phi_input_1_V_33, i16 %phi_input_2_V_33, i16 %phi_input_3_V_33, i16 %phi_input_4_V_33, i16 %phi_input_5_V_33, i16 %phi_input_6_V_33, i16 %phi_input_7_V_18, i16 %phi_input_8_V_18, i16 %phi_input_9_V_18)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_12"/></StgValue>
</operation>

<operation id="2721" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:707  %edge_update_0_V_13 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_34, i16 %phi_input_1_V_34, i16 %phi_input_2_V_34, i16 %phi_input_3_V_34, i16 %phi_input_4_V_34, i16 %phi_input_5_V_34, i16 %phi_input_6_V_34, i16 %phi_input_7_V_19, i16 %phi_input_8_V_19, i16 %phi_input_9_V_19)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_13"/></StgValue>
</operation>

<operation id="2722" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:848  %edge_update_0_V_14 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_35, i16 %phi_input_1_V_35, i16 %phi_input_2_V_35, i16 %phi_input_3_V_35, i16 %phi_input_4_V_35, i16 %phi_input_5_V_35, i16 %phi_input_6_V_35, i16 %phi_input_7_V_20, i16 %phi_input_8_V_20, i16 %phi_input_9_V_20)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_14"/></StgValue>
</operation>

<operation id="2723" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:989  %edge_update_0_V_15 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_36, i16 %phi_input_1_V_36, i16 %phi_input_2_V_36, i16 %phi_input_3_V_36, i16 %phi_input_4_V_36, i16 %phi_input_5_V_36, i16 %phi_input_6_V_36, i16 %phi_input_7_V_21, i16 %phi_input_8_V_21, i16 %phi_input_9_V_21)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_15"/></StgValue>
</operation>

<operation id="2724" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1130  %edge_update_0_V_16 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_37, i16 %phi_input_1_V_37, i16 %phi_input_2_V_37, i16 %phi_input_3_V_37, i16 %phi_input_4_V_37, i16 %phi_input_5_V_37, i16 %phi_input_6_V_37, i16 %phi_input_7_V_22, i16 %phi_input_8_V_22, i16 %phi_input_9_V_22)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_16"/></StgValue>
</operation>

<operation id="2725" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1271  %edge_update_0_V_17 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_38, i16 %phi_input_1_V_38, i16 %phi_input_2_V_38, i16 %phi_input_3_V_38, i16 %phi_input_4_V_38, i16 %phi_input_5_V_38, i16 %phi_input_6_V_38, i16 %phi_input_7_V_23, i16 %phi_input_8_V_23, i16 %phi_input_9_V_23)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_17"/></StgValue>
</operation>

<operation id="2726" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1412  %edge_update_0_V_18 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_39, i16 %phi_input_1_V_39, i16 %phi_input_2_V_39, i16 %phi_input_3_V_39, i16 %phi_input_4_V_39, i16 %phi_input_5_V_39, i16 %phi_input_6_V_39, i16 %phi_input_7_V_24, i16 %phi_input_8_V_24, i16 %phi_input_9_V_24)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_18"/></StgValue>
</operation>

<operation id="2727" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1553  %edge_update_0_V_19 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_40, i16 %phi_input_1_V_40, i16 %phi_input_2_V_40, i16 %phi_input_3_V_40, i16 %phi_input_4_V_40, i16 %phi_input_5_V_40, i16 %phi_input_6_V_40, i16 %phi_input_7_V_25, i16 %phi_input_8_V_25, i16 %phi_input_9_V_25)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_19"/></StgValue>
</operation>

<operation id="2728" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1694  %edge_update_0_V_20 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_41, i16 %phi_input_1_V_41, i16 %phi_input_2_V_41, i16 %phi_input_3_V_41, i16 %phi_input_4_V_41, i16 %phi_input_5_V_41, i16 %phi_input_6_V_41, i16 %phi_input_7_V_26, i16 %phi_input_8_V_26, i16 %phi_input_9_V_26)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_20"/></StgValue>
</operation>

<operation id="2729" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %edge_update_0_V_22 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_42, i16 %phi_input_1_V_42, i16 %phi_input_2_V_42, i16 %phi_input_3_V_42, i16 %phi_input_4_V_42, i16 %phi_input_5_V_42, i16 %phi_input_6_V_42, i16 %phi_input_7_V_27, i16 %phi_input_8_V_27, i16 %phi_input_9_V_27)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_22"/></StgValue>
</operation>

<operation id="2730" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:277  %edge_update_0_V_23 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_43, i16 %phi_input_1_V_43, i16 %phi_input_2_V_43, i16 %phi_input_3_V_43, i16 %phi_input_4_V_43, i16 %phi_input_5_V_43, i16 %phi_input_6_V_43, i16 %phi_input_7_V_28, i16 %phi_input_8_V_28, i16 %phi_input_9_V_28)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_23"/></StgValue>
</operation>

<operation id="2731" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:418  %edge_update_0_V_24 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_44, i16 %phi_input_1_V_44, i16 %phi_input_2_V_44, i16 %phi_input_3_V_44, i16 %phi_input_4_V_44, i16 %phi_input_5_V_44, i16 %phi_input_6_V_44, i16 %phi_input_7_V_29, i16 %phi_input_8_V_29, i16 %phi_input_9_V_29)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_24"/></StgValue>
</operation>

<operation id="2732" st_id="9" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:559  %edge_update_0_V_25 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_45, i16 %phi_input_1_V_45, i16 %phi_input_2_V_45, i16 %phi_input_3_V_45, i16 %phi_input_4_V_45, i16 %phi_input_5_V_45, i16 %phi_input_6_V_45, i16 %phi_input_7_V_30, i16 %phi_input_8_V_30, i16 %phi_input_9_V_30)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_25"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="2733" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %edge_update_0_V = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="edge_update_0_V"/></StgValue>
</operation>

<operation id="2734" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:284  %edge_update_0_V_21 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_31, i16 %phi_input_1_V_31, i16 %phi_input_2_V_31, i16 %phi_input_3_V_31, i16 %phi_input_4_V_31, i16 %phi_input_5_V_31, i16 %phi_input_6_V_31, i16 %phi_input_7_V_16, i16 %phi_input_8_V_16, i16 %phi_input_9_V_16)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_21"/></StgValue>
</operation>

<operation id="2735" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:425  %edge_update_0_V_11 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_32, i16 %phi_input_1_V_32, i16 %phi_input_2_V_32, i16 %phi_input_3_V_32, i16 %phi_input_4_V_32, i16 %phi_input_5_V_32, i16 %phi_input_6_V_32, i16 %phi_input_7_V_17, i16 %phi_input_8_V_17, i16 %phi_input_9_V_17)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_11"/></StgValue>
</operation>

<operation id="2736" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:566  %edge_update_0_V_12 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_33, i16 %phi_input_1_V_33, i16 %phi_input_2_V_33, i16 %phi_input_3_V_33, i16 %phi_input_4_V_33, i16 %phi_input_5_V_33, i16 %phi_input_6_V_33, i16 %phi_input_7_V_18, i16 %phi_input_8_V_18, i16 %phi_input_9_V_18)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_12"/></StgValue>
</operation>

<operation id="2737" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:707  %edge_update_0_V_13 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_34, i16 %phi_input_1_V_34, i16 %phi_input_2_V_34, i16 %phi_input_3_V_34, i16 %phi_input_4_V_34, i16 %phi_input_5_V_34, i16 %phi_input_6_V_34, i16 %phi_input_7_V_19, i16 %phi_input_8_V_19, i16 %phi_input_9_V_19)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_13"/></StgValue>
</operation>

<operation id="2738" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:848  %edge_update_0_V_14 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_35, i16 %phi_input_1_V_35, i16 %phi_input_2_V_35, i16 %phi_input_3_V_35, i16 %phi_input_4_V_35, i16 %phi_input_5_V_35, i16 %phi_input_6_V_35, i16 %phi_input_7_V_20, i16 %phi_input_8_V_20, i16 %phi_input_9_V_20)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_14"/></StgValue>
</operation>

<operation id="2739" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:989  %edge_update_0_V_15 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_36, i16 %phi_input_1_V_36, i16 %phi_input_2_V_36, i16 %phi_input_3_V_36, i16 %phi_input_4_V_36, i16 %phi_input_5_V_36, i16 %phi_input_6_V_36, i16 %phi_input_7_V_21, i16 %phi_input_8_V_21, i16 %phi_input_9_V_21)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_15"/></StgValue>
</operation>

<operation id="2740" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1130  %edge_update_0_V_16 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_37, i16 %phi_input_1_V_37, i16 %phi_input_2_V_37, i16 %phi_input_3_V_37, i16 %phi_input_4_V_37, i16 %phi_input_5_V_37, i16 %phi_input_6_V_37, i16 %phi_input_7_V_22, i16 %phi_input_8_V_22, i16 %phi_input_9_V_22)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_16"/></StgValue>
</operation>

<operation id="2741" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1271  %edge_update_0_V_17 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_38, i16 %phi_input_1_V_38, i16 %phi_input_2_V_38, i16 %phi_input_3_V_38, i16 %phi_input_4_V_38, i16 %phi_input_5_V_38, i16 %phi_input_6_V_38, i16 %phi_input_7_V_23, i16 %phi_input_8_V_23, i16 %phi_input_9_V_23)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_17"/></StgValue>
</operation>

<operation id="2742" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1412  %edge_update_0_V_18 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_39, i16 %phi_input_1_V_39, i16 %phi_input_2_V_39, i16 %phi_input_3_V_39, i16 %phi_input_4_V_39, i16 %phi_input_5_V_39, i16 %phi_input_6_V_39, i16 %phi_input_7_V_24, i16 %phi_input_8_V_24, i16 %phi_input_9_V_24)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_18"/></StgValue>
</operation>

<operation id="2743" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1553  %edge_update_0_V_19 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_40, i16 %phi_input_1_V_40, i16 %phi_input_2_V_40, i16 %phi_input_3_V_40, i16 %phi_input_4_V_40, i16 %phi_input_5_V_40, i16 %phi_input_6_V_40, i16 %phi_input_7_V_25, i16 %phi_input_8_V_25, i16 %phi_input_9_V_25)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_19"/></StgValue>
</operation>

<operation id="2744" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1694  %edge_update_0_V_20 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_41, i16 %phi_input_1_V_41, i16 %phi_input_2_V_41, i16 %phi_input_3_V_41, i16 %phi_input_4_V_41, i16 %phi_input_5_V_41, i16 %phi_input_6_V_41, i16 %phi_input_7_V_26, i16 %phi_input_8_V_26, i16 %phi_input_9_V_26)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_20"/></StgValue>
</operation>

<operation id="2745" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %edge_update_0_V_22 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_42, i16 %phi_input_1_V_42, i16 %phi_input_2_V_42, i16 %phi_input_3_V_42, i16 %phi_input_4_V_42, i16 %phi_input_5_V_42, i16 %phi_input_6_V_42, i16 %phi_input_7_V_27, i16 %phi_input_8_V_27, i16 %phi_input_9_V_27)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_22"/></StgValue>
</operation>

<operation id="2746" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:277  %edge_update_0_V_23 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_43, i16 %phi_input_1_V_43, i16 %phi_input_2_V_43, i16 %phi_input_3_V_43, i16 %phi_input_4_V_43, i16 %phi_input_5_V_43, i16 %phi_input_6_V_43, i16 %phi_input_7_V_28, i16 %phi_input_8_V_28, i16 %phi_input_9_V_28)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_23"/></StgValue>
</operation>

<operation id="2747" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:418  %edge_update_0_V_24 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_44, i16 %phi_input_1_V_44, i16 %phi_input_2_V_44, i16 %phi_input_3_V_44, i16 %phi_input_4_V_44, i16 %phi_input_5_V_44, i16 %phi_input_6_V_44, i16 %phi_input_7_V_29, i16 %phi_input_8_V_29, i16 %phi_input_9_V_29)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_24"/></StgValue>
</operation>

<operation id="2748" st_id="10" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:559  %edge_update_0_V_25 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_45, i16 %phi_input_1_V_45, i16 %phi_input_2_V_45, i16 %phi_input_3_V_45, i16 %phi_input_4_V_45, i16 %phi_input_5_V_45, i16 %phi_input_6_V_45, i16 %phi_input_7_V_30, i16 %phi_input_8_V_30, i16 %phi_input_9_V_30)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_25"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="2749" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %edge_update_0_V = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="edge_update_0_V"/></StgValue>
</operation>

<operation id="2750" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:284  %edge_update_0_V_21 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_31, i16 %phi_input_1_V_31, i16 %phi_input_2_V_31, i16 %phi_input_3_V_31, i16 %phi_input_4_V_31, i16 %phi_input_5_V_31, i16 %phi_input_6_V_31, i16 %phi_input_7_V_16, i16 %phi_input_8_V_16, i16 %phi_input_9_V_16)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_21"/></StgValue>
</operation>

<operation id="2751" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:425  %edge_update_0_V_11 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_32, i16 %phi_input_1_V_32, i16 %phi_input_2_V_32, i16 %phi_input_3_V_32, i16 %phi_input_4_V_32, i16 %phi_input_5_V_32, i16 %phi_input_6_V_32, i16 %phi_input_7_V_17, i16 %phi_input_8_V_17, i16 %phi_input_9_V_17)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_11"/></StgValue>
</operation>

<operation id="2752" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:566  %edge_update_0_V_12 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_33, i16 %phi_input_1_V_33, i16 %phi_input_2_V_33, i16 %phi_input_3_V_33, i16 %phi_input_4_V_33, i16 %phi_input_5_V_33, i16 %phi_input_6_V_33, i16 %phi_input_7_V_18, i16 %phi_input_8_V_18, i16 %phi_input_9_V_18)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_12"/></StgValue>
</operation>

<operation id="2753" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:707  %edge_update_0_V_13 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_34, i16 %phi_input_1_V_34, i16 %phi_input_2_V_34, i16 %phi_input_3_V_34, i16 %phi_input_4_V_34, i16 %phi_input_5_V_34, i16 %phi_input_6_V_34, i16 %phi_input_7_V_19, i16 %phi_input_8_V_19, i16 %phi_input_9_V_19)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_13"/></StgValue>
</operation>

<operation id="2754" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:848  %edge_update_0_V_14 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_35, i16 %phi_input_1_V_35, i16 %phi_input_2_V_35, i16 %phi_input_3_V_35, i16 %phi_input_4_V_35, i16 %phi_input_5_V_35, i16 %phi_input_6_V_35, i16 %phi_input_7_V_20, i16 %phi_input_8_V_20, i16 %phi_input_9_V_20)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_14"/></StgValue>
</operation>

<operation id="2755" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:989  %edge_update_0_V_15 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_36, i16 %phi_input_1_V_36, i16 %phi_input_2_V_36, i16 %phi_input_3_V_36, i16 %phi_input_4_V_36, i16 %phi_input_5_V_36, i16 %phi_input_6_V_36, i16 %phi_input_7_V_21, i16 %phi_input_8_V_21, i16 %phi_input_9_V_21)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_15"/></StgValue>
</operation>

<operation id="2756" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1130  %edge_update_0_V_16 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_37, i16 %phi_input_1_V_37, i16 %phi_input_2_V_37, i16 %phi_input_3_V_37, i16 %phi_input_4_V_37, i16 %phi_input_5_V_37, i16 %phi_input_6_V_37, i16 %phi_input_7_V_22, i16 %phi_input_8_V_22, i16 %phi_input_9_V_22)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_16"/></StgValue>
</operation>

<operation id="2757" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1271  %edge_update_0_V_17 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_38, i16 %phi_input_1_V_38, i16 %phi_input_2_V_38, i16 %phi_input_3_V_38, i16 %phi_input_4_V_38, i16 %phi_input_5_V_38, i16 %phi_input_6_V_38, i16 %phi_input_7_V_23, i16 %phi_input_8_V_23, i16 %phi_input_9_V_23)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_17"/></StgValue>
</operation>

<operation id="2758" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1412  %edge_update_0_V_18 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_39, i16 %phi_input_1_V_39, i16 %phi_input_2_V_39, i16 %phi_input_3_V_39, i16 %phi_input_4_V_39, i16 %phi_input_5_V_39, i16 %phi_input_6_V_39, i16 %phi_input_7_V_24, i16 %phi_input_8_V_24, i16 %phi_input_9_V_24)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_18"/></StgValue>
</operation>

<operation id="2759" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1553  %edge_update_0_V_19 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_40, i16 %phi_input_1_V_40, i16 %phi_input_2_V_40, i16 %phi_input_3_V_40, i16 %phi_input_4_V_40, i16 %phi_input_5_V_40, i16 %phi_input_6_V_40, i16 %phi_input_7_V_25, i16 %phi_input_8_V_25, i16 %phi_input_9_V_25)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_19"/></StgValue>
</operation>

<operation id="2760" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1694  %edge_update_0_V_20 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_41, i16 %phi_input_1_V_41, i16 %phi_input_2_V_41, i16 %phi_input_3_V_41, i16 %phi_input_4_V_41, i16 %phi_input_5_V_41, i16 %phi_input_6_V_41, i16 %phi_input_7_V_26, i16 %phi_input_8_V_26, i16 %phi_input_9_V_26)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_20"/></StgValue>
</operation>

<operation id="2761" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %edge_update_0_V_22 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_42, i16 %phi_input_1_V_42, i16 %phi_input_2_V_42, i16 %phi_input_3_V_42, i16 %phi_input_4_V_42, i16 %phi_input_5_V_42, i16 %phi_input_6_V_42, i16 %phi_input_7_V_27, i16 %phi_input_8_V_27, i16 %phi_input_9_V_27)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_22"/></StgValue>
</operation>

<operation id="2762" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:277  %edge_update_0_V_23 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_43, i16 %phi_input_1_V_43, i16 %phi_input_2_V_43, i16 %phi_input_3_V_43, i16 %phi_input_4_V_43, i16 %phi_input_5_V_43, i16 %phi_input_6_V_43, i16 %phi_input_7_V_28, i16 %phi_input_8_V_28, i16 %phi_input_9_V_28)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_23"/></StgValue>
</operation>

<operation id="2763" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:418  %edge_update_0_V_24 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_44, i16 %phi_input_1_V_44, i16 %phi_input_2_V_44, i16 %phi_input_3_V_44, i16 %phi_input_4_V_44, i16 %phi_input_5_V_44, i16 %phi_input_6_V_44, i16 %phi_input_7_V_29, i16 %phi_input_8_V_29, i16 %phi_input_9_V_29)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_24"/></StgValue>
</operation>

<operation id="2764" st_id="11" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:559  %edge_update_0_V_25 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_45, i16 %phi_input_1_V_45, i16 %phi_input_2_V_45, i16 %phi_input_3_V_45, i16 %phi_input_4_V_45, i16 %phi_input_5_V_45, i16 %phi_input_6_V_45, i16 %phi_input_7_V_30, i16 %phi_input_8_V_30, i16 %phi_input_9_V_30)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_25"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="2765" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %edge_update_0_V = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="edge_update_0_V"/></StgValue>
</operation>

<operation id="2766" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:284  %edge_update_0_V_21 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_31, i16 %phi_input_1_V_31, i16 %phi_input_2_V_31, i16 %phi_input_3_V_31, i16 %phi_input_4_V_31, i16 %phi_input_5_V_31, i16 %phi_input_6_V_31, i16 %phi_input_7_V_16, i16 %phi_input_8_V_16, i16 %phi_input_9_V_16)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_21"/></StgValue>
</operation>

<operation id="2767" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:425  %edge_update_0_V_11 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_32, i16 %phi_input_1_V_32, i16 %phi_input_2_V_32, i16 %phi_input_3_V_32, i16 %phi_input_4_V_32, i16 %phi_input_5_V_32, i16 %phi_input_6_V_32, i16 %phi_input_7_V_17, i16 %phi_input_8_V_17, i16 %phi_input_9_V_17)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_11"/></StgValue>
</operation>

<operation id="2768" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:566  %edge_update_0_V_12 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_33, i16 %phi_input_1_V_33, i16 %phi_input_2_V_33, i16 %phi_input_3_V_33, i16 %phi_input_4_V_33, i16 %phi_input_5_V_33, i16 %phi_input_6_V_33, i16 %phi_input_7_V_18, i16 %phi_input_8_V_18, i16 %phi_input_9_V_18)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_12"/></StgValue>
</operation>

<operation id="2769" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:707  %edge_update_0_V_13 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_34, i16 %phi_input_1_V_34, i16 %phi_input_2_V_34, i16 %phi_input_3_V_34, i16 %phi_input_4_V_34, i16 %phi_input_5_V_34, i16 %phi_input_6_V_34, i16 %phi_input_7_V_19, i16 %phi_input_8_V_19, i16 %phi_input_9_V_19)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_13"/></StgValue>
</operation>

<operation id="2770" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:848  %edge_update_0_V_14 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_35, i16 %phi_input_1_V_35, i16 %phi_input_2_V_35, i16 %phi_input_3_V_35, i16 %phi_input_4_V_35, i16 %phi_input_5_V_35, i16 %phi_input_6_V_35, i16 %phi_input_7_V_20, i16 %phi_input_8_V_20, i16 %phi_input_9_V_20)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_14"/></StgValue>
</operation>

<operation id="2771" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:989  %edge_update_0_V_15 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_36, i16 %phi_input_1_V_36, i16 %phi_input_2_V_36, i16 %phi_input_3_V_36, i16 %phi_input_4_V_36, i16 %phi_input_5_V_36, i16 %phi_input_6_V_36, i16 %phi_input_7_V_21, i16 %phi_input_8_V_21, i16 %phi_input_9_V_21)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_15"/></StgValue>
</operation>

<operation id="2772" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1130  %edge_update_0_V_16 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_37, i16 %phi_input_1_V_37, i16 %phi_input_2_V_37, i16 %phi_input_3_V_37, i16 %phi_input_4_V_37, i16 %phi_input_5_V_37, i16 %phi_input_6_V_37, i16 %phi_input_7_V_22, i16 %phi_input_8_V_22, i16 %phi_input_9_V_22)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_16"/></StgValue>
</operation>

<operation id="2773" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1271  %edge_update_0_V_17 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_38, i16 %phi_input_1_V_38, i16 %phi_input_2_V_38, i16 %phi_input_3_V_38, i16 %phi_input_4_V_38, i16 %phi_input_5_V_38, i16 %phi_input_6_V_38, i16 %phi_input_7_V_23, i16 %phi_input_8_V_23, i16 %phi_input_9_V_23)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_17"/></StgValue>
</operation>

<operation id="2774" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1412  %edge_update_0_V_18 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_39, i16 %phi_input_1_V_39, i16 %phi_input_2_V_39, i16 %phi_input_3_V_39, i16 %phi_input_4_V_39, i16 %phi_input_5_V_39, i16 %phi_input_6_V_39, i16 %phi_input_7_V_24, i16 %phi_input_8_V_24, i16 %phi_input_9_V_24)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_18"/></StgValue>
</operation>

<operation id="2775" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1553  %edge_update_0_V_19 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_40, i16 %phi_input_1_V_40, i16 %phi_input_2_V_40, i16 %phi_input_3_V_40, i16 %phi_input_4_V_40, i16 %phi_input_5_V_40, i16 %phi_input_6_V_40, i16 %phi_input_7_V_25, i16 %phi_input_8_V_25, i16 %phi_input_9_V_25)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_19"/></StgValue>
</operation>

<operation id="2776" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1694  %edge_update_0_V_20 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_41, i16 %phi_input_1_V_41, i16 %phi_input_2_V_41, i16 %phi_input_3_V_41, i16 %phi_input_4_V_41, i16 %phi_input_5_V_41, i16 %phi_input_6_V_41, i16 %phi_input_7_V_26, i16 %phi_input_8_V_26, i16 %phi_input_9_V_26)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_20"/></StgValue>
</operation>

<operation id="2777" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %edge_update_0_V_22 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_42, i16 %phi_input_1_V_42, i16 %phi_input_2_V_42, i16 %phi_input_3_V_42, i16 %phi_input_4_V_42, i16 %phi_input_5_V_42, i16 %phi_input_6_V_42, i16 %phi_input_7_V_27, i16 %phi_input_8_V_27, i16 %phi_input_9_V_27)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_22"/></StgValue>
</operation>

<operation id="2778" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:277  %edge_update_0_V_23 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_43, i16 %phi_input_1_V_43, i16 %phi_input_2_V_43, i16 %phi_input_3_V_43, i16 %phi_input_4_V_43, i16 %phi_input_5_V_43, i16 %phi_input_6_V_43, i16 %phi_input_7_V_28, i16 %phi_input_8_V_28, i16 %phi_input_9_V_28)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_23"/></StgValue>
</operation>

<operation id="2779" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:418  %edge_update_0_V_24 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_44, i16 %phi_input_1_V_44, i16 %phi_input_2_V_44, i16 %phi_input_3_V_44, i16 %phi_input_4_V_44, i16 %phi_input_5_V_44, i16 %phi_input_6_V_44, i16 %phi_input_7_V_29, i16 %phi_input_8_V_29, i16 %phi_input_9_V_29)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_24"/></StgValue>
</operation>

<operation id="2780" st_id="12" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:559  %edge_update_0_V_25 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_45, i16 %phi_input_1_V_45, i16 %phi_input_2_V_45, i16 %phi_input_3_V_45, i16 %phi_input_4_V_45, i16 %phi_input_5_V_45, i16 %phi_input_6_V_45, i16 %phi_input_7_V_30, i16 %phi_input_8_V_30, i16 %phi_input_9_V_30)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_25"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="2781" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %edge_update_0_V = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="edge_update_0_V"/></StgValue>
</operation>

<operation id="2782" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:284  %edge_update_0_V_21 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_31, i16 %phi_input_1_V_31, i16 %phi_input_2_V_31, i16 %phi_input_3_V_31, i16 %phi_input_4_V_31, i16 %phi_input_5_V_31, i16 %phi_input_6_V_31, i16 %phi_input_7_V_16, i16 %phi_input_8_V_16, i16 %phi_input_9_V_16)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_21"/></StgValue>
</operation>

<operation id="2783" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:425  %edge_update_0_V_11 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_32, i16 %phi_input_1_V_32, i16 %phi_input_2_V_32, i16 %phi_input_3_V_32, i16 %phi_input_4_V_32, i16 %phi_input_5_V_32, i16 %phi_input_6_V_32, i16 %phi_input_7_V_17, i16 %phi_input_8_V_17, i16 %phi_input_9_V_17)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_11"/></StgValue>
</operation>

<operation id="2784" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:566  %edge_update_0_V_12 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_33, i16 %phi_input_1_V_33, i16 %phi_input_2_V_33, i16 %phi_input_3_V_33, i16 %phi_input_4_V_33, i16 %phi_input_5_V_33, i16 %phi_input_6_V_33, i16 %phi_input_7_V_18, i16 %phi_input_8_V_18, i16 %phi_input_9_V_18)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_12"/></StgValue>
</operation>

<operation id="2785" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:707  %edge_update_0_V_13 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_34, i16 %phi_input_1_V_34, i16 %phi_input_2_V_34, i16 %phi_input_3_V_34, i16 %phi_input_4_V_34, i16 %phi_input_5_V_34, i16 %phi_input_6_V_34, i16 %phi_input_7_V_19, i16 %phi_input_8_V_19, i16 %phi_input_9_V_19)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_13"/></StgValue>
</operation>

<operation id="2786" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:848  %edge_update_0_V_14 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_35, i16 %phi_input_1_V_35, i16 %phi_input_2_V_35, i16 %phi_input_3_V_35, i16 %phi_input_4_V_35, i16 %phi_input_5_V_35, i16 %phi_input_6_V_35, i16 %phi_input_7_V_20, i16 %phi_input_8_V_20, i16 %phi_input_9_V_20)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_14"/></StgValue>
</operation>

<operation id="2787" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:989  %edge_update_0_V_15 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_36, i16 %phi_input_1_V_36, i16 %phi_input_2_V_36, i16 %phi_input_3_V_36, i16 %phi_input_4_V_36, i16 %phi_input_5_V_36, i16 %phi_input_6_V_36, i16 %phi_input_7_V_21, i16 %phi_input_8_V_21, i16 %phi_input_9_V_21)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_15"/></StgValue>
</operation>

<operation id="2788" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1130  %edge_update_0_V_16 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_37, i16 %phi_input_1_V_37, i16 %phi_input_2_V_37, i16 %phi_input_3_V_37, i16 %phi_input_4_V_37, i16 %phi_input_5_V_37, i16 %phi_input_6_V_37, i16 %phi_input_7_V_22, i16 %phi_input_8_V_22, i16 %phi_input_9_V_22)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_16"/></StgValue>
</operation>

<operation id="2789" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1271  %edge_update_0_V_17 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_38, i16 %phi_input_1_V_38, i16 %phi_input_2_V_38, i16 %phi_input_3_V_38, i16 %phi_input_4_V_38, i16 %phi_input_5_V_38, i16 %phi_input_6_V_38, i16 %phi_input_7_V_23, i16 %phi_input_8_V_23, i16 %phi_input_9_V_23)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_17"/></StgValue>
</operation>

<operation id="2790" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1412  %edge_update_0_V_18 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_39, i16 %phi_input_1_V_39, i16 %phi_input_2_V_39, i16 %phi_input_3_V_39, i16 %phi_input_4_V_39, i16 %phi_input_5_V_39, i16 %phi_input_6_V_39, i16 %phi_input_7_V_24, i16 %phi_input_8_V_24, i16 %phi_input_9_V_24)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_18"/></StgValue>
</operation>

<operation id="2791" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1553  %edge_update_0_V_19 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_40, i16 %phi_input_1_V_40, i16 %phi_input_2_V_40, i16 %phi_input_3_V_40, i16 %phi_input_4_V_40, i16 %phi_input_5_V_40, i16 %phi_input_6_V_40, i16 %phi_input_7_V_25, i16 %phi_input_8_V_25, i16 %phi_input_9_V_25)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_19"/></StgValue>
</operation>

<operation id="2792" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1694  %edge_update_0_V_20 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_41, i16 %phi_input_1_V_41, i16 %phi_input_2_V_41, i16 %phi_input_3_V_41, i16 %phi_input_4_V_41, i16 %phi_input_5_V_41, i16 %phi_input_6_V_41, i16 %phi_input_7_V_26, i16 %phi_input_8_V_26, i16 %phi_input_9_V_26)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_20"/></StgValue>
</operation>

<operation id="2793" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %edge_update_0_V_22 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_42, i16 %phi_input_1_V_42, i16 %phi_input_2_V_42, i16 %phi_input_3_V_42, i16 %phi_input_4_V_42, i16 %phi_input_5_V_42, i16 %phi_input_6_V_42, i16 %phi_input_7_V_27, i16 %phi_input_8_V_27, i16 %phi_input_9_V_27)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_22"/></StgValue>
</operation>

<operation id="2794" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:277  %edge_update_0_V_23 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_43, i16 %phi_input_1_V_43, i16 %phi_input_2_V_43, i16 %phi_input_3_V_43, i16 %phi_input_4_V_43, i16 %phi_input_5_V_43, i16 %phi_input_6_V_43, i16 %phi_input_7_V_28, i16 %phi_input_8_V_28, i16 %phi_input_9_V_28)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_23"/></StgValue>
</operation>

<operation id="2795" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:418  %edge_update_0_V_24 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_44, i16 %phi_input_1_V_44, i16 %phi_input_2_V_44, i16 %phi_input_3_V_44, i16 %phi_input_4_V_44, i16 %phi_input_5_V_44, i16 %phi_input_6_V_44, i16 %phi_input_7_V_29, i16 %phi_input_8_V_29, i16 %phi_input_9_V_29)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_24"/></StgValue>
</operation>

<operation id="2796" st_id="13" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:559  %edge_update_0_V_25 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_45, i16 %phi_input_1_V_45, i16 %phi_input_2_V_45, i16 %phi_input_3_V_45, i16 %phi_input_4_V_45, i16 %phi_input_5_V_45, i16 %phi_input_6_V_45, i16 %phi_input_7_V_30, i16 %phi_input_8_V_30, i16 %phi_input_9_V_30)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="2797" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:142  %edge_update_0_V = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V, i16 %phi_input_1_V, i16 %phi_input_2_V, i16 %phi_input_3_V, i16 %phi_input_4_V, i16 %phi_input_5_V, i16 %phi_input_6_V, i16 %phi_input_7_V, i16 %phi_input_8_V, i16 %phi_input_9_V)

]]></Node>
<StgValue><ssdm name="edge_update_0_V"/></StgValue>
</operation>

<operation id="2798" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:284  %edge_update_0_V_21 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_31, i16 %phi_input_1_V_31, i16 %phi_input_2_V_31, i16 %phi_input_3_V_31, i16 %phi_input_4_V_31, i16 %phi_input_5_V_31, i16 %phi_input_6_V_31, i16 %phi_input_7_V_16, i16 %phi_input_8_V_16, i16 %phi_input_9_V_16)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_21"/></StgValue>
</operation>

<operation id="2799" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:425  %edge_update_0_V_11 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_32, i16 %phi_input_1_V_32, i16 %phi_input_2_V_32, i16 %phi_input_3_V_32, i16 %phi_input_4_V_32, i16 %phi_input_5_V_32, i16 %phi_input_6_V_32, i16 %phi_input_7_V_17, i16 %phi_input_8_V_17, i16 %phi_input_9_V_17)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_11"/></StgValue>
</operation>

<operation id="2800" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:566  %edge_update_0_V_12 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_33, i16 %phi_input_1_V_33, i16 %phi_input_2_V_33, i16 %phi_input_3_V_33, i16 %phi_input_4_V_33, i16 %phi_input_5_V_33, i16 %phi_input_6_V_33, i16 %phi_input_7_V_18, i16 %phi_input_8_V_18, i16 %phi_input_9_V_18)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_12"/></StgValue>
</operation>

<operation id="2801" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:707  %edge_update_0_V_13 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_34, i16 %phi_input_1_V_34, i16 %phi_input_2_V_34, i16 %phi_input_3_V_34, i16 %phi_input_4_V_34, i16 %phi_input_5_V_34, i16 %phi_input_6_V_34, i16 %phi_input_7_V_19, i16 %phi_input_8_V_19, i16 %phi_input_9_V_19)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_13"/></StgValue>
</operation>

<operation id="2802" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:848  %edge_update_0_V_14 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_35, i16 %phi_input_1_V_35, i16 %phi_input_2_V_35, i16 %phi_input_3_V_35, i16 %phi_input_4_V_35, i16 %phi_input_5_V_35, i16 %phi_input_6_V_35, i16 %phi_input_7_V_20, i16 %phi_input_8_V_20, i16 %phi_input_9_V_20)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_14"/></StgValue>
</operation>

<operation id="2803" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:989  %edge_update_0_V_15 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_36, i16 %phi_input_1_V_36, i16 %phi_input_2_V_36, i16 %phi_input_3_V_36, i16 %phi_input_4_V_36, i16 %phi_input_5_V_36, i16 %phi_input_6_V_36, i16 %phi_input_7_V_21, i16 %phi_input_8_V_21, i16 %phi_input_9_V_21)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_15"/></StgValue>
</operation>

<operation id="2804" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1130  %edge_update_0_V_16 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_37, i16 %phi_input_1_V_37, i16 %phi_input_2_V_37, i16 %phi_input_3_V_37, i16 %phi_input_4_V_37, i16 %phi_input_5_V_37, i16 %phi_input_6_V_37, i16 %phi_input_7_V_22, i16 %phi_input_8_V_22, i16 %phi_input_9_V_22)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_16"/></StgValue>
</operation>

<operation id="2805" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1271  %edge_update_0_V_17 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_38, i16 %phi_input_1_V_38, i16 %phi_input_2_V_38, i16 %phi_input_3_V_38, i16 %phi_input_4_V_38, i16 %phi_input_5_V_38, i16 %phi_input_6_V_38, i16 %phi_input_7_V_23, i16 %phi_input_8_V_23, i16 %phi_input_9_V_23)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_17"/></StgValue>
</operation>

<operation id="2806" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1412  %edge_update_0_V_18 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_39, i16 %phi_input_1_V_39, i16 %phi_input_2_V_39, i16 %phi_input_3_V_39, i16 %phi_input_4_V_39, i16 %phi_input_5_V_39, i16 %phi_input_6_V_39, i16 %phi_input_7_V_24, i16 %phi_input_8_V_24, i16 %phi_input_9_V_24)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_18"/></StgValue>
</operation>

<operation id="2807" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1553  %edge_update_0_V_19 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_40, i16 %phi_input_1_V_40, i16 %phi_input_2_V_40, i16 %phi_input_3_V_40, i16 %phi_input_4_V_40, i16 %phi_input_5_V_40, i16 %phi_input_6_V_40, i16 %phi_input_7_V_25, i16 %phi_input_8_V_25, i16 %phi_input_9_V_25)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_19"/></StgValue>
</operation>

<operation id="2808" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
edge_loop_1:1694  %edge_update_0_V_20 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_41, i16 %phi_input_1_V_41, i16 %phi_input_2_V_41, i16 %phi_input_3_V_41, i16 %phi_input_4_V_41, i16 %phi_input_5_V_41, i16 %phi_input_6_V_41, i16 %phi_input_7_V_26, i16 %phi_input_8_V_26, i16 %phi_input_9_V_26)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_20"/></StgValue>
</operation>

<operation id="2809" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:136  %edge_update_0_V_22 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_42, i16 %phi_input_1_V_42, i16 %phi_input_2_V_42, i16 %phi_input_3_V_42, i16 %phi_input_4_V_42, i16 %phi_input_5_V_42, i16 %phi_input_6_V_42, i16 %phi_input_7_V_27, i16 %phi_input_8_V_27, i16 %phi_input_9_V_27)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_22"/></StgValue>
</operation>

<operation id="2810" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:277  %edge_update_0_V_23 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_43, i16 %phi_input_1_V_43, i16 %phi_input_2_V_43, i16 %phi_input_3_V_43, i16 %phi_input_4_V_43, i16 %phi_input_5_V_43, i16 %phi_input_6_V_43, i16 %phi_input_7_V_28, i16 %phi_input_8_V_28, i16 %phi_input_9_V_28)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_23"/></StgValue>
</operation>

<operation id="2811" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:418  %edge_update_0_V_24 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_44, i16 %phi_input_1_V_44, i16 %phi_input_2_V_44, i16 %phi_input_3_V_44, i16 %phi_input_4_V_44, i16 %phi_input_5_V_44, i16 %phi_input_6_V_44, i16 %phi_input_7_V_29, i16 %phi_input_8_V_29, i16 %phi_input_9_V_29)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_24"/></StgValue>
</operation>

<operation id="2812" st_id="14" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
arrayctor.loop13.preheader.i.12:559  %edge_update_0_V_25 = call fastcc i16 @"dense_mult_3lyr<ap_fixed,ap_fixed,config11>"(i16 %phi_input_0_V_45, i16 %phi_input_1_V_45, i16 %phi_input_2_V_45, i16 %phi_input_3_V_45, i16 %phi_input_4_V_45, i16 %phi_input_5_V_45, i16 %phi_input_6_V_45, i16 %phi_input_7_V_30, i16 %phi_input_8_V_30, i16 %phi_input_9_V_30)

]]></Node>
<StgValue><ssdm name="edge_update_0_V_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="2813" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:143  %res_V_write_assign = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V)

]]></Node>
<StgValue><ssdm name="res_V_write_assign"/></StgValue>
</operation>

<operation id="2814" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:285  %res_V_write_assign_1 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_21)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_1"/></StgValue>
</operation>

<operation id="2815" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:426  %res_V_write_assign_2 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_11)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_2"/></StgValue>
</operation>

<operation id="2816" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:567  %res_V_write_assign_3 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_12)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_3"/></StgValue>
</operation>

<operation id="2817" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:708  %res_V_write_assign_4 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_13)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_4"/></StgValue>
</operation>

<operation id="2818" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:849  %res_V_write_assign_5 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_14)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_5"/></StgValue>
</operation>

<operation id="2819" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:990  %res_V_write_assign_6 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_15)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_6"/></StgValue>
</operation>

<operation id="2820" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:1131  %res_V_write_assign_7 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_16)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_7"/></StgValue>
</operation>

<operation id="2821" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:1272  %res_V_write_assign_8 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_17)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_8"/></StgValue>
</operation>

<operation id="2822" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:1413  %res_V_write_assign_9 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_18)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_9"/></StgValue>
</operation>

<operation id="2823" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:1554  %res_V_write_assign_s = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_19)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_s"/></StgValue>
</operation>

<operation id="2824" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:1695  %res_V_write_assign_10 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_20)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_10"/></StgValue>
</operation>

<operation id="2825" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop13.preheader.i.12:137  %res_V_write_assign_11 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_22)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_11"/></StgValue>
</operation>

<operation id="2826" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop13.preheader.i.12:278  %res_V_write_assign_12 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_23)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_12"/></StgValue>
</operation>

<operation id="2827" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop13.preheader.i.12:419  %res_V_write_assign_13 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_24)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_13"/></StgValue>
</operation>

<operation id="2828" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop13.preheader.i.12:560  %res_V_write_assign_14 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_25)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2829" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
edge_loop_1:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln464"/></StgValue>
</operation>

<operation id="2830" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
edge_loop_1:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="2831" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
edge_loop_1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln465"/></StgValue>
</operation>

<operation id="2832" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:143  %res_V_write_assign = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V)

]]></Node>
<StgValue><ssdm name="res_V_write_assign"/></StgValue>
</operation>

<operation id="2833" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:144  %edge_update_1D_0_V_addr = getelementptr [13 x i16]* %edge_update_1D_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_0_V_addr"/></StgValue>
</operation>

<operation id="2834" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:145  %zext_ln203_212 = zext i8 %res_V_write_assign to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_212"/></StgValue>
</operation>

<operation id="2835" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:146  store i16 %zext_ln203_212, i16* %edge_update_1D_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2836" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
edge_loop_1:147  %empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str31, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="2837" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:285  %res_V_write_assign_1 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_21)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_1"/></StgValue>
</operation>

<operation id="2838" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:286  %edge_update_1D_1_V_addr = getelementptr [13 x i16]* %edge_update_1D_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_1_V_addr"/></StgValue>
</operation>

<operation id="2839" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:287  %zext_ln203_213 = zext i8 %res_V_write_assign_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_213"/></StgValue>
</operation>

<operation id="2840" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:288  store i16 %zext_ln203_213, i16* %edge_update_1D_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2841" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:426  %res_V_write_assign_2 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_11)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_2"/></StgValue>
</operation>

<operation id="2842" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:427  %edge_update_1D_2_V_addr = getelementptr [13 x i16]* %edge_update_1D_2_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_2_V_addr"/></StgValue>
</operation>

<operation id="2843" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:428  %zext_ln203_214 = zext i8 %res_V_write_assign_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_214"/></StgValue>
</operation>

<operation id="2844" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:429  store i16 %zext_ln203_214, i16* %edge_update_1D_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2845" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:567  %res_V_write_assign_3 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_12)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_3"/></StgValue>
</operation>

<operation id="2846" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:568  %edge_update_1D_3_V_addr = getelementptr [13 x i16]* %edge_update_1D_3_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_3_V_addr"/></StgValue>
</operation>

<operation id="2847" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:569  %zext_ln203_215 = zext i8 %res_V_write_assign_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_215"/></StgValue>
</operation>

<operation id="2848" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:570  store i16 %zext_ln203_215, i16* %edge_update_1D_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2849" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:708  %res_V_write_assign_4 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_13)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_4"/></StgValue>
</operation>

<operation id="2850" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:709  %edge_update_1D_4_V_addr = getelementptr [13 x i16]* %edge_update_1D_4_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_4_V_addr"/></StgValue>
</operation>

<operation id="2851" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:710  %zext_ln203_216 = zext i8 %res_V_write_assign_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_216"/></StgValue>
</operation>

<operation id="2852" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:711  store i16 %zext_ln203_216, i16* %edge_update_1D_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2853" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:849  %res_V_write_assign_5 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_14)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_5"/></StgValue>
</operation>

<operation id="2854" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:850  %edge_update_1D_5_V_addr = getelementptr [13 x i16]* %edge_update_1D_5_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_5_V_addr"/></StgValue>
</operation>

<operation id="2855" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:851  %zext_ln203_217 = zext i8 %res_V_write_assign_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_217"/></StgValue>
</operation>

<operation id="2856" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:852  store i16 %zext_ln203_217, i16* %edge_update_1D_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2857" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:990  %res_V_write_assign_6 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_15)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_6"/></StgValue>
</operation>

<operation id="2858" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:991  %edge_update_1D_6_V_addr = getelementptr [13 x i16]* %edge_update_1D_6_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_6_V_addr"/></StgValue>
</operation>

<operation id="2859" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:992  %zext_ln203_218 = zext i8 %res_V_write_assign_6 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_218"/></StgValue>
</operation>

<operation id="2860" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:993  store i16 %zext_ln203_218, i16* %edge_update_1D_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2861" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:1131  %res_V_write_assign_7 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_16)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_7"/></StgValue>
</operation>

<operation id="2862" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1132  %edge_update_1D_7_V_addr = getelementptr [13 x i16]* %edge_update_1D_7_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_7_V_addr"/></StgValue>
</operation>

<operation id="2863" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:1133  %zext_ln203_219 = zext i8 %res_V_write_assign_7 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_219"/></StgValue>
</operation>

<operation id="2864" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1134  store i16 %zext_ln203_219, i16* %edge_update_1D_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2865" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:1272  %res_V_write_assign_8 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_17)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_8"/></StgValue>
</operation>

<operation id="2866" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1273  %edge_update_1D_8_V_addr = getelementptr [13 x i16]* %edge_update_1D_8_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_8_V_addr"/></StgValue>
</operation>

<operation id="2867" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:1274  %zext_ln203_220 = zext i8 %res_V_write_assign_8 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_220"/></StgValue>
</operation>

<operation id="2868" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1275  store i16 %zext_ln203_220, i16* %edge_update_1D_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2869" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:1413  %res_V_write_assign_9 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_18)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_9"/></StgValue>
</operation>

<operation id="2870" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1414  %edge_update_1D_9_V_addr = getelementptr [13 x i16]* %edge_update_1D_9_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_9_V_addr"/></StgValue>
</operation>

<operation id="2871" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:1415  %zext_ln203_221 = zext i8 %res_V_write_assign_9 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_221"/></StgValue>
</operation>

<operation id="2872" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1416  store i16 %zext_ln203_221, i16* %edge_update_1D_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2873" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:1554  %res_V_write_assign_s = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_19)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_s"/></StgValue>
</operation>

<operation id="2874" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1555  %edge_update_1D_10_V_addr = getelementptr [13 x i16]* %edge_update_1D_10_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_10_V_addr"/></StgValue>
</operation>

<operation id="2875" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:1556  %zext_ln203_222 = zext i8 %res_V_write_assign_s to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_222"/></StgValue>
</operation>

<operation id="2876" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1557  store i16 %zext_ln203_222, i16* %edge_update_1D_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2877" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
edge_loop_1:1695  %res_V_write_assign_10 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_20)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_10"/></StgValue>
</operation>

<operation id="2878" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
edge_loop_1:1696  %edge_update_1D_11_V_addr = getelementptr [13 x i16]* %edge_update_1D_11_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_11_V_addr"/></StgValue>
</operation>

<operation id="2879" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="16" op_0_bw="8">
<![CDATA[
edge_loop_1:1697  %zext_ln203_223 = zext i8 %res_V_write_assign_10 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_223"/></StgValue>
</operation>

<operation id="2880" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
edge_loop_1:1698  store i16 %zext_ln203_223, i16* %edge_update_1D_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2881" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
edge_loop_1:1701  %empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="2882" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop13.preheader.i.12:137  %res_V_write_assign_11 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_22)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_11"/></StgValue>
</operation>

<operation id="2883" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:138  %edge_update_1D_12_V_addr = getelementptr [12 x i16]* %edge_update_1D_12_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_12_V_addr"/></StgValue>
</operation>

<operation id="2884" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="16" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:139  %zext_ln203_224 = zext i8 %res_V_write_assign_11 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_224"/></StgValue>
</operation>

<operation id="2885" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:140  store i16 %zext_ln203_224, i16* %edge_update_1D_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2886" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop13.preheader.i.12:278  %res_V_write_assign_12 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_23)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_12"/></StgValue>
</operation>

<operation id="2887" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:279  %edge_update_1D_13_V_addr = getelementptr [12 x i16]* %edge_update_1D_13_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_13_V_addr"/></StgValue>
</operation>

<operation id="2888" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:280  %zext_ln203_225 = zext i8 %res_V_write_assign_12 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_225"/></StgValue>
</operation>

<operation id="2889" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:281  store i16 %zext_ln203_225, i16* %edge_update_1D_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2890" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop13.preheader.i.12:419  %res_V_write_assign_13 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_24)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_13"/></StgValue>
</operation>

<operation id="2891" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:420  %edge_update_1D_14_V_addr = getelementptr [12 x i16]* %edge_update_1D_14_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_14_V_addr"/></StgValue>
</operation>

<operation id="2892" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="16" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:421  %zext_ln203_226 = zext i8 %res_V_write_assign_13 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_226"/></StgValue>
</operation>

<operation id="2893" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:422  store i16 %zext_ln203_226, i16* %edge_update_1D_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2894" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop13.preheader.i.12:560  %res_V_write_assign_14 = call fastcc i8 @"sigmoid<ap_fixed,ap_fixed,activation_config>"(i16 %edge_update_0_V_25)

]]></Node>
<StgValue><ssdm name="res_V_write_assign_14"/></StgValue>
</operation>

<operation id="2895" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop13.preheader.i.12:561  %edge_update_1D_15_V_addr = getelementptr [12 x i16]* %edge_update_1D_15_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="edge_update_1D_15_V_addr"/></StgValue>
</operation>

<operation id="2896" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="16" op_0_bw="8">
<![CDATA[
arrayctor.loop13.preheader.i.12:562  %zext_ln203_227 = zext i8 %res_V_write_assign_14 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_227"/></StgValue>
</operation>

<operation id="2897" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayctor.loop13.preheader.i.12:563  store i16 %zext_ln203_227, i16* %edge_update_1D_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="2898" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln464" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop13.preheader.i.12:565  br label %edge_loop_1

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2899" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="0">
<![CDATA[
edgeblock_dataflow<ap_fixed<16, 8, 5, 3, 0>, ap_uint<16>, ap_fixed<16, 8, 5, 3, 0>, config11>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln888"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
