// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CvtColor_HH_
#define _CvtColor_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FAST1_Core_mac_mubkb.h"
#include "FAST1_Core_mac_mucud.h"
#include "FAST1_Core_mul_mudEe.h"

namespace ap_rtl {

struct CvtColor : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > p_src_rows_V_dout;
    sc_in< sc_logic > p_src_rows_V_empty_n;
    sc_out< sc_logic > p_src_rows_V_read;
    sc_in< sc_lv<32> > p_src_cols_V_dout;
    sc_in< sc_logic > p_src_cols_V_empty_n;
    sc_out< sc_logic > p_src_cols_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_0_V_dout;
    sc_in< sc_logic > p_src_data_stream_0_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_0_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_1_V_dout;
    sc_in< sc_logic > p_src_data_stream_1_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_1_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_2_V_dout;
    sc_in< sc_logic > p_src_data_stream_2_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_2_V_read;
    sc_out< sc_lv<8> > p_dst_data_stream_V_din;
    sc_in< sc_logic > p_dst_data_stream_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_V_write;


    // Module declarations
    CvtColor(sc_module_name name);
    SC_HAS_PROCESS(CvtColor);

    ~CvtColor();

    sc_trace_file* mVcdFile;

    FAST1_Core_mac_mubkb<1,1,8,20,29,29>* FAST1_Core_mac_mubkb_U48;
    FAST1_Core_mac_mucud<1,1,8,23,29,30>* FAST1_Core_mac_mucud_U49;
    FAST1_Core_mul_mudEe<1,1,8,22,29>* FAST1_Core_mul_mudEe_U50;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > p_src_rows_V_blk_n;
    sc_signal< sc_logic > p_src_cols_V_blk_n;
    sc_signal< sc_logic > p_src_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_26_i_reg_299;
    sc_signal< sc_logic > p_src_data_stream_1_V_blk_n;
    sc_signal< sc_logic > p_src_data_stream_2_V_blk_n;
    sc_signal< sc_logic > p_dst_data_stream_V_blk_n;
    sc_signal< sc_lv<31> > j_i_reg_136;
    sc_signal< sc_lv<32> > cols_reg_280;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > rows_reg_285;
    sc_signal< sc_lv<1> > tmp_i_fu_151_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<31> > i_fu_156_p2;
    sc_signal< sc_lv<31> > i_reg_294;
    sc_signal< sc_lv<1> > tmp_26_i_fu_166_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > j_fu_171_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_lv<31> > i_i_reg_125;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > i_cast_i_fu_147_p1;
    sc_signal< sc_lv<32> > j_cast_i_fu_162_p1;
    sc_signal< sc_lv<29> > grp_fu_254_p3;
    sc_signal< sc_lv<30> > grp_fu_262_p3;
    sc_signal< sc_lv<1> > tmp_fu_201_p3;
    sc_signal< sc_lv<8> > p_Val2_3_fu_192_p4;
    sc_signal< sc_lv<8> > tmp_3_i_i_i_i_fu_208_p1;
    sc_signal< sc_lv<8> > p_Val2_4_fu_219_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_212_p3;
    sc_signal< sc_lv<1> > tmp_35_fu_225_p3;
    sc_signal< sc_lv<1> > p_Result_2_i_i_i_i_1_fu_233_p2;
    sc_signal< sc_lv<1> > not_carry_fu_239_p2;
    sc_signal< sc_lv<8> > grp_fu_254_p0;
    sc_signal< sc_lv<20> > grp_fu_254_p1;
    sc_signal< sc_lv<29> > r_V_4_i_i_fu_273_p2;
    sc_signal< sc_lv<8> > grp_fu_262_p0;
    sc_signal< sc_lv<23> > grp_fu_262_p1;
    sc_signal< sc_lv<29> > grp_fu_262_p2;
    sc_signal< sc_lv<8> > r_V_4_i_i_fu_273_p0;
    sc_signal< sc_lv<22> > r_V_4_i_i_fu_273_p1;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<28> > grp_fu_254_p00;
    sc_signal< sc_lv<30> > grp_fu_262_p00;
    sc_signal< sc_lv<30> > grp_fu_262_p20;
    sc_signal< sc_lv<29> > r_V_4_i_i_fu_273_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<28> ap_const_lv28_74BC6;
    static const sc_lv<30> ap_const_lv30_259168;
    static const sc_lv<29> ap_const_lv29_1322D0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_grp_fu_254_p0();
    void thread_grp_fu_254_p00();
    void thread_grp_fu_254_p1();
    void thread_grp_fu_262_p0();
    void thread_grp_fu_262_p00();
    void thread_grp_fu_262_p1();
    void thread_grp_fu_262_p2();
    void thread_grp_fu_262_p20();
    void thread_i_cast_i_fu_147_p1();
    void thread_i_fu_156_p2();
    void thread_j_cast_i_fu_162_p1();
    void thread_j_fu_171_p2();
    void thread_not_carry_fu_239_p2();
    void thread_p_Result_2_i_i_i_i_1_fu_233_p2();
    void thread_p_Val2_3_fu_192_p4();
    void thread_p_Val2_4_fu_219_p2();
    void thread_p_dst_data_stream_V_blk_n();
    void thread_p_dst_data_stream_V_din();
    void thread_p_dst_data_stream_V_write();
    void thread_p_src_cols_V_blk_n();
    void thread_p_src_cols_V_read();
    void thread_p_src_data_stream_0_V_blk_n();
    void thread_p_src_data_stream_0_V_read();
    void thread_p_src_data_stream_1_V_blk_n();
    void thread_p_src_data_stream_1_V_read();
    void thread_p_src_data_stream_2_V_blk_n();
    void thread_p_src_data_stream_2_V_read();
    void thread_p_src_rows_V_blk_n();
    void thread_p_src_rows_V_read();
    void thread_r_V_4_i_i_fu_273_p0();
    void thread_r_V_4_i_i_fu_273_p00();
    void thread_r_V_4_i_i_fu_273_p1();
    void thread_tmp_26_i_fu_166_p2();
    void thread_tmp_34_fu_212_p3();
    void thread_tmp_35_fu_225_p3();
    void thread_tmp_3_i_i_i_i_fu_208_p1();
    void thread_tmp_fu_201_p3();
    void thread_tmp_i_fu_151_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
