p1	,	V_11
"pll: invalid pixel clock frequency.\n"	,	L_3
DIV_ROUND_UP	,	F_5
gcd	,	F_4
mf_high	,	V_26
dev_dbg	,	F_2
dev_err	,	F_3
aptina_pll_calculate	,	F_1
"pll: invalid external clock frequency.\n"	,	L_2
ext_clock	,	V_12
min	,	F_7
dev	,	V_2
"PLL: N %u M %u P1 %u\n"	,	L_7
pix_clock	,	V_13
p1_max	,	V_10
out_clock_min	,	V_20
int_clock_max	,	V_28
limits	,	V_4
ext_clock_min	,	V_14
"pll: no valid combined N*P1 divisor.\n"	,	L_5
mf_low	,	V_27
max	,	F_6
mf_min	,	V_7
n_max	,	V_24
p1_min	,	V_9
"pll: mf min %u max %u\n"	,	L_4
m_min	,	V_19
aptina_pll_limits	,	V_3
"PLL: ext clock %u pix clock %u\n"	,	L_1
m	,	V_18
out_clock_max	,	V_23
n	,	V_30
int_clock_min	,	V_29
EINVAL	,	V_16
pll	,	V_6
mf_inc	,	V_25
mf_max	,	V_8
"pll: no valid N and P1 divisors found.\n"	,	L_8
ext_clock_max	,	V_15
aptina_pll	,	V_5
n_min	,	V_21
"pll: P1 minimum value must be &gt;0.\n"	,	L_6
device	,	V_1
pix_clock_max	,	V_17
roundup	,	F_8
m_max	,	V_22
