// Seed: 1385308991
macromodule module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output tri1 id_3
);
  assign id_3 = -1 ? id_1 : 1'b0;
  struct packed {logic [1 : 1 'b0] id_5;} id_6;
  wire id_7;
  ;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6
  );
  wire [1 : 1] id_8;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign id_1 = -1 ? id_0 - -1 : (id_0);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  ;
endmodule
