verilog work "../../verilog_files/fpganes-master/fpganes-master/src/clk_wiz_v3_6.v"
