{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in0",["Record",[["arg_input",["Array",16,"BitIn"]]]]],
          ["reset","BitIn"],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]],
          ["valid","Bit"]
        ]],
        "instances":{
          "add_accum$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "io16_out_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_in0_arg_input":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "lakemem_accum":{
              "genref":"cgralib.Pond",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "in2regfile_0":{"dimensionality": 2, "cycle_starting_addr":[0], "extent": [64,100], "cycle_stride": [1,64],
                                         "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [0,0]},
                             "regfile2out_0":{"dimensionality": 2, "cycle_starting_addr":[0], "extent": [8,2], "cycle_stride": [1,8],
                                            "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [0,0]}
                         }]}},
          "rf_flush":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[8], "extent": [512,100], "cycle_stride": [8,4096]}
                         }]}},
          "output_valid":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 0],
                         "config":["Json", {
                             "mode":"lake",
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[8], "extent": [512,100], "cycle_stride": [8,4096]}
                         }]}}
        },
        "connections":[
            ["io16in_in0_arg_input.out","add_accum$binop.data.in.0"],
            ["lakemem_accum.data_out_pond_0","add_accum$binop.data.in.1"],
            ["add_accum$binop.data.out","lakemem_accum.data_in_pond_0"],
            ["add_accum$binop.data.out","io16_out_0_0.in"],
            ["rf_flush.stencil_valid","lakemem_accum.flush"],
            ["output_valid.stencil_valid","io1_valid.in"]
        ]
      }
    }
  }
}
}
