<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.1" vendor="Aldec.com" name="HES-US-440_Rev2" display_name="Virtex UltraScale HES-US-440_Rev2 (FPGA1)" url="https://www.aldec.com/en/products/emulation/hes_fpga_boards/virtex_ultrascale/hes_us_440_rev2" preset_file="preset.xml" >

<images>
<image name="HES-US-440.jpg" display_name="HES-US-440_Rev2 Board" sub_type="board" resolution="high">
<description>HES-US-440_Rev2 Board File Image</description>
</image>
</images>
<compatible_board_revisions>
  <revision id="0">1.0-2-E</revision>
</compatible_board_revisions>
<file_version>1.0-2-E</file_version>
<description>Virtex UltraScale HES-US-440_Rev2 Acceleration Board</description>
<parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string" />
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0" />
  </parameters>
<components>
  <component name="part0" display_name="Virtex UltraScale HES-US-440_Rev2 Acceleration Board" type="fpga" part_name="xcvu440-flga2892-2-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://www.xilinx.com/products/silicon-devices/fpga/virtex-ultrascale.html">
       <description>Virtex-UltraScale FPGA part on the board</description>
	   
	<interfaces>

        <interface mode="slave" name="clk_osc2" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk_osc2" preset_proc="clk_osc2_preset">
         <parameters>
           <parameter name="frequency" value="100000000" />
         </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK_OSC2_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK_OSC2_P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK_OSC2_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK_OSC2_N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <interface mode="slave" name="clk_osc3" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk_osc3" preset_proc="clk_osc3_preset">
         <parameters>
            <parameter name="frequency" value="200000000" />
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK_OSC3_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK_OSC3_P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK_OSC3_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK_OSC3_N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>        

        <interface mode="slave" name="clk0_pllout1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk0_pllout1" preset_proc="clk0_pllout1_preset">
         
         <parameters>
            <parameter name="frequency" value="300000000" />
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK0_PLLOUT1_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_PLLOUT1_P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK0_PLLOUT1_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_PLLOUT1_N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>    

        <interface mode="slave" name="clk1_pllout1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk1_pllout1" preset_proc="clk1_pllout1_preset">
         
         <parameters>
            <parameter name="frequency" value="400000000" />
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK1_PLLOUT1_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK1_PLLOUT1_P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK1_PLLOUT1_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK1_PLLOUT1_N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk2_pllout1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk2_pllout1" preset_proc="clk2_pllout1_preset">
         
         <parameters>
            <parameter name="frequency" value="250000000" />
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK2_PLLOUT1_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK2_PLLOUT1_P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK2_PLLOUT1_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK2_PLLOUT1_N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk3_pllout1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk3_pllout1" preset_proc="clk3_pllout1_preset">
         
         <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK3_PLLOUT1_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK3_PLLOUT1_P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK3_PLLOUT1_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK3_PLLOUT1_N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk4_pllout1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk4_pllout1" preset_proc="clk4_pllout1_preset">
         
         <parameters>
            <parameter name="frequency" value="400000000" />
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK4_PLLOUT1_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK4_PLLOUT1_P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK4_PLLOUT1_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK4_PLLOUT1_N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk5_pllout1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk5_pllout1" preset_proc="clk5_pllout1_preset">
         
         <parameters>
            <parameter name="frequency" value="250000000" />
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK5_PLLOUT1_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK5_PLLOUT1_P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK5_PLLOUT1_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK5_PLLOUT1_N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk6_pllout1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk6_pllout1" preset_proc="clk6_pllout1_preset">
         
         <parameters>
            <parameter name="frequency" value="300000000" />
          </parameters>
          
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK6_PLLOUT1_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK6_PLLOUT1_P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK6_PLLOUT1_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK6_PLLOUT1_N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk0_gth00" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk0_gth00" preset_proc="clk_gth_preset">
         <parameters>
           <parameter name="frequency" value="156250000" />
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK0_GTH00P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH00P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK0_GTH00N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH00N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk0_gth01" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk0_gth01" preset_proc="clk_gth_preset">
         <parameters>
           <parameter name="frequency" value="156250000" />
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK0_GTH01P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH01P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK0_GTH01N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH01N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk0_gth02" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk0_gth02" preset_proc="clk_gth_preset">
         <parameters>
           <parameter name="frequency" value="156250000" />
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK0_GTH02P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH02P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK0_GTH02N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH02N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk0_gth04" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk0_gth04" preset_proc="clk_gth_preset">
         <parameters>
           <parameter name="frequency" value="156250000" />
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK0_GTH04P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH04P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK0_GTH04N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH04N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk0_gth05" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk0_gth05" preset_proc="clk_gth_preset">
         <parameters>
           <parameter name="frequency" value="156250000" />
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK0_GTH05P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH05P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK0_GTH05N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH05N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk0_gth06" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk0_gth06" preset_proc="clk_gth_preset">
         <parameters>
           <parameter name="frequency" value="156250000" />
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK0_GTH06P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH06P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK0_GTH06N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH06N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk0_gth07" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="clk0_gth07" preset_proc="clk_gth_preset">
         <parameters>
           <parameter name="frequency" value="156250000" />
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="CLK0_GTH07P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH07P" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="CLK0_GTH07N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_GTH07N" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="clk_qsfp" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="qsfp" preset_proc="clk_qsfp_preset">
         <parameters>
           <parameter name="frequency" value="161132812" /><!--"156250000" />-->
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_N" physical_port="REFCLK_QSFP_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="REFCLK_QSFP_N" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_P" physical_port="REFCLK_QSFP_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="REFCLK_QSFP_P" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="slave" name="sdram_c0_clk0_200mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sdram_c0_clk0_200mhz" preset_proc="sdram_c0_clk0_200mhz_preset">
		
         <parameters>
           <parameter name="frequency" value="200000000" />	
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_N" physical_port="CLK0_200M_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_200M_N" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_P" physical_port="CLK0_200M_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK0_200M_P" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="sdram_c1_clk1_200mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sdram_c1_clk1_200mhz" preset_proc="sdram_c0_clk0_200mhz_preset">
		
         <parameters>
           <parameter name="frequency" value="200000000" />	
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_N" physical_port="CLK1_200M_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK1_200M_N" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_P" physical_port="CLK1_200M_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK1_200M_P" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	<interface mode="slave" name="rld_c0_clk2_200mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="rld_c0_clk2_200mhz" preset_proc="sdram_c0_clk0_200mhz_preset">
		
         <parameters>
           <parameter name="frequency" value="200000000" />	
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_N" physical_port="CLK2_200M_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK2_200M_N" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_P" physical_port="CLK2_200M_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK2_200M_P" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	<interface mode="slave" name="rld_c1_clk3_200mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="rld_c1_clk3_200mhz" preset_proc="sdram_c0_clk0_200mhz_preset">
		
         <parameters>
           <parameter name="frequency" value="200000000" />	
         </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0" />
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_N" physical_port="CLK3_200M_N" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK3_200M_N" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_P" physical_port="CLK3_200M_P" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CLK3_200M_P" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

	<interface mode="master" name="qsfp_1x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp_1x_preset">
		<description>1-lane GT interface over QSFP</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp_txn1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_TXN1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp_txp1" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_TXP1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp_rxn1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_RXN1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp_rxp1" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_RXP1"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp_2x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp_2x_preset">
		<description>2-lane GT interface over QSFP</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
    	</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp_txn2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_TXN1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_TXN2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp_txp2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_TXP1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_TXP2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp_rxn2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_RXN1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_RXN2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp_rxp2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_RXP1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_RXP2"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp_3x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp_3x_preset">
		<description>3-lane GT interface over QSFP</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp_txn3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_TXN1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_TXN2"/>
                <pin_map port_index="2" component_pin="FPGA1_QSFP_TXN3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp_txp3" dir="out" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_TXP1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_TXP2"/>
                <pin_map port_index="2" component_pin="FPGA1_QSFP_TXP3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp_rxn3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_RXN1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_RXN2"/>
                <pin_map port_index="2" component_pin="FPGA1_QSFP_RXN3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp_rxp3" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_RXP1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_RXP2"/>
                <pin_map port_index="2" component_pin="FPGA1_QSFP_RXP3"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>
		
		<interface mode="master" name="qsfp_4x" type="xilinx.com:interface:gt_rtl:1.0" of_component="qsfp" preset_proc="qsfp_4x_preset">
		<description>4-lane GT interface over QSFP1</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
		</preferred_ips>
		<port_maps>
            <port_map logical_port="GTX_N" physical_port="qsfp_txn4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_TXN1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_TXN2"/>
                <pin_map port_index="2" component_pin="FPGA1_QSFP_TXN3"/>
                <pin_map port_index="3" component_pin="FPGA1_QSFP_TXN4"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_P" physical_port="qsfp_txp4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_TXP1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_TXP2"/>
                <pin_map port_index="2" component_pin="FPGA1_QSFP_TXP3"/>
                <pin_map port_index="3" component_pin="FPGA1_QSFP_TXP4"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_N" physical_port="qsfp_rxn4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_RXN1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_RXN2"/>
                <pin_map port_index="2" component_pin="FPGA1_QSFP_RXN3"/>
                <pin_map port_index="3" component_pin="FPGA1_QSFP_RXN4"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GRX_P" physical_port="qsfp1_rxp4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_RXP1"/>
                <pin_map port_index="1" component_pin="FPGA1_QSFP_RXP2"/>
                <pin_map port_index="2" component_pin="FPGA1_QSFP_RXP3"/>
                <pin_map port_index="3" component_pin="FPGA1_QSFP_RXP4"/>
              </pin_maps>
            </port_map> 
          </port_maps>
          <parameters>
            <parameter name="gt_loc" value="" />
          </parameters>
        </interface>

        <interface mode="master" name="iic_qsfp" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_qsfp">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SCL_I" physical_port="iic_qsfp_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_SCL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_qsfp_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_SCL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_qsfp_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_SCL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_I" physical_port="iic_qsfp_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_SDA"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_qsfp_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_SDA"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_qsfp_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_QSFP_SDA"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 				

		<interface mode="master" name="ddr4_sdram_c0_1600" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c0_1600" preset_proc="ddr4_1600_singleSlot_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
		
            <port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_bg0"/>
				<pin_map port_index="1" component_pin="c1_ddr4_bg1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_c2"/>				
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_t2"/>
			  </pin_maps>
            </port_map>
           <port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cke2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cs_n4"/>
              </pin_maps>
            </port_map>
			<port_map logical_port="DM_N" physical_port="c1_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>			
            <port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c1_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c1_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c1_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c1_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c1_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c1_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c1_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c1_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c1_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c1_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c1_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c1_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c1_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c1_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c1_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c1_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c1_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c1_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c1_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c1_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c1_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c1_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c1_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c1_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c1_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c1_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c1_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c1_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c1_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c1_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c1_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c1_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c1_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c1_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c1_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c1_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c1_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c1_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c1_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c1_ddr4_dq56"/>		
                <pin_map port_index="57" component_pin="c1_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c1_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c1_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c1_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c1_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c1_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c1_ddr4_dq63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_c7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_t7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out" >   
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_odt2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 			

		<interface mode="master" name="ddr4_sdram_c0_2000" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c0_2000" preset_proc="ddr4_2000_singleSlot_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
		
            <port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_bg0"/>
				<pin_map port_index="1" component_pin="c1_ddr4_bg1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_c2"/>				
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_t2"/>
			  </pin_maps>
            </port_map>
           <port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cke2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cs_n4"/>
              </pin_maps>
            </port_map>
			<port_map logical_port="DM_N" physical_port="c1_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>			
            <port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c1_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c1_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c1_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c1_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c1_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c1_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c1_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c1_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c1_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c1_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c1_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c1_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c1_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c1_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c1_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c1_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c1_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c1_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c1_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c1_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c1_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c1_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c1_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c1_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c1_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c1_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c1_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c1_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c1_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c1_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c1_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c1_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c1_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c1_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c1_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c1_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c1_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c1_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c1_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c1_ddr4_dq56"/>		
                <pin_map port_index="57" component_pin="c1_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c1_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c1_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c1_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c1_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c1_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c1_ddr4_dq63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_c7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_t7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out" >   
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_odt2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 		

		<interface mode="master" name="ddr4_sdram_c1_1600" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c1_1600" preset_proc="ddr4_1600_singleSlot_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
		
            <port_map logical_port="ADR" physical_port="c2_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ACT_N" physical_port="c2_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c2_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c2_ddr4_bg" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_bg0"/>
				<pin_map port_index="1" component_pin="c2_ddr4_bg1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c2_ddr4_ck_c" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_c2"/>				
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c2_ddr4_ck_t" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_t2"/>
			  </pin_maps>
            </port_map>
           <port_map logical_port="CKE" physical_port="c2_ddr4_cke" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cke2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c2_ddr4_cs_n" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cs_n4"/>
              </pin_maps>
            </port_map>
			<port_map logical_port="DM_N" physical_port="c2_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>			
            <port_map logical_port="DQ" physical_port="c2_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c2_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c2_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c2_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c2_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c2_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c2_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c2_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c2_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c2_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c2_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c2_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c2_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c2_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c2_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c2_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c2_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c2_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c2_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c2_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c2_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c2_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c2_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c2_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c2_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c2_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c2_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c2_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c2_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c2_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c2_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c2_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c2_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c2_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c2_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c2_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c2_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c2_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c2_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c2_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c2_ddr4_dq56"/>		
                <pin_map port_index="57" component_pin="c2_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c2_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c2_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c2_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c2_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c2_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c2_ddr4_dq63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c2_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_c7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_T" physical_port="c2_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_t7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="ODT" physical_port="c2_ddr4_odt" dir="out" >   
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_odt2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c2_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_reset_n"/>
              </pin_maps>
			</port_map>  
          </port_maps>
        </interface>

		<interface mode="master" name="ddr4_sdram_c1_2000" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c1_2000" preset_proc="ddr4_2000_singleSlot_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
		
            <port_map logical_port="ADR" physical_port="c2_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ACT_N" physical_port="c2_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c2_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c2_ddr4_bg" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_bg0"/>
				<pin_map port_index="1" component_pin="c2_ddr4_bg1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c2_ddr4_ck_c" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_c2"/>				
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c2_ddr4_ck_t" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_t2"/>
			  </pin_maps>
            </port_map>
           <port_map logical_port="CKE" physical_port="c2_ddr4_cke" dir="out" >
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cke2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c2_ddr4_cs_n" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cs_n4"/>
              </pin_maps>
            </port_map>
			<port_map logical_port="DM_N" physical_port="c2_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>			
            <port_map logical_port="DQ" physical_port="c2_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c2_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c2_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c2_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c2_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c2_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c2_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c2_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c2_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c2_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c2_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c2_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c2_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c2_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c2_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c2_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c2_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c2_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c2_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c2_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c2_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c2_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c2_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c2_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c2_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c2_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c2_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c2_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c2_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c2_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c2_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c2_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c2_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c2_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c2_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c2_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c2_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c2_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c2_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c2_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c2_ddr4_dq56"/>		
                <pin_map port_index="57" component_pin="c2_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c2_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c2_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c2_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c2_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c2_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c2_ddr4_dq63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c2_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_c7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_T" physical_port="c2_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_t7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="ODT" physical_port="c2_ddr4_odt" dir="out" >   
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_odt2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c2_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_reset_n"/>
              </pin_maps>
			</port_map>  
          </port_maps>
        </interface> 		

		<interface mode="master" name="ddr4_sdram_c0_1600_dualSlot" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c0_1600" preset_proc="ddr4_1600_dualSlot_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
		
            <port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_bg0"/>
				<pin_map port_index="1" component_pin="c1_ddr4_bg1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out" left="1" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_c0"/>	
                <pin_map port_index="1" component_pin="c1_ddr4_ck_c2"/>				
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out" left="1" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_ck_t0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_ck_t2"/>
              </pin_maps>
            </port_map>
           <port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cke0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_cke2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out" left="1" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_cs_n0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_cs_n4"/>
              </pin_maps>
            </port_map>
			<port_map logical_port="DM_N" physical_port="c1_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>			
            <port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c1_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c1_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c1_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c1_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c1_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c1_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c1_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c1_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c1_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c1_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c1_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c1_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c1_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c1_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c1_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c1_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c1_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c1_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c1_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c1_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c1_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c1_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c1_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c1_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c1_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c1_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c1_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c1_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c1_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c1_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c1_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c1_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c1_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c1_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c1_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c1_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c1_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c1_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c1_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c1_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c1_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c1_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c1_ddr4_dq56"/>		
                <pin_map port_index="57" component_pin="c1_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c1_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c1_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c1_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c1_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c1_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c1_ddr4_dq63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_c7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c1_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c1_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c1_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c1_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c1_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c1_ddr4_dqs_t7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out" left="1" right="0">   
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_odt0"/>
                <pin_map port_index="1" component_pin="c1_ddr4_odt2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 	

		<interface mode="master" name="ddr4_sdram_c1_1600_dualSlot" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram_c1_1600" preset_proc="ddr4_1600_dualSlot_preset">
          <description>DDR4 board interface, it can use DDR4 IP for connection. </description>
		  
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
		
            <port_map logical_port="ADR" physical_port="c2_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_adr13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_adr14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_adr15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ACT_N" physical_port="c2_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c2_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c2_ddr4_bg" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_bg0"/>
				<pin_map port_index="1" component_pin="c2_ddr4_bg1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c2_ddr4_ck_c" dir="out" left="1" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_c0"/>	
                <pin_map port_index="1" component_pin="c2_ddr4_ck_c2"/>				
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c2_ddr4_ck_t" dir="out" left="1" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_ck_t0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_ck_t2"/>
              </pin_maps>
            </port_map>
           <port_map logical_port="CKE" physical_port="c2_ddr4_cke" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cke0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_cke2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c2_ddr4_cs_n" dir="out" left="1" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_cs_n0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_cs_n4"/>
              </pin_maps>
            </port_map>
			<port_map logical_port="DM_N" physical_port="c2_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dm_dbi_n1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dm_dbi_n3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dm_dbi_n5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>			
            <port_map logical_port="DQ" physical_port="c2_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c2_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c2_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c2_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c2_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c2_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c2_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c2_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c2_ddr4_dq15"/>
                <pin_map port_index="16" component_pin="c2_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c2_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c2_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c2_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c2_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c2_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c2_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c2_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c2_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c2_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c2_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c2_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c2_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c2_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c2_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c2_ddr4_dq31"/>
                <pin_map port_index="32" component_pin="c2_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c2_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c2_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c2_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c2_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c2_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c2_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c2_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c2_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c2_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c2_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c2_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c2_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c2_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c2_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c2_ddr4_dq47"/>
                <pin_map port_index="48" component_pin="c2_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c2_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c2_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c2_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c2_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c2_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c2_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c2_ddr4_dq55"/>
				
                <pin_map port_index="56" component_pin="c2_ddr4_dq56"/>		
                <pin_map port_index="57" component_pin="c2_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c2_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c2_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c2_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c2_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c2_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c2_ddr4_dq63"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c2_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_c0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_c1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_c2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_c3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_c4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_c5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_c6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_c7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_T" physical_port="c2_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_dqs_t0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_dqs_t1"/>
                <pin_map port_index="2" component_pin="c2_ddr4_dqs_t2"/>
                <pin_map port_index="3" component_pin="c2_ddr4_dqs_t3"/>
                <pin_map port_index="4" component_pin="c2_ddr4_dqs_t4"/>
                <pin_map port_index="5" component_pin="c2_ddr4_dqs_t5"/>
                <pin_map port_index="6" component_pin="c2_ddr4_dqs_t6"/>
                <pin_map port_index="7" component_pin="c2_ddr4_dqs_t7"/>
              </pin_maps>
            </port_map>
			
            <port_map logical_port="ODT" physical_port="c2_ddr4_odt" dir="out" left="1" right="0">   
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_odt0"/>
                <pin_map port_index="1" component_pin="c2_ddr4_odt2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c2_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_reset_n"/>
              </pin_maps>
			</port_map>  
          </port_maps>
        </interface>		

        <interface mode="master" name="c1_ddr4_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="c1_ddr4_iic">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SCL_I" physical_port="c1_ddr4_iic_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="c1_ddr4_iic_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="c1_ddr4_iic_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_I" physical_port="c1_ddr4_iic_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="c1_ddr4_iic_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="c1_ddr4_iic_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c1_ddr4_sda"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 

        <interface mode="master" name="c2_ddr4_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="c2_ddr4_iic">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SCL_I" physical_port="c2_ddr4_iic_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="c2_ddr4_iic_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="c2_ddr4_iic_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_scl"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_I" physical_port="c2_ddr4_iic_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="c2_ddr4_iic_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_sda"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="c2_ddr4_iic_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="c2_ddr4_sda"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 

        <interface mode="master" name="pci_express_x1" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex1_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n" /> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n" /> 
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_p" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p" /> 
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p" /> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y1" />
          </parameters>
        </interface>

        <interface mode="master" name="pci_express_x2" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex2_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n" /> 
				<pin_map port_index="1" component_pin="pcie_tx1_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n" />
				<pin_map port_index="1" component_pin="pcie_rx1_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px2" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p" />
				<pin_map port_index="1" component_pin="pcie_tx1_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px2" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p" /> 
				<pin_map port_index="1" component_pin="pcie_rx1_p" />
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y1" />
          </parameters>
        </interface>

        <interface mode="master" name="pci_express_x4" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex4_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx4" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n" />
				<pin_map port_index="1" component_pin="pcie_tx1_n" />
				<pin_map port_index="2" component_pin="pcie_tx2_n" />
				<pin_map port_index="3" component_pin="pcie_tx3_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n" /> 
				<pin_map port_index="1" component_pin="pcie_rx1_n" />
				<pin_map port_index="2" component_pin="pcie_rx2_n" />
				<pin_map port_index="3" component_pin="pcie_rx3_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px4" dir="out" left="3" right="0">
              <pin_maps>
				<pin_map port_index="0" component_pin="pcie_tx0_p" />
				<pin_map port_index="1" component_pin="pcie_tx1_p" />
				<pin_map port_index="2" component_pin="pcie_tx2_p" />
				<pin_map port_index="3" component_pin="pcie_tx3_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px4" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p" /> 
				<pin_map port_index="1" component_pin="pcie_rx1_p" />
				<pin_map port_index="2" component_pin="pcie_rx2_p" />
				<pin_map port_index="3" component_pin="pcie_rx3_p" />
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y1" />
          </parameters>
        </interface>

        <interface mode="master" name="pci_express_x8" type="xilinx.com:interface:pcie_7x_mgt_rtl:1.0" of_component="pci_express" preset_proc="pciex8_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="txn" physical_port="pcie_tx0_nx8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_n" /> 
				<pin_map port_index="1" component_pin="pcie_tx1_n" />
				<pin_map port_index="2" component_pin="pcie_tx2_n" />
				<pin_map port_index="3" component_pin="pcie_tx3_n" />
				<pin_map port_index="4" component_pin="pcie_tx4_n" />
				<pin_map port_index="5" component_pin="pcie_tx5_n" />
				<pin_map port_index="6" component_pin="pcie_tx6_n" />
				<pin_map port_index="7" component_pin="pcie_tx7_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="rxn" physical_port="pcie_rx0_nx8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_n" />
				<pin_map port_index="1" component_pin="pcie_rx1_n" />
				<pin_map port_index="2" component_pin="pcie_rx2_n" />
				<pin_map port_index="3" component_pin="pcie_rx3_n" />
				<pin_map port_index="4" component_pin="pcie_rx4_n" />
				<pin_map port_index="5" component_pin="pcie_rx5_n" />
				<pin_map port_index="6" component_pin="pcie_rx6_n" />
				<pin_map port_index="7" component_pin="pcie_rx7_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="txp" physical_port="pcie_tx0_px8" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_tx0_p" />
				<pin_map port_index="1" component_pin="pcie_tx1_p" />
				<pin_map port_index="2" component_pin="pcie_tx2_p" />
				<pin_map port_index="3" component_pin="pcie_tx3_p" />
				<pin_map port_index="4" component_pin="pcie_tx4_p" />
				<pin_map port_index="5" component_pin="pcie_tx5_p" />
				<pin_map port_index="6" component_pin="pcie_tx6_p" />
				<pin_map port_index="7" component_pin="pcie_tx7_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="rxp" physical_port="pcie_rx0_px8" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_rx0_p" /> 
				<pin_map port_index="1" component_pin="pcie_rx1_p" />
				<pin_map port_index="2" component_pin="pcie_rx2_p" />
				<pin_map port_index="3" component_pin="pcie_rx3_p" />
				<pin_map port_index="4" component_pin="pcie_rx4_p" />
				<pin_map port_index="5" component_pin="pcie_rx5_p" />
				<pin_map port_index="6" component_pin="pcie_rx6_p" />
				<pin_map port_index="7" component_pin="pcie_rx7_p" />
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="block_location" value="X0Y1" />
          </parameters>
        </interface>

        <interface mode="slave" name="pcie_perstn" type="xilinx.com:signal:reset_rtl:1.0" of_component="pci_express">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="pcie_perstn_rst" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="pcie_perstn_rst" /> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="0" />
            <parameter name="type" value="PCIE_PERST" />
          </parameters>
        </interface>
        
      <interface mode="slave" name="pcie_refclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="pcie_refclk" preset_proc="pcie_refclk_preset">
	  <parameters>
	    <parameter name="frequency" value="250000000" />
	  </parameters>
	  <preferred_ips>
	    <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0" />
	  </preferred_ips>
	  <port_maps>
	    <port_map logical_port="CLK_N" physical_port="PCIE_REF250CLK_N" dir="in">
	      <pin_maps>
			<pin_map port_index="0" component_pin="PCIE_REF250CLK_N" />
	      </pin_maps>
	    </port_map>
	    <port_map logical_port="CLK_P" physical_port="PCIE_REF250CLK_P" dir="in">
	      <pin_maps>
			<pin_map port_index="0" component_pin="PCIE_REF250CLK_P" />
	      </pin_maps>
	    </port_map>
	  </port_maps>
	</interface>

	<interface mode="master" name="hdmi_out" type="xilinx.com:interface:vid_io_rtl:1.0" of_component="hdmi_out">
          <description>HDMI-OUT</description>
          <preferred_ips>
              <preferred_ip vendor="Aldec.com" library="aldec_library" name="HDMI_OUT_ports" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACTIVE_VIDEO" physical_port="hdmi_de" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_DE"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="HSYNC" physical_port="hdmi_hsync" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_HSYNC"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="VSYNC" physical_port="hdmi_vsync" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_VSYNC"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DATA" physical_port="hdmi_data" dir="out" left="35" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_D0"/>
                <pin_map port_index="1" component_pin="FPGA1_HDMI_D1"/>
                <pin_map port_index="2" component_pin="FPGA1_HDMI_D2"/>
                <pin_map port_index="3" component_pin="FPGA1_HDMI_D3"/>
                <pin_map port_index="4" component_pin="FPGA1_HDMI_D4"/>
                <pin_map port_index="5" component_pin="FPGA1_HDMI_D5"/>
                <pin_map port_index="6" component_pin="FPGA1_HDMI_D6"/>
                <pin_map port_index="7" component_pin="FPGA1_HDMI_D7"/>
                <pin_map port_index="8" component_pin="FPGA1_HDMI_D8"/>
                <pin_map port_index="9" component_pin="FPGA1_HDMI_D9"/>
                <pin_map port_index="10" component_pin="FPGA1_HDMI_D10"/>
                <pin_map port_index="11" component_pin="FPGA1_HDMI_D11"/>
                <pin_map port_index="12" component_pin="FPGA1_HDMI_D12"/>
                <pin_map port_index="13" component_pin="FPGA1_HDMI_D13"/>
                <pin_map port_index="14" component_pin="FPGA1_HDMI_D14"/>
                <pin_map port_index="15" component_pin="FPGA1_HDMI_D15"/>
                <pin_map port_index="16" component_pin="FPGA1_HDMI_D16"/>
                <pin_map port_index="17" component_pin="FPGA1_HDMI_D17"/>
                <pin_map port_index="18" component_pin="FPGA1_HDMI_D18"/>
                <pin_map port_index="19" component_pin="FPGA1_HDMI_D19"/>
                <pin_map port_index="20" component_pin="FPGA1_HDMI_D20"/>
                <pin_map port_index="21" component_pin="FPGA1_HDMI_D21"/>
                <pin_map port_index="22" component_pin="FPGA1_HDMI_D22"/>
                <pin_map port_index="23" component_pin="FPGA1_HDMI_D23"/>
                <pin_map port_index="24" component_pin="FPGA1_HDMI_D24"/>
                <pin_map port_index="25" component_pin="FPGA1_HDMI_D25"/>
                <pin_map port_index="26" component_pin="FPGA1_HDMI_D26"/>
                <pin_map port_index="27" component_pin="FPGA1_HDMI_D27"/>
                <pin_map port_index="28" component_pin="FPGA1_HDMI_D28"/>
                <pin_map port_index="29" component_pin="FPGA1_HDMI_D29"/>
                <pin_map port_index="30" component_pin="FPGA1_HDMI_D30"/>
                <pin_map port_index="31" component_pin="FPGA1_HDMI_D31"/>
                <pin_map port_index="32" component_pin="FPGA1_HDMI_D32"/>
                <pin_map port_index="33" component_pin="FPGA1_HDMI_D33"/>
                <pin_map port_index="34" component_pin="FPGA1_HDMI_D34"/>
                <pin_map port_index="35" component_pin="FPGA1_HDMI_D35"/>
              </pin_maps>
            </port_map> 
          </port_maps>
        </interface>

	<interface mode="master" name="hdmi_out_clk" type="xilinx.com:signal:clock_rtl:1.0" of_component="hdmi_out_clk">
          <description>HDMI-OUT clock</description>
          <preferred_ips>
              <preferred_ip vendor="Aldec.com" library="aldec_library" name="HDMI_OUT_CLK_port" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK" physical_port="hdmi_clk" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_CLK"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="hdmi_out_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="hdmi_out_iic">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SCL_I" physical_port="hdmi_out_iic_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_SCL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="hdmi_out_iic_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_SCL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="hdmi_out_iic_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_SCL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_I" physical_port="hdmi_out_iic_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_SDA"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="hdmi_out_iic_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_SDA"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="hdmi_out_iic_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA1_HDMI_SDA"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> 		

	<interface mode="slave" name="global_reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="global_reset">
          <parameters>
            <parameter name="rst_polarity" value="0"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="1"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="2"/>
            <preferred_ip vendor="xilinx.com" library="ip" name="mii_to_rmii" order="3"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="global_reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="global_reset"/>
              </pin_maps>
            </port_map>
          </port_maps>
	</interface>
        
	</interfaces>
  
  </component>

  
  <component name="clk_osc2" display_name="100MHz differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>1.8V LVDS differential 100 MHz oscillator clock</description>
    <parameters>
      <parameter name="frequency" value="100000000"/>
    </parameters>
  </component>
    
  <component name="clk_osc3" display_name="200MHz differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>1.8V LVDS differential 200 MHz oscillator clock</description>
    <parameters>
      <parameter name="frequency" value="200000000"/>
    </parameters>
  </component>
  
  <component name="clk0_pllout1" display_name="300MHz differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>1.8V LVDS differential 300 MHz PLL clock (CLK0_PLLOUT1)</description>
    <parameters>
      <parameter name="frequency" value="300000000"/>
    </parameters>
  </component>
  
  <component name="clk1_pllout1" display_name="400MHz differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>1.8V LVDS differential 400 MHz PLL clock (CLK1_PLLOUT1)</description>
    <parameters>
      <parameter name="frequency" value="400000000"/>
    </parameters>
  </component>

  <component name="clk2_pllout1" display_name="250MHz differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>1.8V LVDS differential 250 MHz PLL clock (CLK2_PLLOUT1)</description>
    <parameters>
      <parameter name="frequency" value="250000000"/>
    </parameters>
  </component>

  <component name="clk3_pllout1" display_name="100MHz differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>1.8V LVDS differential 100 MHz PLL clock (CLK3_PLLOUT1)</description>
    <parameters>
      <parameter name="frequency" value="100000000"/>
    </parameters>
  </component>

  <component name="clk4_pllout1" display_name="400MHz differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>1.8V LVDS differential 400 MHz PLL clock (CLK4_PLLOUT1)</description>
    <parameters>
      <parameter name="frequency" value="400000000"/>
    </parameters>
  </component>

  <component name="clk5_pllout1" display_name="250MHz differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>1.8V LVDS differential 250 MHz PLL clock (CLK5_PLLOUT1)</description>
    <parameters>
      <parameter name="frequency" value="250000000"/>
    </parameters>
  </component>

  <component name="clk6_pllout1" display_name="300MHz differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>1.8V LVDS differential 300 MHz PLL clock (CLK6_PLLOUT1)</description>
    <parameters>
      <parameter name="frequency" value="300000000"/>
    </parameters>
  </component>
  
  <component name="sdram_c0_clk0_200mhz" display_name="200MHz reference clock for DDR0 memory" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>200MHz reference clock for DDR0 memory available on FPGA1 chip</description>
    <parameters>
      <parameter name="frequency" value="200000000"/>	
    </parameters>
  </component>
  
  <component name="sdram_c1_clk1_200mhz" display_name="200MHz reference clock for DDR1 memory" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>200MHz reference clock for DDR1 memory available on FPGA1 chip</description>
    <parameters>
      <parameter name="frequency" value="200000000"/>	
    </parameters>
  </component>

  <component name="rld_c0_clk2_200mhz" display_name="200MHz reference clock for RLDA memory" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>200MHz reference clock for RLDA memory available on FPGA1 chip</description>
    <parameters>
      <parameter name="frequency" value="200000000"/>	
    </parameters>
  </component>

  <component name="rld_c1_clk3_200mhz" display_name="200MHz reference clock for RLDB memory" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>200MHz reference clock for RLDB memory available on FPGA1 chip</description>
    <parameters>
      <parameter name="frequency" value="200000000"/>	
    </parameters>
  </component>  

  <component name="clk0_gth00" display_name="156.25MHz GTH reference clock (CLK0_GTH00)" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>156.25MHz GTH reference clock available on FPGA1 chip (CLK0_GTH00)</description>
    <parameters>
      <parameter name="frequency" value="156250000"/>
    </parameters>
  </component>

  <component name="clk0_gth01" display_name="156.25MHz GTH reference clock (CLK0_GTH01)" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>156.25MHz GTH reference clock available on FPGA1 chip (CLK0_GTH01)</description>
    <parameters>
      <parameter name="frequency" value="156250000"/>
    </parameters>
  </component>

  <component name="clk0_gth02" display_name="156.25MHz GTH reference clock (CLK0_GTH02)" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>156.25MHz GTH reference clock available on FPGA1 chip (CLK0_GTH02)</description>
    <parameters>
      <parameter name="frequency" value="156250000"/>
    </parameters>
  </component>

  <component name="clk0_gth04" display_name="156.25MHz GTH reference clock (CLK0_GTH04)" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>156.25MHz GTH reference clock available on FPGA1 chip (CLK0_GTH04)</description>
    <parameters>
      <parameter name="frequency" value="156250000"/>
    </parameters>
  </component>

  <component name="clk0_gth05" display_name="156.25MHz GTH reference clock (CLK0_GTH05)" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>156.25MHz GTH reference clock available on FPGA1 chip (CLK0_GTH05)</description>
    <parameters>
      <parameter name="frequency" value="156250000"/>
    </parameters>
  </component>

  <component name="clk0_gth06" display_name="156.25MHz GTH reference clock (CLK0_GTH06)" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>156.25MHz GTH reference clock available on FPGA1 chip (CLK0_GTH06)</description>
    <parameters>
      <parameter name="frequency" value="156250000"/>
    </parameters>
  </component>

  <component name="clk0_gth07" display_name="156.25MHz GTH reference clock (CLK0_GTH07)" type="chip" sub_type="system_clock" major_group="Clock Sources">
    <description>156.25MHz GTH reference clock available on FPGA1 chip (CLK0_GTH07)</description>
    <parameters>
      <parameter name="frequency" value="156250000"/>
    </parameters>
  </component>

  <component name="qsfp" display_name="QSFP Connector" type="chip" sub_type="sfp" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>QSFP Connector</description>
      
	  <component_modes>
        <component_mode name="qsfp_1x" display_name="qsfp_1x">
		  <interfaces>
				<interface name="qsfp_1x"/>
				<interface name="clk_qsfp" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
          </preferred_ips>
        </component_mode>
		
    	<component_mode name="qsfp_2x" display_name="qsfp_2x">
		  <interfaces>
				<interface name="qsfp_2x"/>
				<interface name="clk_qsfp" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
          </preferred_ips>
        </component_mode>
		
	    <component_mode name="qsfp_3x" display_name="qsfp_3x">
          <interfaces>
				<interface name="qsfp_3x"/>
				<interface name="clk_qsfp" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="1"/>
          </preferred_ips>
        </component_mode>
		
		<component_mode name="qsfp_4x" display_name="qsfp_4x">
          <interfaces>
				<interface name="qsfp_4x"/>
				<interface name="clk_qsfp" optional="true"/>
          </interfaces>
          <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="xxv_ethernet" order="0"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="l_ethernet" order="1"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="interlaken" order="2"/>
			<preferred_ip vendor="xilinx.com" library="ip" name="cmac_usplus" order="3"/>
          </preferred_ips>
        </component_mode>  
      </component_modes>
    </component>

  <component name="iic_qsfp" display_name="IIC bus for QSFP connector" type="chip" sub_type="mux" major_group="Ethernet Configurations">
    <description>I2C interface for QSFP connector</description>
  </component>
 
  <component name="ddr4_sdram_c0_1600" display_name="DDR4 SDRAM SODIMM0 1600" type="chip" sub_type="ddr" major_group="External Memory" part_name="KVR24S17S8/8" vendor="Kingston" spec_url="https://www.kingston.com/dataSheets/KVR24S17S8_8.pdf">
      <description>8GB DDR4 SDRAM memory in SODIMM0</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="8GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c0_1600" display_name="ddr4_sdram_c0_1600">
	   <interfaces>
            <interface name="ddr4_sdram_c0_1600"/>
            <interface name="sdram_c0_clk0_200mhz" optional="true"/>
	   </interfaces>
        </component_mode>
	   <component_mode name="ddr4_sdram_c0_1600_dualSlot" display_name="ddr4_sdram_c0_1600_dualSlot">
	   <interfaces>
            <interface name="ddr4_sdram_c0_1600_dualSlot"/>
            <interface name="sdram_c0_clk0_200mhz" optional="true"/>
	   </interfaces>
        </component_mode>
	  </component_modes>	  
   </component>	

  <component name="ddr4_sdram_c0_2000" display_name="DDR4 SDRAM SODIMM0 2000" type="chip" sub_type="ddr" major_group="External Memory" part_name="KVR24S17S8/8" vendor="Kingston" spec_url="https://www.kingston.com/dataSheets/KVR24S17S8_8.pdf">
      <description>8GB DDR4 SDRAM memory in SODIMM0</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="8GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c0_2000" display_name="ddr4_sdram_c0_2000">
	   <interfaces>
            <interface name="ddr4_sdram_c0_2000"/>
            <interface name="sdram_c0_clk0_200mhz" optional="true"/>
	   </interfaces>
        </component_mode>
	  </component_modes>	  
   </component>			

  <component name="ddr4_sdram_c1_1600" display_name="DDR4 SDRAM SODIMM1 1600" type="chip" sub_type="ddr" major_group="External Memory" part_name="KVR24S17S8/8" vendor="Kingston" spec_url="https://www.kingston.com/dataSheets/KVR24S17S8_8.pdf">
      <description>8GB DDR4 SDRAM memory in SODIMM1</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="8GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c1_1600" display_name="ddr4_sdram_c1_1600">
          <interfaces>
            <interface name="ddr4_sdram_c1_1600"/>
            <interface name="sdram_c1_clk1_200mhz" optional="true"/>
          </interfaces>
        </component_mode>
	   <component_mode name="ddr4_sdram_c1_1600_dualSlot" display_name="ddr4_sdram_c1_1600_dualSlot">
          <interfaces>
            <interface name="ddr4_sdram_c1_1600_dualSlot"/>
            <interface name="sdram_c1_clk1_200mhz" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
    </component>

  <component name="ddr4_sdram_c1_2000" display_name="DDR4 SDRAM SODIMM1 2000" type="chip" sub_type="ddr" major_group="External Memory" part_name="KVR24S17S8/8" vendor="Kingston" spec_url="https://www.kingston.com/dataSheets/KVR24S17S8_8.pdf">
      <description>8GB DDR4 SDRAM memory in SODIMM1</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="8GB"/>
      </parameters> 
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram_c1_2000" display_name="ddr4_sdram_c1_2000">
          <interfaces>
            <interface name="ddr4_sdram_c1_2000"/>
            <interface name="sdram_c1_clk1_200mhz" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
    </component>

  <component name="c1_ddr4_iic" display_name="I2C for DDR4 SDRAM SODIMM1" type="chip" sub_type="chip" major_group="External Memory">
    <description>I2C for DDR4 SDRAM SODIMM1</description>
  </component>

  <component name="c2_ddr4_iic" display_name="I2C for DDR4 SDRAM SODIMM2" type="chip" sub_type="chip" major_group="External Memory">
    <description>I2C for DDR4 SDRAM SODIMM2</description>
  </component>

  <component name="pci_express" display_name="PCI Express x8 connector" type="chip" sub_type="chip" major_group="Miscellaneous">
    <description>PCI Express x8</description>
    <component_modes>
      <component_mode name="pci_express_x1" display_name="pci_express x1 ">
        <interfaces>
          <interface name="pci_express_x1"/>
          <interface name="pcie_perstn" optional="true"/>
        </interfaces>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
        </preferred_ips>
      </component_mode>
      <component_mode name="pci_express_x2" display_name="pci_express x2 ">
        <interfaces>
          <interface name="pci_express_x2"/>
          <interface name="pcie_perstn" optional="true"/>
        </interfaces>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
        </preferred_ips>
      </component_mode>
      <component_mode name="pci_express_x4" display_name="pci_express x4 ">
        <interfaces>
          <interface name="pci_express_x4"/>
          <interface name="pcie_perstn" optional="true"/>
        </interfaces>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
          <preferred_ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" order="1"/>
        </preferred_ips>
      </component_mode>
      <component_mode name="pci_express_x8" display_name="pci_express x8 ">
        <interfaces>
          <interface name="pci_express_x8"/>
          <interface name="pcie_perstn" optional="true"/>
        </interfaces>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="xdma" order="0"/>
          <preferred_ip vendor="xilinx.com" library="ip" name="pcie4_uscale_plus" order="1"/>
        </preferred_ips>
      </component_mode>
    </component_modes>
  </component>

  <component name="pcie_refclk" display_name="PCIe MGT reference Clock" type="chip" sub_type="mgt_clock" major_group="Clock Sources" part_name="pcie_8lane_edge" vendor="Clock" spec_url="">
    <description>Clock input from PCI Express edge connector</description>
    <parameters>
      <parameter name="frequency" value="250000000"/>
    </parameters>
  </component>

		<component name="FMC1_Connector" display_name="FMC1_Connector" type="connector" sub_type="fmc_hpc">
			<pins>
				<pin index="2"  name="fmc_hpc0_dp1_m2c_p"></pin> 
				<pin index="3"  name="fmc_hpc0_dp1_m2c_n"></pin> 
				<pin index="6"  name="fmc_hpc0_dp2_m2c_p"></pin> 
				<pin index="7"  name="fmc_hpc0_dp2_m2c_n"></pin> 
				<pin index="10" name="fmc_hpc0_dp3_m2c_p"></pin> 
				<pin index="11" name="fmc_hpc0_dp3_m2c_n"></pin> 
				<pin index="14" name="fmc_hpc0_dp4_m2c_p"></pin> 
				<pin index="15" name="fmc_hpc0_dp4_m2c_n"></pin> 
				<pin index="18" name="fmc_hpc0_dp5_m2c_p"></pin> 
				<pin index="19" name="fmc_hpc0_dp5_m2c_n"></pin> 
				<pin index="22" name="fmc_hpc0_dp1_c2m_p"></pin> 
				<pin index="23" name="fmc_hpc0_dp1_c2m_n"></pin> 
				<pin index="26" name="fmc_hpc0_dp2_c2m_p"></pin> 
				<pin index="27" name="fmc_hpc0_dp2_c2m_n"></pin> 
				<pin index="30" name="fmc_hpc0_dp3_c2m_p"></pin> 
				<pin index="31" name="fmc_hpc0_dp3_c2m_n"></pin> 
				<pin index="34" name="fmc_hpc0_dp4_c2m_p"></pin> 
				<pin index="35" name="fmc_hpc0_dp4_c2m_n"></pin> 
				<pin index="38" name="fmc_hpc0_dp5_c2m_p"></pin> 
				<pin index="39" name="fmc_hpc0_dp5_c2m_n"></pin> 
				<pin index="52" name="fmc_hpc0_dp7_m2c_p"></pin> 
				<pin index="53" name="fmc_hpc0_dp7_m2c_n"></pin> 
				<pin index="56" name="fmc_hpc0_dp6_m2c_p"></pin> 
				<pin index="57" name="fmc_hpc0_dp6_m2c_n"></pin> 
				<pin index="60" name="fmc_hpc0_gbtclk1_m2c_p"></pin> 
				<pin index="61" name="fmc_hpc0_gbtclk1_m2c_n"></pin> 
				<pin index="72" name="fmc_hpc0_dp7_c2m_p"></pin> 
				<pin index="73" name="fmc_hpc0_dp7_c2m_n"></pin> 
				<pin index="76" name="fmc_hpc0_dp6_c2m_p"></pin> 
				<pin index="77" name="fmc_hpc0_dp6_c2m_n"></pin> 
				<pin index="82" name="fmc_hpc0_dp0_c2m_p"></pin> 
				<pin index="83" name="fmc_hpc0_dp0_c2m_n"></pin> 
				<pin index="86" name="fmc_hpc0_dp0_m2c_p"></pin> 
				<pin index="87" name="fmc_hpc0_dp0_m2c_n"></pin> 
				<pin index="90" name="fmc_hpc0_la06_p"></pin> 
				<pin index="91" name="fmc_hpc0_la06_n"></pin> 
				<pin index="94" name="fmc_hpc0_la10_p"></pin> 
				<pin index="95" name="fmc_hpc0_la10_n"></pin> 
				<pin index="98" name="fmc_hpc0_la14_p"></pin> 
				<pin index="99" name="fmc_hpc0_la14_n"></pin> 
				<pin index="102" name="fmc_hpc0_la18_cc_p"></pin>
				<pin index="103" name="fmc_hpc0_la18_cc_n"></pin>
				<pin index="106" name="fmc_hpc0_la27_p"></pin>
				<pin index="107" name="fmc_hpc0_la27_n"></pin>
				<pin index="110" name="fmc_hpc0_iic_scl_main" ></pin>
				<pin index="111" name="fmc_hpc0_iic_sda_main" ></pin>
				<pin index="124" name="fmc_hpc0_gbtclk0_m2c_p"></pin> 
				<pin index="125" name="fmc_hpc0_gbtclk0_m2c_n"></pin> 
				<pin index="128" name="fmc_hpc0_la01_cc_p"></pin> 
				<pin index="129" name="fmc_hpc0_la01_cc_n"></pin> 
				<pin index="131" name="fmc_hpc0_la05_p"></pin> 
				<pin index="132" name="fmc_hpc0_la05_n"></pin> 
				<pin index="134" name="fmc_hpc0_la09_p"></pin> 
				<pin index="135" name="fmc_hpc0_la09_n"></pin> 
				<pin index="137" name="fmc_hpc0_la13_p"></pin> 
				<pin index="138" name="fmc_hpc0_la13_n"></pin> 
				<pin index="140" name="fmc_hpc0_la17_cc_p"></pin> 
				<pin index="141" name="fmc_hpc0_la17_cc_n"></pin> 
				<pin index="143" name="fmc_hpc0_la23_p"></pin> 
				<pin index="144" name="fmc_hpc0_la23_n"></pin> 
				<pin index="146" name="fmc_hpc0_la26_p"></pin> 
				<pin index="147" name="fmc_hpc0_la26_n"></pin> 
				<pin index="162" name="fmc_hpc0_ha01_cc_p" ></pin>
				<pin index="163" name="fmc_hpc0_ha01_cc_n" ></pin>
				<pin index="166" name="fmc_hpc0_ha05_p" ></pin>
				<pin index="167" name="fmc_hpc0_ha05_n" ></pin>
				<pin index="169" name="fmc_hpc0_ha09_p" ></pin>
				<pin index="170" name="fmc_hpc0_ha09_n" ></pin>
				<pin index="172" name="fmc_hpc0_ha13_p" ></pin>
				<pin index="173" name="fmc_hpc0_ha13_n" ></pin>
				<pin index="175" name="fmc_hpc0_ha16_p" ></pin>
				<pin index="176" name="fmc_hpc0_ha16_n" ></pin>
				<pin index="178" name="fmc_hpc0_ha20_p" ></pin>
				<pin index="179" name="fmc_hpc0_ha20_n" ></pin>
				<pin index="181" name="fmc_hpc0_hb03_p" ></pin>
				<pin index="182" name="fmc_hpc0_hb03_n" ></pin>
				<pin index="184" name="fmc_hpc0_hb05_p" ></pin>
				<pin index="185" name="fmc_hpc0_hb05_n" ></pin>
				<pin index="187" name="fmc_hpc0_hb09_p" ></pin>
				<pin index="188" name="fmc_hpc0_hb09_n" ></pin>
				<pin index="190" name="fmc_hpc0_hb13_p" ></pin>
				<pin index="191" name="fmc_hpc0_hb13_n" ></pin>
				<pin index="193" name="fmc_hpc0_hb19_p" ></pin>
				<pin index="194" name="fmc_hpc0_hb19_n" ></pin>
				<pin index="196" name="fmc_hpc0_hb21_p" ></pin>
				<pin index="197" name="fmc_hpc0_hb21_n" ></pin>
				<pin index="204" name="fmc_hpc0_ha00_cc_p" ></pin>
				<pin index="205" name="fmc_hpc0_ha00_cc_n" ></pin>
				<pin index="207" name="fmc_hpc0_ha04_p" ></pin>
				<pin index="208" name="fmc_hpc0_ha04_n" ></pin>
				<pin index="210" name="fmc_hpc0_ha08_p" ></pin>
				<pin index="211" name="fmc_hpc0_ha08_n" ></pin>
				<pin index="213" name="fmc_hpc0_ha12_p" ></pin>
				<pin index="214" name="fmc_hpc0_ha12_n" ></pin>
				<pin index="216" name="fmc_hpc0_ha15_p" ></pin>
				<pin index="217" name="fmc_hpc0_ha15_n" ></pin>
				<pin index="219" name="fmc_hpc0_ha19_p" ></pin>
				<pin index="220" name="fmc_hpc0_ha19_n" ></pin>
				<pin index="222" name="fmc_hpc0_hb02_p" ></pin>
				<pin index="223" name="fmc_hpc0_hb02_n" ></pin>
				<pin index="225" name="fmc_hpc0_hb04_p" ></pin>
				<pin index="226" name="fmc_hpc0_hb04_n" ></pin>
				<pin index="228" name="fmc_hpc0_hb08_p" ></pin>
				<pin index="229" name="fmc_hpc0_hb08_n" ></pin>
				<pin index="231" name="fmc_hpc0_hb12_p" ></pin>
				<pin index="232" name="fmc_hpc0_hb12_n" ></pin>
				<pin index="234" name="fmc_hpc0_hb16_p" ></pin>
				<pin index="235" name="fmc_hpc0_hb16_n" ></pin>
				<pin index="237" name="fmc_hpc0_hb20_p" ></pin>
				<pin index="238" name="fmc_hpc0_hb20_n" ></pin>
				<pin index="242" name="fmc_hpc0_clk1_m2c_p"></pin> 
				<pin index="243" name="fmc_hpc0_clk1_m2c_n"></pin> 
				<pin index="246" name="fmc_hpc0_la00_cc_p"></pin> 
				<pin index="247" name="fmc_hpc0_la00_cc_n"></pin> 
				<pin index="249" name="fmc_hpc0_la03_p"></pin> 
				<pin index="250" name="fmc_hpc0_la03_n"></pin> 
				<pin index="252" name="fmc_hpc0_la08_p"></pin> 
				<pin index="253" name="fmc_hpc0_la08_n"></pin> 
				<pin index="255" name="fmc_hpc0_la12_p"></pin> 
				<pin index="256" name="fmc_hpc0_la12_n"></pin> 
				<pin index="258" name="fmc_hpc0_la16_p"></pin> 
				<pin index="259" name="fmc_hpc0_la16_n"></pin> 
				<pin index="261" name="fmc_hpc0_la20_p"></pin> 
				<pin index="262" name="fmc_hpc0_la20_n"></pin> 
				<pin index="264" name="fmc_hpc0_la22_p"></pin> 
				<pin index="265" name="fmc_hpc0_la22_n"></pin> 
				<pin index="267" name="fmc_hpc0_la25_p"></pin> 
				<pin index="268" name="fmc_hpc0_la25_n"></pin> 
				<pin index="270" name="fmc_hpc0_la29_p"></pin> 
				<pin index="271" name="fmc_hpc0_la29_n"></pin> 
				<pin index="273" name="fmc_hpc0_la31_p"></pin> 
				<pin index="274" name="fmc_hpc0_la31_n"></pin> 
				<pin index="276" name="fmc_hpc0_la33_p"></pin> 
				<pin index="277" name="fmc_hpc0_la33_n"></pin> 
				<pin index="282" name="fmc_hpc0_prsnt_m2c_b_ls"></pin> 
				<pin index="284" name="fmc_hpc0_clk0_m2c_p"></pin> 
				<pin index="285" name="fmc_hpc0_clk0_m2c_n"></pin> 
				<pin index="287" name="fmc_hpc0_la02_p"></pin> 
				<pin index="288" name="fmc_hpc0_la02_n"></pin> 
				<pin index="290" name="fmc_hpc0_la04_p"></pin> 
				<pin index="291" name="fmc_hpc0_la04_n"></pin> 
				<pin index="293" name="fmc_hpc0_la07_p"></pin> 
				<pin index="294" name="fmc_hpc0_la07_n"></pin> 
				<pin index="296" name="fmc_hpc0_la11_p"></pin> 
				<pin index="297" name="fmc_hpc0_la11_n"></pin> 
				<pin index="299" name="fmc_hpc0_la15_p"></pin> 
				<pin index="300" name="fmc_hpc0_la15_n"></pin> 
				<pin index="302" name="fmc_hpc0_la19_p"></pin> 
				<pin index="303" name="fmc_hpc0_la19_n"></pin> 
				<pin index="305" name="fmc_hpc0_la21_p"></pin> 
				<pin index="306" name="fmc_hpc0_la21_n"></pin> 
				<pin index="308" name="fmc_hpc0_la24_p"></pin> 
				<pin index="309" name="fmc_hpc0_la24_n"></pin> 
				<pin index="311" name="fmc_hpc0_la28_p"></pin> 
				<pin index="312" name="fmc_hpc0_la28_n"></pin> 
				<pin index="314" name="fmc_hpc0_la30_p"></pin> 
				<pin index="315" name="fmc_hpc0_la30_n"></pin> 
				<pin index="317" name="fmc_hpc0_la32_p"></pin>    
				<pin index="318" name="fmc_hpc0_la32_n"></pin>  

				<pin index="326" name="fmc_hpc0_ha03_p" ></pin>
				<pin index="327" name="fmc_hpc0_ha03_n" ></pin>
				<pin index="329" name="fmc_hpc0_ha07_p" ></pin>
				<pin index="330" name="fmc_hpc0_ha07_n" ></pin>
				<pin index="332" name="fmc_hpc0_ha11_p" ></pin>
				<pin index="333" name="fmc_hpc0_ha11_n" ></pin>
				<pin index="335" name="fmc_hpc0_ha14_p" ></pin>
				<pin index="336" name="fmc_hpc0_ha14_n" ></pin>
				<pin index="338" name="fmc_hpc0_ha18_p" ></pin>
				<pin index="339" name="fmc_hpc0_ha18_n" ></pin>
				<pin index="341" name="fmc_hpc0_ha22_p" ></pin>
				<pin index="342" name="fmc_hpc0_ha22_n" ></pin>
				<pin index="344" name="fmc_hpc0_hb01_p" ></pin>
				<pin index="345" name="fmc_hpc0_hb01_n" ></pin>
				<pin index="347" name="fmc_hpc0_hb07_p" ></pin>
				<pin index="348" name="fmc_hpc0_hb07_n" ></pin>
				<pin index="350" name="fmc_hpc0_hb11_p" ></pin>
				<pin index="351" name="fmc_hpc0_hb11_n" ></pin>
				<pin index="353" name="fmc_hpc0_hb15_p" ></pin>
				<pin index="354" name="fmc_hpc0_hb15_n" ></pin>
				<pin index="356" name="fmc_hpc0_hb18_p" ></pin>
				<pin index="357" name="fmc_hpc0_hb18_n" ></pin>
				<pin index="367" name="fmc_hpc0_ha02_p" ></pin>
				<pin index="368" name="fmc_hpc0_ha02_n" ></pin>
				<pin index="370" name="fmc_hpc0_ha06_p" ></pin>
				<pin index="371" name="fmc_hpc0_ha06_n" ></pin>
				<pin index="373" name="fmc_hpc0_ha10_p" ></pin>
				<pin index="374" name="fmc_hpc0_ha10_n" ></pin>
				<pin index="376" name="fmc_hpc0_ha17_cc_p" ></pin>
				<pin index="377" name="fmc_hpc0_ha17_cc_n" ></pin>
				<pin index="379" name="fmc_hpc0_ha21_p" ></pin>
				<pin index="380" name="fmc_hpc0_ha21_n" ></pin>
				<pin index="382" name="fmc_hpc0_ha23_p" ></pin>
				<pin index="383" name="fmc_hpc0_ha23_n" ></pin>
				<pin index="385" name="fmc_hpc0_hb00_cc_p" ></pin>
				<pin index="386" name="fmc_hpc0_hb00_cc_n" ></pin>
				<pin index="388" name="fmc_hpc0_hb06_cc_p" ></pin>
				<pin index="389" name="fmc_hpc0_hb06_cc_n" ></pin>
				<pin index="391" name="fmc_hpc0_hb10_p" ></pin>
				<pin index="392" name="fmc_hpc0_hb10_n" ></pin>
				<pin index="394" name="fmc_hpc0_hb14_p" ></pin>
				<pin index="395" name="fmc_hpc0_hb14_n" ></pin>
				<pin index="397" name="fmc_hpc0_hb17_cc_p" ></pin>
				<pin index="398" name="fmc_hpc0_hb17_cc_n" ></pin> 
			</pins>
		</component>

		<component name="FMC2_Connector" display_name="FMC2_Connector" type="connector" sub_type="fmc_hpc">
			<pins>
				<pin index="2"  name="fmc_hpc1_dp1_m2c_p"></pin> 
				<pin index="3"  name="fmc_hpc1_dp1_m2c_n"></pin> 
				<pin index="6"  name="fmc_hpc1_dp2_m2c_p"></pin> 
				<pin index="7"  name="fmc_hpc1_dp2_m2c_n"></pin> 
				<pin index="10" name="fmc_hpc1_dp3_m2c_p"></pin> 
				<pin index="11" name="fmc_hpc1_dp3_m2c_n"></pin> 
				<pin index="14" name="fmc_hpc1_dp4_m2c_p"></pin> 
				<pin index="15" name="fmc_hpc1_dp4_m2c_n"></pin> 
				<pin index="18" name="fmc_hpc1_dp5_m2c_p"></pin> 
				<pin index="19" name="fmc_hpc1_dp5_m2c_n"></pin> 
				<pin index="22" name="fmc_hpc1_dp1_c2m_p"></pin> 
				<pin index="23" name="fmc_hpc1_dp1_c2m_n"></pin> 
				<pin index="26" name="fmc_hpc1_dp2_c2m_p"></pin> 
				<pin index="27" name="fmc_hpc1_dp2_c2m_n"></pin> 
				<pin index="30" name="fmc_hpc1_dp3_c2m_p"></pin> 
				<pin index="31" name="fmc_hpc1_dp3_c2m_n"></pin> 
				<pin index="34" name="fmc_hpc1_dp4_c2m_p"></pin> 
				<pin index="35" name="fmc_hpc1_dp4_c2m_n"></pin> 
				<pin index="38" name="fmc_hpc1_dp5_c2m_p"></pin> 
				<pin index="39" name="fmc_hpc1_dp5_c2m_n"></pin> 
				<pin index="52" name="fmc_hpc1_dp7_m2c_p"></pin> 
				<pin index="53" name="fmc_hpc1_dp7_m2c_n"></pin> 
				<pin index="56" name="fmc_hpc1_dp6_m2c_p"></pin> 
				<pin index="57" name="fmc_hpc1_dp6_m2c_n"></pin> 
				<pin index="60" name="fmc_hpc1_gbtclk1_m2c_p"></pin> 
				<pin index="61" name="fmc_hpc1_gbtclk1_m2c_n"></pin> 
				<pin index="72" name="fmc_hpc1_dp7_c2m_p"></pin> 
				<pin index="73" name="fmc_hpc1_dp7_c2m_n"></pin> 
				<pin index="76" name="fmc_hpc1_dp6_c2m_p"></pin> 
				<pin index="77" name="fmc_hpc1_dp6_c2m_n"></pin> 
				<pin index="82" name="fmc_hpc1_dp0_c2m_p"></pin> 
				<pin index="83" name="fmc_hpc1_dp0_c2m_n"></pin> 
				<pin index="86" name="fmc_hpc1_dp0_m2c_p"></pin> 
				<pin index="87" name="fmc_hpc1_dp0_m2c_n"></pin> 
				<pin index="90" name="fmc_hpc1_la06_p"></pin> 
				<pin index="91" name="fmc_hpc1_la06_n"></pin> 
				<pin index="94" name="fmc_hpc1_la10_p"></pin> 
				<pin index="95" name="fmc_hpc1_la10_n"></pin> 
				<pin index="98" name="fmc_hpc1_la14_p"></pin> 
				<pin index="99" name="fmc_hpc1_la14_n"></pin> 
				<pin index="102" name="fmc_hpc1_la18_cc_p"></pin>
				<pin index="103" name="fmc_hpc1_la18_cc_n"></pin>
				<pin index="106" name="fmc_hpc1_la27_p"></pin>
				<pin index="107" name="fmc_hpc1_la27_n"></pin>
				<pin index="110" name="fmc_hpc1_iic_scl_main" ></pin>
				<pin index="111" name="fmc_hpc1_iic_sda_main" ></pin>
				<pin index="124" name="fmc_hpc1_gbtclk0_m2c_p"></pin> 
				<pin index="125" name="fmc_hpc1_gbtclk0_m2c_n"></pin> 
				<pin index="128" name="fmc_hpc1_la01_cc_p"></pin> 
				<pin index="129" name="fmc_hpc1_la01_cc_n"></pin> 
				<pin index="131" name="fmc_hpc1_la05_p"></pin> 
				<pin index="132" name="fmc_hpc1_la05_n"></pin> 
				<pin index="134" name="fmc_hpc1_la09_p"></pin> 
				<pin index="135" name="fmc_hpc1_la09_n"></pin> 
				<pin index="137" name="fmc_hpc1_la13_p"></pin> 
				<pin index="138" name="fmc_hpc1_la13_n"></pin> 
				<pin index="140" name="fmc_hpc1_la17_cc_p"></pin> 
				<pin index="141" name="fmc_hpc1_la17_cc_n"></pin> 
				<pin index="143" name="fmc_hpc1_la23_p"></pin> 
				<pin index="144" name="fmc_hpc1_la23_n"></pin> 
				<pin index="146" name="fmc_hpc1_la26_p"></pin> 
				<pin index="147" name="fmc_hpc1_la26_n"></pin> 
				<pin index="162" name="fmc_hpc1_ha01_cc_p" ></pin>
				<pin index="163" name="fmc_hpc1_ha01_cc_n" ></pin>
				<pin index="166" name="fmc_hpc1_ha05_p" ></pin>
				<pin index="167" name="fmc_hpc1_ha05_n" ></pin>
				<pin index="169" name="fmc_hpc1_ha09_p" ></pin>
				<pin index="170" name="fmc_hpc1_ha09_n" ></pin>
				<pin index="172" name="fmc_hpc1_ha13_p" ></pin>
				<pin index="173" name="fmc_hpc1_ha13_n" ></pin>
				<pin index="175" name="fmc_hpc1_ha16_p" ></pin>
				<pin index="176" name="fmc_hpc1_ha16_n" ></pin>
				<pin index="178" name="fmc_hpc1_ha20_p" ></pin>
				<pin index="179" name="fmc_hpc1_ha20_n" ></pin>
				<pin index="181" name="fmc_hpc1_hb03_p" ></pin>
				<pin index="182" name="fmc_hpc1_hb03_n" ></pin>
				<pin index="184" name="fmc_hpc1_hb05_p" ></pin>
				<pin index="185" name="fmc_hpc1_hb05_n" ></pin>
				<pin index="187" name="fmc_hpc1_hb09_p" ></pin>
				<pin index="188" name="fmc_hpc1_hb09_n" ></pin>
				<pin index="190" name="fmc_hpc1_hb13_p" ></pin>
				<pin index="191" name="fmc_hpc1_hb13_n" ></pin>
				<pin index="193" name="fmc_hpc1_hb19_p" ></pin>
				<pin index="194" name="fmc_hpc1_hb19_n" ></pin>
				<pin index="196" name="fmc_hpc1_hb21_p" ></pin>
				<pin index="197" name="fmc_hpc1_hb21_n" ></pin>
				<pin index="204" name="fmc_hpc1_ha00_cc_p" ></pin>
				<pin index="205" name="fmc_hpc1_ha00_cc_n" ></pin>
				<pin index="207" name="fmc_hpc1_ha04_p" ></pin>
				<pin index="208" name="fmc_hpc1_ha04_n" ></pin>
				<pin index="210" name="fmc_hpc1_ha08_p" ></pin>
				<pin index="211" name="fmc_hpc1_ha08_n" ></pin>
				<pin index="213" name="fmc_hpc1_ha12_p" ></pin>
				<pin index="214" name="fmc_hpc1_ha12_n" ></pin>
				<pin index="216" name="fmc_hpc1_ha15_p" ></pin>
				<pin index="217" name="fmc_hpc1_ha15_n" ></pin>
				<pin index="219" name="fmc_hpc1_ha19_p" ></pin>
				<pin index="220" name="fmc_hpc1_ha19_n" ></pin>
				<pin index="222" name="fmc_hpc1_hb02_p" ></pin>
				<pin index="223" name="fmc_hpc1_hb02_n" ></pin>
				<pin index="225" name="fmc_hpc1_hb04_p" ></pin>
				<pin index="226" name="fmc_hpc1_hb04_n" ></pin>
				<pin index="228" name="fmc_hpc1_hb08_p" ></pin>
				<pin index="229" name="fmc_hpc1_hb08_n" ></pin>
				<pin index="231" name="fmc_hpc1_hb12_p" ></pin>
				<pin index="232" name="fmc_hpc1_hb12_n" ></pin>
				<pin index="234" name="fmc_hpc1_hb16_p" ></pin>
				<pin index="235" name="fmc_hpc1_hb16_n" ></pin>
				<pin index="237" name="fmc_hpc1_hb20_p" ></pin>
				<pin index="238" name="fmc_hpc1_hb20_n" ></pin>
				<pin index="242" name="fmc_hpc1_clk1_m2c_p"></pin> 
				<pin index="243" name="fmc_hpc1_clk1_m2c_n"></pin> 
				<pin index="246" name="fmc_hpc1_la00_cc_p"></pin> 
				<pin index="247" name="fmc_hpc1_la00_cc_n"></pin> 
				<pin index="249" name="fmc_hpc1_la03_p"></pin> 
				<pin index="250" name="fmc_hpc1_la03_n"></pin> 
				<pin index="252" name="fmc_hpc1_la08_p"></pin> 
				<pin index="253" name="fmc_hpc1_la08_n"></pin> 
				<pin index="255" name="fmc_hpc1_la12_p"></pin> 
				<pin index="256" name="fmc_hpc1_la12_n"></pin> 
				<pin index="258" name="fmc_hpc1_la16_p"></pin> 
				<pin index="259" name="fmc_hpc1_la16_n"></pin> 
				<pin index="261" name="fmc_hpc1_la20_p"></pin> 
				<pin index="262" name="fmc_hpc1_la20_n"></pin> 
				<pin index="264" name="fmc_hpc1_la22_p"></pin> 
				<pin index="265" name="fmc_hpc1_la22_n"></pin> 
				<pin index="267" name="fmc_hpc1_la25_p"></pin> 
				<pin index="268" name="fmc_hpc1_la25_n"></pin> 
				<pin index="270" name="fmc_hpc1_la29_p"></pin> 
				<pin index="271" name="fmc_hpc1_la29_n"></pin> 
				<pin index="273" name="fmc_hpc1_la31_p"></pin> 
				<pin index="274" name="fmc_hpc1_la31_n"></pin> 
				<pin index="276" name="fmc_hpc1_la33_p"></pin> 
				<pin index="277" name="fmc_hpc1_la33_n"></pin> 
				<pin index="282" name="fmc_hpc1_prsnt_m2c_b_ls"></pin> 
				<pin index="284" name="fmc_hpc1_clk0_m2c_p"></pin> 
				<pin index="285" name="fmc_hpc1_clk0_m2c_n"></pin> 
				<pin index="287" name="fmc_hpc1_la02_p"></pin> 
				<pin index="288" name="fmc_hpc1_la02_n"></pin> 
				<pin index="290" name="fmc_hpc1_la04_p"></pin> 
				<pin index="291" name="fmc_hpc1_la04_n"></pin> 
				<pin index="293" name="fmc_hpc1_la07_p"></pin> 
				<pin index="294" name="fmc_hpc1_la07_n"></pin> 
				<pin index="296" name="fmc_hpc1_la11_p"></pin> 
				<pin index="297" name="fmc_hpc1_la11_n"></pin> 
				<pin index="299" name="fmc_hpc1_la15_p"></pin> 
				<pin index="300" name="fmc_hpc1_la15_n"></pin> 
				<pin index="302" name="fmc_hpc1_la19_p"></pin> 
				<pin index="303" name="fmc_hpc1_la19_n"></pin> 
				<pin index="305" name="fmc_hpc1_la21_p"></pin> 
				<pin index="306" name="fmc_hpc1_la21_n"></pin> 
				<pin index="308" name="fmc_hpc1_la24_p"></pin> 
				<pin index="309" name="fmc_hpc1_la24_n"></pin> 
				<pin index="311" name="fmc_hpc1_la28_p"></pin> 
				<pin index="312" name="fmc_hpc1_la28_n"></pin> 
				<pin index="314" name="fmc_hpc1_la30_p"></pin> 
				<pin index="315" name="fmc_hpc1_la30_n"></pin> 
				<pin index="317" name="fmc_hpc1_la32_p"></pin>    
				<pin index="318" name="fmc_hpc1_la32_n"></pin>  

				<pin index="326" name="fmc_hpc1_ha03_p" ></pin>
				<pin index="327" name="fmc_hpc1_ha03_n" ></pin>
				<pin index="329" name="fmc_hpc1_ha07_p" ></pin>
				<pin index="330" name="fmc_hpc1_ha07_n" ></pin>
				<pin index="332" name="fmc_hpc1_ha11_p" ></pin>
				<pin index="333" name="fmc_hpc1_ha11_n" ></pin>
				<pin index="335" name="fmc_hpc1_ha14_p" ></pin>
				<pin index="336" name="fmc_hpc1_ha14_n" ></pin>
				<pin index="338" name="fmc_hpc1_ha18_p" ></pin>
				<pin index="339" name="fmc_hpc1_ha18_n" ></pin>
				<pin index="341" name="fmc_hpc1_ha22_p" ></pin>
				<pin index="342" name="fmc_hpc1_ha22_n" ></pin>
				<pin index="344" name="fmc_hpc1_hb01_p" ></pin>
				<pin index="345" name="fmc_hpc1_hb01_n" ></pin>
				<pin index="347" name="fmc_hpc1_hb07_p" ></pin>
				<pin index="348" name="fmc_hpc1_hb07_n" ></pin>
				<pin index="350" name="fmc_hpc1_hb11_p" ></pin>
				<pin index="351" name="fmc_hpc1_hb11_n" ></pin>
				<pin index="353" name="fmc_hpc1_hb15_p" ></pin>
				<pin index="354" name="fmc_hpc1_hb15_n" ></pin>
				<pin index="356" name="fmc_hpc1_hb18_p" ></pin>
				<pin index="357" name="fmc_hpc1_hb18_n" ></pin>
				<pin index="367" name="fmc_hpc1_ha02_p" ></pin>
				<pin index="368" name="fmc_hpc1_ha02_n" ></pin>
				<pin index="370" name="fmc_hpc1_ha06_p" ></pin>
				<pin index="371" name="fmc_hpc1_ha06_n" ></pin>
				<pin index="373" name="fmc_hpc1_ha10_p" ></pin>
				<pin index="374" name="fmc_hpc1_ha10_n" ></pin>
				<pin index="376" name="fmc_hpc1_ha17_cc_p" ></pin>
				<pin index="377" name="fmc_hpc1_ha17_cc_n" ></pin>
				<pin index="379" name="fmc_hpc1_ha21_p" ></pin>
				<pin index="380" name="fmc_hpc1_ha21_n" ></pin>
				<pin index="382" name="fmc_hpc1_ha23_p" ></pin>
				<pin index="383" name="fmc_hpc1_ha23_n" ></pin>
				<pin index="385" name="fmc_hpc1_hb00_cc_p" ></pin>
				<pin index="386" name="fmc_hpc1_hb00_cc_n" ></pin>
				<pin index="388" name="fmc_hpc1_hb06_cc_p" ></pin>
				<pin index="389" name="fmc_hpc1_hb06_cc_n" ></pin>
				<pin index="391" name="fmc_hpc1_hb10_p" ></pin>
				<pin index="392" name="fmc_hpc1_hb10_n" ></pin>
				<pin index="394" name="fmc_hpc1_hb14_p" ></pin>
				<pin index="395" name="fmc_hpc1_hb14_n" ></pin>
				<pin index="397" name="fmc_hpc1_hb17_cc_p" ></pin>
				<pin index="398" name="fmc_hpc1_hb17_cc_n" ></pin> 
			</pins>
		</component>

		<component name="FMC3_Connector" display_name="FMC3_Connector" type="connector" sub_type="fmc_hpc">
			<pins>
				<pin index="2"  name="fmc_hpc2_dp1_m2c_p"></pin> 
				<pin index="3"  name="fmc_hpc2_dp1_m2c_n"></pin> 
				<pin index="6"  name="fmc_hpc2_dp2_m2c_p"></pin> 
				<pin index="7"  name="fmc_hpc2_dp2_m2c_n"></pin> 
				<pin index="10" name="fmc_hpc2_dp3_m2c_p"></pin> 
				<pin index="11" name="fmc_hpc2_dp3_m2c_n"></pin> 
				<pin index="14" name="fmc_hpc2_dp4_m2c_p"></pin> 
				<pin index="15" name="fmc_hpc2_dp4_m2c_n"></pin> 
				<pin index="18" name="fmc_hpc2_dp5_m2c_p"></pin> 
				<pin index="19" name="fmc_hpc2_dp5_m2c_n"></pin> 
				<pin index="22" name="fmc_hpc2_dp1_c2m_p"></pin> 
				<pin index="23" name="fmc_hpc2_dp1_c2m_n"></pin> 
				<pin index="26" name="fmc_hpc2_dp2_c2m_p"></pin> 
				<pin index="27" name="fmc_hpc2_dp2_c2m_n"></pin> 
				<pin index="30" name="fmc_hpc2_dp3_c2m_p"></pin> 
				<pin index="31" name="fmc_hpc2_dp3_c2m_n"></pin> 
				<pin index="34" name="fmc_hpc2_dp4_c2m_p"></pin> 
				<pin index="35" name="fmc_hpc2_dp4_c2m_n"></pin> 
				<pin index="38" name="fmc_hpc2_dp5_c2m_p"></pin> 
				<pin index="39" name="fmc_hpc2_dp5_c2m_n"></pin> 
				<pin index="52" name="fmc_hpc2_dp7_m2c_p"></pin> 
				<pin index="53" name="fmc_hpc2_dp7_m2c_n"></pin> 
				<pin index="56" name="fmc_hpc2_dp6_m2c_p"></pin> 
				<pin index="57" name="fmc_hpc2_dp6_m2c_n"></pin> 
				<pin index="60" name="fmc_hpc2_gbtclk1_m2c_p"></pin> 
				<pin index="61" name="fmc_hpc2_gbtclk1_m2c_n"></pin> 
				<pin index="72" name="fmc_hpc2_dp7_c2m_p"></pin> 
				<pin index="73" name="fmc_hpc2_dp7_c2m_n"></pin> 
				<pin index="76" name="fmc_hpc2_dp6_c2m_p"></pin> 
				<pin index="77" name="fmc_hpc2_dp6_c2m_n"></pin> 
				<pin index="82" name="fmc_hpc2_dp0_c2m_p"></pin> 
				<pin index="83" name="fmc_hpc2_dp0_c2m_n"></pin> 
				<pin index="86" name="fmc_hpc2_dp0_m2c_p"></pin> 
				<pin index="87" name="fmc_hpc2_dp0_m2c_n"></pin> 
				<pin index="90" name="fmc_hpc2_la06_p"></pin> 
				<pin index="91" name="fmc_hpc2_la06_n"></pin> 
				<pin index="94" name="fmc_hpc2_la10_p"></pin> 
				<pin index="95" name="fmc_hpc2_la10_n"></pin> 
				<pin index="98" name="fmc_hpc2_la14_p"></pin> 
				<pin index="99" name="fmc_hpc2_la14_n"></pin> 
				<pin index="102" name="fmc_hpc2_la18_cc_p"></pin>
				<pin index="103" name="fmc_hpc2_la18_cc_n"></pin>
				<pin index="106" name="fmc_hpc2_la27_p"></pin>
				<pin index="107" name="fmc_hpc2_la27_n"></pin>
				<pin index="110" name="fmc_hpc2_iic_scl_main" ></pin>
				<pin index="111" name="fmc_hpc2_iic_sda_main" ></pin>
				<pin index="124" name="fmc_hpc2_gbtclk0_m2c_p"></pin> 
				<pin index="125" name="fmc_hpc2_gbtclk0_m2c_n"></pin> 
				<pin index="128" name="fmc_hpc2_la01_cc_p"></pin> 
				<pin index="129" name="fmc_hpc2_la01_cc_n"></pin> 
				<pin index="131" name="fmc_hpc2_la05_p"></pin> 
				<pin index="132" name="fmc_hpc2_la05_n"></pin> 
				<pin index="134" name="fmc_hpc2_la09_p"></pin> 
				<pin index="135" name="fmc_hpc2_la09_n"></pin> 
				<pin index="137" name="fmc_hpc2_la13_p"></pin> 
				<pin index="138" name="fmc_hpc2_la13_n"></pin> 
				<pin index="140" name="fmc_hpc2_la17_cc_p"></pin> 
				<pin index="141" name="fmc_hpc2_la17_cc_n"></pin> 
				<pin index="143" name="fmc_hpc2_la23_p"></pin> 
				<pin index="144" name="fmc_hpc2_la23_n"></pin> 
				<pin index="146" name="fmc_hpc2_la26_p"></pin> 
				<pin index="147" name="fmc_hpc2_la26_n"></pin> 
				<pin index="162" name="fmc_hpc2_ha01_cc_p" ></pin>
				<pin index="163" name="fmc_hpc2_ha01_cc_n" ></pin>
				<pin index="166" name="fmc_hpc2_ha05_p" ></pin>
				<pin index="167" name="fmc_hpc2_ha05_n" ></pin>
				<pin index="169" name="fmc_hpc2_ha09_p" ></pin>
				<pin index="170" name="fmc_hpc2_ha09_n" ></pin>
				<pin index="172" name="fmc_hpc2_ha13_p" ></pin>
				<pin index="173" name="fmc_hpc2_ha13_n" ></pin>
				<pin index="175" name="fmc_hpc2_ha16_p" ></pin>
				<pin index="176" name="fmc_hpc2_ha16_n" ></pin>
				<pin index="178" name="fmc_hpc2_ha20_p" ></pin>
				<pin index="179" name="fmc_hpc2_ha20_n" ></pin>
				<pin index="181" name="fmc_hpc2_hb03_p" ></pin>
				<pin index="182" name="fmc_hpc2_hb03_n" ></pin>
				<pin index="184" name="fmc_hpc2_hb05_p" ></pin>
				<pin index="185" name="fmc_hpc2_hb05_n" ></pin>
				<pin index="187" name="fmc_hpc2_hb09_p" ></pin>
				<pin index="188" name="fmc_hpc2_hb09_n" ></pin>
				<pin index="190" name="fmc_hpc2_hb13_p" ></pin>
				<pin index="191" name="fmc_hpc2_hb13_n" ></pin>
				<pin index="193" name="fmc_hpc2_hb19_p" ></pin>
				<pin index="194" name="fmc_hpc2_hb19_n" ></pin>
				<pin index="196" name="fmc_hpc2_hb21_p" ></pin>
				<pin index="197" name="fmc_hpc2_hb21_n" ></pin>
				<pin index="204" name="fmc_hpc2_ha00_cc_p" ></pin>
				<pin index="205" name="fmc_hpc2_ha00_cc_n" ></pin>
				<pin index="207" name="fmc_hpc2_ha04_p" ></pin>
				<pin index="208" name="fmc_hpc2_ha04_n" ></pin>
				<pin index="210" name="fmc_hpc2_ha08_p" ></pin>
				<pin index="211" name="fmc_hpc2_ha08_n" ></pin>
				<pin index="213" name="fmc_hpc2_ha12_p" ></pin>
				<pin index="214" name="fmc_hpc2_ha12_n" ></pin>
				<pin index="216" name="fmc_hpc2_ha15_p" ></pin>
				<pin index="217" name="fmc_hpc2_ha15_n" ></pin>
				<pin index="219" name="fmc_hpc2_ha19_p" ></pin>
				<pin index="220" name="fmc_hpc2_ha19_n" ></pin>
				<pin index="222" name="fmc_hpc2_hb02_p" ></pin>
				<pin index="223" name="fmc_hpc2_hb02_n" ></pin>
				<pin index="225" name="fmc_hpc2_hb04_p" ></pin>
				<pin index="226" name="fmc_hpc2_hb04_n" ></pin>
				<pin index="228" name="fmc_hpc2_hb08_p" ></pin>
				<pin index="229" name="fmc_hpc2_hb08_n" ></pin>
				<pin index="231" name="fmc_hpc2_hb12_p" ></pin>
				<pin index="232" name="fmc_hpc2_hb12_n" ></pin>
				<pin index="234" name="fmc_hpc2_hb16_p" ></pin>
				<pin index="235" name="fmc_hpc2_hb16_n" ></pin>
				<pin index="237" name="fmc_hpc2_hb20_p" ></pin>
				<pin index="238" name="fmc_hpc2_hb20_n" ></pin>
				<pin index="242" name="fmc_hpc2_clk1_m2c_p"></pin> 
				<pin index="243" name="fmc_hpc2_clk1_m2c_n"></pin> 
				<pin index="246" name="fmc_hpc2_la00_cc_p"></pin> 
				<pin index="247" name="fmc_hpc2_la00_cc_n"></pin> 
				<pin index="249" name="fmc_hpc2_la03_p"></pin> 
				<pin index="250" name="fmc_hpc2_la03_n"></pin> 
				<pin index="252" name="fmc_hpc2_la08_p"></pin> 
				<pin index="253" name="fmc_hpc2_la08_n"></pin> 
				<pin index="255" name="fmc_hpc2_la12_p"></pin> 
				<pin index="256" name="fmc_hpc2_la12_n"></pin> 
				<pin index="258" name="fmc_hpc2_la16_p"></pin> 
				<pin index="259" name="fmc_hpc2_la16_n"></pin> 
				<pin index="261" name="fmc_hpc2_la20_p"></pin> 
				<pin index="262" name="fmc_hpc2_la20_n"></pin> 
				<pin index="264" name="fmc_hpc2_la22_p"></pin> 
				<pin index="265" name="fmc_hpc2_la22_n"></pin> 
				<pin index="267" name="fmc_hpc2_la25_p"></pin> 
				<pin index="268" name="fmc_hpc2_la25_n"></pin> 
				<pin index="270" name="fmc_hpc2_la29_p"></pin> 
				<pin index="271" name="fmc_hpc2_la29_n"></pin> 
				<pin index="273" name="fmc_hpc2_la31_p"></pin> 
				<pin index="274" name="fmc_hpc2_la31_n"></pin> 
				<pin index="276" name="fmc_hpc2_la33_p"></pin> 
				<pin index="277" name="fmc_hpc2_la33_n"></pin> 
				<pin index="282" name="fmc_hpc2_prsnt_m2c_b_ls"></pin> 
				<pin index="284" name="fmc_hpc2_clk0_m2c_p"></pin> 
				<pin index="285" name="fmc_hpc2_clk0_m2c_n"></pin> 
				<pin index="287" name="fmc_hpc2_la02_p"></pin> 
				<pin index="288" name="fmc_hpc2_la02_n"></pin> 
				<pin index="290" name="fmc_hpc2_la04_p"></pin> 
				<pin index="291" name="fmc_hpc2_la04_n"></pin> 
				<pin index="293" name="fmc_hpc2_la07_p"></pin> 
				<pin index="294" name="fmc_hpc2_la07_n"></pin> 
				<pin index="296" name="fmc_hpc2_la11_p"></pin> 
				<pin index="297" name="fmc_hpc2_la11_n"></pin> 
				<pin index="299" name="fmc_hpc2_la15_p"></pin> 
				<pin index="300" name="fmc_hpc2_la15_n"></pin> 
				<pin index="302" name="fmc_hpc2_la19_p"></pin> 
				<pin index="303" name="fmc_hpc2_la19_n"></pin> 
				<pin index="305" name="fmc_hpc2_la21_p"></pin> 
				<pin index="306" name="fmc_hpc2_la21_n"></pin> 
				<pin index="308" name="fmc_hpc2_la24_p"></pin> 
				<pin index="309" name="fmc_hpc2_la24_n"></pin> 
				<pin index="311" name="fmc_hpc2_la28_p"></pin> 
				<pin index="312" name="fmc_hpc2_la28_n"></pin> 
				<pin index="314" name="fmc_hpc2_la30_p"></pin> 
				<pin index="315" name="fmc_hpc2_la30_n"></pin> 
				<pin index="317" name="fmc_hpc2_la32_p"></pin>    
				<pin index="318" name="fmc_hpc2_la32_n"></pin>  

				<pin index="326" name="fmc_hpc2_ha03_p" ></pin>
				<pin index="327" name="fmc_hpc2_ha03_n" ></pin>
				<pin index="329" name="fmc_hpc2_ha07_p" ></pin>
				<pin index="330" name="fmc_hpc2_ha07_n" ></pin>
				<pin index="332" name="fmc_hpc2_ha11_p" ></pin>
				<pin index="333" name="fmc_hpc2_ha11_n" ></pin>
				<pin index="335" name="fmc_hpc2_ha14_p" ></pin>
				<pin index="336" name="fmc_hpc2_ha14_n" ></pin>
				<pin index="338" name="fmc_hpc2_ha18_p" ></pin>
				<pin index="339" name="fmc_hpc2_ha18_n" ></pin>
				<pin index="341" name="fmc_hpc2_ha22_p" ></pin>
				<pin index="342" name="fmc_hpc2_ha22_n" ></pin>
				<pin index="344" name="fmc_hpc2_hb01_p" ></pin>
				<pin index="345" name="fmc_hpc2_hb01_n" ></pin>
				<pin index="347" name="fmc_hpc2_hb07_p" ></pin>
				<pin index="348" name="fmc_hpc2_hb07_n" ></pin>
				<pin index="350" name="fmc_hpc2_hb11_p" ></pin>
				<pin index="351" name="fmc_hpc2_hb11_n" ></pin>
				<pin index="353" name="fmc_hpc2_hb15_p" ></pin>
				<pin index="354" name="fmc_hpc2_hb15_n" ></pin>
				<pin index="356" name="fmc_hpc2_hb18_p" ></pin>
				<pin index="357" name="fmc_hpc2_hb18_n" ></pin>
				<pin index="367" name="fmc_hpc2_ha02_p" ></pin>
				<pin index="368" name="fmc_hpc2_ha02_n" ></pin>
				<pin index="370" name="fmc_hpc2_ha06_p" ></pin>
				<pin index="371" name="fmc_hpc2_ha06_n" ></pin>
				<pin index="373" name="fmc_hpc2_ha10_p" ></pin>
				<pin index="374" name="fmc_hpc2_ha10_n" ></pin>
				<pin index="376" name="fmc_hpc2_ha17_cc_p" ></pin>
				<pin index="377" name="fmc_hpc2_ha17_cc_n" ></pin>
				<pin index="379" name="fmc_hpc2_ha21_p" ></pin>
				<pin index="380" name="fmc_hpc2_ha21_n" ></pin>
				<pin index="382" name="fmc_hpc2_ha23_p" ></pin>
				<pin index="383" name="fmc_hpc2_ha23_n" ></pin>
				<pin index="385" name="fmc_hpc2_hb00_cc_p" ></pin>
				<pin index="386" name="fmc_hpc2_hb00_cc_n" ></pin>
				<pin index="388" name="fmc_hpc2_hb06_cc_p" ></pin>
				<pin index="389" name="fmc_hpc2_hb06_cc_n" ></pin>
				<pin index="391" name="fmc_hpc2_hb10_p" ></pin>
				<pin index="392" name="fmc_hpc2_hb10_n" ></pin>
				<pin index="394" name="fmc_hpc2_hb14_p" ></pin>
				<pin index="395" name="fmc_hpc2_hb14_n" ></pin>
				<pin index="397" name="fmc_hpc2_hb17_cc_p" ></pin>
				<pin index="398" name="fmc_hpc2_hb17_cc_n" ></pin> 
			</pins>
		</component>

  <component name="hdmi_out" display_name="HDMI-OUT ports" type="chip" sub_type="chip" major_group="HDMI-OUT">
    <description>HDMI-OUT ports</description>
  </component>

  <component name="hdmi_out_clk" display_name="HDMI-OUT clock port" type="chip" sub_type="chip" major_group="HDMI-OUT">
    <description>HDMI-OUT clock port</description>
  </component>

  <component name="hdmi_out_iic" display_name="HDMI-OUT I2C" type="chip" sub_type="chip" major_group="HDMI-OUT">
    <description>HDMI-OUT I2C interface</description>
  </component>

  <component name="global_reset" display_name="Global reset (active 0)" type="chip" sub_type="chip" major_group="Miscellaneous">
    <description>Global reset (active 0)</description>
  </component>

</components>

<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>

<connections>
  <connection name="part0_clk_osc2" component1="part0" component2="clk_osc2">
    <connection_map name="part0_clk_osc2_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_clk_osc3" component1="part0" component2="clk_osc3">
    <connection_map name="part0_clk_osc3_1" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_clk0_pllout1" component1="part0" component2="clk0_pllout1">
    <connection_map name="part0_clk0_pllout1_1" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_clk1_pllout1" component1="part0" component2="clk1_pllout1">
    <connection_map name="part0_clk1_pllout1_1" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_clk2_pllout1" component1="part0" component2="clk2_pllout1">
    <connection_map name="part0_clk2_pllout1_1" c1_st_index="1325" c1_end_index="1326" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_clk3_pllout1" component1="part0" component2="clk3_pllout1">
    <connection_map name="part0_clk3_pllout1_1" c1_st_index="1327" c1_end_index="1328" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_clk4_pllout1" component1="part0" component2="clk4_pllout1">
    <connection_map name="part0_clk4_pllout1_1" c1_st_index="1329" c1_end_index="1330" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_clk5_pllout1" component1="part0" component2="clk5_pllout1">
    <connection_map name="part0_clk5_pllout1_1" c1_st_index="1331" c1_end_index="1332" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_clk6_pllout1" component1="part0" component2="clk6_pllout1">
    <connection_map name="part0_clk6_pllout1_1" c1_st_index="1333" c1_end_index="1334" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  
  <connection name="part0_sdram_c0_clk0_200mhz" component1="part0" component2="sdram_c0_clk0_200mhz">
    <connection_map name="part0_sdram_c0_clk0_200mhz_1" c1_st_index="267" c1_end_index="268" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_sdram_c1_clk1_200mhz" component1="part0" component2="sdram_c1_clk1_200mhz">
    <connection_map name="part0_sdram_c1_clk1_200mhz_1" c1_st_index="265" c1_end_index="266" c2_st_index="0" c2_end_index="1" typical_delay="5"/> 	
  </connection>

  <connection name="part0_CLK2_200MHz" component1="part0" component2="rld_c0_clk2_200mhz">
    <connection_map name="part0_CLK2_200MHz_1" c1_st_index="304" c1_end_index="305" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_CLK3_200MHz" component1="part0" component2="rld_c1_clk3_200mhz">
    <connection_map name="part0_CLK3_200MHz_1" c1_st_index="306" c1_end_index="307" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>

  <connection name="part0_clk0_gth00" component1="part0" component2="clk0_gth00">
    <connection_map name="part0_clk0_gth00_1" c1_st_index="1311" c1_end_index="1312" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>

  <connection name="part0_clk0_gth01" component1="part0" component2="clk0_gth01">
    <connection_map name="part0_clk0_gth01_1" c1_st_index="1313" c1_end_index="1314" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>

  <connection name="part0_clk0_gth02" component1="part0" component2="clk0_gth02">
    <connection_map name="part0_clk0_gth02_1" c1_st_index="1315" c1_end_index="1316" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>

  <connection name="part0_clk0_gth04" component1="part0" component2="clk0_gth04">
    <connection_map name="part0_clk0_gth04_1" c1_st_index="1317" c1_end_index="1318" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>

  <connection name="part0_clk0_gth05" component1="part0" component2="clk0_gth05">
    <connection_map name="part0_clk0_gth05_1" c1_st_index="1319" c1_end_index="1320" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>

  <connection name="part0_clk0_gth06" component1="part0" component2="clk0_gth06">
    <connection_map name="part0_clk0_gth06_1" c1_st_index="1321" c1_end_index="1322" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>

  <connection name="part0_clk0_gth07" component1="part0" component2="clk0_gth07">
    <connection_map name="part0_clk0_gth07_1" c1_st_index="1323" c1_end_index="1324" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  
   <connection name="part0_qsfp" component1="part0" component2="qsfp">
    <connection_map name="part0_qsfp_1" typical_delay="5" c1_st_index="15" c1_end_index="32" c2_st_index="0" c2_end_index="17"/>
   </connection>

   <connection name="part0_iic_qsfp" component1="part0" component2="iic_qsfp">
      <connection_map name="part0_iic_qsfp_1" typical_delay="5" c1_st_index="13" c1_end_index="14" c2_st_index="0" c2_end_index="1"/>
    </connection>    

  <connection name="part0_ddr4_sdram_c0_2000" component1="part0" component2="ddr4_sdram_c0_2000">
    <connection_map name="part0_ddr4_sdram_c0_2000_1" c1_st_index="33" c1_end_index="148" c2_st_index="0" c2_end_index="115" typical_delay="5"/>
  </connection> 
  
   <connection name="part0_ddr4_sdram_c0_1600" component1="part0" component2="ddr4_sdram_c0_1600">
    <connection_map name="part0_ddr4_sdram_c0_1600_1" c1_st_index="33" c1_end_index="148" c2_st_index="0" c2_end_index="115" typical_delay="5"/>
    <connection_map name="part0_ddr4_sdram_c0_1600_2" c1_st_index="1340" c1_end_index="1344" c2_st_index="0" c2_end_index="4" typical_delay="5"/>
  </connection>  

  <connection name="part0_ddr4_sdram_c1_2000" component1="part0" component2="ddr4_sdram_c1_2000">
    <connection_map name="part0_ddr4_sdram_c1_2000_1" c1_st_index="149" c1_end_index="264" c2_st_index="0" c2_end_index="115" typical_delay="5"/>
  </connection>  

  <connection name="part0_ddr4_sdram_c1_1600" component1="part0" component2="ddr4_sdram_c1_1600">
    <connection_map name="part0_ddr4_sdram_c1_1600_1" c1_st_index="149" c1_end_index="264" c2_st_index="0" c2_end_index="115" typical_delay="5"/>
    <connection_map name="part0_ddr4_sdram_c1_1600_2" c1_st_index="1335" c1_end_index="1339" c2_st_index="0" c2_end_index="4" typical_delay="5"/>
  </connection> 

   <connection name="part0_c1_ddr4_iic" component1="part0" component2="c1_ddr4_iic">
      <connection_map name="part0_c1_ddr4_iic_1" typical_delay="5" c1_st_index="1306" c1_end_index="1307" c2_st_index="0" c2_end_index="1"/>
    </connection>

   <connection name="part0_c2_ddr4_iic" component1="part0" component2="c2_ddr4_iic">
      <connection_map name="part0_c2_ddr4_iic_1" typical_delay="5" c1_st_index="1308" c1_end_index="1309" c2_st_index="0" c2_end_index="1"/>
    </connection>

  <connection name="part0_pcie_refclk" component1="part0" component2="pcie_refclk">
    <connection_map name="part0_pcie_refclk1" c1_st_index="269" c1_end_index="270" c2_st_index="0" c2_end_index="1" typical_delay="5"/>
  </connection>
  <connection name="part0_pci_express" component1="part0" component2="pci_express">
    <connection_map name="part0_pcie_express_1" c1_st_index="272" c1_end_index="303" c2_st_index="0" c2_end_index="31"/> 
  </connection>
  <connection name="part0_pcie_perstn" component1="part0" component2="pci_express">
    <connection_map name="part0_pcie_perstn_1" c1_st_index="271" c1_end_index="271" c2_st_index="0" c2_end_index="0"/>
  </connection>

  <connection name="part0_fmc1_connector" component1="part0" component2="FMC1_CONNECTOR">
<connection_map name="fmc_hpc0_la00_cc_n" c1_st_index="308" c1_end_index="308" c2_st_index="247" c2_end_index="247"/>
<connection_map name="fmc_hpc0_la00_cc_p" c1_st_index="309" c1_end_index="309" c2_st_index="246" c2_end_index="246"/>
<connection_map name="fmc_hpc0_la01_cc_n" c1_st_index="310" c1_end_index="310" c2_st_index="128" c2_end_index="128"/>
<connection_map name="fmc_hpc0_la01_cc_p" c1_st_index="311" c1_end_index="311" c2_st_index="129" c2_end_index="129"/>
<connection_map name="fmc_hpc0_la02_n" c1_st_index="312" c1_end_index="312" c2_st_index="288" c2_end_index="288"/>
<connection_map name="fmc_hpc0_la02_p" c1_st_index="313" c1_end_index="313" c2_st_index="287" c2_end_index="287"/>
<connection_map name="fmc_hpc0_la03_n" c1_st_index="314" c1_end_index="314" c2_st_index="250" c2_end_index="250"/>
<connection_map name="fmc_hpc0_la03_p" c1_st_index="315" c1_end_index="315" c2_st_index="249" c2_end_index="249"/>
<connection_map name="fmc_hpc0_la04_n" c1_st_index="316" c1_end_index="316" c2_st_index="291" c2_end_index="291"/>
<connection_map name="fmc_hpc0_la04_p" c1_st_index="317" c1_end_index="317" c2_st_index="290" c2_end_index="290"/>
<connection_map name="fmc_hpc0_la05_n" c1_st_index="318" c1_end_index="318" c2_st_index="132" c2_end_index="132"/>
<connection_map name="fmc_hpc0_la05_p" c1_st_index="319" c1_end_index="319" c2_st_index="131" c2_end_index="131"/>
<connection_map name="fmc_hpc0_la06_n" c1_st_index="320" c1_end_index="320" c2_st_index="91" c2_end_index="91"/>
<connection_map name="fmc_hpc0_la06_p" c1_st_index="321" c1_end_index="321" c2_st_index="90" c2_end_index="90"/>
<connection_map name="fmc_hpc0_la07_n" c1_st_index="322" c1_end_index="322" c2_st_index="294" c2_end_index="294"/>
<connection_map name="fmc_hpc0_la07_p" c1_st_index="323" c1_end_index="323" c2_st_index="293" c2_end_index="293"/>
<connection_map name="fmc_hpc0_la08_n" c1_st_index="324" c1_end_index="324" c2_st_index="253" c2_end_index="253"/>
<connection_map name="fmc_hpc0_la08_p" c1_st_index="325" c1_end_index="325" c2_st_index="252" c2_end_index="252"/>
<connection_map name="fmc_hpc0_la09_n" c1_st_index="326" c1_end_index="326" c2_st_index="135" c2_end_index="135"/>
<connection_map name="fmc_hpc0_la09_p" c1_st_index="327" c1_end_index="327" c2_st_index="134" c2_end_index="134"/>
<connection_map name="fmc_hpc0_la10_n" c1_st_index="328" c1_end_index="328" c2_st_index="95" c2_end_index="95"/>
<connection_map name="fmc_hpc0_la10_p" c1_st_index="329" c1_end_index="329" c2_st_index="94" c2_end_index="94"/>
<connection_map name="fmc_hpc0_la11_n" c1_st_index="330" c1_end_index="330" c2_st_index="297" c2_end_index="297"/>
<connection_map name="fmc_hpc0_la11_p" c1_st_index="331" c1_end_index="331" c2_st_index="296" c2_end_index="296"/>
<connection_map name="fmc_hpc0_la12_n" c1_st_index="332" c1_end_index="332" c2_st_index="256" c2_end_index="256"/>
<connection_map name="fmc_hpc0_la12_p" c1_st_index="333" c1_end_index="333" c2_st_index="255" c2_end_index="255"/>
<connection_map name="fmc_hpc0_la13_n" c1_st_index="334" c1_end_index="334" c2_st_index="138" c2_end_index="138"/>
<connection_map name="fmc_hpc0_la13_p" c1_st_index="335" c1_end_index="335" c2_st_index="137" c2_end_index="137"/>
<connection_map name="fmc_hpc0_la14_n" c1_st_index="336" c1_end_index="336" c2_st_index="99" c2_end_index="99"/>
<connection_map name="fmc_hpc0_la14_p" c1_st_index="337" c1_end_index="337" c2_st_index="98" c2_end_index="98"/>
<connection_map name="fmc_hpc0_la15_n" c1_st_index="338" c1_end_index="338" c2_st_index="300" c2_end_index="300"/>
<connection_map name="fmc_hpc0_la15_p" c1_st_index="339" c1_end_index="339" c2_st_index="299" c2_end_index="299"/>
<connection_map name="fmc_hpc0_la16_n" c1_st_index="340" c1_end_index="340" c2_st_index="259" c2_end_index="259"/>
<connection_map name="fmc_hpc0_la16_p" c1_st_index="341" c1_end_index="341" c2_st_index="258" c2_end_index="258"/>
<connection_map name="fmc_hpc0_la17_cc_n" c1_st_index="342" c1_end_index="342" c2_st_index="141" c2_end_index="141"/>
<connection_map name="fmc_hpc0_la17_cc_p" c1_st_index="343" c1_end_index="343" c2_st_index="140" c2_end_index="140"/>
<connection_map name="fmc_hpc0_la18_cc_n" c1_st_index="344" c1_end_index="344" c2_st_index="103" c2_end_index="103"/>
<connection_map name="fmc_hpc0_la18_cc_p" c1_st_index="345" c1_end_index="345" c2_st_index="102" c2_end_index="102"/>
<connection_map name="fmc_hpc0_la19_n" c1_st_index="346" c1_end_index="346" c2_st_index="303" c2_end_index="303"/>
<connection_map name="fmc_hpc0_la19_p" c1_st_index="347" c1_end_index="347" c2_st_index="302" c2_end_index="302"/>
<connection_map name="fmc_hpc0_la20_n" c1_st_index="348" c1_end_index="348" c2_st_index="262" c2_end_index="262"/>
<connection_map name="fmc_hpc0_la20_p" c1_st_index="349" c1_end_index="349" c2_st_index="261" c2_end_index="261"/>
<connection_map name="fmc_hpc0_la21_n" c1_st_index="350" c1_end_index="350" c2_st_index="306" c2_end_index="306"/>
<connection_map name="fmc_hpc0_la21_p" c1_st_index="351" c1_end_index="351" c2_st_index="305" c2_end_index="305"/>
<connection_map name="fmc_hpc0_la22_n" c1_st_index="352" c1_end_index="352" c2_st_index="265" c2_end_index="265"/>
<connection_map name="fmc_hpc0_la22_p" c1_st_index="353" c1_end_index="353" c2_st_index="264" c2_end_index="264"/>
<connection_map name="fmc_hpc0_la23_n" c1_st_index="354" c1_end_index="354" c2_st_index="144" c2_end_index="144"/>
<connection_map name="fmc_hpc0_la23_p" c1_st_index="355" c1_end_index="355" c2_st_index="143" c2_end_index="143"/>
<connection_map name="fmc_hpc0_la24_n" c1_st_index="356" c1_end_index="356" c2_st_index="309" c2_end_index="309"/>
<connection_map name="fmc_hpc0_la24_p" c1_st_index="357" c1_end_index="357" c2_st_index="308" c2_end_index="308"/>
<connection_map name="fmc_hpc0_la25_n" c1_st_index="358" c1_end_index="358" c2_st_index="268" c2_end_index="268"/>
<connection_map name="fmc_hpc0_la25_p" c1_st_index="359" c1_end_index="359" c2_st_index="267" c2_end_index="267"/>
<connection_map name="fmc_hpc0_la26_n" c1_st_index="360" c1_end_index="360" c2_st_index="147" c2_end_index="147"/>
<connection_map name="fmc_hpc0_la26_p" c1_st_index="361" c1_end_index="361" c2_st_index="146" c2_end_index="146"/>
<connection_map name="fmc_hpc0_la27_n" c1_st_index="362" c1_end_index="362" c2_st_index="107" c2_end_index="107"/>
<connection_map name="fmc_hpc0_la27_p" c1_st_index="363" c1_end_index="363" c2_st_index="106" c2_end_index="106"/>
<connection_map name="fmc_hpc0_la28_n" c1_st_index="364" c1_end_index="364" c2_st_index="312" c2_end_index="312"/>
<connection_map name="fmc_hpc0_la28_p" c1_st_index="365" c1_end_index="365" c2_st_index="311" c2_end_index="311"/>
<connection_map name="fmc_hpc0_la29_n" c1_st_index="366" c1_end_index="366" c2_st_index="271" c2_end_index="271"/>
<connection_map name="fmc_hpc0_la29_p" c1_st_index="367" c1_end_index="367" c2_st_index="270" c2_end_index="270"/>
<connection_map name="fmc_hpc0_la30_n" c1_st_index="368" c1_end_index="368" c2_st_index="315" c2_end_index="315"/>
<connection_map name="fmc_hpc0_la30_p" c1_st_index="369" c1_end_index="369" c2_st_index="314" c2_end_index="314"/>
<connection_map name="fmc_hpc0_la31_n" c1_st_index="370" c1_end_index="370" c2_st_index="274" c2_end_index="274"/>
<connection_map name="fmc_hpc0_la31_p" c1_st_index="371" c1_end_index="371" c2_st_index="273" c2_end_index="273"/>
<connection_map name="fmc_hpc0_la32_n" c1_st_index="372" c1_end_index="372" c2_st_index="318" c2_end_index="318"/>
<connection_map name="fmc_hpc0_la32_p" c1_st_index="373" c1_end_index="373" c2_st_index="317" c2_end_index="317"/>
<connection_map name="fmc_hpc0_la33_n" c1_st_index="374" c1_end_index="374" c2_st_index="277" c2_end_index="277"/>
<connection_map name="fmc_hpc0_la33_p" c1_st_index="375" c1_end_index="375" c2_st_index="276" c2_end_index="276"/>

<connection_map name="fmc_hpc0_clk0_m2c_n" c1_st_index="376" c1_end_index="376" c2_st_index="285" c2_end_index="285"/>
<connection_map name="fmc_hpc0_clk0_m2c_p" c1_st_index="377" c1_end_index="377" c2_st_index="284" c2_end_index="284"/>
<connection_map name="fmc_hpc0_clk1_m2c_n" c1_st_index="378" c1_end_index="378" c2_st_index="243" c2_end_index="243"/>
<connection_map name="fmc_hpc0_clk1_m2c_p" c1_st_index="379" c1_end_index="379" c2_st_index="242" c2_end_index="242"/>

<connection_map name="fmc_hpc0_gbtclk0_m2c_p" c1_st_index="380" c1_end_index="380" c2_st_index="" c2_end_index=""/>
<connection_map name="fmc_hpc0_gbtclk0_m2c_n" c1_st_index="381" c1_end_index="381" c2_st_index="" c2_end_index=""/>
<connection_map name="fmc_hpc0_gbtclk1_m2c_p" c1_st_index="382" c1_end_index="382" c2_st_index="" c2_end_index=""/>
<connection_map name="fmc_hpc0_gbtclk1_m2c_n" c1_st_index="383" c1_end_index="383" c2_st_index="" c2_end_index=""/>

<connection_map name="fmc_hpc0_ha00_cc_n" c1_st_index="384" c1_end_index="384" c2_st_index="205" c2_end_index="205"/>
<connection_map name="fmc_hpc0_ha00_cc_p" c1_st_index="385" c1_end_index="385" c2_st_index="204" c2_end_index="204"/>
<connection_map name="fmc_hpc0_ha01_cc_n" c1_st_index="386" c1_end_index="386" c2_st_index="163" c2_end_index="163"/>
<connection_map name="fmc_hpc0_ha01_cc_p" c1_st_index="387" c1_end_index="387" c2_st_index="162" c2_end_index="162"/>
<connection_map name="fmc_hpc0_ha02_n" c1_st_index="388" c1_end_index="388" c2_st_index="368" c2_end_index="368"/>
<connection_map name="fmc_hpc0_ha02_p" c1_st_index="389" c1_end_index="389" c2_st_index="367" c2_end_index="367"/>
<connection_map name="fmc_hpc0_ha03_n" c1_st_index="390" c1_end_index="390" c2_st_index="327" c2_end_index="327"/>
<connection_map name="fmc_hpc0_ha03_p" c1_st_index="391" c1_end_index="391" c2_st_index="326" c2_end_index="326"/>
<connection_map name="fmc_hpc0_ha04_n" c1_st_index="392" c1_end_index="392" c2_st_index="208" c2_end_index="208"/>
<connection_map name="fmc_hpc0_ha04_p" c1_st_index="393" c1_end_index="393" c2_st_index="207" c2_end_index="207"/>
<connection_map name="fmc_hpc0_ha05_n" c1_st_index="394" c1_end_index="394" c2_st_index="167" c2_end_index="167"/>
<connection_map name="fmc_hpc0_ha05_p" c1_st_index="395" c1_end_index="395" c2_st_index="166" c2_end_index="166"/>
<connection_map name="fmc_hpc0_ha06_n" c1_st_index="396" c1_end_index="396" c2_st_index="371" c2_end_index="371"/>
<connection_map name="fmc_hpc0_ha06_p" c1_st_index="397" c1_end_index="397" c2_st_index="370" c2_end_index="370"/>
<connection_map name="fmc_hpc0_ha07_n" c1_st_index="398" c1_end_index="398" c2_st_index="330" c2_end_index="330"/>
<connection_map name="fmc_hpc0_ha07_p" c1_st_index="399" c1_end_index="399" c2_st_index="329" c2_end_index="329"/>
<connection_map name="fmc_hpc0_ha08_n" c1_st_index="400" c1_end_index="400" c2_st_index="211" c2_end_index="211"/>
<connection_map name="fmc_hpc0_ha08_p" c1_st_index="401" c1_end_index="401" c2_st_index="210" c2_end_index="210"/>
<connection_map name="fmc_hpc0_ha09_n" c1_st_index="402" c1_end_index="402" c2_st_index="170" c2_end_index="170"/>
<connection_map name="fmc_hpc0_ha09_p" c1_st_index="403" c1_end_index="403" c2_st_index="169" c2_end_index="169"/>
<connection_map name="fmc_hpc0_ha10_n" c1_st_index="404" c1_end_index="404" c2_st_index="374" c2_end_index="374"/>
<connection_map name="fmc_hpc0_ha10_p" c1_st_index="405" c1_end_index="405" c2_st_index="373" c2_end_index="373"/>
<connection_map name="fmc_hpc0_ha11_n" c1_st_index="406" c1_end_index="406" c2_st_index="333" c2_end_index="333"/>
<connection_map name="fmc_hpc0_ha11_p" c1_st_index="407" c1_end_index="407" c2_st_index="332" c2_end_index="332"/>
<connection_map name="fmc_hpc0_ha12_n" c1_st_index="408" c1_end_index="408" c2_st_index="214" c2_end_index="214"/>
<connection_map name="fmc_hpc0_ha12_p" c1_st_index="409" c1_end_index="409" c2_st_index="213" c2_end_index="213"/>
<connection_map name="fmc_hpc0_ha13_n" c1_st_index="410" c1_end_index="410" c2_st_index="173" c2_end_index="173"/>
<connection_map name="fmc_hpc0_ha13_p" c1_st_index="411" c1_end_index="411" c2_st_index="172" c2_end_index="172"/>
<connection_map name="fmc_hpc0_ha14_n" c1_st_index="412" c1_end_index="412" c2_st_index="336" c2_end_index="336"/>
<connection_map name="fmc_hpc0_ha14_p" c1_st_index="413" c1_end_index="413" c2_st_index="335" c2_end_index="335"/>
<connection_map name="fmc_hpc0_ha15_n" c1_st_index="414" c1_end_index="414" c2_st_index="217" c2_end_index="217"/>
<connection_map name="fmc_hpc0_ha15_p" c1_st_index="415" c1_end_index="415" c2_st_index="216" c2_end_index="216"/>
<connection_map name="fmc_hpc0_ha16_n" c1_st_index="416" c1_end_index="416" c2_st_index="176" c2_end_index="176"/>
<connection_map name="fmc_hpc0_ha16_p" c1_st_index="417" c1_end_index="417" c2_st_index="175" c2_end_index="175"/>

<connection_map name="fmc_hpc0_hb00_cc_n" c1_st_index="418" c1_end_index="418" c2_st_index="386" c2_end_index="386"/>
<connection_map name="fmc_hpc0_hb00_cc_p" c1_st_index="419" c1_end_index="419" c2_st_index="385" c2_end_index="385"/>
<connection_map name="fmc_hpc0_hb01_n" c1_st_index="420" c1_end_index="420" c2_st_index="345" c2_end_index="345"/>
<connection_map name="fmc_hpc0_hb01_p" c1_st_index="421" c1_end_index="421" c2_st_index="344" c2_end_index="344"/>
<connection_map name="fmc_hpc0_hb02_n" c1_st_index="422" c1_end_index="422" c2_st_index="223" c2_end_index="223"/>
<connection_map name="fmc_hpc0_hb02_p" c1_st_index="423" c1_end_index="423" c2_st_index="222" c2_end_index="222"/>
<connection_map name="fmc_hpc0_hb03_n" c1_st_index="424" c1_end_index="424" c2_st_index="182" c2_end_index="182"/>
<connection_map name="fmc_hpc0_hb03_p" c1_st_index="425" c1_end_index="425" c2_st_index="181" c2_end_index="181"/>
<connection_map name="fmc_hpc0_hb04_n" c1_st_index="426" c1_end_index="426" c2_st_index="226" c2_end_index="226"/>
<connection_map name="fmc_hpc0_hb04_p" c1_st_index="427" c1_end_index="427" c2_st_index="225" c2_end_index="225"/>
<connection_map name="fmc_hpc0_hb05_n" c1_st_index="428" c1_end_index="428" c2_st_index="185" c2_end_index="185"/>
<connection_map name="fmc_hpc0_hb05_p" c1_st_index="429" c1_end_index="429" c2_st_index="184" c2_end_index="184"/>
<connection_map name="fmc_hpc0_hb06_cc_n" c1_st_index="430" c1_end_index="430" c2_st_index="389" c2_end_index="389"/>
<connection_map name="fmc_hpc0_hb06_cc_p" c1_st_index="431" c1_end_index="431" c2_st_index="388" c2_end_index="388"/>
<connection_map name="fmc_hpc0_hb07_n" c1_st_index="432" c1_end_index="432" c2_st_index="348" c2_end_index="348"/>
<connection_map name="fmc_hpc0_hb07_p" c1_st_index="433" c1_end_index="433" c2_st_index="347" c2_end_index="347"/>
<connection_map name="fmc_hpc0_hb08_n" c1_st_index="434" c1_end_index="434" c2_st_index="229" c2_end_index="229"/>
<connection_map name="fmc_hpc0_hb08_p" c1_st_index="435" c1_end_index="435" c2_st_index="228" c2_end_index="228"/>
<connection_map name="fmc_hpc0_hb09_n" c1_st_index="436" c1_end_index="436" c2_st_index="188" c2_end_index="188"/>
<connection_map name="fmc_hpc0_hb09_p" c1_st_index="437" c1_end_index="437" c2_st_index="187" c2_end_index="187"/>
<connection_map name="fmc_hpc0_hb10_n" c1_st_index="438" c1_end_index="438" c2_st_index="392" c2_end_index="392"/>
<connection_map name="fmc_hpc0_hb10_p" c1_st_index="439" c1_end_index="439" c2_st_index="391" c2_end_index="391"/>
<connection_map name="fmc_hpc0_hb11_n" c1_st_index="440" c1_end_index="440" c2_st_index="351" c2_end_index="351"/>
<connection_map name="fmc_hpc0_hb11_p" c1_st_index="441" c1_end_index="441" c2_st_index="352" c2_end_index="352"/>
<connection_map name="fmc_hpc0_hb12_n" c1_st_index="442" c1_end_index="442" c2_st_index="232" c2_end_index="232"/>
<connection_map name="fmc_hpc0_hb12_p" c1_st_index="443" c1_end_index="443" c2_st_index="231" c2_end_index="231"/>
<connection_map name="fmc_hpc0_hb13_n" c1_st_index="444" c1_end_index="444" c2_st_index="191" c2_end_index="191"/>
<connection_map name="fmc_hpc0_hb13_p" c1_st_index="445" c1_end_index="445" c2_st_index="190" c2_end_index="190"/>
<connection_map name="fmc_hpc0_hb14_n" c1_st_index="446" c1_end_index="446" c2_st_index="395" c2_end_index="395"/>
<connection_map name="fmc_hpc0_hb14_p" c1_st_index="447" c1_end_index="447" c2_st_index="394" c2_end_index="394"/>
<connection_map name="fmc_hpc0_hb15_n" c1_st_index="448" c1_end_index="448" c2_st_index="354" c2_end_index="354"/>
<connection_map name="fmc_hpc0_hb15_p" c1_st_index="449" c1_end_index="449" c2_st_index="353" c2_end_index="353"/>
<connection_map name="fmc_hpc0_hb16_n" c1_st_index="450" c1_end_index="450" c2_st_index="235" c2_end_index="235"/>
<connection_map name="fmc_hpc0_hb16_p" c1_st_index="451" c1_end_index="451" c2_st_index="234" c2_end_index="234"/>
<connection_map name="fmc_hpc0_hb17_cc_n" c1_st_index="452" c1_end_index="452" c2_st_index="398" c2_end_index="398"/>
<connection_map name="fmc_hpc0_hb17_cc_p" c1_st_index="453" c1_end_index="453" c2_st_index="397" c2_end_index="397"/>
<connection_map name="fmc_hpc0_hb18_n" c1_st_index="454" c1_end_index="454" c2_st_index="357" c2_end_index="357"/>
<connection_map name="fmc_hpc0_hb18_p" c1_st_index="455" c1_end_index="455" c2_st_index="356" c2_end_index="356"/>
<connection_map name="fmc_hpc0_hb19_n" c1_st_index="456" c1_end_index="456" c2_st_index="194" c2_end_index="194"/>
<connection_map name="fmc_hpc0_hb19_p" c1_st_index="457" c1_end_index="457" c2_st_index="193" c2_end_index="193"/>
<connection_map name="fmc_hpc0_hb20_n" c1_st_index="458" c1_end_index="458" c2_st_index="238" c2_end_index="238"/>
<connection_map name="fmc_hpc0_hb20_p" c1_st_index="459" c1_end_index="459" c2_st_index="237" c2_end_index="237"/>
<connection_map name="fmc_hpc0_hb21_n" c1_st_index="460" c1_end_index="460" c2_st_index="197" c2_end_index="197"/>
<connection_map name="fmc_hpc0_hb21_p" c1_st_index="461" c1_end_index="461" c2_st_index="196" c2_end_index="196"/>

<connection_map name="fmc_hpc0_iic_scl_main" c1_st_index="462" c1_end_index="462" c2_st_index="110" c2_end_index="110"/>
<connection_map name="fmc_hpc0_iic_sda_main" c1_st_index="463" c1_end_index="463" c2_st_index="111" c2_end_index="111"/>
  </connection>

  <connection name="part0_fmc2_connector" component1="part0" component2="FMC2_CONNECTOR">
<connection_map name="fmc_hpc1_la00_cc_n" c1_st_index="708" c1_end_index="708" c2_st_index="247" c2_end_index="247"/>
<connection_map name="fmc_hpc1_la00_cc_p" c1_st_index="709" c1_end_index="709" c2_st_index="246" c2_end_index="246"/>
<connection_map name="fmc_hpc1_la01_cc_n" c1_st_index="710" c1_end_index="710" c2_st_index="128" c2_end_index="128"/>
<connection_map name="fmc_hpc1_la01_cc_p" c1_st_index="711" c1_end_index="711" c2_st_index="129" c2_end_index="129"/>
<connection_map name="fmc_hpc1_la02_n" c1_st_index="712" c1_end_index="712" c2_st_index="288" c2_end_index="288"/>
<connection_map name="fmc_hpc1_la02_p" c1_st_index="713" c1_end_index="713" c2_st_index="287" c2_end_index="287"/>
<connection_map name="fmc_hpc1_la03_n" c1_st_index="714" c1_end_index="714" c2_st_index="250" c2_end_index="250"/>
<connection_map name="fmc_hpc1_la03_p" c1_st_index="715" c1_end_index="715" c2_st_index="249" c2_end_index="249"/>
<connection_map name="fmc_hpc1_la04_n" c1_st_index="716" c1_end_index="716" c2_st_index="291" c2_end_index="291"/>
<connection_map name="fmc_hpc1_la04_p" c1_st_index="717" c1_end_index="717" c2_st_index="290" c2_end_index="290"/>
<connection_map name="fmc_hpc1_la05_n" c1_st_index="718" c1_end_index="718" c2_st_index="132" c2_end_index="132"/>
<connection_map name="fmc_hpc1_la05_p" c1_st_index="719" c1_end_index="719" c2_st_index="131" c2_end_index="131"/>
<connection_map name="fmc_hpc1_la06_n" c1_st_index="720" c1_end_index="720" c2_st_index="91" c2_end_index="91"/>
<connection_map name="fmc_hpc1_la06_p" c1_st_index="721" c1_end_index="721" c2_st_index="90" c2_end_index="90"/>
<connection_map name="fmc_hpc1_la07_n" c1_st_index="722" c1_end_index="722" c2_st_index="294" c2_end_index="294"/>
<connection_map name="fmc_hpc1_la07_p" c1_st_index="723" c1_end_index="723" c2_st_index="293" c2_end_index="293"/>
<connection_map name="fmc_hpc1_la08_n" c1_st_index="724" c1_end_index="724" c2_st_index="253" c2_end_index="253"/>
<connection_map name="fmc_hpc1_la08_p" c1_st_index="725" c1_end_index="725" c2_st_index="252" c2_end_index="252"/>
<connection_map name="fmc_hpc1_la09_n" c1_st_index="726" c1_end_index="726" c2_st_index="135" c2_end_index="135"/>
<connection_map name="fmc_hpc1_la09_p" c1_st_index="727" c1_end_index="727" c2_st_index="134" c2_end_index="134"/>
<connection_map name="fmc_hpc1_la10_n" c1_st_index="728" c1_end_index="728" c2_st_index="95" c2_end_index="95"/>
<connection_map name="fmc_hpc1_la10_p" c1_st_index="729" c1_end_index="729" c2_st_index="94" c2_end_index="94"/>
<connection_map name="fmc_hpc1_la11_n" c1_st_index="730" c1_end_index="730" c2_st_index="297" c2_end_index="297"/>
<connection_map name="fmc_hpc1_la11_p" c1_st_index="731" c1_end_index="731" c2_st_index="296" c2_end_index="296"/>
<connection_map name="fmc_hpc1_la12_n" c1_st_index="732" c1_end_index="732" c2_st_index="256" c2_end_index="256"/>
<connection_map name="fmc_hpc1_la12_p" c1_st_index="733" c1_end_index="733" c2_st_index="255" c2_end_index="255"/>
<connection_map name="fmc_hpc1_la13_n" c1_st_index="734" c1_end_index="734" c2_st_index="138" c2_end_index="138"/>
<connection_map name="fmc_hpc1_la13_p" c1_st_index="735" c1_end_index="735" c2_st_index="137" c2_end_index="137"/>
<connection_map name="fmc_hpc1_la14_n" c1_st_index="736" c1_end_index="736" c2_st_index="99" c2_end_index="99"/>
<connection_map name="fmc_hpc1_la14_p" c1_st_index="737" c1_end_index="737" c2_st_index="98" c2_end_index="98"/>
<connection_map name="fmc_hpc1_la15_n" c1_st_index="738" c1_end_index="738" c2_st_index="300" c2_end_index="300"/>
<connection_map name="fmc_hpc1_la15_p" c1_st_index="739" c1_end_index="739" c2_st_index="299" c2_end_index="299"/>
<connection_map name="fmc_hpc1_la16_n" c1_st_index="740" c1_end_index="740" c2_st_index="259" c2_end_index="259"/>
<connection_map name="fmc_hpc1_la16_p" c1_st_index="741" c1_end_index="741" c2_st_index="258" c2_end_index="258"/>
<connection_map name="fmc_hpc1_la17_cc_n" c1_st_index="742" c1_end_index="742" c2_st_index="141" c2_end_index="141"/>
<connection_map name="fmc_hpc1_la17_cc_p" c1_st_index="743" c1_end_index="743" c2_st_index="140" c2_end_index="140"/>
<connection_map name="fmc_hpc1_la18_cc_n" c1_st_index="744" c1_end_index="744" c2_st_index="103" c2_end_index="103"/>
<connection_map name="fmc_hpc1_la18_cc_p" c1_st_index="745" c1_end_index="745" c2_st_index="102" c2_end_index="102"/>
<connection_map name="fmc_hpc1_la19_n" c1_st_index="746" c1_end_index="746" c2_st_index="303" c2_end_index="303"/>
<connection_map name="fmc_hpc1_la19_p" c1_st_index="747" c1_end_index="747" c2_st_index="302" c2_end_index="302"/>
<connection_map name="fmc_hpc1_la20_n" c1_st_index="748" c1_end_index="748" c2_st_index="262" c2_end_index="262"/>
<connection_map name="fmc_hpc1_la20_p" c1_st_index="749" c1_end_index="749" c2_st_index="261" c2_end_index="261"/>
<connection_map name="fmc_hpc1_la21_n" c1_st_index="750" c1_end_index="750" c2_st_index="306" c2_end_index="306"/>
<connection_map name="fmc_hpc1_la21_p" c1_st_index="751" c1_end_index="751" c2_st_index="305" c2_end_index="305"/>
<connection_map name="fmc_hpc1_la22_n" c1_st_index="752" c1_end_index="752" c2_st_index="265" c2_end_index="265"/>
<connection_map name="fmc_hpc1_la22_p" c1_st_index="753" c1_end_index="753" c2_st_index="264" c2_end_index="264"/>
<connection_map name="fmc_hpc1_la23_n" c1_st_index="754" c1_end_index="754" c2_st_index="144" c2_end_index="144"/>
<connection_map name="fmc_hpc1_la23_p" c1_st_index="755" c1_end_index="755" c2_st_index="143" c2_end_index="143"/>
<connection_map name="fmc_hpc1_la24_n" c1_st_index="756" c1_end_index="756" c2_st_index="309" c2_end_index="309"/>
<connection_map name="fmc_hpc1_la24_p" c1_st_index="757" c1_end_index="757" c2_st_index="308" c2_end_index="308"/>
<connection_map name="fmc_hpc1_la25_n" c1_st_index="758" c1_end_index="758" c2_st_index="268" c2_end_index="268"/>
<connection_map name="fmc_hpc1_la25_p" c1_st_index="759" c1_end_index="759" c2_st_index="267" c2_end_index="267"/>
<connection_map name="fmc_hpc1_la26_n" c1_st_index="760" c1_end_index="760" c2_st_index="147" c2_end_index="147"/>
<connection_map name="fmc_hpc1_la26_p" c1_st_index="761" c1_end_index="761" c2_st_index="146" c2_end_index="146"/>
<connection_map name="fmc_hpc1_la27_n" c1_st_index="762" c1_end_index="762" c2_st_index="107" c2_end_index="107"/>
<connection_map name="fmc_hpc1_la27_p" c1_st_index="763" c1_end_index="763" c2_st_index="106" c2_end_index="106"/>
<connection_map name="fmc_hpc1_la28_n" c1_st_index="764" c1_end_index="764" c2_st_index="312" c2_end_index="312"/>
<connection_map name="fmc_hpc1_la28_p" c1_st_index="765" c1_end_index="765" c2_st_index="311" c2_end_index="311"/>
<connection_map name="fmc_hpc1_la29_n" c1_st_index="766" c1_end_index="766" c2_st_index="271" c2_end_index="271"/>
<connection_map name="fmc_hpc1_la29_p" c1_st_index="767" c1_end_index="767" c2_st_index="270" c2_end_index="270"/>
<connection_map name="fmc_hpc1_la30_n" c1_st_index="768" c1_end_index="768" c2_st_index="315" c2_end_index="315"/>
<connection_map name="fmc_hpc1_la30_p" c1_st_index="769" c1_end_index="769" c2_st_index="314" c2_end_index="314"/>
<connection_map name="fmc_hpc1_la31_n" c1_st_index="770" c1_end_index="770" c2_st_index="274" c2_end_index="274"/>
<connection_map name="fmc_hpc1_la31_p" c1_st_index="771" c1_end_index="771" c2_st_index="273" c2_end_index="273"/>
<connection_map name="fmc_hpc1_la32_n" c1_st_index="772" c1_end_index="772" c2_st_index="318" c2_end_index="318"/>
<connection_map name="fmc_hpc1_la32_p" c1_st_index="773" c1_end_index="773" c2_st_index="317" c2_end_index="317"/>
<connection_map name="fmc_hpc1_la33_n" c1_st_index="774" c1_end_index="774" c2_st_index="277" c2_end_index="277"/>
<connection_map name="fmc_hpc1_la33_p" c1_st_index="775" c1_end_index="775" c2_st_index="276" c2_end_index="276"/>

<connection_map name="fmc_hpc1_clk0_m2c_n" c1_st_index="776" c1_end_index="776" c2_st_index="285" c2_end_index="285"/>
<connection_map name="fmc_hpc1_clk0_m2c_p" c1_st_index="777" c1_end_index="777" c2_st_index="284" c2_end_index="284"/>
<connection_map name="fmc_hpc1_clk1_m2c_n" c1_st_index="778" c1_end_index="778" c2_st_index="243" c2_end_index="243"/>
<connection_map name="fmc_hpc1_clk1_m2c_p" c1_st_index="779" c1_end_index="779" c2_st_index="242" c2_end_index="242"/>

<connection_map name="fmc_hpc1_gbtclk0_m2c_p" c1_st_index="780" c1_end_index="780" c2_st_index="" c2_end_index=""/>
<connection_map name="fmc_hpc1_gbtclk0_m2c_n" c1_st_index="781" c1_end_index="781" c2_st_index="" c2_end_index=""/>
<connection_map name="fmc_hpc1_gbtclk1_m2c_p" c1_st_index="782" c1_end_index="782" c2_st_index="" c2_end_index=""/>
<connection_map name="fmc_hpc1_gbtclk1_m2c_n" c1_st_index="783" c1_end_index="783" c2_st_index="" c2_end_index=""/>

<connection_map name="fmc_hpc1_ha00_cc_n" c1_st_index="784" c1_end_index="784" c2_st_index="205" c2_end_index="205"/>
<connection_map name="fmc_hpc1_ha00_cc_p" c1_st_index="785" c1_end_index="785" c2_st_index="204" c2_end_index="204"/>
<connection_map name="fmc_hpc1_ha01_cc_n" c1_st_index="786" c1_end_index="786" c2_st_index="163" c2_end_index="163"/>
<connection_map name="fmc_hpc1_ha01_cc_p" c1_st_index="787" c1_end_index="787" c2_st_index="162" c2_end_index="162"/>
<connection_map name="fmc_hpc1_ha02_n" c1_st_index="788" c1_end_index="788" c2_st_index="368" c2_end_index="368"/>
<connection_map name="fmc_hpc1_ha02_p" c1_st_index="789" c1_end_index="789" c2_st_index="367" c2_end_index="367"/>
<connection_map name="fmc_hpc1_ha03_n" c1_st_index="790" c1_end_index="790" c2_st_index="327" c2_end_index="327"/>
<connection_map name="fmc_hpc1_ha03_p" c1_st_index="791" c1_end_index="791" c2_st_index="326" c2_end_index="326"/>
<connection_map name="fmc_hpc1_ha04_n" c1_st_index="792" c1_end_index="792" c2_st_index="208" c2_end_index="208"/>
<connection_map name="fmc_hpc1_ha04_p" c1_st_index="793" c1_end_index="793" c2_st_index="207" c2_end_index="207"/>
<connection_map name="fmc_hpc1_ha05_n" c1_st_index="794" c1_end_index="794" c2_st_index="167" c2_end_index="167"/>
<connection_map name="fmc_hpc1_ha05_p" c1_st_index="795" c1_end_index="795" c2_st_index="166" c2_end_index="166"/>
<connection_map name="fmc_hpc1_ha06_n" c1_st_index="796" c1_end_index="796" c2_st_index="371" c2_end_index="371"/>
<connection_map name="fmc_hpc1_ha06_p" c1_st_index="797" c1_end_index="797" c2_st_index="370" c2_end_index="370"/>
<connection_map name="fmc_hpc1_ha07_n" c1_st_index="798" c1_end_index="798" c2_st_index="330" c2_end_index="330"/>
<connection_map name="fmc_hpc1_ha07_p" c1_st_index="799" c1_end_index="799" c2_st_index="329" c2_end_index="329"/>
<connection_map name="fmc_hpc1_ha08_n" c1_st_index="800" c1_end_index="800" c2_st_index="211" c2_end_index="211"/>
<connection_map name="fmc_hpc1_ha08_p" c1_st_index="801" c1_end_index="801" c2_st_index="210" c2_end_index="210"/>
<connection_map name="fmc_hpc1_ha09_n" c1_st_index="802" c1_end_index="802" c2_st_index="170" c2_end_index="170"/>
<connection_map name="fmc_hpc1_ha09_p" c1_st_index="803" c1_end_index="803" c2_st_index="169" c2_end_index="169"/>
<connection_map name="fmc_hpc1_ha10_n" c1_st_index="804" c1_end_index="804" c2_st_index="374" c2_end_index="374"/>
<connection_map name="fmc_hpc1_ha10_p" c1_st_index="805" c1_end_index="805" c2_st_index="373" c2_end_index="373"/>
<connection_map name="fmc_hpc1_ha11_n" c1_st_index="806" c1_end_index="806" c2_st_index="333" c2_end_index="333"/>
<connection_map name="fmc_hpc1_ha11_p" c1_st_index="807" c1_end_index="807" c2_st_index="332" c2_end_index="332"/>
<connection_map name="fmc_hpc1_ha12_n" c1_st_index="808" c1_end_index="808" c2_st_index="214" c2_end_index="214"/>
<connection_map name="fmc_hpc1_ha12_p" c1_st_index="809" c1_end_index="809" c2_st_index="213" c2_end_index="213"/>
<connection_map name="fmc_hpc1_ha13_n" c1_st_index="810" c1_end_index="810" c2_st_index="173" c2_end_index="173"/>
<connection_map name="fmc_hpc1_ha13_p" c1_st_index="811" c1_end_index="811" c2_st_index="172" c2_end_index="172"/>
<connection_map name="fmc_hpc1_ha14_n" c1_st_index="812" c1_end_index="812" c2_st_index="336" c2_end_index="336"/>
<connection_map name="fmc_hpc1_ha14_p" c1_st_index="813" c1_end_index="813" c2_st_index="335" c2_end_index="335"/>
<connection_map name="fmc_hpc1_ha15_n" c1_st_index="814" c1_end_index="814" c2_st_index="217" c2_end_index="217"/>
<connection_map name="fmc_hpc1_ha15_p" c1_st_index="815" c1_end_index="815" c2_st_index="216" c2_end_index="216"/>
<connection_map name="fmc_hpc1_ha16_n" c1_st_index="816" c1_end_index="816" c2_st_index="176" c2_end_index="176"/>
<connection_map name="fmc_hpc1_ha16_p" c1_st_index="817" c1_end_index="817" c2_st_index="175" c2_end_index="175"/>

<connection_map name="fmc_hpc1_hb00_cc_n" c1_st_index="818" c1_end_index="818" c2_st_index="386" c2_end_index="386"/>
<connection_map name="fmc_hpc1_hb00_cc_p" c1_st_index="819" c1_end_index="819" c2_st_index="385" c2_end_index="385"/>
<connection_map name="fmc_hpc1_hb01_n" c1_st_index="820" c1_end_index="820" c2_st_index="345" c2_end_index="345"/>
<connection_map name="fmc_hpc1_hb01_p" c1_st_index="821" c1_end_index="821" c2_st_index="344" c2_end_index="344"/>
<connection_map name="fmc_hpc1_hb02_n" c1_st_index="822" c1_end_index="822" c2_st_index="223" c2_end_index="223"/>
<connection_map name="fmc_hpc1_hb02_p" c1_st_index="823" c1_end_index="823" c2_st_index="222" c2_end_index="222"/>
<connection_map name="fmc_hpc1_hb03_n" c1_st_index="824" c1_end_index="824" c2_st_index="182" c2_end_index="182"/>
<connection_map name="fmc_hpc1_hb03_p" c1_st_index="825" c1_end_index="825" c2_st_index="181" c2_end_index="181"/>
<connection_map name="fmc_hpc1_hb04_n" c1_st_index="826" c1_end_index="826" c2_st_index="226" c2_end_index="226"/>
<connection_map name="fmc_hpc1_hb04_p" c1_st_index="827" c1_end_index="827" c2_st_index="225" c2_end_index="225"/>
<connection_map name="fmc_hpc1_hb05_n" c1_st_index="828" c1_end_index="828" c2_st_index="185" c2_end_index="185"/>
<connection_map name="fmc_hpc1_hb05_p" c1_st_index="829" c1_end_index="829" c2_st_index="184" c2_end_index="184"/>
<connection_map name="fmc_hpc1_hb06_cc_n" c1_st_index="830" c1_end_index="830" c2_st_index="389" c2_end_index="389"/>
<connection_map name="fmc_hpc1_hb06_cc_p" c1_st_index="831" c1_end_index="831" c2_st_index="388" c2_end_index="388"/>
<connection_map name="fmc_hpc1_hb07_n" c1_st_index="832" c1_end_index="832" c2_st_index="348" c2_end_index="348"/>
<connection_map name="fmc_hpc1_hb07_p" c1_st_index="833" c1_end_index="833" c2_st_index="347" c2_end_index="347"/>
<connection_map name="fmc_hpc1_hb08_n" c1_st_index="834" c1_end_index="834" c2_st_index="229" c2_end_index="229"/>
<connection_map name="fmc_hpc1_hb08_p" c1_st_index="835" c1_end_index="835" c2_st_index="228" c2_end_index="228"/>
<connection_map name="fmc_hpc1_hb09_n" c1_st_index="836" c1_end_index="836" c2_st_index="188" c2_end_index="188"/>
<connection_map name="fmc_hpc1_hb09_p" c1_st_index="837" c1_end_index="837" c2_st_index="187" c2_end_index="187"/>
<connection_map name="fmc_hpc1_hb10_n" c1_st_index="838" c1_end_index="838" c2_st_index="392" c2_end_index="392"/>
<connection_map name="fmc_hpc1_hb10_p" c1_st_index="839" c1_end_index="839" c2_st_index="391" c2_end_index="391"/>
<connection_map name="fmc_hpc1_hb11_n" c1_st_index="840" c1_end_index="840" c2_st_index="351" c2_end_index="351"/>
<connection_map name="fmc_hpc1_hb11_p" c1_st_index="841" c1_end_index="841" c2_st_index="352" c2_end_index="352"/>
<connection_map name="fmc_hpc1_hb12_n" c1_st_index="842" c1_end_index="842" c2_st_index="232" c2_end_index="232"/>
<connection_map name="fmc_hpc1_hb12_p" c1_st_index="843" c1_end_index="843" c2_st_index="231" c2_end_index="231"/>
<connection_map name="fmc_hpc1_hb13_n" c1_st_index="844" c1_end_index="844" c2_st_index="191" c2_end_index="191"/>
<connection_map name="fmc_hpc1_hb13_p" c1_st_index="845" c1_end_index="845" c2_st_index="190" c2_end_index="190"/>
<connection_map name="fmc_hpc1_hb14_n" c1_st_index="846" c1_end_index="846" c2_st_index="395" c2_end_index="395"/>
<connection_map name="fmc_hpc1_hb14_p" c1_st_index="847" c1_end_index="847" c2_st_index="394" c2_end_index="394"/>
<connection_map name="fmc_hpc1_hb15_n" c1_st_index="848" c1_end_index="848" c2_st_index="354" c2_end_index="354"/>
<connection_map name="fmc_hpc1_hb15_p" c1_st_index="849" c1_end_index="849" c2_st_index="353" c2_end_index="353"/>
<connection_map name="fmc_hpc1_hb16_n" c1_st_index="850" c1_end_index="850" c2_st_index="235" c2_end_index="235"/>
<connection_map name="fmc_hpc1_hb16_p" c1_st_index="851" c1_end_index="851" c2_st_index="234" c2_end_index="234"/>
<connection_map name="fmc_hpc1_hb17_cc_n" c1_st_index="852" c1_end_index="852" c2_st_index="398" c2_end_index="398"/>
<connection_map name="fmc_hpc1_hb17_cc_p" c1_st_index="853" c1_end_index="853" c2_st_index="397" c2_end_index="397"/>
<connection_map name="fmc_hpc1_hb18_n" c1_st_index="854" c1_end_index="854" c2_st_index="357" c2_end_index="357"/>
<connection_map name="fmc_hpc1_hb18_p" c1_st_index="855" c1_end_index="855" c2_st_index="356" c2_end_index="356"/>
<connection_map name="fmc_hpc1_hb19_n" c1_st_index="856" c1_end_index="856" c2_st_index="194" c2_end_index="194"/>
<connection_map name="fmc_hpc1_hb19_p" c1_st_index="857" c1_end_index="857" c2_st_index="193" c2_end_index="193"/>
<connection_map name="fmc_hpc1_hb20_n" c1_st_index="858" c1_end_index="858" c2_st_index="238" c2_end_index="238"/>
<connection_map name="fmc_hpc1_hb20_p" c1_st_index="859" c1_end_index="859" c2_st_index="237" c2_end_index="237"/>
<connection_map name="fmc_hpc1_hb21_n" c1_st_index="860" c1_end_index="860" c2_st_index="197" c2_end_index="197"/>
<connection_map name="fmc_hpc1_hb21_p" c1_st_index="861" c1_end_index="861" c2_st_index="196" c2_end_index="196"/>

<connection_map name="fmc_hpc1_iic_scl_main" c1_st_index="862" c1_end_index="862" c2_st_index="110" c2_end_index="110"/>
<connection_map name="fmc_hpc1_iic_sda_main" c1_st_index="863" c1_end_index="863" c2_st_index="111" c2_end_index="111"/>
  </connection>

  <connection name="part0_fmc3_connector" component1="part0" component2="FMC3_CONNECTOR">
<connection_map name="fmc_hpc2_la00_cc_n" c1_st_index="1108" c1_end_index="1108" c2_st_index="247" c2_end_index="247"/>
<connection_map name="fmc_hpc2_la00_cc_p" c1_st_index="1109" c1_end_index="1109" c2_st_index="246" c2_end_index="246"/>
<connection_map name="fmc_hpc2_la01_cc_n" c1_st_index="1110" c1_end_index="1110" c2_st_index="128" c2_end_index="128"/>
<connection_map name="fmc_hpc2_la01_cc_p" c1_st_index="1111" c1_end_index="1111" c2_st_index="129" c2_end_index="129"/>
<connection_map name="fmc_hpc2_la02_n" c1_st_index="1112" c1_end_index="1112" c2_st_index="288" c2_end_index="288"/>
<connection_map name="fmc_hpc2_la02_p" c1_st_index="1113" c1_end_index="1113" c2_st_index="287" c2_end_index="287"/>
<connection_map name="fmc_hpc2_la03_n" c1_st_index="1114" c1_end_index="1114" c2_st_index="250" c2_end_index="250"/>
<connection_map name="fmc_hpc2_la03_p" c1_st_index="1115" c1_end_index="1115" c2_st_index="249" c2_end_index="249"/>
<connection_map name="fmc_hpc2_la04_n" c1_st_index="1116" c1_end_index="1116" c2_st_index="291" c2_end_index="291"/>
<connection_map name="fmc_hpc2_la04_p" c1_st_index="1117" c1_end_index="1117" c2_st_index="290" c2_end_index="290"/>
<connection_map name="fmc_hpc2_la05_n" c1_st_index="1118" c1_end_index="1118" c2_st_index="132" c2_end_index="132"/>
<connection_map name="fmc_hpc2_la05_p" c1_st_index="1119" c1_end_index="1119" c2_st_index="131" c2_end_index="131"/>
<connection_map name="fmc_hpc2_la06_n" c1_st_index="1120" c1_end_index="1120" c2_st_index="91" c2_end_index="91"/>
<connection_map name="fmc_hpc2_la06_p" c1_st_index="1121" c1_end_index="1121" c2_st_index="90" c2_end_index="90"/>
<connection_map name="fmc_hpc2_la07_n" c1_st_index="1122" c1_end_index="1122" c2_st_index="294" c2_end_index="294"/>
<connection_map name="fmc_hpc2_la07_p" c1_st_index="1123" c1_end_index="1123" c2_st_index="293" c2_end_index="293"/>
<connection_map name="fmc_hpc2_la08_n" c1_st_index="1124" c1_end_index="1124" c2_st_index="253" c2_end_index="253"/>
<connection_map name="fmc_hpc2_la08_p" c1_st_index="1125" c1_end_index="1125" c2_st_index="252" c2_end_index="252"/>
<connection_map name="fmc_hpc2_la09_n" c1_st_index="1126" c1_end_index="1126" c2_st_index="135" c2_end_index="135"/>
<connection_map name="fmc_hpc2_la09_p" c1_st_index="1127" c1_end_index="1127" c2_st_index="134" c2_end_index="134"/>
<connection_map name="fmc_hpc2_la10_n" c1_st_index="1128" c1_end_index="1128" c2_st_index="95" c2_end_index="95"/>
<connection_map name="fmc_hpc2_la10_p" c1_st_index="1129" c1_end_index="1129" c2_st_index="94" c2_end_index="94"/>
<connection_map name="fmc_hpc2_la11_n" c1_st_index="1130" c1_end_index="1130" c2_st_index="297" c2_end_index="297"/>
<connection_map name="fmc_hpc2_la11_p" c1_st_index="1131" c1_end_index="1131" c2_st_index="296" c2_end_index="296"/>
<connection_map name="fmc_hpc2_la12_n" c1_st_index="1132" c1_end_index="1132" c2_st_index="256" c2_end_index="256"/>
<connection_map name="fmc_hpc2_la12_p" c1_st_index="1133" c1_end_index="1133" c2_st_index="255" c2_end_index="255"/>
<connection_map name="fmc_hpc2_la13_n" c1_st_index="1134" c1_end_index="1134" c2_st_index="138" c2_end_index="138"/>
<connection_map name="fmc_hpc2_la13_p" c1_st_index="1135" c1_end_index="1135" c2_st_index="137" c2_end_index="137"/>
<connection_map name="fmc_hpc2_la14_n" c1_st_index="1136" c1_end_index="1136" c2_st_index="99" c2_end_index="99"/>
<connection_map name="fmc_hpc2_la14_p" c1_st_index="1137" c1_end_index="1137" c2_st_index="98" c2_end_index="98"/>
<connection_map name="fmc_hpc2_la15_n" c1_st_index="1138" c1_end_index="1138" c2_st_index="300" c2_end_index="300"/>
<connection_map name="fmc_hpc2_la15_p" c1_st_index="1139" c1_end_index="1139" c2_st_index="299" c2_end_index="299"/>
<connection_map name="fmc_hpc2_la16_n" c1_st_index="1140" c1_end_index="1140" c2_st_index="259" c2_end_index="259"/>
<connection_map name="fmc_hpc2_la16_p" c1_st_index="1141" c1_end_index="1141" c2_st_index="258" c2_end_index="258"/>
<connection_map name="fmc_hpc2_la17_cc_n" c1_st_index="1142" c1_end_index="1142" c2_st_index="141" c2_end_index="141"/>
<connection_map name="fmc_hpc2_la17_cc_p" c1_st_index="1143" c1_end_index="1143" c2_st_index="140" c2_end_index="140"/>
<connection_map name="fmc_hpc2_la18_cc_n" c1_st_index="1144" c1_end_index="1144" c2_st_index="103" c2_end_index="103"/>
<connection_map name="fmc_hpc2_la18_cc_p" c1_st_index="1145" c1_end_index="1145" c2_st_index="102" c2_end_index="102"/>
<connection_map name="fmc_hpc2_la19_n" c1_st_index="1146" c1_end_index="1146" c2_st_index="303" c2_end_index="303"/>
<connection_map name="fmc_hpc2_la19_p" c1_st_index="1147" c1_end_index="1147" c2_st_index="302" c2_end_index="302"/>
<connection_map name="fmc_hpc2_la20_n" c1_st_index="1148" c1_end_index="1148" c2_st_index="262" c2_end_index="262"/>
<connection_map name="fmc_hpc2_la20_p" c1_st_index="1149" c1_end_index="1149" c2_st_index="261" c2_end_index="261"/>
<connection_map name="fmc_hpc2_la21_n" c1_st_index="1150" c1_end_index="1150" c2_st_index="306" c2_end_index="306"/>
<connection_map name="fmc_hpc2_la21_p" c1_st_index="1151" c1_end_index="1151" c2_st_index="305" c2_end_index="305"/>
<connection_map name="fmc_hpc2_la22_n" c1_st_index="1152" c1_end_index="1152" c2_st_index="265" c2_end_index="265"/>
<connection_map name="fmc_hpc2_la22_p" c1_st_index="1153" c1_end_index="1153" c2_st_index="264" c2_end_index="264"/>
<connection_map name="fmc_hpc2_la23_n" c1_st_index="1154" c1_end_index="1154" c2_st_index="144" c2_end_index="144"/>
<connection_map name="fmc_hpc2_la23_p" c1_st_index="1155" c1_end_index="1155" c2_st_index="143" c2_end_index="143"/>
<connection_map name="fmc_hpc2_la24_n" c1_st_index="1156" c1_end_index="1156" c2_st_index="309" c2_end_index="309"/>
<connection_map name="fmc_hpc2_la24_p" c1_st_index="1157" c1_end_index="1157" c2_st_index="308" c2_end_index="308"/>
<connection_map name="fmc_hpc2_la25_n" c1_st_index="1158" c1_end_index="1158" c2_st_index="268" c2_end_index="268"/>
<connection_map name="fmc_hpc2_la25_p" c1_st_index="1159" c1_end_index="1159" c2_st_index="267" c2_end_index="267"/>
<connection_map name="fmc_hpc2_la26_n" c1_st_index="1160" c1_end_index="1160" c2_st_index="147" c2_end_index="147"/>
<connection_map name="fmc_hpc2_la26_p" c1_st_index="1161" c1_end_index="1161" c2_st_index="146" c2_end_index="146"/>
<connection_map name="fmc_hpc2_la27_n" c1_st_index="1162" c1_end_index="1162" c2_st_index="107" c2_end_index="107"/>
<connection_map name="fmc_hpc2_la27_p" c1_st_index="1163" c1_end_index="1163" c2_st_index="106" c2_end_index="106"/>
<connection_map name="fmc_hpc2_la28_n" c1_st_index="1164" c1_end_index="1164" c2_st_index="312" c2_end_index="312"/>
<connection_map name="fmc_hpc2_la28_p" c1_st_index="1165" c1_end_index="1165" c2_st_index="311" c2_end_index="311"/>
<connection_map name="fmc_hpc2_la29_n" c1_st_index="1166" c1_end_index="1166" c2_st_index="271" c2_end_index="271"/>
<connection_map name="fmc_hpc2_la29_p" c1_st_index="1167" c1_end_index="1167" c2_st_index="270" c2_end_index="270"/>
<connection_map name="fmc_hpc2_la30_n" c1_st_index="1168" c1_end_index="1168" c2_st_index="315" c2_end_index="315"/>
<connection_map name="fmc_hpc2_la30_p" c1_st_index="1169" c1_end_index="1169" c2_st_index="314" c2_end_index="314"/>
<connection_map name="fmc_hpc2_la31_n" c1_st_index="1170" c1_end_index="1170" c2_st_index="274" c2_end_index="274"/>
<connection_map name="fmc_hpc2_la31_p" c1_st_index="1171" c1_end_index="1171" c2_st_index="273" c2_end_index="273"/>
<connection_map name="fmc_hpc2_la32_n" c1_st_index="1172" c1_end_index="1172" c2_st_index="318" c2_end_index="318"/>
<connection_map name="fmc_hpc2_la32_p" c1_st_index="1173" c1_end_index="1173" c2_st_index="317" c2_end_index="317"/>
<connection_map name="fmc_hpc2_la33_n" c1_st_index="1174" c1_end_index="1174" c2_st_index="277" c2_end_index="277"/>
<connection_map name="fmc_hpc2_la33_p" c1_st_index="1175" c1_end_index="1175" c2_st_index="276" c2_end_index="276"/>

<connection_map name="fmc_hpc2_clk0_m2c_n" c1_st_index="1176" c1_end_index="1176" c2_st_index="285" c2_end_index="285"/>
<connection_map name="fmc_hpc2_clk0_m2c_p" c1_st_index="1177" c1_end_index="1177" c2_st_index="284" c2_end_index="284"/>
<connection_map name="fmc_hpc2_clk1_m2c_n" c1_st_index="1178" c1_end_index="1178" c2_st_index="243" c2_end_index="243"/>
<connection_map name="fmc_hpc2_clk1_m2c_p" c1_st_index="1179" c1_end_index="1179" c2_st_index="242" c2_end_index="242"/>

<connection_map name="fmc_hpc2_gbtclk0_m2c_p" c1_st_index="1180" c1_end_index="1180" c2_st_index="" c2_end_index=""/>
<connection_map name="fmc_hpc2_gbtclk0_m2c_n" c1_st_index="1181" c1_end_index="1181" c2_st_index="" c2_end_index=""/>
<connection_map name="fmc_hpc2_gbtclk1_m2c_p" c1_st_index="1182" c1_end_index="1182" c2_st_index="" c2_end_index=""/>
<connection_map name="fmc_hpc2_gbtclk1_m2c_n" c1_st_index="1183" c1_end_index="1183" c2_st_index="" c2_end_index=""/>

<connection_map name="fmc_hpc2_ha00_cc_n" c1_st_index="1184" c1_end_index="1184" c2_st_index="205" c2_end_index="205"/>
<connection_map name="fmc_hpc2_ha00_cc_p" c1_st_index="1185" c1_end_index="1185" c2_st_index="204" c2_end_index="204"/>
<connection_map name="fmc_hpc2_ha01_cc_n" c1_st_index="1186" c1_end_index="1186" c2_st_index="163" c2_end_index="163"/>
<connection_map name="fmc_hpc2_ha01_cc_p" c1_st_index="1187" c1_end_index="1187" c2_st_index="162" c2_end_index="162"/>
<connection_map name="fmc_hpc2_ha02_n" c1_st_index="1188" c1_end_index="1188" c2_st_index="368" c2_end_index="368"/>
<connection_map name="fmc_hpc2_ha02_p" c1_st_index="1189" c1_end_index="1189" c2_st_index="367" c2_end_index="367"/>
<connection_map name="fmc_hpc2_ha03_n" c1_st_index="1190" c1_end_index="1190" c2_st_index="327" c2_end_index="327"/>
<connection_map name="fmc_hpc2_ha03_p" c1_st_index="1191" c1_end_index="1191" c2_st_index="326" c2_end_index="326"/>
<connection_map name="fmc_hpc2_ha04_n" c1_st_index="1192" c1_end_index="1192" c2_st_index="208" c2_end_index="208"/>
<connection_map name="fmc_hpc2_ha04_p" c1_st_index="1193" c1_end_index="1193" c2_st_index="207" c2_end_index="207"/>
<connection_map name="fmc_hpc2_ha05_n" c1_st_index="1194" c1_end_index="1194" c2_st_index="167" c2_end_index="167"/>
<connection_map name="fmc_hpc2_ha05_p" c1_st_index="1195" c1_end_index="1195" c2_st_index="166" c2_end_index="166"/>
<connection_map name="fmc_hpc2_ha06_n" c1_st_index="1196" c1_end_index="1196" c2_st_index="371" c2_end_index="371"/>
<connection_map name="fmc_hpc2_ha06_p" c1_st_index="1197" c1_end_index="1197" c2_st_index="370" c2_end_index="370"/>
<connection_map name="fmc_hpc2_ha07_n" c1_st_index="1198" c1_end_index="1198" c2_st_index="330" c2_end_index="330"/>
<connection_map name="fmc_hpc2_ha07_p" c1_st_index="1199" c1_end_index="1199" c2_st_index="329" c2_end_index="329"/>
<connection_map name="fmc_hpc2_ha08_n" c1_st_index="1200" c1_end_index="1200" c2_st_index="211" c2_end_index="211"/>
<connection_map name="fmc_hpc2_ha08_p" c1_st_index="1201" c1_end_index="1201" c2_st_index="210" c2_end_index="210"/>
<connection_map name="fmc_hpc2_ha09_n" c1_st_index="1202" c1_end_index="1202" c2_st_index="170" c2_end_index="170"/>
<connection_map name="fmc_hpc2_ha09_p" c1_st_index="1203" c1_end_index="1203" c2_st_index="169" c2_end_index="169"/>
<connection_map name="fmc_hpc2_ha10_n" c1_st_index="1204" c1_end_index="1204" c2_st_index="374" c2_end_index="374"/>
<connection_map name="fmc_hpc2_ha10_p" c1_st_index="1205" c1_end_index="1205" c2_st_index="373" c2_end_index="373"/>
<connection_map name="fmc_hpc2_ha11_n" c1_st_index="1206" c1_end_index="1206" c2_st_index="333" c2_end_index="333"/>
<connection_map name="fmc_hpc2_ha11_p" c1_st_index="1207" c1_end_index="1207" c2_st_index="332" c2_end_index="332"/>
<connection_map name="fmc_hpc2_ha12_n" c1_st_index="1208" c1_end_index="1208" c2_st_index="214" c2_end_index="214"/>
<connection_map name="fmc_hpc2_ha12_p" c1_st_index="1209" c1_end_index="1209" c2_st_index="213" c2_end_index="213"/>
<connection_map name="fmc_hpc2_ha13_n" c1_st_index="1210" c1_end_index="1210" c2_st_index="173" c2_end_index="173"/>
<connection_map name="fmc_hpc2_ha13_p" c1_st_index="1211" c1_end_index="1211" c2_st_index="172" c2_end_index="172"/>
<connection_map name="fmc_hpc2_ha14_n" c1_st_index="1212" c1_end_index="1212" c2_st_index="336" c2_end_index="336"/>
<connection_map name="fmc_hpc2_ha14_p" c1_st_index="1213" c1_end_index="1213" c2_st_index="335" c2_end_index="335"/>
<connection_map name="fmc_hpc2_ha15_n" c1_st_index="1214" c1_end_index="1214" c2_st_index="217" c2_end_index="217"/>
<connection_map name="fmc_hpc2_ha15_p" c1_st_index="1215" c1_end_index="1215" c2_st_index="216" c2_end_index="216"/>
<connection_map name="fmc_hpc2_ha16_n" c1_st_index="1216" c1_end_index="1216" c2_st_index="176" c2_end_index="176"/>
<connection_map name="fmc_hpc2_ha16_p" c1_st_index="1217" c1_end_index="1217" c2_st_index="175" c2_end_index="175"/>

<connection_map name="fmc_hpc2_hb00_cc_n" c1_st_index="1218" c1_end_index="1218" c2_st_index="386" c2_end_index="386"/>
<connection_map name="fmc_hpc2_hb00_cc_p" c1_st_index="1219" c1_end_index="1219" c2_st_index="385" c2_end_index="385"/>
<connection_map name="fmc_hpc2_hb01_n" c1_st_index="1220" c1_end_index="1220" c2_st_index="345" c2_end_index="345"/>
<connection_map name="fmc_hpc2_hb01_p" c1_st_index="1221" c1_end_index="1221" c2_st_index="344" c2_end_index="344"/>
<connection_map name="fmc_hpc2_hb02_n" c1_st_index="1222" c1_end_index="1222" c2_st_index="223" c2_end_index="223"/>
<connection_map name="fmc_hpc2_hb02_p" c1_st_index="1223" c1_end_index="1223" c2_st_index="222" c2_end_index="222"/>
<connection_map name="fmc_hpc2_hb03_n" c1_st_index="1224" c1_end_index="1224" c2_st_index="182" c2_end_index="182"/>
<connection_map name="fmc_hpc2_hb03_p" c1_st_index="1225" c1_end_index="1225" c2_st_index="181" c2_end_index="181"/>
<connection_map name="fmc_hpc2_hb04_n" c1_st_index="1226" c1_end_index="1226" c2_st_index="226" c2_end_index="226"/>
<connection_map name="fmc_hpc2_hb04_p" c1_st_index="1227" c1_end_index="1227" c2_st_index="225" c2_end_index="225"/>
<connection_map name="fmc_hpc2_hb05_n" c1_st_index="1228" c1_end_index="1228" c2_st_index="185" c2_end_index="185"/>
<connection_map name="fmc_hpc2_hb05_p" c1_st_index="1229" c1_end_index="1229" c2_st_index="184" c2_end_index="184"/>
<connection_map name="fmc_hpc2_hb06_cc_n" c1_st_index="1230" c1_end_index="1230" c2_st_index="389" c2_end_index="389"/>
<connection_map name="fmc_hpc2_hb06_cc_p" c1_st_index="1231" c1_end_index="1231" c2_st_index="388" c2_end_index="388"/>
<connection_map name="fmc_hpc2_hb07_n" c1_st_index="1232" c1_end_index="1232" c2_st_index="348" c2_end_index="348"/>
<connection_map name="fmc_hpc2_hb07_p" c1_st_index="1233" c1_end_index="1233" c2_st_index="347" c2_end_index="347"/>
<connection_map name="fmc_hpc2_hb08_n" c1_st_index="1234" c1_end_index="1234" c2_st_index="229" c2_end_index="229"/>
<connection_map name="fmc_hpc2_hb08_p" c1_st_index="1235" c1_end_index="1235" c2_st_index="228" c2_end_index="228"/>
<connection_map name="fmc_hpc2_hb09_n" c1_st_index="1236" c1_end_index="1236" c2_st_index="188" c2_end_index="188"/>
<connection_map name="fmc_hpc2_hb09_p" c1_st_index="1237" c1_end_index="1237" c2_st_index="187" c2_end_index="187"/>
<connection_map name="fmc_hpc2_hb10_n" c1_st_index="1238" c1_end_index="1238" c2_st_index="392" c2_end_index="392"/>
<connection_map name="fmc_hpc2_hb10_p" c1_st_index="1239" c1_end_index="1239" c2_st_index="391" c2_end_index="391"/>
<connection_map name="fmc_hpc2_hb11_n" c1_st_index="1240" c1_end_index="1240" c2_st_index="351" c2_end_index="351"/>
<connection_map name="fmc_hpc2_hb11_p" c1_st_index="1241" c1_end_index="1241" c2_st_index="352" c2_end_index="352"/>
<connection_map name="fmc_hpc2_hb12_n" c1_st_index="1242" c1_end_index="1242" c2_st_index="232" c2_end_index="232"/>
<connection_map name="fmc_hpc2_hb12_p" c1_st_index="1243" c1_end_index="1243" c2_st_index="231" c2_end_index="231"/>
<connection_map name="fmc_hpc2_hb13_n" c1_st_index="1244" c1_end_index="1244" c2_st_index="191" c2_end_index="191"/>
<connection_map name="fmc_hpc2_hb13_p" c1_st_index="1245" c1_end_index="1245" c2_st_index="190" c2_end_index="190"/>
<connection_map name="fmc_hpc2_hb14_n" c1_st_index="1246" c1_end_index="1246" c2_st_index="395" c2_end_index="395"/>
<connection_map name="fmc_hpc2_hb14_p" c1_st_index="1247" c1_end_index="1247" c2_st_index="394" c2_end_index="394"/>
<connection_map name="fmc_hpc2_hb15_n" c1_st_index="1248" c1_end_index="1248" c2_st_index="354" c2_end_index="354"/>
<connection_map name="fmc_hpc2_hb15_p" c1_st_index="1249" c1_end_index="1249" c2_st_index="353" c2_end_index="353"/>
<connection_map name="fmc_hpc2_hb16_n" c1_st_index="1250" c1_end_index="1250" c2_st_index="235" c2_end_index="235"/>
<connection_map name="fmc_hpc2_hb16_p" c1_st_index="1251" c1_end_index="1251" c2_st_index="234" c2_end_index="234"/>
<connection_map name="fmc_hpc2_hb17_cc_n" c1_st_index="1252" c1_end_index="1252" c2_st_index="398" c2_end_index="398"/>
<connection_map name="fmc_hpc2_hb17_cc_p" c1_st_index="1253" c1_end_index="1253" c2_st_index="397" c2_end_index="397"/>
<connection_map name="fmc_hpc2_hb18_n" c1_st_index="1254" c1_end_index="1254" c2_st_index="357" c2_end_index="357"/>
<connection_map name="fmc_hpc2_hb18_p" c1_st_index="1255" c1_end_index="1255" c2_st_index="356" c2_end_index="356"/>
<connection_map name="fmc_hpc2_hb19_n" c1_st_index="1256" c1_end_index="1256" c2_st_index="194" c2_end_index="194"/>
<connection_map name="fmc_hpc2_hb19_p" c1_st_index="1257" c1_end_index="1257" c2_st_index="193" c2_end_index="193"/>
<connection_map name="fmc_hpc2_hb20_n" c1_st_index="1258" c1_end_index="1258" c2_st_index="238" c2_end_index="238"/>
<connection_map name="fmc_hpc2_hb20_p" c1_st_index="1259" c1_end_index="1259" c2_st_index="237" c2_end_index="237"/>
<connection_map name="fmc_hpc2_hb21_n" c1_st_index="1260" c1_end_index="1260" c2_st_index="197" c2_end_index="197"/>
<connection_map name="fmc_hpc2_hb21_p" c1_st_index="1261" c1_end_index="1261" c2_st_index="196" c2_end_index="196"/>

<connection_map name="fmc_hpc2_iic_scl_main" c1_st_index="1262" c1_end_index="1262" c2_st_index="110" c2_end_index="110"/>
<connection_map name="fmc_hpc2_iic_sda_main" c1_st_index="1263" c1_end_index="1263" c2_st_index="111" c2_end_index="111"/>
  </connection>

  <connection name="part0_hdmi_out" component1="part0" component2="hdmi_out">
    <connection_map name="part0_hdmi_out_1" c1_st_index="1264" c1_end_index="1302" c2_st_index="0" c2_end_index="38" typical_delay="5"/>
  </connection>

  <connection name="part0_hdmi_out_clk" component1="part0" component2="hdmi_out_clk">
    <connection_map name="part0_hdmi_out_clk_1" c1_st_index="1303" c1_end_index="1303" c2_st_index="0" c2_end_index="0" typical_delay="5"/>
  </connection>

   <connection name="part0_hdmi_out_iic" component1="part0" component2="hdmi_out_iic">
      <connection_map name="part0_hdmi_out_iic_1" typical_delay="5" c1_st_index="1304" c1_end_index="1305" c2_st_index="0" c2_end_index="1"/>
    </connection>  

   <connection name="part0_global_reset" component1="part0" component2="global_reset">
      <connection_map name="part0_global_reset_1" typical_delay="5" c1_st_index="1310" c1_end_index="1310" c2_st_index="0" c2_end_index="0"/>
    </connection>  
</connections>

 <ip_associated_rules>
    <ip_associated_rule name="default">
       <ip vendor="xilinx.com" library="ip" name="util_ds_buf" version="*" ip_interface="CLK_IN_D">
          <associated_board_interfaces>
            <associated_board_interface name="clk_osc2" order="0"/> 
            <associated_board_interface name="clk_osc3" order="1"/> 
            <associated_board_interface name="clk0_pllout1" order="2"/> 
            <associated_board_interface name="clk1_pllout1" order="3"/> 
            <associated_board_interface name="pcie_refclk" order="4"/>
            <associated_board_interface name="sdram_c0_clk0_200mhz" order="5"/> 
            <associated_board_interface name="sdram_c1_clk1_200mhz" order="6"/> 
            <associated_board_interface name="rld_c0_clk2_200mhz" order="7"/> 
            <associated_board_interface name="rld_c1_clk3_200mhz" order="8"/> 
            <associated_board_interface name="clk0_gth00" order="9"/> 
            <associated_board_interface name="clk0_gth01" order="10"/> 
            <associated_board_interface name="clk0_gth02" order="11"/> 
            <associated_board_interface name="clk0_gth04" order="12"/> 
            <associated_board_interface name="clk0_gth05" order="13"/> 
            <associated_board_interface name="clk0_gth06" order="14"/> 
            <associated_board_interface name="clk0_gth07" order="15"/> 
            <associated_board_interface name="clk2_pllout1" order="16"/> 
            <associated_board_interface name="clk3_pllout1" order="17"/> 
            <associated_board_interface name="clk4_pllout1" order="18"/> 
            <associated_board_interface name="clk5_pllout1" order="19"/> 
            <associated_board_interface name="clk6_pllout1" order="20"/>
          </associated_board_interfaces>
       </ip>
	   
       <ip vendor="xilinx.com" library="ip" name="ddr4" version="*" ip_interface="C0_SYS_CLK"> 
		<associated_board_interfaces>
		  <associated_board_interface name="sdram_c0_clk0_200mhz" order="0"/> 
		  <associated_board_interface name="sdram_c1_clk1_200mhz" order="1"/> 
		</associated_board_interfaces>
       </ip>

       <ip vendor="xilinx.com" library="ip" name="xdma" version="*" ip_interface="sys_rst_n">
          <associated_board_interfaces>
            <associated_board_interface name="pcie_perstn" order="0"/> 
          </associated_board_interfaces>
       </ip>     
	   
       <ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
            <associated_board_interface name="qsfp_4x" order="0"/>
            <associated_board_interface name="qsfp_1x" order="1"/> 
            <associated_board_interface name="qsfp_2x" order="2"/> 
            <associated_board_interface name="qsfp_3x" order="3"/> 
          </associated_board_interfaces>
      </ip>

      <ip vendor="xilinx.com" library="ip" name="interlaken" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
            <associated_board_interface name="qsfp_4x" order="0"/>
            <associated_board_interface name="qsfp_1x" order="1"/> 
            <associated_board_interface name="qsfp_2x" order="2"/> 
            <associated_board_interface name="qsfp_3x" order="3"/> 
          </associated_board_interfaces>
       </ip>
   
       <ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
            <associated_board_interface name="qsfp_4x" order="0"/> 
            <associated_board_interface name="qsfp_2x" order="1"/> 
          </associated_board_interfaces>
       </ip>

       <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_serial_port">
          <associated_board_interfaces>
			 <associated_board_interface name="qsfp_4x" order="0"/> 			 
          </associated_board_interfaces>
      </ip>      
	   
       <ip vendor="xilinx.com" library="ip" name="xxv_ethernet" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="clk_qsfp"    order="0"/>
          </associated_board_interfaces>
       </ip>	   
	   
       <ip vendor="xilinx.com" library="ip" name="l_ethernet" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="clk_qsfp"    order="0"/>
          </associated_board_interfaces>
       </ip>

       <ip vendor="xilinx.com" library="ip" name="interlaken" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="clk_qsfp"    order="0"/>
          </associated_board_interfaces>
       </ip>	   
	   
	   
       <ip vendor="xilinx.com" library="ip" name="cmac_usplus" version="*" ip_interface="gt_ref_clk">
          <associated_board_interfaces>
             <associated_board_interface name="clk_qsfp"    order="0"/>
          </associated_board_interfaces>
      </ip>	

    </ip_associated_rule>
 </ip_associated_rules>
</board>
