// Seed: 1514646849
module module_0 (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd60,
    parameter id_7  = 32'd49
) (
    input uwire id_0,
    output wire id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    output uwire id_5,
    output supply1 id_6,
    input uwire _id_7,
    input wand id_8,
    input wor id_9,
    input uwire id_10
);
  wire [-1 'b0 : -1 'b0] _id_12;
  wire [id_12  |  -1 'b0 : id_7] id_13;
  wire [-1  ^  -1 'b0 : -1] id_14;
  wire id_15;
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
