Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4b5580718334ab9872604adff2bd2ea --incr --debug typical --relax --mt 16 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_digital_tube_display_func_synth xil_defaultlib.tb_digital_tube_display xil_defaultlib.glbl -log elaborate.log 
Using 16 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.digital_tube_display
Compiling module xil_defaultlib.tb_digital_tube_display
Built simulation snapshot tb_digital_tube_display_func_synth
