Archive of the different labs and projects completed in CPE 133, 233, and 333.
- Mastered the fundamentals of Verilog/HDL programming.
- Designed and simulated a 32-Bit RISC-V Microprocessor (entirety of CPE 233).
- Optimized the micropressor by implementing a pipelined architecture with hazard control and a four-way set associative cache (entirety of CPE 333). 
