// Seed: 1354127705
module module_0 (
    output wand id_0
);
  assign module_2.id_3 = 0;
  wire id_2;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    output wand id_2,
    output wor id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wand id_6,
    output supply0 id_7,
    input uwire id_8
);
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    input uwire id_3,
    output wire id_4,
    output tri id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri1 id_8
);
  wire id_10;
  assign id_4 = id_8;
  module_0 modCall_1 (id_5);
  assign id_7 = id_3;
  xor primCall (id_5, id_0, id_3, id_8, id_2);
endmodule
