
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -290.84

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.00

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.59   18.14   36.11   36.11 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.14    0.03   36.14 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.80    7.27   43.41 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.80    0.01   43.41 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.41   data arrival time
-----------------------------------------------------------------------------
                                 35.02   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.68   29.17   42.46   42.46 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.17    0.07   42.53 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.79   77.19   69.27  111.80 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.19    0.04  111.84 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.02   18.51   42.28  154.12 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.51    0.03  154.15 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.81   21.73  175.88 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.81    0.01  175.88 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.74   11.47   20.10  195.98 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.48    0.15  196.13 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.57   16.27   20.38  216.50 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.27    0.02  216.52 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.00   24.11  240.63 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.00    0.01  240.64 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.93    9.49   28.35  268.99 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.49    0.01  269.00 ^ resp_msg[13] (out)
                                269.00   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.00   data arrival time
-----------------------------------------------------------------------------
                                -21.00   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.68   29.17   42.46   42.46 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.17    0.07   42.53 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.79   77.19   69.27  111.80 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.19    0.04  111.84 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.02   18.51   42.28  154.12 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.51    0.03  154.15 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.81   21.73  175.88 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.81    0.01  175.88 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.74   11.47   20.10  195.98 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.48    0.15  196.13 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.57   16.27   20.38  216.50 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.27    0.02  216.52 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.00   24.11  240.63 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.00    0.01  240.64 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.93    9.49   28.35  268.99 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.49    0.01  269.00 ^ resp_msg[13] (out)
                                269.00   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.00   data arrival time
-----------------------------------------------------------------------------
                                -21.00   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
227.27684020996094

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7102

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.465776443481445

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8015

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.09   42.09 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.50  109.58 v _569_/SN (HAxp5_ASAP7_75t_R)
  38.04  147.62 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.77  165.40 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.47  185.87 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.34  206.20 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.26  223.46 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.30  249.76 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.09  275.85 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.85  286.70 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.60  312.30 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.00  312.31 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.31   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.78  299.22   library setup time
         299.22   data required time
---------------------------------------------------------
         299.22   data required time
        -312.31   data arrival time
---------------------------------------------------------
         -13.09   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.11   36.11 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.30   43.41 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.41 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.41   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.41   data arrival time
---------------------------------------------------------
          35.02   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.9961

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.9960

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.805318

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.54e-04   2.17e-08   3.24e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.2%      31.8%       0.0%
