// Seed: 3742201485
module module_0;
  logic id_1;
  ;
  assign id_1 = id_1 ? id_1 - id_1 : -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wand id_4,
    input wire id_5,
    input supply1 id_6,
    output wand id_7,
    input tri0 id_8,
    output tri0 id_9
);
  wire id_11;
  or primCall (id_1, id_11, id_2, id_4, id_5, id_6, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0  id_0
    , id_9,
    input  uwire id_1,
    output tri   id_2,
    output wire  id_3,
    output tri   id_4,
    inout  tri0  id_5,
    output wand  id_6,
    output tri0  id_7
);
  assign id_7 = -1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_10;
endmodule
