<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="SystemC Foreign Module (Verilog) Declaration" />
<meta name="abstract" content="In cases where you want to run a mixed simulation with SystemC and Verilog/SystemVerilog, you must generate and declare a foreign module that stands in for each Verilog module instantiated under SystemC." />
<meta name="description" content="In cases where you want to run a mixed simulation with SystemC and Verilog/SystemVerilog, you must generate and declare a foreign module that stands in for each Verilog module instantiated under SystemC." />
<meta name="DC.subject" content="foreign module declaration, SystemC, SystemC, foreign module declaration" />
<meta name="keywords" content="foreign module declaration, SystemC, SystemC, foreign module declaration" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idf0d92e06-1031-4b24-bbe0-1b30f4650d70" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>SystemC Foreign Module (Verilog) Declaration</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="SystemC Foreign Module (Verilog) Declaration" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">SystemC Foreign Module (Verilog) Declaration</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">In cases
where you want to run a mixed simulation with SystemC and Verilog/SystemVerilog,
you must generate and declare a foreign module that stands in for
each Verilog module instantiated under SystemC. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70__id56905c5a-2b9f-4686-b66b-260387596036"><p class="p">You can create foreign modules in one of two
ways: </p>
<ul class="ul"><li class="li" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70__idcfbdea44-1718-4301-9ccd-b7e3267d2722"><p class="p">Run <span class="ph FontProperty HeadingLabel">scgenmod</span>,
a utility that automatically generates your foreign module declaration
(much like <span class="ph FontProperty HeadingLabel">vgencomp</span> generates
a component declaration).</p>
</li>
<li class="li" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70__id2fe4a220-0b25-4ff2-bde6-e853bca12d41"><p class="p">Modify
your SystemC source code manually. </p>
</li>
</ul>
<p class="p">After you have analyzed the design, you can
generate a foreign module declaration by using <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'scgenmod', 'questa_sim_ref'); return false;">scgenmod</a> as
follows:</p>
<p class="lines ApplCommand">scgenmod mod1</p>
<p class="p">where <span class="ph FontProperty emphasis">mod1</span> can
be any name of a Verilog module. A foreign module declaration for
the specified module is written to stdout.</p>
</div>
<div class="section Subsection" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70__id33927f71-db3a-496b-9d67-d2b3c03a3d79"><h2 class="title Subheading sectiontitle">Guidelines
for Manual Creation of Foreign Module Declaration</h2><p class="p">Apply the following guidelines to the creation
of foreign modules. A foreign module:</p>
<ul class="ul"><li class="li" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70__id3a19baf1-cad1-47db-bd6d-1cab869756bd"><p class="p">Contains
ports corresponding to Verilog ports. These ports must be explicitly
named in the constructor initializer list of the foreign module.</p>
</li>
<li class="li" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70__id603e2c60-b94a-4ad4-ac35-5fccacbd6e7a"><p class="p">Must
not contain any internal design elements such as child instances, primitive
channels, or processes. </p>
</li>
<li class="li" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70__id591dffce-b0fe-4ab4-9c6c-9b9b0d5f0811"><p class="p">Must
pass a secondary constructor argument denoting the module’s HDL name
to the sc_foreign_module base class constructor. For Verilog, the
HDL name is simply the Verilog module name corresponding to the
foreign module, or <span class="ph FontProperty HeadingLabel">[&lt;lib&gt;].&lt;module&gt;</span>.</p>
</li>
<li class="li" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70__id3d37c2ac-404c-4b10-a7fb-5e0d15e01d5f"><p class="p">Allows
inclusion of parameterized modules. Refer to <a class="xref fm:HeadingOnly" href="General_ParameterSupportSystemcInstantiatingVerilog_id98f183ac.html#id98f183ac-ecd6-442f-8812-e6eec5612d21__General_ParameterSupportSystemcInstantiatingVerilog_id98f183ac.xml#id98f183ac-ecd6-442f-8812-e6eec5612d21" title="Because the SystemC language has no concept of parameters, parameterized values must be passed from a SystemC parent to a Verilog child through the SystemC foreign module (sc_foreign_module).">Parameter Support for SystemC Instantiating Verilog</a> for details.</p>
<div class="fig fignone ExampleTitle" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70__ide3e66fc5-3d20-472b-86b9-a852b23cb36d"><span class="figcap"><span class="fig--title-label">Example 1. </span>SystemC
Instantiating Verilog - 1</span></div>
</li>
</ul>
<p class="p">A sample Verilog module to be instantiated
in a SystemC design is:</p>
<pre class="pre codeblock"><code>module vcounter (clock, topcount, count);
	input clock;
	input topcount;
	output count;
	reg count;
	...
endmodule
</code></pre><p class="p">The SystemC foreign module declaration for
the above Verilog module is:</p>
<pre class="pre codeblock"><code>class counter : public sc_foreign_module {
	public:
	sc_in&lt;bool&gt; clock;
	sc_in&lt;sc_logic&gt; topcount;
	sc_out&lt;sc_logic&gt; count;
counter(sc_module_name nm)
	: sc_foreign_module(nm, "lib.vcounter"),
	clock("clock"),
	topcount("topcount"),
	count("count")
	{}
}; 
</code></pre><p class="p">The Verilog module is then
instantiated in the SystemC source as follows:</p>
<pre class="pre codeblock leveled"><code>counter dut("dut");</code></pre><p class="p">where the constructor argument (<span class="ph FontProperty emphasis">dut</span>)
is the instance name of the Verilog module.</p>
<div class="fig fignone ExampleTitle" id="idf0d92e06-1031-4b24-bbe0-1b30f4650d70__idae58e73f-12ca-499e-9740-1c5150b95eea"><span class="figcap"><span class="fig--title-label">Example 2. </span>SystemC
Instantiating Verilog - 2</span></div>
<p class="p">Another variation of the SystemC foreign module
declaration for the same Verilog module might be:</p>
<pre class="pre codeblock leveled"><code>class counter : public sc_foreign_module {
	public:
		...</code></pre><pre class="pre codeblock"><code>counter(sc_module_name nm, char* hdl_name)
	: sc_foreign_module(nm, hdl_name),
	clock("clock"),
		...
{}
}; 
</code></pre><p class="p">The instantiation of this module would be:</p>
<pre class="pre codeblock leveled"><code>counter dut("dut", "lib.counter");</code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SystemcInstantiatingVerilogSystemverilog_id4889d79f.html" title="To instantiate Verilog or SystemVerilog modules into a SystemC design, you must first create a SystemC foreign module declaration for each Verilog/SystemVerilog module. Once you have created the foreign module declaration, you can instantiate the foreign module just like any other SystemC module.">SystemC Instantiating Verilog or SystemVerilog</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "SystemC Foreign Module (Verilog) Declaration"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_SystemcForeignModuleVerilogDeclaration_idf0d92e06.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>