

================================================================
== Vitis HLS Report for 'real_matmul'
================================================================
* Date:           Tue Feb 21 09:47:48 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   220074|   220074|  2.201 ms|  2.201 ms|  220075|  220075|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatC_DRAM"   --->   Operation 21 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%MatB_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatB_DRAM"   --->   Operation 22 'read' 'MatB_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%MatA_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatA_DRAM"   --->   Operation 23 'read' 'MatA_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%MatA_V = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 24 'alloca' 'MatA_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%MatA_V_1 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 25 'alloca' 'MatA_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%MatA_V_2 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 26 'alloca' 'MatA_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%MatA_V_3 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 27 'alloca' 'MatA_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%MatA_V_4 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 28 'alloca' 'MatA_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%MatA_V_5 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 29 'alloca' 'MatA_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%MatA_V_6 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 30 'alloca' 'MatA_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%MatA_V_7 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 31 'alloca' 'MatA_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%MatA_V_8 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 32 'alloca' 'MatA_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%MatA_V_9 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 33 'alloca' 'MatA_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%MatA_V_10 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 34 'alloca' 'MatA_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%MatA_V_11 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 35 'alloca' 'MatA_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%MatA_V_12 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 36 'alloca' 'MatA_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%MatA_V_13 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 37 'alloca' 'MatA_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%MatA_V_14 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 38 'alloca' 'MatA_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%MatA_V_15 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 39 'alloca' 'MatA_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%MatA_V_16 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 40 'alloca' 'MatA_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%MatA_V_17 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 41 'alloca' 'MatA_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%MatA_V_18 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 42 'alloca' 'MatA_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%MatA_V_19 = alloca i64 1" [real_matmul.cpp:25]   --->   Operation 43 'alloca' 'MatA_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%MatB_V = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 44 'alloca' 'MatB_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%MatB_V_1 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 45 'alloca' 'MatB_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%MatB_V_2 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 46 'alloca' 'MatB_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%MatB_V_3 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 47 'alloca' 'MatB_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%MatB_V_4 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 48 'alloca' 'MatB_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%MatB_V_5 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 49 'alloca' 'MatB_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%MatB_V_6 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 50 'alloca' 'MatB_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%MatB_V_7 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 51 'alloca' 'MatB_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%MatB_V_8 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 52 'alloca' 'MatB_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%MatB_V_9 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 53 'alloca' 'MatB_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%MatB_V_10 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 54 'alloca' 'MatB_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%MatB_V_11 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 55 'alloca' 'MatB_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%MatB_V_12 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 56 'alloca' 'MatB_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%MatB_V_13 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 57 'alloca' 'MatB_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%MatB_V_14 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 58 'alloca' 'MatB_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%MatB_V_15 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 59 'alloca' 'MatB_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%MatB_V_16 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 60 'alloca' 'MatB_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%MatB_V_17 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 61 'alloca' 'MatB_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%MatB_V_18 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 62 'alloca' 'MatB_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%MatB_V_19 = alloca i64 1" [real_matmul.cpp:26]   --->   Operation 63 'alloca' 'MatB_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%MatC_V = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 64 'alloca' 'MatC_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%MatC_V_1 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 65 'alloca' 'MatC_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%MatC_V_2 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 66 'alloca' 'MatC_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%MatC_V_3 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 67 'alloca' 'MatC_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%MatC_V_4 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 68 'alloca' 'MatC_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%MatC_V_5 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 69 'alloca' 'MatC_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%MatC_V_6 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 70 'alloca' 'MatC_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%MatC_V_7 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 71 'alloca' 'MatC_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%MatC_V_8 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 72 'alloca' 'MatC_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%MatC_V_9 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 73 'alloca' 'MatC_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%MatC_V_10 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 74 'alloca' 'MatC_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%MatC_V_11 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 75 'alloca' 'MatC_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%MatC_V_12 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 76 'alloca' 'MatC_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%MatC_V_13 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 77 'alloca' 'MatC_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%MatC_V_14 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 78 'alloca' 'MatC_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%MatC_V_15 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 79 'alloca' 'MatC_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%MatC_V_16 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 80 'alloca' 'MatC_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%MatC_V_17 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 81 'alloca' 'MatC_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%MatC_V_18 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 82 'alloca' 'MatC_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%MatC_V_19 = alloca i64 1" [real_matmul.cpp:27]   --->   Operation 83 'alloca' 'MatC_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i64 %MatA_DRAM_read" [real_matmul.cpp:39]   --->   Operation 84 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln39 = call void @real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS, i128 %mem, i16 %MatA_V, i16 %MatA_V_1, i16 %MatA_V_2, i16 %MatA_V_3, i16 %MatA_V_4, i16 %MatA_V_5, i16 %MatA_V_6, i16 %MatA_V_7, i16 %MatA_V_8, i16 %MatA_V_9, i16 %MatA_V_10, i16 %MatA_V_11, i16 %MatA_V_12, i16 %MatA_V_13, i16 %MatA_V_14, i16 %MatA_V_15, i16 %MatA_V_16, i16 %MatA_V_17, i16 %MatA_V_18, i16 %MatA_V_19, i64 %MatA_DRAM_read, i4 %trunc_ln39" [real_matmul.cpp:39]   --->   Operation 85 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %MatB_DRAM_read, i32 4, i32 63" [real_matmul.cpp:45]   --->   Operation 86 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %MatC_DRAM_read, i32 4, i32 63" [real_matmul.cpp:86]   --->   Operation 88 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln39 = call void @real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS, i128 %mem, i16 %MatA_V, i16 %MatA_V_1, i16 %MatA_V_2, i16 %MatA_V_3, i16 %MatA_V_4, i16 %MatA_V_5, i16 %MatA_V_6, i16 %MatA_V_7, i16 %MatA_V_8, i16 %MatA_V_9, i16 %MatA_V_10, i16 %MatA_V_11, i16 %MatA_V_12, i16 %MatA_V_13, i16 %MatA_V_14, i16 %MatA_V_15, i16 %MatA_V_16, i16 %MatA_V_17, i16 %MatA_V_18, i16 %MatA_V_19, i64 %MatA_DRAM_read, i4 %trunc_ln39" [real_matmul.cpp:39]   --->   Operation 89 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i60 %trunc_ln1" [real_matmul.cpp:45]   --->   Operation 91 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln45" [real_matmul.cpp:45]   --->   Operation 92 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i32 3750" [real_matmul.cpp:45]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 94 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i32 3750" [real_matmul.cpp:45]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 95 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i32 3750" [real_matmul.cpp:45]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 96 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i32 3750" [real_matmul.cpp:45]   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 97 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i32 3750" [real_matmul.cpp:45]   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 98 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i32 3750" [real_matmul.cpp:45]   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 99 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %mem_addr, i32 3750" [real_matmul.cpp:45]   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln45 = call void @real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS, i128 %mem, i60 %trunc_ln1, i16 %MatB_V, i16 %MatB_V_1, i16 %MatB_V_2, i16 %MatB_V_3, i16 %MatB_V_4, i16 %MatB_V_5, i16 %MatB_V_6, i16 %MatB_V_7, i16 %MatB_V_8, i16 %MatB_V_9, i16 %MatB_V_10, i16 %MatB_V_11, i16 %MatB_V_12, i16 %MatB_V_13, i16 %MatB_V_14, i16 %MatB_V_15, i16 %MatB_V_16, i16 %MatB_V_17, i16 %MatB_V_18, i16 %MatB_V_19" [real_matmul.cpp:45]   --->   Operation 100 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln45 = call void @real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS, i128 %mem, i60 %trunc_ln1, i16 %MatB_V, i16 %MatB_V_1, i16 %MatB_V_2, i16 %MatB_V_3, i16 %MatB_V_4, i16 %MatB_V_5, i16 %MatB_V_6, i16 %MatB_V_7, i16 %MatB_V_8, i16 %MatB_V_9, i16 %MatB_V_10, i16 %MatB_V_11, i16 %MatB_V_12, i16 %MatB_V_13, i16 %MatB_V_14, i16 %MatB_V_15, i16 %MatB_V_16, i16 %MatB_V_17, i16 %MatB_V_18, i16 %MatB_V_19" [real_matmul.cpp:45]   --->   Operation 101 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE, i16 %MatB_V, i16 %MatB_V_1, i16 %MatB_V_2, i16 %MatB_V_3, i16 %MatB_V_4, i16 %MatB_V_5, i16 %MatB_V_6, i16 %MatB_V_7, i16 %MatB_V_8, i16 %MatB_V_9, i16 %MatB_V_10, i16 %MatB_V_11, i16 %MatB_V_12, i16 %MatB_V_13, i16 %MatB_V_14, i16 %MatB_V_15, i16 %MatB_V_16, i16 %MatB_V_17, i16 %MatB_V_18, i16 %MatB_V_19, i16 %MatA_V, i16 %MatA_V_1, i16 %MatA_V_2, i16 %MatA_V_3, i16 %MatA_V_4, i16 %MatA_V_5, i16 %MatA_V_6, i16 %MatA_V_7, i16 %MatA_V_8, i16 %MatA_V_9, i16 %MatA_V_10, i16 %MatA_V_11, i16 %MatA_V_12, i16 %MatA_V_13, i16 %MatA_V_14, i16 %MatA_V_15, i16 %MatA_V_16, i16 %MatA_V_17, i16 %MatA_V_18, i16 %MatA_V_19, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln0 = call void @real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE, i16 %MatB_V, i16 %MatB_V_1, i16 %MatB_V_2, i16 %MatB_V_3, i16 %MatB_V_4, i16 %MatB_V_5, i16 %MatB_V_6, i16 %MatB_V_7, i16 %MatB_V_8, i16 %MatB_V_9, i16 %MatB_V_10, i16 %MatB_V_11, i16 %MatB_V_12, i16 %MatB_V_13, i16 %MatB_V_14, i16 %MatB_V_15, i16 %MatB_V_16, i16 %MatB_V_17, i16 %MatB_V_18, i16 %MatB_V_19, i16 %MatA_V, i16 %MatA_V_1, i16 %MatA_V_2, i16 %MatA_V_3, i16 %MatA_V_4, i16 %MatA_V_5, i16 %MatA_V_6, i16 %MatA_V_7, i16 %MatA_V_8, i16 %MatA_V_9, i16 %MatA_V_10, i16 %MatA_V_11, i16 %MatA_V_12, i16 %MatA_V_13, i16 %MatA_V_14, i16 %MatA_V_15, i16 %MatA_V_16, i16 %MatA_V_17, i16 %MatA_V_18, i16 %MatA_V_19, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i60 %trunc_ln3" [real_matmul.cpp:86]   --->   Operation 104 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i128 %mem, i64 %sext_ln86" [real_matmul.cpp:86]   --->   Operation 105 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (7.30ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %mem_addr_1, i32 2500" [real_matmul.cpp:86]   --->   Operation 106 'writereq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln86 = call void @real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, i128 %mem, i60 %trunc_ln3, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19" [real_matmul.cpp:86]   --->   Operation 107 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln86 = call void @real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS, i128 %mem, i60 %trunc_ln3, i16 %MatC_V, i16 %MatC_V_1, i16 %MatC_V_2, i16 %MatC_V_3, i16 %MatC_V_4, i16 %MatC_V_5, i16 %MatC_V_6, i16 %MatC_V_7, i16 %MatC_V_8, i16 %MatC_V_9, i16 %MatC_V_10, i16 %MatC_V_11, i16 %MatC_V_12, i16 %MatC_V_13, i16 %MatC_V_14, i16 %MatC_V_15, i16 %MatC_V_16, i16 %MatC_V_17, i16 %MatC_V_18, i16 %MatC_V_19" [real_matmul.cpp:86]   --->   Operation 108 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 109 [5/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [real_matmul.cpp:93]   --->   Operation 109 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 110 [4/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [real_matmul.cpp:93]   --->   Operation 110 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 111 [3/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [real_matmul.cpp:93]   --->   Operation 111 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 112 [2/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [real_matmul.cpp:93]   --->   Operation 112 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [real_matmul.cpp:14]   --->   Operation 113 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_3, i32 0, i32 0, void @empty_13, i32 0, i32 1, void @empty_14, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_12, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_1, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 123 [1/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %mem_addr_1" [real_matmul.cpp:93]   --->   Operation 123 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln93 = ret" [real_matmul.cpp:93]   --->   Operation 124 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('MatC_DRAM_read') on port 'MatC_DRAM' [15]  (1 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', real_matmul.cpp:45) [82]  (0 ns)
	bus request operation ('empty', real_matmul.cpp:45) on port 'mem' (real_matmul.cpp:45) [83]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:45) on port 'mem' (real_matmul.cpp:45) [83]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:45) on port 'mem' (real_matmul.cpp:45) [83]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:45) on port 'mem' (real_matmul.cpp:45) [83]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:45) on port 'mem' (real_matmul.cpp:45) [83]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:45) on port 'mem' (real_matmul.cpp:45) [83]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', real_matmul.cpp:45) on port 'mem' (real_matmul.cpp:45) [83]  (7.3 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', real_matmul.cpp:86) [89]  (0 ns)
	bus request operation ('empty_48', real_matmul.cpp:86) on port 'mem' (real_matmul.cpp:86) [90]  (7.3 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_49', real_matmul.cpp:93) on port 'mem' (real_matmul.cpp:93) [92]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_49', real_matmul.cpp:93) on port 'mem' (real_matmul.cpp:93) [92]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_49', real_matmul.cpp:93) on port 'mem' (real_matmul.cpp:93) [92]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_49', real_matmul.cpp:93) on port 'mem' (real_matmul.cpp:93) [92]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_49', real_matmul.cpp:93) on port 'mem' (real_matmul.cpp:93) [92]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
