// Seed: 2644505533
module module_0 ();
  always_latch $display(1'b0);
  logic [7:0] id_1;
  always $display;
  assign id_2 = 1;
  always_comb id_1[-1'h0] <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1
);
  assign id_3 = id_3;
  if ((id_1)) assign id_4 = -1'd0;
  wire id_5;
  tri  id_6;
  wire id_7;
  module_0 modCall_1 ();
  initial @(id_0) id_3 = id_7;
  parameter id_8 = id_6;
  wire id_9, id_10;
endmodule
