{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 19:41:58 2010 " "Info: Processing started: Thu Mar 25 19:41:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Info: Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitbrain.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitbrain.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitbrain " "Info: Found entity 1: 8bitbrain" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2p.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s2p-arch " "Info: Found design unit 1: s2p-arch" {  } { { "s2p.vhd" "" { Text "c:/workspace/8bitbrain/s2p.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 s2p " "Info: Found entity 1: s2p" {  } { { "s2p.vhd" "" { Text "c:/workspace/8bitbrain/s2p.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixer-arch " "Info: Found design unit 1: mixer-arch" {  } { { "mixer.vhd" "" { Text "c:/workspace/8bitbrain/mixer.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Info: Found entity 1: mixer" {  } { { "mixer.vhd" "" { Text "c:/workspace/8bitbrain/mixer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2s-arch " "Info: Found design unit 1: p2s-arch" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 p2s " "Info: Found entity 1: p2s" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrgen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addrgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addrgen-arch " "Info: Found design unit 1: addrgen-arch" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addrgen " "Info: Found entity 1: addrgen" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulator-arch " "Info: Found design unit 1: modulator-arch" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Info: Found entity 1: modulator" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Info: Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Info: Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brain_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file brain_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brain_pkg " "Info: Found design unit 1: brain_pkg" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 brain_pkg-body " "Info: Found design unit 2: brain_pkg-body" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controllertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controllertest " "Info: Found entity 1: controllertest" {  } { { "controllertest.bdf" "" { Schematic "c:/workspace/8bitbrain/controllertest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2stest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file p2stest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 p2stest " "Info: Found entity 1: p2stest" {  } { { "p2stest.bdf" "" { Schematic "c:/workspace/8bitbrain/p2stest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file btn_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_reg-arch " "Info: Found design unit 1: btn_reg-arch" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 btn_reg " "Info: Found entity 1: btn_reg" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixeradd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixeradd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixeradd-SYN " "Info: Found design unit 1: mixeradd-SYN" {  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixeradd " "Info: Found entity 1: mixeradd" {  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixermult.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixermult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixermult-SYN " "Info: Found design unit 1: mixermult-SYN" {  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixermult " "Info: Found entity 1: mixermult" {  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixersub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixersub-SYN " "Info: Found design unit 1: mixersub-SYN" {  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixersub " "Info: Found entity 1: mixersub" {  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asdrmult.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file asdrmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asdrmult-SYN " "Info: Found design unit 1: asdrmult-SYN" {  } { { "asdrmult.vhd" "" { Text "c:/workspace/8bitbrain/asdrmult.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asdrmult " "Info: Found entity 1: asdrmult" {  } { { "asdrmult.vhd" "" { Text "c:/workspace/8bitbrain/asdrmult.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asdrdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file asdrdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asdrdiv-SYN " "Info: Found design unit 1: asdrdiv-SYN" {  } { { "asdrdiv.vhd" "" { Text "c:/workspace/8bitbrain/asdrdiv.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 asdrdiv " "Info: Found entity 1: asdrdiv" {  } { { "asdrdiv.vhd" "" { Text "c:/workspace/8bitbrain/asdrdiv.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencer-arch " "Info: Found design unit 1: sequencer-arch" {  } { { "sequencer.vhd" "" { Text "c:/workspace/8bitbrain/sequencer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Info: Found entity 1: sequencer" {  } { { "sequencer.vhd" "" { Text "c:/workspace/8bitbrain/sequencer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maj7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maj7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maj7-SYN " "Info: Found design unit 1: maj7-SYN" {  } { { "maj7.vhd" "" { Text "c:/workspace/8bitbrain/maj7.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 maj7 " "Info: Found entity 1: maj7" {  } { { "maj7.vhd" "" { Text "c:/workspace/8bitbrain/maj7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arp_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file arp_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arp_mux-SYN " "Info: Found design unit 1: arp_mux-SYN" {  } { { "arp_mux.vhd" "" { Text "c:/workspace/8bitbrain/arp_mux.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 arp_mux " "Info: Found entity 1: arp_mux" {  } { { "arp_mux.vhd" "" { Text "c:/workspace/8bitbrain/arp_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "8bitbrain " "Info: Elaborating entity \"8bitbrain\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2p s2p:inst " "Info: Elaborating entity \"s2p\" for hierarchy \"s2p:inst\"" {  } { { "8bitbrain.bdf" "inst" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 32 -64 88 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2s p2s:inst5 " "Info: Elaborating entity \"p2s\" for hierarchy \"p2s:inst5\"" {  } { { "8bitbrain.bdf" "inst5" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 96 1616 1776 224 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ioclk p2s.vhd(30) " "Warning (10492): VHDL Process Statement warning at p2s.vhd(30): signal \"i_ioclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer mixer:inst2 " "Info: Elaborating entity \"mixer\" for hierarchy \"mixer:inst2\"" {  } { { "8bitbrain.bdf" "inst2" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 112 1304 1504 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixeradd mixer:inst2\|mixeradd:add1 " "Info: Elaborating entity \"mixeradd\" for hierarchy \"mixer:inst2\|mixeradd:add1\"" {  } { { "mixer.vhd" "add1" { Text "c:/workspace/8bitbrain/mixer.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component " "Info: Elaborating entity \"parallel_add\" for hierarchy \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\"" {  } { { "mixeradd.vhd" "parallel_add_component" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component " "Info: Elaborated megafunction instantiation \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\"" {  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component " "Info: Instantiated megafunction \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Info: Parameter \"width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Info: Parameter \"size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Info: Parameter \"widthr\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Info: Parameter \"shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Info: Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Info: Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Info: Parameter \"pipeline\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Info: Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Info: Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_mqe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/par_add_mqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_mqe " "Info: Found entity 1: par_add_mqe" {  } { { "db/par_add_mqe.tdf" "" { Text "c:/workspace/8bitbrain/db/par_add_mqe.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_mqe mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\|par_add_mqe:auto_generated " "Info: Elaborating entity \"par_add_mqe\" for hierarchy \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\|par_add_mqe:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixermult mixer:inst2\|mixermult:mult1 " "Info: Elaborating entity \"mixermult\" for hierarchy \"mixer:inst2\|mixermult:mult1\"" {  } { { "mixer.vhd" "mult1" { Text "c:/workspace/8bitbrain/mixer.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\"" {  } { { "mixermult.vhd" "lpm_mult_component" { Text "c:/workspace/8bitbrain/mixermult.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\"" {  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Info: Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Info: Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Info: Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3bn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_3bn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3bn " "Info: Found entity 1: mult_3bn" {  } { { "db/mult_3bn.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_3bn.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3bn mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\|mult_3bn:auto_generated " "Info: Elaborating entity \"mult_3bn\" for hierarchy \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\|mult_3bn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixersub mixer:inst2\|mixersub:sub1 " "Info: Elaborating entity \"mixersub\" for hierarchy \"mixer:inst2\|mixersub:sub1\"" {  } { { "mixer.vhd" "sub1" { Text "c:/workspace/8bitbrain/mixer.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "mixersub.vhd" "lpm_add_sub_component" { Text "c:/workspace/8bitbrain/mixersub.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pmh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_pmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pmh " "Info: Found entity 1: add_sub_pmh" {  } { { "db/add_sub_pmh.tdf" "" { Text "c:/workspace/8bitbrain/db/add_sub_pmh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pmh mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\|add_sub_pmh:auto_generated " "Info: Elaborating entity \"add_sub_pmh\" for hierarchy \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\|add_sub_pmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator modulator:inst3 " "Info: Elaborating entity \"modulator\" for hierarchy \"modulator:inst3\"" {  } { { "8bitbrain.bdf" "inst3" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 96 1056 1264 320 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRout modulator.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at modulator.vhd(14): used implicit default value for signal \"VASDRout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "8bitbrain.bdf" "inst1" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 56 200 440 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRld controller.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(16): used implicit default value for signal \"VASDRld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRout controller.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"VASDRout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q controller.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "voice_sel controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"voice_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDR_sel controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"VASDR_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_ld controller.vhd(19) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal \"q_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "filtfreq_ld controller.vhd(19) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal \"filtfreq_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "filter_freq controller.vhd(21) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal \"filter_freq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch2offset2 controller.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal \"ch2offset2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch2offset3 controller.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal \"ch2offset3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch3offset2 controller.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal \"ch3offset2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch3offset3 controller.vhd(29) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal \"ch3offset3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curbtns controller.vhd(124) " "Warning (10492): VHDL Process Statement warning at controller.vhd(124): signal \"curbtns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curbtns controller.vhd(125) " "Warning (10492): VHDL Process Statement warning at controller.vhd(125): signal \"curbtns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "diff_btn_vec controller.vhd(122) " "Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable \"diff_btn_vec\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ch1offset2 controller.vhd(122) " "Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable \"ch1offset2\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ch1offset3 controller.vhd(122) " "Warning (10631): VHDL Process Statement warning at controller.vhd(122): inferring latch(es) for signal or variable \"ch1offset3\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play_vec controller.vhd(301) " "Warning (10492): VHDL Process Statement warning at controller.vhd(301): signal \"play_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_play_vec controller.vhd(301) " "Warning (10492): VHDL Process Statement warning at controller.vhd(301): signal \"prev_play_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trig_vec controller.vhd(303) " "Warning (10492): VHDL Process Statement warning at controller.vhd(303): signal \"trig_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_trig_vec controller.vhd(303) " "Warning (10492): VHDL Process Statement warning at controller.vhd(303): signal \"prev_trig_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[0\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[0\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[1\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[1\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[2\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[2\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[3\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[3\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[4\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[4\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[5\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset3\[5\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[0\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[0\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[1\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[1\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[2\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[2\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[3\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[3\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[4\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[4\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[5\] controller.vhd(122) " "Info (10041): Inferred latch for \"ch1offset2\[5\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[1\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[1\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[2\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[2\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[3\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[3\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[4\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[4\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[5\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[5\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[6\] controller.vhd(122) " "Info (10041): Inferred latch for \"diff_btn_vec\[6\]\" at controller.vhd(122)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_reg btn_reg:inst4 " "Info: Elaborating entity \"btn_reg\" for hierarchy \"btn_reg:inst4\"" {  } { { "8bitbrain.bdf" "inst4" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 136 -240 -80 232 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wavegenerator.bdf 1 1 " "Warning: Using design file wavegenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wavegenerator " "Info: Found entity 1: wavegenerator" {  } { { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavegenerator wavegenerator:inst6 " "Info: Elaborating entity \"wavegenerator\" for hierarchy \"wavegenerator:inst6\"" {  } { { "8bitbrain.bdf" "inst6" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 192 736 944 320 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "voice_sel " "Warning: Pin \"voice_sel\" not connected" {  } { { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 536 16 184 552 "voice_sel\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altsyncram0.tdf 1 1 " "Warning: Using design file altsyncram0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram0 " "Info: Found entity 1: altsyncram0" {  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram0 wavegenerator:inst6\|altsyncram0:inst3 " "Info: Elaborating entity \"altsyncram0\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\"" {  } { { "wavegenerator.bdf" "inst3" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 136 344 600 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\"" {  } { { "altsyncram0.tdf" "altsyncram_component" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\"" {  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Info: Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Info: Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Info: Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE triangle.mif " "Info: Parameter \"INIT_FILE\" = \"triangle.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1b1 " "Info: Found entity 1: altsyncram_u1b1" {  } { { "db/altsyncram_u1b1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_u1b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u1b1 wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated " "Info: Elaborating entity \"altsyncram_u1b1\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrgen wavegenerator:inst6\|addrgen:inst " "Info: Elaborating entity \"addrgen\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\"" {  } { { "wavegenerator.bdf" "inst" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 136 152 304 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "none addrgen.vhd(18) " "Warning (10036): Verilog HDL or VHDL warning at addrgen.vhd(18): object \"none\" assigned a value but never read" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1 " "Info: Elaborating entity \"lpm_divide0\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\"" {  } { { "addrgen.vhd" "div1" { Text "c:/workspace/8bitbrain/addrgen.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide0.vhd" "lpm_divide_component" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component " "Info: Instantiated megafunction \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Info: Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Info: Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Info: Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 13 " "Info: Parameter \"lpm_widthd\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 18 " "Info: Parameter \"lpm_widthn\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gft.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gft " "Info: Found entity 1: lpm_divide_gft" {  } { { "db/lpm_divide_gft.tdf" "" { Text "c:/workspace/8bitbrain/db/lpm_divide_gft.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_gft wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated " "Info: Elaborating entity \"lpm_divide_gft\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_q8i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_q8i " "Info: Found entity 1: sign_div_unsign_q8i" {  } { { "db/sign_div_unsign_q8i.tdf" "" { Text "c:/workspace/8bitbrain/db/sign_div_unsign_q8i.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_q8i wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider " "Info: Elaborating entity \"sign_div_unsign_q8i\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\"" {  } { { "db/lpm_divide_gft.tdf" "divider" { Text "c:/workspace/8bitbrain/db/lpm_divide_gft.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8nf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8nf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8nf " "Info: Found entity 1: alt_u_div_8nf" {  } { { "db/alt_u_div_8nf.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_8nf wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider " "Info: Elaborating entity \"alt_u_div_8nf\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\"" {  } { { "db/sign_div_unsign_q8i.tdf" "divider" { Text "c:/workspace/8bitbrain/db/sign_div_unsign_q8i.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "c:/workspace/8bitbrain/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_lkc:add_sub_0 " "Info: Elaborating entity \"add_sub_lkc\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_8nf.tdf" "add_sub_0" { Text "c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "c:/workspace/8bitbrain/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_mkc:add_sub_1 " "Info: Elaborating entity \"add_sub_mkc\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_8nf.tdf" "add_sub_1" { Text "c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_mux arp_mux:inst10 " "Info: Elaborating entity \"arp_mux\" for hierarchy \"arp_mux:inst10\"" {  } { { "8bitbrain.bdf" "inst10" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 328 768 920 408 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX arp_mux:inst10\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"arp_mux:inst10\|LPM_MUX:lpm_mux_component\"" {  } { { "arp_mux.vhd" "lpm_mux_component" { Text "c:/workspace/8bitbrain/arp_mux.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "arp_mux:inst10\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"arp_mux:inst10\|LPM_MUX:lpm_mux_component\"" {  } { { "arp_mux.vhd" "" { Text "c:/workspace/8bitbrain/arp_mux.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arp_mux:inst10\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"arp_mux:inst10\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "arp_mux.vhd" "" { Text "c:/workspace/8bitbrain/arp_mux.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j4e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j4e " "Info: Found entity 1: mux_j4e" {  } { { "db/mux_j4e.tdf" "" { Text "c:/workspace/8bitbrain/db/mux_j4e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j4e arp_mux:inst10\|LPM_MUX:lpm_mux_component\|mux_j4e:auto_generated " "Info: Elaborating entity \"mux_j4e\" for hierarchy \"arp_mux:inst10\|LPM_MUX:lpm_mux_component\|mux_j4e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer sequencer:inst9 " "Info: Elaborating entity \"sequencer\" for hierarchy \"sequencer:inst9\"" {  } { { "8bitbrain.bdf" "inst9" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 424 528 712 616 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "freq2 sequencer.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at sequencer.vhd(14): used implicit default value for signal \"freq2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sequencer.vhd" "" { Text "c:/workspace/8bitbrain/sequencer.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "freq3 sequencer.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at sequencer.vhd(14): used implicit default value for signal \"freq3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sequencer.vhd" "" { Text "c:/workspace/8bitbrain/sequencer.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj7 sequencer:inst9\|maj7:sequence " "Info: Elaborating entity \"maj7\" for hierarchy \"sequencer:inst9\|maj7:sequence\"" {  } { { "sequencer.vhd" "sequence" { Text "c:/workspace/8bitbrain/sequencer.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\"" {  } { { "maj7.vhd" "altsyncram_component" { Text "c:/workspace/8bitbrain/maj7.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\"" {  } { { "maj7.vhd" "" { Text "c:/workspace/8bitbrain/maj7.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file maj7.mif " "Info: Parameter \"init_file\" = \"maj7.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ARP " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ARP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "maj7.vhd" "" { Text "c:/workspace/8bitbrain/maj7.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pec1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pec1 " "Info: Found entity 1: altsyncram_pec1" {  } { { "db/altsyncram_pec1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pec1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pec1 sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated " "Info: Elaborating entity \"altsyncram_pec1\" for hierarchy \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_en82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_en82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_en82 " "Info: Found entity 1: altsyncram_en82" {  } { { "db/altsyncram_en82.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_en82.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_en82 sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|altsyncram_en82:altsyncram1 " "Info: Elaborating entity \"altsyncram_en82\" for hierarchy \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|altsyncram_en82:altsyncram1\"" {  } { { "db/altsyncram_pec1.tdf" "altsyncram1" { Text "c:/workspace/8bitbrain/db/altsyncram_pec1.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pec1.tdf" "mgl_prim2" { Text "c:/workspace/8bitbrain/db/altsyncram_pec1.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_pec1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pec1.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1095913472 " "Info: Parameter \"NODE_NAME\" = \"1095913472\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Info: Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Info: Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_pec1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pec1.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"sequencer:inst9\|maj7:sequence\|altsyncram:altsyncram_component\|altsyncram_pec1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tps3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tps3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tps3 " "Info: Found entity 1: altsyncram_tps3" {  } { { "db/altsyncram_tps3.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_tps3.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aeq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aeq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aeq1 " "Info: Found entity 1: altsyncram_aeq1" {  } { { "db/altsyncram_aeq1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_aeq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Info: Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "c:/workspace/8bitbrain/db/mux_doc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "c:/workspace/8bitbrain/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Info: Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_0ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "c:/workspace/8bitbrain/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_32j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_32j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_32j " "Info: Found entity 1: cntr_32j" {  } { { "db/cntr_32j.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_32j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Info: Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_vbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "c:/workspace/8bitbrain/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "74 " "Info: Ignored 74 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "74 " "Info: Ignored 74 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "8 " "Info: Found 8 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram6 " "Info: RAM logic \"controller:inst1\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram6" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram7 " "Info: RAM logic \"controller:inst1\|Ram7\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram7" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram5 " "Info: RAM logic \"controller:inst1\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram5" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram4 " "Info: RAM logic \"controller:inst1\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram4" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram3 " "Info: RAM logic \"controller:inst1\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram3" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram0 " "Info: RAM logic \"controller:inst1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram0" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram2 " "Info: RAM logic \"controller:inst1\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram2" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "controller:inst1\|Ram1 " "Info: RAM logic \"controller:inst1\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "brain_pkg.vhd" "Ram1" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "sequencer:inst9\|Mux12~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"sequencer:inst9\|Mux12~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Info: Parameter WIDTH_A set to 12" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Info: Parameter WIDTHAD_A set to 9" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Info: Parameter NUMWORDS_A set to 512" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE 8bitbrain.8bitbrain0.rtl.mif " "Info: Parameter INIT_FILE set to 8bitbrain.8bitbrain0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "Mux12~0" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 71 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Info: Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult8 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult8\"" {  } { { "brain_pkg.vhd" "Mult8" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 50 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div8\"" {  } { { "brain_pkg.vhd" "Div8" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 51 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult6 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult6\"" {  } { { "brain_pkg.vhd" "Mult6" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 21 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div6\"" {  } { { "brain_pkg.vhd" "Div6" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult7 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult7\"" {  } { { "brain_pkg.vhd" "Mult7" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 35 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div7\"" {  } { { "brain_pkg.vhd" "Div7" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 36 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult2\"" {  } { { "brain_pkg.vhd" "Mult2" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 50 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div2\"" {  } { { "brain_pkg.vhd" "Div2" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 51 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult0\"" {  } { { "brain_pkg.vhd" "Mult0" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 21 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div0\"" {  } { { "brain_pkg.vhd" "Div0" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult5 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult5\"" {  } { { "brain_pkg.vhd" "Mult5" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 50 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div5\"" {  } { { "brain_pkg.vhd" "Div5" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 51 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult3\"" {  } { { "brain_pkg.vhd" "Mult3" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 21 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div3\"" {  } { { "brain_pkg.vhd" "Div3" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult1\"" {  } { { "brain_pkg.vhd" "Mult1" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 35 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div1\"" {  } { { "brain_pkg.vhd" "Div1" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 36 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulator:inst3\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulator:inst3\|Mult4\"" {  } { { "brain_pkg.vhd" "Mult4" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 35 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulator:inst3\|Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulator:inst3\|Div4\"" {  } { { "brain_pkg.vhd" "Div4" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 36 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sequencer:inst9\|altsyncram:Mux12_rtl_0 " "Info: Elaborated megafunction instantiation \"sequencer:inst9\|altsyncram:Mux12_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sequencer:inst9\|altsyncram:Mux12_rtl_0 " "Info: Instantiated megafunction \"sequencer:inst9\|altsyncram:Mux12_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Info: Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Info: Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Info: Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE 8bitbrain.8bitbrain0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"8bitbrain.8bitbrain0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1j01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j01 " "Info: Found entity 1: altsyncram_1j01" {  } { { "db/altsyncram_1j01.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_1j01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "modulator:inst3\|lpm_mult:Mult8 " "Info: Elaborated megafunction instantiation \"modulator:inst3\|lpm_mult:Mult8\"" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulator:inst3\|lpm_mult:Mult8 " "Info: Instantiated megafunction \"modulator:inst3\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Info: Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Info: Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 50 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qt01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_qt01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qt01 " "Info: Found entity 1: mult_qt01" {  } { { "db/mult_qt01.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_qt01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "modulator:inst3\|lpm_divide:Div8 " "Info: Elaborated megafunction instantiation \"modulator:inst3\|lpm_divide:Div8\"" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 51 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulator:inst3\|lpm_divide:Div8 " "Info: Instantiated megafunction \"modulator:inst3\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Info: Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 51 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fem " "Info: Found entity 1: lpm_divide_fem" {  } { { "db/lpm_divide_fem.tdf" "" { Text "c:/workspace/8bitbrain/db/lpm_divide_fem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Info: Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "c:/workspace/8bitbrain/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Info: Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "modulator:inst3\|lpm_mult:Mult6 " "Info: Elaborated megafunction instantiation \"modulator:inst3\|lpm_mult:Mult6\"" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulator:inst3\|lpm_mult:Mult6 " "Info: Instantiated megafunction \"modulator:inst3\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Info: Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Info: Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Info: Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_it01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_it01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_it01 " "Info: Found entity 1: mult_it01" {  } { { "db/mult_it01.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_it01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "modulator:inst3\|lpm_divide:Div6 " "Info: Elaborated megafunction instantiation \"modulator:inst3\|lpm_divide:Div6\"" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulator:inst3\|lpm_divide:Div6 " "Info: Instantiated megafunction \"modulator:inst3\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Info: Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "modulator:inst3\|lpm_divide:Div7 " "Info: Elaborated megafunction instantiation \"modulator:inst3\|lpm_divide:Div7\"" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulator:inst3\|lpm_divide:Div7 " "Info: Instantiated megafunction \"modulator:inst3\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Info: Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[2\] " "Warning: Latch controller:inst1\|diff_btn_vec\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst1\|diff_btn_vec~1 " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1\|diff_btn_vec~1" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[1\] " "Warning: Latch controller:inst1\|diff_btn_vec\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA btn_reg:inst4\|btn_reg\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4\|btn_reg\[1\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[3\] " "Warning: Latch controller:inst1\|diff_btn_vec\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA btn_reg:inst4\|btn_reg\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4\|btn_reg\[3\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[5\] " "Warning: Latch controller:inst1\|diff_btn_vec\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA btn_reg:inst4\|btn_reg\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4\|btn_reg\[5\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[4\] " "Warning: Latch controller:inst1\|diff_btn_vec\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA btn_reg:inst4\|btn_reg\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4\|btn_reg\[4\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "controller:inst1\|diff_btn_vec\[6\] " "Warning: Latch controller:inst1\|diff_btn_vec\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA btn_reg:inst4\|btn_reg\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4\|btn_reg\[6\]" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 61 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 38 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 38 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Warning: Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "Warning (15610): No output dependent on input pin \"data_in\[6\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "Warning (15610): No output dependent on input pin \"data_in\[5\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "Warning (15610): No output dependent on input pin \"data_in\[4\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "Warning (15610): No output dependent on input pin \"data_in\[3\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "Warning (15610): No output dependent on input pin \"data_in\[2\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "Warning (15610): No output dependent on input pin \"data_in\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "Warning (15610): No output dependent on input pin \"data_in\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 72 -296 -128 88 "data_in\[9..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_change_rot\[1\] " "Warning (15610): No output dependent on input pin \"edit_change_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 192 -24 168 208 "edit_change_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_change_rot\[0\] " "Warning (15610): No output dependent on input pin \"edit_change_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 192 -24 168 208 "edit_change_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_select_rot\[1\] " "Warning (15610): No output dependent on input pin \"edit_select_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -16 168 192 "edit_select_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_select_rot\[0\] " "Warning (15610): No output dependent on input pin \"edit_select_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -16 168 192 "edit_select_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wave_bank_rot\[1\] " "Warning (15610): No output dependent on input pin \"wave_bank_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 224 -24 168 240 "wave_bank_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wave_bank_rot\[0\] " "Warning (15610): No output dependent on input pin \"wave_bank_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 224 -24 168 240 "wave_bank_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waveform_rot\[1\] " "Warning (15610): No output dependent on input pin \"waveform_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 208 -16 168 224 "waveform_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waveform_rot\[0\] " "Warning (15610): No output dependent on input pin \"waveform_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 208 -16 168 224 "waveform_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7499 " "Info: Implemented 7499 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Info: Implemented 31 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "7364 " "Info: Implemented 7364 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "74 " "Info: Implemented 74 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "22 " "Info: Implemented 22 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 19:42:58 2010 " "Info: Processing ended: Thu Mar 25 19:42:58 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Info: Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Info: Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
