masterclock_clk_wiz.v,verilog,xil_defaultlib,../../../../pipelined.gen/sources_1/ip/masterclock/masterclock_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
masterclock.v,verilog,xil_defaultlib,../../../../pipelined.gen/sources_1/ip/masterclock/masterclock.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
