Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct  7 08:28:28 2024
| Host         : DESKTOP-M086L9A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Semaforos_timing_summary_routed.rpt -pb Semaforos_timing_summary_routed.pb -rpx Semaforos_timing_summary_routed.rpx -warn_on_violation
| Design       : Semaforos
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   33          inf        0.000                      0                   33           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 4.361ns (58.764%)  route 3.060ns (41.236%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[3]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Edo_presente_reg[3]/Q
                         net (fo=5, routed)           1.199     1.655    V2_OBUF
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.152     1.807 r  R1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.860     3.668    R1_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.753     7.420 r  R1_OBUF_inst/O
                         net (fo=0)                   0.000     7.420    R1
    N14                                                               r  R1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 3.976ns (58.973%)  route 2.766ns (41.027%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[2]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Edo_presente_reg[2]/Q
                         net (fo=8, routed)           2.766     3.222    A1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.743 r  A1_OBUF_inst/O
                         net (fo=0)                   0.000     6.743    A1
    H17                                                               r  A1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 4.132ns (62.102%)  route 2.521ns (37.898%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[2]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Edo_presente_reg[2]/Q
                         net (fo=8, routed)           0.852     1.308    A1_OBUF
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.124     1.432 r  R2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     3.101    R2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.552     6.653 r  R2_OBUF_inst/O
                         net (fo=0)                   0.000     6.653    R2
    R18                                                               r  R2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            V2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.539ns  (logic 4.011ns (61.346%)  route 2.527ns (38.654%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[3]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Edo_presente_reg[3]/Q
                         net (fo=5, routed)           2.527     2.983    V2_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.555     6.539 r  V2_OBUF_inst/O
                         net (fo=0)                   0.000     6.539    V2
    U16                                                               r  V2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            V1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.419ns  (logic 4.011ns (62.482%)  route 2.408ns (37.518%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Edo_presente_reg[1]/Q
                         net (fo=5, routed)           2.408     2.864    V1_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.419 r  V1_OBUF_inst/O
                         net (fo=0)                   0.000     6.419    V1
    U17                                                               r  V1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 3.991ns (62.564%)  route 2.388ns (37.436%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[4]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_onehot_Edo_presente_reg[4]/Q
                         net (fo=8, routed)           2.388     2.844    A2_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.380 r  A2_OBUF_inst/O
                         net (fo=0)                   0.000     6.380    A2
    K15                                                               r  A2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Edo_presente_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.557ns  (logic 0.704ns (19.792%)  route 2.853ns (80.208%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  cont_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cont_reg[1]/Q
                         net (fo=8, routed)           0.859     1.315    cont_reg[1]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.439 r  FSM_onehot_Edo_presente[4]_i_5/O
                         net (fo=7, routed)           1.209     2.648    FSM_onehot_Edo_presente[4]_i_5_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.772 r  FSM_onehot_Edo_presente[4]_i_1/O
                         net (fo=5, routed)           0.785     3.557    FSM_onehot_Edo_presente[4]_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  FSM_onehot_Edo_presente_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Edo_presente_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.557ns  (logic 0.704ns (19.792%)  route 2.853ns (80.208%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  cont_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cont_reg[1]/Q
                         net (fo=8, routed)           0.859     1.315    cont_reg[1]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.439 r  FSM_onehot_Edo_presente[4]_i_5/O
                         net (fo=7, routed)           1.209     2.648    FSM_onehot_Edo_presente[4]_i_5_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.772 r  FSM_onehot_Edo_presente[4]_i_1/O
                         net (fo=5, routed)           0.785     3.557    FSM_onehot_Edo_presente[4]_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  FSM_onehot_Edo_presente_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Edo_presente_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.557ns  (logic 0.704ns (19.792%)  route 2.853ns (80.208%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  cont_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cont_reg[1]/Q
                         net (fo=8, routed)           0.859     1.315    cont_reg[1]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.439 r  FSM_onehot_Edo_presente[4]_i_5/O
                         net (fo=7, routed)           1.209     2.648    FSM_onehot_Edo_presente[4]_i_5_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.772 r  FSM_onehot_Edo_presente[4]_i_1/O
                         net (fo=5, routed)           0.785     3.557    FSM_onehot_Edo_presente[4]_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  FSM_onehot_Edo_presente_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Edo_presente_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.557ns  (logic 0.704ns (19.792%)  route 2.853ns (80.208%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  cont_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cont_reg[1]/Q
                         net (fo=8, routed)           0.859     1.315    cont_reg[1]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.439 r  FSM_onehot_Edo_presente[4]_i_5/O
                         net (fo=7, routed)           1.209     2.648    FSM_onehot_Edo_presente[4]_i_5_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.124     2.772 r  FSM_onehot_Edo_presente[4]_i_1/O
                         net (fo=5, routed)           0.785     3.557    FSM_onehot_Edo_presente[4]_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  FSM_onehot_Edo_presente_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_Edo_presente_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.551%)  route 0.198ns (58.449%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDPE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[0]/C
    SLICE_X1Y87          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_Edo_presente_reg[0]/Q
                         net (fo=4, routed)           0.198     0.339    FSM_onehot_Edo_presente_reg_n_0_[0]
    SLICE_X0Y87          FDCE                                         r  FSM_onehot_Edo_presente_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Edo_presente_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.141%)  route 0.219ns (60.859%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[4]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_Edo_presente_reg[4]/Q
                         net (fo=8, routed)           0.219     0.360    A2_OBUF
    SLICE_X1Y87          FDPE                                         r  FSM_onehot_Edo_presente_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Edo_presente_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.141ns (36.177%)  route 0.249ns (63.823%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[2]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_Edo_presente_reg[2]/Q
                         net (fo=8, routed)           0.249     0.390    A1_OBUF
    SLICE_X0Y87          FDCE                                         r  FSM_onehot_Edo_presente_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.269%)  route 0.254ns (57.731%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[2]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_onehot_Edo_presente_reg[2]/Q
                         net (fo=8, routed)           0.254     0.395    A1_OBUF
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.440 r  cont[2]_i_1/O
                         net (fo=1, routed)           0.000     0.440    cont[2]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.196%)  route 0.266ns (58.804%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  cont_reg[1]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cont_reg[1]/Q
                         net (fo=8, routed)           0.266     0.407    cont_reg[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.452 r  cont[1]_i_1/O
                         net (fo=1, routed)           0.000     0.452    cont[1]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.710%)  route 0.271ns (59.290%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  cont_reg[0]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cont_reg[0]/Q
                         net (fo=10, routed)          0.271     0.412    cont_reg[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.045     0.457 r  cont[0]_i_1/O
                         net (fo=1, routed)           0.000     0.457    cont[0]_i_1_n_0
    SLICE_X0Y88          FDCE                                         r  cont_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.231ns (46.551%)  route 0.265ns (53.449%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE                         0.000     0.000 r  cont_reg[2]/C
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cont_reg[2]/Q
                         net (fo=6, routed)           0.195     0.336    cont_reg[2]
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.045     0.381 f  FSM_onehot_Edo_presente[4]_i_5/O
                         net (fo=7, routed)           0.070     0.451    FSM_onehot_Edo_presente[4]_i_5_n_0
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.045     0.496 r  cont[3]_i_1/O
                         net (fo=1, routed)           0.000     0.496    cont[3]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Edo_presente_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.136%)  route 0.329ns (63.864%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[4]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_Edo_presente_reg[4]/Q
                         net (fo=8, routed)           0.261     0.402    A2_OBUF
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.447 r  FSM_onehot_Edo_presente[4]_i_1/O
                         net (fo=5, routed)           0.068     0.515    FSM_onehot_Edo_presente[4]_i_1_n_0
    SLICE_X1Y87          FDPE                                         r  FSM_onehot_Edo_presente_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_Edo_presente_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.141ns (26.937%)  route 0.382ns (73.063%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_Edo_presente_reg[1]/Q
                         net (fo=5, routed)           0.382     0.523    V1_OBUF
    SLICE_X0Y87          FDCE                                         r  FSM_onehot_Edo_presente_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Edo_presente_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.231ns (43.747%)  route 0.297ns (56.253%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  FSM_onehot_Edo_presente_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_Edo_presente_reg[1]/Q
                         net (fo=5, routed)           0.125     0.266    V1_OBUF
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.045     0.311 f  FSM_onehot_Edo_presente[4]_i_2/O
                         net (fo=7, routed)           0.172     0.483    FSM_onehot_Edo_presente[4]_i_2_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I4_O)        0.045     0.528 r  cont[5]_i_1/O
                         net (fo=1, routed)           0.000     0.528    cont[5]_i_1_n_0
    SLICE_X1Y89          FDCE                                         r  cont_reg[5]/D
  -------------------------------------------------------------------    -------------------





