-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Outline_phase1_row is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    A_ce1 : OUT STD_LOGIC;
    A_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Outline_phase1_row is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv25_10000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln23_fu_105_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln23_reg_207 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_s_fu_109_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_s_reg_212 : STD_LOGIC_VECTOR (13 downto 0);
    signal denom_1_fu_182_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_1_reg_218 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_sum_fu_64_A_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_phase1_sum_fu_64_A_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_sum_fu_64_p_out : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_phase1_sum_fu_64_p_out_ap_vld : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_done : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_idle : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_ready : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce1 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 : STD_LOGIC;
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln23_fu_93_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_fu_56 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln23_fu_99_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln34_fu_126_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln34_fu_130_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_fu_136_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_704_fu_148_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln34_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln34_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln34_1_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln34_fu_174_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_fu_144_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_top_kernel_Pipeline_phase1_sum IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln29 : IN STD_LOGIC_VECTOR (13 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (23 downto 0);
        p_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_kernel_top_kernel_Pipeline_phase1_norm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln29 : IN STD_LOGIC_VECTOR (13 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        A_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_ce1 : OUT STD_LOGIC;
        A_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        i : IN STD_LOGIC_VECTOR (7 downto 0);
        conv_i421 : IN STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 : OUT STD_LOGIC;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    grp_top_kernel_Pipeline_phase1_sum_fu_64 : component top_kernel_top_kernel_Pipeline_phase1_sum
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start,
        ap_done => grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_done,
        ap_idle => grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_ready,
        zext_ln29 => tmp_s_reg_212,
        A_address0 => grp_top_kernel_Pipeline_phase1_sum_fu_64_A_address0,
        A_ce0 => grp_top_kernel_Pipeline_phase1_sum_fu_64_A_ce0,
        A_q0 => A_q0,
        p_out => grp_top_kernel_Pipeline_phase1_sum_fu_64_p_out,
        p_out_ap_vld => grp_top_kernel_Pipeline_phase1_sum_fu_64_p_out_ap_vld);

    grp_top_kernel_Pipeline_phase1_norm_fu_72 : component top_kernel_top_kernel_Pipeline_phase1_norm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start,
        ap_done => grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_done,
        ap_idle => grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_idle,
        ap_ready => grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_ready,
        zext_ln29 => tmp_s_reg_212,
        A_address0 => grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address0,
        A_ce0 => grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce0,
        A_q0 => A_q0,
        A_address1 => grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address1,
        A_ce1 => grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce1,
        A_q1 => A_q1,
        i => trunc_ln23_reg_207,
        conv_i421 => denom_1_reg_218,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 => grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 => grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 => grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 => grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 => grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 => grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 => grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 => grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln23_fu_93_p2 = ap_const_lv1_0))) then 
                    grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_ready = ap_const_logic_1)) then 
                    grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_56 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln23_fu_93_p2 = ap_const_lv1_0))) then 
                i_fu_56 <= add_ln23_fu_99_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                denom_1_reg_218 <= denom_1_fu_182_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    tmp_s_reg_212(13 downto 6) <= tmp_s_fu_109_p3(13 downto 6);
                trunc_ln23_reg_207 <= trunc_ln23_fu_105_p1;
            end if;
        end if;
    end process;
    tmp_s_reg_212(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_done, grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_done, icmp_ln23_fu_93_p2, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln23_fu_93_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;

    A_address0_assign_proc : process(grp_top_kernel_Pipeline_phase1_sum_fu_64_A_address0, grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            A_address0 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_address0 <= grp_top_kernel_Pipeline_phase1_sum_fu_64_A_address0;
        else 
            A_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    A_address1 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_A_address1;

    A_ce0_assign_proc : process(grp_top_kernel_Pipeline_phase1_sum_fu_64_A_ce0, grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            A_ce0 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_ce0 <= grp_top_kernel_Pipeline_phase1_sum_fu_64_A_ce0;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_ce1_assign_proc : process(grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            A_ce1 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_A_ce1;
        else 
            A_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln23_fu_99_p2 <= std_logic_vector(unsigned(i_fu_56) + unsigned(ap_const_lv9_1));
    add_ln34_fu_130_p2 <= std_logic_vector(signed(sext_ln34_fu_126_p1) + signed(ap_const_lv25_10000));
    and_ln34_fu_162_p2 <= (xor_ln34_fu_156_p2 and tmp_704_fu_148_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_done)
    begin
        if ((grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln23_fu_93_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln23_fu_93_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln23_fu_93_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln23_fu_93_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    denom_1_fu_182_p3 <= 
        select_ln34_fu_174_p3 when (xor_ln34_1_fu_168_p2(0) = '1') else 
        denom_fu_144_p1;
    denom_fu_144_p1 <= add_ln34_fu_130_p2(24 - 1 downto 0);
    grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start <= grp_top_kernel_Pipeline_phase1_norm_fu_72_ap_start_reg;
    grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start <= grp_top_kernel_Pipeline_phase1_sum_fu_64_ap_start_reg;
    icmp_ln23_fu_93_p2 <= "1" when (i_fu_56 = ap_const_lv9_100) else "0";
    select_ln34_fu_174_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln34_fu_162_p2(0) = '1') else 
        ap_const_lv24_800000;
        sext_ln34_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_top_kernel_Pipeline_phase1_sum_fu_64_p_out),25));

    tmp_704_fu_148_p3 <= add_ln34_fu_130_p2(23 downto 23);
    tmp_fu_136_p3 <= add_ln34_fu_130_p2(24 downto 24);
    tmp_s_fu_109_p3 <= (trunc_ln23_fu_105_p1 & ap_const_lv6_0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 <= grp_top_kernel_Pipeline_phase1_norm_fu_72_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
    trunc_ln23_fu_105_p1 <= i_fu_56(8 - 1 downto 0);
    xor_ln34_1_fu_168_p2 <= (tmp_fu_136_p3 xor tmp_704_fu_148_p3);
    xor_ln34_fu_156_p2 <= (tmp_fu_136_p3 xor ap_const_lv1_1);
end behav;
