# This script segment is generated automatically by AutoPilot

set name activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fdiv} IMPL {fabric} LATENCY 8 ALLOW_PRAGMA 1
}


set name activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fcmp} IMPL {auto} LATENCY 1 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler activation_accelerator_float_safe_softmax3_64_s_exp_x_60_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 608 \
    name x_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_0 \
    op interface \
    ports { x_0_address0 { O 10 vector } x_0_ce0 { O 1 bit } x_0_q0 { I 32 vector } x_0_address1 { O 10 vector } x_0_ce1 { O 1 bit } x_0_q1 { I 32 vector } x_0_address2 { O 10 vector } x_0_ce2 { O 1 bit } x_0_q2 { I 32 vector } x_0_address3 { O 10 vector } x_0_ce3 { O 1 bit } x_0_q3 { I 32 vector } x_0_address4 { O 10 vector } x_0_ce4 { O 1 bit } x_0_q4 { I 32 vector } x_0_address5 { O 10 vector } x_0_ce5 { O 1 bit } x_0_q5 { I 32 vector } x_0_address6 { O 10 vector } x_0_ce6 { O 1 bit } x_0_q6 { I 32 vector } x_0_address7 { O 10 vector } x_0_ce7 { O 1 bit } x_0_q7 { I 32 vector } x_0_address8 { O 10 vector } x_0_ce8 { O 1 bit } x_0_q8 { I 32 vector } x_0_address9 { O 10 vector } x_0_ce9 { O 1 bit } x_0_q9 { I 32 vector } x_0_address10 { O 10 vector } x_0_ce10 { O 1 bit } x_0_q10 { I 32 vector } x_0_address11 { O 10 vector } x_0_ce11 { O 1 bit } x_0_q11 { I 32 vector } x_0_address12 { O 10 vector } x_0_ce12 { O 1 bit } x_0_q12 { I 32 vector } x_0_address13 { O 10 vector } x_0_ce13 { O 1 bit } x_0_q13 { I 32 vector } x_0_address14 { O 10 vector } x_0_ce14 { O 1 bit } x_0_q14 { I 32 vector } x_0_address15 { O 10 vector } x_0_ce15 { O 1 bit } x_0_q15 { I 32 vector } x_0_address16 { O 10 vector } x_0_ce16 { O 1 bit } x_0_q16 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 609 \
    name activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i \
    op interface \
    ports { activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 { O 16 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 { O 10 vector } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 { O 1 bit } activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


