<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Thu Oct 20 10:47:42 PDT 2016</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2016WW43</sip_reldate>
  <sip_milestone>R1p0</sip_milestone>
  <sip_relver>PICr16</sip_relver>
  <sip_relname>ALL_2016WW43_R1p0_PICr16</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
<dd>1. <a href="https://hsdes.intel.com/appstore/article/#/1208919511/main">1208919511 "FWD Accumulator sum field in SBR TAPs has incorrect access type documented"</a>
Regenerated the RDL files for CNLS to change the accumulator sum field in the SBR TAPs from RW to RO. 
      </dd>
<dd>2. <a href="https://hsdes.intel.com/appstore/article/#/1405289168/main">1405289168 "FWD (PCR) IOSF SBR LTE (transparent bridge - router)"</a>
This is the beta release for the SBR LTE feature (transparent bridge). Alpha version of this feature was released in PICr15. This Beta release has limitations around mcast/bcast (currently not supported) and MI (transparent bridge PID strap not yet exposed - available as parameter only).
      </dd>
<dd>3. <a href="https://hsdes.intel.com/appstore/article/#/1405304874/main">1405304874 "Update SBR SubIP versions"</a>
Updated the DFX and STAP SubIP versions as per project requirements.
      </dd>
<dd>4. <a href="https://hsdes.intel.com/appstore/article/#/1405330345/main">1405330345 "Enhancement HSD for input flop timing of ISM inputs to synchronous endpoints in clkgaterst"</a>
  To improve the timing on input ISM signals, flop stages had to be added to the asyncclkreq module in clkgaterst.
      </dd>
<dd>5. <a href="https://hsdes.intel.com/appstore/article/#/1504333233/main">1504333233 "(PCR) [ICP-N] enDEBUG: Support for policy 6 in DFX_SECURE_PLUGIN for TAP"</a>
 Integrated new version of DFX secure plugin that supports/enable policy 6 as part of the chassis requirement for all IP's.
      </dd>

    </dl>
    
   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
   <dd> <a href="https://hsdes.intel.com/home/default.html#article?id=1404756803">"SVC does not scale for fabrics with more than 100 nodes" </a>
   </dd>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
  <p>This SBR release uses the "IOSF_SVC_2016WW42" version of SVC in IRR with constraints on hierarchical headers insertion.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip</a></p>
   <p>The first endpoint release with support for parity pins is IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0</a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
