0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_DATA/lab_practise/project_3/project_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_DATA/lab_practise/project_3/project_3.srcs/sim_1/new/TB_up_down_LED_SEG.v,1690555288,verilog,,,,TB_up_down_LED_SEG,,,,,,,,
D:/FPGA_DATA/lab_practise/project_3/project_3.srcs/sources_1/new/up_down_LED_SEG.v,1690623110,verilog,,D:/FPGA_DATA/lab_practise/project_3/project_3.srcs/sim_1/new/TB_up_down_LED_SEG.v,,up_down_LED_SEG,,,,,,,,
