

================================================================
== Vivado HLS Report for 'kernel_seidel_2d_my_version'
================================================================
* Date:           Wed Aug  8 16:47:33 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.135|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+------------+-----------+------------+---------+
    |         Latency        |        Interval        | Pipeline|
    |    min    |     max    |    min    |     max    |   Type  |
    +-----------+------------+-----------+------------+---------+
    |  936283721|  1235084921|  936283721|  1235084921|   none  |
    +-----------+------------+-----------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----------+------------+---------------------+-----------+-----------+------+----------+
        |                 |         Latency        |      Iteration      |  Initiation Interval  | Trip |          |
        |    Loop Name    |    min    |     max    |       Latency       |  achieved |   target  | Count| Pipelined|
        +-----------------+-----------+------------+---------------------+-----------+-----------+------+----------+
        |- Loop 1         |  936283720|  1235084920| 46814186 ~ 61754246 |          -|          -|    20|    no    |
        | + Loop 1.1      |   46814184|    61754244|    46908 ~ 61878    |          -|          -|   998|    no    |
        |  ++ Loop 1.1.1  |      46906|       61876|       47 ~ 62       |          -|          -|   998|    no    |
        +-----------------+-----------+------------+---------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / (!tmp_1_i)
	50  / (tmp_1_i)
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tsteps) nounwind, !map !199"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n) nounwind, !map !205"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %A) nounwind, !map !209"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([28 x i8]* @kernel_seidel_2d_my_s) nounwind"   --->   Operation 55 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.06ns)   --->   "br label %.loopexit" [seidel-2d.cpp:1424]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%t = phi i5 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]"   --->   Operation 57 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.11ns)   --->   "%exitcond2 = icmp eq i5 %t, -12" [seidel-2d.cpp:1424]   --->   Operation 58 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.33ns)   --->   "%t_1 = add i5 %t, 1" [seidel-2d.cpp:1424]   --->   Operation 60 'add' 't_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader3.preheader" [seidel-2d.cpp:1424]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.06ns)   --->   "br label %.preheader3" [seidel-2d.cpp:1425]   --->   Operation 62 'br' <Predicate = (!exitcond2)> <Delay = 1.06>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [seidel-2d.cpp:1432]   --->   Operation 63 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.20>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_1, %.preheader3.loopexit ], [ 1, %.preheader3.preheader ]"   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.29ns)   --->   "%exitcond1 = icmp eq i10 %i, -25" [seidel-2d.cpp:1425]   --->   Operation 65 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 998, i64 998, i64 998) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [seidel-2d.cpp:1425]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.41ns)   --->   "%tmp = add i10 %i, -1" [seidel-2d.cpp:1427]   --->   Operation 68 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %tmp to i20" [seidel-2d.cpp:1427]   --->   Operation 69 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (5.79ns)   --->   "%tmp_s = mul i20 %tmp_cast, 1000" [seidel-2d.cpp:1427]   --->   Operation 70 'mul' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i10 %i to i20" [seidel-2d.cpp:1427]   --->   Operation 71 'zext' 'tmp_4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (5.79ns)   --->   "%tmp_1 = mul i20 %tmp_4_cast, 1000" [seidel-2d.cpp:1427]   --->   Operation 72 'mul' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (1.41ns)   --->   "%i_1 = add i10 %i, 1" [seidel-2d.cpp:1427]   --->   Operation 73 'add' 'i_1' <Predicate = (!exitcond1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %i_1 to i20" [seidel-2d.cpp:1427]   --->   Operation 74 'zext' 'tmp_5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (5.79ns)   --->   "%tmp_4 = mul i20 %tmp_5_cast, 1000" [seidel-2d.cpp:1427]   --->   Operation 75 'mul' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (1.06ns)   --->   "br label %.preheader" [seidel-2d.cpp:1426]   --->   Operation 76 'br' <Predicate = (!exitcond1)> <Delay = 1.06>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 77 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.64>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %operator_double_div9.exit ], [ 1, %.preheader.preheader ]"   --->   Operation 78 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.29ns)   --->   "%exitcond = icmp eq i10 %j, -25" [seidel-2d.cpp:1426]   --->   Operation 79 'icmp' 'exitcond' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 998, i64 998, i64 998) nounwind"   --->   Operation 80 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %1" [seidel-2d.cpp:1426]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.41ns)   --->   "%tmp_6 = add i10 -1, %j" [seidel-2d.cpp:1427]   --->   Operation 82 'add' 'tmp_6' <Predicate = (!exitcond)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %tmp_6 to i20" [seidel-2d.cpp:1427]   --->   Operation 83 'zext' 'tmp_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.56ns)   --->   "%tmp_5 = add i20 %tmp_7_cast, %tmp_s" [seidel-2d.cpp:1427]   --->   Operation 84 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i20 %tmp_5 to i64" [seidel-2d.cpp:1427]   --->   Operation 85 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_18_cast" [seidel-2d.cpp:1427]   --->   Operation 86 'getelementptr' 'A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 87 [4/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:1427]   --->   Operation 87 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i10 %j to i20" [seidel-2d.cpp:1427]   --->   Operation 88 'zext' 'tmp_8_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.56ns)   --->   "%tmp_15 = add i20 %tmp_8_cast, %tmp_s" [seidel-2d.cpp:1427]   --->   Operation 89 'add' 'tmp_15' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i20 %tmp_15 to i64" [seidel-2d.cpp:1427]   --->   Operation 90 'zext' 'tmp_21_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_21_cast" [seidel-2d.cpp:1427]   --->   Operation 91 'getelementptr' 'A_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 92 [4/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:1427]   --->   Operation 92 'load' 'A_load_1' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 93 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 94 [3/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:1427]   --->   Operation 94 'load' 'A_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_5 : Operation 95 [3/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:1427]   --->   Operation 95 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 96 [2/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:1427]   --->   Operation 96 'load' 'A_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_6 : Operation 97 [2/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:1427]   --->   Operation 97 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 98 [1/4] (2.66ns)   --->   "%A_load = load double* %A_addr, align 8" [seidel-2d.cpp:1427]   --->   Operation 98 'load' 'A_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_7 : Operation 99 [1/4] (2.66ns)   --->   "%A_load_1 = load double* %A_addr_1, align 8" [seidel-2d.cpp:1427]   --->   Operation 99 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 100 [5/5] (6.91ns)   --->   "%tmp_9 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:1427]   --->   Operation 100 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 101 [4/5] (6.91ns)   --->   "%tmp_9 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:1427]   --->   Operation 101 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (1.41ns)   --->   "%j_1 = add i10 1, %j" [seidel-2d.cpp:1427]   --->   Operation 102 'add' 'j_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i10 %j_1 to i20" [seidel-2d.cpp:1427]   --->   Operation 103 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (1.56ns)   --->   "%tmp_18 = add i20 %tmp_1_cast, %tmp_s" [seidel-2d.cpp:1427]   --->   Operation 104 'add' 'tmp_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i20 %tmp_18 to i64" [seidel-2d.cpp:1427]   --->   Operation 105 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_24_cast" [seidel-2d.cpp:1427]   --->   Operation 106 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [4/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:1427]   --->   Operation 107 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 108 [3/5] (6.91ns)   --->   "%tmp_9 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:1427]   --->   Operation 108 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [3/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:1427]   --->   Operation 109 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 110 [2/5] (6.91ns)   --->   "%tmp_9 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:1427]   --->   Operation 110 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [2/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:1427]   --->   Operation 111 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 112 [1/5] (6.91ns)   --->   "%tmp_9 = fadd double %A_load, %A_load_1" [seidel-2d.cpp:1427]   --->   Operation 112 'dadd' 'tmp_9' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/4] (2.66ns)   --->   "%A_load_2 = load double* %A_addr_2, align 8" [seidel-2d.cpp:1427]   --->   Operation 113 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 114 [5/5] (6.91ns)   --->   "%tmp_2 = fadd double %tmp_9, %A_load_2" [seidel-2d.cpp:1427]   --->   Operation 114 'dadd' 'tmp_2' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 115 [1/1] (1.56ns)   --->   "%tmp_7 = add i20 %tmp_7_cast, %tmp_1" [seidel-2d.cpp:1427]   --->   Operation 115 'add' 'tmp_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i20 %tmp_7 to i64" [seidel-2d.cpp:1427]   --->   Operation 116 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_19_cast" [seidel-2d.cpp:1427]   --->   Operation 117 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [4/5] (6.91ns)   --->   "%tmp_2 = fadd double %tmp_9, %A_load_2" [seidel-2d.cpp:1427]   --->   Operation 118 'dadd' 'tmp_2' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [4/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:1427]   --->   Operation 119 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 120 [3/5] (6.91ns)   --->   "%tmp_2 = fadd double %tmp_9, %A_load_2" [seidel-2d.cpp:1427]   --->   Operation 120 'dadd' 'tmp_2' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [3/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:1427]   --->   Operation 121 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 122 [2/5] (6.91ns)   --->   "%tmp_2 = fadd double %tmp_9, %A_load_2" [seidel-2d.cpp:1427]   --->   Operation 122 'dadd' 'tmp_2' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [2/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:1427]   --->   Operation 123 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 124 [1/5] (6.91ns)   --->   "%tmp_2 = fadd double %tmp_9, %A_load_2" [seidel-2d.cpp:1427]   --->   Operation 124 'dadd' 'tmp_2' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [1/4] (2.66ns)   --->   "%A_load_3 = load double* %A_addr_3, align 8" [seidel-2d.cpp:1427]   --->   Operation 125 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 126 [5/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_2, %A_load_3" [seidel-2d.cpp:1427]   --->   Operation 126 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 127 [1/1] (1.56ns)   --->   "%tmp_8 = add i20 %tmp_7_cast, %tmp_4" [seidel-2d.cpp:1427]   --->   Operation 127 'add' 'tmp_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 128 [1/1] (1.56ns)   --->   "%tmp_16 = add i20 %tmp_8_cast, %tmp_1" [seidel-2d.cpp:1427]   --->   Operation 128 'add' 'tmp_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i20 %tmp_16 to i64" [seidel-2d.cpp:1427]   --->   Operation 129 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_22_cast" [seidel-2d.cpp:1427]   --->   Operation 130 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (1.56ns)   --->   "%tmp_17 = add i20 %tmp_8_cast, %tmp_4" [seidel-2d.cpp:1427]   --->   Operation 131 'add' 'tmp_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (1.56ns)   --->   "%tmp_19 = add i20 %tmp_1_cast, %tmp_1" [seidel-2d.cpp:1427]   --->   Operation 132 'add' 'tmp_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (1.56ns)   --->   "%tmp_20 = add i20 %tmp_1_cast, %tmp_4" [seidel-2d.cpp:1427]   --->   Operation 133 'add' 'tmp_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [4/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_2, %A_load_3" [seidel-2d.cpp:1427]   --->   Operation 134 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [4/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 135 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 136 [3/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_2, %A_load_3" [seidel-2d.cpp:1427]   --->   Operation 136 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [3/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 137 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 138 [2/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_2, %A_load_3" [seidel-2d.cpp:1427]   --->   Operation 138 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [2/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 139 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 140 [1/5] (6.91ns)   --->   "%tmp_3 = fadd double %tmp_2, %A_load_3" [seidel-2d.cpp:1427]   --->   Operation 140 'dadd' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/4] (2.66ns)   --->   "%A_load_4 = load double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 141 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 142 [5/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_3, %A_load_4" [seidel-2d.cpp:1427]   --->   Operation 142 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i20 %tmp_19 to i64" [seidel-2d.cpp:1427]   --->   Operation 143 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_25_cast" [seidel-2d.cpp:1427]   --->   Operation 144 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [4/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_3, %A_load_4" [seidel-2d.cpp:1427]   --->   Operation 145 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 146 [4/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:1427]   --->   Operation 146 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 147 [3/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_3, %A_load_4" [seidel-2d.cpp:1427]   --->   Operation 147 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [3/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:1427]   --->   Operation 148 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 149 [2/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_3, %A_load_4" [seidel-2d.cpp:1427]   --->   Operation 149 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 150 [2/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:1427]   --->   Operation 150 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 151 [1/5] (6.91ns)   --->   "%tmp_10 = fadd double %tmp_3, %A_load_4" [seidel-2d.cpp:1427]   --->   Operation 151 'dadd' 'tmp_10' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [1/4] (2.66ns)   --->   "%A_load_5 = load double* %A_addr_5, align 8" [seidel-2d.cpp:1427]   --->   Operation 152 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 153 [5/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:1427]   --->   Operation 153 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i20 %tmp_8 to i64" [seidel-2d.cpp:1427]   --->   Operation 154 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 155 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_20_cast" [seidel-2d.cpp:1427]   --->   Operation 155 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 156 [4/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:1427]   --->   Operation 156 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 157 [4/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:1427]   --->   Operation 157 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 158 [3/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:1427]   --->   Operation 158 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 159 [3/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:1427]   --->   Operation 159 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 160 [2/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:1427]   --->   Operation 160 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 161 [2/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:1427]   --->   Operation 161 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 32 <SV = 31> <Delay = 6.91>
ST_32 : Operation 162 [1/5] (6.91ns)   --->   "%tmp_11 = fadd double %tmp_10, %A_load_5" [seidel-2d.cpp:1427]   --->   Operation 162 'dadd' 'tmp_11' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 163 [1/4] (2.66ns)   --->   "%A_load_6 = load double* %A_addr_6, align 8" [seidel-2d.cpp:1427]   --->   Operation 163 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 164 [5/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:1427]   --->   Operation 164 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i20 %tmp_17 to i64" [seidel-2d.cpp:1427]   --->   Operation 165 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 166 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_23_cast" [seidel-2d.cpp:1427]   --->   Operation 166 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 167 [4/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:1427]   --->   Operation 167 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 168 [4/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:1427]   --->   Operation 168 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 35 <SV = 34> <Delay = 6.91>
ST_35 : Operation 169 [3/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:1427]   --->   Operation 169 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 170 [3/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:1427]   --->   Operation 170 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 36 <SV = 35> <Delay = 6.91>
ST_36 : Operation 171 [2/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:1427]   --->   Operation 171 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 172 [2/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:1427]   --->   Operation 172 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 173 [1/5] (6.91ns)   --->   "%tmp_12 = fadd double %tmp_11, %A_load_6" [seidel-2d.cpp:1427]   --->   Operation 173 'dadd' 'tmp_12' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 174 [1/4] (2.66ns)   --->   "%A_load_7 = load double* %A_addr_7, align 8" [seidel-2d.cpp:1427]   --->   Operation 174 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 175 [5/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:1427]   --->   Operation 175 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i20 %tmp_20 to i64" [seidel-2d.cpp:1427]   --->   Operation 176 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 177 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr [1000000 x double]* %A, i64 0, i64 %tmp_26_cast" [seidel-2d.cpp:1427]   --->   Operation 177 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 178 [4/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:1427]   --->   Operation 178 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 179 [4/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:1427]   --->   Operation 179 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 180 [3/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:1427]   --->   Operation 180 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 181 [3/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:1427]   --->   Operation 181 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 182 [2/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:1427]   --->   Operation 182 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 183 [2/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:1427]   --->   Operation 183 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 184 [1/5] (6.91ns)   --->   "%tmp_13 = fadd double %tmp_12, %A_load_7" [seidel-2d.cpp:1427]   --->   Operation 184 'dadd' 'tmp_13' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 185 [1/4] (2.66ns)   --->   "%A_load_8 = load double* %A_addr_8, align 8" [seidel-2d.cpp:1427]   --->   Operation 185 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 186 [5/5] (6.91ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:1427]   --->   Operation 186 'dadd' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.91>
ST_44 : Operation 187 [4/5] (6.91ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:1427]   --->   Operation 187 'dadd' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 188 [3/5] (6.91ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:1427]   --->   Operation 188 'dadd' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 189 [2/5] (6.91ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:1427]   --->   Operation 189 'dadd' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.78>
ST_47 : Operation 190 [1/5] (6.91ns)   --->   "%in_assign = fadd double %tmp_13, %A_load_8" [seidel-2d.cpp:1427]   --->   Operation 190 'dadd' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 191 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_assign to i64" [seidel-2d.cpp:54->seidel-2d.cpp:1343->seidel-2d.cpp:1427]   --->   Operation 191 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 192 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [seidel-2d.cpp:55->seidel-2d.cpp:1343->seidel-2d.cpp:1427]   --->   Operation 192 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 193 [1/1] (0.00ns)   --->   "%new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [seidel-2d.cpp:56->seidel-2d.cpp:1343->seidel-2d.cpp:1427]   --->   Operation 193 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 194 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i64 %p_Val2_s to i52" [seidel-2d.cpp:57->seidel-2d.cpp:1343->seidel-2d.cpp:1427]   --->   Operation 194 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_23 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %p_Val2_s, i32 49, i32 51)" [seidel-2d.cpp:1349->seidel-2d.cpp:1427]   --->   Operation 195 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 196 [1/1] (0.86ns)   --->   "%icmp = icmp eq i3 %tmp_23, 0" [seidel-2d.cpp:1349->seidel-2d.cpp:1427]   --->   Operation 196 'icmp' 'icmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.13>
ST_48 : Operation 197 [1/1] (0.00ns)   --->   "%xf_V_5_i_cast = zext i52 %new_mant_V to i53" [seidel-2d.cpp:1348->seidel-2d.cpp:1427]   --->   Operation 197 'zext' 'xf_V_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 198 [1/1] (0.66ns)   --->   "%shift_V_i_cast_cast = select i1 %icmp, i11 4, i11 3" [seidel-2d.cpp:1349->seidel-2d.cpp:1427]   --->   Operation 198 'select' 'shift_V_i_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 199 [1/1] (1.32ns)   --->   "%tmp_1_i = icmp eq i11 %new_exp_V, -1" [seidel-2d.cpp:1351->seidel-2d.cpp:1427]   --->   Operation 199 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 200 [1/1] (1.32ns)   --->   "%tmp_2_i = icmp ugt i11 %shift_V_i_cast_cast, %new_exp_V" [seidel-2d.cpp:1352->seidel-2d.cpp:1427]   --->   Operation 200 'icmp' 'tmp_2_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 201 [1/1] (1.42ns)   --->   "%new_exp_V_1 = sub i11 %new_exp_V, %shift_V_i_cast_cast" [seidel-2d.cpp:1355->seidel-2d.cpp:1427]   --->   Operation 201 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1_i = select i1 %tmp_1_i, i11 -1, i11 0" [seidel-2d.cpp:1325->seidel-2d.cpp:1376->seidel-2d.cpp:1427]   --->   Operation 202 'select' 'p_new_exp_V_1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_14 = or i1 %tmp_1_i, %tmp_2_i" [seidel-2d.cpp:1325->seidel-2d.cpp:1376->seidel-2d.cpp:1427]   --->   Operation 203 'or' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 204 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_14, i11 %p_new_exp_V_1_i, i11 %new_exp_V_1" [seidel-2d.cpp:1325->seidel-2d.cpp:1376->seidel-2d.cpp:1427]   --->   Operation 204 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 205 [1/1] (1.06ns)   --->   "br i1 %tmp_1_i, label %operator_double_div9.exit, label %_ifconv1.i" [seidel-2d.cpp:1356->seidel-2d.cpp:1427]   --->   Operation 205 'br' <Predicate = true> <Delay = 1.06>
ST_48 : Operation 206 [1/1] (1.32ns)   --->   "%tmp_4_i = icmp eq i11 %new_exp_V, 0" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 206 'icmp' 'tmp_4_i' <Predicate = (!tmp_1_i)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 207 [1/1] (1.32ns)   --->   "%tmp_5_i = icmp ult i11 %shift_V_i_cast_cast, %new_exp_V" [seidel-2d.cpp:1360->seidel-2d.cpp:1427]   --->   Operation 207 'icmp' 'tmp_5_i' <Predicate = (!tmp_1_i)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_24 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [seidel-2d.cpp:1361->seidel-2d.cpp:1427]   --->   Operation 208 'partselect' 'tmp_24' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 209 [1/1] (1.29ns)   --->   "%icmp3 = icmp eq i10 %tmp_24, 0" [seidel-2d.cpp:1361->seidel-2d.cpp:1427]   --->   Operation 209 'icmp' 'icmp3' <Predicate = (!tmp_1_i)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 210 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V" [seidel-2d.cpp:1362->seidel-2d.cpp:1427]   --->   Operation 210 'sub' 'shift_V' <Predicate = (!tmp_1_i)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 211 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V" [seidel-2d.cpp:1364->seidel-2d.cpp:1427]   --->   Operation 211 'add' 'shift_V_1' <Predicate = (!tmp_1_i)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan_i = or i1 %tmp_4_i, %tmp_5_i" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 212 'or' 'sel_tmp3_demorgan_i' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_i = xor i1 %sel_tmp3_demorgan_i, true" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 213 'xor' 'sel_tmp3_i' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4_i = and i1 %icmp3, %sel_tmp3_i" [seidel-2d.cpp:1361->seidel-2d.cpp:1427]   --->   Operation 214 'and' 'sel_tmp4_i' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4_i, i11 %shift_V, i11 %shift_V_1" [seidel-2d.cpp:1361->seidel-2d.cpp:1427]   --->   Operation 215 'select' 'shift_V_2' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 216 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_4_i, i11 0, i11 %shift_V_2" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 216 'select' 'shift_V_3' <Predicate = (!tmp_1_i)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7_i = xor i1 %tmp_4_i, true" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 217 'xor' 'sel_tmp7_i' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8_i = and i1 %tmp_5_i, %sel_tmp7_i" [seidel-2d.cpp:1360->seidel-2d.cpp:1427]   --->   Operation 218 'and' 'sel_tmp8_i' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 219 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8_i, i11 %shift_V_i_cast_cast, i11 %shift_V_3" [seidel-2d.cpp:1360->seidel-2d.cpp:1427]   --->   Operation 219 'select' 'shift_V_4' <Predicate = (!tmp_1_i)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_3_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V) nounwind" [seidel-2d.cpp:1368->seidel-2d.cpp:1427]   --->   Operation 220 'bitconcatenate' 'tmp_3_i' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 221 [1/1] (0.70ns)   --->   "%xf_V = select i1 %tmp_4_i, i53 %xf_V_5_i_cast, i53 %tmp_3_i" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 221 'select' 'xf_V' <Predicate = (!tmp_1_i)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_i_cast = zext i53 %xf_V to i57" [seidel-2d.cpp:1357->seidel-2d.cpp:1427]   --->   Operation 222 'zext' 'p_i_cast' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%tmp_i = zext i11 %shift_V_4 to i57" [seidel-2d.cpp:1370->seidel-2d.cpp:1427]   --->   Operation 223 'zext' 'tmp_i' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%tmp_i_cast = zext i11 %shift_V_4 to i53" [seidel-2d.cpp:1370->seidel-2d.cpp:1427]   --->   Operation 224 'zext' 'tmp_i_cast' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%r_V = lshr i53 %xf_V, %tmp_i_cast" [seidel-2d.cpp:1370->seidel-2d.cpp:1427]   --->   Operation 225 'lshr' 'r_V' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%r_V_i_cast = zext i53 %r_V to i57" [seidel-2d.cpp:1370->seidel-2d.cpp:1427]   --->   Operation 226 'zext' 'r_V_i_cast' <Predicate = (!tmp_1_i)> <Delay = 0.00>
ST_48 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%r_V_1 = shl i57 %p_i_cast, %tmp_i" [seidel-2d.cpp:1372->seidel-2d.cpp:1427]   --->   Operation 227 'shl' 'r_V_1' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_3 = select i1 %icmp3, i57 %r_V_i_cast, i57 %r_V_1" [seidel-2d.cpp:1369->seidel-2d.cpp:1427]   --->   Operation 228 'select' 'xf_V_3' <Predicate = (!tmp_1_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 229 [1/1] (2.92ns) (out node of the LUT)   --->   "%xf_V_4 = add i57 4, %xf_V_3" [seidel-2d.cpp:1373->seidel-2d.cpp:1427]   --->   Operation 229 'add' 'xf_V_4' <Predicate = (!tmp_1_i)> <Delay = 2.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 230 [2/2] (1.95ns)   --->   "%agg_result_V_i_i = call fastcc i57 @int_57_div9(i57 %xf_V_4) nounwind" [seidel-2d.cpp:1306->seidel-2d.cpp:1374->seidel-2d.cpp:1427]   --->   Operation 230 'call' 'agg_result_V_i_i' <Predicate = (!tmp_1_i)> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 6.00>
ST_49 : Operation 231 [1/2] (6.00ns)   --->   "%agg_result_V_i_i = call fastcc i57 @int_57_div9(i57 %xf_V_4) nounwind" [seidel-2d.cpp:1306->seidel-2d.cpp:1374->seidel-2d.cpp:1427]   --->   Operation 231 'call' 'agg_result_V_i_i' <Predicate = true> <Delay = 6.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 232 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i57 %agg_result_V_i_i to i52" [seidel-2d.cpp:1374->seidel-2d.cpp:1427]   --->   Operation 232 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 233 [1/1] (1.06ns)   --->   "br label %operator_double_div9.exit" [seidel-2d.cpp:1375->seidel-2d.cpp:1427]   --->   Operation 233 'br' <Predicate = true> <Delay = 1.06>

State 50 <SV = 49> <Delay = 2.66>
ST_50 : Operation 234 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i52 [ %new_mant_V_1, %_ifconv1.i ], [ %new_mant_V, %1 ]"   --->   Operation 234 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 235 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [seidel-2d.cpp:1326->seidel-2d.cpp:1376->seidel-2d.cpp:1427]   --->   Operation 235 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 236 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [seidel-2d.cpp:1327->seidel-2d.cpp:1376->seidel-2d.cpp:1427]   --->   Operation 236 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 237 [2/2] (2.66ns)   --->   "store double %out, double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 237 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 51 <SV = 50> <Delay = 2.66>
ST_51 : Operation 238 [1/2] (2.66ns)   --->   "store double %out, double* %A_addr_4, align 8" [seidel-2d.cpp:1427]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_51 : Operation 239 [1/1] (0.00ns)   --->   "br label %.preheader" [seidel-2d.cpp:1426]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t') with incoming values : ('t', seidel-2d.cpp:1424) [10]  (1.06 ns)

 <State 2>: 1.34ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', seidel-2d.cpp:1424) [10]  (0 ns)
	'add' operation ('t', seidel-2d.cpp:1424) [13]  (1.34 ns)

 <State 3>: 7.21ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', seidel-2d.cpp:1427) [18]  (0 ns)
	'add' operation ('i', seidel-2d.cpp:1427) [28]  (1.42 ns)
	'mul' operation ('tmp_4', seidel-2d.cpp:1427) [30]  (5.79 ns)

 <State 4>: 5.64ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', seidel-2d.cpp:1427) [33]  (0 ns)
	'add' operation ('tmp_6', seidel-2d.cpp:1427) [38]  (1.42 ns)
	'add' operation ('tmp_5', seidel-2d.cpp:1427) [40]  (1.56 ns)
	'getelementptr' operation ('A_addr', seidel-2d.cpp:1427) [42]  (0 ns)
	'load' operation ('A_load', seidel-2d.cpp:1427) on array 'A' [49]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('A_load', seidel-2d.cpp:1427) on array 'A' [49]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'load' operation ('A_load', seidel-2d.cpp:1427) on array 'A' [49]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('A_load', seidel-2d.cpp:1427) on array 'A' [49]  (2.66 ns)

 <State 8>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_9', seidel-2d.cpp:1427) [61]  (6.92 ns)

 <State 9>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_9', seidel-2d.cpp:1427) [61]  (6.92 ns)

 <State 10>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_9', seidel-2d.cpp:1427) [61]  (6.92 ns)

 <State 11>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_9', seidel-2d.cpp:1427) [61]  (6.92 ns)

 <State 12>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_9', seidel-2d.cpp:1427) [61]  (6.92 ns)

 <State 13>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_2', seidel-2d.cpp:1427) [74]  (6.92 ns)

 <State 14>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_2', seidel-2d.cpp:1427) [74]  (6.92 ns)

 <State 15>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_2', seidel-2d.cpp:1427) [74]  (6.92 ns)

 <State 16>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_2', seidel-2d.cpp:1427) [74]  (6.92 ns)

 <State 17>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_2', seidel-2d.cpp:1427) [74]  (6.92 ns)

 <State 18>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_3', seidel-2d.cpp:1427) [76]  (6.92 ns)

 <State 19>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_3', seidel-2d.cpp:1427) [76]  (6.92 ns)

 <State 20>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_3', seidel-2d.cpp:1427) [76]  (6.92 ns)

 <State 21>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_3', seidel-2d.cpp:1427) [76]  (6.92 ns)

 <State 22>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_3', seidel-2d.cpp:1427) [76]  (6.92 ns)

 <State 23>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', seidel-2d.cpp:1427) [78]  (6.92 ns)

 <State 24>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', seidel-2d.cpp:1427) [78]  (6.92 ns)

 <State 25>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', seidel-2d.cpp:1427) [78]  (6.92 ns)

 <State 26>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', seidel-2d.cpp:1427) [78]  (6.92 ns)

 <State 27>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_10', seidel-2d.cpp:1427) [78]  (6.92 ns)

 <State 28>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', seidel-2d.cpp:1427) [80]  (6.92 ns)

 <State 29>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', seidel-2d.cpp:1427) [80]  (6.92 ns)

 <State 30>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', seidel-2d.cpp:1427) [80]  (6.92 ns)

 <State 31>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', seidel-2d.cpp:1427) [80]  (6.92 ns)

 <State 32>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_11', seidel-2d.cpp:1427) [80]  (6.92 ns)

 <State 33>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', seidel-2d.cpp:1427) [82]  (6.92 ns)

 <State 34>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', seidel-2d.cpp:1427) [82]  (6.92 ns)

 <State 35>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', seidel-2d.cpp:1427) [82]  (6.92 ns)

 <State 36>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', seidel-2d.cpp:1427) [82]  (6.92 ns)

 <State 37>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_12', seidel-2d.cpp:1427) [82]  (6.92 ns)

 <State 38>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', seidel-2d.cpp:1427) [84]  (6.92 ns)

 <State 39>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', seidel-2d.cpp:1427) [84]  (6.92 ns)

 <State 40>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', seidel-2d.cpp:1427) [84]  (6.92 ns)

 <State 41>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', seidel-2d.cpp:1427) [84]  (6.92 ns)

 <State 42>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_13', seidel-2d.cpp:1427) [84]  (6.92 ns)

 <State 43>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('in', seidel-2d.cpp:1427) [86]  (6.92 ns)

 <State 44>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('in', seidel-2d.cpp:1427) [86]  (6.92 ns)

 <State 45>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('in', seidel-2d.cpp:1427) [86]  (6.92 ns)

 <State 46>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('in', seidel-2d.cpp:1427) [86]  (6.92 ns)

 <State 47>: 7.78ns
The critical path consists of the following:
	'dadd' operation ('in', seidel-2d.cpp:1427) [86]  (6.92 ns)
	'icmp' operation ('icmp', seidel-2d.cpp:1349->seidel-2d.cpp:1427) [93]  (0.864 ns)

 <State 48>: 8.13ns
The critical path consists of the following:
	'select' operation ('shift_V_i_cast_cast', seidel-2d.cpp:1349->seidel-2d.cpp:1427) [94]  (0.66 ns)
	'icmp' operation ('tmp_5_i', seidel-2d.cpp:1360->seidel-2d.cpp:1427) [104]  (1.33 ns)
	'or' operation ('sel_tmp3_demorgan_i', seidel-2d.cpp:1357->seidel-2d.cpp:1427) [109]  (0 ns)
	'xor' operation ('sel_tmp3_i', seidel-2d.cpp:1357->seidel-2d.cpp:1427) [110]  (0 ns)
	'and' operation ('sel_tmp4_i', seidel-2d.cpp:1361->seidel-2d.cpp:1427) [111]  (0 ns)
	'select' operation ('shift.V', seidel-2d.cpp:1361->seidel-2d.cpp:1427) [112]  (0 ns)
	'select' operation ('shift.V', seidel-2d.cpp:1357->seidel-2d.cpp:1427) [113]  (0.633 ns)
	'select' operation ('shift.V', seidel-2d.cpp:1360->seidel-2d.cpp:1427) [116]  (0.633 ns)
	'lshr' operation ('r.V', seidel-2d.cpp:1370->seidel-2d.cpp:1427) [122]  (0 ns)
	'select' operation ('xf.V', seidel-2d.cpp:1369->seidel-2d.cpp:1427) [125]  (0 ns)
	'add' operation ('xf.V', seidel-2d.cpp:1373->seidel-2d.cpp:1427) [126]  (2.93 ns)
	'call' operation ('agg_result_V_i_i', seidel-2d.cpp:1306->seidel-2d.cpp:1374->seidel-2d.cpp:1427) to 'int_57_div9' [127]  (1.96 ns)

 <State 49>: 6.01ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i_i', seidel-2d.cpp:1306->seidel-2d.cpp:1374->seidel-2d.cpp:1427) to 'int_57_div9' [127]  (6.01 ns)

 <State 50>: 2.66ns
The critical path consists of the following:
	'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', seidel-2d.cpp:57->seidel-2d.cpp:1343->seidel-2d.cpp:1427) ('new_mant.V', seidel-2d.cpp:1374->seidel-2d.cpp:1427) [131]  (0 ns)
	'store' operation (seidel-2d.cpp:1427) of variable 'out', seidel-2d.cpp:1327->seidel-2d.cpp:1376->seidel-2d.cpp:1427 on array 'A' [134]  (2.66 ns)

 <State 51>: 2.66ns
The critical path consists of the following:
	'store' operation (seidel-2d.cpp:1427) of variable 'out', seidel-2d.cpp:1327->seidel-2d.cpp:1376->seidel-2d.cpp:1427 on array 'A' [134]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
