Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Aug 27 06:55:26 2022
| Host         : kimberlychan-hpomen running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_timing_summary_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : plasma_nn_wrapper_fixpt_fil
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.650     -304.515                     24                 2257        0.056        0.000                      0                 2257        2.000        0.000                       0                  1127  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
TCK                   {0.000 7.576}        15.152          65.998          
sysclk                {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         5.476        0.000                      0                  943        0.056        0.000                      0                  943        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      -13.650     -304.515                     24                 1314        0.068        0.000                      0                 1314       18.750        0.000                       0                   615  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 2.444ns (27.591%)  route 6.414ns (72.409%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 18.456 - 15.152 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.647     3.771    u_jtag_mac/TCK_BUFG
    SLICE_X32Y66         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     4.289 r  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=15, routed)          2.859     7.148    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X33Y93         LUT3 (Prop_lut3_I1_O)        0.150     7.298 f  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=1, routed)           0.433     7.732    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.326     8.058 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.815     8.873    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.124     8.997 f  u_jtag_mac/sm_cnt1_carry_i_9/O
                         net (fo=1, routed)           0.633     9.630    u_jtag_mac/sm_cnt1_carry_i_9_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.754 r  u_jtag_mac/sm_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.754    u_jtag_mac/sm_cnt1_carry_i_4_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.286 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.286    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.557 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.812    11.369    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X31Y96         LUT5 (Prop_lut5_I0_O)        0.399    11.768 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.861    12.629    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.482    18.456    u_jtag_mac/TCK_BUFG
    SLICE_X32Y95         FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
                         clock pessimism              0.416    18.872    
                         clock uncertainty           -0.035    18.837    
    SLICE_X32Y95         FDRE (Setup_fdre_C_R)       -0.732    18.105    u_jtag_mac/sm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 2.444ns (27.880%)  route 6.322ns (72.120%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 18.457 - 15.152 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.647     3.771    u_jtag_mac/TCK_BUFG
    SLICE_X32Y66         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     4.289 r  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=15, routed)          2.859     7.148    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X33Y93         LUT3 (Prop_lut3_I1_O)        0.150     7.298 f  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=1, routed)           0.433     7.732    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.326     8.058 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.815     8.873    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.124     8.997 f  u_jtag_mac/sm_cnt1_carry_i_9/O
                         net (fo=1, routed)           0.633     9.630    u_jtag_mac/sm_cnt1_carry_i_9_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.754 r  u_jtag_mac/sm_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.754    u_jtag_mac/sm_cnt1_carry_i_4_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.286 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.286    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.557 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.812    11.369    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X31Y96         LUT5 (Prop_lut5_I0_O)        0.399    11.768 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.769    12.537    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.483    18.457    u_jtag_mac/TCK_BUFG
    SLICE_X32Y97         FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
                         clock pessimism              0.416    18.873    
                         clock uncertainty           -0.035    18.838    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.732    18.106    u_jtag_mac/sm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.106    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 2.444ns (27.880%)  route 6.322ns (72.120%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 18.457 - 15.152 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.647     3.771    u_jtag_mac/TCK_BUFG
    SLICE_X32Y66         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     4.289 r  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=15, routed)          2.859     7.148    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X33Y93         LUT3 (Prop_lut3_I1_O)        0.150     7.298 f  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=1, routed)           0.433     7.732    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.326     8.058 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.815     8.873    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.124     8.997 f  u_jtag_mac/sm_cnt1_carry_i_9/O
                         net (fo=1, routed)           0.633     9.630    u_jtag_mac/sm_cnt1_carry_i_9_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.754 r  u_jtag_mac/sm_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.754    u_jtag_mac/sm_cnt1_carry_i_4_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.286 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.286    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.557 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.812    11.369    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X31Y96         LUT5 (Prop_lut5_I0_O)        0.399    11.768 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.769    12.537    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.483    18.457    u_jtag_mac/TCK_BUFG
    SLICE_X32Y97         FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
                         clock pessimism              0.416    18.873    
                         clock uncertainty           -0.035    18.838    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.732    18.106    u_jtag_mac/sm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.106    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 2.444ns (27.880%)  route 6.322ns (72.120%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 18.457 - 15.152 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.647     3.771    u_jtag_mac/TCK_BUFG
    SLICE_X32Y66         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     4.289 r  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=15, routed)          2.859     7.148    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X33Y93         LUT3 (Prop_lut3_I1_O)        0.150     7.298 f  u_jtag_mac/FSM_onehot_cs[1]_i_3/O
                         net (fo=1, routed)           0.433     7.732    u_jtag_mac/FSM_onehot_cs[1]_i_3_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.326     8.058 r  u_jtag_mac/FSM_onehot_cs[1]_i_2/O
                         net (fo=4, routed)           0.815     8.873    u_jtag_mac/FSM_onehot_cs[1]_i_2_n_0
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.124     8.997 f  u_jtag_mac/sm_cnt1_carry_i_9/O
                         net (fo=1, routed)           0.633     9.630    u_jtag_mac/sm_cnt1_carry_i_9_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.754 r  u_jtag_mac/sm_cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.754    u_jtag_mac/sm_cnt1_carry_i_4_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.286 r  u_jtag_mac/sm_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.286    u_jtag_mac/sm_cnt1_carry_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.557 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.812    11.369    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X31Y96         LUT5 (Prop_lut5_I0_O)        0.399    11.768 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.769    12.537    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.483    18.457    u_jtag_mac/TCK_BUFG
    SLICE_X32Y97         FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
                         clock pessimism              0.416    18.873    
                         clock uncertainty           -0.035    18.838    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.732    18.106    u_jtag_mac/sm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.106    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 1.331ns (15.193%)  route 7.430ns (84.807%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 18.457 - 15.152 ) 
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.635     3.759    u_jtag_mac/TCK_BUFG
    SLICE_X33Y75         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     4.215 f  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=15, routed)          2.619     6.834    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.146     6.980 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=3, routed)           0.972     7.952    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.328     8.280 f  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.041     9.321    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.445 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.714    10.159    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I1_O)        0.124    10.283 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.592    11.875    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.153    12.028 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[9]_i_1/O
                         net (fo=1, routed)           0.492    12.520    u_jtag_mac/u_post_chif_fifo_n_14
    SLICE_X38Y99         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.483    18.457    u_jtag_mac/TCK_BUFG
    SLICE_X38Y99         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/C
                         clock pessimism              0.416    18.873    
                         clock uncertainty           -0.035    18.838    
    SLICE_X38Y99         FDRE (Setup_fdre_C_D)       -0.234    18.604    u_jtag_mac/act_rd_len_sft_reg[9]
  -------------------------------------------------------------------
                         required time                         18.604    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 1.328ns (15.269%)  route 7.369ns (84.731%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 18.457 - 15.152 ) 
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.635     3.759    u_jtag_mac/TCK_BUFG
    SLICE_X33Y75         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     4.215 f  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=15, routed)          2.619     6.834    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.146     6.980 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=3, routed)           0.972     7.952    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.328     8.280 f  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.041     9.321    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.445 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.714    10.159    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I1_O)        0.124    10.283 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.133    11.416    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X37Y100        LUT5 (Prop_lut5_I3_O)        0.150    11.566 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[3]_i_1/O
                         net (fo=1, routed)           0.890    12.456    u_jtag_mac/u_post_chif_fifo_n_20
    SLICE_X36Y99         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.483    18.457    u_jtag_mac/TCK_BUFG
    SLICE_X36Y99         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[3]/C
                         clock pessimism              0.416    18.873    
                         clock uncertainty           -0.035    18.838    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)       -0.265    18.573    u_jtag_mac/act_rd_len_sft_reg[3]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 1.362ns (16.083%)  route 7.107ns (83.917%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 18.457 - 15.152 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.647     3.771    u_jtag_mac/TCK_BUFG
    SLICE_X32Y66         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.518     4.289 f  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=15, routed)          2.551     6.840    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X34Y95         LUT2 (Prop_lut2_I0_O)        0.116     6.956 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=3, routed)           0.972     7.927    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.328     8.255 f  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.041     9.297    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.421 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.714    10.135    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.031    11.289    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.152    11.441 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[0]_i_1/O
                         net (fo=1, routed)           0.798    12.240    u_jtag_mac/u_post_chif_fifo_n_23
    SLICE_X33Y97         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.483    18.457    u_jtag_mac/TCK_BUFG
    SLICE_X33Y97         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[0]/C
                         clock pessimism              0.416    18.873    
                         clock uncertainty           -0.035    18.838    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)       -0.249    18.589    u_jtag_mac/act_rd_len_sft_reg[0]
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 1.294ns (15.241%)  route 7.196ns (84.759%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 18.457 - 15.152 ) 
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.635     3.759    u_jtag_mac/TCK_BUFG
    SLICE_X33Y75         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     4.215 f  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=15, routed)          2.619     6.834    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.146     6.980 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=3, routed)           0.972     7.952    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.328     8.280 f  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.041     9.321    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.445 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.714    10.159    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I1_O)        0.124    10.283 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.176    11.459    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X36Y100        LUT5 (Prop_lut5_I3_O)        0.116    11.575 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[10]_i_1/O
                         net (fo=1, routed)           0.674    12.249    u_jtag_mac/u_post_chif_fifo_n_13
    SLICE_X36Y99         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.483    18.457    u_jtag_mac/TCK_BUFG
    SLICE_X36Y99         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[10]/C
                         clock pessimism              0.416    18.873    
                         clock uncertainty           -0.035    18.838    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)       -0.235    18.603    u_jtag_mac/act_rd_len_sft_reg[10]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 1.324ns (15.677%)  route 7.122ns (84.323%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 18.457 - 15.152 ) 
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.635     3.759    u_jtag_mac/TCK_BUFG
    SLICE_X33Y75         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     4.215 f  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=15, routed)          2.619     6.834    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.146     6.980 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=3, routed)           0.972     7.952    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.328     8.280 f  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.041     9.321    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.445 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.714    10.159    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I1_O)        0.124    10.283 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.168    11.451    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X38Y98         LUT4 (Prop_lut4_I0_O)        0.146    11.597 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[12]_i_1/O
                         net (fo=1, routed)           0.607    12.205    u_jtag_mac/u_post_chif_fifo_n_11
    SLICE_X36Y98         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.483    18.457    u_jtag_mac/TCK_BUFG
    SLICE_X36Y98         FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[12]/C
                         clock pessimism              0.416    18.873    
                         clock uncertainty           -0.035    18.838    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.235    18.603    u_jtag_mac/act_rd_len_sft_reg[12]
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/user_rst_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 1.785ns (20.401%)  route 6.964ns (79.599%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 18.497 - 15.152 ) 
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.635     3.759    u_jtag_mac/TCK_BUFG
    SLICE_X33Y75         FDRE                                         r  u_jtag_mac/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.456     4.215 r  u_jtag_mac/data_buffer_reg[10]/Q
                         net (fo=15, routed)          2.619     6.834    u_jtag_mac/pre_chif_fifo_din[2]
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.146     6.980 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=3, routed)           0.972     7.952    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.328     8.280 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           1.010     9.289    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.150     9.439 f  u_jtag_mac/user_rst_assert_i_3/O
                         net (fo=2, routed)           1.045    10.484    u_jtag_mac/user_rst_assert_i_3_n_0
    SLICE_X31Y95         LUT3 (Prop_lut3_I1_O)        0.378    10.862 f  u_jtag_mac/user_rst_cnt[7]_i_4/O
                         net (fo=8, routed)           1.319    12.181    u_jtag_mac/user_rst_cnt[7]_i_4_n_0
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.327    12.508 r  u_jtag_mac/user_rst_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    12.508    u_jtag_mac/user_rst_cnt_0[2]
    SLICE_X27Y92         FDRE                                         r  u_jtag_mac/user_rst_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.523    18.497    u_jtag_mac/TCK_BUFG
    SLICE_X27Y92         FDRE                                         r  u_jtag_mac/user_rst_cnt_reg[2]/C
                         clock pessimism              0.416    18.913    
                         clock uncertainty           -0.035    18.878    
    SLICE_X27Y92         FDRE (Setup_fdre_C_D)        0.029    18.907    u_jtag_mac/user_rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  6.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.344%)  route 0.270ns (65.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.555     1.385    u_jtag_mac/TCK_BUFG
    SLICE_X33Y66         FDRE                                         r  u_jtag_mac/data_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  u_jtag_mac/data_buffer_reg[14]/Q
                         net (fo=6, routed)           0.270     1.795    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X2Y12         RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.864     1.819    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y12         RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.376     1.443    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.739    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.561     1.391    u_jtag_mac/TCK_BUFG
    SLICE_X34Y98         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  u_jtag_mac/act_rd_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.681    u_jtag_mac/act_rd_cnt_reg_n_0_[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.837 r  u_jtag_mac/act_rd_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.837    u_jtag_mac/act_rd_cnt_reg[7]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.877 r  u_jtag_mac/act_rd_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.878    u_jtag_mac/act_rd_cnt_reg[11]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.931 r  u_jtag_mac/act_rd_cnt_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.931    u_jtag_mac/act_rd_cnt_reg[15]_i_2_n_7
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.914     1.869    u_jtag_mac/TCK_BUFG
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[12]/C
                         clock pessimism             -0.130     1.739    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.873    u_jtag_mac/act_rd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.754%)  route 0.249ns (60.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.556     1.386    u_jtag_mac/TCK_BUFG
    SLICE_X32Y84         FDRE                                         r  u_jtag_mac/data_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.164     1.550 r  u_jtag_mac/data_buffer_reg[3]/Q
                         net (fo=4, routed)           0.249     1.798    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X2Y32         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.860     1.815    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.376     1.439    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.296     1.735    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.561     1.391    u_jtag_mac/TCK_BUFG
    SLICE_X34Y98         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  u_jtag_mac/act_rd_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.681    u_jtag_mac/act_rd_cnt_reg_n_0_[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.837 r  u_jtag_mac/act_rd_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.837    u_jtag_mac/act_rd_cnt_reg[7]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.877 r  u_jtag_mac/act_rd_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.878    u_jtag_mac/act_rd_cnt_reg[11]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.944 r  u_jtag_mac/act_rd_cnt_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.944    u_jtag_mac/act_rd_cnt_reg[15]_i_2_n_5
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.914     1.869    u_jtag_mac/TCK_BUFG
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[14]/C
                         clock pessimism             -0.130     1.739    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.873    u_jtag_mac/act_rd_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.561     1.391    u_jtag_mac/TCK_BUFG
    SLICE_X34Y98         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  u_jtag_mac/act_rd_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.681    u_jtag_mac/act_rd_cnt_reg_n_0_[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.837 r  u_jtag_mac/act_rd_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.837    u_jtag_mac/act_rd_cnt_reg[7]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.877 r  u_jtag_mac/act_rd_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.878    u_jtag_mac/act_rd_cnt_reg[11]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.967 r  u_jtag_mac/act_rd_cnt_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.967    u_jtag_mac/act_rd_cnt_reg[15]_i_2_n_6
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.914     1.869    u_jtag_mac/TCK_BUFG
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[13]/C
                         clock pessimism             -0.130     1.739    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.873    u_jtag_mac/act_rd_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_jtag_mac/act_rd_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.561     1.391    u_jtag_mac/TCK_BUFG
    SLICE_X34Y98         FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  u_jtag_mac/act_rd_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.681    u_jtag_mac/act_rd_cnt_reg_n_0_[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.837 r  u_jtag_mac/act_rd_cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.837    u_jtag_mac/act_rd_cnt_reg[7]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.877 r  u_jtag_mac/act_rd_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.878    u_jtag_mac/act_rd_cnt_reg[11]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.969 r  u_jtag_mac/act_rd_cnt_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.969    u_jtag_mac/act_rd_cnt_reg[15]_i_2_n_4
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.914     1.869    u_jtag_mac/TCK_BUFG
    SLICE_X34Y100        FDRE                                         r  u_jtag_mac/act_rd_cnt_reg[15]/C
                         clock pessimism             -0.130     1.739    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.873    u_jtag_mac/act_rd_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.234%)  route 0.325ns (69.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.555     1.385    u_jtag_mac/TCK_BUFG
    SLICE_X33Y66         FDRE                                         r  u_jtag_mac/data_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  u_jtag_mac/data_buffer_reg[12]/Q
                         net (fo=7, routed)           0.325     1.851    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y12         RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.864     1.819    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y12         RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.376     1.443    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.739    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.392ns (68.396%)  route 0.181ns (31.604%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.576     1.406    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y99         FDSE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDSE (Prop_fdse_C_Q)         0.141     1.547 f  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.180     1.727    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/D[0]
    SLICE_X27Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.772    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_2_n_0
    SLICE_X27Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.924 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.925    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_i_1_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.979 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.979    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1_n_7
    SLICE_X27Y100        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.932     1.887    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X27Y100        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.130     1.757    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.105     1.862    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.574     1.404    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y58         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.601    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X27Y58         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.844     1.799    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y58         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.395     1.404    
    SLICE_X27Y58         FDRE (Hold_fdre_C_D)         0.078     1.482    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.904%)  route 0.306ns (65.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.556     1.386    u_jtag_mac/TCK_BUFG
    SLICE_X32Y84         FDRE                                         r  u_jtag_mac/data_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.164     1.550 r  u_jtag_mac/data_buffer_reg[2]/Q
                         net (fo=4, routed)           0.306     1.856    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X2Y32         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.860     1.815    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.376     1.439    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.296     1.735    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X2Y32   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y20   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y12   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X29Y102  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X30Y102  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X30Y104  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X31Y104  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X32Y104  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X32Y104  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y64   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y108  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y108  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y83   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y83   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y83   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y83   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y64   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X31Y99   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X31Y99   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y83   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y83   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y83   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y83   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y108  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y108  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y64   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X30Y64   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X26Y79   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X26Y79   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack      -13.650ns,  Total Violation     -304.515ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.650ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.184ns  (logic 26.822ns (50.432%)  route 26.362ns (49.568%))
  Logic Levels:           76  (CARRY4=47 LUT1=2 LUT2=12 LUT3=4 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.648    -1.044    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X41Y61         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.588 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/Q
                         net (fo=93, routed)          0.739     0.150    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.274 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_18_23_i_2869/O
                         net (fo=93, routed)          0.863     1.137    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2653
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.261 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2935/O
                         net (fo=3, routed)           1.013     2.275    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[25]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_3125/O
                         net (fo=2, routed)           0.622     3.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2709_0[1]
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129/O
                         net (fo=1, routed)           0.000     3.144    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.694 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918/CO[3]
                         net (fo=1, routed)           0.000     3.694    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.030 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2916/O[0]
                         net (fo=6, routed)           0.852     4.882    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2677[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.299     5.181 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2679/O
                         net (fo=1, routed)           0.540     5.720    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2907_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.124 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417/CO[3]
                         net (fo=1, routed)           0.000     6.124    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677/O[1]
                         net (fo=1, routed)           0.509     6.957    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677_n_6
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.664 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675/CO[3]
                         net (fo=1, routed)           0.000     7.664    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2414/O[1]
                         net (fo=2, routed)           0.615     8.613    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_132[26]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.916 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415/O
                         net (fo=1, routed)           0.000     8.916    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.486 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2200/CO[2]
                         net (fo=218, routed)         0.789    10.275    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_131
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.313    10.588 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009/O
                         net (fo=1, routed)           0.000    10.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.138 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754/CO[3]
                         net (fo=1, routed)           0.000    11.138    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753/CO[3]
                         net (fo=1, routed)           0.000    11.252    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775/O[1]
                         net (fo=2, routed)           0.858    12.444    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775_n_6
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.303    12.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510/O
                         net (fo=2, routed)           0.340    13.087    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.211 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514/O
                         net (fo=1, routed)           0.000    13.211    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.851 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280/O[3]
                         net (fo=3, routed)           0.790    14.641    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280_n_4
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.306    14.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090/O
                         net (fo=1, routed)           0.639    15.586    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951/CO[3]
                         net (fo=1, routed)           0.000    16.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.406 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829/O[3]
                         net (fo=4, routed)           0.695    17.101    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829_n_4
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.668 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978/CO[3]
                         net (fo=1, routed)           0.000    17.668    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977/CO[3]
                         net (fo=1, routed)           0.000    17.782    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.004 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1848/O[0]
                         net (fo=2, routed)           1.045    19.050    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_92[24]
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.299    19.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696/O
                         net (fo=1, routed)           0.000    19.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    19.885 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1537/CO[2]
                         net (fo=70, routed)          1.254    21.139    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_91
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.313    21.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905/O
                         net (fo=1, routed)           0.000    21.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.984 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734/CO[3]
                         net (fo=1, routed)           0.000    21.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1631/O[1]
                         net (fo=2, routed)           0.460    22.778    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_53[5]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.303    23.081 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633/O
                         net (fo=1, routed)           0.000    23.081    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461/CO[3]
                         net (fo=1, routed)           0.000    23.614    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.929 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1913/O[3]
                         net (fo=2, routed)           0.786    24.715    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_52[12]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.307    25.022 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786/O
                         net (fo=1, routed)           0.000    25.022    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.420 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635/CO[3]
                         net (fo=1, routed)           0.000    25.420    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.691 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1462/CO[0]
                         net (fo=80, routed)          0.868    26.559    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_51
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.373    26.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602/O
                         net (fo=1, routed)           0.000    26.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1429/O[2]
                         net (fo=3, routed)           0.708    28.220    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_36[11]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.302    28.522 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587/O
                         net (fo=1, routed)           0.000    28.522    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423/CO[3]
                         net (fo=1, routed)           0.000    28.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255/O[1]
                         net (fo=2, routed)           0.613    29.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255_n_6
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.303    30.173 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259/O
                         net (fo=1, routed)           0.000    30.173    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.686 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998/CO[3]
                         net (fo=1, routed)           0.000    30.686    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787/O[0]
                         net (fo=2, routed)           0.599    31.505    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787_n_7
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.295    31.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999/O
                         net (fo=1, routed)           0.000    31.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532/O[2]
                         net (fo=1, routed)           0.591    33.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532_n_5
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    33.865 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363/CO[3]
                         net (fo=1, routed)           0.000    33.865    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.199 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_361/O[1]
                         net (fo=34, routed)          1.001    35.199    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_32[25]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.303    35.502 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529/O
                         net (fo=1, routed)           0.000    35.502    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.038 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362/CO[2]
                         net (fo=178, routed)         1.195    37.233    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.313    37.546 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163/O
                         net (fo=1, routed)           0.000    37.546    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.922 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888/CO[3]
                         net (fo=1, routed)           0.000    37.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146/CO[3]
                         net (fo=1, routed)           0.000    38.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872/CO[3]
                         net (fo=1, routed)           0.000    38.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.395 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599/O[2]
                         net (fo=5, routed)           0.526    38.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599_n_5
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.301    39.222 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838/O
                         net (fo=2, routed)           0.456    39.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124    39.802 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564/O
                         net (fo=1, routed)           0.773    40.575    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.304 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241/O[0]
                         net (fo=1, routed)           0.654    41.958    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241_n_7
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.299    42.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223/O
                         net (fo=1, routed)           0.000    42.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.633 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.633    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.956 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62/O[1]
                         net (fo=2, routed)           0.596    43.552    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62_n_6
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.306    43.858 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64/O
                         net (fo=1, routed)           0.000    43.858    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.391 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.391    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.714 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75/O[1]
                         net (fo=2, routed)           0.477    45.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75_n_6
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.306    45.497 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77/O
                         net (fo=1, routed)           0.000    45.497    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    46.077 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31/O[2]
                         net (fo=2, routed)           0.809    46.885    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31_n_5
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.302    47.187 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32/O
                         net (fo=1, routed)           0.000    47.187    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.757 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12/CO[2]
                         net (fo=21, routed)          0.625    48.383    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12_n_1
    SLICE_X39Y90         LUT2 (Prop_lut2_I1_O)        0.313    48.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_13/O
                         net (fo=1, routed)           0.330    49.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_350
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    49.581 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_9/O[2]
                         net (fo=5, routed)           1.040    50.621    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_13[2]
    SLICE_X38Y92         LUT6 (Prop_lut6_I4_O)        0.302    50.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6/O
                         net (fo=5, routed)           0.589    51.513    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124    51.637 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_5/O
                         net (fo=3, routed)           0.503    52.140    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIC1
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.567    38.900    
                         clock uncertainty           -0.160    38.740    
    SLICE_X42Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    38.491    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -52.140    
  -------------------------------------------------------------------
                         slack                                -13.650    

Slack (VIOLATED) :        -13.599ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.197ns  (logic 26.822ns (50.420%)  route 26.375ns (49.580%))
  Logic Levels:           76  (CARRY4=47 LUT1=2 LUT2=12 LUT3=4 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.648    -1.044    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X41Y61         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.588 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/Q
                         net (fo=93, routed)          0.739     0.150    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.274 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_18_23_i_2869/O
                         net (fo=93, routed)          0.863     1.137    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2653
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.261 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2935/O
                         net (fo=3, routed)           1.013     2.275    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[25]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_3125/O
                         net (fo=2, routed)           0.622     3.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2709_0[1]
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129/O
                         net (fo=1, routed)           0.000     3.144    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.694 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918/CO[3]
                         net (fo=1, routed)           0.000     3.694    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.030 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2916/O[0]
                         net (fo=6, routed)           0.852     4.882    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2677[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.299     5.181 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2679/O
                         net (fo=1, routed)           0.540     5.720    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2907_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.124 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417/CO[3]
                         net (fo=1, routed)           0.000     6.124    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677/O[1]
                         net (fo=1, routed)           0.509     6.957    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677_n_6
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.664 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675/CO[3]
                         net (fo=1, routed)           0.000     7.664    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2414/O[1]
                         net (fo=2, routed)           0.615     8.613    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_132[26]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.916 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415/O
                         net (fo=1, routed)           0.000     8.916    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.486 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2200/CO[2]
                         net (fo=218, routed)         0.789    10.275    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_131
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.313    10.588 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009/O
                         net (fo=1, routed)           0.000    10.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.138 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754/CO[3]
                         net (fo=1, routed)           0.000    11.138    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753/CO[3]
                         net (fo=1, routed)           0.000    11.252    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775/O[1]
                         net (fo=2, routed)           0.858    12.444    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775_n_6
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.303    12.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510/O
                         net (fo=2, routed)           0.340    13.087    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.211 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514/O
                         net (fo=1, routed)           0.000    13.211    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.851 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280/O[3]
                         net (fo=3, routed)           0.790    14.641    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280_n_4
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.306    14.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090/O
                         net (fo=1, routed)           0.639    15.586    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951/CO[3]
                         net (fo=1, routed)           0.000    16.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.406 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829/O[3]
                         net (fo=4, routed)           0.695    17.101    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829_n_4
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.668 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978/CO[3]
                         net (fo=1, routed)           0.000    17.668    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977/CO[3]
                         net (fo=1, routed)           0.000    17.782    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.004 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1848/O[0]
                         net (fo=2, routed)           1.045    19.050    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_92[24]
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.299    19.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696/O
                         net (fo=1, routed)           0.000    19.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    19.885 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1537/CO[2]
                         net (fo=70, routed)          1.254    21.139    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_91
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.313    21.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905/O
                         net (fo=1, routed)           0.000    21.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.984 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734/CO[3]
                         net (fo=1, routed)           0.000    21.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1631/O[1]
                         net (fo=2, routed)           0.460    22.778    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_53[5]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.303    23.081 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633/O
                         net (fo=1, routed)           0.000    23.081    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461/CO[3]
                         net (fo=1, routed)           0.000    23.614    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.929 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1913/O[3]
                         net (fo=2, routed)           0.786    24.715    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_52[12]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.307    25.022 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786/O
                         net (fo=1, routed)           0.000    25.022    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.420 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635/CO[3]
                         net (fo=1, routed)           0.000    25.420    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.691 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1462/CO[0]
                         net (fo=80, routed)          0.868    26.559    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_51
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.373    26.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602/O
                         net (fo=1, routed)           0.000    26.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1429/O[2]
                         net (fo=3, routed)           0.708    28.220    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_36[11]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.302    28.522 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587/O
                         net (fo=1, routed)           0.000    28.522    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423/CO[3]
                         net (fo=1, routed)           0.000    28.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255/O[1]
                         net (fo=2, routed)           0.613    29.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255_n_6
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.303    30.173 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259/O
                         net (fo=1, routed)           0.000    30.173    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.686 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998/CO[3]
                         net (fo=1, routed)           0.000    30.686    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787/O[0]
                         net (fo=2, routed)           0.599    31.505    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787_n_7
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.295    31.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999/O
                         net (fo=1, routed)           0.000    31.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532/O[2]
                         net (fo=1, routed)           0.591    33.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532_n_5
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    33.865 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363/CO[3]
                         net (fo=1, routed)           0.000    33.865    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.199 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_361/O[1]
                         net (fo=34, routed)          1.001    35.199    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_32[25]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.303    35.502 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529/O
                         net (fo=1, routed)           0.000    35.502    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.038 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362/CO[2]
                         net (fo=178, routed)         1.195    37.233    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.313    37.546 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163/O
                         net (fo=1, routed)           0.000    37.546    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.922 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888/CO[3]
                         net (fo=1, routed)           0.000    37.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146/CO[3]
                         net (fo=1, routed)           0.000    38.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872/CO[3]
                         net (fo=1, routed)           0.000    38.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.395 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599/O[2]
                         net (fo=5, routed)           0.526    38.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599_n_5
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.301    39.222 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838/O
                         net (fo=2, routed)           0.456    39.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124    39.802 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564/O
                         net (fo=1, routed)           0.773    40.575    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.304 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241/O[0]
                         net (fo=1, routed)           0.654    41.958    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241_n_7
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.299    42.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223/O
                         net (fo=1, routed)           0.000    42.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.633 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.633    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.956 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62/O[1]
                         net (fo=2, routed)           0.596    43.552    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62_n_6
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.306    43.858 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64/O
                         net (fo=1, routed)           0.000    43.858    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.391 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.391    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.714 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75/O[1]
                         net (fo=2, routed)           0.477    45.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75_n_6
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.306    45.497 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77/O
                         net (fo=1, routed)           0.000    45.497    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    46.077 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31/O[2]
                         net (fo=2, routed)           0.809    46.885    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31_n_5
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.302    47.187 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32/O
                         net (fo=1, routed)           0.000    47.187    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.757 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12/CO[2]
                         net (fo=21, routed)          0.625    48.383    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12_n_1
    SLICE_X39Y90         LUT2 (Prop_lut2_I1_O)        0.313    48.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_13/O
                         net (fo=1, routed)           0.330    49.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_350
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    49.581 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_9/O[2]
                         net (fo=5, routed)           1.040    50.621    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_13[2]
    SLICE_X38Y92         LUT6 (Prop_lut6_I4_O)        0.302    50.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6/O
                         net (fo=5, routed)           0.483    51.407    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6_n_0
    SLICE_X42Y93         LUT4 (Prop_lut4_I3_O)        0.124    51.531 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_4/O
                         net (fo=1, routed)           0.623    52.153    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIB0
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.567    38.900    
                         clock uncertainty           -0.160    38.740    
    SLICE_X42Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    38.555    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                         -52.153    
  -------------------------------------------------------------------
                         slack                                -13.599    

Slack (VIOLATED) :        -13.576ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.184ns  (logic 26.822ns (50.432%)  route 26.362ns (49.568%))
  Logic Levels:           76  (CARRY4=47 LUT1=2 LUT2=12 LUT3=4 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.648    -1.044    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X41Y61         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.588 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/Q
                         net (fo=93, routed)          0.739     0.150    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.274 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_18_23_i_2869/O
                         net (fo=93, routed)          0.863     1.137    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2653
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.261 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2935/O
                         net (fo=3, routed)           1.013     2.275    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[25]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_3125/O
                         net (fo=2, routed)           0.622     3.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2709_0[1]
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129/O
                         net (fo=1, routed)           0.000     3.144    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.694 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918/CO[3]
                         net (fo=1, routed)           0.000     3.694    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.030 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2916/O[0]
                         net (fo=6, routed)           0.852     4.882    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2677[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.299     5.181 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2679/O
                         net (fo=1, routed)           0.540     5.720    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2907_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.124 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417/CO[3]
                         net (fo=1, routed)           0.000     6.124    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677/O[1]
                         net (fo=1, routed)           0.509     6.957    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677_n_6
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.664 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675/CO[3]
                         net (fo=1, routed)           0.000     7.664    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2414/O[1]
                         net (fo=2, routed)           0.615     8.613    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_132[26]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.916 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415/O
                         net (fo=1, routed)           0.000     8.916    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.486 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2200/CO[2]
                         net (fo=218, routed)         0.789    10.275    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_131
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.313    10.588 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009/O
                         net (fo=1, routed)           0.000    10.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.138 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754/CO[3]
                         net (fo=1, routed)           0.000    11.138    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753/CO[3]
                         net (fo=1, routed)           0.000    11.252    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775/O[1]
                         net (fo=2, routed)           0.858    12.444    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775_n_6
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.303    12.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510/O
                         net (fo=2, routed)           0.340    13.087    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.211 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514/O
                         net (fo=1, routed)           0.000    13.211    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.851 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280/O[3]
                         net (fo=3, routed)           0.790    14.641    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280_n_4
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.306    14.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090/O
                         net (fo=1, routed)           0.639    15.586    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951/CO[3]
                         net (fo=1, routed)           0.000    16.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.406 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829/O[3]
                         net (fo=4, routed)           0.695    17.101    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829_n_4
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.668 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978/CO[3]
                         net (fo=1, routed)           0.000    17.668    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977/CO[3]
                         net (fo=1, routed)           0.000    17.782    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.004 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1848/O[0]
                         net (fo=2, routed)           1.045    19.050    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_92[24]
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.299    19.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696/O
                         net (fo=1, routed)           0.000    19.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    19.885 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1537/CO[2]
                         net (fo=70, routed)          1.254    21.139    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_91
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.313    21.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905/O
                         net (fo=1, routed)           0.000    21.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.984 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734/CO[3]
                         net (fo=1, routed)           0.000    21.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1631/O[1]
                         net (fo=2, routed)           0.460    22.778    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_53[5]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.303    23.081 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633/O
                         net (fo=1, routed)           0.000    23.081    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461/CO[3]
                         net (fo=1, routed)           0.000    23.614    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.929 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1913/O[3]
                         net (fo=2, routed)           0.786    24.715    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_52[12]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.307    25.022 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786/O
                         net (fo=1, routed)           0.000    25.022    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.420 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635/CO[3]
                         net (fo=1, routed)           0.000    25.420    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.691 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1462/CO[0]
                         net (fo=80, routed)          0.868    26.559    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_51
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.373    26.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602/O
                         net (fo=1, routed)           0.000    26.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1429/O[2]
                         net (fo=3, routed)           0.708    28.220    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_36[11]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.302    28.522 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587/O
                         net (fo=1, routed)           0.000    28.522    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423/CO[3]
                         net (fo=1, routed)           0.000    28.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255/O[1]
                         net (fo=2, routed)           0.613    29.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255_n_6
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.303    30.173 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259/O
                         net (fo=1, routed)           0.000    30.173    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.686 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998/CO[3]
                         net (fo=1, routed)           0.000    30.686    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787/O[0]
                         net (fo=2, routed)           0.599    31.505    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787_n_7
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.295    31.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999/O
                         net (fo=1, routed)           0.000    31.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532/O[2]
                         net (fo=1, routed)           0.591    33.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532_n_5
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    33.865 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363/CO[3]
                         net (fo=1, routed)           0.000    33.865    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.199 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_361/O[1]
                         net (fo=34, routed)          1.001    35.199    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_32[25]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.303    35.502 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529/O
                         net (fo=1, routed)           0.000    35.502    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.038 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362/CO[2]
                         net (fo=178, routed)         1.195    37.233    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.313    37.546 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163/O
                         net (fo=1, routed)           0.000    37.546    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.922 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888/CO[3]
                         net (fo=1, routed)           0.000    37.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146/CO[3]
                         net (fo=1, routed)           0.000    38.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872/CO[3]
                         net (fo=1, routed)           0.000    38.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.395 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599/O[2]
                         net (fo=5, routed)           0.526    38.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599_n_5
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.301    39.222 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838/O
                         net (fo=2, routed)           0.456    39.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124    39.802 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564/O
                         net (fo=1, routed)           0.773    40.575    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.304 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241/O[0]
                         net (fo=1, routed)           0.654    41.958    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241_n_7
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.299    42.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223/O
                         net (fo=1, routed)           0.000    42.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.633 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.633    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.956 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62/O[1]
                         net (fo=2, routed)           0.596    43.552    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62_n_6
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.306    43.858 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64/O
                         net (fo=1, routed)           0.000    43.858    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.391 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.391    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.714 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75/O[1]
                         net (fo=2, routed)           0.477    45.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75_n_6
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.306    45.497 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77/O
                         net (fo=1, routed)           0.000    45.497    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    46.077 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31/O[2]
                         net (fo=2, routed)           0.809    46.885    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31_n_5
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.302    47.187 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32/O
                         net (fo=1, routed)           0.000    47.187    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.757 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12/CO[2]
                         net (fo=21, routed)          0.625    48.383    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12_n_1
    SLICE_X39Y90         LUT2 (Prop_lut2_I1_O)        0.313    48.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_13/O
                         net (fo=1, routed)           0.330    49.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_350
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    49.581 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_9/O[2]
                         net (fo=5, routed)           1.040    50.621    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_13[2]
    SLICE_X38Y92         LUT6 (Prop_lut6_I4_O)        0.302    50.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6/O
                         net (fo=5, routed)           0.589    51.513    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124    51.637 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_5/O
                         net (fo=3, routed)           0.503    52.140    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIC0
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.567    38.900    
                         clock uncertainty           -0.160    38.740    
    SLICE_X42Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    38.565    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                         -52.140    
  -------------------------------------------------------------------
                         slack                                -13.576    

Slack (VIOLATED) :        -13.535ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.061ns  (logic 26.822ns (50.549%)  route 26.239ns (49.451%))
  Logic Levels:           76  (CARRY4=47 LUT1=2 LUT2=12 LUT3=5 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.648    -1.044    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X41Y61         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.588 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/Q
                         net (fo=93, routed)          0.739     0.150    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.274 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_18_23_i_2869/O
                         net (fo=93, routed)          0.863     1.137    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2653
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.261 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2935/O
                         net (fo=3, routed)           1.013     2.275    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[25]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_3125/O
                         net (fo=2, routed)           0.622     3.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2709_0[1]
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129/O
                         net (fo=1, routed)           0.000     3.144    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.694 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918/CO[3]
                         net (fo=1, routed)           0.000     3.694    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.030 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2916/O[0]
                         net (fo=6, routed)           0.852     4.882    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2677[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.299     5.181 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2679/O
                         net (fo=1, routed)           0.540     5.720    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2907_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.124 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417/CO[3]
                         net (fo=1, routed)           0.000     6.124    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677/O[1]
                         net (fo=1, routed)           0.509     6.957    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677_n_6
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.664 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675/CO[3]
                         net (fo=1, routed)           0.000     7.664    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2414/O[1]
                         net (fo=2, routed)           0.615     8.613    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_132[26]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.916 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415/O
                         net (fo=1, routed)           0.000     8.916    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.486 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2200/CO[2]
                         net (fo=218, routed)         0.789    10.275    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_131
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.313    10.588 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009/O
                         net (fo=1, routed)           0.000    10.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.138 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754/CO[3]
                         net (fo=1, routed)           0.000    11.138    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753/CO[3]
                         net (fo=1, routed)           0.000    11.252    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775/O[1]
                         net (fo=2, routed)           0.858    12.444    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775_n_6
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.303    12.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510/O
                         net (fo=2, routed)           0.340    13.087    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.211 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514/O
                         net (fo=1, routed)           0.000    13.211    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.851 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280/O[3]
                         net (fo=3, routed)           0.790    14.641    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280_n_4
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.306    14.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090/O
                         net (fo=1, routed)           0.639    15.586    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951/CO[3]
                         net (fo=1, routed)           0.000    16.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.406 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829/O[3]
                         net (fo=4, routed)           0.695    17.101    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829_n_4
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.668 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978/CO[3]
                         net (fo=1, routed)           0.000    17.668    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977/CO[3]
                         net (fo=1, routed)           0.000    17.782    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.004 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1848/O[0]
                         net (fo=2, routed)           1.045    19.050    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_92[24]
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.299    19.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696/O
                         net (fo=1, routed)           0.000    19.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    19.885 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1537/CO[2]
                         net (fo=70, routed)          1.254    21.139    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_91
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.313    21.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905/O
                         net (fo=1, routed)           0.000    21.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.984 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734/CO[3]
                         net (fo=1, routed)           0.000    21.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1631/O[1]
                         net (fo=2, routed)           0.460    22.778    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_53[5]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.303    23.081 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633/O
                         net (fo=1, routed)           0.000    23.081    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461/CO[3]
                         net (fo=1, routed)           0.000    23.614    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.929 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1913/O[3]
                         net (fo=2, routed)           0.786    24.715    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_52[12]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.307    25.022 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786/O
                         net (fo=1, routed)           0.000    25.022    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.420 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635/CO[3]
                         net (fo=1, routed)           0.000    25.420    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.691 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1462/CO[0]
                         net (fo=80, routed)          0.868    26.559    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_51
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.373    26.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602/O
                         net (fo=1, routed)           0.000    26.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1429/O[2]
                         net (fo=3, routed)           0.708    28.220    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_36[11]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.302    28.522 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587/O
                         net (fo=1, routed)           0.000    28.522    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423/CO[3]
                         net (fo=1, routed)           0.000    28.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255/O[1]
                         net (fo=2, routed)           0.613    29.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255_n_6
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.303    30.173 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259/O
                         net (fo=1, routed)           0.000    30.173    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.686 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998/CO[3]
                         net (fo=1, routed)           0.000    30.686    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787/O[0]
                         net (fo=2, routed)           0.599    31.505    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787_n_7
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.295    31.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999/O
                         net (fo=1, routed)           0.000    31.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532/O[2]
                         net (fo=1, routed)           0.591    33.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532_n_5
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    33.865 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363/CO[3]
                         net (fo=1, routed)           0.000    33.865    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.199 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_361/O[1]
                         net (fo=34, routed)          1.001    35.199    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_32[25]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.303    35.502 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529/O
                         net (fo=1, routed)           0.000    35.502    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.038 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362/CO[2]
                         net (fo=178, routed)         1.195    37.233    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.313    37.546 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163/O
                         net (fo=1, routed)           0.000    37.546    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.922 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888/CO[3]
                         net (fo=1, routed)           0.000    37.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146/CO[3]
                         net (fo=1, routed)           0.000    38.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872/CO[3]
                         net (fo=1, routed)           0.000    38.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.395 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599/O[2]
                         net (fo=5, routed)           0.526    38.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599_n_5
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.301    39.222 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838/O
                         net (fo=2, routed)           0.456    39.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124    39.802 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564/O
                         net (fo=1, routed)           0.773    40.575    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.304 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241/O[0]
                         net (fo=1, routed)           0.654    41.958    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241_n_7
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.299    42.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223/O
                         net (fo=1, routed)           0.000    42.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.633 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.633    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.956 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62/O[1]
                         net (fo=2, routed)           0.596    43.552    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62_n_6
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.306    43.858 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64/O
                         net (fo=1, routed)           0.000    43.858    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.391 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.391    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.714 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75/O[1]
                         net (fo=2, routed)           0.477    45.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75_n_6
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.306    45.497 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77/O
                         net (fo=1, routed)           0.000    45.497    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    46.077 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31/O[2]
                         net (fo=2, routed)           0.809    46.885    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31_n_5
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.302    47.187 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32/O
                         net (fo=1, routed)           0.000    47.187    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.757 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12/CO[2]
                         net (fo=21, routed)          0.625    48.383    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12_n_1
    SLICE_X39Y90         LUT2 (Prop_lut2_I1_O)        0.313    48.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_13/O
                         net (fo=1, routed)           0.330    49.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_350
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    49.581 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_9/O[2]
                         net (fo=5, routed)           1.040    50.621    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_13[2]
    SLICE_X38Y92         LUT6 (Prop_lut6_I4_O)        0.302    50.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6/O
                         net (fo=5, routed)           0.493    51.417    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6_n_0
    SLICE_X42Y93         LUT3 (Prop_lut3_I1_O)        0.124    51.541 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/O
                         net (fo=1, routed)           0.476    52.017    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIA1
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.567    38.900    
                         clock uncertainty           -0.160    38.740    
    SLICE_X42Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    38.482    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -52.017    
  -------------------------------------------------------------------
                         slack                                -13.535    

Slack (VIOLATED) :        -13.470ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.026ns  (logic 26.822ns (50.583%)  route 26.204ns (49.417%))
  Logic Levels:           76  (CARRY4=47 LUT1=2 LUT2=12 LUT3=4 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.648    -1.044    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X41Y61         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.588 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/Q
                         net (fo=93, routed)          0.739     0.150    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.274 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_18_23_i_2869/O
                         net (fo=93, routed)          0.863     1.137    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2653
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.261 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2935/O
                         net (fo=3, routed)           1.013     2.275    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[25]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_3125/O
                         net (fo=2, routed)           0.622     3.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2709_0[1]
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129/O
                         net (fo=1, routed)           0.000     3.144    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.694 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918/CO[3]
                         net (fo=1, routed)           0.000     3.694    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.030 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2916/O[0]
                         net (fo=6, routed)           0.852     4.882    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2677[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.299     5.181 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2679/O
                         net (fo=1, routed)           0.540     5.720    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2907_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.124 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417/CO[3]
                         net (fo=1, routed)           0.000     6.124    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677/O[1]
                         net (fo=1, routed)           0.509     6.957    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677_n_6
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.664 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675/CO[3]
                         net (fo=1, routed)           0.000     7.664    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2414/O[1]
                         net (fo=2, routed)           0.615     8.613    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_132[26]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.916 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415/O
                         net (fo=1, routed)           0.000     8.916    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.486 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2200/CO[2]
                         net (fo=218, routed)         0.789    10.275    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_131
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.313    10.588 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009/O
                         net (fo=1, routed)           0.000    10.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.138 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754/CO[3]
                         net (fo=1, routed)           0.000    11.138    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753/CO[3]
                         net (fo=1, routed)           0.000    11.252    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775/O[1]
                         net (fo=2, routed)           0.858    12.444    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775_n_6
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.303    12.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510/O
                         net (fo=2, routed)           0.340    13.087    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.211 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514/O
                         net (fo=1, routed)           0.000    13.211    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.851 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280/O[3]
                         net (fo=3, routed)           0.790    14.641    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280_n_4
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.306    14.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090/O
                         net (fo=1, routed)           0.639    15.586    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951/CO[3]
                         net (fo=1, routed)           0.000    16.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.406 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829/O[3]
                         net (fo=4, routed)           0.695    17.101    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829_n_4
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.668 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978/CO[3]
                         net (fo=1, routed)           0.000    17.668    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977/CO[3]
                         net (fo=1, routed)           0.000    17.782    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.004 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1848/O[0]
                         net (fo=2, routed)           1.045    19.050    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_92[24]
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.299    19.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696/O
                         net (fo=1, routed)           0.000    19.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    19.885 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1537/CO[2]
                         net (fo=70, routed)          1.254    21.139    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_91
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.313    21.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905/O
                         net (fo=1, routed)           0.000    21.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.984 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734/CO[3]
                         net (fo=1, routed)           0.000    21.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1631/O[1]
                         net (fo=2, routed)           0.460    22.778    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_53[5]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.303    23.081 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633/O
                         net (fo=1, routed)           0.000    23.081    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461/CO[3]
                         net (fo=1, routed)           0.000    23.614    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.929 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1913/O[3]
                         net (fo=2, routed)           0.786    24.715    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_52[12]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.307    25.022 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786/O
                         net (fo=1, routed)           0.000    25.022    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.420 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635/CO[3]
                         net (fo=1, routed)           0.000    25.420    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.691 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1462/CO[0]
                         net (fo=80, routed)          0.868    26.559    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_51
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.373    26.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602/O
                         net (fo=1, routed)           0.000    26.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1429/O[2]
                         net (fo=3, routed)           0.708    28.220    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_36[11]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.302    28.522 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587/O
                         net (fo=1, routed)           0.000    28.522    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423/CO[3]
                         net (fo=1, routed)           0.000    28.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255/O[1]
                         net (fo=2, routed)           0.613    29.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255_n_6
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.303    30.173 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259/O
                         net (fo=1, routed)           0.000    30.173    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.686 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998/CO[3]
                         net (fo=1, routed)           0.000    30.686    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787/O[0]
                         net (fo=2, routed)           0.599    31.505    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787_n_7
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.295    31.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999/O
                         net (fo=1, routed)           0.000    31.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532/O[2]
                         net (fo=1, routed)           0.591    33.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532_n_5
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    33.865 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363/CO[3]
                         net (fo=1, routed)           0.000    33.865    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.199 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_361/O[1]
                         net (fo=34, routed)          1.001    35.199    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_32[25]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.303    35.502 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529/O
                         net (fo=1, routed)           0.000    35.502    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.038 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362/CO[2]
                         net (fo=178, routed)         1.195    37.233    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.313    37.546 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163/O
                         net (fo=1, routed)           0.000    37.546    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.922 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888/CO[3]
                         net (fo=1, routed)           0.000    37.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146/CO[3]
                         net (fo=1, routed)           0.000    38.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872/CO[3]
                         net (fo=1, routed)           0.000    38.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.395 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599/O[2]
                         net (fo=5, routed)           0.526    38.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599_n_5
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.301    39.222 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838/O
                         net (fo=2, routed)           0.456    39.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124    39.802 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564/O
                         net (fo=1, routed)           0.773    40.575    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.304 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241/O[0]
                         net (fo=1, routed)           0.654    41.958    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241_n_7
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.299    42.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223/O
                         net (fo=1, routed)           0.000    42.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.633 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.633    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.956 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62/O[1]
                         net (fo=2, routed)           0.596    43.552    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62_n_6
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.306    43.858 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64/O
                         net (fo=1, routed)           0.000    43.858    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.391 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.391    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.714 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75/O[1]
                         net (fo=2, routed)           0.477    45.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75_n_6
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.306    45.497 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77/O
                         net (fo=1, routed)           0.000    45.497    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    46.077 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31/O[2]
                         net (fo=2, routed)           0.809    46.885    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31_n_5
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.302    47.187 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32/O
                         net (fo=1, routed)           0.000    47.187    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.757 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12/CO[2]
                         net (fo=21, routed)          0.625    48.383    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12_n_1
    SLICE_X39Y90         LUT2 (Prop_lut2_I1_O)        0.313    48.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_13/O
                         net (fo=1, routed)           0.330    49.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_350
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    49.581 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_9/O[2]
                         net (fo=5, routed)           1.040    50.621    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_13[2]
    SLICE_X38Y92         LUT6 (Prop_lut6_I4_O)        0.302    50.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6/O
                         net (fo=5, routed)           0.600    51.524    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6_n_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.124    51.648 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_3/O
                         net (fo=1, routed)           0.334    51.982    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIB1
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.567    38.900    
                         clock uncertainty           -0.160    38.740    
    SLICE_X42Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    38.512    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                         -51.982    
  -------------------------------------------------------------------
                         slack                                -13.470    

Slack (VIOLATED) :        -13.402ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.025ns  (logic 26.822ns (50.584%)  route 26.203ns (49.416%))
  Logic Levels:           76  (CARRY4=47 LUT1=2 LUT2=12 LUT3=4 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.648    -1.044    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X41Y61         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.588 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/Q
                         net (fo=93, routed)          0.739     0.150    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.274 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_18_23_i_2869/O
                         net (fo=93, routed)          0.863     1.137    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2653
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.261 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2935/O
                         net (fo=3, routed)           1.013     2.275    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[25]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_3125/O
                         net (fo=2, routed)           0.622     3.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2709_0[1]
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129/O
                         net (fo=1, routed)           0.000     3.144    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.694 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918/CO[3]
                         net (fo=1, routed)           0.000     3.694    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.030 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2916/O[0]
                         net (fo=6, routed)           0.852     4.882    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2677[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.299     5.181 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2679/O
                         net (fo=1, routed)           0.540     5.720    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2907_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.124 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417/CO[3]
                         net (fo=1, routed)           0.000     6.124    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677/O[1]
                         net (fo=1, routed)           0.509     6.957    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677_n_6
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.664 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675/CO[3]
                         net (fo=1, routed)           0.000     7.664    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2414/O[1]
                         net (fo=2, routed)           0.615     8.613    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_132[26]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.916 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415/O
                         net (fo=1, routed)           0.000     8.916    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.486 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2200/CO[2]
                         net (fo=218, routed)         0.789    10.275    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_131
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.313    10.588 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009/O
                         net (fo=1, routed)           0.000    10.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.138 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754/CO[3]
                         net (fo=1, routed)           0.000    11.138    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753/CO[3]
                         net (fo=1, routed)           0.000    11.252    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775/O[1]
                         net (fo=2, routed)           0.858    12.444    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775_n_6
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.303    12.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510/O
                         net (fo=2, routed)           0.340    13.087    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.211 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514/O
                         net (fo=1, routed)           0.000    13.211    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.851 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280/O[3]
                         net (fo=3, routed)           0.790    14.641    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280_n_4
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.306    14.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090/O
                         net (fo=1, routed)           0.639    15.586    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951/CO[3]
                         net (fo=1, routed)           0.000    16.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.406 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829/O[3]
                         net (fo=4, routed)           0.695    17.101    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829_n_4
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.668 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978/CO[3]
                         net (fo=1, routed)           0.000    17.668    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977/CO[3]
                         net (fo=1, routed)           0.000    17.782    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.004 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1848/O[0]
                         net (fo=2, routed)           1.045    19.050    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_92[24]
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.299    19.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696/O
                         net (fo=1, routed)           0.000    19.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    19.885 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1537/CO[2]
                         net (fo=70, routed)          1.254    21.139    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_91
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.313    21.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905/O
                         net (fo=1, routed)           0.000    21.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.984 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734/CO[3]
                         net (fo=1, routed)           0.000    21.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1631/O[1]
                         net (fo=2, routed)           0.460    22.778    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_53[5]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.303    23.081 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633/O
                         net (fo=1, routed)           0.000    23.081    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461/CO[3]
                         net (fo=1, routed)           0.000    23.614    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.929 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1913/O[3]
                         net (fo=2, routed)           0.786    24.715    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_52[12]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.307    25.022 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786/O
                         net (fo=1, routed)           0.000    25.022    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.420 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635/CO[3]
                         net (fo=1, routed)           0.000    25.420    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.691 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1462/CO[0]
                         net (fo=80, routed)          0.868    26.559    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_51
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.373    26.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602/O
                         net (fo=1, routed)           0.000    26.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1429/O[2]
                         net (fo=3, routed)           0.708    28.220    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_36[11]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.302    28.522 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587/O
                         net (fo=1, routed)           0.000    28.522    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423/CO[3]
                         net (fo=1, routed)           0.000    28.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255/O[1]
                         net (fo=2, routed)           0.613    29.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255_n_6
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.303    30.173 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259/O
                         net (fo=1, routed)           0.000    30.173    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.686 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998/CO[3]
                         net (fo=1, routed)           0.000    30.686    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787/O[0]
                         net (fo=2, routed)           0.599    31.505    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787_n_7
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.295    31.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999/O
                         net (fo=1, routed)           0.000    31.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532/O[2]
                         net (fo=1, routed)           0.591    33.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532_n_5
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    33.865 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363/CO[3]
                         net (fo=1, routed)           0.000    33.865    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.199 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_361/O[1]
                         net (fo=34, routed)          1.001    35.199    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_32[25]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.303    35.502 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529/O
                         net (fo=1, routed)           0.000    35.502    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.038 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362/CO[2]
                         net (fo=178, routed)         1.195    37.233    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.313    37.546 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163/O
                         net (fo=1, routed)           0.000    37.546    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.922 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888/CO[3]
                         net (fo=1, routed)           0.000    37.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146/CO[3]
                         net (fo=1, routed)           0.000    38.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872/CO[3]
                         net (fo=1, routed)           0.000    38.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.395 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599/O[2]
                         net (fo=5, routed)           0.526    38.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599_n_5
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.301    39.222 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838/O
                         net (fo=2, routed)           0.456    39.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124    39.802 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564/O
                         net (fo=1, routed)           0.773    40.575    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.304 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241/O[0]
                         net (fo=1, routed)           0.654    41.958    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241_n_7
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.299    42.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223/O
                         net (fo=1, routed)           0.000    42.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.633 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.633    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.956 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62/O[1]
                         net (fo=2, routed)           0.596    43.552    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62_n_6
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.306    43.858 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64/O
                         net (fo=1, routed)           0.000    43.858    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.391 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.391    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.714 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75/O[1]
                         net (fo=2, routed)           0.477    45.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75_n_6
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.306    45.497 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77/O
                         net (fo=1, routed)           0.000    45.497    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    46.077 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31/O[2]
                         net (fo=2, routed)           0.809    46.885    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31_n_5
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.302    47.187 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32/O
                         net (fo=1, routed)           0.000    47.187    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.757 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12/CO[2]
                         net (fo=21, routed)          0.625    48.383    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12_n_1
    SLICE_X39Y90         LUT2 (Prop_lut2_I1_O)        0.313    48.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_13/O
                         net (fo=1, routed)           0.330    49.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_350
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    49.581 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_9/O[2]
                         net (fo=5, routed)           1.040    50.621    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_13[2]
    SLICE_X38Y92         LUT6 (Prop_lut6_I4_O)        0.302    50.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6/O
                         net (fo=5, routed)           0.589    51.513    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124    51.637 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_5/O
                         net (fo=3, routed)           0.344    51.980    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIA0
    SLICE_X42Y92         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X42Y92         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.567    38.900    
                         clock uncertainty           -0.160    38.740    
    SLICE_X42Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    38.579    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                         -51.980    
  -------------------------------------------------------------------
                         slack                                -13.402    

Slack (VIOLATED) :        -13.282ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.904ns  (logic 26.822ns (50.699%)  route 26.082ns (49.301%))
  Logic Levels:           76  (CARRY4=47 LUT1=2 LUT2=13 LUT3=4 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.648    -1.044    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X41Y61         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.588 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/Q
                         net (fo=93, routed)          0.739     0.150    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.274 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_18_23_i_2869/O
                         net (fo=93, routed)          0.863     1.137    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2653
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.261 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2935/O
                         net (fo=3, routed)           1.013     2.275    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[25]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_3125/O
                         net (fo=2, routed)           0.622     3.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2709_0[1]
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129/O
                         net (fo=1, routed)           0.000     3.144    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.694 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918/CO[3]
                         net (fo=1, routed)           0.000     3.694    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.030 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2916/O[0]
                         net (fo=6, routed)           0.852     4.882    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2677[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.299     5.181 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2679/O
                         net (fo=1, routed)           0.540     5.720    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2907_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.124 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417/CO[3]
                         net (fo=1, routed)           0.000     6.124    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677/O[1]
                         net (fo=1, routed)           0.509     6.957    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677_n_6
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.664 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675/CO[3]
                         net (fo=1, routed)           0.000     7.664    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2414/O[1]
                         net (fo=2, routed)           0.615     8.613    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_132[26]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.916 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415/O
                         net (fo=1, routed)           0.000     8.916    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.486 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2200/CO[2]
                         net (fo=218, routed)         0.789    10.275    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_131
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.313    10.588 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009/O
                         net (fo=1, routed)           0.000    10.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.138 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754/CO[3]
                         net (fo=1, routed)           0.000    11.138    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753/CO[3]
                         net (fo=1, routed)           0.000    11.252    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775/O[1]
                         net (fo=2, routed)           0.858    12.444    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775_n_6
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.303    12.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510/O
                         net (fo=2, routed)           0.340    13.087    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.211 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514/O
                         net (fo=1, routed)           0.000    13.211    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.851 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280/O[3]
                         net (fo=3, routed)           0.790    14.641    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280_n_4
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.306    14.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090/O
                         net (fo=1, routed)           0.639    15.586    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951/CO[3]
                         net (fo=1, routed)           0.000    16.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.406 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829/O[3]
                         net (fo=4, routed)           0.695    17.101    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829_n_4
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.668 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978/CO[3]
                         net (fo=1, routed)           0.000    17.668    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977/CO[3]
                         net (fo=1, routed)           0.000    17.782    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.004 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1848/O[0]
                         net (fo=2, routed)           1.045    19.050    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_92[24]
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.299    19.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696/O
                         net (fo=1, routed)           0.000    19.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    19.885 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1537/CO[2]
                         net (fo=70, routed)          1.254    21.139    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_91
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.313    21.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905/O
                         net (fo=1, routed)           0.000    21.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.984 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734/CO[3]
                         net (fo=1, routed)           0.000    21.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1631/O[1]
                         net (fo=2, routed)           0.460    22.778    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_53[5]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.303    23.081 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633/O
                         net (fo=1, routed)           0.000    23.081    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461/CO[3]
                         net (fo=1, routed)           0.000    23.614    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.929 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1913/O[3]
                         net (fo=2, routed)           0.786    24.715    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_52[12]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.307    25.022 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786/O
                         net (fo=1, routed)           0.000    25.022    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.420 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635/CO[3]
                         net (fo=1, routed)           0.000    25.420    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.691 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1462/CO[0]
                         net (fo=80, routed)          0.868    26.559    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_51
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.373    26.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602/O
                         net (fo=1, routed)           0.000    26.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1429/O[2]
                         net (fo=3, routed)           0.708    28.220    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_36[11]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.302    28.522 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587/O
                         net (fo=1, routed)           0.000    28.522    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423/CO[3]
                         net (fo=1, routed)           0.000    28.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255/O[1]
                         net (fo=2, routed)           0.613    29.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255_n_6
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.303    30.173 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259/O
                         net (fo=1, routed)           0.000    30.173    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.686 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998/CO[3]
                         net (fo=1, routed)           0.000    30.686    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787/O[0]
                         net (fo=2, routed)           0.599    31.505    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787_n_7
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.295    31.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999/O
                         net (fo=1, routed)           0.000    31.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532/O[2]
                         net (fo=1, routed)           0.591    33.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532_n_5
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    33.865 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363/CO[3]
                         net (fo=1, routed)           0.000    33.865    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.199 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_361/O[1]
                         net (fo=34, routed)          1.001    35.199    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_32[25]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.303    35.502 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529/O
                         net (fo=1, routed)           0.000    35.502    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.038 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362/CO[2]
                         net (fo=178, routed)         1.195    37.233    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.313    37.546 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163/O
                         net (fo=1, routed)           0.000    37.546    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.922 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888/CO[3]
                         net (fo=1, routed)           0.000    37.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146/CO[3]
                         net (fo=1, routed)           0.000    38.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872/CO[3]
                         net (fo=1, routed)           0.000    38.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.395 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599/O[2]
                         net (fo=5, routed)           0.526    38.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599_n_5
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.301    39.222 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838/O
                         net (fo=2, routed)           0.456    39.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124    39.802 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564/O
                         net (fo=1, routed)           0.773    40.575    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.304 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241/O[0]
                         net (fo=1, routed)           0.654    41.958    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241_n_7
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.299    42.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223/O
                         net (fo=1, routed)           0.000    42.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.633 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.633    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.956 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62/O[1]
                         net (fo=2, routed)           0.596    43.552    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62_n_6
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.306    43.858 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64/O
                         net (fo=1, routed)           0.000    43.858    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.391 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.391    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.714 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75/O[1]
                         net (fo=2, routed)           0.477    45.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75_n_6
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.306    45.497 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77/O
                         net (fo=1, routed)           0.000    45.497    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    46.077 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31/O[2]
                         net (fo=2, routed)           0.809    46.885    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31_n_5
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.302    47.187 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32/O
                         net (fo=1, routed)           0.000    47.187    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.757 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12/CO[2]
                         net (fo=21, routed)          0.625    48.383    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12_n_1
    SLICE_X39Y90         LUT2 (Prop_lut2_I1_O)        0.313    48.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_13/O
                         net (fo=1, routed)           0.330    49.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_350
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    49.581 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_9/O[2]
                         net (fo=5, routed)           1.040    50.621    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_13[2]
    SLICE_X38Y92         LUT6 (Prop_lut6_I4_O)        0.302    50.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6/O
                         net (fo=5, routed)           0.480    51.404    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_6_n_0
    SLICE_X42Y90         LUT2 (Prop_lut2_I1_O)        0.124    51.528 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_2/O
                         net (fo=1, routed)           0.332    51.860    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIA0
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.567    38.900    
                         clock uncertainty           -0.160    38.740    
    SLICE_X42Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    38.579    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                         -51.860    
  -------------------------------------------------------------------
                         slack                                -13.282    

Slack (VIOLATED) :        -12.966ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.520ns  (logic 26.879ns (51.178%)  route 25.641ns (48.822%))
  Logic Levels:           76  (CARRY4=47 LUT1=2 LUT2=12 LUT3=5 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.648    -1.044    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X41Y61         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.588 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/Q
                         net (fo=93, routed)          0.739     0.150    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.274 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_18_23_i_2869/O
                         net (fo=93, routed)          0.863     1.137    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2653
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.261 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2935/O
                         net (fo=3, routed)           1.013     2.275    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[25]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_3125/O
                         net (fo=2, routed)           0.622     3.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2709_0[1]
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129/O
                         net (fo=1, routed)           0.000     3.144    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.694 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918/CO[3]
                         net (fo=1, routed)           0.000     3.694    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.030 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2916/O[0]
                         net (fo=6, routed)           0.852     4.882    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2677[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.299     5.181 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2679/O
                         net (fo=1, routed)           0.540     5.720    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2907_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.124 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417/CO[3]
                         net (fo=1, routed)           0.000     6.124    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677/O[1]
                         net (fo=1, routed)           0.509     6.957    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677_n_6
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.664 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675/CO[3]
                         net (fo=1, routed)           0.000     7.664    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2414/O[1]
                         net (fo=2, routed)           0.615     8.613    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_132[26]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.916 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415/O
                         net (fo=1, routed)           0.000     8.916    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.486 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2200/CO[2]
                         net (fo=218, routed)         0.789    10.275    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_131
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.313    10.588 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009/O
                         net (fo=1, routed)           0.000    10.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.138 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754/CO[3]
                         net (fo=1, routed)           0.000    11.138    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753/CO[3]
                         net (fo=1, routed)           0.000    11.252    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775/O[1]
                         net (fo=2, routed)           0.858    12.444    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775_n_6
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.303    12.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510/O
                         net (fo=2, routed)           0.340    13.087    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.211 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514/O
                         net (fo=1, routed)           0.000    13.211    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.851 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280/O[3]
                         net (fo=3, routed)           0.790    14.641    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280_n_4
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.306    14.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090/O
                         net (fo=1, routed)           0.639    15.586    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951/CO[3]
                         net (fo=1, routed)           0.000    16.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.406 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829/O[3]
                         net (fo=4, routed)           0.695    17.101    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829_n_4
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.668 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978/CO[3]
                         net (fo=1, routed)           0.000    17.668    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977/CO[3]
                         net (fo=1, routed)           0.000    17.782    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.004 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1848/O[0]
                         net (fo=2, routed)           1.045    19.050    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_92[24]
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.299    19.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696/O
                         net (fo=1, routed)           0.000    19.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    19.885 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1537/CO[2]
                         net (fo=70, routed)          1.254    21.139    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_91
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.313    21.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905/O
                         net (fo=1, routed)           0.000    21.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.984 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734/CO[3]
                         net (fo=1, routed)           0.000    21.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1631/O[1]
                         net (fo=2, routed)           0.460    22.778    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_53[5]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.303    23.081 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633/O
                         net (fo=1, routed)           0.000    23.081    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461/CO[3]
                         net (fo=1, routed)           0.000    23.614    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.929 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1913/O[3]
                         net (fo=2, routed)           0.786    24.715    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_52[12]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.307    25.022 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786/O
                         net (fo=1, routed)           0.000    25.022    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.420 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635/CO[3]
                         net (fo=1, routed)           0.000    25.420    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.691 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1462/CO[0]
                         net (fo=80, routed)          0.868    26.559    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_51
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.373    26.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602/O
                         net (fo=1, routed)           0.000    26.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1429/O[2]
                         net (fo=3, routed)           0.708    28.220    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_36[11]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.302    28.522 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587/O
                         net (fo=1, routed)           0.000    28.522    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423/CO[3]
                         net (fo=1, routed)           0.000    28.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255/O[1]
                         net (fo=2, routed)           0.613    29.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255_n_6
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.303    30.173 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259/O
                         net (fo=1, routed)           0.000    30.173    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.686 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998/CO[3]
                         net (fo=1, routed)           0.000    30.686    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787/O[0]
                         net (fo=2, routed)           0.599    31.505    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787_n_7
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.295    31.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999/O
                         net (fo=1, routed)           0.000    31.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532/O[2]
                         net (fo=1, routed)           0.591    33.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532_n_5
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    33.865 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363/CO[3]
                         net (fo=1, routed)           0.000    33.865    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.199 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_361/O[1]
                         net (fo=34, routed)          1.001    35.199    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_32[25]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.303    35.502 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529/O
                         net (fo=1, routed)           0.000    35.502    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.038 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362/CO[2]
                         net (fo=178, routed)         1.195    37.233    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.313    37.546 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163/O
                         net (fo=1, routed)           0.000    37.546    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.922 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888/CO[3]
                         net (fo=1, routed)           0.000    37.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146/CO[3]
                         net (fo=1, routed)           0.000    38.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872/CO[3]
                         net (fo=1, routed)           0.000    38.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.395 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599/O[2]
                         net (fo=5, routed)           0.526    38.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599_n_5
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.301    39.222 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838/O
                         net (fo=2, routed)           0.456    39.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124    39.802 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564/O
                         net (fo=1, routed)           0.773    40.575    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.304 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241/O[0]
                         net (fo=1, routed)           0.654    41.958    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241_n_7
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.299    42.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223/O
                         net (fo=1, routed)           0.000    42.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.633 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.633    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.956 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62/O[1]
                         net (fo=2, routed)           0.596    43.552    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62_n_6
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.306    43.858 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64/O
                         net (fo=1, routed)           0.000    43.858    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.391 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.391    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.714 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75/O[1]
                         net (fo=2, routed)           0.477    45.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75_n_6
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.306    45.497 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77/O
                         net (fo=1, routed)           0.000    45.497    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    46.077 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31/O[2]
                         net (fo=2, routed)           0.809    46.885    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31_n_5
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.302    47.187 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32/O
                         net (fo=1, routed)           0.000    47.187    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.757 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12/CO[2]
                         net (fo=21, routed)          0.743    48.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12_n_1
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.313    48.813 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_23/O
                         net (fo=1, routed)           0.000    48.813    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_23_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    49.421 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_10/O[3]
                         net (fo=3, routed)           0.690    50.111    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_23[8]
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.307    50.418 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_5/O
                         net (fo=1, routed)           0.440    50.859    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_5_n_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.124    50.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_3/O
                         net (fo=3, routed)           0.494    51.476    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/DIB1
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.477    38.332    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/WCLK
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.567    38.899    
                         clock uncertainty           -0.160    38.739    
    SLICE_X36Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    38.511    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -51.476    
  -------------------------------------------------------------------
                         slack                                -12.966    

Slack (VIOLATED) :        -12.923ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.520ns  (logic 26.879ns (51.178%)  route 25.641ns (48.822%))
  Logic Levels:           76  (CARRY4=47 LUT1=2 LUT2=12 LUT3=5 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 38.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.648    -1.044    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X41Y61         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.588 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/Q
                         net (fo=93, routed)          0.739     0.150    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.274 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_18_23_i_2869/O
                         net (fo=93, routed)          0.863     1.137    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2653
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.261 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2935/O
                         net (fo=3, routed)           1.013     2.275    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[25]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_3125/O
                         net (fo=2, routed)           0.622     3.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2709_0[1]
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129/O
                         net (fo=1, routed)           0.000     3.144    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.694 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918/CO[3]
                         net (fo=1, routed)           0.000     3.694    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.030 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2916/O[0]
                         net (fo=6, routed)           0.852     4.882    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2677[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.299     5.181 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2679/O
                         net (fo=1, routed)           0.540     5.720    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2907_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.124 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417/CO[3]
                         net (fo=1, routed)           0.000     6.124    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677/O[1]
                         net (fo=1, routed)           0.509     6.957    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677_n_6
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.664 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675/CO[3]
                         net (fo=1, routed)           0.000     7.664    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2414/O[1]
                         net (fo=2, routed)           0.615     8.613    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_132[26]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.916 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415/O
                         net (fo=1, routed)           0.000     8.916    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.486 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2200/CO[2]
                         net (fo=218, routed)         0.789    10.275    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_131
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.313    10.588 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009/O
                         net (fo=1, routed)           0.000    10.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.138 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754/CO[3]
                         net (fo=1, routed)           0.000    11.138    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753/CO[3]
                         net (fo=1, routed)           0.000    11.252    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775/O[1]
                         net (fo=2, routed)           0.858    12.444    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775_n_6
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.303    12.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510/O
                         net (fo=2, routed)           0.340    13.087    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.211 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514/O
                         net (fo=1, routed)           0.000    13.211    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.851 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280/O[3]
                         net (fo=3, routed)           0.790    14.641    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280_n_4
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.306    14.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090/O
                         net (fo=1, routed)           0.639    15.586    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951/CO[3]
                         net (fo=1, routed)           0.000    16.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.406 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829/O[3]
                         net (fo=4, routed)           0.695    17.101    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829_n_4
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.668 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978/CO[3]
                         net (fo=1, routed)           0.000    17.668    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977/CO[3]
                         net (fo=1, routed)           0.000    17.782    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.004 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1848/O[0]
                         net (fo=2, routed)           1.045    19.050    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_92[24]
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.299    19.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696/O
                         net (fo=1, routed)           0.000    19.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    19.885 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1537/CO[2]
                         net (fo=70, routed)          1.254    21.139    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_91
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.313    21.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905/O
                         net (fo=1, routed)           0.000    21.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.984 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734/CO[3]
                         net (fo=1, routed)           0.000    21.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1631/O[1]
                         net (fo=2, routed)           0.460    22.778    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_53[5]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.303    23.081 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633/O
                         net (fo=1, routed)           0.000    23.081    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461/CO[3]
                         net (fo=1, routed)           0.000    23.614    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.929 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1913/O[3]
                         net (fo=2, routed)           0.786    24.715    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_52[12]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.307    25.022 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786/O
                         net (fo=1, routed)           0.000    25.022    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.420 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635/CO[3]
                         net (fo=1, routed)           0.000    25.420    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.691 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1462/CO[0]
                         net (fo=80, routed)          0.868    26.559    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_51
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.373    26.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602/O
                         net (fo=1, routed)           0.000    26.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1429/O[2]
                         net (fo=3, routed)           0.708    28.220    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_36[11]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.302    28.522 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587/O
                         net (fo=1, routed)           0.000    28.522    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423/CO[3]
                         net (fo=1, routed)           0.000    28.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255/O[1]
                         net (fo=2, routed)           0.613    29.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255_n_6
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.303    30.173 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259/O
                         net (fo=1, routed)           0.000    30.173    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.686 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998/CO[3]
                         net (fo=1, routed)           0.000    30.686    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787/O[0]
                         net (fo=2, routed)           0.599    31.505    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787_n_7
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.295    31.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999/O
                         net (fo=1, routed)           0.000    31.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532/O[2]
                         net (fo=1, routed)           0.591    33.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532_n_5
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    33.865 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363/CO[3]
                         net (fo=1, routed)           0.000    33.865    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.199 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_361/O[1]
                         net (fo=34, routed)          1.001    35.199    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_32[25]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.303    35.502 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529/O
                         net (fo=1, routed)           0.000    35.502    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.038 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362/CO[2]
                         net (fo=178, routed)         1.195    37.233    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.313    37.546 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163/O
                         net (fo=1, routed)           0.000    37.546    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.922 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888/CO[3]
                         net (fo=1, routed)           0.000    37.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146/CO[3]
                         net (fo=1, routed)           0.000    38.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872/CO[3]
                         net (fo=1, routed)           0.000    38.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.395 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599/O[2]
                         net (fo=5, routed)           0.526    38.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599_n_5
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.301    39.222 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838/O
                         net (fo=2, routed)           0.456    39.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124    39.802 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564/O
                         net (fo=1, routed)           0.773    40.575    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.304 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241/O[0]
                         net (fo=1, routed)           0.654    41.958    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241_n_7
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.299    42.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223/O
                         net (fo=1, routed)           0.000    42.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.633 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.633    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.956 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62/O[1]
                         net (fo=2, routed)           0.596    43.552    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62_n_6
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.306    43.858 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64/O
                         net (fo=1, routed)           0.000    43.858    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.391 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.391    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.714 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75/O[1]
                         net (fo=2, routed)           0.477    45.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75_n_6
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.306    45.497 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77/O
                         net (fo=1, routed)           0.000    45.497    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    46.077 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31/O[2]
                         net (fo=2, routed)           0.809    46.885    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31_n_5
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.302    47.187 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32/O
                         net (fo=1, routed)           0.000    47.187    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.757 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12/CO[2]
                         net (fo=21, routed)          0.743    48.500    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12_n_1
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.313    48.813 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_23/O
                         net (fo=1, routed)           0.000    48.813    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_23_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    49.421 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_10/O[3]
                         net (fo=3, routed)           0.690    50.111    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_23[8]
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.307    50.418 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_5/O
                         net (fo=1, routed)           0.440    50.859    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_5_n_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.124    50.983 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_3/O
                         net (fo=3, routed)           0.494    51.476    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/DIB0
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.477    38.332    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/WCLK
    SLICE_X36Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.567    38.899    
                         clock uncertainty           -0.160    38.739    
    SLICE_X36Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    38.554    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -51.476    
  -------------------------------------------------------------------
                         slack                                -12.923    

Slack (VIOLATED) :        -12.906ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        52.441ns  (logic 26.698ns (50.911%)  route 25.743ns (49.089%))
  Logic Levels:           75  (CARRY4=47 LUT1=2 LUT2=12 LUT3=4 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 38.333 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.648    -1.044    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X41Y61         FDSE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDSE (Prop_fdse_C_Q)         0.456    -0.588 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg/Q
                         net (fo=93, routed)          0.739     0.150    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     0.274 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/mem_reg_0_15_18_23_i_2869/O
                         net (fo=93, routed)          0.863     1.137    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2653
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.261 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2935/O
                         net (fo=3, routed)           1.013     2.275    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[25]_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.399 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_3125/O
                         net (fo=2, routed)           0.622     3.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2709_0[1]
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.144 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129/O
                         net (fo=1, routed)           0.000     3.144    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3129_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.694 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918/CO[3]
                         net (fo=1, routed)           0.000     3.694    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2918_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.808 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917/CO[3]
                         net (fo=1, routed)           0.000     3.808    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2917_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.030 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2916/O[0]
                         net (fo=6, routed)           0.852     4.882    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2677[0]
    SLICE_X36Y65         LUT6 (Prop_lut6_I5_O)        0.299     5.181 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_18_23_i_2679/O
                         net (fo=1, routed)           0.540     5.720    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2907_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.124 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417/CO[3]
                         net (fo=1, routed)           0.000     6.124    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2417_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677/O[1]
                         net (fo=1, routed)           0.509     6.957    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2677_n_6
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.664 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675/CO[3]
                         net (fo=1, routed)           0.000     7.664    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2675_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.998 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2414/O[1]
                         net (fo=2, routed)           0.615     8.613    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_132[26]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.303     8.916 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415/O
                         net (fo=1, routed)           0.000     8.916    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2415_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.486 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2200/CO[2]
                         net (fo=218, routed)         0.789    10.275    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_131
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.313    10.588 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009/O
                         net (fo=1, routed)           0.000    10.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_3009_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.138 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754/CO[3]
                         net (fo=1, routed)           0.000    11.138    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2754_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.252 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753/CO[3]
                         net (fo=1, routed)           0.000    11.252    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2753_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.586 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775/O[1]
                         net (fo=2, routed)           0.858    12.444    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2775_n_6
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.303    12.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510/O
                         net (fo=2, routed)           0.340    13.087    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2510_n_0
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    13.211 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514/O
                         net (fo=1, routed)           0.000    13.211    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2514_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.851 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280/O[3]
                         net (fo=3, routed)           0.790    14.641    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2280_n_4
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.306    14.947 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090/O
                         net (fo=1, routed)           0.639    15.586    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_2090_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.093 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951/CO[3]
                         net (fo=1, routed)           0.000    16.093    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1951_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.406 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829/O[3]
                         net (fo=4, routed)           0.695    17.101    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1829_n_4
    SLICE_X40Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    17.668 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978/CO[3]
                         net (fo=1, routed)           0.000    17.668    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1978_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977/CO[3]
                         net (fo=1, routed)           0.000    17.782    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1977_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.004 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1848/O[0]
                         net (fo=2, routed)           1.045    19.050    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_92[24]
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.299    19.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696/O
                         net (fo=1, routed)           0.000    19.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1696_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    19.885 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1537/CO[2]
                         net (fo=70, routed)          1.254    21.139    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_91
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.313    21.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905/O
                         net (fo=1, routed)           0.000    21.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1905_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.984 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734/CO[3]
                         net (fo=1, routed)           0.000    21.984    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1734_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1631/O[1]
                         net (fo=2, routed)           0.460    22.778    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_53[5]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.303    23.081 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633/O
                         net (fo=1, routed)           0.000    23.081    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1633_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461/CO[3]
                         net (fo=1, routed)           0.000    23.614    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1461_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.929 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1913/O[3]
                         net (fo=2, routed)           0.786    24.715    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_52[12]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.307    25.022 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786/O
                         net (fo=1, routed)           0.000    25.022    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1786_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.420 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635/CO[3]
                         net (fo=1, routed)           0.000    25.420    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1635_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.691 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1462/CO[0]
                         net (fo=80, routed)          0.868    26.559    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_51
    SLICE_X44Y78         LUT3 (Prop_lut3_I1_O)        0.373    26.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602/O
                         net (fo=1, routed)           0.000    26.932    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1602_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1429/O[2]
                         net (fo=3, routed)           0.708    28.220    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_36[11]
    SLICE_X47Y80         LUT3 (Prop_lut3_I2_O)        0.302    28.522 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587/O
                         net (fo=1, routed)           0.000    28.522    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1587_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.923 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423/CO[3]
                         net (fo=1, routed)           0.000    28.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1423_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255/O[1]
                         net (fo=2, routed)           0.613    29.870    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1255_n_6
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.303    30.173 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259/O
                         net (fo=1, routed)           0.000    30.173    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1259_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.686 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998/CO[3]
                         net (fo=1, routed)           0.000    30.686    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_998_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.905 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787/O[0]
                         net (fo=2, routed)           0.599    31.505    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_787_n_7
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.295    31.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999/O
                         net (fo=1, routed)           0.000    31.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_999_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.201 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.201    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_734_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.440 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532/O[2]
                         net (fo=1, routed)           0.591    33.031    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_532_n_5
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    33.865 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363/CO[3]
                         net (fo=1, routed)           0.000    33.865    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_363_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.199 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_361/O[1]
                         net (fo=34, routed)          1.001    35.199    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_32[25]
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.303    35.502 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529/O
                         net (fo=1, routed)           0.000    35.502    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_529_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    36.038 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362/CO[2]
                         net (fo=178, routed)         1.195    37.233    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_362_n_1
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.313    37.546 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163/O
                         net (fo=1, routed)           0.000    37.546    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1163_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.922 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888/CO[3]
                         net (fo=1, routed)           0.000    37.922    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_888_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146/CO[3]
                         net (fo=1, routed)           0.000    38.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_1146_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.156 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872/CO[3]
                         net (fo=1, routed)           0.000    38.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_872_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.395 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599/O[2]
                         net (fo=5, routed)           0.526    38.921    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_599_n_5
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.301    39.222 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838/O
                         net (fo=2, routed)           0.456    39.678    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_838_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I2_O)        0.124    39.802 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564/O
                         net (fo=1, routed)           0.773    40.575    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_564_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    41.082 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.082    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_383_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.304 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241/O[0]
                         net (fo=1, routed)           0.654    41.958    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_241_n_7
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.299    42.257 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223/O
                         net (fo=1, routed)           0.000    42.257    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_223_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    42.633 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.633    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_122_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.956 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62/O[1]
                         net (fo=2, routed)           0.596    43.552    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_62_n_6
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.306    43.858 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64/O
                         net (fo=1, routed)           0.000    43.858    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_64_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.391 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.391    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_25_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    44.714 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75/O[1]
                         net (fo=2, routed)           0.477    45.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_75_n_6
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.306    45.497 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77/O
                         net (fo=1, routed)           0.000    45.497    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_77_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    46.077 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31/O[2]
                         net (fo=2, routed)           0.809    46.885    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_31_n_5
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.302    47.187 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32/O
                         net (fo=1, routed)           0.000    47.187    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_32_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.757 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12/CO[2]
                         net (fo=21, routed)          0.625    48.383    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_18_23_i_12_n_1
    SLICE_X39Y90         LUT2 (Prop_lut2_I1_O)        0.313    48.696 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_13/O
                         net (fo=1, routed)           0.330    49.025    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_350
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    49.581 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_9/O[2]
                         net (fo=5, routed)           0.991    50.573    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_13[2]
    SLICE_X38Y92         LUT6 (Prop_lut6_I2_O)        0.302    50.875 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_6/O
                         net (fo=1, routed)           0.522    51.396    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/DIC1
    SLICE_X38Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.478    38.333    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y91         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.567    38.900    
                         clock uncertainty           -0.160    38.740    
    SLICE_X38Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    38.491    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -51.396    
  -------------------------------------------------------------------
                         slack                                -12.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.225%)  route 0.185ns (56.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.640    -0.567    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y103        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/Q
                         net (fo=3, routed)           0.185    -0.241    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[11]
    RAMB36_X2Y20         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.953    -0.762    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y20         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.270    -0.492    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.309    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.554    -0.654    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X44Y61         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[10]/Q
                         net (fo=1, routed)           0.120    -0.393    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/DIB0
    SLICE_X42Y61         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.822    -0.893    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y61         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.274    -0.620    
    SLICE_X42Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.474    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.279%)  route 0.237ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.575    -0.633    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X31Y91         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.237    -0.254    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/ADDRD2
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.843    -0.872    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.256    -0.617    
    SLICE_X30Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.363    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.279%)  route 0.237ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.575    -0.633    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X31Y91         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.237    -0.254    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/ADDRD2
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.843    -0.872    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.256    -0.617    
    SLICE_X30Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.363    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.279%)  route 0.237ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.575    -0.633    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X31Y91         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.237    -0.254    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/ADDRD2
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.843    -0.872    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.256    -0.617    
    SLICE_X30Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.363    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.279%)  route 0.237ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.575    -0.633    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X31Y91         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.237    -0.254    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/ADDRD2
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.843    -0.872    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.256    -0.617    
    SLICE_X30Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.363    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.279%)  route 0.237ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.575    -0.633    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X31Y91         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.237    -0.254    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/ADDRD2
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.843    -0.872    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.256    -0.617    
    SLICE_X30Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.363    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.279%)  route 0.237ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.575    -0.633    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X31Y91         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.237    -0.254    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/ADDRD2
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.843    -0.872    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X30Y90         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.256    -0.617    
    SLICE_X30Y90         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.363    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.279%)  route 0.237ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.575    -0.633    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X31Y91         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.237    -0.254    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/ADDRD2
    SLICE_X30Y90         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.843    -0.872    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X30Y90         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.256    -0.617    
    SLICE_X30Y90         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.363    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.279%)  route 0.237ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.575    -0.633    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X31Y91         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/wr_addr_reg[2]/Q
                         net (fo=45, routed)          0.237    -0.254    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/ADDRD2
    SLICE_X30Y90         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.843    -0.872    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X30Y90         RAMS32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism              0.256    -0.617    
    SLICE_X30Y90         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.363    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y32     u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y105    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y105    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y106    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y105    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y105    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y63     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y92     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y92     u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



