
*** Running vivado
    with args -log uart_drive.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_drive.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon May 19 09:48:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source uart_drive.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 629.344 ; gain = 200.535
Command: read_checkpoint -auto_incremental -incremental E:/Learn/FPGA/qi/04_uart/uart.srcs/utils_1/imports/synth_1/uart_drive.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Learn/FPGA/qi/04_uart/uart.srcs/utils_1/imports/synth_1/uart_drive.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_drive -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 50240
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1090.648 ; gain = 450.074
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_tx_check', assumed default net type 'wire' [E:/Learn/FPGA/qi/04_uart/src/uart_tx.v:59]
INFO: [Synth 8-6157] synthesizing module 'uart_drive' [E:/Learn/FPGA/qi/04_uart/src/uart_drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV_module' [E:/Learn/FPGA/qi/04_uart/src/CLK_DIV_module.v:23]
	Parameter P_CLK_DIV_CNT bound to: 5208 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV_module' (0#1) [E:/Learn/FPGA/qi/04_uart/src/CLK_DIV_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'rst_gen_module' [E:/Learn/FPGA/qi/04_uart/src/rst_gen_module.v:23]
	Parameter P_RST_CYCLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rst_gen_module' (0#1) [E:/Learn/FPGA/qi/04_uart/src/rst_gen_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [E:/Learn/FPGA/qi/04_uart/src/uart_rx.v:23]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 9600 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [E:/Learn/FPGA/qi/04_uart/src/uart_rx.v:23]
WARNING: [Synth 8-6104] Input port 'i_user_rx_data' has an internal driver [E:/Learn/FPGA/qi/04_uart/src/uart_drive.v:78]
WARNING: [Synth 8-6104] Input port 'i_user_rx_valid' has an internal driver [E:/Learn/FPGA/qi/04_uart/src/uart_drive.v:79]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/Learn/FPGA/qi/04_uart/src/uart_tx.v:24]
	Parameter P_SYSTEM_CLK bound to: 50000000 - type: integer 
	Parameter P_UART_BUADRATE bound to: 9600 - type: integer 
	Parameter P_UART_DATA_WIDTH bound to: 8 - type: integer 
	Parameter P_UART_STOP_WIDTH bound to: 1 - type: integer 
	Parameter P_UART_CHECK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [E:/Learn/FPGA/qi/04_uart/src/uart_tx.v:24]
INFO: [Synth 8-6155] done synthesizing module 'uart_drive' (0#1) [E:/Learn/FPGA/qi/04_uart/src/uart_drive.v:23]
WARNING: [Synth 8-6014] Unused sequential element r_cnt_reg was removed.  [E:/Learn/FPGA/qi/04_uart/src/rst_gen_module.v:36]
WARNING: [Synth 8-3848] Net ro_user_rx_data in module/entity uart_rx does not have driver. [E:/Learn/FPGA/qi/04_uart/src/uart_rx.v:45]
WARNING: [Synth 8-3848] Net ro_user_rx_valid in module/entity uart_rx does not have driver. [E:/Learn/FPGA/qi/04_uart/src/uart_rx.v:46]
WARNING: [Synth 8-6014] Unused sequential element r_cnt_reg was removed.  [E:/Learn/FPGA/qi/04_uart/src/uart_tx.v:78]
WARNING: [Synth 8-6014] Unused sequential element r_tx_check_reg was removed.  [E:/Learn/FPGA/qi/04_uart/src/uart_tx.v:132]
WARNING: [Synth 8-7129] Port o_user_rx_data[7] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_user_rx_data[6] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_user_rx_data[5] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_user_rx_data[4] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_user_rx_data[3] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_user_rx_data[2] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_user_rx_data[1] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_user_rx_data[0] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_user_rx_valid in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rst in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_uart_rx in module uart_rx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.352 ; gain = 559.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.352 ; gain = 559.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.352 ; gain = 559.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1200.352 ; gain = 559.777
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z010clg400-2 does not have CEAM library.
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_uart_rx in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[7] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[6] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[5] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[4] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[3] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[2] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[1] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_data[0] in module uart_drive is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_user_rx_valid in module uart_drive is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1390.586 ; gain = 750.012
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1390.586 ; gain = 750.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1390.586 ; gain = 750.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.586 ; gain = 750.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.586 ; gain = 750.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.586 ; gain = 750.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.586 ; gain = 750.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.586 ; gain = 750.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.586 ; gain = 750.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.586 ; gain = 750.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.586 ; gain = 750.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1390.586 ; gain = 750.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1390.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1493.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7bb1543f
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1493.996 ; gain = 859.730
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1493.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Learn/FPGA/qi/04_uart/uart.runs/synth_1/uart_drive.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_drive_utilization_synth.rpt -pb uart_drive_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 19 09:48:53 2025...
