
*** Running vivado
    with args -log SR8A.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SR8A.tcl

awk: cmd. line:1: warning: command line argument `/etc/upstream-release' is a directory: skipped

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source SR8A.tcl -notrace
Command: synth_design -top SR8A -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3039 
awk: cmd. line:1: warning: command line argument `/etc/upstream-release' is a directory: skipped
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.062 ; gain = 123.094 ; free physical = 3340 ; free virtual = 7548
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SR8A' [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/SR8A.sv:23]
INFO: [Synth 8-638] synthesizing module 'Clock' [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/Clock.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Clock' (1#1) [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/Clock.sv:23]
INFO: [Synth 8-638] synthesizing module 'SR8bx2wA' [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/SR8bx2wA.sv:23]
INFO: [Synth 8-638] synthesizing module 'DFF' [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/DFF.sv:23]
INFO: [Synth 8-256] done synthesizing module 'DFF' (2#1) [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/DFF.sv:23]
INFO: [Synth 8-256] done synthesizing module 'SR8bx2wA' (3#1) [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/SR8bx2wA.sv:23]
INFO: [Synth 8-638] synthesizing module 'SR8b' [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/SR8b.sv:23]
WARNING: [Synth 8-3848] Net out in module/entity SR8b does not have driver. [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/SR8b.sv:29]
INFO: [Synth 8-256] done synthesizing module 'SR8b' (4#1) [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/SR8b.sv:23]
WARNING: [Synth 8-350] instance 'secondpart' of module 'SR8b' requires 8 connections, but only 7 given [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/SR8A.sv:34]
INFO: [Synth 8-256] done synthesizing module 'SR8A' (5#1) [/home/deniz/lab_5_2/lab_5_2.srcs/sources_1/new/SR8A.sv:23]
WARNING: [Synth 8-3331] design SR8b has unconnected port out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1070.531 ; gain = 164.562 ; free physical = 3296 ; free virtual = 7505
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1070.531 ; gain = 164.562 ; free physical = 3296 ; free virtual = 7505
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/deniz/lab_5_2/lab_5_2.srcs/constrs_1/new/SR8A.xdc]
Finished Parsing XDC File [/home/deniz/lab_5_2/lab_5_2.srcs/constrs_1/new/SR8A.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/deniz/lab_5_2/lab_5_2.srcs/constrs_1/new/SR8A.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SR8A_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SR8A_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1364.891 ; gain = 0.000 ; free physical = 3092 ; free virtual = 7343
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3091 ; free virtual = 7340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3091 ; free virtual = 7340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3091 ; free virtual = 7340
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clock_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3075 ; free virtual = 7324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SR8bx2wA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SR8b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cl/clock_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3056 ; free virtual = 7308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3022 ; free virtual = 7280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3013 ; free virtual = 7272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3004 ; free virtual = 7263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3004 ; free virtual = 7263
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3004 ; free virtual = 7263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3004 ; free virtual = 7263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3004 ; free virtual = 7263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3004 ; free virtual = 7263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3004 ; free virtual = 7263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     6|
|3     |LUT1   |    24|
|4     |LUT2   |     5|
|5     |LUT3   |    18|
|6     |LUT4   |    13|
|7     |LUT5   |     1|
|8     |LUT6   |     4|
|9     |FDRE   |    49|
|10    |FDSE   |    12|
|11    |IBUF   |    20|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   162|
|2     |  cl         |Clock    |    61|
|3     |  firstpart  |SR8bx2wA |    36|
|4     |  secondpart |SR8b     |    35|
|5     |    dff0     |DFF      |     2|
|6     |    dff1     |DFF_0    |     2|
|7     |    dff2     |DFF_1    |     2|
|8     |    dff3     |DFF_2    |     2|
|9     |    dff4     |DFF_3    |     2|
|10    |    dff5     |DFF_4    |     2|
|11    |    dff6     |DFF_5    |     2|
|12    |    dff7     |DFF_6    |     1|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.891 ; gain = 458.922 ; free physical = 3004 ; free virtual = 7263
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1364.891 ; gain = 84.469 ; free physical = 3006 ; free virtual = 7264
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1364.898 ; gain = 458.930 ; free physical = 3006 ; free virtual = 7264
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.898 ; gain = 391.441 ; free physical = 3001 ; free virtual = 7263
INFO: [Common 17-1381] The checkpoint '/home/deniz/lab_5_2/lab_5_2.runs/synth_1/SR8A.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1388.902 ; gain = 0.000 ; free physical = 2987 ; free virtual = 7249
INFO: [Common 17-206] Exiting Vivado at Mon Dec  5 08:28:19 2022...
