/*
 * Copyright 2019-2023 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#ifndef _S32G_PINCTRL_H_
#define _S32G_PINCTRL_H_

#include <lib/mmio.h>
#include "platform_def.h"
#include "s32_pinctrl.h"

/*
 * Pinctrl for I2C
 */
#define SIUL2_MSCR_S32G_PB_00   16
#define SIUL2_MSCR_S32G_PB_01   17
#define SIUL2_MSCR_S32G_PB_03   19
#define SIUL2_MSCR_S32G_PB_04   20
#define SIUL2_MSCR_S32G_PB_05   21
#define SIUL2_MSCR_S32G_PB_06   22
#define SIUL2_MSCR_S32G_PB_07   23
#define SIUL2_MSCR_S32G_PB_13   29
#define SIUL2_MSCR_S32G_PB_15   31
#define SIUL2_MSCR_S32G_PC_00   32
#define SIUL2_MSCR_S32G_PC_01   33
#define SIUL2_MSCR_S32G_PC_02   34
#define SIUL2_MSCR_S32G_PK_03   163
#define SIUL2_MSCR_S32G_PK_05   165
#define SIUL2_PB_00_IMCR_S32G_I2C0_SDA  (565 - 512)
#define SIUL2_PB_01_IMCR_S32G_I2C0_SCLK (566 - 512)
#define SIUL2_PB_03_IMCR_S32G_I2C1_SCLK (717 - 512)
#define SIUL2_PB_04_IMCR_S32G_I2C1_SDA  (718 - 512)
#define SIUL2_PK_03_IMCR_S32G_I2C1_SCLK (717 - 512)
#define SIUL2_PK_05_IMCR_S32G_I2C1_SDA  (718 - 512)
#define SIUL2_PB_05_IMCR_S32G_I2C2_SCLK (719 - 512)
#define SIUL2_PB_06_IMCR_S32G_I2C2_SDA  (720 - 512)
#define SIUL2_PB_07_IMCR_S32G_I2C3_SCLK (721 - 512)
#define SIUL2_PB_13_IMCR_S32G_I2C3_SDA  (722 - 512)
#define SIUL2_PC_01_IMCR_S32G_I2C4_SDA  (724 - 512)
#define SIUL2_PC_02_IMCR_S32G_I2C4_SCLK (723 - 512)
#define SIUL2_PB_15_IMCR_S32G_I2C1_SDA  (565 - 512)
#define SIUL2_PC_00_IMCR_S32G_I2C1_SCLK (566 - 512)

#define SIUL2_MSCR_S32_G1_SRC_133MHz	(6 << 14)

#define SIUL2_MSCR_S32G_I2C_SDA \
	(SIUL2_MSCR_S32_G1_OBE_EN | \
	 SIUL2_MSCR_S32_G1_IBE_EN | \
	 SIUL2_MSCR_S32_G1_ODE_EN)

#define SIUL2_MSCR_S32G_I2C_SCLK \
	(SIUL2_MSCR_S32_G1_OBE_EN | \
	 SIUL2_MSCR_S32_G1_IBE_EN | \
	 SIUL2_MSCR_S32_G1_ODE_EN)

/* I2C0 - Serial Data Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C0_SDA \
	(SIUL2_MSCR_S32_G1_SRC_133MHz | \
	 SIUL2_MSCR_MUX_MODE_ALT1 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C0_SDA_ALT2 \
	(SIUL2_MSCR_MUX_MODE_ALT2 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C0_SDA (SIUL2_MSCR_MUX_MODE_ALT2)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C0_SDA_ALT3 (SIUL2_MSCR_MUX_MODE_ALT3)

/* I2C0 - Serial Clock Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C0_SCLK \
	(SIUL2_MSCR_S32_G1_SRC_133MHz | \
	 SIUL2_MSCR_MUX_MODE_ALT1 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C0_SCLK (SIUL2_MSCR_MUX_MODE_ALT2)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C0_SCLK_ALT3 (SIUL2_MSCR_MUX_MODE_ALT3)

/* I2C1 - Serial Data Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C1_SDA \
	(SIUL2_MSCR_S32_G1_SRC_133MHz | \
	 SIUL2_MSCR_MUX_MODE_ALT1 | \
	 SIUL2_MSCR_S32G_I2C_SDA)

#define SIUL2_MSCR_S32G_PAD_CTRL_I2C1_SDA_ALT3 \
	(SIUL2_MSCR_MUX_MODE_ALT3 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C1_SDA (SIUL2_MSCR_MUX_MODE_ALT2)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C1_SDA_ALT4 (SIUL2_MSCR_MUX_MODE_ALT4)

/* I2C1 - Serial Clock Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C1_SCLK \
	(SIUL2_MSCR_S32_G1_SRC_133MHz | \
	 SIUL2_MSCR_MUX_MODE_ALT1 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)

#define SIUL2_MSCR_S32G_PAD_CTRL_I2C1_SCLK_ALT3 \
	(SIUL2_MSCR_MUX_MODE_ALT3 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C1_SCLK (SIUL2_MSCR_MUX_MODE_ALT2)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C1_SCLK_ALT5 (SIUL2_MSCR_MUX_MODE_ALT5)

/* I2C2 - Serial Data Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C2_SDA \
	(SIUL2_MSCR_MUX_MODE_ALT1 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C2_SDA (SIUL2_MSCR_MUX_MODE_ALT2)

/* I2C2 - Serial Clock Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C2_SCLK \
	(SIUL2_MSCR_MUX_MODE_ALT1 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C2_SCLK (SIUL2_MSCR_MUX_MODE_ALT2)

/* I2C3 - Serial Data Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C3_SDA \
	(SIUL2_MSCR_MUX_MODE_ALT2 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C3_SDA (SIUL2_MSCR_MUX_MODE_ALT4)

/* I2C3 - Serial Clock Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C3_SCLK \
	(SIUL2_MSCR_MUX_MODE_ALT1 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C3_SCLK (SIUL2_MSCR_MUX_MODE_ALT2)

/* I2C4 - Serial Data Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C4_SDA \
	(SIUL2_MSCR_S32_G1_SRC_133MHz | \
	 SIUL2_MSCR_MUX_MODE_ALT1 | \
	 SIUL2_MSCR_S32G_I2C_SDA)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C4_SDA (SIUL2_MSCR_MUX_MODE_ALT3)

/* I2C4 - Serial Clock Input */
#define SIUL2_MSCR_S32G_PAD_CTRL_I2C4_SCLK \
	(SIUL2_MSCR_S32_G1_SRC_133MHz | \
	 SIUL2_MSCR_MUX_MODE_ALT2 | \
	 SIUL2_MSCR_S32G_I2C_SCLK)
#define SIUL2_IMCR_S32G_PAD_CTRL_I2C4_SCLK (SIUL2_MSCR_MUX_MODE_ALT3)

/* SIUL2_MIDR1 masks */
#define SIUL2_MIDR1_MINOR_MASK		(0xF << 0)
#define SIUL2_MIDR1_MAJOR_SHIFT		(4)
#define SIUL2_MIDR1_MAJOR_MASK		(0xF << SIUL2_MIDR1_MAJOR_SHIFT)

void i2c_config_pinctrl(void);
void wkpu_config_pinctrl(uint32_t wkup_irq);

#endif
