Analysis & Synthesis Status : Successful - Sat Nov 09 14:12:54 2024
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : pc_reg
Top-level Entity Name : pc_reg
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 42
    Dedicated logic registers : 21
Total registers : 21
Total pins : 57
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
