// Seed: 2475418804
`timescale 1 ps / 1ps
`define pp_11 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  inout id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_11;
  assign id_7 = "";
  assign id_1 = 1;
  assign id_7 = id_6;
  always id_4[""] <= 1'h0;
  assign id_6 = id_6;
  type_13(
      1
  );
endmodule
