<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_controller</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_controller'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_controller')">config_controller</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.21</td>
<td class="s10 cl rt"><a href="mod2620.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2620.html#Cond" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod2620.html#Toggle" > 30.42</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2620.html#Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/soc_fpga_intf/config_controller/config_controller.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/soc_fpga_intf/config_controller/config_controller.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2620.html#inst_tag_234077"  onclick="showContent('inst_tag_234077')">config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u</a></td>
<td class="s6 cl rt"> 69.21</td>
<td class="s10 cl rt"><a href="mod2620.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2620.html#Cond" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod2620.html#Toggle" > 30.42</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2620.html#Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_config_controller'>
<hr>
<a name="inst_tag_234077"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy53.html#tag_urg_inst_234077" >config_ss_tb.DUT.soc_fpga_intf_u.config_controller_u</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.21</td>
<td class="s10 cl rt"><a href="mod2620.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2620.html#Cond" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod2620.html#Toggle" > 30.42</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2620.html#Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.79</td>
<td class="s8 cl rt"> 87.33</td>
<td class="s5 cl rt"> 57.46</td>
<td class="s3 cl rt"> 36.51</td>
<td class="s5 cl rt"> 52.38</td>
<td class="s7 cl rt"> 75.28</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod104.html#inst_tag_11526" >soc_fpga_intf_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod771.html#inst_tag_39550" id="tag_urg_inst_39550">ccb_u</a></td>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 78.49</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 14.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.22</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2529.html#inst_tag_216013" id="tag_urg_inst_216013">fcb_u<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 91.61</td>
<td class="s9 cl rt"> 99.05</td>
<td class="s9 cl rt"> 96.15</td>
<td class="s7 cl rt"> 73.12</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.12</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2529.html#inst_tag_216014" id="tag_urg_inst_216014">icb_u</a></td>
<td class="s3 cl rt"> 33.78</td>
<td class="s7 cl rt"> 70.12</td>
<td class="s2 cl rt"> 28.42</td>
<td class="s2 cl rt"> 20.11</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 50.25</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1236.html#inst_tag_78515" id="tag_urg_inst_78515">inst_apb_manager</a></td>
<td class="s9 cl rt"> 92.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 70.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2415.html#inst_tag_207348" id="tag_urg_inst_207348">ofe_u</a></td>
<td class="s8 cl rt"> 81.97</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 44.68</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod690.html#inst_tag_38116" id="tag_urg_inst_38116">pcb_u<img src="ex.gif" class="icon"></a></td>
<td class="s8 cl rt"> 88.49</td>
<td class="s9 cl rt"> 97.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.52</td>
<td class="s5 cl rt"> 59.46</td>
<td class="s9 cl rt"> 93.92</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_controller'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2620.html" >config_controller</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>248</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>488</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
247                     always @(posedge clk or negedge rst_n)
248        1/1          if (!rst_n) begin
249        1/1              fpga_pll3_lock_ff &lt;= 'h0;
250        1/1              fpga_pll2_lock_ff &lt;= 'h0;
251        1/1              fpga_pll1_lock_ff &lt;= 'h0;
252        1/1              fpga_pll0_lock_ff &lt;= 'h0;
253                     
254                     end 
255                     else begin
256        1/1              fpga_pll3_lock_ff &lt;= fpga_pll3_lock;
257        1/1              fpga_pll2_lock_ff &lt;= fpga_pll2_lock;
258        1/1              fpga_pll1_lock_ff &lt;= fpga_pll1_lock;
259        1/1              fpga_pll0_lock_ff &lt;= fpga_pll0_lock;
260                     end
261                     
262                     
263                     
264                     logic [OFE_REG_NUM-1:0]ofe_rreq;
265                     logic [OFE_REG_NUM-1:0]ofe_wreq;
266                     logic [FCB_REG_NUM-1:0]fcb_rreq;
267                     logic [FCB_REG_NUM-1:0]fcb_wreq;
268                     logic [CCB_REG_NUM-1:0]ccb_rreq;
269                     logic [CCB_REG_NUM-1:0]ccb_wreq;
270                     logic [ICB_REG_NUM-1:0]icb_rreq;
271                     logic [ICB_REG_NUM-1:0]icb_wreq;
272                     
273                     assign ofe_rreq = rreq[OFE_REG_NUM-1:0];
274                     assign ofe_wreq = wreq[OFE_REG_NUM-1:0];
275                     
276                     assign fcb_rreq = rreq[FCB_REG_NUM+OFE_REG_NUM-1:OFE_REG_NUM];
277                     assign fcb_wreq = wreq[FCB_REG_NUM+OFE_REG_NUM-1:OFE_REG_NUM];
278                     
279                     assign ccb_rreq = rreq[FCB_REG_NUM+CCB_REG_NUM+OFE_REG_NUM-1:FCB_REG_NUM+OFE_REG_NUM];
280                     assign ccb_wreq = wreq[FCB_REG_NUM+CCB_REG_NUM+OFE_REG_NUM-1:FCB_REG_NUM+OFE_REG_NUM];
281                     
282                     assign icb_rreq = rreq[FCB_REG_NUM+CCB_REG_NUM+ICB_REG_NUM+OFE_REG_NUM-1:FCB_REG_NUM+CCB_REG_NUM+OFE_REG_NUM];
283                     assign icb_wreq = wreq[FCB_REG_NUM+CCB_REG_NUM+ICB_REG_NUM+OFE_REG_NUM-1:FCB_REG_NUM+CCB_REG_NUM+OFE_REG_NUM];
284                     
285                     
286                         ofe #(
287                             .REGS_NUM(OFE_REG_NUM),
288                             .DWIDTH  (CC_DWIDTH  )
289                         ) ofe_u (
290                             .clk          (clk              ),
291                             .rst_n        (rst_n            ),
292                             .rack_o       (rack_ofe         ),
293                             .rerr_o       (rerr_ofe         ),
294                             .rdat_o       (rdat_ofe         ),
295                             .rreq_i       (ofe_rreq         ),
296                             .wack_o       (wack_ofe         ),
297                             .werr_o       (werr_ofe         ),
298                             .wdat_i       (wdat             ),
299                             .wreq_i       (ofe_wreq         ),
300                             .wstr_i       (wstr             ),
301                             .cfg_done     (cfg_done         ),
302                             .cfg_error    (cfg_error        ),
303                             .pll3_status  (fpga_pll3_lock_ff),
304                             .pll2_status  (fpga_pll2_lock_ff),
305                             .pll1_status  (fpga_pll1_lock_ff),
306                             .pll0_status  (fpga_pll0_lock_ff),
307                             .icb_status   (icb_cfg_status   ),
308                             .fcb_status   (fcb_cfg_status   ),
309                             .dbg_select   (dbg_select       ),
310                             .dbg_chain_num(dbg_chain_num    )
311                         );
312                     
313                     
314                         cfg_top #(
315                             .REGS_NUM        (FCB_REG_NUM         ),
316                             .DWIDTH          (CC_DWIDTH           ),
317                             .CHAIN_NUM       (FCB_CHAIN_NUM       ),
318                             .CHAIN_LENGTH_NUM(FCB_CHAIN_LENGTH_NUM)
319                         ) fcb_u (
320                             .clk         (clk           ),
321                             .rst_n       (rst_n         ),
322                             .rack_o      (rack_fcb      ),
323                             .rerr_o      (rerr_fcb      ),
324                             .rdat_o      (rdat_fcb      ),
325                             .rreq_i      (fcb_rreq      ),
326                             .wack_o      (wack_fcb      ),
327                             .werr_o      (werr_fcb      ),
328                             .wdat_i      (wdat          ),
329                             .wreq_i      (fcb_wreq      ),
330                             .wstr_i      (wstr          ),
331                             .ccff_clk_o  (fcb_clk_o     ),
332                             .ccff_data_o (fcb_data_o    ),
333                             .ccff_cmd_o  (fcb_cmd_o     ),
334                             .ccff_clk_i  (fcb_clk_i     ),
335                             .ccff_data_i (fcb_data_i    ),
336                             .ccff_rst_n  (fcb_rst_n     ),
337                             .cfg_status_o(fcb_cfg_status)
338                         );
339                     
340                         cfg_top #(
341                             .REGS_NUM        (ICB_REG_NUM         ),
342                             .DWIDTH          (CC_DWIDTH           ),
343                             .CHAIN_NUM       (ICB_CHAIN_NUM       ),
344                             .CHAIN_LENGTH_NUM(ICB_CHAIN_LENGTH_NUM)
345                         ) icb_u (
346                             .clk         (clk           ),
347                             .rst_n       (rst_n         ),
348                             .rack_o      (rack_icb      ),
349                             .rerr_o      (rerr_icb      ),
350                             .rdat_o      (rdat_icb      ),
351                             .rreq_i      (icb_rreq      ),
352                             .wack_o      (wack_icb      ),
353                             .werr_o      (werr_icb      ),
354                             .wdat_i      (wdat          ),
355                             .wreq_i      (icb_wreq      ),
356                             .wstr_i      (wstr          ),
357                             .ccff_clk_o  (icb_clk_o     ),
358                             .ccff_data_o (icb_data_o    ),
359                             .ccff_cmd_o  (icb_cmd_o     ),
360                             .ccff_clk_i  (icb_clk_i     ),
361                             .ccff_data_i (icb_data_i    ),
362                             .ccff_rst_n  (icb_rst_n     ),
363                             .cfg_status_o(icb_cfg_status)
364                         );
365                     
366                         ccb #(
367                             .REGS_NUM(CCB_REG_NUM),
368                             .DWIDTH  (CC_DWIDTH  )
369                         ) ccb_u (
370                             .clk                   (clk                   ),
371                             .rst_n                 (rst_n                 ),
372                             .rack_o                (rack_ccb              ),
373                             .rerr_o                (rerr_ccb              ),
374                             .rdat_o                (rdat_ccb              ),
375                             .rreq_i                (ccb_rreq              ),
376                             .wack_o                (wack_ccb              ),
377                             .werr_o                (werr_ccb              ),
378                             .wdat_i                (wdat                  ),
379                             .wreq_i                (ccb_wreq              ),
380                             .wstr_i                (wstr                  ),
381                             .fpga_pll0_dskewcalin  (fpga_pll0_dskewcalin  ),
382                             .fpga_pll0_pllen       (fpga_pll0_pllen       ),
383                             .fpga_pll0_dsmen       (fpga_pll0_dsmen       ),
384                             .fpga_pll0_dskewfastcal(fpga_pll0_dskewfastcal),
385                             .fpga_pll0_dskewcalen  (fpga_pll0_dskewcalen  ),
386                             .fpga_pll0_dskewcalcnt (fpga_pll0_dskewcalcnt ),
387                             .fpga_pll0_dskewcalbyp (fpga_pll0_dskewcalbyp ),
388                             .fpga_pll0_dacen       (fpga_pll0_dacen       ),
389                             .fpga_pll0_refdiv      (fpga_pll0_refdiv      ),
390                             .fpga_pll0_foutvcoen   (fpga_pll0_foutvcoen   ),
391                             .fpga_pll0_foutvcobyp  (fpga_pll0_foutvcobyp  ),
392                             .fpga_pll0_fouten      (fpga_pll0_fouten      ),
393                             .fpga_pll0_frac        (fpga_pll0_frac        ),
394                             .fpga_pll0_fbdiv       (fpga_pll0_fbdiv       ),
395                             .fpga_pll0_postdiv3    (fpga_pll0_postdiv3    ),
396                             .fpga_pll0_postdiv2    (fpga_pll0_postdiv2    ),
397                             .fpga_pll0_postdiv1    (fpga_pll0_postdiv1    ),
398                             .fpga_pll0_postdiv0    (fpga_pll0_postdiv0    ),
399                             .fpga_pll0_lock        (fpga_pll0_lock_ff     ),
400                             .fpga_pll0_dskewcallock(fpga_pll0_dskewcallock),
401                             .fpga_pll0_dskewcalout (fpga_pll0_dskewcalout ),
402                             .fpga_pll1_dskewcalin  (fpga_pll1_dskewcalin  ),
403                             .fpga_pll1_pllen       (fpga_pll1_pllen       ),
404                             .fpga_pll1_dsmen       (fpga_pll1_dsmen       ),
405                             .fpga_pll1_dskewfastcal(fpga_pll1_dskewfastcal),
406                             .fpga_pll1_dskewcalen  (fpga_pll1_dskewcalen  ),
407                             .fpga_pll1_dskewcalcnt (fpga_pll1_dskewcalcnt ),
408                             .fpga_pll1_dskewcalbyp (fpga_pll1_dskewcalbyp ),
409                             .fpga_pll1_dacen       (fpga_pll1_dacen       ),
410                             .fpga_pll1_refdiv      (fpga_pll1_refdiv      ),
411                             .fpga_pll1_foutvcoen   (fpga_pll1_foutvcoen   ),
412                             .fpga_pll1_foutvcobyp  (fpga_pll1_foutvcobyp  ),
413                             .fpga_pll1_fouten      (fpga_pll1_fouten      ),
414                             .fpga_pll1_frac        (fpga_pll1_frac        ),
415                             .fpga_pll1_fbdiv       (fpga_pll1_fbdiv       ),
416                             .fpga_pll1_postdiv3    (fpga_pll1_postdiv3    ),
417                             .fpga_pll1_postdiv2    (fpga_pll1_postdiv2    ),
418                             .fpga_pll1_postdiv1    (fpga_pll1_postdiv1    ),
419                             .fpga_pll1_postdiv0    (fpga_pll1_postdiv0    ),
420                             .fpga_pll1_lock        (fpga_pll1_lock_ff     ),
421                             .fpga_pll1_dskewcallock(fpga_pll1_dskewcallock),
422                             .fpga_pll1_dskewcalout (fpga_pll1_dskewcalout ),
423                             .fpga_pll2_dskewcalin  (fpga_pll2_dskewcalin  ),
424                             .fpga_pll2_pllen       (fpga_pll2_pllen       ),
425                             .fpga_pll2_dsmen       (fpga_pll2_dsmen       ),
426                             .fpga_pll2_dskewfastcal(fpga_pll2_dskewfastcal),
427                             .fpga_pll2_dskewcalen  (fpga_pll2_dskewcalen  ),
428                             .fpga_pll2_dskewcalcnt (fpga_pll2_dskewcalcnt ),
429                             .fpga_pll2_dskewcalbyp (fpga_pll2_dskewcalbyp ),
430                             .fpga_pll2_dacen       (fpga_pll2_dacen       ),
431                             .fpga_pll2_refdiv      (fpga_pll2_refdiv      ),
432                             .fpga_pll2_foutvcoen   (fpga_pll2_foutvcoen   ),
433                             .fpga_pll2_foutvcobyp  (fpga_pll2_foutvcobyp  ),
434                             .fpga_pll2_fouten      (fpga_pll2_fouten      ),
435                             .fpga_pll2_frac        (fpga_pll2_frac        ),
436                             .fpga_pll2_fbdiv       (fpga_pll2_fbdiv       ),
437                             .fpga_pll2_postdiv3    (fpga_pll2_postdiv3    ),
438                             .fpga_pll2_postdiv2    (fpga_pll2_postdiv2    ),
439                             .fpga_pll2_postdiv1    (fpga_pll2_postdiv1    ),
440                             .fpga_pll2_postdiv0    (fpga_pll2_postdiv0    ),
441                             .fpga_pll2_lock        (fpga_pll2_lock_ff     ),
442                             .fpga_pll2_dskewcallock(fpga_pll2_dskewcallock),
443                             .fpga_pll2_dskewcalout (fpga_pll2_dskewcalout ),
444                             .fpga_pll3_dskewcalin  (fpga_pll3_dskewcalin  ),
445                             .fpga_pll3_pllen       (fpga_pll3_pllen       ),
446                             .fpga_pll3_dsmen       (fpga_pll3_dsmen       ),
447                             .fpga_pll3_dskewfastcal(fpga_pll3_dskewfastcal),
448                             .fpga_pll3_dskewcalen  (fpga_pll3_dskewcalen  ),
449                             .fpga_pll3_dskewcalcnt (fpga_pll3_dskewcalcnt ),
450                             .fpga_pll3_dskewcalbyp (fpga_pll3_dskewcalbyp ),
451                             .fpga_pll3_dacen       (fpga_pll3_dacen       ),
452                             .fpga_pll3_refdiv      (fpga_pll3_refdiv      ),
453                             .fpga_pll3_foutvcoen   (fpga_pll3_foutvcoen   ),
454                             .fpga_pll3_foutvcobyp  (fpga_pll3_foutvcobyp  ),
455                             .fpga_pll3_fouten      (fpga_pll3_fouten      ),
456                             .fpga_pll3_frac        (fpga_pll3_frac        ),
457                             .fpga_pll3_fbdiv       (fpga_pll3_fbdiv       ),
458                             .fpga_pll3_postdiv3    (fpga_pll3_postdiv3    ),
459                             .fpga_pll3_postdiv2    (fpga_pll3_postdiv2    ),
460                             .fpga_pll3_postdiv1    (fpga_pll3_postdiv1    ),
461                             .fpga_pll3_postdiv0    (fpga_pll3_postdiv0    ),
462                             .fpga_pll3_lock        (fpga_pll3_lock_ff     ),
463                             .fpga_pll3_dskewcallock(fpga_pll3_dskewcallock),
464                             .fpga_pll3_dskewcalout (fpga_pll3_dskewcalout )
465                         );
466                     
467                     
468                     parameter ROWS     = 10'h2;
469                     parameter COLUMNS  = 10'h2;
470                     parameter R_OFFSET = 10'd1;
471                     parameter C_OFFSET = 10'd2;
472                     parameter R_STRIDE = 10'd3;
473                     parameter C_STRIDE = 10'd2;
474                     
475                     logic [66:0] apbs_csr_wdata                ;
476                     logic        plc_apbs_fmask_win_calibration;
477                     assign apbs_csr_wdata = { //total 67
478                         apb_sel_pcb,        // 1
479                         apb_wr,      // 1
480                         apb_en,     // 1
481                         apb_addr_pcb[31:0], //32
482                         apb_wdata[31:0] //32
483                     };    
484                     
485                     assign apb_err_pcb = 1'b0;
486                     
487                     always@(*) begin 
488        1/1            if (plc_apbs_fmask_win_calibration)
489        1/1             apb_ready_pcb = 1'b0;
490        1/1            else if (~apb_en)
491        1/1             apb_ready_pcb = 1'b0;
492                       else 
493        1/1             apb_ready_pcb = 1'b1;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2620.html" >config_controller</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>32</td><td>24</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       155
 EXPRESSION (apb_sel &amp;&amp; (apb_addr &lt; $unit::PCB_BASE_ADDR))
             ---1---    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       157
 EXPRESSION (apb_sel &amp;&amp; (apb_addr &gt;= $unit::PCB_BASE_ADDR))
             ---1---    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       160
 EXPRESSION (apb_sel_mng ? apb_rdata_mng : apb_rdata_pcb)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       161
 EXPRESSION (apb_sel_mng ? apb_ready_mng : apb_ready_pcb)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       162
 EXPRESSION (apb_sel_mng ? apb_err_mng : apb_err_pcb)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       200
 EXPRESSION (rack_ofe ? rdat_ofe : (rack_fcb ? rdat_fcb : (rack_icb ? rdat_icb : (rack_ccb ? rdat_ccb : 32'b0))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       200
 SUB-EXPRESSION (rack_fcb ? rdat_fcb : (rack_icb ? rdat_icb : (rack_ccb ? rdat_ccb : 32'b0)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       200
 SUB-EXPRESSION (rack_icb ? rdat_icb : (rack_ccb ? rdat_ccb : 32'b0))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       200
 SUB-EXPRESSION (rack_ccb ? rdat_ccb : 32'b0)
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       553
 EXPRESSION (dbg_select ? mux_icb_clk_o : mux_fcb_clk_o)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       554
 EXPRESSION (dbg_select ? mux_icb_data_o : mux_fcb_data_o)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       555
 EXPRESSION (dbg_select ? mux_icb_cmd_o : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       556
 EXPRESSION (dbg_select ? mux_icb_clk_i : mux_fcb_clk_i)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       557
 EXPRESSION (dbg_select ? mux_icb_data_i : mux_fcb_data_i)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       558
 EXPRESSION (dbg_select ? mux_icb_rst_n : mux_fcb_rst_n)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2620.html" >config_controller</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">113</td>
<td class="rt">23</td>
<td class="rt">20.35 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1246</td>
<td class="rt">379</td>
<td class="rt">30.42 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">623</td>
<td class="rt">193</td>
<td class="rt">30.98 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">623</td>
<td class="rt">186</td>
<td class="rt">29.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">113</td>
<td class="rt">23</td>
<td class="rt">20.35 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">1246</td>
<td class="rt">379</td>
<td class="rt">30.42 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">623</td>
<td class="rt">193</td>
<td class="rt">30.98 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">623</td>
<td class="rt">186</td>
<td class="rt">29.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>apb_addr[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_addr[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>apb_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>apb_err</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcb_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>icb_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_data_o[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[21:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[24:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_addr_o[31:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_ena_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_clk_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_ren_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_init_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_wen_o[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pl_data_i[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll0_dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll1_dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll2_dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcalin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dsmen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dskewfastcal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcalen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcalcnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcalbyp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_dacen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_refdiv[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_foutvcoen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_foutvcobyp[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_fouten[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_frac[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_fbdiv[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_postdiv3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_postdiv2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_postdiv1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_postdiv0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll3_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll3_dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cfg_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cfg_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_clk_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_data_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_cmd_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_clk_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_data_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dbg_fcb_icb_rst_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2620.html" >config_controller</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">28</td>
<td class="rt">20</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">160</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">161</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">162</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">200</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">553</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">554</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">555</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">556</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">557</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">558</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">488</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
160        assign apb_rdata = apb_sel_mng ? apb_rdata_mng : apb_rdata_pcb;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
161        assign apb_ready = apb_sel_mng ? apb_ready_mng : apb_ready_pcb;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
162        assign apb_err   = apb_sel_mng ? apb_err_mng : apb_err_pcb;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200        assign rdat = rack_ofe ? rdat_ofe :
                                  <font color = "green">-1-</font>  
                                  <font color = "green">==></font>  
201                      rack_fcb ? rdat_fcb :
                                  <font color = "green">-2-</font>  
                                  <font color = "green">==></font>  
202                      rack_icb ? rdat_icb :
                                  <font color = "red">-3-</font>  
                                  <font color = "red">==></font>  
203                      rack_ccb ? rdat_ccb : 32'h0;
                                  <font color = "red">-4-</font>  
                                  <font color = "red">==></font>  
                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
553        assign dbg_fcb_icb_clk_o  = dbg_select ? mux_icb_clk_o  : mux_fcb_clk_o;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
554        assign dbg_fcb_icb_data_o = dbg_select ? mux_icb_data_o : mux_fcb_data_o;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
555        assign dbg_fcb_icb_cmd_o  = dbg_select ? mux_icb_cmd_o  : 1'b0;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
556        assign dbg_fcb_icb_clk_i  = dbg_select ? mux_icb_clk_i  : mux_fcb_clk_i;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
557        assign dbg_fcb_icb_data_i = dbg_select ? mux_icb_data_i : mux_fcb_data_i;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
558        assign dbg_fcb_icb_rst_n  = dbg_select ? mux_icb_rst_n  : mux_fcb_rst_n;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248        if (!rst_n) begin
           <font color = "green">-1-</font>  
249            fpga_pll3_lock_ff <= 'h0;
           <font color = "green">    ==></font>
250            fpga_pll2_lock_ff <= 'h0;
251            fpga_pll1_lock_ff <= 'h0;
252            fpga_pll0_lock_ff <= 'h0;
253        
254        end 
255        else begin
256            fpga_pll3_lock_ff <= fpga_pll3_lock;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
488          if (plc_apbs_fmask_win_calibration)
             <font color = "green">-1-</font>  
489           apb_ready_pcb = 1'b0;
           <font color = "green">   ==></font>
490          else if (~apb_en)
                  <font color = "green">-2-</font>  
491           apb_ready_pcb = 1'b0;
           <font color = "green">   ==></font>
492          else 
493           apb_ready_pcb = 1'b1;
           <font color = "green">   ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_234077">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_config_controller">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
