Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 24 23:01:29 2018
| Host         : DESKTOP-MB53OH4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DisplaySelect_control_sets_placed.rpt
| Design       : DisplaySelect
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    92 |
| Unused register locations in slices containing registers |   153 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             679 |          272 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           12 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              14 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+-------------------------+------------------+----------------+
|        Clock Signal        | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------------+---------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG             | point         |                         |                1 |              1 |
|  uut/pc/show_reg[15]_23[0] |               |                         |                2 |              4 |
|  uut/pc/show_reg[15]_25[0] |               |                         |                2 |              4 |
|  uut/pc/show_reg[15]_19[0] |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_3[0]  |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_37[0] |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_17[0] |               |                         |                2 |              4 |
|  uut/pc/show_reg[15]_33[0] |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_31[0] |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_5[0]  |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_11[0] |               |                         |                2 |              4 |
|  uut/pc/show_reg[15]_21[0] |               |                         |                2 |              4 |
|  uut/pc/show_reg[15]_0[0]  |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_1[0]  |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_7[0]  |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_9[0]  |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_29[0] |               |                         |                2 |              4 |
|  uut/pc/show_reg[15]_35[0] |               |                         |                2 |              4 |
|  uut/pc/show_reg[15]_13[0] |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_27[0] |               |                         |                1 |              4 |
|  uut/pc/show_reg[15][0]    |               |                         |                1 |              4 |
|  uut/pc/show_reg[15]_15[0] |               |                         |                1 |              4 |
|  uut/pc/show_reg[6]_10[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_13[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_14[0]  |               |                         |                5 |              8 |
|  uut/pc/show_reg[6]_31[0]  |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_33[0]  |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_36[0]  |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_0[0]   |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_1[0]   |               |                         |                5 |              8 |
|  uut/pc/show_reg[6]_34[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_40[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_42[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_44[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_46[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_48[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_5[0]   |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_52[0]  |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_54[0]  |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_56[0]  |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_6[0]   |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_60[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_64[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_86[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_88[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_9[0]   |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_15[0]  |               |                         |                5 |              8 |
|  uut/pc/show_reg[6]_16[0]  |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_17[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_18[0]  |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_19[0]  |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_2[0]   |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_20[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_21[0]  |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_22[0]  |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_23[0]  |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_24[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_25[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_26[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_27[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_28[0]  |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_29[0]  |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_30[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_38[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_4[0]   |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_12[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_3[0]   |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_68[0]  |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_7[0]   |               |                         |                5 |              8 |
|  uut/pc/show_reg[6]_74[0]  |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_76[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_8[0]   |               |                         |                4 |              8 |
|  uut/pc/show_reg[6]_82[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_90[0]  |               |                         |                2 |              8 |
|  uut/pc/show_reg[6]_11[0]  |               |                         |                3 |              8 |
|  uut/pc/show_reg[6]_50[0]  |               |                         |                6 |             12 |
|  uut/pc/show_reg[6]_70[0]  |               |                         |                4 |             12 |
|  uut/pc/show_reg[6]_72[0]  |               |                         |                4 |             12 |
|  uut/pc/show_reg[6]_32[0]  |               |                         |                4 |             12 |
|  uut/pc/show_reg[6]_35[0]  |               |                         |                6 |             12 |
|  uut/pc/show_reg[6]_78[0]  |               |                         |                5 |             12 |
|  uut/pc/show_reg[6]_80[0]  |               |                         |                4 |             12 |
|  uut/pc/show_reg[6]_62[0]  |               |                         |                4 |             12 |
|  uut/pc/show_reg[6]_84[0]  |               |                         |                7 |             12 |
|  uut/pc/show_reg[6]_66[0]  |               |                         |                4 |             12 |
|  uut/pc/show_reg[6]_58[0]  |               |                         |                5 |             12 |
|  point_reg_n_0_BUFG        | uut/pc/PCWre  | uut/pc/nowPC[7]_i_3_n_0 |                6 |             14 |
|  clk_IBUF_BUFG             |               |                         |               15 |             19 |
|  uut/pc/E[0]               |               |                         |                8 |             20 |
|  clk_IBUF_BUFG             |               | count2                  |                6 |             20 |
|  clk_IBUF_BUFG             |               | clear                   |                6 |             21 |
|  point_reg_n_0_BUFG        | uut/pc/p_0_in |                         |                6 |             48 |
+----------------------------+---------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                    21 |
| 8      |                    53 |
| 12     |                    11 |
| 14     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


