// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan2(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=64, blocks_per_sm=16

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception6760[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 64, 1, 1
.minnctapersm 16
{
	.reg .pred 	%p<338>;
	.reg .b16 	%rs<93>;
	.reg .b32 	%r<2864>;
	.reg .f32 	%f<665>;
	.reg .b64 	%rd<543>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r200, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd43, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r207, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r207, 49663;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r208, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r208, 49663;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r201, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r209, %r3, 6;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r210, %r209, %r4;
	or.b32  	%r211, %r210, %r2;
	mul.wide.u32 	%rd48, %r211, 4;
	add.s64 	%rd5, %rd4, %rd48;
	mov.u32 	%r212, 1;
	st.global.u32 	[%rd5], %r212;
	setp.gt.u32 	%p3, %r201, 65535;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L131
	ld.param.u32 	%r202, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r202, %r201;
	setp.gt.s32 	%p5, %r202, 131071;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L138
	ld.param.u32 	%r203, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r213, %r202, %r201;
	and.b32  	%r214, %r213, 255;
	setp.ne.s32 	%p7, %r214, 0;
	setp.gt.u32 	%p8, %r203, 32767;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L149
	ld.param.u32 	%r204, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r204, %r203;
	setp.gt.s32 	%p11, %r204, 65535;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L156
	sub.s32 	%r215, %r204, %r203;
	add.s32 	%r216, %r215, 3;
	and.b32  	%r217, %r216, 127;
	setp.eq.s32 	%p13, %r217, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L269
	ld.param.u32 	%r205, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r205, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L271
	ld.param.u32 	%r206, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r205, %r206;
	setp.lt.s32 	%p16, %r206, 17;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %L391
	mov.f32 	%f46, 0f41900000;
	mov.f32 	%f47, 0fC0E00000;
	div.approx.f32 	%f1, %f47, %f46;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f3, %f1, 0f40800000;
	setp.eq.f32 	%p23, %f3, 0f00000000;
	mov.f32 	%f45, 0f3F800000;
	mov.f32 	%f657, %f45;
	@%p23 bra 	$L__BB0_15;
// %bb.14:                              // %L424
	add.f32 	%f74, %f3, %f3;
	mov.b32 	%r225, %f74;
	and.b32  	%r226, %r225, -2147483648;
	or.b32  	%r227, %r226, 1056964608;
	mov.b32 	%f75, %r227;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r228, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f3;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r229, %r228, 1;
	setp.eq.b32 	%p26, %r229, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r230, %r228, 2;
	setp.eq.s32 	%p27, %r230, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f3;
	setp.eq.f32 	%p28, %f3, %f97;
	mul.f32 	%f98, %f3, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f1, 0f41490FDB;
	div.approx.f32 	%f657, %f99, %f100;
$L__BB0_15:                             // %L428
	mov.f32 	%f105, 0fC0A00000;
	div.approx.f32 	%f7, %f105, %f46;
	mul.f32 	%f9, %f7, 0f40800000;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f658, %f45;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L439
	add.f32 	%f132, %f9, %f9;
	mov.b32 	%r238, %f132;
	and.b32  	%r239, %r238, -2147483648;
	or.b32  	%r240, %r239, 1056964608;
	mov.b32 	%f133, %r240;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r241, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f9;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r242, %r241, 1;
	setp.eq.b32 	%p37, %r242, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r243, %r241, 2;
	setp.eq.s32 	%p38, %r243, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f9;
	setp.eq.f32 	%p39, %f9, %f155;
	mul.f32 	%f156, %f9, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f7, 0f41490FDB;
	div.approx.f32 	%f658, %f157, %f158;
$L__BB0_17:                             // %L443
	mov.f32 	%f164, 0fC0400000;
	div.approx.f32 	%f12, %f164, %f46;
	mul.f32 	%f14, %f12, 0f40800000;
	setp.eq.f32 	%p45, %f14, 0f00000000;
	mov.f32 	%f659, %f45;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L476
	add.f32 	%f191, %f14, %f14;
	mov.b32 	%r254, %f191;
	and.b32  	%r255, %r254, -2147483648;
	or.b32  	%r256, %r255, 1056964608;
	mov.b32 	%f192, %r256;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r257, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f14;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r258, %r257, 1;
	setp.eq.b32 	%p48, %r258, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r259, %r257, 2;
	setp.eq.s32 	%p49, %r259, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f14;
	setp.eq.f32 	%p50, %f14, %f214;
	mul.f32 	%f215, %f14, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f12, 0f41490FDB;
	div.approx.f32 	%f659, %f216, %f217;
$L__BB0_19:                             // %L480
	mov.f32 	%f222, 0fBF800000;
	div.approx.f32 	%f18, %f222, %f46;
	mul.f32 	%f20, %f18, 0f40800000;
	setp.eq.f32 	%p56, %f20, 0f00000000;
	mov.f32 	%f660, %f45;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L491
	add.f32 	%f249, %f20, %f20;
	mov.b32 	%r267, %f249;
	and.b32  	%r268, %r267, -2147483648;
	or.b32  	%r269, %r268, 1056964608;
	mov.b32 	%f250, %r269;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r270, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f20;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r271, %r270, 1;
	setp.eq.b32 	%p59, %r271, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r272, %r270, 2;
	setp.eq.s32 	%p60, %r272, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f20;
	setp.eq.f32 	%p61, %f20, %f272;
	mul.f32 	%f273, %f20, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f18, 0f41490FDB;
	div.approx.f32 	%f660, %f274, %f275;
$L__BB0_21:                             // %L495
	div.approx.f32 	%f23, %f45, %f46;
	mul.f32 	%f25, %f23, 0f40800000;
	setp.eq.f32 	%p67, %f25, 0f00000000;
	mov.f32 	%f661, %f45;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L528
	add.f32 	%f307, %f25, %f25;
	mov.b32 	%r283, %f307;
	and.b32  	%r284, %r283, -2147483648;
	or.b32  	%r285, %r284, 1056964608;
	mov.b32 	%f308, %r285;
	add.f32 	%f309, %f307, %f308;
	cvt.rzi.f32.f32 	%f310, %f309;
	abs.f32 	%f311, %f307;
	setp.gt.f32 	%p68, %f311, 0f4B000000;
	selp.f32 	%f312, %f307, %f310, %p68;
	cvt.rzi.f32.f32 	%f313, %f307;
	setp.lt.f32 	%p69, %f311, 0f3F000000;
	selp.f32 	%f314, %f313, %f312, %p69;
	cvt.rzi.s32.f32 	%r286, %f314;
	fma.rn.f32 	%f315, %f314, 0fBF000000, %f25;
	mul.f32 	%f316, %f315, %f315;
	fma.rn.f32 	%f317, %f316, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f318, %f316, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f319, %f317, %f316, 0fC0A55DF6;
	fma.rn.f32 	%f320, %f318, %f316, 0f4081E0CF;
	fma.rn.f32 	%f321, %f316, %f315, 0f00000000;
	fma.rn.f32 	%f322, %f320, %f316, 0fC09DE9E6;
	fma.rn.f32 	%f323, %f319, %f321, 0f00000000;
	fma.rn.f32 	%f324, %f322, %f316, 0f3F800000;
	fma.rn.f32 	%f325, %f315, 0f40490FDB, %f323;
	and.b32  	%r287, %r286, 1;
	setp.eq.b32 	%p70, %r287, 1;
	selp.f32 	%f326, %f324, %f325, %p70;
	and.b32  	%r288, %r286, 2;
	setp.eq.s32 	%p71, %r288, 0;
	sub.f32 	%f328, %f71, %f326;
	selp.f32 	%f329, %f326, %f328, %p71;
	cvt.rzi.f32.f32 	%f330, %f25;
	setp.eq.f32 	%p72, %f25, %f330;
	mul.f32 	%f331, %f25, 0f00000000;
	selp.f32 	%f332, %f331, %f329, %p72;
	mul.f32 	%f333, %f23, 0f41490FDB;
	div.approx.f32 	%f661, %f332, %f333;
$L__BB0_23:                             // %L532
	mov.f32 	%f338, 0f40400000;
	div.approx.f32 	%f29, %f338, %f46;
	mul.f32 	%f31, %f29, 0f40800000;
	setp.eq.f32 	%p78, %f31, 0f00000000;
	mov.f32 	%f662, %f45;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L543
	add.f32 	%f365, %f31, %f31;
	mov.b32 	%r296, %f365;
	and.b32  	%r297, %r296, -2147483648;
	or.b32  	%r298, %r297, 1056964608;
	mov.b32 	%f366, %r298;
	add.f32 	%f367, %f365, %f366;
	cvt.rzi.f32.f32 	%f368, %f367;
	abs.f32 	%f369, %f365;
	setp.gt.f32 	%p79, %f369, 0f4B000000;
	selp.f32 	%f370, %f365, %f368, %p79;
	cvt.rzi.f32.f32 	%f371, %f365;
	setp.lt.f32 	%p80, %f369, 0f3F000000;
	selp.f32 	%f372, %f371, %f370, %p80;
	cvt.rzi.s32.f32 	%r299, %f372;
	fma.rn.f32 	%f373, %f372, 0fBF000000, %f31;
	mul.f32 	%f374, %f373, %f373;
	fma.rn.f32 	%f375, %f374, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f376, %f374, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f377, %f375, %f374, 0fC0A55DF6;
	fma.rn.f32 	%f378, %f376, %f374, 0f4081E0CF;
	fma.rn.f32 	%f379, %f374, %f373, 0f00000000;
	fma.rn.f32 	%f380, %f378, %f374, 0fC09DE9E6;
	fma.rn.f32 	%f381, %f377, %f379, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f374, 0f3F800000;
	fma.rn.f32 	%f383, %f373, 0f40490FDB, %f381;
	and.b32  	%r300, %r299, 1;
	setp.eq.b32 	%p81, %r300, 1;
	selp.f32 	%f384, %f382, %f383, %p81;
	and.b32  	%r301, %r299, 2;
	setp.eq.s32 	%p82, %r301, 0;
	sub.f32 	%f386, %f71, %f384;
	selp.f32 	%f387, %f384, %f386, %p82;
	cvt.rzi.f32.f32 	%f388, %f31;
	setp.eq.f32 	%p83, %f31, %f388;
	mul.f32 	%f389, %f31, 0f00000000;
	selp.f32 	%f390, %f389, %f387, %p83;
	mul.f32 	%f391, %f29, 0f41490FDB;
	div.approx.f32 	%f662, %f390, %f391;
$L__BB0_25:                             // %L547
	mov.f32 	%f397, 0f40A00000;
	div.approx.f32 	%f34, %f397, %f46;
	mul.f32 	%f36, %f34, 0f40800000;
	setp.eq.f32 	%p89, %f36, 0f00000000;
	mov.f32 	%f663, %f45;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L580
	add.f32 	%f424, %f36, %f36;
	mov.b32 	%r312, %f424;
	and.b32  	%r313, %r312, -2147483648;
	or.b32  	%r314, %r313, 1056964608;
	mov.b32 	%f425, %r314;
	add.f32 	%f426, %f424, %f425;
	cvt.rzi.f32.f32 	%f427, %f426;
	abs.f32 	%f428, %f424;
	setp.gt.f32 	%p90, %f428, 0f4B000000;
	selp.f32 	%f429, %f424, %f427, %p90;
	cvt.rzi.f32.f32 	%f430, %f424;
	setp.lt.f32 	%p91, %f428, 0f3F000000;
	selp.f32 	%f431, %f430, %f429, %p91;
	cvt.rzi.s32.f32 	%r315, %f431;
	fma.rn.f32 	%f432, %f431, 0fBF000000, %f36;
	mul.f32 	%f433, %f432, %f432;
	fma.rn.f32 	%f434, %f433, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f435, %f433, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f436, %f434, %f433, 0fC0A55DF6;
	fma.rn.f32 	%f437, %f435, %f433, 0f4081E0CF;
	fma.rn.f32 	%f438, %f433, %f432, 0f00000000;
	fma.rn.f32 	%f439, %f437, %f433, 0fC09DE9E6;
	fma.rn.f32 	%f440, %f436, %f438, 0f00000000;
	fma.rn.f32 	%f441, %f439, %f433, 0f3F800000;
	fma.rn.f32 	%f442, %f432, 0f40490FDB, %f440;
	and.b32  	%r316, %r315, 1;
	setp.eq.b32 	%p92, %r316, 1;
	selp.f32 	%f443, %f441, %f442, %p92;
	and.b32  	%r317, %r315, 2;
	setp.eq.s32 	%p93, %r317, 0;
	sub.f32 	%f445, %f71, %f443;
	selp.f32 	%f446, %f443, %f445, %p93;
	cvt.rzi.f32.f32 	%f447, %f36;
	setp.eq.f32 	%p94, %f36, %f447;
	mul.f32 	%f448, %f36, 0f00000000;
	selp.f32 	%f449, %f448, %f446, %p94;
	mul.f32 	%f450, %f34, 0f41490FDB;
	div.approx.f32 	%f663, %f449, %f450;
$L__BB0_27:                             // %L584
	mov.f32 	%f455, 0f40E00000;
	div.approx.f32 	%f40, %f455, %f46;
	mul.f32 	%f42, %f40, 0f40800000;
	setp.eq.f32 	%p100, %f42, 0f00000000;
	mov.f32 	%f664, %f45;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L595
	add.f32 	%f482, %f42, %f42;
	mov.b32 	%r325, %f482;
	and.b32  	%r326, %r325, -2147483648;
	or.b32  	%r327, %r326, 1056964608;
	mov.b32 	%f483, %r327;
	add.f32 	%f484, %f482, %f483;
	cvt.rzi.f32.f32 	%f485, %f484;
	abs.f32 	%f486, %f482;
	setp.gt.f32 	%p101, %f486, 0f4B000000;
	selp.f32 	%f487, %f482, %f485, %p101;
	cvt.rzi.f32.f32 	%f488, %f482;
	setp.lt.f32 	%p102, %f486, 0f3F000000;
	selp.f32 	%f489, %f488, %f487, %p102;
	cvt.rzi.s32.f32 	%r328, %f489;
	fma.rn.f32 	%f490, %f489, 0fBF000000, %f42;
	mul.f32 	%f491, %f490, %f490;
	fma.rn.f32 	%f492, %f491, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f493, %f491, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f494, %f492, %f491, 0fC0A55DF6;
	fma.rn.f32 	%f495, %f493, %f491, 0f4081E0CF;
	fma.rn.f32 	%f496, %f491, %f490, 0f00000000;
	fma.rn.f32 	%f497, %f495, %f491, 0fC09DE9E6;
	fma.rn.f32 	%f498, %f494, %f496, 0f00000000;
	fma.rn.f32 	%f499, %f497, %f491, 0f3F800000;
	fma.rn.f32 	%f500, %f490, 0f40490FDB, %f498;
	and.b32  	%r329, %r328, 1;
	setp.eq.b32 	%p103, %r329, 1;
	selp.f32 	%f501, %f499, %f500, %p103;
	and.b32  	%r330, %r328, 2;
	setp.eq.s32 	%p104, %r330, 0;
	sub.f32 	%f503, %f71, %f501;
	selp.f32 	%f504, %f501, %f503, %p104;
	cvt.rzi.f32.f32 	%f505, %f42;
	setp.eq.f32 	%p105, %f42, %f505;
	mul.f32 	%f506, %f42, 0f00000000;
	selp.f32 	%f507, %f506, %f504, %p105;
	mul.f32 	%f508, %f40, 0f41490FDB;
	div.approx.f32 	%f664, %f507, %f508;
$L__BB0_29:                             // %L599
	setp.le.s32 	%p137, %r202, %r201;
	mov.u32 	%r2856, 0;
	@%p137 bra 	$L__BB0_36;
// %bb.30:                              // %L970.lr.ph
	abs.f32 	%f48, %f1;
	abs.f32 	%f106, %f7;
	abs.f32 	%f165, %f12;
	abs.f32 	%f223, %f18;
	abs.f32 	%f281, %f23;
	abs.f32 	%f339, %f29;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f1, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f7, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f12, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f18, 0f00000000;
	setp.gt.f32 	%p62, %f281, 0f4B800000;
	mul.f32 	%f282, %f23, 0f00000000;
	setp.gt.f32 	%p73, %f339, 0f4B800000;
	mul.f32 	%f340, %f29, 0f00000000;
	abs.f32 	%f398, %f34;
	selp.f32 	%f50, %f49, %f1, %p18;
	selp.f32 	%f108, %f107, %f7, %p29;
	selp.f32 	%f167, %f166, %f12, %p40;
	selp.f32 	%f225, %f224, %f18, %p51;
	selp.f32 	%f283, %f282, %f23, %p62;
	selp.f32 	%f341, %f340, %f29, %p73;
	setp.gt.f32 	%p84, %f398, 0f4B800000;
	mul.f32 	%f399, %f34, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f284, %f283, %f283;
	add.f32 	%f342, %f341, %f341;
	selp.f32 	%f400, %f399, %f34, %p84;
	abs.f32 	%f456, %f40;
	mov.b32 	%r218, %f51;
	mov.b32 	%r231, %f109;
	mov.b32 	%r247, %f168;
	mov.b32 	%r260, %f226;
	mov.b32 	%r276, %f284;
	mov.b32 	%r289, %f342;
	add.f32 	%f401, %f400, %f400;
	setp.gt.f32 	%p95, %f456, 0f4B800000;
	mul.f32 	%f457, %f40, 0f00000000;
	and.b32  	%r219, %r218, -2147483648;
	and.b32  	%r232, %r231, -2147483648;
	and.b32  	%r248, %r247, -2147483648;
	and.b32  	%r261, %r260, -2147483648;
	and.b32  	%r277, %r276, -2147483648;
	and.b32  	%r290, %r289, -2147483648;
	mov.b32 	%r305, %f401;
	selp.f32 	%f458, %f457, %f40, %p95;
	or.b32  	%r220, %r219, 1056964608;
	or.b32  	%r233, %r232, 1056964608;
	or.b32  	%r249, %r248, 1056964608;
	or.b32  	%r262, %r261, 1056964608;
	or.b32  	%r278, %r277, 1056964608;
	or.b32  	%r291, %r290, 1056964608;
	and.b32  	%r306, %r305, -2147483648;
	add.f32 	%f459, %f458, %f458;
	mov.b32 	%f52, %r220;
	mov.b32 	%f110, %r233;
	mov.b32 	%f169, %r249;
	mov.b32 	%f227, %r262;
	mov.b32 	%f285, %r278;
	mov.b32 	%f343, %r291;
	or.b32  	%r307, %r306, 1056964608;
	mov.b32 	%r318, %f459;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f286, %f284, %f285;
	abs.f32 	%f288, %f284;
	add.f32 	%f344, %f342, %f343;
	abs.f32 	%f346, %f342;
	mov.b32 	%f402, %r307;
	and.b32  	%r319, %r318, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f287, %f286;
	setp.gt.f32 	%p63, %f288, 0f4B000000;
	cvt.rzi.f32.f32 	%f345, %f344;
	setp.gt.f32 	%p74, %f346, 0f4B000000;
	add.f32 	%f403, %f401, %f402;
	abs.f32 	%f405, %f401;
	or.b32  	%r320, %r319, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f289, %f284, %f287, %p63;
	cvt.rzi.f32.f32 	%f290, %f284;
	setp.lt.f32 	%p64, %f288, 0f3F000000;
	selp.f32 	%f347, %f342, %f345, %p74;
	cvt.rzi.f32.f32 	%f348, %f342;
	setp.lt.f32 	%p75, %f346, 0f3F000000;
	cvt.rzi.f32.f32 	%f404, %f403;
	setp.gt.f32 	%p85, %f405, 0f4B000000;
	mov.b32 	%f460, %r320;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f291, %f290, %f289, %p64;
	selp.f32 	%f349, %f348, %f347, %p75;
	selp.f32 	%f406, %f401, %f404, %p85;
	cvt.rzi.f32.f32 	%f407, %f401;
	setp.lt.f32 	%p86, %f405, 0f3F000000;
	add.f32 	%f461, %f459, %f460;
	abs.f32 	%f463, %f459;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f292, %f291, 0fBF000000, %f283;
	fma.rn.f32 	%f350, %f349, 0fBF000000, %f341;
	selp.f32 	%f408, %f407, %f406, %p86;
	cvt.rzi.f32.f32 	%f462, %f461;
	setp.gt.f32 	%p96, %f463, 0f4B000000;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f293, %f292, %f292;
	mul.f32 	%f351, %f350, %f350;
	fma.rn.f32 	%f409, %f408, 0fBF000000, %f400;
	selp.f32 	%f464, %f459, %f462, %p96;
	cvt.rzi.f32.f32 	%f465, %f459;
	setp.lt.f32 	%p97, %f463, 0f3F000000;
	cvt.rzi.s32.f32 	%r221, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r234, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r250, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r263, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r279, %f291;
	fma.rn.f32 	%f294, %f293, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f295, %f293, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r292, %f349;
	fma.rn.f32 	%f352, %f351, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f353, %f351, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f410, %f409, %f409;
	selp.f32 	%f466, %f465, %f464, %p97;
	add.s32 	%r222, %r221, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r235, %r234, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r251, %r250, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r264, %r263, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r280, %r279, 1;
	fma.rn.f32 	%f296, %f294, %f293, 0fC0A55DF6;
	fma.rn.f32 	%f297, %f295, %f293, 0f4081E0CF;
	fma.rn.f32 	%f298, %f293, %f292, 0f00000000;
	add.s32 	%r293, %r292, 1;
	fma.rn.f32 	%f354, %f352, %f351, 0fC0A55DF6;
	fma.rn.f32 	%f355, %f353, %f351, 0f4081E0CF;
	fma.rn.f32 	%f356, %f351, %f350, 0f00000000;
	cvt.rzi.s32.f32 	%r308, %f408;
	fma.rn.f32 	%f411, %f410, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f412, %f410, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f467, %f466, 0fBF000000, %f458;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r223, %r222, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r236, %r235, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r252, %r251, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r265, %r264, 1;
	fma.rn.f32 	%f299, %f297, %f293, 0fC09DE9E6;
	fma.rn.f32 	%f300, %f296, %f298, 0f00000000;
	and.b32  	%r281, %r280, 1;
	fma.rn.f32 	%f357, %f355, %f351, 0fC09DE9E6;
	fma.rn.f32 	%f358, %f354, %f356, 0f00000000;
	and.b32  	%r294, %r293, 1;
	add.s32 	%r309, %r308, 1;
	fma.rn.f32 	%f413, %f411, %f410, 0fC0A55DF6;
	fma.rn.f32 	%f414, %f412, %f410, 0f4081E0CF;
	fma.rn.f32 	%f415, %f410, %f409, 0f00000000;
	mul.f32 	%f468, %f467, %f467;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r223, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r236, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r252, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r265, 1;
	fma.rn.f32 	%f301, %f299, %f293, 0f3F800000;
	fma.rn.f32 	%f302, %f292, 0f40490FDB, %f300;
	setp.eq.b32 	%p65, %r281, 1;
	fma.rn.f32 	%f359, %f357, %f351, 0f3F800000;
	fma.rn.f32 	%f360, %f350, 0f40490FDB, %f358;
	setp.eq.b32 	%p76, %r294, 1;
	fma.rn.f32 	%f416, %f414, %f410, 0fC09DE9E6;
	fma.rn.f32 	%f417, %f413, %f415, 0f00000000;
	and.b32  	%r310, %r309, 1;
	cvt.rzi.s32.f32 	%r321, %f466;
	fma.rn.f32 	%f469, %f468, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f470, %f468, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r224, %r222, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r237, %r235, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r253, %r251, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r266, %r264, 2;
	selp.f32 	%f303, %f301, %f302, %p65;
	and.b32  	%r282, %r280, 2;
	selp.f32 	%f361, %f359, %f360, %p76;
	and.b32  	%r295, %r293, 2;
	fma.rn.f32 	%f418, %f416, %f410, 0f3F800000;
	fma.rn.f32 	%f419, %f409, 0f40490FDB, %f417;
	setp.eq.b32 	%p87, %r310, 1;
	add.s32 	%r322, %r321, 1;
	fma.rn.f32 	%f471, %f469, %f468, 0fC0A55DF6;
	fma.rn.f32 	%f472, %f470, %f468, 0f4081E0CF;
	fma.rn.f32 	%f473, %f468, %f467, 0f00000000;
	setp.eq.s32 	%p22, %r224, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r237, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r253, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r266, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r282, 0;
	sub.f32 	%f305, %f71, %f303;
	setp.eq.s32 	%p77, %r295, 0;
	sub.f32 	%f363, %f71, %f361;
	selp.f32 	%f420, %f418, %f419, %p87;
	and.b32  	%r311, %r309, 2;
	fma.rn.f32 	%f474, %f472, %f468, 0fC09DE9E6;
	fma.rn.f32 	%f475, %f471, %f473, 0f00000000;
	and.b32  	%r323, %r322, 1;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f306, %f303, %f305, %p66;
	selp.f32 	%f364, %f361, %f363, %p77;
	setp.eq.s32 	%p88, %r311, 0;
	sub.f32 	%f422, %f71, %f420;
	fma.rn.f32 	%f476, %f474, %f468, 0f3F800000;
	fma.rn.f32 	%f477, %f467, 0f40490FDB, %f475;
	setp.eq.b32 	%p98, %r323, 1;
	mul.f32 	%f2, %f73, %f73;
	mul.f32 	%f8, %f131, %f131;
	mul.f32 	%f13, %f190, %f190;
	mul.f32 	%f19, %f248, %f248;
	mul.f32 	%f24, %f306, %f306;
	mul.f32 	%f30, %f364, %f364;
	selp.f32 	%f423, %f420, %f422, %p88;
	selp.f32 	%f478, %f476, %f477, %p98;
	and.b32  	%r324, %r322, 2;
	mul.f32 	%f102, %f657, %f2;
	mov.f32 	%f103, 0f40000000;
	mul.f32 	%f160, %f658, %f8;
	mul.f32 	%f219, %f659, %f13;
	mul.f32 	%f277, %f660, %f19;
	mul.f32 	%f335, %f661, %f24;
	mul.f32 	%f393, %f662, %f30;
	mul.f32 	%f35, %f423, %f423;
	setp.eq.s32 	%p99, %r324, 0;
	sub.f32 	%f480, %f71, %f478;
	div.approx.f32 	%f6, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f17, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f28, %f335, %f103;
	div.approx.f32 	%f395, %f393, %f103;
	mul.f32 	%f452, %f663, %f35;
	selp.f32 	%f481, %f478, %f480, %p99;
	ld.param.u64 	%rd1, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mov.b32 	%r246, %f162;
	mov.b32 	%r245, %f6;
	mov.b32 	%r275, %f279;
	mov.b32 	%r274, %f17;
	mov.b32 	%r304, %f395;
	mov.b32 	%r303, %f28;
	div.approx.f32 	%f39, %f452, %f103;
	mul.f32 	%f41, %f481, %f481;
	ld.param.u64 	%rd2, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z7upchan25Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r5, [%rd1];
	// begin inline asm
	cvt.rn.f16x2.f32 %r244, %r246, %r245;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r273, %r275, %r274;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r302, %r304, %r303;
	// end inline asm
	mul.f32 	%f509, %f664, %f41;
	div.approx.f32 	%f511, %f509, %f103;
	mov.b32 	%r333, %f511;
	mov.b32 	%r332, %f39;
	// begin inline asm
	cvt.rn.f16x2.f32 %r331, %r333, %r332;
	// end inline asm
	div.approx.f32 	%f513, %f71, %f103;
	add.f32 	%f514, %f513, %f513;
	mov.b32 	%r364, %f514;
	and.b32  	%r365, %r364, -2147483648;
	or.b32  	%r366, %r365, 1056964608;
	mov.b32 	%f515, %r366;
	add.f32 	%f516, %f514, %f515;
	cvt.rzi.f32.f32 	%f517, %f516;
	abs.f32 	%f518, %f514;
	setp.gt.f32 	%p106, %f518, 0f4B000000;
	selp.f32 	%f519, %f514, %f517, %p106;
	cvt.rzi.f32.f32 	%f520, %f514;
	setp.lt.f32 	%p107, %f518, 0f3F000000;
	selp.f32 	%f521, %f520, %f519, %p107;
	cvt.rzi.s32.f32 	%r367, %f521;
	fma.rn.f32 	%f522, %f521, 0fBF000000, %f513;
	mul.f32 	%f523, %f522, %f522;
	fma.rn.f32 	%f524, %f523, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f525, %f523, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f526, %f524, %f523, 0fC0A55DF6;
	fma.rn.f32 	%f527, %f525, %f523, 0f4081E0CF;
	fma.rn.f32 	%f528, %f523, %f522, 0f00000000;
	fma.rn.f32 	%f529, %f527, %f523, 0fC09DE9E6;
	fma.rn.f32 	%f530, %f526, %f528, 0f00000000;
	fma.rn.f32 	%f531, %f529, %f523, 0f3F800000;
	fma.rn.f32 	%f532, %f522, 0f40490FDB, %f530;
	and.b32  	%r368, %r367, 1;
	setp.eq.b32 	%p108, %r368, 1;
	selp.f32 	%f533, %f531, %f532, %p108;
	selp.f32 	%f534, %f532, %f531, %p108;
	and.b32  	%r369, %r367, 2;
	setp.eq.s32 	%p109, %r369, 0;
	neg.f32 	%f535, %f533;
	selp.f32 	%f536, %f533, %f535, %p109;
	add.s32 	%r370, %r367, 1;
	and.b32  	%r371, %r370, 2;
	setp.eq.s32 	%p110, %r371, 0;
	sub.f32 	%f537, %f71, %f534;
	selp.f32 	%f538, %f534, %f537, %p110;
	cvt.rzi.f32.f32 	%f539, %f513;
	setp.eq.f32 	%p111, %f539, %f513;
	mul.f32 	%f540, %f513, 0f00000000;
	selp.f32 	%f541, %f540, %f536, %p111;
	abs.f32 	%f542, %f513;
	setp.gt.f32 	%p112, %f542, 0f4B800000;
	add.f32 	%f543, %f541, 0f3F800000;
	selp.f32 	%f544, %f543, %f538, %p112;
	div.approx.f32 	%f546, %f45, %f103;
	add.f32 	%f547, %f546, %f546;
	mov.b32 	%r372, %f547;
	and.b32  	%r373, %r372, -2147483648;
	or.b32  	%r374, %r373, 1056964608;
	mov.b32 	%f548, %r374;
	add.f32 	%f549, %f547, %f548;
	cvt.rzi.f32.f32 	%f550, %f549;
	abs.f32 	%f551, %f547;
	setp.gt.f32 	%p113, %f551, 0f4B000000;
	selp.f32 	%f552, %f547, %f550, %p113;
	cvt.rzi.f32.f32 	%f553, %f547;
	setp.lt.f32 	%p114, %f551, 0f3F000000;
	selp.f32 	%f554, %f553, %f552, %p114;
	cvt.rzi.s32.f32 	%r375, %f554;
	fma.rn.f32 	%f555, %f554, 0fBF000000, %f546;
	mul.f32 	%f556, %f555, %f555;
	fma.rn.f32 	%f557, %f556, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f558, %f556, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f559, %f557, %f556, 0fC0A55DF6;
	fma.rn.f32 	%f560, %f558, %f556, 0f4081E0CF;
	fma.rn.f32 	%f561, %f556, %f555, 0f00000000;
	fma.rn.f32 	%f562, %f560, %f556, 0fC09DE9E6;
	fma.rn.f32 	%f563, %f559, %f561, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f556, 0f3F800000;
	fma.rn.f32 	%f565, %f555, 0f40490FDB, %f563;
	and.b32  	%r376, %r375, 1;
	setp.eq.b32 	%p115, %r376, 1;
	selp.f32 	%f566, %f564, %f565, %p115;
	selp.f32 	%f567, %f565, %f564, %p115;
	and.b32  	%r377, %r375, 2;
	setp.eq.s32 	%p116, %r377, 0;
	neg.f32 	%f568, %f566;
	selp.f32 	%f569, %f566, %f568, %p116;
	add.s32 	%r378, %r375, 1;
	and.b32  	%r379, %r378, 2;
	setp.eq.s32 	%p117, %r379, 0;
	sub.f32 	%f570, %f71, %f567;
	selp.f32 	%f571, %f567, %f570, %p117;
	cvt.rzi.f32.f32 	%f572, %f546;
	setp.eq.f32 	%p118, %f572, %f546;
	mul.f32 	%f573, %f546, 0f00000000;
	selp.f32 	%f574, %f573, %f569, %p118;
	abs.f32 	%f575, %f546;
	setp.gt.f32 	%p119, %f575, 0f4B800000;
	add.f32 	%f576, %f574, 0f3F800000;
	selp.f32 	%f577, %f576, %f571, %p119;
	mov.b32 	%r335, %f544;
	mov.b32 	%r336, %f577;
	// begin inline asm
	cvt.rn.f16x2.f32 %r334, %r336, %r335;
	// end inline asm
	mov.b32 	%r338, %f541;
	mov.b32 	%r339, %f574;
	// begin inline asm
	cvt.rn.f16x2.f32 %r337, %r339, %r338;
	// end inline asm
	shr.u32 	%r380, %r4, 4;
	shr.u32 	%r381, %r4, 2;
	and.b32  	%r382, %r381, 2;
	or.b32  	%r383, %r382, %r380;
	cvt.u16.u32 	%rs1, %r4;
	and.b16  	%rs2, %rs1, 2;
	shl.b16 	%rs3, %rs1, 1;
	shr.u16 	%rs4, %rs2, 1;
	or.b16  	%rs5, %rs3, %rs4;
	and.b16  	%rs6, %rs5, 3;
	cvt.u32.u16 	%r384, %rs6;
	setp.eq.s32 	%p120, %r383, %r384;
	selp.f32 	%f578, 0f3F800000, 0f00000000, %p120;
	mul.f32 	%f579, %f544, %f578;
	neg.f32 	%f580, %f578;
	mul.f32 	%f581, %f541, %f580;
	shr.u32 	%r385, %r4, 1;
	and.b32  	%r386, %r385, 2;
	cvt.rn.f32.s32 	%f582, %r386;
	div.approx.f32 	%f583, %f582, %f103;
	add.f32 	%f584, %f583, %f583;
	mov.b32 	%r387, %f584;
	and.b32  	%r388, %r387, -2147483648;
	or.b32  	%r389, %r388, 1056964608;
	mov.b32 	%f585, %r389;
	add.f32 	%f586, %f584, %f585;
	cvt.rzi.f32.f32 	%f587, %f586;
	abs.f32 	%f588, %f584;
	setp.gt.f32 	%p121, %f588, 0f4B000000;
	selp.f32 	%f589, %f584, %f587, %p121;
	cvt.rzi.f32.f32 	%f590, %f584;
	setp.lt.f32 	%p122, %f588, 0f3F000000;
	selp.f32 	%f591, %f590, %f589, %p122;
	cvt.rzi.s32.f32 	%r390, %f591;
	fma.rn.f32 	%f592, %f591, 0fBF000000, %f583;
	mul.f32 	%f593, %f592, %f592;
	fma.rn.f32 	%f594, %f593, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f595, %f593, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f596, %f594, %f593, 0fC0A55DF6;
	fma.rn.f32 	%f597, %f595, %f593, 0f4081E0CF;
	fma.rn.f32 	%f598, %f593, %f592, 0f00000000;
	fma.rn.f32 	%f599, %f597, %f593, 0fC09DE9E6;
	fma.rn.f32 	%f600, %f596, %f598, 0f00000000;
	fma.rn.f32 	%f601, %f599, %f593, 0f3F800000;
	fma.rn.f32 	%f602, %f592, 0f40490FDB, %f600;
	and.b32  	%r391, %r390, 1;
	setp.eq.b32 	%p123, %r391, 1;
	selp.f32 	%f603, %f601, %f602, %p123;
	selp.f32 	%f604, %f602, %f601, %p123;
	and.b32  	%r392, %r390, 2;
	setp.eq.s32 	%p124, %r392, 0;
	neg.f32 	%f605, %f603;
	selp.f32 	%f606, %f603, %f605, %p124;
	add.s32 	%r393, %r390, 1;
	and.b32  	%r394, %r393, 2;
	setp.eq.s32 	%p125, %r394, 0;
	sub.f32 	%f607, %f71, %f604;
	selp.f32 	%f608, %f604, %f607, %p125;
	cvt.rzi.f32.f32 	%f609, %f583;
	setp.eq.f32 	%p126, %f609, %f583;
	mul.f32 	%f610, %f583, 0f00000000;
	selp.f32 	%f611, %f610, %f606, %p126;
	abs.f32 	%f612, %f583;
	setp.gt.f32 	%p127, %f612, 0f4B800000;
	add.f32 	%f613, %f611, 0f3F800000;
	selp.f32 	%f614, %f613, %f608, %p127;
	mul.f32 	%f615, %f614, %f578;
	mul.f32 	%f616, %f611, %f580;
	mov.b32 	%r341, %f579;
	mov.b32 	%r342, %f615;
	// begin inline asm
	cvt.rn.f16x2.f32 %r340, %r342, %r341;
	// end inline asm
	mov.b32 	%r347, %f581;
	xor.b32  	%r344, %r347, -2147483648;
	mov.b32 	%r348, %f616;
	xor.b32  	%r345, %r348, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r343, %r345, %r344;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r346, %r348, %r347;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r349, %r342, %r341;
	// end inline asm
	bfe.u32 	%r395, %r4, 2, 1;
	shr.u16 	%rs7, %rs1, 8;
	shl.b16 	%rs8, %rs1, 8;
	or.b16  	%rs9, %rs8, %rs7;
	shl.b16 	%rs10, %rs9, 4;
	shr.u16 	%rs11, %rs9, 4;
	and.b16  	%rs12, %rs11, 3840;
	or.b16  	%rs13, %rs12, %rs10;
	and.b16  	%rs14, %rs13, 13107;
	shl.b16 	%rs15, %rs14, 2;
	shr.u16 	%rs16, %rs13, 2;
	and.b16  	%rs17, %rs16, 13107;
	or.b16  	%rs18, %rs17, %rs15;
	and.b16  	%rs19, %rs18, 20480;
	shl.b16 	%rs20, %rs19, 1;
	shr.u16 	%rs21, %rs18, 1;
	and.b16  	%rs22, %rs21, 16384;
	or.b16  	%rs23, %rs22, %rs20;
	shr.u16 	%rs24, %rs23, 13;
	and.b16  	%rs25, %rs24, 6;
	cvt.u32.u16 	%r396, %rs25;
	or.b16  	%rs26, %rs24, 1;
	cvt.u32.u16 	%r397, %rs26;
	shr.u32 	%r16, %r4, 3;
	and.b32  	%r17, %r16, 2;
	and.b32  	%r398, %r385, 4;
	or.b32  	%r399, %r395, %r17;
	or.b32  	%r400, %r399, %r398;
	setp.eq.s32 	%p128, %r400, %r396;
	setp.eq.s32 	%p129, %r400, %r397;
	div.approx.f32 	%f617, %f71, %f45;
	add.f32 	%f618, %f617, %f617;
	mov.b32 	%r401, %f618;
	and.b32  	%r402, %r401, -2147483648;
	or.b32  	%r403, %r402, 1056964608;
	mov.b32 	%f619, %r403;
	add.f32 	%f620, %f618, %f619;
	cvt.rzi.f32.f32 	%f621, %f620;
	abs.f32 	%f622, %f618;
	setp.gt.f32 	%p130, %f622, 0f4B000000;
	selp.f32 	%f623, %f618, %f621, %p130;
	cvt.rzi.f32.f32 	%f624, %f618;
	setp.lt.f32 	%p131, %f622, 0f3F000000;
	selp.f32 	%f625, %f624, %f623, %p131;
	cvt.rzi.s32.f32 	%r404, %f625;
	fma.rn.f32 	%f626, %f625, 0fBF000000, %f617;
	mul.f32 	%f627, %f626, %f626;
	fma.rn.f32 	%f628, %f627, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f629, %f627, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f630, %f628, %f627, 0fC0A55DF6;
	fma.rn.f32 	%f631, %f629, %f627, 0f4081E0CF;
	fma.rn.f32 	%f632, %f627, %f626, 0f00000000;
	fma.rn.f32 	%f633, %f631, %f627, 0fC09DE9E6;
	fma.rn.f32 	%f634, %f630, %f632, 0f00000000;
	fma.rn.f32 	%f635, %f633, %f627, 0f3F800000;
	fma.rn.f32 	%f636, %f626, 0f40490FDB, %f634;
	and.b32  	%r405, %r404, 1;
	setp.eq.b32 	%p132, %r405, 1;
	selp.f32 	%f637, %f635, %f636, %p132;
	selp.f32 	%f638, %f636, %f635, %p132;
	and.b32  	%r406, %r404, 2;
	setp.eq.s32 	%p133, %r406, 0;
	neg.f32 	%f639, %f637;
	selp.f32 	%f640, %f637, %f639, %p133;
	add.s32 	%r407, %r404, 1;
	and.b32  	%r408, %r407, 2;
	setp.eq.s32 	%p134, %r408, 0;
	sub.f32 	%f641, %f71, %f638;
	selp.f32 	%f642, %f638, %f641, %p134;
	cvt.rzi.f32.f32 	%f643, %f617;
	setp.eq.f32 	%p135, %f643, %f617;
	mul.f32 	%f644, %f617, 0f00000000;
	selp.f32 	%f645, %f644, %f640, %p135;
	abs.f32 	%f646, %f617;
	setp.gt.f32 	%p136, %f646, 0f4B800000;
	add.f32 	%f647, %f645, 0f3F800000;
	selp.f32 	%f648, %f647, %f642, %p136;
	selp.f32 	%f649, 0f3F800000, 0f00000000, %p128;
	mul.f32 	%f650, %f648, %f649;
	neg.f32 	%f651, %f649;
	mul.f32 	%f652, %f645, %f651;
	selp.f32 	%f653, 0f3F800000, 0f00000000, %p129;
	mul.f32 	%f654, %f648, %f653;
	neg.f32 	%f655, %f653;
	mul.f32 	%f656, %f645, %f655;
	mov.b32 	%r353, %f650;
	mov.b32 	%r354, %f654;
	// begin inline asm
	cvt.rn.f16x2.f32 %r352, %r354, %r353;
	// end inline asm
	mov.b32 	%r359, %f652;
	xor.b32  	%r356, %r359, -2147483648;
	mov.b32 	%r360, %f656;
	xor.b32  	%r357, %r360, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r355, %r357, %r356;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r358, %r360, %r359;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r361, %r354, %r353;
	// end inline asm
	shl.b32 	%r410, %r201, 13;
	shl.b32 	%r411, %r205, 9;
	shl.b32 	%r412, %r3, 5;
	shl.b32 	%r413, %r4, 2;
	and.b32  	%r414, %r413, 28;
	shl.b32 	%r415, %r1, 2;
	or.b32  	%r22, %r16, %r415;
	and.b32  	%r416, %r412, 480;
	or.b32  	%r23, %r414, %r416;
	and.b32  	%r417, %r412, 7680;
	or.b32  	%r418, %r410, %r417;
	or.b32  	%r419, %r418, %r23;
	add.s32 	%r24, %r419, %r411;
	and.b32  	%r25, %r4, 8;
	shl.b32 	%r420, %r4, 4;
	or.b32  	%r421, %r420, %r25;
	shr.u32 	%r422, %r421, 2;
	and.b32  	%r26, %r422, 30;
	or.b32  	%r27, %r17, %r415;
	shl.b32 	%r423, %r4, 3;
	shl.b32 	%r424, %r3, 7;
	and.b32  	%r425, %r424, 896;
	and.b32  	%r426, %r413, 16;
	shl.b32 	%r427, %r4, 1;
	shl.b32 	%r428, %r1, 1;
	or.b32  	%r429, %r425, %r428;
	and.b32  	%r430, %r423, 72;
	or.b32  	%r431, %r429, %r430;
	or.b32  	%r432, %r431, %r426;
	and.b32  	%r433, %r427, 36;
	or.b32  	%r434, %r432, %r433;
	bfe.u32 	%r435, %r434, 2, 5;
	or.b32  	%r436, %r2, %r435;
	shl.b32 	%r437, %r203, 10;
	add.s32 	%r438, %r437, -3072;
	shl.b32 	%r439, %r4, 6;
	and.b32  	%r28, %r439, 512;
	cvt.s64.s32 	%rd6, %r438;
	shr.u32 	%r440, %r27, 1;
	mul.lo.s32 	%r441, %r440, 97;
	add.s32 	%r442, %r441, %r26;
	mul.wide.u32 	%rd49, %r442, 4;
	mov.u64 	%rd50, shmem;
	add.s64 	%rd7, %rd50, %rd49;
	cvt.u64.u32 	%rd51, %r441;
	cvt.u64.u32 	%rd52, %r26;
	add.s64 	%rd53, %rd52, %rd51;
	shl.b64 	%rd54, %rd53, 2;
	add.s64 	%rd8, %rd50, %rd54;
	mul.wide.u32 	%rd55, %r436, 4;
	add.s64 	%rd9, %rd50, %rd55;
	mov.u64 	%rd56, 0;
	mov.u32 	%r2857, %r2856;
	mov.u32 	%r2862, %r2856;
	mov.u32 	%r2861, %r2856;
	mov.u32 	%r32, %r2856;
	bra.uni 	$L__BB0_31;
$L__BB0_35:                             // %pass29863
                                        //   in Loop: Header=BB0_31 Depth=1
	shl.b32 	%r2728, %r34, 10;
	and.b32  	%r2729, %r2728, 33553408;
	or.b32  	%r2730, %r2729, %r23;
	or.b32  	%r2731, %r2730, %r28;
	cvt.u64.u32 	%rd166, %r2731;
	add.s64 	%rd167, %rd166, %rd6;
	shr.u64 	%rd168, %rd167, 39;
	add.s64 	%rd169, %rd167, %rd168;
	shr.s64 	%rd170, %rd169, 25;
	setp.lt.s64 	%p242, %rd167, 0;
	and.b64  	%rd171, %rd169, -33554432;
	setp.ne.s64 	%p243, %rd171, %rd167;
	and.pred  	%p244, %p242, %p243;
	selp.u64 	%rd172, 1, 0, %p244;
	sub.s64 	%rd173, %rd172, %rd170;
	shl.b64 	%rd174, %rd173, 25;
	add.s64 	%rd175, %rd174, %rd167;
	shl.b64 	%rd176, %rd175, 2;
	add.s64 	%rd177, %rd3, %rd176;
	st.global.v4.u32 	[%rd177], {%r76, %r78, %r77, %r79};
	shl.b32 	%r2732, %r35, 10;
	and.b32  	%r2733, %r2732, 33553408;
	or.b32  	%r2734, %r2733, %r23;
	or.b32  	%r2735, %r2734, %r28;
	cvt.u64.u32 	%rd178, %r2735;
	add.s64 	%rd179, %rd178, %rd6;
	shr.u64 	%rd180, %rd179, 39;
	add.s64 	%rd181, %rd179, %rd180;
	shr.s64 	%rd182, %rd181, 25;
	setp.lt.s64 	%p245, %rd179, 0;
	and.b64  	%rd183, %rd181, -33554432;
	setp.ne.s64 	%p246, %rd183, %rd179;
	and.pred  	%p247, %p245, %p246;
	selp.u64 	%rd184, 1, 0, %p247;
	sub.s64 	%rd185, %rd184, %rd182;
	shl.b64 	%rd186, %rd185, 25;
	add.s64 	%rd187, %rd186, %rd179;
	shl.b64 	%rd188, %rd187, 2;
	add.s64 	%rd189, %rd3, %rd188;
	st.global.v4.u32 	[%rd189], {%r80, %r82, %r81, %r83};
	shl.b32 	%r2736, %r36, 10;
	and.b32  	%r2737, %r2736, 33553408;
	or.b32  	%r2738, %r2737, %r23;
	or.b32  	%r2739, %r2738, %r28;
	cvt.u64.u32 	%rd190, %r2739;
	add.s64 	%rd191, %rd190, %rd6;
	shr.u64 	%rd192, %rd191, 39;
	add.s64 	%rd193, %rd191, %rd192;
	shr.s64 	%rd194, %rd193, 25;
	setp.lt.s64 	%p248, %rd191, 0;
	and.b64  	%rd195, %rd193, -33554432;
	setp.ne.s64 	%p249, %rd195, %rd191;
	and.pred  	%p250, %p248, %p249;
	selp.u64 	%rd196, 1, 0, %p250;
	sub.s64 	%rd197, %rd196, %rd194;
	shl.b64 	%rd198, %rd197, 25;
	add.s64 	%rd199, %rd198, %rd191;
	shl.b64 	%rd200, %rd199, 2;
	add.s64 	%rd201, %rd3, %rd200;
	st.global.v4.u32 	[%rd201], {%r84, %r86, %r85, %r87};
	shl.b32 	%r2740, %r37, 10;
	and.b32  	%r2741, %r2740, 33553408;
	or.b32  	%r2742, %r2741, %r23;
	or.b32  	%r2743, %r2742, %r28;
	cvt.u64.u32 	%rd202, %r2743;
	add.s64 	%rd203, %rd202, %rd6;
	shr.u64 	%rd204, %rd203, 39;
	add.s64 	%rd205, %rd203, %rd204;
	shr.s64 	%rd206, %rd205, 25;
	setp.lt.s64 	%p251, %rd203, 0;
	and.b64  	%rd207, %rd205, -33554432;
	setp.ne.s64 	%p252, %rd207, %rd203;
	and.pred  	%p253, %p251, %p252;
	selp.u64 	%rd208, 1, 0, %p253;
	sub.s64 	%rd209, %rd208, %rd206;
	shl.b64 	%rd210, %rd209, 25;
	add.s64 	%rd211, %rd210, %rd203;
	shl.b64 	%rd212, %rd211, 2;
	add.s64 	%rd213, %rd3, %rd212;
	st.global.v4.u32 	[%rd213], {%r88, %r90, %r89, %r91};
	shl.b32 	%r2744, %r38, 10;
	and.b32  	%r2745, %r2744, 33553408;
	or.b32  	%r2746, %r2745, %r23;
	or.b32  	%r2747, %r2746, %r28;
	cvt.u64.u32 	%rd214, %r2747;
	add.s64 	%rd215, %rd214, %rd6;
	shr.u64 	%rd216, %rd215, 39;
	add.s64 	%rd217, %rd215, %rd216;
	shr.s64 	%rd218, %rd217, 25;
	setp.lt.s64 	%p254, %rd215, 0;
	and.b64  	%rd219, %rd217, -33554432;
	setp.ne.s64 	%p255, %rd219, %rd215;
	and.pred  	%p256, %p254, %p255;
	selp.u64 	%rd220, 1, 0, %p256;
	sub.s64 	%rd221, %rd220, %rd218;
	shl.b64 	%rd222, %rd221, 25;
	add.s64 	%rd223, %rd222, %rd215;
	shl.b64 	%rd224, %rd223, 2;
	add.s64 	%rd225, %rd3, %rd224;
	st.global.v4.u32 	[%rd225], {%r92, %r94, %r93, %r95};
	shl.b32 	%r2748, %r39, 10;
	and.b32  	%r2749, %r2748, 33553408;
	or.b32  	%r2750, %r2749, %r23;
	or.b32  	%r2751, %r2750, %r28;
	cvt.u64.u32 	%rd226, %r2751;
	add.s64 	%rd227, %rd226, %rd6;
	shr.u64 	%rd228, %rd227, 39;
	add.s64 	%rd229, %rd227, %rd228;
	shr.s64 	%rd230, %rd229, 25;
	setp.lt.s64 	%p257, %rd227, 0;
	and.b64  	%rd231, %rd229, -33554432;
	setp.ne.s64 	%p258, %rd231, %rd227;
	and.pred  	%p259, %p257, %p258;
	selp.u64 	%rd232, 1, 0, %p259;
	sub.s64 	%rd233, %rd232, %rd230;
	shl.b64 	%rd234, %rd233, 25;
	add.s64 	%rd235, %rd234, %rd227;
	shl.b64 	%rd236, %rd235, 2;
	add.s64 	%rd237, %rd3, %rd236;
	st.global.v4.u32 	[%rd237], {%r96, %r98, %r97, %r99};
	shl.b32 	%r2752, %r40, 10;
	and.b32  	%r2753, %r2752, 33553408;
	or.b32  	%r2754, %r2753, %r23;
	or.b32  	%r2755, %r2754, %r28;
	cvt.u64.u32 	%rd238, %r2755;
	add.s64 	%rd239, %rd238, %rd6;
	shr.u64 	%rd240, %rd239, 39;
	add.s64 	%rd241, %rd239, %rd240;
	shr.s64 	%rd242, %rd241, 25;
	setp.lt.s64 	%p260, %rd239, 0;
	and.b64  	%rd243, %rd241, -33554432;
	setp.ne.s64 	%p261, %rd243, %rd239;
	and.pred  	%p262, %p260, %p261;
	selp.u64 	%rd244, 1, 0, %p262;
	sub.s64 	%rd245, %rd244, %rd242;
	shl.b64 	%rd246, %rd245, 25;
	add.s64 	%rd247, %rd246, %rd239;
	shl.b64 	%rd248, %rd247, 2;
	add.s64 	%rd249, %rd3, %rd248;
	st.global.v4.u32 	[%rd249], {%r100, %r102, %r101, %r103};
	shl.b32 	%r2756, %r41, 10;
	and.b32  	%r2757, %r2756, 33553408;
	or.b32  	%r2758, %r2757, %r23;
	or.b32  	%r2759, %r2758, %r28;
	cvt.u64.u32 	%rd250, %r2759;
	add.s64 	%rd251, %rd250, %rd6;
	shr.u64 	%rd252, %rd251, 39;
	add.s64 	%rd253, %rd251, %rd252;
	shr.s64 	%rd254, %rd253, 25;
	setp.lt.s64 	%p263, %rd251, 0;
	and.b64  	%rd255, %rd253, -33554432;
	setp.ne.s64 	%p264, %rd255, %rd251;
	and.pred  	%p265, %p263, %p264;
	selp.u64 	%rd256, 1, 0, %p265;
	sub.s64 	%rd257, %rd256, %rd254;
	shl.b64 	%rd258, %rd257, 25;
	add.s64 	%rd259, %rd258, %rd251;
	shl.b64 	%rd260, %rd259, 2;
	add.s64 	%rd261, %rd3, %rd260;
	st.global.v4.u32 	[%rd261], {%r104, %r106, %r105, %r107};
	shl.b32 	%r2760, %r42, 10;
	and.b32  	%r2761, %r2760, 33553408;
	or.b32  	%r2762, %r2761, %r23;
	or.b32  	%r2763, %r2762, %r28;
	cvt.u64.u32 	%rd262, %r2763;
	add.s64 	%rd263, %rd262, %rd6;
	shr.u64 	%rd264, %rd263, 39;
	add.s64 	%rd265, %rd263, %rd264;
	shr.s64 	%rd266, %rd265, 25;
	setp.lt.s64 	%p266, %rd263, 0;
	and.b64  	%rd267, %rd265, -33554432;
	setp.ne.s64 	%p267, %rd267, %rd263;
	and.pred  	%p268, %p266, %p267;
	selp.u64 	%rd268, 1, 0, %p268;
	sub.s64 	%rd269, %rd268, %rd266;
	shl.b64 	%rd270, %rd269, 25;
	add.s64 	%rd271, %rd270, %rd263;
	shl.b64 	%rd272, %rd271, 2;
	add.s64 	%rd273, %rd3, %rd272;
	st.global.v4.u32 	[%rd273], {%r108, %r110, %r109, %r111};
	shl.b32 	%r2764, %r43, 10;
	and.b32  	%r2765, %r2764, 33553408;
	or.b32  	%r2766, %r2765, %r23;
	or.b32  	%r2767, %r2766, %r28;
	cvt.u64.u32 	%rd274, %r2767;
	add.s64 	%rd275, %rd274, %rd6;
	shr.u64 	%rd276, %rd275, 39;
	add.s64 	%rd277, %rd275, %rd276;
	shr.s64 	%rd278, %rd277, 25;
	setp.lt.s64 	%p269, %rd275, 0;
	and.b64  	%rd279, %rd277, -33554432;
	setp.ne.s64 	%p270, %rd279, %rd275;
	and.pred  	%p271, %p269, %p270;
	selp.u64 	%rd280, 1, 0, %p271;
	sub.s64 	%rd281, %rd280, %rd278;
	shl.b64 	%rd282, %rd281, 25;
	add.s64 	%rd283, %rd282, %rd275;
	shl.b64 	%rd284, %rd283, 2;
	add.s64 	%rd285, %rd3, %rd284;
	st.global.v4.u32 	[%rd285], {%r112, %r114, %r113, %r115};
	shl.b32 	%r2768, %r44, 10;
	and.b32  	%r2769, %r2768, 33553408;
	or.b32  	%r2770, %r2769, %r23;
	or.b32  	%r2771, %r2770, %r28;
	cvt.u64.u32 	%rd286, %r2771;
	add.s64 	%rd287, %rd286, %rd6;
	shr.u64 	%rd288, %rd287, 39;
	add.s64 	%rd289, %rd287, %rd288;
	shr.s64 	%rd290, %rd289, 25;
	setp.lt.s64 	%p272, %rd287, 0;
	and.b64  	%rd291, %rd289, -33554432;
	setp.ne.s64 	%p273, %rd291, %rd287;
	and.pred  	%p274, %p272, %p273;
	selp.u64 	%rd292, 1, 0, %p274;
	sub.s64 	%rd293, %rd292, %rd290;
	shl.b64 	%rd294, %rd293, 25;
	add.s64 	%rd295, %rd294, %rd287;
	shl.b64 	%rd296, %rd295, 2;
	add.s64 	%rd297, %rd3, %rd296;
	st.global.v4.u32 	[%rd297], {%r116, %r118, %r117, %r119};
	shl.b32 	%r2772, %r45, 10;
	and.b32  	%r2773, %r2772, 33553408;
	or.b32  	%r2774, %r2773, %r23;
	or.b32  	%r2775, %r2774, %r28;
	cvt.u64.u32 	%rd298, %r2775;
	add.s64 	%rd299, %rd298, %rd6;
	shr.u64 	%rd300, %rd299, 39;
	add.s64 	%rd301, %rd299, %rd300;
	shr.s64 	%rd302, %rd301, 25;
	setp.lt.s64 	%p275, %rd299, 0;
	and.b64  	%rd303, %rd301, -33554432;
	setp.ne.s64 	%p276, %rd303, %rd299;
	and.pred  	%p277, %p275, %p276;
	selp.u64 	%rd304, 1, 0, %p277;
	sub.s64 	%rd305, %rd304, %rd302;
	shl.b64 	%rd306, %rd305, 25;
	add.s64 	%rd307, %rd306, %rd299;
	shl.b64 	%rd308, %rd307, 2;
	add.s64 	%rd309, %rd3, %rd308;
	st.global.v4.u32 	[%rd309], {%r120, %r122, %r121, %r123};
	shl.b32 	%r2776, %r46, 10;
	and.b32  	%r2777, %r2776, 33553408;
	or.b32  	%r2778, %r2777, %r23;
	or.b32  	%r2779, %r2778, %r28;
	cvt.u64.u32 	%rd310, %r2779;
	add.s64 	%rd311, %rd310, %rd6;
	shr.u64 	%rd312, %rd311, 39;
	add.s64 	%rd313, %rd311, %rd312;
	shr.s64 	%rd314, %rd313, 25;
	setp.lt.s64 	%p278, %rd311, 0;
	and.b64  	%rd315, %rd313, -33554432;
	setp.ne.s64 	%p279, %rd315, %rd311;
	and.pred  	%p280, %p278, %p279;
	selp.u64 	%rd316, 1, 0, %p280;
	sub.s64 	%rd317, %rd316, %rd314;
	shl.b64 	%rd318, %rd317, 25;
	add.s64 	%rd319, %rd318, %rd311;
	shl.b64 	%rd320, %rd319, 2;
	add.s64 	%rd321, %rd3, %rd320;
	st.global.v4.u32 	[%rd321], {%r124, %r126, %r125, %r127};
	shl.b32 	%r2780, %r47, 10;
	and.b32  	%r2781, %r2780, 33553408;
	or.b32  	%r2782, %r2781, %r23;
	or.b32  	%r2783, %r2782, %r28;
	cvt.u64.u32 	%rd322, %r2783;
	add.s64 	%rd323, %rd322, %rd6;
	shr.u64 	%rd324, %rd323, 39;
	add.s64 	%rd325, %rd323, %rd324;
	shr.s64 	%rd326, %rd325, 25;
	setp.lt.s64 	%p281, %rd323, 0;
	and.b64  	%rd327, %rd325, -33554432;
	setp.ne.s64 	%p282, %rd327, %rd323;
	and.pred  	%p283, %p281, %p282;
	selp.u64 	%rd328, 1, 0, %p283;
	sub.s64 	%rd329, %rd328, %rd326;
	shl.b64 	%rd330, %rd329, 25;
	add.s64 	%rd331, %rd330, %rd323;
	shl.b64 	%rd332, %rd331, 2;
	add.s64 	%rd333, %rd3, %rd332;
	st.global.v4.u32 	[%rd333], {%r128, %r130, %r129, %r131};
	shl.b32 	%r2784, %r48, 10;
	and.b32  	%r2785, %r2784, 33553408;
	or.b32  	%r2786, %r2785, %r23;
	or.b32  	%r2787, %r2786, %r28;
	cvt.u64.u32 	%rd334, %r2787;
	add.s64 	%rd335, %rd334, %rd6;
	shr.u64 	%rd336, %rd335, 39;
	add.s64 	%rd337, %rd335, %rd336;
	shr.s64 	%rd338, %rd337, 25;
	setp.lt.s64 	%p284, %rd335, 0;
	and.b64  	%rd339, %rd337, -33554432;
	setp.ne.s64 	%p285, %rd339, %rd335;
	and.pred  	%p286, %p284, %p285;
	selp.u64 	%rd340, 1, 0, %p286;
	sub.s64 	%rd341, %rd340, %rd338;
	shl.b64 	%rd342, %rd341, 25;
	add.s64 	%rd343, %rd342, %rd335;
	shl.b64 	%rd344, %rd343, 2;
	add.s64 	%rd345, %rd3, %rd344;
	st.global.v4.u32 	[%rd345], {%r132, %r134, %r133, %r135};
	shl.b32 	%r2788, %r49, 10;
	and.b32  	%r2789, %r2788, 33553408;
	or.b32  	%r2790, %r2789, %r23;
	or.b32  	%r2791, %r2790, %r28;
	cvt.u64.u32 	%rd346, %r2791;
	add.s64 	%rd347, %rd346, %rd6;
	shr.u64 	%rd348, %rd347, 39;
	add.s64 	%rd349, %rd347, %rd348;
	shr.s64 	%rd350, %rd349, 25;
	setp.lt.s64 	%p287, %rd347, 0;
	and.b64  	%rd351, %rd349, -33554432;
	setp.ne.s64 	%p288, %rd351, %rd347;
	and.pred  	%p289, %p287, %p288;
	selp.u64 	%rd352, 1, 0, %p289;
	sub.s64 	%rd353, %rd352, %rd350;
	shl.b64 	%rd354, %rd353, 25;
	add.s64 	%rd355, %rd354, %rd347;
	shl.b64 	%rd356, %rd355, 2;
	add.s64 	%rd357, %rd3, %rd356;
	st.global.v4.u32 	[%rd357], {%r136, %r138, %r137, %r139};
	shl.b32 	%r2792, %r50, 10;
	and.b32  	%r2793, %r2792, 33553408;
	or.b32  	%r2794, %r2793, %r23;
	or.b32  	%r2795, %r2794, %r28;
	cvt.u64.u32 	%rd358, %r2795;
	add.s64 	%rd359, %rd358, %rd6;
	shr.u64 	%rd360, %rd359, 39;
	add.s64 	%rd361, %rd359, %rd360;
	shr.s64 	%rd362, %rd361, 25;
	setp.lt.s64 	%p290, %rd359, 0;
	and.b64  	%rd363, %rd361, -33554432;
	setp.ne.s64 	%p291, %rd363, %rd359;
	and.pred  	%p292, %p290, %p291;
	selp.u64 	%rd364, 1, 0, %p292;
	sub.s64 	%rd365, %rd364, %rd362;
	shl.b64 	%rd366, %rd365, 25;
	add.s64 	%rd367, %rd366, %rd359;
	shl.b64 	%rd368, %rd367, 2;
	add.s64 	%rd369, %rd3, %rd368;
	st.global.v4.u32 	[%rd369], {%r140, %r142, %r141, %r143};
	shl.b32 	%r2796, %r51, 10;
	and.b32  	%r2797, %r2796, 33553408;
	or.b32  	%r2798, %r2797, %r23;
	or.b32  	%r2799, %r2798, %r28;
	cvt.u64.u32 	%rd370, %r2799;
	add.s64 	%rd371, %rd370, %rd6;
	shr.u64 	%rd372, %rd371, 39;
	add.s64 	%rd373, %rd371, %rd372;
	shr.s64 	%rd374, %rd373, 25;
	setp.lt.s64 	%p293, %rd371, 0;
	and.b64  	%rd375, %rd373, -33554432;
	setp.ne.s64 	%p294, %rd375, %rd371;
	and.pred  	%p295, %p293, %p294;
	selp.u64 	%rd376, 1, 0, %p295;
	sub.s64 	%rd377, %rd376, %rd374;
	shl.b64 	%rd378, %rd377, 25;
	add.s64 	%rd379, %rd378, %rd371;
	shl.b64 	%rd380, %rd379, 2;
	add.s64 	%rd381, %rd3, %rd380;
	st.global.v4.u32 	[%rd381], {%r144, %r146, %r145, %r147};
	shl.b32 	%r2800, %r52, 10;
	and.b32  	%r2801, %r2800, 33553408;
	or.b32  	%r2802, %r2801, %r23;
	or.b32  	%r2803, %r2802, %r28;
	cvt.u64.u32 	%rd382, %r2803;
	add.s64 	%rd383, %rd382, %rd6;
	shr.u64 	%rd384, %rd383, 39;
	add.s64 	%rd385, %rd383, %rd384;
	shr.s64 	%rd386, %rd385, 25;
	setp.lt.s64 	%p296, %rd383, 0;
	and.b64  	%rd387, %rd385, -33554432;
	setp.ne.s64 	%p297, %rd387, %rd383;
	and.pred  	%p298, %p296, %p297;
	selp.u64 	%rd388, 1, 0, %p298;
	sub.s64 	%rd389, %rd388, %rd386;
	shl.b64 	%rd390, %rd389, 25;
	add.s64 	%rd391, %rd390, %rd383;
	shl.b64 	%rd392, %rd391, 2;
	add.s64 	%rd393, %rd3, %rd392;
	st.global.v4.u32 	[%rd393], {%r148, %r150, %r149, %r151};
	shl.b32 	%r2804, %r53, 10;
	and.b32  	%r2805, %r2804, 33553408;
	or.b32  	%r2806, %r2805, %r23;
	or.b32  	%r2807, %r2806, %r28;
	cvt.u64.u32 	%rd394, %r2807;
	add.s64 	%rd395, %rd394, %rd6;
	shr.u64 	%rd396, %rd395, 39;
	add.s64 	%rd397, %rd395, %rd396;
	shr.s64 	%rd398, %rd397, 25;
	setp.lt.s64 	%p299, %rd395, 0;
	and.b64  	%rd399, %rd397, -33554432;
	setp.ne.s64 	%p300, %rd399, %rd395;
	and.pred  	%p301, %p299, %p300;
	selp.u64 	%rd400, 1, 0, %p301;
	sub.s64 	%rd401, %rd400, %rd398;
	shl.b64 	%rd402, %rd401, 25;
	add.s64 	%rd403, %rd402, %rd395;
	shl.b64 	%rd404, %rd403, 2;
	add.s64 	%rd405, %rd3, %rd404;
	st.global.v4.u32 	[%rd405], {%r152, %r154, %r153, %r155};
	shl.b32 	%r2808, %r54, 10;
	and.b32  	%r2809, %r2808, 33553408;
	or.b32  	%r2810, %r2809, %r23;
	or.b32  	%r2811, %r2810, %r28;
	cvt.u64.u32 	%rd406, %r2811;
	add.s64 	%rd407, %rd406, %rd6;
	shr.u64 	%rd408, %rd407, 39;
	add.s64 	%rd409, %rd407, %rd408;
	shr.s64 	%rd410, %rd409, 25;
	setp.lt.s64 	%p302, %rd407, 0;
	and.b64  	%rd411, %rd409, -33554432;
	setp.ne.s64 	%p303, %rd411, %rd407;
	and.pred  	%p304, %p302, %p303;
	selp.u64 	%rd412, 1, 0, %p304;
	sub.s64 	%rd413, %rd412, %rd410;
	shl.b64 	%rd414, %rd413, 25;
	add.s64 	%rd415, %rd414, %rd407;
	shl.b64 	%rd416, %rd415, 2;
	add.s64 	%rd417, %rd3, %rd416;
	st.global.v4.u32 	[%rd417], {%r156, %r158, %r157, %r159};
	shl.b32 	%r2812, %r55, 10;
	and.b32  	%r2813, %r2812, 33553408;
	or.b32  	%r2814, %r2813, %r23;
	or.b32  	%r2815, %r2814, %r28;
	cvt.u64.u32 	%rd418, %r2815;
	add.s64 	%rd419, %rd418, %rd6;
	shr.u64 	%rd420, %rd419, 39;
	add.s64 	%rd421, %rd419, %rd420;
	shr.s64 	%rd422, %rd421, 25;
	setp.lt.s64 	%p305, %rd419, 0;
	and.b64  	%rd423, %rd421, -33554432;
	setp.ne.s64 	%p306, %rd423, %rd419;
	and.pred  	%p307, %p305, %p306;
	selp.u64 	%rd424, 1, 0, %p307;
	sub.s64 	%rd425, %rd424, %rd422;
	shl.b64 	%rd426, %rd425, 25;
	add.s64 	%rd427, %rd426, %rd419;
	shl.b64 	%rd428, %rd427, 2;
	add.s64 	%rd429, %rd3, %rd428;
	st.global.v4.u32 	[%rd429], {%r160, %r162, %r161, %r163};
	shl.b32 	%r2816, %r56, 10;
	and.b32  	%r2817, %r2816, 33553408;
	or.b32  	%r2818, %r2817, %r23;
	or.b32  	%r2819, %r2818, %r28;
	cvt.u64.u32 	%rd430, %r2819;
	add.s64 	%rd431, %rd430, %rd6;
	shr.u64 	%rd432, %rd431, 39;
	add.s64 	%rd433, %rd431, %rd432;
	shr.s64 	%rd434, %rd433, 25;
	setp.lt.s64 	%p308, %rd431, 0;
	and.b64  	%rd435, %rd433, -33554432;
	setp.ne.s64 	%p309, %rd435, %rd431;
	and.pred  	%p310, %p308, %p309;
	selp.u64 	%rd436, 1, 0, %p310;
	sub.s64 	%rd437, %rd436, %rd434;
	shl.b64 	%rd438, %rd437, 25;
	add.s64 	%rd439, %rd438, %rd431;
	shl.b64 	%rd440, %rd439, 2;
	add.s64 	%rd441, %rd3, %rd440;
	st.global.v4.u32 	[%rd441], {%r164, %r166, %r165, %r167};
	shl.b32 	%r2820, %r57, 10;
	and.b32  	%r2821, %r2820, 33553408;
	or.b32  	%r2822, %r2821, %r23;
	or.b32  	%r2823, %r2822, %r28;
	cvt.u64.u32 	%rd442, %r2823;
	add.s64 	%rd443, %rd442, %rd6;
	shr.u64 	%rd444, %rd443, 39;
	add.s64 	%rd445, %rd443, %rd444;
	shr.s64 	%rd446, %rd445, 25;
	setp.lt.s64 	%p311, %rd443, 0;
	and.b64  	%rd447, %rd445, -33554432;
	setp.ne.s64 	%p312, %rd447, %rd443;
	and.pred  	%p313, %p311, %p312;
	selp.u64 	%rd448, 1, 0, %p313;
	sub.s64 	%rd449, %rd448, %rd446;
	shl.b64 	%rd450, %rd449, 25;
	add.s64 	%rd451, %rd450, %rd443;
	shl.b64 	%rd452, %rd451, 2;
	add.s64 	%rd453, %rd3, %rd452;
	st.global.v4.u32 	[%rd453], {%r168, %r170, %r169, %r171};
	shl.b32 	%r2824, %r58, 10;
	and.b32  	%r2825, %r2824, 33553408;
	or.b32  	%r2826, %r2825, %r23;
	or.b32  	%r2827, %r2826, %r28;
	cvt.u64.u32 	%rd454, %r2827;
	add.s64 	%rd455, %rd454, %rd6;
	shr.u64 	%rd456, %rd455, 39;
	add.s64 	%rd457, %rd455, %rd456;
	shr.s64 	%rd458, %rd457, 25;
	setp.lt.s64 	%p314, %rd455, 0;
	and.b64  	%rd459, %rd457, -33554432;
	setp.ne.s64 	%p315, %rd459, %rd455;
	and.pred  	%p316, %p314, %p315;
	selp.u64 	%rd460, 1, 0, %p316;
	sub.s64 	%rd461, %rd460, %rd458;
	shl.b64 	%rd462, %rd461, 25;
	add.s64 	%rd463, %rd462, %rd455;
	shl.b64 	%rd464, %rd463, 2;
	add.s64 	%rd465, %rd3, %rd464;
	st.global.v4.u32 	[%rd465], {%r172, %r174, %r173, %r175};
	shl.b32 	%r2828, %r59, 10;
	and.b32  	%r2829, %r2828, 33553408;
	or.b32  	%r2830, %r2829, %r23;
	or.b32  	%r2831, %r2830, %r28;
	cvt.u64.u32 	%rd466, %r2831;
	add.s64 	%rd467, %rd466, %rd6;
	shr.u64 	%rd468, %rd467, 39;
	add.s64 	%rd469, %rd467, %rd468;
	shr.s64 	%rd470, %rd469, 25;
	setp.lt.s64 	%p317, %rd467, 0;
	and.b64  	%rd471, %rd469, -33554432;
	setp.ne.s64 	%p318, %rd471, %rd467;
	and.pred  	%p319, %p317, %p318;
	selp.u64 	%rd472, 1, 0, %p319;
	sub.s64 	%rd473, %rd472, %rd470;
	shl.b64 	%rd474, %rd473, 25;
	add.s64 	%rd475, %rd474, %rd467;
	shl.b64 	%rd476, %rd475, 2;
	add.s64 	%rd477, %rd3, %rd476;
	st.global.v4.u32 	[%rd477], {%r176, %r178, %r177, %r179};
	shl.b32 	%r2832, %r60, 10;
	and.b32  	%r2833, %r2832, 33553408;
	or.b32  	%r2834, %r2833, %r23;
	or.b32  	%r2835, %r2834, %r28;
	cvt.u64.u32 	%rd478, %r2835;
	add.s64 	%rd479, %rd478, %rd6;
	shr.u64 	%rd480, %rd479, 39;
	add.s64 	%rd481, %rd479, %rd480;
	shr.s64 	%rd482, %rd481, 25;
	setp.lt.s64 	%p320, %rd479, 0;
	and.b64  	%rd483, %rd481, -33554432;
	setp.ne.s64 	%p321, %rd483, %rd479;
	and.pred  	%p322, %p320, %p321;
	selp.u64 	%rd484, 1, 0, %p322;
	sub.s64 	%rd485, %rd484, %rd482;
	shl.b64 	%rd486, %rd485, 25;
	add.s64 	%rd487, %rd486, %rd479;
	shl.b64 	%rd488, %rd487, 2;
	add.s64 	%rd489, %rd3, %rd488;
	st.global.v4.u32 	[%rd489], {%r180, %r182, %r181, %r183};
	shl.b32 	%r2836, %r61, 10;
	and.b32  	%r2837, %r2836, 33553408;
	or.b32  	%r2838, %r2837, %r23;
	or.b32  	%r2839, %r2838, %r28;
	cvt.u64.u32 	%rd490, %r2839;
	add.s64 	%rd491, %rd490, %rd6;
	shr.u64 	%rd492, %rd491, 39;
	add.s64 	%rd493, %rd491, %rd492;
	shr.s64 	%rd494, %rd493, 25;
	setp.lt.s64 	%p323, %rd491, 0;
	and.b64  	%rd495, %rd493, -33554432;
	setp.ne.s64 	%p324, %rd495, %rd491;
	and.pred  	%p325, %p323, %p324;
	selp.u64 	%rd496, 1, 0, %p325;
	sub.s64 	%rd497, %rd496, %rd494;
	shl.b64 	%rd498, %rd497, 25;
	add.s64 	%rd499, %rd498, %rd491;
	shl.b64 	%rd500, %rd499, 2;
	add.s64 	%rd501, %rd3, %rd500;
	st.global.v4.u32 	[%rd501], {%r184, %r186, %r185, %r187};
	shl.b32 	%r2840, %r62, 10;
	and.b32  	%r2841, %r2840, 33553408;
	or.b32  	%r2842, %r2841, %r23;
	or.b32  	%r2843, %r2842, %r28;
	cvt.u64.u32 	%rd502, %r2843;
	add.s64 	%rd503, %rd502, %rd6;
	shr.u64 	%rd504, %rd503, 39;
	add.s64 	%rd505, %rd503, %rd504;
	shr.s64 	%rd506, %rd505, 25;
	setp.lt.s64 	%p326, %rd503, 0;
	and.b64  	%rd507, %rd505, -33554432;
	setp.ne.s64 	%p327, %rd507, %rd503;
	and.pred  	%p328, %p326, %p327;
	selp.u64 	%rd508, 1, 0, %p328;
	sub.s64 	%rd509, %rd508, %rd506;
	shl.b64 	%rd510, %rd509, 25;
	add.s64 	%rd511, %rd510, %rd503;
	shl.b64 	%rd512, %rd511, 2;
	add.s64 	%rd513, %rd3, %rd512;
	st.global.v4.u32 	[%rd513], {%r188, %r190, %r189, %r191};
	shl.b32 	%r2844, %r63, 10;
	and.b32  	%r2845, %r2844, 33553408;
	or.b32  	%r2846, %r2845, %r23;
	or.b32  	%r2847, %r2846, %r28;
	cvt.u64.u32 	%rd514, %r2847;
	add.s64 	%rd515, %rd514, %rd6;
	shr.u64 	%rd516, %rd515, 39;
	add.s64 	%rd517, %rd515, %rd516;
	shr.s64 	%rd518, %rd517, 25;
	setp.lt.s64 	%p329, %rd515, 0;
	and.b64  	%rd519, %rd517, -33554432;
	setp.ne.s64 	%p330, %rd519, %rd515;
	and.pred  	%p331, %p329, %p330;
	selp.u64 	%rd520, 1, 0, %p331;
	sub.s64 	%rd521, %rd520, %rd518;
	shl.b64 	%rd522, %rd521, 25;
	add.s64 	%rd523, %rd522, %rd515;
	shl.b64 	%rd524, %rd523, 2;
	add.s64 	%rd525, %rd3, %rd524;
	st.global.v4.u32 	[%rd525], {%r192, %r194, %r193, %r195};
	shl.b32 	%r2848, %r64, 10;
	and.b32  	%r2849, %r2848, 33553408;
	or.b32  	%r2850, %r2849, %r23;
	or.b32  	%r2851, %r2850, %r28;
	cvt.u64.u32 	%rd526, %r2851;
	add.s64 	%rd527, %rd526, %rd6;
	shr.u64 	%rd528, %rd527, 39;
	add.s64 	%rd529, %rd527, %rd528;
	shr.s64 	%rd530, %rd529, 25;
	setp.lt.s64 	%p332, %rd527, 0;
	and.b64  	%rd531, %rd529, -33554432;
	setp.ne.s64 	%p333, %rd531, %rd527;
	and.pred  	%p334, %p332, %p333;
	selp.u64 	%rd532, 1, 0, %p334;
	sub.s64 	%rd533, %rd532, %rd530;
	shl.b64 	%rd534, %rd533, 25;
	add.s64 	%rd535, %rd534, %rd527;
	shl.b64 	%rd536, %rd535, 2;
	add.s64 	%rd537, %rd3, %rd536;
	st.global.v4.u32 	[%rd537], {%r196, %r198, %r197, %r199};
	setp.ne.s32 	%p335, %r32, 65280;
	add.s32 	%r32, %r32, 256;
	add.s32 	%r2852, %r32, %r201;
	setp.lt.s32 	%p336, %r2852, %r202;
	and.pred  	%p337, %p335, %p336;
	@%p337 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_36;
$L__BB0_31:                             // %L970
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p138, %r25, 0;
	and.b32  	%r955, %r32, 65280;
	or.b32  	%r956, %r22, %r955;
	shl.b32 	%r957, %r956, 13;
	add.s32 	%r958, %r24, %r957;
	shr.s32 	%r959, %r958, 31;
	shr.u32 	%r960, %r959, 3;
	add.s32 	%r961, %r958, %r960;
	shr.s32 	%r962, %r961, 29;
	setp.lt.s32 	%p139, %r958, 0;
	and.b32  	%r963, %r961, -536870912;
	setp.ne.s32 	%p140, %r963, %r958;
	and.pred  	%p141, %p139, %p140;
	selp.u32 	%r964, 1, 0, %p141;
	sub.s32 	%r965, %r964, %r962;
	shl.b32 	%r966, %r965, 29;
	or.b32  	%r967, %r958, 1;
	add.s32 	%r968, %r967, %r966;
	mul.wide.s32 	%rd57, %r968, 4;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.v4.u32 	{%r969, %r970, %r971, %r972}, [%rd58+-4];
	or.b32  	%r973, %r957, 65536;
	add.s32 	%r974, %r24, %r973;
	shr.s32 	%r975, %r974, 31;
	shr.u32 	%r976, %r975, 3;
	add.s32 	%r977, %r974, %r976;
	shr.s32 	%r978, %r977, 29;
	setp.lt.s32 	%p142, %r974, 0;
	and.b32  	%r979, %r977, -536870912;
	setp.ne.s32 	%p143, %r979, %r974;
	and.pred  	%p144, %p142, %p143;
	selp.u32 	%r980, 1, 0, %p144;
	sub.s32 	%r981, %r980, %r978;
	shl.b32 	%r982, %r981, 29;
	or.b32  	%r983, %r974, 1;
	add.s32 	%r984, %r983, %r982;
	mul.wide.s32 	%rd59, %r984, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.v4.u32 	{%r985, %r986, %r987, %r988}, [%rd60+-4];
	or.b32  	%r989, %r957, 131072;
	add.s32 	%r990, %r24, %r989;
	shr.s32 	%r991, %r990, 31;
	shr.u32 	%r992, %r991, 3;
	add.s32 	%r993, %r990, %r992;
	shr.s32 	%r994, %r993, 29;
	setp.lt.s32 	%p145, %r990, 0;
	and.b32  	%r995, %r993, -536870912;
	setp.ne.s32 	%p146, %r995, %r990;
	and.pred  	%p147, %p145, %p146;
	selp.u32 	%r996, 1, 0, %p147;
	sub.s32 	%r997, %r996, %r994;
	shl.b32 	%r998, %r997, 29;
	or.b32  	%r999, %r990, 1;
	add.s32 	%r1000, %r999, %r998;
	mul.wide.s32 	%rd61, %r1000, 4;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.v4.u32 	{%r1001, %r1002, %r1003, %r1004}, [%rd62+-4];
	or.b32  	%r1005, %r957, 196608;
	add.s32 	%r1006, %r24, %r1005;
	shr.s32 	%r1007, %r1006, 31;
	shr.u32 	%r1008, %r1007, 3;
	add.s32 	%r1009, %r1006, %r1008;
	shr.s32 	%r1010, %r1009, 29;
	setp.lt.s32 	%p148, %r1006, 0;
	and.b32  	%r1011, %r1009, -536870912;
	setp.ne.s32 	%p149, %r1011, %r1006;
	and.pred  	%p150, %p148, %p149;
	selp.u32 	%r1012, 1, 0, %p150;
	sub.s32 	%r1013, %r1012, %r1010;
	shl.b32 	%r1014, %r1013, 29;
	or.b32  	%r1015, %r1006, 1;
	add.s32 	%r1016, %r1015, %r1014;
	mul.wide.s32 	%rd63, %r1016, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.v4.u32 	{%r1017, %r1018, %r1019, %r1020}, [%rd64+-4];
	or.b32  	%r1021, %r957, 262144;
	add.s32 	%r1022, %r24, %r1021;
	shr.s32 	%r1023, %r1022, 31;
	shr.u32 	%r1024, %r1023, 3;
	add.s32 	%r1025, %r1022, %r1024;
	shr.s32 	%r1026, %r1025, 29;
	setp.lt.s32 	%p151, %r1022, 0;
	and.b32  	%r1027, %r1025, -536870912;
	setp.ne.s32 	%p152, %r1027, %r1022;
	and.pred  	%p153, %p151, %p152;
	selp.u32 	%r1028, 1, 0, %p153;
	sub.s32 	%r1029, %r1028, %r1026;
	shl.b32 	%r1030, %r1029, 29;
	or.b32  	%r1031, %r1022, 1;
	add.s32 	%r1032, %r1031, %r1030;
	mul.wide.s32 	%rd65, %r1032, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.v4.u32 	{%r1033, %r1034, %r1035, %r1036}, [%rd66+-4];
	or.b32  	%r1037, %r957, 327680;
	add.s32 	%r1038, %r24, %r1037;
	shr.s32 	%r1039, %r1038, 31;
	shr.u32 	%r1040, %r1039, 3;
	add.s32 	%r1041, %r1038, %r1040;
	shr.s32 	%r1042, %r1041, 29;
	setp.lt.s32 	%p154, %r1038, 0;
	and.b32  	%r1043, %r1041, -536870912;
	setp.ne.s32 	%p155, %r1043, %r1038;
	and.pred  	%p156, %p154, %p155;
	selp.u32 	%r1044, 1, 0, %p156;
	sub.s32 	%r1045, %r1044, %r1042;
	shl.b32 	%r1046, %r1045, 29;
	or.b32  	%r1047, %r1038, 1;
	add.s32 	%r1048, %r1047, %r1046;
	mul.wide.s32 	%rd67, %r1048, 4;
	add.s64 	%rd68, %rd2, %rd67;
	ld.global.v4.u32 	{%r1049, %r1050, %r1051, %r1052}, [%rd68+-4];
	or.b32  	%r1053, %r957, 393216;
	add.s32 	%r1054, %r24, %r1053;
	shr.s32 	%r1055, %r1054, 31;
	shr.u32 	%r1056, %r1055, 3;
	add.s32 	%r1057, %r1054, %r1056;
	shr.s32 	%r1058, %r1057, 29;
	setp.lt.s32 	%p157, %r1054, 0;
	and.b32  	%r1059, %r1057, -536870912;
	setp.ne.s32 	%p158, %r1059, %r1054;
	and.pred  	%p159, %p157, %p158;
	selp.u32 	%r1060, 1, 0, %p159;
	sub.s32 	%r1061, %r1060, %r1058;
	shl.b32 	%r1062, %r1061, 29;
	or.b32  	%r1063, %r1054, 1;
	add.s32 	%r1064, %r1063, %r1062;
	mul.wide.s32 	%rd69, %r1064, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.v4.u32 	{%r1065, %r1066, %r1067, %r1068}, [%rd70+-4];
	or.b32  	%r1069, %r957, 458752;
	add.s32 	%r1070, %r24, %r1069;
	shr.s32 	%r1071, %r1070, 31;
	shr.u32 	%r1072, %r1071, 3;
	add.s32 	%r1073, %r1070, %r1072;
	shr.s32 	%r1074, %r1073, 29;
	setp.lt.s32 	%p160, %r1070, 0;
	and.b32  	%r1075, %r1073, -536870912;
	setp.ne.s32 	%p161, %r1075, %r1070;
	and.pred  	%p162, %p160, %p161;
	selp.u32 	%r1076, 1, 0, %p162;
	sub.s32 	%r1077, %r1076, %r1074;
	shl.b32 	%r1078, %r1077, 29;
	or.b32  	%r1079, %r1070, 1;
	add.s32 	%r1080, %r1079, %r1078;
	mul.wide.s32 	%rd71, %r1080, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.v4.u32 	{%r1081, %r1082, %r1083, %r1084}, [%rd72+-4];
	or.b32  	%r1085, %r957, 524288;
	add.s32 	%r1086, %r24, %r1085;
	shr.s32 	%r1087, %r1086, 31;
	shr.u32 	%r1088, %r1087, 3;
	add.s32 	%r1089, %r1086, %r1088;
	shr.s32 	%r1090, %r1089, 29;
	setp.lt.s32 	%p163, %r1086, 0;
	and.b32  	%r1091, %r1089, -536870912;
	setp.ne.s32 	%p164, %r1091, %r1086;
	and.pred  	%p165, %p163, %p164;
	selp.u32 	%r1092, 1, 0, %p165;
	sub.s32 	%r1093, %r1092, %r1090;
	shl.b32 	%r1094, %r1093, 29;
	or.b32  	%r1095, %r1086, 1;
	add.s32 	%r1096, %r1095, %r1094;
	mul.wide.s32 	%rd73, %r1096, 4;
	add.s64 	%rd74, %rd2, %rd73;
	ld.global.v4.u32 	{%r1097, %r1098, %r1099, %r1100}, [%rd74+-4];
	or.b32  	%r1101, %r957, 589824;
	add.s32 	%r1102, %r24, %r1101;
	shr.s32 	%r1103, %r1102, 31;
	shr.u32 	%r1104, %r1103, 3;
	add.s32 	%r1105, %r1102, %r1104;
	shr.s32 	%r1106, %r1105, 29;
	setp.lt.s32 	%p166, %r1102, 0;
	and.b32  	%r1107, %r1105, -536870912;
	setp.ne.s32 	%p167, %r1107, %r1102;
	and.pred  	%p168, %p166, %p167;
	selp.u32 	%r1108, 1, 0, %p168;
	sub.s32 	%r1109, %r1108, %r1106;
	shl.b32 	%r1110, %r1109, 29;
	or.b32  	%r1111, %r1102, 1;
	add.s32 	%r1112, %r1111, %r1110;
	mul.wide.s32 	%rd75, %r1112, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.v4.u32 	{%r1113, %r1114, %r1115, %r1116}, [%rd76+-4];
	or.b32  	%r1117, %r957, 655360;
	add.s32 	%r1118, %r24, %r1117;
	shr.s32 	%r1119, %r1118, 31;
	shr.u32 	%r1120, %r1119, 3;
	add.s32 	%r1121, %r1118, %r1120;
	shr.s32 	%r1122, %r1121, 29;
	setp.lt.s32 	%p169, %r1118, 0;
	and.b32  	%r1123, %r1121, -536870912;
	setp.ne.s32 	%p170, %r1123, %r1118;
	and.pred  	%p171, %p169, %p170;
	selp.u32 	%r1124, 1, 0, %p171;
	sub.s32 	%r1125, %r1124, %r1122;
	shl.b32 	%r1126, %r1125, 29;
	or.b32  	%r1127, %r1118, 1;
	add.s32 	%r1128, %r1127, %r1126;
	mul.wide.s32 	%rd77, %r1128, 4;
	add.s64 	%rd78, %rd2, %rd77;
	ld.global.v4.u32 	{%r1129, %r1130, %r1131, %r1132}, [%rd78+-4];
	or.b32  	%r1133, %r957, 720896;
	add.s32 	%r1134, %r24, %r1133;
	shr.s32 	%r1135, %r1134, 31;
	shr.u32 	%r1136, %r1135, 3;
	add.s32 	%r1137, %r1134, %r1136;
	shr.s32 	%r1138, %r1137, 29;
	setp.lt.s32 	%p172, %r1134, 0;
	and.b32  	%r1139, %r1137, -536870912;
	setp.ne.s32 	%p173, %r1139, %r1134;
	and.pred  	%p174, %p172, %p173;
	selp.u32 	%r1140, 1, 0, %p174;
	sub.s32 	%r1141, %r1140, %r1138;
	shl.b32 	%r1142, %r1141, 29;
	or.b32  	%r1143, %r1134, 1;
	add.s32 	%r1144, %r1143, %r1142;
	mul.wide.s32 	%rd79, %r1144, 4;
	add.s64 	%rd80, %rd2, %rd79;
	ld.global.v4.u32 	{%r1145, %r1146, %r1147, %r1148}, [%rd80+-4];
	or.b32  	%r1149, %r957, 786432;
	add.s32 	%r1150, %r24, %r1149;
	shr.s32 	%r1151, %r1150, 31;
	shr.u32 	%r1152, %r1151, 3;
	add.s32 	%r1153, %r1150, %r1152;
	shr.s32 	%r1154, %r1153, 29;
	setp.lt.s32 	%p175, %r1150, 0;
	and.b32  	%r1155, %r1153, -536870912;
	setp.ne.s32 	%p176, %r1155, %r1150;
	and.pred  	%p177, %p175, %p176;
	selp.u32 	%r1156, 1, 0, %p177;
	sub.s32 	%r1157, %r1156, %r1154;
	shl.b32 	%r1158, %r1157, 29;
	or.b32  	%r1159, %r1150, 1;
	add.s32 	%r1160, %r1159, %r1158;
	mul.wide.s32 	%rd81, %r1160, 4;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.v4.u32 	{%r1161, %r1162, %r1163, %r1164}, [%rd82+-4];
	or.b32  	%r1165, %r957, 851968;
	add.s32 	%r1166, %r24, %r1165;
	shr.s32 	%r1167, %r1166, 31;
	shr.u32 	%r1168, %r1167, 3;
	add.s32 	%r1169, %r1166, %r1168;
	shr.s32 	%r1170, %r1169, 29;
	setp.lt.s32 	%p178, %r1166, 0;
	and.b32  	%r1171, %r1169, -536870912;
	setp.ne.s32 	%p179, %r1171, %r1166;
	and.pred  	%p180, %p178, %p179;
	selp.u32 	%r1172, 1, 0, %p180;
	sub.s32 	%r1173, %r1172, %r1170;
	shl.b32 	%r1174, %r1173, 29;
	or.b32  	%r1175, %r1166, 1;
	add.s32 	%r1176, %r1175, %r1174;
	mul.wide.s32 	%rd83, %r1176, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.v4.u32 	{%r1177, %r1178, %r1179, %r1180}, [%rd84+-4];
	or.b32  	%r1181, %r957, 917504;
	add.s32 	%r1182, %r24, %r1181;
	shr.s32 	%r1183, %r1182, 31;
	shr.u32 	%r1184, %r1183, 3;
	add.s32 	%r1185, %r1182, %r1184;
	shr.s32 	%r1186, %r1185, 29;
	setp.lt.s32 	%p181, %r1182, 0;
	and.b32  	%r1187, %r1185, -536870912;
	setp.ne.s32 	%p182, %r1187, %r1182;
	and.pred  	%p183, %p181, %p182;
	selp.u32 	%r1188, 1, 0, %p183;
	sub.s32 	%r1189, %r1188, %r1186;
	shl.b32 	%r1190, %r1189, 29;
	or.b32  	%r1191, %r1182, 1;
	add.s32 	%r1192, %r1191, %r1190;
	mul.wide.s32 	%rd85, %r1192, 4;
	add.s64 	%rd86, %rd2, %rd85;
	ld.global.v4.u32 	{%r1193, %r1194, %r1195, %r1196}, [%rd86+-4];
	or.b32  	%r1197, %r957, 983040;
	add.s32 	%r1198, %r24, %r1197;
	shr.s32 	%r1199, %r1198, 31;
	shr.u32 	%r1200, %r1199, 3;
	add.s32 	%r1201, %r1198, %r1200;
	shr.s32 	%r1202, %r1201, 29;
	setp.lt.s32 	%p184, %r1198, 0;
	and.b32  	%r1203, %r1201, -536870912;
	setp.ne.s32 	%p185, %r1203, %r1198;
	and.pred  	%p186, %p184, %p185;
	selp.u32 	%r1204, 1, 0, %p186;
	sub.s32 	%r1205, %r1204, %r1202;
	shl.b32 	%r1206, %r1205, 29;
	or.b32  	%r1207, %r1198, 1;
	add.s32 	%r1208, %r1207, %r1206;
	mul.wide.s32 	%rd87, %r1208, 4;
	add.s64 	%rd88, %rd2, %rd87;
	ld.global.v4.u32 	{%r1209, %r1210, %r1211, %r1212}, [%rd88+-4];
	or.b32  	%r1213, %r957, 1048576;
	add.s32 	%r1214, %r24, %r1213;
	shr.s32 	%r1215, %r1214, 31;
	shr.u32 	%r1216, %r1215, 3;
	add.s32 	%r1217, %r1214, %r1216;
	shr.s32 	%r1218, %r1217, 29;
	setp.lt.s32 	%p187, %r1214, 0;
	and.b32  	%r1219, %r1217, -536870912;
	setp.ne.s32 	%p188, %r1219, %r1214;
	and.pred  	%p189, %p187, %p188;
	selp.u32 	%r1220, 1, 0, %p189;
	sub.s32 	%r1221, %r1220, %r1218;
	shl.b32 	%r1222, %r1221, 29;
	or.b32  	%r1223, %r1214, 1;
	add.s32 	%r1224, %r1223, %r1222;
	mul.wide.s32 	%rd89, %r1224, 4;
	add.s64 	%rd90, %rd2, %rd89;
	ld.global.v4.u32 	{%r1225, %r1226, %r1227, %r1228}, [%rd90+-4];
	or.b32  	%r1229, %r957, 1114112;
	add.s32 	%r1230, %r24, %r1229;
	shr.s32 	%r1231, %r1230, 31;
	shr.u32 	%r1232, %r1231, 3;
	add.s32 	%r1233, %r1230, %r1232;
	shr.s32 	%r1234, %r1233, 29;
	setp.lt.s32 	%p190, %r1230, 0;
	and.b32  	%r1235, %r1233, -536870912;
	setp.ne.s32 	%p191, %r1235, %r1230;
	and.pred  	%p192, %p190, %p191;
	selp.u32 	%r1236, 1, 0, %p192;
	sub.s32 	%r1237, %r1236, %r1234;
	shl.b32 	%r1238, %r1237, 29;
	or.b32  	%r1239, %r1230, 1;
	add.s32 	%r1240, %r1239, %r1238;
	mul.wide.s32 	%rd91, %r1240, 4;
	add.s64 	%rd92, %rd2, %rd91;
	ld.global.v4.u32 	{%r1241, %r1242, %r1243, %r1244}, [%rd92+-4];
	or.b32  	%r1245, %r957, 1179648;
	add.s32 	%r1246, %r24, %r1245;
	shr.s32 	%r1247, %r1246, 31;
	shr.u32 	%r1248, %r1247, 3;
	add.s32 	%r1249, %r1246, %r1248;
	shr.s32 	%r1250, %r1249, 29;
	setp.lt.s32 	%p193, %r1246, 0;
	and.b32  	%r1251, %r1249, -536870912;
	setp.ne.s32 	%p194, %r1251, %r1246;
	and.pred  	%p195, %p193, %p194;
	selp.u32 	%r1252, 1, 0, %p195;
	sub.s32 	%r1253, %r1252, %r1250;
	shl.b32 	%r1254, %r1253, 29;
	or.b32  	%r1255, %r1246, 1;
	add.s32 	%r1256, %r1255, %r1254;
	mul.wide.s32 	%rd93, %r1256, 4;
	add.s64 	%rd94, %rd2, %rd93;
	ld.global.v4.u32 	{%r1257, %r1258, %r1259, %r1260}, [%rd94+-4];
	or.b32  	%r1261, %r957, 1245184;
	add.s32 	%r1262, %r24, %r1261;
	shr.s32 	%r1263, %r1262, 31;
	shr.u32 	%r1264, %r1263, 3;
	add.s32 	%r1265, %r1262, %r1264;
	shr.s32 	%r1266, %r1265, 29;
	setp.lt.s32 	%p196, %r1262, 0;
	and.b32  	%r1267, %r1265, -536870912;
	setp.ne.s32 	%p197, %r1267, %r1262;
	and.pred  	%p198, %p196, %p197;
	selp.u32 	%r1268, 1, 0, %p198;
	sub.s32 	%r1269, %r1268, %r1266;
	shl.b32 	%r1270, %r1269, 29;
	or.b32  	%r1271, %r1262, 1;
	add.s32 	%r1272, %r1271, %r1270;
	mul.wide.s32 	%rd95, %r1272, 4;
	add.s64 	%rd96, %rd2, %rd95;
	ld.global.v4.u32 	{%r1273, %r1274, %r1275, %r1276}, [%rd96+-4];
	or.b32  	%r1277, %r957, 1310720;
	add.s32 	%r1278, %r24, %r1277;
	shr.s32 	%r1279, %r1278, 31;
	shr.u32 	%r1280, %r1279, 3;
	add.s32 	%r1281, %r1278, %r1280;
	shr.s32 	%r1282, %r1281, 29;
	setp.lt.s32 	%p199, %r1278, 0;
	and.b32  	%r1283, %r1281, -536870912;
	setp.ne.s32 	%p200, %r1283, %r1278;
	and.pred  	%p201, %p199, %p200;
	selp.u32 	%r1284, 1, 0, %p201;
	sub.s32 	%r1285, %r1284, %r1282;
	shl.b32 	%r1286, %r1285, 29;
	or.b32  	%r1287, %r1278, 1;
	add.s32 	%r1288, %r1287, %r1286;
	mul.wide.s32 	%rd97, %r1288, 4;
	add.s64 	%rd98, %rd2, %rd97;
	ld.global.v4.u32 	{%r1289, %r1290, %r1291, %r1292}, [%rd98+-4];
	or.b32  	%r1293, %r957, 1376256;
	add.s32 	%r1294, %r24, %r1293;
	shr.s32 	%r1295, %r1294, 31;
	shr.u32 	%r1296, %r1295, 3;
	add.s32 	%r1297, %r1294, %r1296;
	shr.s32 	%r1298, %r1297, 29;
	setp.lt.s32 	%p202, %r1294, 0;
	and.b32  	%r1299, %r1297, -536870912;
	setp.ne.s32 	%p203, %r1299, %r1294;
	and.pred  	%p204, %p202, %p203;
	selp.u32 	%r1300, 1, 0, %p204;
	sub.s32 	%r1301, %r1300, %r1298;
	shl.b32 	%r1302, %r1301, 29;
	or.b32  	%r1303, %r1294, 1;
	add.s32 	%r1304, %r1303, %r1302;
	mul.wide.s32 	%rd99, %r1304, 4;
	add.s64 	%rd100, %rd2, %rd99;
	ld.global.v4.u32 	{%r1305, %r1306, %r1307, %r1308}, [%rd100+-4];
	or.b32  	%r1309, %r957, 1441792;
	add.s32 	%r1310, %r24, %r1309;
	shr.s32 	%r1311, %r1310, 31;
	shr.u32 	%r1312, %r1311, 3;
	add.s32 	%r1313, %r1310, %r1312;
	shr.s32 	%r1314, %r1313, 29;
	setp.lt.s32 	%p205, %r1310, 0;
	and.b32  	%r1315, %r1313, -536870912;
	setp.ne.s32 	%p206, %r1315, %r1310;
	and.pred  	%p207, %p205, %p206;
	selp.u32 	%r1316, 1, 0, %p207;
	sub.s32 	%r1317, %r1316, %r1314;
	shl.b32 	%r1318, %r1317, 29;
	or.b32  	%r1319, %r1310, 1;
	add.s32 	%r1320, %r1319, %r1318;
	mul.wide.s32 	%rd101, %r1320, 4;
	add.s64 	%rd102, %rd2, %rd101;
	ld.global.v4.u32 	{%r1321, %r1322, %r1323, %r1324}, [%rd102+-4];
	or.b32  	%r1325, %r957, 1507328;
	add.s32 	%r1326, %r24, %r1325;
	shr.s32 	%r1327, %r1326, 31;
	shr.u32 	%r1328, %r1327, 3;
	add.s32 	%r1329, %r1326, %r1328;
	shr.s32 	%r1330, %r1329, 29;
	setp.lt.s32 	%p208, %r1326, 0;
	and.b32  	%r1331, %r1329, -536870912;
	setp.ne.s32 	%p209, %r1331, %r1326;
	and.pred  	%p210, %p208, %p209;
	selp.u32 	%r1332, 1, 0, %p210;
	sub.s32 	%r1333, %r1332, %r1330;
	shl.b32 	%r1334, %r1333, 29;
	or.b32  	%r1335, %r1326, 1;
	add.s32 	%r1336, %r1335, %r1334;
	mul.wide.s32 	%rd103, %r1336, 4;
	add.s64 	%rd104, %rd2, %rd103;
	ld.global.v4.u32 	{%r1337, %r1338, %r1339, %r1340}, [%rd104+-4];
	or.b32  	%r1341, %r957, 1572864;
	add.s32 	%r1342, %r24, %r1341;
	shr.s32 	%r1343, %r1342, 31;
	shr.u32 	%r1344, %r1343, 3;
	add.s32 	%r1345, %r1342, %r1344;
	shr.s32 	%r1346, %r1345, 29;
	setp.lt.s32 	%p211, %r1342, 0;
	and.b32  	%r1347, %r1345, -536870912;
	setp.ne.s32 	%p212, %r1347, %r1342;
	and.pred  	%p213, %p211, %p212;
	selp.u32 	%r1348, 1, 0, %p213;
	sub.s32 	%r1349, %r1348, %r1346;
	shl.b32 	%r1350, %r1349, 29;
	or.b32  	%r1351, %r1342, 1;
	add.s32 	%r1352, %r1351, %r1350;
	mul.wide.s32 	%rd105, %r1352, 4;
	add.s64 	%rd106, %rd2, %rd105;
	ld.global.v4.u32 	{%r1353, %r1354, %r1355, %r1356}, [%rd106+-4];
	or.b32  	%r1357, %r957, 1638400;
	add.s32 	%r1358, %r24, %r1357;
	shr.s32 	%r1359, %r1358, 31;
	shr.u32 	%r1360, %r1359, 3;
	add.s32 	%r1361, %r1358, %r1360;
	shr.s32 	%r1362, %r1361, 29;
	setp.lt.s32 	%p214, %r1358, 0;
	and.b32  	%r1363, %r1361, -536870912;
	setp.ne.s32 	%p215, %r1363, %r1358;
	and.pred  	%p216, %p214, %p215;
	selp.u32 	%r1364, 1, 0, %p216;
	sub.s32 	%r1365, %r1364, %r1362;
	shl.b32 	%r1366, %r1365, 29;
	or.b32  	%r1367, %r1358, 1;
	add.s32 	%r1368, %r1367, %r1366;
	mul.wide.s32 	%rd107, %r1368, 4;
	add.s64 	%rd108, %rd2, %rd107;
	ld.global.v4.u32 	{%r1369, %r1370, %r1371, %r1372}, [%rd108+-4];
	or.b32  	%r1373, %r957, 1703936;
	add.s32 	%r1374, %r24, %r1373;
	shr.s32 	%r1375, %r1374, 31;
	shr.u32 	%r1376, %r1375, 3;
	add.s32 	%r1377, %r1374, %r1376;
	shr.s32 	%r1378, %r1377, 29;
	setp.lt.s32 	%p217, %r1374, 0;
	and.b32  	%r1379, %r1377, -536870912;
	setp.ne.s32 	%p218, %r1379, %r1374;
	and.pred  	%p219, %p217, %p218;
	selp.u32 	%r1380, 1, 0, %p219;
	sub.s32 	%r1381, %r1380, %r1378;
	shl.b32 	%r1382, %r1381, 29;
	or.b32  	%r1383, %r1374, 1;
	add.s32 	%r1384, %r1383, %r1382;
	mul.wide.s32 	%rd109, %r1384, 4;
	add.s64 	%rd110, %rd2, %rd109;
	ld.global.v4.u32 	{%r1385, %r1386, %r1387, %r1388}, [%rd110+-4];
	or.b32  	%r1389, %r957, 1769472;
	add.s32 	%r1390, %r24, %r1389;
	shr.s32 	%r1391, %r1390, 31;
	shr.u32 	%r1392, %r1391, 3;
	add.s32 	%r1393, %r1390, %r1392;
	shr.s32 	%r1394, %r1393, 29;
	setp.lt.s32 	%p220, %r1390, 0;
	and.b32  	%r1395, %r1393, -536870912;
	setp.ne.s32 	%p221, %r1395, %r1390;
	and.pred  	%p222, %p220, %p221;
	selp.u32 	%r1396, 1, 0, %p222;
	sub.s32 	%r1397, %r1396, %r1394;
	shl.b32 	%r1398, %r1397, 29;
	or.b32  	%r1399, %r1390, 1;
	add.s32 	%r1400, %r1399, %r1398;
	mul.wide.s32 	%rd111, %r1400, 4;
	add.s64 	%rd112, %rd2, %rd111;
	ld.global.v4.u32 	{%r1401, %r1402, %r1403, %r1404}, [%rd112+-4];
	or.b32  	%r1405, %r957, 1835008;
	add.s32 	%r1406, %r24, %r1405;
	shr.s32 	%r1407, %r1406, 31;
	shr.u32 	%r1408, %r1407, 3;
	add.s32 	%r1409, %r1406, %r1408;
	shr.s32 	%r1410, %r1409, 29;
	setp.lt.s32 	%p223, %r1406, 0;
	and.b32  	%r1411, %r1409, -536870912;
	setp.ne.s32 	%p224, %r1411, %r1406;
	and.pred  	%p225, %p223, %p224;
	selp.u32 	%r1412, 1, 0, %p225;
	sub.s32 	%r1413, %r1412, %r1410;
	shl.b32 	%r1414, %r1413, 29;
	or.b32  	%r1415, %r1406, 1;
	add.s32 	%r1416, %r1415, %r1414;
	mul.wide.s32 	%rd113, %r1416, 4;
	add.s64 	%rd114, %rd2, %rd113;
	ld.global.v4.u32 	{%r1417, %r1418, %r1419, %r1420}, [%rd114+-4];
	or.b32  	%r1421, %r957, 1900544;
	add.s32 	%r1422, %r24, %r1421;
	shr.s32 	%r1423, %r1422, 31;
	shr.u32 	%r1424, %r1423, 3;
	add.s32 	%r1425, %r1422, %r1424;
	shr.s32 	%r1426, %r1425, 29;
	setp.lt.s32 	%p226, %r1422, 0;
	and.b32  	%r1427, %r1425, -536870912;
	setp.ne.s32 	%p227, %r1427, %r1422;
	and.pred  	%p228, %p226, %p227;
	selp.u32 	%r1428, 1, 0, %p228;
	sub.s32 	%r1429, %r1428, %r1426;
	shl.b32 	%r1430, %r1429, 29;
	or.b32  	%r1431, %r1422, 1;
	add.s32 	%r1432, %r1431, %r1430;
	mul.wide.s32 	%rd115, %r1432, 4;
	add.s64 	%rd116, %rd2, %rd115;
	ld.global.v4.u32 	{%r1433, %r1434, %r1435, %r1436}, [%rd116+-4];
	or.b32  	%r1437, %r957, 1966080;
	add.s32 	%r1438, %r24, %r1437;
	shr.s32 	%r1439, %r1438, 31;
	shr.u32 	%r1440, %r1439, 3;
	add.s32 	%r1441, %r1438, %r1440;
	shr.s32 	%r1442, %r1441, 29;
	setp.lt.s32 	%p229, %r1438, 0;
	and.b32  	%r1443, %r1441, -536870912;
	setp.ne.s32 	%p230, %r1443, %r1438;
	and.pred  	%p231, %p229, %p230;
	selp.u32 	%r1444, 1, 0, %p231;
	sub.s32 	%r1445, %r1444, %r1442;
	shl.b32 	%r1446, %r1445, 29;
	or.b32  	%r1447, %r1438, 1;
	add.s32 	%r1448, %r1447, %r1446;
	mul.wide.s32 	%rd117, %r1448, 4;
	add.s64 	%rd118, %rd2, %rd117;
	ld.global.v4.u32 	{%r1449, %r1450, %r1451, %r1452}, [%rd118+-4];
	or.b32  	%r1453, %r957, 2031616;
	add.s32 	%r1454, %r24, %r1453;
	shr.s32 	%r1455, %r1454, 31;
	shr.u32 	%r1456, %r1455, 3;
	add.s32 	%r1457, %r1454, %r1456;
	shr.s32 	%r1458, %r1457, 29;
	setp.lt.s32 	%p232, %r1454, 0;
	and.b32  	%r1459, %r1457, -536870912;
	setp.ne.s32 	%p233, %r1459, %r1454;
	and.pred  	%p234, %p232, %p233;
	selp.u32 	%r1460, 1, 0, %p234;
	sub.s32 	%r1461, %r1460, %r1458;
	shl.b32 	%r1462, %r1461, 29;
	or.b32  	%r1463, %r1454, 1;
	add.s32 	%r1464, %r1463, %r1462;
	mul.wide.s32 	%rd119, %r1464, 4;
	add.s64 	%rd120, %rd2, %rd119;
	ld.global.v4.u32 	{%r1465, %r1466, %r1467, %r1468}, [%rd120+-4];
	selp.b32 	%r1469, %r971, %r969, %p138;
	shfl.sync.bfly.b32	%r1470, %r1469, 8, 31, -1;
	selp.b32 	%r444, %r969, %r1470, %p138;
	selp.b32 	%r445, %r1470, %r971, %p138;
	selp.b32 	%r1471, %r972, %r970, %p138;
	shfl.sync.bfly.b32	%r1472, %r1471, 8, 31, -1;
	selp.b32 	%r452, %r970, %r1472, %p138;
	selp.b32 	%r453, %r1472, %r972, %p138;
	selp.b32 	%r1473, %r987, %r985, %p138;
	shfl.sync.bfly.b32	%r1474, %r1473, 8, 31, -1;
	selp.b32 	%r460, %r985, %r1474, %p138;
	selp.b32 	%r461, %r1474, %r987, %p138;
	selp.b32 	%r1475, %r988, %r986, %p138;
	shfl.sync.bfly.b32	%r1476, %r1475, 8, 31, -1;
	selp.b32 	%r468, %r986, %r1476, %p138;
	selp.b32 	%r469, %r1476, %r988, %p138;
	selp.b32 	%r1477, %r1003, %r1001, %p138;
	shfl.sync.bfly.b32	%r1478, %r1477, 8, 31, -1;
	selp.b32 	%r476, %r1001, %r1478, %p138;
	selp.b32 	%r477, %r1478, %r1003, %p138;
	selp.b32 	%r1479, %r1004, %r1002, %p138;
	shfl.sync.bfly.b32	%r1480, %r1479, 8, 31, -1;
	selp.b32 	%r484, %r1002, %r1480, %p138;
	selp.b32 	%r485, %r1480, %r1004, %p138;
	selp.b32 	%r1481, %r1019, %r1017, %p138;
	shfl.sync.bfly.b32	%r1482, %r1481, 8, 31, -1;
	selp.b32 	%r492, %r1017, %r1482, %p138;
	selp.b32 	%r493, %r1482, %r1019, %p138;
	selp.b32 	%r1483, %r1020, %r1018, %p138;
	shfl.sync.bfly.b32	%r1484, %r1483, 8, 31, -1;
	selp.b32 	%r500, %r1018, %r1484, %p138;
	selp.b32 	%r501, %r1484, %r1020, %p138;
	selp.b32 	%r1485, %r1035, %r1033, %p138;
	shfl.sync.bfly.b32	%r1486, %r1485, 8, 31, -1;
	selp.b32 	%r508, %r1033, %r1486, %p138;
	selp.b32 	%r509, %r1486, %r1035, %p138;
	selp.b32 	%r1487, %r1036, %r1034, %p138;
	shfl.sync.bfly.b32	%r1488, %r1487, 8, 31, -1;
	selp.b32 	%r516, %r1034, %r1488, %p138;
	selp.b32 	%r517, %r1488, %r1036, %p138;
	selp.b32 	%r1489, %r1051, %r1049, %p138;
	shfl.sync.bfly.b32	%r1490, %r1489, 8, 31, -1;
	selp.b32 	%r524, %r1049, %r1490, %p138;
	selp.b32 	%r525, %r1490, %r1051, %p138;
	selp.b32 	%r1491, %r1052, %r1050, %p138;
	shfl.sync.bfly.b32	%r1492, %r1491, 8, 31, -1;
	selp.b32 	%r532, %r1050, %r1492, %p138;
	selp.b32 	%r533, %r1492, %r1052, %p138;
	selp.b32 	%r1493, %r1067, %r1065, %p138;
	shfl.sync.bfly.b32	%r1494, %r1493, 8, 31, -1;
	selp.b32 	%r540, %r1065, %r1494, %p138;
	selp.b32 	%r541, %r1494, %r1067, %p138;
	selp.b32 	%r1495, %r1068, %r1066, %p138;
	shfl.sync.bfly.b32	%r1496, %r1495, 8, 31, -1;
	selp.b32 	%r548, %r1066, %r1496, %p138;
	selp.b32 	%r549, %r1496, %r1068, %p138;
	selp.b32 	%r1497, %r1083, %r1081, %p138;
	shfl.sync.bfly.b32	%r1498, %r1497, 8, 31, -1;
	selp.b32 	%r556, %r1081, %r1498, %p138;
	selp.b32 	%r557, %r1498, %r1083, %p138;
	selp.b32 	%r1499, %r1084, %r1082, %p138;
	shfl.sync.bfly.b32	%r1500, %r1499, 8, 31, -1;
	selp.b32 	%r564, %r1082, %r1500, %p138;
	selp.b32 	%r565, %r1500, %r1084, %p138;
	selp.b32 	%r1501, %r1099, %r1097, %p138;
	shfl.sync.bfly.b32	%r1502, %r1501, 8, 31, -1;
	selp.b32 	%r572, %r1097, %r1502, %p138;
	selp.b32 	%r573, %r1502, %r1099, %p138;
	selp.b32 	%r1503, %r1100, %r1098, %p138;
	shfl.sync.bfly.b32	%r1504, %r1503, 8, 31, -1;
	selp.b32 	%r580, %r1098, %r1504, %p138;
	selp.b32 	%r581, %r1504, %r1100, %p138;
	selp.b32 	%r1505, %r1115, %r1113, %p138;
	shfl.sync.bfly.b32	%r1506, %r1505, 8, 31, -1;
	selp.b32 	%r588, %r1113, %r1506, %p138;
	selp.b32 	%r589, %r1506, %r1115, %p138;
	selp.b32 	%r1507, %r1116, %r1114, %p138;
	shfl.sync.bfly.b32	%r1508, %r1507, 8, 31, -1;
	selp.b32 	%r596, %r1114, %r1508, %p138;
	selp.b32 	%r597, %r1508, %r1116, %p138;
	selp.b32 	%r1509, %r1131, %r1129, %p138;
	shfl.sync.bfly.b32	%r1510, %r1509, 8, 31, -1;
	selp.b32 	%r604, %r1129, %r1510, %p138;
	selp.b32 	%r605, %r1510, %r1131, %p138;
	selp.b32 	%r1511, %r1132, %r1130, %p138;
	shfl.sync.bfly.b32	%r1512, %r1511, 8, 31, -1;
	selp.b32 	%r612, %r1130, %r1512, %p138;
	selp.b32 	%r613, %r1512, %r1132, %p138;
	selp.b32 	%r1513, %r1147, %r1145, %p138;
	shfl.sync.bfly.b32	%r1514, %r1513, 8, 31, -1;
	selp.b32 	%r620, %r1145, %r1514, %p138;
	selp.b32 	%r621, %r1514, %r1147, %p138;
	selp.b32 	%r1515, %r1148, %r1146, %p138;
	shfl.sync.bfly.b32	%r1516, %r1515, 8, 31, -1;
	selp.b32 	%r628, %r1146, %r1516, %p138;
	selp.b32 	%r629, %r1516, %r1148, %p138;
	selp.b32 	%r1517, %r1163, %r1161, %p138;
	shfl.sync.bfly.b32	%r1518, %r1517, 8, 31, -1;
	selp.b32 	%r636, %r1161, %r1518, %p138;
	selp.b32 	%r637, %r1518, %r1163, %p138;
	selp.b32 	%r1519, %r1164, %r1162, %p138;
	shfl.sync.bfly.b32	%r1520, %r1519, 8, 31, -1;
	selp.b32 	%r644, %r1162, %r1520, %p138;
	selp.b32 	%r645, %r1520, %r1164, %p138;
	selp.b32 	%r1521, %r1179, %r1177, %p138;
	shfl.sync.bfly.b32	%r1522, %r1521, 8, 31, -1;
	selp.b32 	%r652, %r1177, %r1522, %p138;
	selp.b32 	%r653, %r1522, %r1179, %p138;
	selp.b32 	%r1523, %r1180, %r1178, %p138;
	shfl.sync.bfly.b32	%r1524, %r1523, 8, 31, -1;
	selp.b32 	%r660, %r1178, %r1524, %p138;
	selp.b32 	%r661, %r1524, %r1180, %p138;
	selp.b32 	%r1525, %r1195, %r1193, %p138;
	shfl.sync.bfly.b32	%r1526, %r1525, 8, 31, -1;
	selp.b32 	%r668, %r1193, %r1526, %p138;
	selp.b32 	%r669, %r1526, %r1195, %p138;
	selp.b32 	%r1527, %r1196, %r1194, %p138;
	shfl.sync.bfly.b32	%r1528, %r1527, 8, 31, -1;
	selp.b32 	%r676, %r1194, %r1528, %p138;
	selp.b32 	%r677, %r1528, %r1196, %p138;
	selp.b32 	%r1529, %r1211, %r1209, %p138;
	shfl.sync.bfly.b32	%r1530, %r1529, 8, 31, -1;
	selp.b32 	%r684, %r1209, %r1530, %p138;
	selp.b32 	%r685, %r1530, %r1211, %p138;
	selp.b32 	%r1531, %r1212, %r1210, %p138;
	shfl.sync.bfly.b32	%r1532, %r1531, 8, 31, -1;
	selp.b32 	%r692, %r1210, %r1532, %p138;
	selp.b32 	%r693, %r1532, %r1212, %p138;
	selp.b32 	%r1533, %r1227, %r1225, %p138;
	shfl.sync.bfly.b32	%r1534, %r1533, 8, 31, -1;
	selp.b32 	%r700, %r1225, %r1534, %p138;
	selp.b32 	%r701, %r1534, %r1227, %p138;
	selp.b32 	%r1535, %r1228, %r1226, %p138;
	shfl.sync.bfly.b32	%r1536, %r1535, 8, 31, -1;
	selp.b32 	%r708, %r1226, %r1536, %p138;
	selp.b32 	%r709, %r1536, %r1228, %p138;
	selp.b32 	%r1537, %r1243, %r1241, %p138;
	shfl.sync.bfly.b32	%r1538, %r1537, 8, 31, -1;
	selp.b32 	%r716, %r1241, %r1538, %p138;
	selp.b32 	%r717, %r1538, %r1243, %p138;
	selp.b32 	%r1539, %r1244, %r1242, %p138;
	shfl.sync.bfly.b32	%r1540, %r1539, 8, 31, -1;
	selp.b32 	%r724, %r1242, %r1540, %p138;
	selp.b32 	%r725, %r1540, %r1244, %p138;
	selp.b32 	%r1541, %r1259, %r1257, %p138;
	shfl.sync.bfly.b32	%r1542, %r1541, 8, 31, -1;
	selp.b32 	%r732, %r1257, %r1542, %p138;
	selp.b32 	%r733, %r1542, %r1259, %p138;
	selp.b32 	%r1543, %r1260, %r1258, %p138;
	shfl.sync.bfly.b32	%r1544, %r1543, 8, 31, -1;
	selp.b32 	%r740, %r1258, %r1544, %p138;
	selp.b32 	%r741, %r1544, %r1260, %p138;
	selp.b32 	%r1545, %r1275, %r1273, %p138;
	shfl.sync.bfly.b32	%r1546, %r1545, 8, 31, -1;
	selp.b32 	%r748, %r1273, %r1546, %p138;
	selp.b32 	%r749, %r1546, %r1275, %p138;
	selp.b32 	%r1547, %r1276, %r1274, %p138;
	shfl.sync.bfly.b32	%r1548, %r1547, 8, 31, -1;
	selp.b32 	%r756, %r1274, %r1548, %p138;
	selp.b32 	%r757, %r1548, %r1276, %p138;
	selp.b32 	%r1549, %r1291, %r1289, %p138;
	shfl.sync.bfly.b32	%r1550, %r1549, 8, 31, -1;
	selp.b32 	%r764, %r1289, %r1550, %p138;
	selp.b32 	%r765, %r1550, %r1291, %p138;
	selp.b32 	%r1551, %r1292, %r1290, %p138;
	shfl.sync.bfly.b32	%r1552, %r1551, 8, 31, -1;
	selp.b32 	%r772, %r1290, %r1552, %p138;
	selp.b32 	%r773, %r1552, %r1292, %p138;
	selp.b32 	%r1553, %r1307, %r1305, %p138;
	shfl.sync.bfly.b32	%r1554, %r1553, 8, 31, -1;
	selp.b32 	%r780, %r1305, %r1554, %p138;
	selp.b32 	%r781, %r1554, %r1307, %p138;
	selp.b32 	%r1555, %r1308, %r1306, %p138;
	shfl.sync.bfly.b32	%r1556, %r1555, 8, 31, -1;
	selp.b32 	%r788, %r1306, %r1556, %p138;
	selp.b32 	%r789, %r1556, %r1308, %p138;
	selp.b32 	%r1557, %r1323, %r1321, %p138;
	shfl.sync.bfly.b32	%r1558, %r1557, 8, 31, -1;
	selp.b32 	%r796, %r1321, %r1558, %p138;
	selp.b32 	%r797, %r1558, %r1323, %p138;
	selp.b32 	%r1559, %r1324, %r1322, %p138;
	shfl.sync.bfly.b32	%r1560, %r1559, 8, 31, -1;
	selp.b32 	%r804, %r1322, %r1560, %p138;
	selp.b32 	%r805, %r1560, %r1324, %p138;
	selp.b32 	%r1561, %r1339, %r1337, %p138;
	shfl.sync.bfly.b32	%r1562, %r1561, 8, 31, -1;
	selp.b32 	%r812, %r1337, %r1562, %p138;
	selp.b32 	%r813, %r1562, %r1339, %p138;
	selp.b32 	%r1563, %r1340, %r1338, %p138;
	shfl.sync.bfly.b32	%r1564, %r1563, 8, 31, -1;
	selp.b32 	%r820, %r1338, %r1564, %p138;
	selp.b32 	%r821, %r1564, %r1340, %p138;
	selp.b32 	%r1565, %r1355, %r1353, %p138;
	shfl.sync.bfly.b32	%r1566, %r1565, 8, 31, -1;
	selp.b32 	%r828, %r1353, %r1566, %p138;
	selp.b32 	%r829, %r1566, %r1355, %p138;
	selp.b32 	%r1567, %r1356, %r1354, %p138;
	shfl.sync.bfly.b32	%r1568, %r1567, 8, 31, -1;
	selp.b32 	%r836, %r1354, %r1568, %p138;
	selp.b32 	%r837, %r1568, %r1356, %p138;
	selp.b32 	%r1569, %r1371, %r1369, %p138;
	shfl.sync.bfly.b32	%r1570, %r1569, 8, 31, -1;
	selp.b32 	%r844, %r1369, %r1570, %p138;
	selp.b32 	%r845, %r1570, %r1371, %p138;
	selp.b32 	%r1571, %r1372, %r1370, %p138;
	shfl.sync.bfly.b32	%r1572, %r1571, 8, 31, -1;
	selp.b32 	%r852, %r1370, %r1572, %p138;
	selp.b32 	%r853, %r1572, %r1372, %p138;
	selp.b32 	%r1573, %r1387, %r1385, %p138;
	shfl.sync.bfly.b32	%r1574, %r1573, 8, 31, -1;
	selp.b32 	%r860, %r1385, %r1574, %p138;
	selp.b32 	%r861, %r1574, %r1387, %p138;
	selp.b32 	%r1575, %r1388, %r1386, %p138;
	shfl.sync.bfly.b32	%r1576, %r1575, 8, 31, -1;
	selp.b32 	%r868, %r1386, %r1576, %p138;
	selp.b32 	%r869, %r1576, %r1388, %p138;
	selp.b32 	%r1577, %r1403, %r1401, %p138;
	shfl.sync.bfly.b32	%r1578, %r1577, 8, 31, -1;
	selp.b32 	%r876, %r1401, %r1578, %p138;
	selp.b32 	%r877, %r1578, %r1403, %p138;
	selp.b32 	%r1579, %r1404, %r1402, %p138;
	shfl.sync.bfly.b32	%r1580, %r1579, 8, 31, -1;
	selp.b32 	%r884, %r1402, %r1580, %p138;
	selp.b32 	%r885, %r1580, %r1404, %p138;
	selp.b32 	%r1581, %r1419, %r1417, %p138;
	shfl.sync.bfly.b32	%r1582, %r1581, 8, 31, -1;
	selp.b32 	%r892, %r1417, %r1582, %p138;
	selp.b32 	%r893, %r1582, %r1419, %p138;
	selp.b32 	%r1583, %r1420, %r1418, %p138;
	shfl.sync.bfly.b32	%r1584, %r1583, 8, 31, -1;
	selp.b32 	%r900, %r1418, %r1584, %p138;
	selp.b32 	%r901, %r1584, %r1420, %p138;
	selp.b32 	%r1585, %r1435, %r1433, %p138;
	shfl.sync.bfly.b32	%r1586, %r1585, 8, 31, -1;
	selp.b32 	%r908, %r1433, %r1586, %p138;
	selp.b32 	%r909, %r1586, %r1435, %p138;
	selp.b32 	%r1587, %r1436, %r1434, %p138;
	shfl.sync.bfly.b32	%r1588, %r1587, 8, 31, -1;
	selp.b32 	%r916, %r1434, %r1588, %p138;
	selp.b32 	%r917, %r1588, %r1436, %p138;
	selp.b32 	%r1589, %r1451, %r1449, %p138;
	shfl.sync.bfly.b32	%r1590, %r1589, 8, 31, -1;
	selp.b32 	%r924, %r1449, %r1590, %p138;
	selp.b32 	%r925, %r1590, %r1451, %p138;
	selp.b32 	%r1591, %r1452, %r1450, %p138;
	shfl.sync.bfly.b32	%r1592, %r1591, 8, 31, -1;
	selp.b32 	%r932, %r1450, %r1592, %p138;
	selp.b32 	%r933, %r1592, %r1452, %p138;
	selp.b32 	%r1593, %r1467, %r1465, %p138;
	shfl.sync.bfly.b32	%r1594, %r1593, 8, 31, -1;
	selp.b32 	%r940, %r1465, %r1594, %p138;
	selp.b32 	%r941, %r1594, %r1467, %p138;
	selp.b32 	%r1595, %r1468, %r1466, %p138;
	shfl.sync.bfly.b32	%r1596, %r1595, 8, 31, -1;
	selp.b32 	%r948, %r1466, %r1596, %p138;
	selp.b32 	%r949, %r1596, %r1468, %p138;
	mov.u32 	%r950, 21520;
	// begin inline asm
	prmt.b32 %r443, %r444, %r445, %r950;
	// end inline asm
	mov.u32 	%r954, 30258;
	// begin inline asm
	prmt.b32 %r447, %r444, %r445, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r451, %r452, %r453, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r455, %r452, %r453, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r459, %r460, %r461, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r463, %r460, %r461, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r467, %r468, %r469, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r471, %r468, %r469, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r475, %r476, %r477, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r479, %r476, %r477, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r483, %r484, %r485, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r487, %r484, %r485, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r491, %r492, %r493, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r495, %r492, %r493, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r499, %r500, %r501, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r503, %r500, %r501, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r507, %r508, %r509, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r511, %r508, %r509, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r515, %r516, %r517, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r519, %r516, %r517, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r523, %r524, %r525, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r527, %r524, %r525, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r531, %r532, %r533, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r535, %r532, %r533, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r539, %r540, %r541, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r543, %r540, %r541, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r547, %r548, %r549, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r551, %r548, %r549, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r555, %r556, %r557, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r559, %r556, %r557, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r563, %r564, %r565, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r567, %r564, %r565, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r571, %r572, %r573, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r575, %r572, %r573, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r579, %r580, %r581, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r583, %r580, %r581, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r587, %r588, %r589, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r591, %r588, %r589, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r595, %r596, %r597, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r599, %r596, %r597, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r603, %r604, %r605, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r607, %r604, %r605, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r611, %r612, %r613, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r615, %r612, %r613, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r619, %r620, %r621, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r623, %r620, %r621, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r627, %r628, %r629, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r631, %r628, %r629, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r635, %r636, %r637, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r639, %r636, %r637, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r643, %r644, %r645, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r647, %r644, %r645, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r651, %r652, %r653, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r655, %r652, %r653, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r659, %r660, %r661, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r663, %r660, %r661, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r667, %r668, %r669, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r671, %r668, %r669, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r675, %r676, %r677, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r679, %r676, %r677, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r683, %r684, %r685, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r687, %r684, %r685, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r691, %r692, %r693, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r695, %r692, %r693, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r699, %r700, %r701, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r703, %r700, %r701, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r707, %r708, %r709, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r711, %r708, %r709, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r715, %r716, %r717, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r719, %r716, %r717, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r723, %r724, %r725, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r727, %r724, %r725, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r731, %r732, %r733, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r735, %r732, %r733, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r739, %r740, %r741, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r743, %r740, %r741, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r747, %r748, %r749, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r751, %r748, %r749, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r755, %r756, %r757, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r759, %r756, %r757, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r763, %r764, %r765, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r767, %r764, %r765, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r771, %r772, %r773, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r775, %r772, %r773, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r779, %r780, %r781, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r783, %r780, %r781, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r787, %r788, %r789, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r791, %r788, %r789, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r795, %r796, %r797, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r799, %r796, %r797, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r803, %r804, %r805, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r807, %r804, %r805, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r811, %r812, %r813, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r815, %r812, %r813, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r819, %r820, %r821, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r823, %r820, %r821, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r827, %r828, %r829, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r831, %r828, %r829, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r835, %r836, %r837, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r839, %r836, %r837, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r843, %r844, %r845, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r847, %r844, %r845, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r851, %r852, %r853, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r855, %r852, %r853, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r859, %r860, %r861, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r863, %r860, %r861, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r867, %r868, %r869, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r871, %r868, %r869, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r875, %r876, %r877, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r879, %r876, %r877, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r883, %r884, %r885, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r887, %r884, %r885, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r891, %r892, %r893, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r895, %r892, %r893, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r899, %r900, %r901, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r903, %r900, %r901, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r907, %r908, %r909, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r911, %r908, %r909, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r915, %r916, %r917, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r919, %r916, %r917, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r923, %r924, %r925, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r927, %r924, %r925, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r931, %r932, %r933, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r935, %r932, %r933, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r939, %r940, %r941, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r943, %r940, %r941, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r947, %r948, %r949, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r951, %r948, %r949, %r954;
	// end inline asm
	or.b32  	%r33, %r32, %r27;
	st.shared.u32 	[%rd7], %r443;
	st.shared.u32 	[%rd8+128], %r447;
	st.shared.u32 	[%rd8+4], %r451;
	st.shared.u32 	[%rd8+132], %r455;
	shr.u32 	%r1597, %r33, 1;
	or.b32  	%r34, %r1597, 4;
	and.b32  	%r1598, %r34, 127;
	mad.lo.s32 	%r1599, %r1598, 97, %r26;
	mul.wide.u32 	%rd121, %r1599, 4;
	add.s64 	%rd10, %rd50, %rd121;
	st.shared.u32 	[%rd10], %r459;
	st.shared.u32 	[%rd10+128], %r463;
	st.shared.u32 	[%rd10+4], %r467;
	st.shared.u32 	[%rd10+132], %r471;
	or.b32  	%r35, %r1597, 8;
	and.b32  	%r1600, %r35, 127;
	mad.lo.s32 	%r1601, %r1600, 97, %r26;
	mul.wide.u32 	%rd123, %r1601, 4;
	add.s64 	%rd11, %rd50, %rd123;
	st.shared.u32 	[%rd11], %r475;
	st.shared.u32 	[%rd11+128], %r479;
	st.shared.u32 	[%rd11+4], %r483;
	st.shared.u32 	[%rd11+132], %r487;
	or.b32  	%r36, %r1597, 12;
	and.b32  	%r1602, %r36, 127;
	mad.lo.s32 	%r1603, %r1602, 97, %r26;
	mul.wide.u32 	%rd124, %r1603, 4;
	add.s64 	%rd12, %rd50, %rd124;
	st.shared.u32 	[%rd12], %r491;
	st.shared.u32 	[%rd12+128], %r495;
	st.shared.u32 	[%rd12+4], %r499;
	st.shared.u32 	[%rd12+132], %r503;
	or.b32  	%r37, %r1597, 16;
	and.b32  	%r1604, %r37, 127;
	mad.lo.s32 	%r1605, %r1604, 97, %r26;
	mul.wide.u32 	%rd125, %r1605, 4;
	add.s64 	%rd13, %rd50, %rd125;
	st.shared.u32 	[%rd13], %r507;
	st.shared.u32 	[%rd13+128], %r511;
	st.shared.u32 	[%rd13+4], %r515;
	st.shared.u32 	[%rd13+132], %r519;
	or.b32  	%r38, %r1597, 20;
	and.b32  	%r1606, %r38, 127;
	mad.lo.s32 	%r1607, %r1606, 97, %r26;
	mul.wide.u32 	%rd126, %r1607, 4;
	add.s64 	%rd14, %rd50, %rd126;
	st.shared.u32 	[%rd14], %r523;
	st.shared.u32 	[%rd14+128], %r527;
	st.shared.u32 	[%rd14+4], %r531;
	st.shared.u32 	[%rd14+132], %r535;
	or.b32  	%r39, %r1597, 24;
	and.b32  	%r1608, %r39, 127;
	mad.lo.s32 	%r1609, %r1608, 97, %r26;
	mul.wide.u32 	%rd127, %r1609, 4;
	add.s64 	%rd15, %rd50, %rd127;
	st.shared.u32 	[%rd15], %r539;
	st.shared.u32 	[%rd15+128], %r543;
	st.shared.u32 	[%rd15+4], %r547;
	st.shared.u32 	[%rd15+132], %r551;
	or.b32  	%r40, %r1597, 28;
	and.b32  	%r1610, %r40, 127;
	mad.lo.s32 	%r1611, %r1610, 97, %r26;
	mul.wide.u32 	%rd128, %r1611, 4;
	add.s64 	%rd16, %rd50, %rd128;
	st.shared.u32 	[%rd16], %r555;
	st.shared.u32 	[%rd16+128], %r559;
	st.shared.u32 	[%rd16+4], %r563;
	st.shared.u32 	[%rd16+132], %r567;
	or.b32  	%r41, %r1597, 32;
	and.b32  	%r1612, %r41, 127;
	mad.lo.s32 	%r1613, %r1612, 97, %r26;
	mul.wide.u32 	%rd129, %r1613, 4;
	add.s64 	%rd17, %rd50, %rd129;
	st.shared.u32 	[%rd17], %r571;
	st.shared.u32 	[%rd17+128], %r575;
	st.shared.u32 	[%rd17+4], %r579;
	st.shared.u32 	[%rd17+132], %r583;
	or.b32  	%r42, %r1597, 36;
	and.b32  	%r1614, %r42, 127;
	mad.lo.s32 	%r1615, %r1614, 97, %r26;
	mul.wide.u32 	%rd130, %r1615, 4;
	add.s64 	%rd18, %rd50, %rd130;
	st.shared.u32 	[%rd18], %r587;
	st.shared.u32 	[%rd18+128], %r591;
	st.shared.u32 	[%rd18+4], %r595;
	st.shared.u32 	[%rd18+132], %r599;
	or.b32  	%r43, %r1597, 40;
	and.b32  	%r1616, %r43, 127;
	mad.lo.s32 	%r1617, %r1616, 97, %r26;
	mul.wide.u32 	%rd131, %r1617, 4;
	add.s64 	%rd19, %rd50, %rd131;
	st.shared.u32 	[%rd19], %r603;
	st.shared.u32 	[%rd19+128], %r607;
	st.shared.u32 	[%rd19+4], %r611;
	st.shared.u32 	[%rd19+132], %r615;
	or.b32  	%r44, %r1597, 44;
	and.b32  	%r1618, %r44, 127;
	mad.lo.s32 	%r1619, %r1618, 97, %r26;
	mul.wide.u32 	%rd132, %r1619, 4;
	add.s64 	%rd20, %rd50, %rd132;
	st.shared.u32 	[%rd20], %r619;
	st.shared.u32 	[%rd20+128], %r623;
	st.shared.u32 	[%rd20+4], %r627;
	st.shared.u32 	[%rd20+132], %r631;
	or.b32  	%r45, %r1597, 48;
	and.b32  	%r1620, %r45, 127;
	mad.lo.s32 	%r1621, %r1620, 97, %r26;
	mul.wide.u32 	%rd133, %r1621, 4;
	add.s64 	%rd21, %rd50, %rd133;
	st.shared.u32 	[%rd21], %r635;
	st.shared.u32 	[%rd21+128], %r639;
	st.shared.u32 	[%rd21+4], %r643;
	st.shared.u32 	[%rd21+132], %r647;
	or.b32  	%r46, %r1597, 52;
	and.b32  	%r1622, %r46, 127;
	mad.lo.s32 	%r1623, %r1622, 97, %r26;
	mul.wide.u32 	%rd134, %r1623, 4;
	add.s64 	%rd22, %rd50, %rd134;
	st.shared.u32 	[%rd22], %r651;
	st.shared.u32 	[%rd22+128], %r655;
	st.shared.u32 	[%rd22+4], %r659;
	st.shared.u32 	[%rd22+132], %r663;
	or.b32  	%r47, %r1597, 56;
	and.b32  	%r1624, %r47, 127;
	mad.lo.s32 	%r1625, %r1624, 97, %r26;
	mul.wide.u32 	%rd135, %r1625, 4;
	add.s64 	%rd23, %rd50, %rd135;
	st.shared.u32 	[%rd23], %r667;
	st.shared.u32 	[%rd23+128], %r671;
	st.shared.u32 	[%rd23+4], %r675;
	st.shared.u32 	[%rd23+132], %r679;
	or.b32  	%r48, %r1597, 60;
	and.b32  	%r1626, %r48, 127;
	mad.lo.s32 	%r1627, %r1626, 97, %r26;
	mul.wide.u32 	%rd136, %r1627, 4;
	add.s64 	%rd24, %rd50, %rd136;
	st.shared.u32 	[%rd24], %r683;
	st.shared.u32 	[%rd24+128], %r687;
	st.shared.u32 	[%rd24+4], %r691;
	st.shared.u32 	[%rd24+132], %r695;
	or.b32  	%r49, %r1597, 64;
	and.b32  	%r1628, %r49, 127;
	mad.lo.s32 	%r1629, %r1628, 97, %r26;
	mul.wide.u32 	%rd137, %r1629, 4;
	add.s64 	%rd25, %rd50, %rd137;
	st.shared.u32 	[%rd25], %r699;
	st.shared.u32 	[%rd25+128], %r703;
	st.shared.u32 	[%rd25+4], %r707;
	st.shared.u32 	[%rd25+132], %r711;
	or.b32  	%r50, %r1597, 68;
	and.b32  	%r1630, %r50, 127;
	mad.lo.s32 	%r1631, %r1630, 97, %r26;
	mul.wide.u32 	%rd138, %r1631, 4;
	add.s64 	%rd26, %rd50, %rd138;
	st.shared.u32 	[%rd26], %r715;
	st.shared.u32 	[%rd26+128], %r719;
	st.shared.u32 	[%rd26+4], %r723;
	st.shared.u32 	[%rd26+132], %r727;
	or.b32  	%r51, %r1597, 72;
	and.b32  	%r1632, %r51, 127;
	mad.lo.s32 	%r1633, %r1632, 97, %r26;
	mul.wide.u32 	%rd139, %r1633, 4;
	add.s64 	%rd27, %rd50, %rd139;
	st.shared.u32 	[%rd27], %r731;
	st.shared.u32 	[%rd27+128], %r735;
	st.shared.u32 	[%rd27+4], %r739;
	st.shared.u32 	[%rd27+132], %r743;
	or.b32  	%r52, %r1597, 76;
	and.b32  	%r1634, %r52, 127;
	mad.lo.s32 	%r1635, %r1634, 97, %r26;
	mul.wide.u32 	%rd140, %r1635, 4;
	add.s64 	%rd28, %rd50, %rd140;
	st.shared.u32 	[%rd28], %r747;
	st.shared.u32 	[%rd28+128], %r751;
	st.shared.u32 	[%rd28+4], %r755;
	st.shared.u32 	[%rd28+132], %r759;
	or.b32  	%r53, %r1597, 80;
	and.b32  	%r1636, %r53, 127;
	mad.lo.s32 	%r1637, %r1636, 97, %r26;
	mul.wide.u32 	%rd141, %r1637, 4;
	add.s64 	%rd29, %rd50, %rd141;
	st.shared.u32 	[%rd29], %r763;
	st.shared.u32 	[%rd29+128], %r767;
	st.shared.u32 	[%rd29+4], %r771;
	st.shared.u32 	[%rd29+132], %r775;
	or.b32  	%r54, %r1597, 84;
	and.b32  	%r1638, %r54, 127;
	mad.lo.s32 	%r1639, %r1638, 97, %r26;
	mul.wide.u32 	%rd142, %r1639, 4;
	add.s64 	%rd30, %rd50, %rd142;
	st.shared.u32 	[%rd30], %r779;
	st.shared.u32 	[%rd30+128], %r783;
	st.shared.u32 	[%rd30+4], %r787;
	st.shared.u32 	[%rd30+132], %r791;
	or.b32  	%r55, %r1597, 88;
	and.b32  	%r1640, %r55, 127;
	mad.lo.s32 	%r1641, %r1640, 97, %r26;
	mul.wide.u32 	%rd143, %r1641, 4;
	add.s64 	%rd31, %rd50, %rd143;
	st.shared.u32 	[%rd31], %r795;
	st.shared.u32 	[%rd31+128], %r799;
	st.shared.u32 	[%rd31+4], %r803;
	st.shared.u32 	[%rd31+132], %r807;
	or.b32  	%r56, %r1597, 92;
	and.b32  	%r1642, %r56, 127;
	mad.lo.s32 	%r1643, %r1642, 97, %r26;
	mul.wide.u32 	%rd144, %r1643, 4;
	add.s64 	%rd32, %rd50, %rd144;
	st.shared.u32 	[%rd32], %r811;
	st.shared.u32 	[%rd32+128], %r815;
	st.shared.u32 	[%rd32+4], %r819;
	st.shared.u32 	[%rd32+132], %r823;
	or.b32  	%r57, %r1597, 96;
	and.b32  	%r1644, %r57, 127;
	mad.lo.s32 	%r1645, %r1644, 97, %r26;
	mul.wide.u32 	%rd145, %r1645, 4;
	add.s64 	%rd33, %rd50, %rd145;
	st.shared.u32 	[%rd33], %r827;
	st.shared.u32 	[%rd33+128], %r831;
	st.shared.u32 	[%rd33+4], %r835;
	st.shared.u32 	[%rd33+132], %r839;
	or.b32  	%r58, %r1597, 100;
	and.b32  	%r1646, %r58, 127;
	mad.lo.s32 	%r1647, %r1646, 97, %r26;
	mul.wide.u32 	%rd146, %r1647, 4;
	add.s64 	%rd34, %rd50, %rd146;
	st.shared.u32 	[%rd34], %r843;
	st.shared.u32 	[%rd34+128], %r847;
	st.shared.u32 	[%rd34+4], %r851;
	st.shared.u32 	[%rd34+132], %r855;
	or.b32  	%r59, %r1597, 104;
	and.b32  	%r1648, %r59, 127;
	mad.lo.s32 	%r1649, %r1648, 97, %r26;
	mul.wide.u32 	%rd147, %r1649, 4;
	add.s64 	%rd35, %rd50, %rd147;
	st.shared.u32 	[%rd35], %r859;
	st.shared.u32 	[%rd35+128], %r863;
	st.shared.u32 	[%rd35+4], %r867;
	st.shared.u32 	[%rd35+132], %r871;
	or.b32  	%r60, %r1597, 108;
	and.b32  	%r1650, %r60, 127;
	mad.lo.s32 	%r1651, %r1650, 97, %r26;
	mul.wide.u32 	%rd148, %r1651, 4;
	add.s64 	%rd36, %rd50, %rd148;
	st.shared.u32 	[%rd36], %r875;
	st.shared.u32 	[%rd36+128], %r879;
	st.shared.u32 	[%rd36+4], %r883;
	st.shared.u32 	[%rd36+132], %r887;
	or.b32  	%r61, %r1597, 112;
	and.b32  	%r1652, %r61, 127;
	mad.lo.s32 	%r1653, %r1652, 97, %r26;
	mul.wide.u32 	%rd149, %r1653, 4;
	add.s64 	%rd37, %rd50, %rd149;
	st.shared.u32 	[%rd37], %r891;
	st.shared.u32 	[%rd37+128], %r895;
	st.shared.u32 	[%rd37+4], %r899;
	st.shared.u32 	[%rd37+132], %r903;
	or.b32  	%r62, %r1597, 116;
	and.b32  	%r1654, %r62, 127;
	mad.lo.s32 	%r1655, %r1654, 97, %r26;
	mul.wide.u32 	%rd150, %r1655, 4;
	add.s64 	%rd38, %rd50, %rd150;
	st.shared.u32 	[%rd38], %r907;
	st.shared.u32 	[%rd38+128], %r911;
	st.shared.u32 	[%rd38+4], %r915;
	st.shared.u32 	[%rd38+132], %r919;
	or.b32  	%r63, %r1597, 120;
	and.b32  	%r1656, %r63, 127;
	mad.lo.s32 	%r1657, %r1656, 97, %r26;
	mul.wide.u32 	%rd151, %r1657, 4;
	add.s64 	%rd39, %rd50, %rd151;
	st.shared.u32 	[%rd39], %r923;
	st.shared.u32 	[%rd39+128], %r927;
	st.shared.u32 	[%rd39+4], %r931;
	st.shared.u32 	[%rd39+132], %r935;
	or.b32  	%r64, %r1597, 124;
	and.b32  	%r1658, %r64, 127;
	mad.lo.s32 	%r1659, %r1658, 97, %r26;
	mul.wide.u32 	%rd152, %r1659, 4;
	add.s64 	%rd40, %rd50, %rd152;
	st.shared.u32 	[%rd40], %r939;
	st.shared.u32 	[%rd40+128], %r943;
	st.shared.u32 	[%rd40+4], %r947;
	st.shared.u32 	[%rd40+132], %r951;
	bar.sync 	0;
	mov.u64 	%rd542, %rd56;
	mov.u32 	%r2863, %r2857;
$L__BB0_32:                             // %pass16366
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2857, %r2862;
	mov.u32 	%r2862, %r2861;
	add.s64 	%rd153, %rd9, %rd542;
	ld.shared.u32 	%r2861, [%rd153];
	mov.u16 	%rs27, 25600;
	// begin inline asm
	mov.b32 %r1665, {%rs27, %rs27};
	// end inline asm
	mov.u16 	%rs29, 21504;
	// begin inline asm
	mov.b32 %r1676, {%rs29, %rs29};
	// end inline asm
	xor.b32  	%r1664, %r2861, -2004318072;
	mov.u32 	%r1663, 983055;
	// begin inline asm
	lop3.b32 %r1662, %r1663, %r1664, %r1665, 202;
	// end inline asm
	mov.u16 	%rs31, 18432;
	// begin inline asm
	mov.b32 %r1666, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1667, %r1665, %r1666;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1670, %r1662, %r1667;
	// end inline asm
	mov.u32 	%r1674, 15728880;
	// begin inline asm
	lop3.b32 %r1673, %r1674, %r1664, %r1676, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1677, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1678, %r1676, %r1677;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1681, %r1673, %r1678;
	// end inline asm
	shr.u32 	%r1686, %r1664, 8;
	// begin inline asm
	lop3.b32 %r1684, %r1663, %r1686, %r1665, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1688, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1689, %r1665, %r1688;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1692, %r1684, %r1689;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1695, %r1674, %r1686, %r1676, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1699, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1700, %r1676, %r1699;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1703, %r1695, %r1700;
	// end inline asm
	// begin inline asm
	mov.b32 %r1711, {%rs27, %rs27};
	// end inline asm
	// begin inline asm
	mov.b32 %r1722, {%rs29, %rs29};
	// end inline asm
	xor.b32  	%r1710, %r2863, -2004318072;
	// begin inline asm
	lop3.b32 %r1708, %r1663, %r1710, %r1711, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1712, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1713, %r1711, %r1712;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1716, %r1708, %r1713;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1719, %r1674, %r1710, %r1722, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1723, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1724, %r1722, %r1723;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1727, %r1719, %r1724;
	// end inline asm
	shr.u32 	%r1732, %r1710, 8;
	// begin inline asm
	lop3.b32 %r1730, %r1663, %r1732, %r1711, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1734, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1735, %r1711, %r1734;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1738, %r1730, %r1735;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1741, %r1674, %r1732, %r1722, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1745, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1746, %r1722, %r1745;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1749, %r1741, %r1746;
	// end inline asm
	mov.u32 	%r1757, 0;
	// begin inline asm
	fma.rn.f16x2 %r1754, %r244, %r1716, %r1757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1760, %r244, %r1727, %r1757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1766, %r244, %r1738, %r1757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1772, %r244, %r1749, %r1757;
	// end inline asm
	// begin inline asm
	mov.b32 %r1781, {%rs27, %rs27};
	// end inline asm
	// begin inline asm
	mov.b32 %r1792, {%rs29, %rs29};
	// end inline asm
	xor.b32  	%r1780, %r2857, -2004318072;
	// begin inline asm
	lop3.b32 %r1778, %r1663, %r1780, %r1781, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1782, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1783, %r1781, %r1782;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1786, %r1778, %r1783;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1789, %r1674, %r1780, %r1792, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1793, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1794, %r1792, %r1793;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1797, %r1789, %r1794;
	// end inline asm
	shr.u32 	%r1802, %r1780, 8;
	// begin inline asm
	lop3.b32 %r1800, %r1663, %r1802, %r1781, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1804, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1805, %r1781, %r1804;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1808, %r1800, %r1805;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1811, %r1674, %r1802, %r1792, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1815, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1816, %r1792, %r1815;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1819, %r1811, %r1816;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1822, %r273;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1824, %r1822, %r1786, %r1754;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1828, %r273;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1830, %r1828, %r1797, %r1760;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1834, %r273;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1836, %r1834, %r1808, %r1766;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1840, %r273;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1842, %r1840, %r1819, %r1772;
	// end inline asm
	// begin inline asm
	mov.b32 %r1851, {%rs27, %rs27};
	// end inline asm
	// begin inline asm
	mov.b32 %r1862, {%rs29, %rs29};
	// end inline asm
	xor.b32  	%r1850, %r2862, -2004318072;
	// begin inline asm
	lop3.b32 %r1848, %r1663, %r1850, %r1851, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1852, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1853, %r1851, %r1852;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1856, %r1848, %r1853;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1859, %r1674, %r1850, %r1862, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1863, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1864, %r1862, %r1863;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1867, %r1859, %r1864;
	// end inline asm
	shr.u32 	%r1872, %r1850, 8;
	// begin inline asm
	lop3.b32 %r1870, %r1663, %r1872, %r1851, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1874, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1875, %r1851, %r1874;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1878, %r1870, %r1875;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1881, %r1674, %r1872, %r1862, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1885, {%rs31, %rs31};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1886, %r1862, %r1885;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1889, %r1881, %r1886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1894, %r302, %r1856, %r1824;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1900, %r302, %r1867, %r1830;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1906, %r302, %r1878, %r1836;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1912, %r302, %r1889, %r1842;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1916, %r331;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1947, %r1916, %r1670, %r1894;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1922, %r331;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1944, %r1922, %r1681, %r1900;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1928, %r331;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1956, %r1928, %r1692, %r1906;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1934, %r331;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1953, %r1934, %r1703, %r1912;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1940, %r337;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1942, %r1940, %r1944;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1945, %r334, %r1947, %r1942;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1949, %r337;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1951, %r1949, %r1953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1954, %r334, %r1956, %r1951;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1958, %r337, %r1947;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1961, %r334, %r1944, %r1958;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1965, %r337, %r1956;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1968, %r334, %r1953, %r1965;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1972, %r1973}, {%r340, %r346, %r343, %r349}, {%r1945, %r1961}, {%r1757, %r1757};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1982, %r1983}, {%r340, %r346, %r343, %r349}, {%r1954, %r1968}, {%r1757, %r1757};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1992, %r1993}, {%r352, %r358, %r355, %r361}, {%r1972, %r1973}, {%r1757, %r1757};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2002, %r2003}, {%r352, %r358, %r355, %r361}, {%r1982, %r1983}, {%r1757, %r1757};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2012, %r5, %r1992;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2015, %r5, %r1993;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2018, %r5, %r2002;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2021, %r5, %r2003;
	// end inline asm
	mov.u16 	%rs75, -14592;
	// begin inline asm
	mov.b32 %r2024, {%rs75, %rs75};
	// end inline asm
	mov.u16 	%rs77, 18176;
	// begin inline asm
	mov.b32 %r2025, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2026, %r2012, %r2024;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2029, %r2026, %r2025;
	// end inline asm
	// begin inline asm
	mov.b32 %r2032, {%rs75, %rs75};
	// end inline asm
	// begin inline asm
	mov.b32 %r2033, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2034, %r2015, %r2032;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2037, %r2034, %r2033;
	// end inline asm
	// begin inline asm
	mov.b32 %r2040, {%rs75, %rs75};
	// end inline asm
	// begin inline asm
	mov.b32 %r2041, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2042, %r2018, %r2040;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2045, %r2042, %r2041;
	// end inline asm
	// begin inline asm
	mov.b32 %r2048, {%rs75, %rs75};
	// end inline asm
	// begin inline asm
	mov.b32 %r2049, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2050, %r2021, %r2048;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2053, %r2050, %r2049;
	// end inline asm
	mov.u16 	%rs91, 26112;
	// begin inline asm
	mov.b32 %r2059, {%rs91, %rs91};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2057, %r2029, %r2059;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2060, %r2037, %r2059;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2063, %r2045, %r2059;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2066, %r2053, %r2059;
	// end inline asm
	mov.u32 	%r2072, 25152;
	// begin inline asm
	prmt.b32 %r2069, %r2057, %r2063, %r2072;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2073, %r2060, %r2066, %r2072;
	// end inline asm
	shl.b32 	%r2080, %r2073, 4;
	mov.u32 	%r2078, 252645135;
	// begin inline asm
	lop3.b32 %r2077, %r2078, %r2069, %r2080, 202;
	// end inline asm
	st.shared.u32 	[%rd153], %r2077;
	add.s64 	%rd542, %rd542, 388;
	cvt.u32.u64 	%r2081, %rd542;
	setp.eq.s32 	%p235, %r2081, 49664;
	mov.u32 	%r2863, %r2857;
	@%p235 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit34280
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2087, [%rd7];
	ld.shared.u32 	%r2088, [%rd8+128];
	ld.shared.u32 	%r2095, [%rd8+4];
	ld.shared.u32 	%r2096, [%rd8+132];
	ld.shared.u32 	%r2103, [%rd10];
	ld.shared.u32 	%r2104, [%rd10+128];
	ld.shared.u32 	%r2111, [%rd10+4];
	ld.shared.u32 	%r2112, [%rd10+132];
	ld.shared.u32 	%r2119, [%rd11];
	ld.shared.u32 	%r2120, [%rd11+128];
	ld.shared.u32 	%r2127, [%rd11+4];
	ld.shared.u32 	%r2128, [%rd11+132];
	ld.shared.u32 	%r2135, [%rd12];
	ld.shared.u32 	%r2136, [%rd12+128];
	ld.shared.u32 	%r2143, [%rd12+4];
	ld.shared.u32 	%r2144, [%rd12+132];
	ld.shared.u32 	%r2151, [%rd13];
	ld.shared.u32 	%r2152, [%rd13+128];
	ld.shared.u32 	%r2159, [%rd13+4];
	ld.shared.u32 	%r2160, [%rd13+132];
	ld.shared.u32 	%r2167, [%rd14];
	ld.shared.u32 	%r2168, [%rd14+128];
	ld.shared.u32 	%r2175, [%rd14+4];
	ld.shared.u32 	%r2176, [%rd14+132];
	ld.shared.u32 	%r2183, [%rd15];
	ld.shared.u32 	%r2184, [%rd15+128];
	ld.shared.u32 	%r2191, [%rd15+4];
	ld.shared.u32 	%r2192, [%rd15+132];
	ld.shared.u32 	%r2199, [%rd16];
	ld.shared.u32 	%r2200, [%rd16+128];
	ld.shared.u32 	%r2207, [%rd16+4];
	ld.shared.u32 	%r2208, [%rd16+132];
	ld.shared.u32 	%r2215, [%rd17];
	ld.shared.u32 	%r2216, [%rd17+128];
	ld.shared.u32 	%r2223, [%rd17+4];
	ld.shared.u32 	%r2224, [%rd17+132];
	ld.shared.u32 	%r2231, [%rd18];
	ld.shared.u32 	%r2232, [%rd18+128];
	ld.shared.u32 	%r2239, [%rd18+4];
	ld.shared.u32 	%r2240, [%rd18+132];
	ld.shared.u32 	%r2247, [%rd19];
	ld.shared.u32 	%r2248, [%rd19+128];
	ld.shared.u32 	%r2255, [%rd19+4];
	ld.shared.u32 	%r2256, [%rd19+132];
	ld.shared.u32 	%r2263, [%rd20];
	ld.shared.u32 	%r2264, [%rd20+128];
	ld.shared.u32 	%r2271, [%rd20+4];
	ld.shared.u32 	%r2272, [%rd20+132];
	ld.shared.u32 	%r2279, [%rd21];
	ld.shared.u32 	%r2280, [%rd21+128];
	ld.shared.u32 	%r2287, [%rd21+4];
	ld.shared.u32 	%r2288, [%rd21+132];
	ld.shared.u32 	%r2295, [%rd22];
	ld.shared.u32 	%r2296, [%rd22+128];
	ld.shared.u32 	%r2303, [%rd22+4];
	ld.shared.u32 	%r2304, [%rd22+132];
	ld.shared.u32 	%r2311, [%rd23];
	ld.shared.u32 	%r2312, [%rd23+128];
	ld.shared.u32 	%r2319, [%rd23+4];
	ld.shared.u32 	%r2320, [%rd23+132];
	ld.shared.u32 	%r2327, [%rd24];
	ld.shared.u32 	%r2328, [%rd24+128];
	ld.shared.u32 	%r2335, [%rd24+4];
	ld.shared.u32 	%r2336, [%rd24+132];
	ld.shared.u32 	%r2343, [%rd25];
	ld.shared.u32 	%r2344, [%rd25+128];
	ld.shared.u32 	%r2351, [%rd25+4];
	ld.shared.u32 	%r2352, [%rd25+132];
	ld.shared.u32 	%r2359, [%rd26];
	ld.shared.u32 	%r2360, [%rd26+128];
	ld.shared.u32 	%r2367, [%rd26+4];
	ld.shared.u32 	%r2368, [%rd26+132];
	ld.shared.u32 	%r2375, [%rd27];
	ld.shared.u32 	%r2376, [%rd27+128];
	ld.shared.u32 	%r2383, [%rd27+4];
	ld.shared.u32 	%r2384, [%rd27+132];
	ld.shared.u32 	%r2391, [%rd28];
	ld.shared.u32 	%r2392, [%rd28+128];
	ld.shared.u32 	%r2399, [%rd28+4];
	ld.shared.u32 	%r2400, [%rd28+132];
	ld.shared.u32 	%r2407, [%rd29];
	ld.shared.u32 	%r2408, [%rd29+128];
	ld.shared.u32 	%r2415, [%rd29+4];
	ld.shared.u32 	%r2416, [%rd29+132];
	ld.shared.u32 	%r2423, [%rd30];
	ld.shared.u32 	%r2424, [%rd30+128];
	ld.shared.u32 	%r2431, [%rd30+4];
	ld.shared.u32 	%r2432, [%rd30+132];
	ld.shared.u32 	%r2439, [%rd31];
	ld.shared.u32 	%r2440, [%rd31+128];
	ld.shared.u32 	%r2447, [%rd31+4];
	ld.shared.u32 	%r2448, [%rd31+132];
	ld.shared.u32 	%r2455, [%rd32];
	ld.shared.u32 	%r2456, [%rd32+128];
	ld.shared.u32 	%r2463, [%rd32+4];
	ld.shared.u32 	%r2464, [%rd32+132];
	ld.shared.u32 	%r2471, [%rd33];
	ld.shared.u32 	%r2472, [%rd33+128];
	ld.shared.u32 	%r2479, [%rd33+4];
	ld.shared.u32 	%r2480, [%rd33+132];
	ld.shared.u32 	%r2487, [%rd34];
	ld.shared.u32 	%r2488, [%rd34+128];
	ld.shared.u32 	%r2495, [%rd34+4];
	ld.shared.u32 	%r2496, [%rd34+132];
	ld.shared.u32 	%r2503, [%rd35];
	ld.shared.u32 	%r2504, [%rd35+128];
	ld.shared.u32 	%r2511, [%rd35+4];
	ld.shared.u32 	%r2512, [%rd35+132];
	ld.shared.u32 	%r2519, [%rd36];
	ld.shared.u32 	%r2520, [%rd36+128];
	ld.shared.u32 	%r2527, [%rd36+4];
	ld.shared.u32 	%r2528, [%rd36+132];
	ld.shared.u32 	%r2535, [%rd37];
	ld.shared.u32 	%r2536, [%rd37+128];
	ld.shared.u32 	%r2543, [%rd37+4];
	ld.shared.u32 	%r2544, [%rd37+132];
	ld.shared.u32 	%r2551, [%rd38];
	ld.shared.u32 	%r2552, [%rd38+128];
	ld.shared.u32 	%r2559, [%rd38+4];
	ld.shared.u32 	%r2560, [%rd38+132];
	ld.shared.u32 	%r2567, [%rd39];
	ld.shared.u32 	%r2568, [%rd39+128];
	ld.shared.u32 	%r2575, [%rd39+4];
	ld.shared.u32 	%r2576, [%rd39+132];
	ld.shared.u32 	%r2583, [%rd40];
	ld.shared.u32 	%r2584, [%rd40+128];
	ld.shared.u32 	%r2591, [%rd40+4];
	ld.shared.u32 	%r2592, [%rd40+132];
	// begin inline asm
	prmt.b32 %r2082, %r2087, %r2088, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2086, %r2087, %r2088, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2090, %r2095, %r2096, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2094, %r2095, %r2096, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2098, %r2103, %r2104, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2102, %r2103, %r2104, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2106, %r2111, %r2112, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2110, %r2111, %r2112, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2114, %r2119, %r2120, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2118, %r2119, %r2120, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2122, %r2127, %r2128, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2126, %r2127, %r2128, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2130, %r2135, %r2136, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2134, %r2135, %r2136, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2138, %r2143, %r2144, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2142, %r2143, %r2144, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2146, %r2151, %r2152, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2150, %r2151, %r2152, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2154, %r2159, %r2160, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2158, %r2159, %r2160, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2162, %r2167, %r2168, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2166, %r2167, %r2168, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2170, %r2175, %r2176, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2174, %r2175, %r2176, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2178, %r2183, %r2184, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2182, %r2183, %r2184, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2186, %r2191, %r2192, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2190, %r2191, %r2192, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2194, %r2199, %r2200, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2198, %r2199, %r2200, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2202, %r2207, %r2208, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2206, %r2207, %r2208, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2210, %r2215, %r2216, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2214, %r2215, %r2216, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2218, %r2223, %r2224, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2222, %r2223, %r2224, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2226, %r2231, %r2232, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2230, %r2231, %r2232, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2234, %r2239, %r2240, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2238, %r2239, %r2240, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2242, %r2247, %r2248, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2246, %r2247, %r2248, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2250, %r2255, %r2256, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2254, %r2255, %r2256, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2258, %r2263, %r2264, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2262, %r2263, %r2264, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2266, %r2271, %r2272, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2270, %r2271, %r2272, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2274, %r2279, %r2280, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2278, %r2279, %r2280, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2282, %r2287, %r2288, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2286, %r2287, %r2288, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2290, %r2295, %r2296, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2294, %r2295, %r2296, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2298, %r2303, %r2304, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2302, %r2303, %r2304, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2306, %r2311, %r2312, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2310, %r2311, %r2312, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2314, %r2319, %r2320, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2318, %r2319, %r2320, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2322, %r2327, %r2328, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2326, %r2327, %r2328, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2330, %r2335, %r2336, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2334, %r2335, %r2336, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2338, %r2343, %r2344, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2342, %r2343, %r2344, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2346, %r2351, %r2352, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2350, %r2351, %r2352, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2354, %r2359, %r2360, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2358, %r2359, %r2360, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2362, %r2367, %r2368, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2366, %r2367, %r2368, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2370, %r2375, %r2376, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2374, %r2375, %r2376, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2378, %r2383, %r2384, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2382, %r2383, %r2384, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2386, %r2391, %r2392, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2390, %r2391, %r2392, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2394, %r2399, %r2400, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2398, %r2399, %r2400, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2402, %r2407, %r2408, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2406, %r2407, %r2408, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2410, %r2415, %r2416, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2414, %r2415, %r2416, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2418, %r2423, %r2424, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2422, %r2423, %r2424, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2426, %r2431, %r2432, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2430, %r2431, %r2432, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2434, %r2439, %r2440, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2438, %r2439, %r2440, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2442, %r2447, %r2448, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2446, %r2447, %r2448, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2450, %r2455, %r2456, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2454, %r2455, %r2456, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2458, %r2463, %r2464, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2462, %r2463, %r2464, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2466, %r2471, %r2472, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2470, %r2471, %r2472, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2474, %r2479, %r2480, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2478, %r2479, %r2480, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2482, %r2487, %r2488, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2486, %r2487, %r2488, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2490, %r2495, %r2496, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2494, %r2495, %r2496, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2498, %r2503, %r2504, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2502, %r2503, %r2504, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2506, %r2511, %r2512, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2510, %r2511, %r2512, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2514, %r2519, %r2520, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2518, %r2519, %r2520, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2522, %r2527, %r2528, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2526, %r2527, %r2528, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2530, %r2535, %r2536, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2534, %r2535, %r2536, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2538, %r2543, %r2544, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2542, %r2543, %r2544, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2546, %r2551, %r2552, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2550, %r2551, %r2552, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2554, %r2559, %r2560, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2558, %r2559, %r2560, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2562, %r2567, %r2568, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2566, %r2567, %r2568, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2570, %r2575, %r2576, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2574, %r2575, %r2576, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2578, %r2583, %r2584, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2582, %r2583, %r2584, %r954;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2586, %r2591, %r2592, %r950;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2590, %r2591, %r2592, %r954;
	// end inline asm
	selp.b32 	%r2594, %r2086, %r2082, %p138;
	shfl.sync.bfly.b32	%r74, %r2594, 8, 31, -1;
	selp.b32 	%r2595, %r2094, %r2090, %p138;
	shfl.sync.bfly.b32	%r75, %r2595, 8, 31, -1;
	selp.b32 	%r2596, %r2102, %r2098, %p138;
	shfl.sync.bfly.b32	%r2597, %r2596, 8, 31, -1;
	selp.b32 	%r76, %r2098, %r2597, %p138;
	selp.b32 	%r77, %r2597, %r2102, %p138;
	selp.b32 	%r2598, %r2110, %r2106, %p138;
	shfl.sync.bfly.b32	%r2599, %r2598, 8, 31, -1;
	selp.b32 	%r78, %r2106, %r2599, %p138;
	selp.b32 	%r79, %r2599, %r2110, %p138;
	selp.b32 	%r2600, %r2118, %r2114, %p138;
	shfl.sync.bfly.b32	%r2601, %r2600, 8, 31, -1;
	selp.b32 	%r80, %r2114, %r2601, %p138;
	selp.b32 	%r81, %r2601, %r2118, %p138;
	selp.b32 	%r2602, %r2126, %r2122, %p138;
	shfl.sync.bfly.b32	%r2603, %r2602, 8, 31, -1;
	selp.b32 	%r82, %r2122, %r2603, %p138;
	selp.b32 	%r83, %r2603, %r2126, %p138;
	selp.b32 	%r2604, %r2134, %r2130, %p138;
	shfl.sync.bfly.b32	%r2605, %r2604, 8, 31, -1;
	selp.b32 	%r84, %r2130, %r2605, %p138;
	selp.b32 	%r85, %r2605, %r2134, %p138;
	selp.b32 	%r2606, %r2142, %r2138, %p138;
	shfl.sync.bfly.b32	%r2607, %r2606, 8, 31, -1;
	selp.b32 	%r86, %r2138, %r2607, %p138;
	selp.b32 	%r87, %r2607, %r2142, %p138;
	selp.b32 	%r2608, %r2150, %r2146, %p138;
	shfl.sync.bfly.b32	%r2609, %r2608, 8, 31, -1;
	selp.b32 	%r88, %r2146, %r2609, %p138;
	selp.b32 	%r89, %r2609, %r2150, %p138;
	selp.b32 	%r2610, %r2158, %r2154, %p138;
	shfl.sync.bfly.b32	%r2611, %r2610, 8, 31, -1;
	selp.b32 	%r90, %r2154, %r2611, %p138;
	selp.b32 	%r91, %r2611, %r2158, %p138;
	selp.b32 	%r2612, %r2166, %r2162, %p138;
	shfl.sync.bfly.b32	%r2613, %r2612, 8, 31, -1;
	selp.b32 	%r92, %r2162, %r2613, %p138;
	selp.b32 	%r93, %r2613, %r2166, %p138;
	selp.b32 	%r2614, %r2174, %r2170, %p138;
	shfl.sync.bfly.b32	%r2615, %r2614, 8, 31, -1;
	selp.b32 	%r94, %r2170, %r2615, %p138;
	selp.b32 	%r95, %r2615, %r2174, %p138;
	selp.b32 	%r2616, %r2182, %r2178, %p138;
	shfl.sync.bfly.b32	%r2617, %r2616, 8, 31, -1;
	selp.b32 	%r96, %r2178, %r2617, %p138;
	selp.b32 	%r97, %r2617, %r2182, %p138;
	selp.b32 	%r2618, %r2190, %r2186, %p138;
	shfl.sync.bfly.b32	%r2619, %r2618, 8, 31, -1;
	selp.b32 	%r98, %r2186, %r2619, %p138;
	selp.b32 	%r99, %r2619, %r2190, %p138;
	selp.b32 	%r2620, %r2198, %r2194, %p138;
	shfl.sync.bfly.b32	%r2621, %r2620, 8, 31, -1;
	selp.b32 	%r100, %r2194, %r2621, %p138;
	selp.b32 	%r101, %r2621, %r2198, %p138;
	selp.b32 	%r2622, %r2206, %r2202, %p138;
	shfl.sync.bfly.b32	%r2623, %r2622, 8, 31, -1;
	selp.b32 	%r102, %r2202, %r2623, %p138;
	selp.b32 	%r103, %r2623, %r2206, %p138;
	selp.b32 	%r2624, %r2214, %r2210, %p138;
	shfl.sync.bfly.b32	%r2625, %r2624, 8, 31, -1;
	selp.b32 	%r104, %r2210, %r2625, %p138;
	selp.b32 	%r105, %r2625, %r2214, %p138;
	selp.b32 	%r2626, %r2222, %r2218, %p138;
	shfl.sync.bfly.b32	%r2627, %r2626, 8, 31, -1;
	selp.b32 	%r106, %r2218, %r2627, %p138;
	selp.b32 	%r107, %r2627, %r2222, %p138;
	selp.b32 	%r2628, %r2230, %r2226, %p138;
	shfl.sync.bfly.b32	%r2629, %r2628, 8, 31, -1;
	selp.b32 	%r108, %r2226, %r2629, %p138;
	selp.b32 	%r109, %r2629, %r2230, %p138;
	selp.b32 	%r2630, %r2238, %r2234, %p138;
	shfl.sync.bfly.b32	%r2631, %r2630, 8, 31, -1;
	selp.b32 	%r110, %r2234, %r2631, %p138;
	selp.b32 	%r111, %r2631, %r2238, %p138;
	selp.b32 	%r2632, %r2246, %r2242, %p138;
	shfl.sync.bfly.b32	%r2633, %r2632, 8, 31, -1;
	selp.b32 	%r112, %r2242, %r2633, %p138;
	selp.b32 	%r113, %r2633, %r2246, %p138;
	selp.b32 	%r2634, %r2254, %r2250, %p138;
	shfl.sync.bfly.b32	%r2635, %r2634, 8, 31, -1;
	selp.b32 	%r114, %r2250, %r2635, %p138;
	selp.b32 	%r115, %r2635, %r2254, %p138;
	selp.b32 	%r2636, %r2262, %r2258, %p138;
	shfl.sync.bfly.b32	%r2637, %r2636, 8, 31, -1;
	selp.b32 	%r116, %r2258, %r2637, %p138;
	selp.b32 	%r117, %r2637, %r2262, %p138;
	selp.b32 	%r2638, %r2270, %r2266, %p138;
	shfl.sync.bfly.b32	%r2639, %r2638, 8, 31, -1;
	selp.b32 	%r118, %r2266, %r2639, %p138;
	selp.b32 	%r119, %r2639, %r2270, %p138;
	selp.b32 	%r2640, %r2278, %r2274, %p138;
	shfl.sync.bfly.b32	%r2641, %r2640, 8, 31, -1;
	selp.b32 	%r120, %r2274, %r2641, %p138;
	selp.b32 	%r121, %r2641, %r2278, %p138;
	selp.b32 	%r2642, %r2286, %r2282, %p138;
	shfl.sync.bfly.b32	%r2643, %r2642, 8, 31, -1;
	selp.b32 	%r122, %r2282, %r2643, %p138;
	selp.b32 	%r123, %r2643, %r2286, %p138;
	selp.b32 	%r2644, %r2294, %r2290, %p138;
	shfl.sync.bfly.b32	%r2645, %r2644, 8, 31, -1;
	selp.b32 	%r124, %r2290, %r2645, %p138;
	selp.b32 	%r125, %r2645, %r2294, %p138;
	selp.b32 	%r2646, %r2302, %r2298, %p138;
	shfl.sync.bfly.b32	%r2647, %r2646, 8, 31, -1;
	selp.b32 	%r126, %r2298, %r2647, %p138;
	selp.b32 	%r127, %r2647, %r2302, %p138;
	selp.b32 	%r2648, %r2310, %r2306, %p138;
	shfl.sync.bfly.b32	%r2649, %r2648, 8, 31, -1;
	selp.b32 	%r128, %r2306, %r2649, %p138;
	selp.b32 	%r129, %r2649, %r2310, %p138;
	selp.b32 	%r2650, %r2318, %r2314, %p138;
	shfl.sync.bfly.b32	%r2651, %r2650, 8, 31, -1;
	selp.b32 	%r130, %r2314, %r2651, %p138;
	selp.b32 	%r131, %r2651, %r2318, %p138;
	selp.b32 	%r2652, %r2326, %r2322, %p138;
	shfl.sync.bfly.b32	%r2653, %r2652, 8, 31, -1;
	selp.b32 	%r132, %r2322, %r2653, %p138;
	selp.b32 	%r133, %r2653, %r2326, %p138;
	selp.b32 	%r2654, %r2334, %r2330, %p138;
	shfl.sync.bfly.b32	%r2655, %r2654, 8, 31, -1;
	selp.b32 	%r134, %r2330, %r2655, %p138;
	selp.b32 	%r135, %r2655, %r2334, %p138;
	selp.b32 	%r2656, %r2342, %r2338, %p138;
	shfl.sync.bfly.b32	%r2657, %r2656, 8, 31, -1;
	selp.b32 	%r136, %r2338, %r2657, %p138;
	selp.b32 	%r137, %r2657, %r2342, %p138;
	selp.b32 	%r2658, %r2350, %r2346, %p138;
	shfl.sync.bfly.b32	%r2659, %r2658, 8, 31, -1;
	selp.b32 	%r138, %r2346, %r2659, %p138;
	selp.b32 	%r139, %r2659, %r2350, %p138;
	selp.b32 	%r2660, %r2358, %r2354, %p138;
	shfl.sync.bfly.b32	%r2661, %r2660, 8, 31, -1;
	selp.b32 	%r140, %r2354, %r2661, %p138;
	selp.b32 	%r141, %r2661, %r2358, %p138;
	selp.b32 	%r2662, %r2366, %r2362, %p138;
	shfl.sync.bfly.b32	%r2663, %r2662, 8, 31, -1;
	selp.b32 	%r142, %r2362, %r2663, %p138;
	selp.b32 	%r143, %r2663, %r2366, %p138;
	selp.b32 	%r2664, %r2374, %r2370, %p138;
	shfl.sync.bfly.b32	%r2665, %r2664, 8, 31, -1;
	selp.b32 	%r144, %r2370, %r2665, %p138;
	selp.b32 	%r145, %r2665, %r2374, %p138;
	selp.b32 	%r2666, %r2382, %r2378, %p138;
	shfl.sync.bfly.b32	%r2667, %r2666, 8, 31, -1;
	selp.b32 	%r146, %r2378, %r2667, %p138;
	selp.b32 	%r147, %r2667, %r2382, %p138;
	selp.b32 	%r2668, %r2390, %r2386, %p138;
	shfl.sync.bfly.b32	%r2669, %r2668, 8, 31, -1;
	selp.b32 	%r148, %r2386, %r2669, %p138;
	selp.b32 	%r149, %r2669, %r2390, %p138;
	selp.b32 	%r2670, %r2398, %r2394, %p138;
	shfl.sync.bfly.b32	%r2671, %r2670, 8, 31, -1;
	selp.b32 	%r150, %r2394, %r2671, %p138;
	selp.b32 	%r151, %r2671, %r2398, %p138;
	selp.b32 	%r2672, %r2406, %r2402, %p138;
	shfl.sync.bfly.b32	%r2673, %r2672, 8, 31, -1;
	selp.b32 	%r152, %r2402, %r2673, %p138;
	selp.b32 	%r153, %r2673, %r2406, %p138;
	selp.b32 	%r2674, %r2414, %r2410, %p138;
	shfl.sync.bfly.b32	%r2675, %r2674, 8, 31, -1;
	selp.b32 	%r154, %r2410, %r2675, %p138;
	selp.b32 	%r155, %r2675, %r2414, %p138;
	selp.b32 	%r2676, %r2422, %r2418, %p138;
	shfl.sync.bfly.b32	%r2677, %r2676, 8, 31, -1;
	selp.b32 	%r156, %r2418, %r2677, %p138;
	selp.b32 	%r157, %r2677, %r2422, %p138;
	selp.b32 	%r2678, %r2430, %r2426, %p138;
	shfl.sync.bfly.b32	%r2679, %r2678, 8, 31, -1;
	selp.b32 	%r158, %r2426, %r2679, %p138;
	selp.b32 	%r159, %r2679, %r2430, %p138;
	selp.b32 	%r2680, %r2438, %r2434, %p138;
	shfl.sync.bfly.b32	%r2681, %r2680, 8, 31, -1;
	selp.b32 	%r160, %r2434, %r2681, %p138;
	selp.b32 	%r161, %r2681, %r2438, %p138;
	selp.b32 	%r2682, %r2446, %r2442, %p138;
	shfl.sync.bfly.b32	%r2683, %r2682, 8, 31, -1;
	selp.b32 	%r162, %r2442, %r2683, %p138;
	selp.b32 	%r163, %r2683, %r2446, %p138;
	selp.b32 	%r2684, %r2454, %r2450, %p138;
	shfl.sync.bfly.b32	%r2685, %r2684, 8, 31, -1;
	selp.b32 	%r164, %r2450, %r2685, %p138;
	selp.b32 	%r165, %r2685, %r2454, %p138;
	selp.b32 	%r2686, %r2462, %r2458, %p138;
	shfl.sync.bfly.b32	%r2687, %r2686, 8, 31, -1;
	selp.b32 	%r166, %r2458, %r2687, %p138;
	selp.b32 	%r167, %r2687, %r2462, %p138;
	selp.b32 	%r2688, %r2470, %r2466, %p138;
	shfl.sync.bfly.b32	%r2689, %r2688, 8, 31, -1;
	selp.b32 	%r168, %r2466, %r2689, %p138;
	selp.b32 	%r169, %r2689, %r2470, %p138;
	selp.b32 	%r2690, %r2478, %r2474, %p138;
	shfl.sync.bfly.b32	%r2691, %r2690, 8, 31, -1;
	selp.b32 	%r170, %r2474, %r2691, %p138;
	selp.b32 	%r171, %r2691, %r2478, %p138;
	selp.b32 	%r2692, %r2486, %r2482, %p138;
	shfl.sync.bfly.b32	%r2693, %r2692, 8, 31, -1;
	selp.b32 	%r172, %r2482, %r2693, %p138;
	selp.b32 	%r173, %r2693, %r2486, %p138;
	selp.b32 	%r2694, %r2494, %r2490, %p138;
	shfl.sync.bfly.b32	%r2695, %r2694, 8, 31, -1;
	selp.b32 	%r174, %r2490, %r2695, %p138;
	selp.b32 	%r175, %r2695, %r2494, %p138;
	selp.b32 	%r2696, %r2502, %r2498, %p138;
	shfl.sync.bfly.b32	%r2697, %r2696, 8, 31, -1;
	selp.b32 	%r176, %r2498, %r2697, %p138;
	selp.b32 	%r177, %r2697, %r2502, %p138;
	selp.b32 	%r2698, %r2510, %r2506, %p138;
	shfl.sync.bfly.b32	%r2699, %r2698, 8, 31, -1;
	selp.b32 	%r178, %r2506, %r2699, %p138;
	selp.b32 	%r179, %r2699, %r2510, %p138;
	selp.b32 	%r2700, %r2518, %r2514, %p138;
	shfl.sync.bfly.b32	%r2701, %r2700, 8, 31, -1;
	selp.b32 	%r180, %r2514, %r2701, %p138;
	selp.b32 	%r181, %r2701, %r2518, %p138;
	selp.b32 	%r2702, %r2526, %r2522, %p138;
	shfl.sync.bfly.b32	%r2703, %r2702, 8, 31, -1;
	selp.b32 	%r182, %r2522, %r2703, %p138;
	selp.b32 	%r183, %r2703, %r2526, %p138;
	selp.b32 	%r2704, %r2534, %r2530, %p138;
	shfl.sync.bfly.b32	%r2705, %r2704, 8, 31, -1;
	selp.b32 	%r184, %r2530, %r2705, %p138;
	selp.b32 	%r185, %r2705, %r2534, %p138;
	selp.b32 	%r2706, %r2542, %r2538, %p138;
	shfl.sync.bfly.b32	%r2707, %r2706, 8, 31, -1;
	selp.b32 	%r186, %r2538, %r2707, %p138;
	selp.b32 	%r187, %r2707, %r2542, %p138;
	selp.b32 	%r2708, %r2550, %r2546, %p138;
	shfl.sync.bfly.b32	%r2709, %r2708, 8, 31, -1;
	selp.b32 	%r188, %r2546, %r2709, %p138;
	selp.b32 	%r189, %r2709, %r2550, %p138;
	selp.b32 	%r2710, %r2558, %r2554, %p138;
	shfl.sync.bfly.b32	%r2711, %r2710, 8, 31, -1;
	selp.b32 	%r190, %r2554, %r2711, %p138;
	selp.b32 	%r191, %r2711, %r2558, %p138;
	selp.b32 	%r2712, %r2566, %r2562, %p138;
	shfl.sync.bfly.b32	%r2713, %r2712, 8, 31, -1;
	selp.b32 	%r192, %r2562, %r2713, %p138;
	selp.b32 	%r193, %r2713, %r2566, %p138;
	selp.b32 	%r2714, %r2574, %r2570, %p138;
	shfl.sync.bfly.b32	%r2715, %r2714, 8, 31, -1;
	selp.b32 	%r194, %r2570, %r2715, %p138;
	selp.b32 	%r195, %r2715, %r2574, %p138;
	selp.b32 	%r2716, %r2582, %r2578, %p138;
	shfl.sync.bfly.b32	%r2717, %r2716, 8, 31, -1;
	selp.b32 	%r196, %r2578, %r2717, %p138;
	selp.b32 	%r197, %r2717, %r2582, %p138;
	selp.b32 	%r2718, %r2590, %r2586, %p138;
	shfl.sync.bfly.b32	%r2719, %r2718, 8, 31, -1;
	selp.b32 	%r198, %r2586, %r2719, %p138;
	selp.b32 	%r199, %r2719, %r2590, %p138;
	setp.lt.u32 	%p237, %r33, 6;
	@%p237 bra 	$L__BB0_35;
// %bb.34:                              // %pass29729
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r2720, %r75, %r2094, %p138;
	selp.b32 	%r2721, %r2090, %r75, %p138;
	selp.b32 	%r2722, %r74, %r2086, %p138;
	selp.b32 	%r2723, %r2082, %r74, %p138;
	shl.b32 	%r2724, %r33, 9;
	and.b32  	%r2725, %r2724, 33426432;
	or.b32  	%r2726, %r2725, %r23;
	or.b32  	%r2727, %r2726, %r28;
	cvt.u64.u32 	%rd154, %r2727;
	add.s64 	%rd155, %rd154, %rd6;
	shr.u64 	%rd156, %rd155, 39;
	add.s64 	%rd157, %rd155, %rd156;
	shr.s64 	%rd158, %rd157, 25;
	setp.lt.s64 	%p239, %rd155, 0;
	and.b64  	%rd159, %rd157, -33554432;
	setp.ne.s64 	%p240, %rd159, %rd155;
	and.pred  	%p241, %p239, %p240;
	selp.u64 	%rd160, 1, 0, %p241;
	sub.s64 	%rd161, %rd160, %rd158;
	shl.b64 	%rd162, %rd161, 25;
	add.s64 	%rd163, %rd162, %rd155;
	shl.b64 	%rd164, %rd163, 2;
	add.s64 	%rd165, %rd3, %rd164;
	st.global.v4.u32 	[%rd165], {%r2723, %r2721, %r2722, %r2720};
	bra.uni 	$L__BB0_35;
$L__BB0_36:                             // %L78631
	st.global.u32 	[%rd5], %r2856;
	ret;
$L__BB0_9:                              // %L177
	mov.u32 	%r2855, 2;
	st.global.u32 	[%rd5], %r2855;
	mov.u64 	%rd540, exception6760;
	cvta.global.u64 	%rd541, %rd540;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd541;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r200;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L283
	mov.u32 	%r2854, 3;
	st.global.u32 	[%rd5], %r2854;
	mov.u64 	%rd538, exception6760;
	cvta.global.u64 	%rd539, %rd538;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd539;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r200;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd44, exception1;
	cvta.global.u64 	%rd45, %rd44;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd45;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r200;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd46, exception1;
	cvta.global.u64 	%rd47, %rd46;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd47;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd43;
	st.param.b32 	[param0+8], %r200;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
