#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fb80a35f5d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb80a35f080 .scope module, "cpu_ptb" "cpu_ptb" 3 1;
 .timescale 0 0;
o0x7fb80a071e58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311c1e0 .island tran;
p0x7fb80a071e58 .port I0x60000311c1e0, o0x7fb80a071e58;
L_0x600001b1c9a0 .functor BUFZ 16, p0x7fb80a071e58, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b1ca10 .functor BUFZ 1, v0x6000003cd9e0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b1ca80 .functor BUFZ 4, L_0x6000001c8c80, C4<0000>, C4<0000>, C4<0000>;
L_0x600001b1caf0 .functor BUFZ 16, L_0x600000131720, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b1cb60 .functor BUFZ 1, v0x6000003ccfc0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b1cbd0 .functor BUFZ 1, v0x6000003cd320_0, C4<0>, C4<0>, C4<0>;
L_0x600001b1cc40 .functor BUFZ 16, L_0x600001b1c770, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b1ccb0 .functor BUFZ 16, L_0x6000001312c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b1cd20 .functor BUFZ 16, L_0x6000001315e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000000f8cf0_0 .net "Halt", 0 0, L_0x600001b543f0;  1 drivers
v0x6000000f8d80_0 .net "Inst", 15 0, L_0x600001b1c9a0;  1 drivers
v0x6000000f8e10_0 .net "MemAddress", 15 0, L_0x600001b1cc40;  1 drivers
v0x6000000f8ea0_0 .net "MemDataIn", 15 0, L_0x600001b1ccb0;  1 drivers
v0x6000000f8f30_0 .net "MemDataOut", 15 0, L_0x600001b1cd20;  1 drivers
v0x6000000f8fc0_0 .net "MemRead", 0 0, L_0x600001b1cb60;  1 drivers
v0x6000000f9050_0 .net "MemWrite", 0 0, L_0x600001b1cbd0;  1 drivers
v0x6000000f90e0_0 .net "PC", 15 0, L_0x600001b566f0;  1 drivers
v0x6000000f9170_0 .net "RegWrite", 0 0, L_0x600001b1ca10;  1 drivers
v0x6000000f9200_0 .net "WriteData", 15 0, L_0x600001b1caf0;  1 drivers
v0x6000000f9290_0 .net "WriteRegister", 3 0, L_0x600001b1ca80;  1 drivers
v0x6000000f9320_0 .var "clk", 0 0;
v0x6000000f93b0_0 .var/i "cycle_count", 31 0;
v0x6000000f9440_0 .var/i "inst_count", 31 0;
v0x6000000f94d0_0 .var "rst_n", 0 0;
v0x6000000f9560_0 .var/i "sim_log_file", 31 0;
v0x6000000f95f0_0 .var/i "trace_file", 31 0;
S_0x7fb80a35eb30 .scope module, "DUT" "cpu" 3 30, 4 1 0, S_0x7fb80a35f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "hlt";
    .port_info 3 /OUTPUT 16 "pc";
o0x7fb80a07e048 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cf40 .island tran;
p0x7fb80a07e048 .port I0x60000311cf40, o0x7fb80a07e048;
L_0x600001b566f0 .functor BUFZ 16, p0x7fb80a07e048, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b543f0 .functor BUFZ 1, v0x60000031cbd0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b57090 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b57100 .functor OR 1, L_0x600001b57090, L_0x600001b0cfc0, C4<0>, C4<0>;
L_0x600001b57170 .functor NOT 1, L_0x600001b0d030, C4<0>, C4<0>, C4<0>;
L_0x600001b5fc60 .functor NOT 1, L_0x6000001005a0, C4<0>, C4<0>, C4<0>;
L_0x600001b5fbf0 .functor NOT 1, L_0x600001b7aa00, C4<0>, C4<0>, C4<0>;
L_0x600001b5fb80 .functor AND 1, L_0x600001b5fc60, L_0x600001b5fbf0, C4<1>, C4<1>;
L_0x600001b5fb10 .functor NOT 1, L_0x6000001005a0, C4<0>, C4<0>, C4<0>;
L_0x600001b011f0 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b01260 .functor NOT 1, L_0x600001b0d0a0, C4<0>, C4<0>, C4<0>;
L_0x600001b012d0 .functor OR 1, L_0x600000137c00, L_0x600000137de0, C4<0>, C4<0>;
L_0x600001b01340 .functor OR 1, L_0x600000137c00, L_0x600000137de0, C4<0>, C4<0>;
L_0x600001b0c540 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b0cee0 .functor NOT 1, L_0x600000136a80, C4<0>, C4<0>, C4<0>;
L_0x600001b0cfc0 .functor BUFZ 1, L_0x600001b7aa00, C4<0>, C4<0>, C4<0>;
L_0x600001b0d030 .functor BUFZ 1, L_0x600001b0cf50, C4<0>, C4<0>, C4<0>;
L_0x600001b0d0a0 .functor BUFZ 1, L_0x600001b0cf50, C4<0>, C4<0>, C4<0>;
L_0x600001b10070 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b100e0 .functor AND 1, v0x60000021d170_0, L_0x6000001cc5a0, C4<1>, C4<1>;
L_0x7fb80aa32dd8 .functor BUFT 1, C4<1111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x600001b10150 .functor AND 16, L_0x6000001def80, L_0x7fb80aa32dd8, C4<1111111111111111>, C4<1111111111111111>;
L_0x600001b101c0 .functor NOT 1, L_0x6000001cc500, C4<0>, C4<0>, C4<0>;
L_0x600001b10230 .functor AND 1, v0x60000021d170_0, L_0x600001b101c0, C4<1>, C4<1>;
L_0x7fb80aa32e20 .functor BUFT 1, C4<0000000011111111>, C4<0>, C4<0>, C4<0>;
L_0x600001b102a0 .functor AND 16, L_0x6000001def80, L_0x7fb80aa32e20, C4<1111111111111111>, C4<1111111111111111>;
L_0x600001b1c700 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06dce8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311c820 .island tran;
p0x7fb80a06dce8 .port I0x60000311c820, o0x7fb80a06dce8;
L_0x600001b1c770 .functor BUFZ 16, p0x7fb80a06dce8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b1c8c0 .functor OR 1, v0x6000003ccfc0_0, v0x6000003cd320_0, C4<0>, C4<0>;
L_0x600001b1c930 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
v0x6000000ef2a0_0 .net "D_ALUsrc", 0 0, L_0x6000001c8b40;  1 drivers
v0x6000000ef330_0 .net "D_LoadPartial", 0 0, L_0x6000001c8000;  1 drivers
v0x6000000ef3c0_0 .net "D_MemRead", 0 0, L_0x600000137c00;  1 drivers
v0x6000000ef450_0 .net "D_MemWrite", 0 0, L_0x600000137de0;  1 drivers
v0x6000000ef4e0_0 .net "D_MemtoReg", 0 0, L_0x600000137ca0;  1 drivers
v0x6000000ef570_0 .net "D_RegDst", 0 0, L_0x600000137a20;  1 drivers
v0x6000000ef600_0 .net "D_RegWrite", 0 0, L_0x600001b0d420;  1 drivers
v0x6000000ef690_0 .net "D_SavePC", 0 0, L_0x6000001c8140;  1 drivers
v0x6000000ef720_0 .net "D_X_ALUsrc", 0 0, v0x60000022de60_0;  1 drivers
v0x6000000ef7b0_0 .net "D_X_LoadPartial", 0 0, v0x60000021d170_0;  1 drivers
v0x6000000ef840_0 .net "D_X_MemRead", 0 0, L_0x600001b7a840;  1 drivers
v0x6000000ef8d0_0 .net "D_X_MemWrite", 0 0, L_0x600001b7a7d0;  1 drivers
v0x6000000ef960_0 .net "D_X_MemtoReg", 0 0, L_0x600001b7a920;  1 drivers
v0x6000000ef9f0_0 .net "D_X_RegDst", 0 0, L_0x600001b7a680;  1 drivers
v0x6000000efa80_0 .net "D_X_RegWrite", 0 0, L_0x600001b7a8b0;  1 drivers
v0x6000000efb10_0 .net "D_X_SavePC", 0 0, L_0x600001b7a610;  1 drivers
v0x6000000efba0_0 .net "D_X_branch_inst", 0 0, L_0x600001b7a760;  1 drivers
v0x6000000efc30_0 .net "D_X_branch_src", 0 0, L_0x600001b7a6f0;  1 drivers
v0x6000000efcc0_0 .net "D_X_halt", 0 0, L_0x600001b7a5a0;  1 drivers
o0x7fb80a05df38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003002120 .island tran;
p0x7fb80a05df38 .port I0x600003002120, o0x7fb80a05df38;
v0x6000000efd50_0 .net8 "D_X_imm", 15 0, p0x7fb80a05df38;  0 drivers, strength-aware
o0x7fb80a061aa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003001fa0 .island tran;
p0x7fb80a061aa8 .port I0x600003001fa0, o0x7fb80a061aa8;
v0x6000000efde0_0 .net8 "D_X_instruction", 15 0, p0x7fb80a061aa8;  0 drivers, strength-aware
o0x7fb80a065618 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000030021a0 .island tran;
p0x7fb80a065618 .port I0x6000030021a0, o0x7fb80a065618;
v0x6000000efe70_0 .net8 "D_X_newPC", 15 0, p0x7fb80a065618;  0 drivers, strength-aware
o0x7fb80a069188 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003002160 .island tran;
p0x7fb80a069188 .port I0x600003002160, o0x7fb80a069188;
v0x6000000eff00_0 .net8 "D_X_oldPC", 15 0, p0x7fb80a069188;  0 drivers, strength-aware
o0x7fb80a0563d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003002080 .island tran;
p0x7fb80a0563d8 .port I0x600003002080, o0x7fb80a0563d8;
v0x6000000e4000_0 .net8 "D_X_reg1", 15 0, p0x7fb80a0563d8;  0 drivers, strength-aware
o0x7fb80a059f48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000030020e0 .island tran;
p0x7fb80a059f48 .port I0x6000030020e0, o0x7fb80a059f48;
v0x6000000e4090_0 .net8 "D_X_reg2", 15 0, p0x7fb80a059f48;  0 drivers, strength-aware
v0x6000000e4120_0 .net "D_X_reg_dest", 3 0, L_0x60000016f2a0;  1 drivers
v0x6000000e41b0_0 .net "D_X_reg_source1", 3 0, L_0x60000016db80;  1 drivers
v0x6000000e4240_0 .net "D_X_reg_source2", 3 0, L_0x60000016d860;  1 drivers
v0x6000000e42d0_0 .net "D_branch_inst", 0 0, L_0x600000137200;  1 drivers
v0x6000000e4360_0 .net "D_branch_src", 0 0, L_0x6000001372a0;  1 drivers
v0x6000000e43f0_0 .net "D_imm", 15 0, L_0x60000015a080;  1 drivers
v0x6000000e4480_0 .net "D_reg1", 15 0, L_0x600000135fe0;  1 drivers
v0x6000000e4510_0 .net "D_reg2", 15 0, L_0x600000136120;  1 drivers
v0x6000000e45a0_0 .net "D_stall", 0 0, L_0x600001b0d0a0;  1 drivers
v0x6000000e4630_0 .net "F_D_halt", 0 0, L_0x600001b542a0;  1 drivers
o0x7fb80a061b08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000030015e0 .island tran;
p0x7fb80a061b08 .port I0x6000030015e0, o0x7fb80a061b08;
v0x6000000e46c0_0 .net8 "F_D_instruction", 15 0, p0x7fb80a061b08;  0 drivers, strength-aware
o0x7fb80a065678 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003001a00 .island tran;
p0x7fb80a065678 .port I0x600003001a00, o0x7fb80a065678;
v0x6000000e4750_0 .net8 "F_D_newPC", 15 0, p0x7fb80a065678;  0 drivers, strength-aware
o0x7fb80a0691e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003001700 .island tran;
p0x7fb80a0691e8 .port I0x600003001700, o0x7fb80a0691e8;
v0x6000000e47e0_0 .net8 "F_D_oldPC", 15 0, p0x7fb80a0691e8;  0 drivers, strength-aware
v0x6000000e4870_0 .net "F_stall", 0 0, L_0x600001b0d030;  1 drivers
v0x6000000e4900_0 .net "M_M_B_en", 0 0, L_0x600001b22d80;  1 drivers
o0x7fb80a06dc88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cf00 .island tran;
p0x7fb80a06dc88 .port I0x60000311cf00, o0x7fb80a06dc88;
v0x6000000e4990_0 .net8 "M_W_ALUOut", 15 0, p0x7fb80a06dc88;  0 drivers, strength-aware
v0x6000000e4a20_0 .net "M_W_MemtoReg", 0 0, v0x60000031c1b0_0;  1 drivers
v0x6000000e4ab0_0 .net "M_W_RegWrite", 0 0, v0x60000031c510_0;  1 drivers
v0x6000000e4b40_0 .net "M_W_SavePC", 0 0, v0x60000031c870_0;  1 drivers
v0x6000000e4bd0_0 .net "M_W_halt", 0 0, v0x60000031cbd0_0;  1 drivers
o0x7fb80a071df8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cdc0 .island tran;
p0x7fb80a071df8 .port I0x60000311cdc0, o0x7fb80a071df8;
v0x6000000e4c60_0 .net8 "M_W_instruction", 15 0, p0x7fb80a071df8;  0 drivers, strength-aware
o0x7fb80a076968 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cea0 .island tran;
p0x7fb80a076968 .port I0x60000311cea0, o0x7fb80a076968;
v0x6000000e4cf0_0 .net8 "M_W_mem", 15 0, p0x7fb80a076968;  0 drivers, strength-aware
o0x7fb80a07a4d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cf80 .island tran;
p0x7fb80a07a4d8 .port I0x60000311cf80, o0x7fb80a07a4d8;
v0x6000000e4d80_0 .net8 "M_W_newPC", 15 0, p0x7fb80a07a4d8;  0 drivers, strength-aware
v0x6000000e4e10_0 .net8 "M_W_oldPC", 15 0, p0x7fb80a07e048;  0 drivers, strength-aware
v0x6000000e4ea0_0 .net "M_W_reg_dest", 3 0, L_0x6000001df160;  1 drivers
v0x6000000e4f30_0 .net "M_X_A_en", 0 0, L_0x600001b23090;  1 drivers
v0x6000000e4fc0_0 .net "M_X_B_en", 0 0, L_0x600001b23410;  1 drivers
v0x6000000e5050_0 .net "M_mem", 15 0, L_0x6000001315e0;  1 drivers
v0x6000000e50e0_0 .net "NVZ_out", 2 0, L_0x600000136bc0;  1 drivers
v0x6000000e5170_0 .net "NVZflag", 2 0, L_0x6000001de4e0;  1 drivers
v0x6000000e5200_0 .net "X_ALUOut", 15 0, L_0x6000001dcdc0;  1 drivers
v0x6000000e5290_0 .net8 "X_M_ALUOut", 15 0, p0x7fb80a06dce8;  0 drivers, strength-aware
v0x6000000e5320_0 .net "X_M_MemRead", 0 0, v0x6000003ccfc0_0;  1 drivers
v0x6000000e53b0_0 .net "X_M_MemWrite", 0 0, v0x6000003cd320_0;  1 drivers
v0x6000000e5440_0 .net "X_M_MemtoReg", 0 0, L_0x600001b0d8f0;  1 drivers
v0x6000000e54d0_0 .net "X_M_RegWrite", 0 0, v0x6000003cd9e0_0;  1 drivers
v0x6000000e5560_0 .net "X_M_SavePC", 0 0, L_0x600001b0d960;  1 drivers
o0x7fb80a086dd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311c540 .island tran;
p0x7fb80a086dd8 .port I0x60000311c540, o0x7fb80a086dd8;
v0x6000000e55f0_0 .net8 "X_M_aluB", 15 0, p0x7fb80a086dd8;  0 drivers, strength-aware
v0x6000000e5680_0 .net "X_M_halt", 0 0, L_0x600001b0d9d0;  1 drivers
v0x6000000e5710_0 .net8 "X_M_instruction", 15 0, p0x7fb80a071e58;  0 drivers, strength-aware
o0x7fb80a07a538 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cc60 .island tran;
p0x7fb80a07a538 .port I0x60000311cc60, o0x7fb80a07a538;
v0x6000000e57a0_0 .net8 "X_M_newPC", 15 0, p0x7fb80a07a538;  0 drivers, strength-aware
o0x7fb80a07e0a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311ca80 .island tran;
p0x7fb80a07e0a8 .port I0x60000311ca80, o0x7fb80a07e0a8;
v0x6000000e5830_0 .net8 "X_M_oldPC", 15 0, p0x7fb80a07e0a8;  0 drivers, strength-aware
v0x6000000e58c0_0 .net "X_M_reg_dest", 3 0, L_0x6000001c8c80;  1 drivers
v0x6000000e5950_0 .net "X_M_reg_source2", 3 0, L_0x6000001c8fa0;  1 drivers
v0x6000000e59e0_0 .net "X_X_A_en", 0 0, L_0x600001b22a70;  1 drivers
v0x6000000e5a70_0 .net "X_X_B_en", 0 0, L_0x600001b22bc0;  1 drivers
v0x6000000e5b00_0 .net *"_ivl_10", 0 0, L_0x600001b5fc60;  1 drivers
L_0x7fb80aa31d40 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x6000000e5b90_0 .net/2u *"_ivl_100", 3 0, L_0x7fb80aa31d40;  1 drivers
v0x6000000e5c20_0 .net *"_ivl_102", 0 0, L_0x60000015a6c0;  1 drivers
v0x6000000e5cb0_0 .net *"_ivl_105", 7 0, L_0x60000015a620;  1 drivers
L_0x7fb80aa31d88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000000e5d40_0 .net/2u *"_ivl_106", 7 0, L_0x7fb80aa31d88;  1 drivers
v0x6000000e5dd0_0 .net *"_ivl_108", 15 0, L_0x60000015a580;  1 drivers
v0x6000000e5e60_0 .net *"_ivl_110", 16 0, L_0x60000015a4e0;  1 drivers
L_0x7fb80aa31dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000e5ef0_0 .net *"_ivl_113", 0 0, L_0x7fb80aa31dd0;  1 drivers
L_0x7fb80aa31e18 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000e5f80_0 .net/2u *"_ivl_114", 11 0, L_0x7fb80aa31e18;  1 drivers
v0x6000000e6010_0 .net *"_ivl_117", 3 0, L_0x60000015a440;  1 drivers
v0x6000000e60a0_0 .net *"_ivl_118", 15 0, L_0x60000015a3a0;  1 drivers
v0x6000000e6130_0 .net *"_ivl_12", 0 0, L_0x600001b5fbf0;  1 drivers
v0x6000000e61c0_0 .net *"_ivl_120", 16 0, L_0x60000015a300;  1 drivers
L_0x7fb80aa31e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000e6250_0 .net *"_ivl_123", 0 0, L_0x7fb80aa31e60;  1 drivers
v0x6000000e62e0_0 .net *"_ivl_124", 16 0, L_0x60000015a260;  1 drivers
v0x6000000e6370_0 .net *"_ivl_126", 16 0, L_0x60000015a1c0;  1 drivers
v0x6000000e6400_0 .net *"_ivl_128", 16 0, L_0x60000015a120;  1 drivers
v0x6000000e6490_0 .net *"_ivl_133", 3 0, L_0x600000159fe0;  1 drivers
v0x6000000e6520_0 .net *"_ivl_139", 0 0, L_0x600000136a80;  1 drivers
v0x6000000e65b0_0 .net *"_ivl_16", 0 0, L_0x600001b5fb10;  1 drivers
v0x6000000e6640_0 .net *"_ivl_168", 0 0, L_0x6000001cc5a0;  1 drivers
v0x6000000e66d0_0 .net *"_ivl_169", 0 0, L_0x600001b100e0;  1 drivers
v0x6000000e6760_0 .net/2u *"_ivl_171", 15 0, L_0x7fb80aa32dd8;  1 drivers
v0x6000000e67f0_0 .net *"_ivl_173", 15 0, L_0x600001b10150;  1 drivers
v0x6000000e6880_0 .net *"_ivl_176", 0 0, L_0x6000001cc500;  1 drivers
v0x6000000e6910_0 .net *"_ivl_177", 0 0, L_0x600001b101c0;  1 drivers
v0x6000000e69a0_0 .net *"_ivl_179", 0 0, L_0x600001b10230;  1 drivers
v0x6000000e6a30_0 .net *"_ivl_18", 15 0, L_0x600000101f40;  1 drivers
v0x6000000e6ac0_0 .net/2u *"_ivl_181", 15 0, L_0x7fb80aa32e20;  1 drivers
v0x6000000e6b50_0 .net *"_ivl_183", 15 0, L_0x600001b102a0;  1 drivers
v0x6000000e6be0_0 .net *"_ivl_185", 15 0, L_0x6000001cc640;  1 drivers
v0x6000000e6c70_0 .net *"_ivl_193", 15 0, L_0x6000001deee0;  1 drivers
v0x6000000e6d00_0 .net *"_ivl_197", 15 0, L_0x6000001df020;  1 drivers
v0x6000000e6d90_0 .net *"_ivl_20", 15 0, L_0x600000101ea0;  1 drivers
v0x6000000e6e20_0 .net *"_ivl_213", 15 0, L_0x600000131680;  1 drivers
v0x6000000e6eb0_0 .net *"_ivl_33", 3 0, L_0x600000100640;  1 drivers
L_0x7fb80aa31560 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x6000000e6f40_0 .net/2u *"_ivl_34", 3 0, L_0x7fb80aa31560;  1 drivers
v0x6000000e6fd0_0 .net *"_ivl_4", 0 0, L_0x600001b57090;  1 drivers
v0x6000000e7060_0 .net *"_ivl_43", 0 0, L_0x60000010bde0;  1 drivers
v0x6000000e70f0_0 .net *"_ivl_44", 5 0, L_0x60000010bd40;  1 drivers
v0x6000000e7180_0 .net *"_ivl_47", 8 0, L_0x60000010bca0;  1 drivers
L_0x7fb80aa31638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000e7210_0 .net/2u *"_ivl_48", 0 0, L_0x7fb80aa31638;  1 drivers
v0x6000000e72a0_0 .net *"_ivl_59", 3 0, L_0x600000151360;  1 drivers
v0x6000000e7330_0 .net *"_ivl_61", 3 0, L_0x6000001512c0;  1 drivers
v0x6000000e73c0_0 .net *"_ivl_64", 0 0, L_0x600001b012d0;  1 drivers
v0x6000000e7450_0 .net *"_ivl_67", 3 0, L_0x600000158820;  1 drivers
v0x6000000e74e0_0 .net *"_ivl_69", 3 0, L_0x600000158780;  1 drivers
v0x6000000e7570_0 .net *"_ivl_72", 0 0, L_0x600001b01340;  1 drivers
L_0x7fb80aa31bd8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000e7600_0 .net/2u *"_ivl_74", 11 0, L_0x7fb80aa31bd8;  1 drivers
v0x6000000e7690_0 .net *"_ivl_77", 3 0, L_0x6000001585a0;  1 drivers
L_0x7fb80aa31c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000e7720_0 .net/2u *"_ivl_78", 0 0, L_0x7fb80aa31c20;  1 drivers
v0x6000000e77b0_0 .net *"_ivl_80", 16 0, L_0x6000001583c0;  1 drivers
v0x6000000e7840_0 .net *"_ivl_83", 3 0, L_0x600000158320;  1 drivers
L_0x7fb80aa31c68 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x6000000e78d0_0 .net/2u *"_ivl_84", 3 0, L_0x7fb80aa31c68;  1 drivers
v0x6000000e7960_0 .net *"_ivl_86", 0 0, L_0x60000015bde0;  1 drivers
L_0x7fb80aa31cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000000e79f0_0 .net/2u *"_ivl_88", 7 0, L_0x7fb80aa31cb0;  1 drivers
v0x6000000e7a80_0 .net *"_ivl_91", 7 0, L_0x60000015bca0;  1 drivers
v0x6000000e7b10_0 .net *"_ivl_92", 15 0, L_0x60000015bc00;  1 drivers
v0x6000000e7ba0_0 .net *"_ivl_94", 16 0, L_0x60000015bd40;  1 drivers
L_0x7fb80aa31cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000e7c30_0 .net *"_ivl_97", 0 0, L_0x7fb80aa31cf8;  1 drivers
v0x6000000e7cc0_0 .net *"_ivl_99", 3 0, L_0x60000015bb60;  1 drivers
v0x6000000e7d50_0 .net "addr", 15 0, L_0x600001b1c770;  1 drivers
v0x6000000e7de0_0 .net "aluA", 15 0, L_0x6000001cc6e0;  1 drivers
v0x6000000e7e70_0 .net "aluB", 15 0, L_0x6000001cc780;  1 drivers
v0x6000000e7f00_0 .net "branchAdd", 15 0, L_0x60000010bc00;  1 drivers
v0x6000000f8000_0 .net "clk", 0 0, v0x6000000f9320_0;  1 drivers
v0x6000000f8090_0 .net "cond", 2 0, L_0x600000136c60;  1 drivers
v0x6000000f8120_0 .net "do_branch", 0 0, L_0x600001b7aa00;  1 drivers
v0x6000000f81b0_0 .net "flagNV", 0 0, L_0x6000001c8320;  1 drivers
v0x6000000f8240_0 .net "flagZ", 0 0, L_0x6000001c85a0;  1 drivers
v0x6000000f82d0_0 .net "flush", 0 0, L_0x600001b0cfc0;  1 drivers
v0x6000000f8360_0 .net "halt", 0 0, L_0x6000001005a0;  1 drivers
v0x6000000f83f0_0 .net "hlt", 0 0, L_0x600001b543f0;  alias, 1 drivers
v0x6000000f8480_0 .net "instruction", 15 0, L_0x600000101ae0;  1 drivers
v0x6000000f8510_0 .net "memData_In", 15 0, L_0x6000001312c0;  1 drivers
v0x6000000f85a0_0 .net "nextPC", 15 0, L_0x600000101e00;  1 drivers
v0x6000000f8630_0 .net "pc", 15 0, L_0x600001b566f0;  alias, 1 drivers
v0x6000000f86c0_0 .net "pcBranch", 15 0, L_0x600000161180;  1 drivers
v0x6000000f8750_0 .net "pcInc", 15 0, L_0x60000010be80;  1 drivers
v0x6000000f87e0_0 .net "programCount", 15 0, L_0x600000101fe0;  1 drivers
v0x6000000f8870_0 .net "reg1Forward", 15 0, L_0x6000001def80;  1 drivers
v0x6000000f8900_0 .net "reg2Forward", 15 0, L_0x6000001df0c0;  1 drivers
v0x6000000f8990_0 .net "reg_dest", 3 0, L_0x600000159f40;  1 drivers
v0x6000000f8a20_0 .net "reg_source1", 3 0, L_0x6000001588c0;  1 drivers
v0x6000000f8ab0_0 .net "reg_source2", 3 0, L_0x6000001586e0;  1 drivers
v0x6000000f8b40_0 .net "rst_n", 0 0, v0x6000000f94d0_0;  1 drivers
v0x6000000f8bd0_0 .net "stall", 0 0, L_0x600001b0cf50;  1 drivers
v0x6000000f8c60_0 .net "writeback_data", 15 0, L_0x600000131720;  1 drivers
L_0x600000101f40 .functor MUXZ 16, L_0x600000161180, L_0x600000135fe0, L_0x6000001372a0, C4<>;
L_0x600000101ea0 .functor MUXZ 16, L_0x60000010be80, L_0x600000101f40, L_0x600001b7aa00, C4<>;
L_0x600000101e00 .functor MUXZ 16, L_0x600000101fe0, L_0x600000101ea0, L_0x600001b5fb10, C4<>;
L_0x600000100640 .part L_0x600000101ae0, 12, 4;
L_0x6000001005a0 .cmp/eq 4, L_0x600000100640, L_0x7fb80aa31560;
L_0x60000010bde0 .part L_0x600000101ae0, 8, 1;
LS_0x60000010bd40_0_0 .concat [ 1 1 1 1], L_0x60000010bde0, L_0x60000010bde0, L_0x60000010bde0, L_0x60000010bde0;
LS_0x60000010bd40_0_4 .concat [ 1 1 0 0], L_0x60000010bde0, L_0x60000010bde0;
L_0x60000010bd40 .concat [ 4 2 0 0], LS_0x60000010bd40_0_0, LS_0x60000010bd40_0_4;
L_0x60000010bca0 .part L_0x600000101ae0, 0, 9;
L_0x60000010bc00 .concat [ 1 9 6 0], L_0x7fb80aa31638, L_0x60000010bca0, L_0x60000010bd40;
L_0x600000151360 .part p0x7fb80a061b08, 8, 4;
L_0x6000001512c0 .part p0x7fb80a061b08, 4, 4;
L_0x6000001588c0 .functor MUXZ 4, L_0x6000001512c0, L_0x600000151360, L_0x6000001c8000, C4<>;
L_0x600000158820 .part p0x7fb80a061b08, 8, 4;
L_0x600000158780 .part p0x7fb80a061b08, 0, 4;
L_0x6000001586e0 .functor MUXZ 4, L_0x600000158780, L_0x600000158820, L_0x600001b012d0, C4<>;
L_0x6000001585a0 .part p0x7fb80a061b08, 0, 4;
L_0x6000001583c0 .concat [ 1 4 12 0], L_0x7fb80aa31c20, L_0x6000001585a0, L_0x7fb80aa31bd8;
L_0x600000158320 .part p0x7fb80a061b08, 12, 4;
L_0x60000015bde0 .cmp/eq 4, L_0x600000158320, L_0x7fb80aa31c68;
L_0x60000015bca0 .part p0x7fb80a061b08, 0, 8;
L_0x60000015bc00 .concat [ 8 8 0 0], L_0x60000015bca0, L_0x7fb80aa31cb0;
L_0x60000015bd40 .concat [ 16 1 0 0], L_0x60000015bc00, L_0x7fb80aa31cf8;
L_0x60000015bb60 .part p0x7fb80a061b08, 12, 4;
L_0x60000015a6c0 .cmp/eq 4, L_0x60000015bb60, L_0x7fb80aa31d40;
L_0x60000015a620 .part p0x7fb80a061b08, 0, 8;
L_0x60000015a580 .concat [ 8 8 0 0], L_0x7fb80aa31d88, L_0x60000015a620;
L_0x60000015a4e0 .concat [ 16 1 0 0], L_0x60000015a580, L_0x7fb80aa31dd0;
L_0x60000015a440 .part p0x7fb80a061b08, 0, 4;
L_0x60000015a3a0 .concat [ 4 12 0 0], L_0x60000015a440, L_0x7fb80aa31e18;
L_0x60000015a300 .concat [ 16 1 0 0], L_0x60000015a3a0, L_0x7fb80aa31e60;
L_0x60000015a260 .functor MUXZ 17, L_0x60000015a300, L_0x60000015a4e0, L_0x60000015a6c0, C4<>;
L_0x60000015a1c0 .functor MUXZ 17, L_0x60000015a260, L_0x60000015bd40, L_0x60000015bde0, C4<>;
L_0x60000015a120 .functor MUXZ 17, L_0x60000015a1c0, L_0x6000001583c0, L_0x600001b01340, C4<>;
L_0x60000015a080 .part L_0x60000015a120, 0, 16;
L_0x600000159fe0 .part p0x7fb80a061b08, 8, 4;
L_0x600000159f40 .functor MUXZ 4, L_0x6000001586e0, L_0x600000159fe0, L_0x600000137a20, C4<>;
L_0x600000136a80 .part p0x7fb80a061b08, 15, 1;
L_0x600000136b20 .part p0x7fb80a061b08, 12, 3;
L_0x600000136bc0 .concat8 [ 1 1 1 0], L_0x6000001369e0, L_0x6000001368a0, L_0x600000136760;
L_0x600000136c60 .part p0x7fb80a061b08, 9, 3;
L_0x600000136e40 .part p0x7fb80a061b08, 12, 4;
L_0x6000001c8be0 .part p0x7fb80a061b08, 12, 4;
L_0x6000001cc5a0 .part p0x7fb80a061aa8, 12, 1;
L_0x6000001cc500 .part p0x7fb80a061aa8, 12, 1;
L_0x6000001cc640 .functor MUXZ 16, L_0x6000001def80, L_0x600001b102a0, L_0x600001b10230, C4<>;
L_0x6000001cc6e0 .functor MUXZ 16, L_0x6000001cc640, L_0x600001b10150, L_0x600001b100e0, C4<>;
L_0x6000001cc780 .functor MUXZ 16, L_0x6000001df0c0, p0x7fb80a05df38, v0x60000022de60_0, C4<>;
L_0x6000001de580 .part p0x7fb80a061aa8, 12, 3;
L_0x6000001deee0 .functor MUXZ 16, p0x7fb80a0563d8, L_0x600000131720, L_0x600001b23090, C4<>;
L_0x6000001def80 .functor MUXZ 16, L_0x6000001deee0, p0x7fb80a06dce8, L_0x600001b22a70, C4<>;
L_0x6000001df020 .functor MUXZ 16, p0x7fb80a059f48, L_0x600000131720, L_0x600001b23410, C4<>;
L_0x6000001df0c0 .functor MUXZ 16, L_0x6000001df020, p0x7fb80a06dce8, L_0x600001b22bc0, C4<>;
L_0x6000001312c0 .functor MUXZ 16, p0x7fb80a086dd8, L_0x600000131720, L_0x600001b22d80, C4<>;
L_0x600000131680 .functor MUXZ 16, p0x7fb80a06dc88, p0x7fb80a07a4d8, v0x60000031c870_0, C4<>;
L_0x600000131720 .functor MUXZ 16, L_0x600000131680, p0x7fb80a076968, v0x60000031c1b0_0, C4<>;
S_0x7fb80a35e5e0 .scope module, "ALU0" "ALU" 4 297, 5 10 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /INPUT 1 "flagNV";
    .port_info 5 /INPUT 1 "flagZ";
    .port_info 6 /OUTPUT 3 "nvz_flags";
L_0x600001b151f0 .functor XOR 16, L_0x6000001cc6e0, L_0x6000001cc780, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b21d50 .functor BUFZ 16, L_0x6000001db520, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b21e30 .functor NOT 1, L_0x6000001dc500, C4<0>, C4<0>, C4<0>;
L_0x600001b21ea0 .functor NOT 1, L_0x6000001dc5a0, C4<0>, C4<0>, C4<0>;
L_0x600001b21f10 .functor AND 1, L_0x600001b21e30, L_0x600001b21ea0, C4<1>, C4<1>;
L_0x600001b21f80 .functor NOT 1, L_0x6000001dc640, C4<0>, C4<0>, C4<0>;
L_0x600001b21ff0 .functor NOT 1, L_0x6000001dc6e0, C4<0>, C4<0>, C4<0>;
L_0x600001b22060 .functor AND 1, L_0x600001b21f80, L_0x600001b21ff0, C4<1>, C4<1>;
L_0x600001b22140 .functor NOT 1, L_0x6000001dc780, C4<0>, C4<0>, C4<0>;
L_0x600001b221b0 .functor NOT 1, L_0x6000001dc820, C4<0>, C4<0>, C4<0>;
L_0x600001b220d0 .functor NOT 1, L_0x6000001dc8c0, C4<0>, C4<0>, C4<0>;
L_0x600001b22220 .functor AND 1, L_0x600001b221b0, L_0x600001b220d0, C4<1>, C4<1>;
L_0x600001b22290 .functor NOT 1, L_0x6000001dc960, C4<0>, C4<0>, C4<0>;
L_0x600001b22370 .functor NOT 1, L_0x6000001dca00, C4<0>, C4<0>, C4<0>;
L_0x600001b223e0 .functor NOT 1, L_0x6000001dcf00, C4<0>, C4<0>, C4<0>;
L_0x600001b22300 .functor NOT 1, L_0x6000001dcfa0, C4<0>, C4<0>, C4<0>;
L_0x600001b22450 .functor AND 1, L_0x600001b223e0, L_0x600001b22300, C4<1>, C4<1>;
L_0x600001b224c0 .functor OR 1, L_0x600001b150a0, L_0x600001b15180, C4<0>, C4<0>;
L_0x600001b22530 .functor NOT 1, L_0x6000001dd180, C4<0>, C4<0>, C4<0>;
L_0x600001b225a0 .functor NOT 1, L_0x6000001dd2c0, C4<0>, C4<0>, C4<0>;
L_0x600001b22610 .functor AND 1, L_0x600001b22530, L_0x600001b225a0, C4<1>, C4<1>;
L_0x7fb80aa33648 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x600001b22680 .functor XNOR 1, L_0x6000001dd220, L_0x7fb80aa33648, C4<0>, C4<0>;
L_0x600001b226f0 .functor NOT 1, L_0x6000001dd540, C4<0>, C4<0>, C4<0>;
L_0x600001b22760 .functor NOT 1, L_0x6000001dd720, C4<0>, C4<0>, C4<0>;
L_0x600001b227d0 .functor NOT 1, L_0x6000001dd7c0, C4<0>, C4<0>, C4<0>;
L_0x600001b22840 .functor AND 1, L_0x600001b22760, L_0x600001b227d0, C4<1>, C4<1>;
L_0x600001b228b0 .functor NOT 1, L_0x6000001dd9a0, C4<0>, C4<0>, C4<0>;
L_0x600001b22920 .functor NOT 1, L_0x6000001ddb80, C4<0>, C4<0>, C4<0>;
v0x60000023c120_0 .net "A", 15 0, L_0x6000001cc6e0;  alias, 1 drivers
v0x60000023bf00_0 .net "ADDSUB_result", 15 0, L_0x6000001cfd40;  1 drivers
v0x60000023bcc0_0 .net "B", 15 0, L_0x6000001cc780;  alias, 1 drivers
v0x60000023bb10_0 .net "PADDSB_result", 15 0, L_0x6000001c4b40;  1 drivers
v0x60000023b8d0_0 .net "RED_result", 15 0, L_0x6000001d99a0;  1 drivers
v0x60000023b720_0 .net "ROR_result", 15 0, L_0x600001b21dc0;  1 drivers
v0x60000023b4e0_0 .net "SLL_result", 15 0, L_0x6000001db520;  1 drivers
v0x60000023b330_0 .net "SRA_result", 15 0, L_0x600001b21d50;  1 drivers
v0x60000023b0f0_0 .net "XOR_result", 15 0, L_0x600001b151f0;  1 drivers
v0x60000023af40_0 .net *"_ivl_100", 0 0, L_0x600001b22610;  1 drivers
L_0x7fb80aa335b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000023ad00_0 .net/2u *"_ivl_102", 0 0, L_0x7fb80aa335b8;  1 drivers
L_0x7fb80aa33600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000023ab50_0 .net/2u *"_ivl_104", 0 0, L_0x7fb80aa33600;  1 drivers
v0x60000023a910_0 .net *"_ivl_107", 0 0, L_0x6000001dd220;  1 drivers
v0x60000023a760_0 .net *"_ivl_108", 0 0, L_0x7fb80aa33648;  1 drivers
v0x60000023a520_0 .net *"_ivl_110", 0 0, L_0x600001b22680;  1 drivers
L_0x7fb80aa33690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000023a370_0 .net/2u *"_ivl_112", 0 0, L_0x7fb80aa33690;  1 drivers
L_0x7fb80aa336d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000023a130_0 .net/2u *"_ivl_114", 15 0, L_0x7fb80aa336d8;  1 drivers
v0x600000239f80_0 .net *"_ivl_116", 0 0, L_0x6000001dd360;  1 drivers
v0x600000239d40_0 .net *"_ivl_118", 0 0, L_0x6000001dd400;  1 drivers
v0x600000239b90_0 .net *"_ivl_120", 2 0, L_0x6000001dd4a0;  1 drivers
v0x600000239950_0 .net *"_ivl_123", 0 0, L_0x6000001dd540;  1 drivers
v0x6000002397a0_0 .net *"_ivl_124", 0 0, L_0x600001b226f0;  1 drivers
L_0x7fb80aa33720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000239560_0 .net/2u *"_ivl_126", 0 0, L_0x7fb80aa33720;  1 drivers
L_0x7fb80aa33768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002393b0_0 .net/2u *"_ivl_128", 0 0, L_0x7fb80aa33768;  1 drivers
L_0x7fb80aa337b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000239170_0 .net/2u *"_ivl_130", 15 0, L_0x7fb80aa337b0;  1 drivers
v0x600000238fc0_0 .net *"_ivl_132", 0 0, L_0x6000001dd5e0;  1 drivers
v0x600000238d80_0 .net *"_ivl_134", 2 0, L_0x6000001dd680;  1 drivers
v0x600000238bd0_0 .net *"_ivl_137", 0 0, L_0x6000001dd720;  1 drivers
v0x600000238990_0 .net *"_ivl_138", 0 0, L_0x600001b22760;  1 drivers
v0x6000002387e0_0 .net *"_ivl_141", 0 0, L_0x6000001dd7c0;  1 drivers
v0x600000227c30_0 .net *"_ivl_142", 0 0, L_0x600001b227d0;  1 drivers
v0x600000227a80_0 .net *"_ivl_144", 0 0, L_0x600001b22840;  1 drivers
L_0x7fb80aa337f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000227840_0 .net/2u *"_ivl_146", 0 0, L_0x7fb80aa337f8;  1 drivers
L_0x7fb80aa33840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000227690_0 .net/2u *"_ivl_148", 0 0, L_0x7fb80aa33840;  1 drivers
L_0x7fb80aa33888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000227450_0 .net/2u *"_ivl_150", 15 0, L_0x7fb80aa33888;  1 drivers
v0x6000002272a0_0 .net *"_ivl_152", 0 0, L_0x6000001dd860;  1 drivers
v0x600000227060_0 .net *"_ivl_154", 2 0, L_0x6000001dd900;  1 drivers
v0x600000226eb0_0 .net *"_ivl_157", 0 0, L_0x6000001dd9a0;  1 drivers
v0x600000226c70_0 .net *"_ivl_158", 0 0, L_0x600001b228b0;  1 drivers
L_0x7fb80aa338d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000226ac0_0 .net/2u *"_ivl_160", 0 0, L_0x7fb80aa338d0;  1 drivers
L_0x7fb80aa33918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000226880_0 .net/2u *"_ivl_162", 0 0, L_0x7fb80aa33918;  1 drivers
L_0x7fb80aa33960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002266d0_0 .net/2u *"_ivl_164", 15 0, L_0x7fb80aa33960;  1 drivers
v0x600000226490_0 .net *"_ivl_166", 0 0, L_0x6000001dda40;  1 drivers
v0x6000002262e0_0 .net *"_ivl_168", 2 0, L_0x6000001ddae0;  1 drivers
v0x6000002260a0_0 .net *"_ivl_171", 0 0, L_0x6000001ddb80;  1 drivers
v0x600000225ef0_0 .net *"_ivl_172", 0 0, L_0x600001b22920;  1 drivers
L_0x7fb80aa339a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000225cb0_0 .net/2u *"_ivl_174", 0 0, L_0x7fb80aa339a8;  1 drivers
L_0x7fb80aa339f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000225b00_0 .net/2u *"_ivl_176", 0 0, L_0x7fb80aa339f0;  1 drivers
L_0x7fb80aa33a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002258c0_0 .net/2u *"_ivl_178", 15 0, L_0x7fb80aa33a38;  1 drivers
v0x600000225710_0 .net *"_ivl_180", 0 0, L_0x6000001ddc20;  1 drivers
v0x6000002254d0_0 .net *"_ivl_182", 2 0, L_0x6000001ddcc0;  1 drivers
L_0x7fb80aa33a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000225320_0 .net/2u *"_ivl_184", 0 0, L_0x7fb80aa33a80;  1 drivers
L_0x7fb80aa33ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002250e0_0 .net/2u *"_ivl_186", 0 0, L_0x7fb80aa33ac8;  1 drivers
L_0x7fb80aa33b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000224f30_0 .net/2u *"_ivl_188", 15 0, L_0x7fb80aa33b10;  1 drivers
v0x600000224cf0_0 .net *"_ivl_190", 0 0, L_0x6000001ddd60;  1 drivers
v0x600000224b40_0 .net *"_ivl_192", 2 0, L_0x6000001dde00;  1 drivers
v0x600000224900_0 .net *"_ivl_194", 2 0, L_0x6000001ddea0;  1 drivers
v0x600000224750_0 .net *"_ivl_196", 2 0, L_0x6000001ddf40;  1 drivers
v0x600000224510_0 .net *"_ivl_198", 2 0, L_0x6000001ddfe0;  1 drivers
v0x600000224360_0 .net *"_ivl_200", 2 0, L_0x6000001de080;  1 drivers
v0x600000224120_0 .net *"_ivl_202", 2 0, L_0x6000001de120;  1 drivers
v0x60000022ff00_0 .net *"_ivl_207", 1 0, L_0x6000001de260;  1 drivers
v0x60000022fd50_0 .net *"_ivl_209", 0 0, L_0x6000001de300;  1 drivers
v0x60000022fb10_0 .net *"_ivl_21", 0 0, L_0x6000001dc500;  1 drivers
v0x60000022f960_0 .net *"_ivl_210", 2 0, L_0x6000001de3a0;  1 drivers
v0x60000022f720_0 .net *"_ivl_212", 2 0, L_0x6000001de440;  1 drivers
v0x60000022f570_0 .net *"_ivl_22", 0 0, L_0x600001b21e30;  1 drivers
v0x60000022f330_0 .net *"_ivl_25", 0 0, L_0x6000001dc5a0;  1 drivers
v0x60000022f180_0 .net *"_ivl_26", 0 0, L_0x600001b21ea0;  1 drivers
v0x60000022ef40_0 .net *"_ivl_28", 0 0, L_0x600001b21f10;  1 drivers
v0x60000022ed90_0 .net *"_ivl_31", 0 0, L_0x6000001dc640;  1 drivers
v0x60000022eb50_0 .net *"_ivl_32", 0 0, L_0x600001b21f80;  1 drivers
v0x60000022e9a0_0 .net *"_ivl_35", 0 0, L_0x6000001dc6e0;  1 drivers
v0x60000022e760_0 .net *"_ivl_36", 0 0, L_0x600001b21ff0;  1 drivers
v0x60000022e5b0_0 .net *"_ivl_38", 0 0, L_0x600001b22060;  1 drivers
v0x60000022e370_0 .net *"_ivl_41", 0 0, L_0x6000001dc780;  1 drivers
v0x60000022e1c0_0 .net *"_ivl_42", 0 0, L_0x600001b22140;  1 drivers
v0x60000022df80_0 .net *"_ivl_45", 0 0, L_0x6000001dc820;  1 drivers
v0x60000022ddd0_0 .net *"_ivl_46", 0 0, L_0x600001b221b0;  1 drivers
v0x60000022db90_0 .net *"_ivl_49", 0 0, L_0x6000001dc8c0;  1 drivers
v0x60000022d9e0_0 .net *"_ivl_50", 0 0, L_0x600001b220d0;  1 drivers
v0x60000022d7a0_0 .net *"_ivl_52", 0 0, L_0x600001b22220;  1 drivers
v0x60000022d5f0_0 .net *"_ivl_55", 0 0, L_0x6000001dc960;  1 drivers
v0x60000022d3b0_0 .net *"_ivl_56", 0 0, L_0x600001b22290;  1 drivers
v0x60000022d200_0 .net *"_ivl_59", 0 0, L_0x6000001dca00;  1 drivers
v0x60000022fde0_0 .net *"_ivl_60", 0 0, L_0x600001b22370;  1 drivers
v0x60000022fe70_0 .net *"_ivl_62", 15 0, L_0x6000001dcaa0;  1 drivers
v0x60000022fba0_0 .net *"_ivl_64", 15 0, L_0x6000001dcb40;  1 drivers
v0x60000022fc30_0 .net *"_ivl_66", 15 0, L_0x6000001dcc80;  1 drivers
v0x60000022f9f0_0 .net *"_ivl_68", 15 0, L_0x6000001dcd20;  1 drivers
v0x60000022fa80_0 .net *"_ivl_70", 15 0, L_0x6000001dcbe0;  1 drivers
v0x60000022f7b0_0 .net *"_ivl_77", 0 0, L_0x6000001dcf00;  1 drivers
v0x60000022f840_0 .net *"_ivl_78", 0 0, L_0x600001b223e0;  1 drivers
v0x60000022f600_0 .net *"_ivl_81", 0 0, L_0x6000001dcfa0;  1 drivers
v0x60000022f690_0 .net *"_ivl_82", 0 0, L_0x600001b22300;  1 drivers
v0x60000022f3c0_0 .net *"_ivl_84", 0 0, L_0x600001b22450;  1 drivers
v0x60000022f450_0 .net *"_ivl_87", 0 0, L_0x6000001dd040;  1 drivers
v0x60000022f210_0 .net *"_ivl_88", 0 0, L_0x600001b224c0;  1 drivers
v0x60000022f2a0_0 .net *"_ivl_90", 2 0, L_0x6000001dd0e0;  1 drivers
v0x60000022efd0_0 .net *"_ivl_93", 0 0, L_0x6000001dd180;  1 drivers
v0x60000022f060_0 .net *"_ivl_94", 0 0, L_0x600001b22530;  1 drivers
v0x60000022ee20_0 .net *"_ivl_97", 0 0, L_0x6000001dd2c0;  1 drivers
v0x60000022eeb0_0 .net *"_ivl_98", 0 0, L_0x600001b225a0;  1 drivers
v0x60000022ebe0_0 .net "flagNV", 0 0, L_0x6000001c8320;  alias, 1 drivers
v0x60000022ec70_0 .net "flagZ", 0 0, L_0x6000001c85a0;  alias, 1 drivers
v0x60000022ea30_0 .net "ifZero", 0 0, L_0x6000001cfde0;  1 drivers
v0x60000022eac0_0 .net "negOvfl", 0 0, L_0x600001b15180;  1 drivers
v0x60000022e7f0_0 .net "nvz_flags", 2 0, L_0x6000001de4e0;  alias, 1 drivers
v0x60000022e880_0 .net "opcode", 2 0, L_0x6000001de580;  1 drivers
v0x60000022e640_0 .net "posOvfl", 0 0, L_0x600001b150a0;  1 drivers
v0x60000022e6d0_0 .net "result", 15 0, L_0x6000001dcdc0;  alias, 1 drivers
v0x60000022e400_0 .net "temp", 0 0, L_0x6000001dce60;  1 drivers
v0x60000022e490_0 .net "tempNVZ", 2 0, L_0x6000001de1c0;  1 drivers
L_0x6000001cff20 .part L_0x6000001de580, 0, 1;
L_0x6000001d9a40 .part L_0x6000001cc6e0, 8, 8;
L_0x6000001d9ae0 .part L_0x6000001cc6e0, 0, 8;
L_0x6000001d9b80 .part L_0x6000001cc780, 8, 8;
L_0x6000001d9c20 .part L_0x6000001cc780, 0, 8;
L_0x6000001db5c0 .part L_0x6000001cc780, 0, 4;
L_0x6000001db660 .part L_0x6000001de580, 0, 1;
L_0x6000001dc460 .part L_0x6000001cc780, 0, 4;
L_0x6000001dc500 .part L_0x6000001de580, 2, 1;
L_0x6000001dc5a0 .part L_0x6000001de580, 1, 1;
L_0x6000001dc640 .part L_0x6000001de580, 2, 1;
L_0x6000001dc6e0 .part L_0x6000001de580, 0, 1;
L_0x6000001dc780 .part L_0x6000001de580, 2, 1;
L_0x6000001dc820 .part L_0x6000001de580, 1, 1;
L_0x6000001dc8c0 .part L_0x6000001de580, 0, 1;
L_0x6000001dc960 .part L_0x6000001de580, 1, 1;
L_0x6000001dca00 .part L_0x6000001de580, 0, 1;
L_0x6000001dcaa0 .functor MUXZ 16, L_0x6000001c4b40, L_0x600001b21dc0, L_0x600001b22370, C4<>;
L_0x6000001dcb40 .functor MUXZ 16, L_0x6000001dcaa0, L_0x600001b21d50, L_0x600001b22290, C4<>;
L_0x6000001dcc80 .functor MUXZ 16, L_0x6000001dcb40, L_0x6000001db520, L_0x600001b22220, C4<>;
L_0x6000001dcd20 .functor MUXZ 16, L_0x6000001dcc80, L_0x6000001d99a0, L_0x600001b22140, C4<>;
L_0x6000001dcbe0 .functor MUXZ 16, L_0x6000001dcd20, L_0x600001b151f0, L_0x600001b22060, C4<>;
L_0x6000001dcdc0 .functor MUXZ 16, L_0x6000001dcbe0, L_0x6000001cfd40, L_0x600001b21f10, C4<>;
L_0x6000001dce60 .reduce/xor L_0x600001b151f0;
L_0x6000001dcf00 .part L_0x6000001de580, 2, 1;
L_0x6000001dcfa0 .part L_0x6000001de580, 1, 1;
L_0x6000001dd040 .part L_0x6000001cfd40, 15, 1;
L_0x6000001dd0e0 .concat [ 1 1 1 0], L_0x6000001cfde0, L_0x600001b224c0, L_0x6000001dd040;
L_0x6000001dd180 .part L_0x6000001de580, 2, 1;
L_0x6000001dd2c0 .part L_0x6000001de580, 0, 1;
L_0x6000001dd220 .reduce/xor L_0x600001b151f0;
L_0x6000001dd360 .cmp/eq 16, L_0x600001b151f0, L_0x7fb80aa336d8;
L_0x6000001dd400 .functor MUXZ 1, L_0x6000001dd360, L_0x7fb80aa33690, L_0x600001b22680, C4<>;
L_0x6000001dd4a0 .concat [ 1 1 1 0], L_0x6000001dd400, L_0x7fb80aa33600, L_0x7fb80aa335b8;
L_0x6000001dd540 .part L_0x6000001de580, 2, 1;
L_0x6000001dd5e0 .cmp/eq 16, L_0x6000001d99a0, L_0x7fb80aa337b0;
L_0x6000001dd680 .concat [ 1 1 1 0], L_0x6000001dd5e0, L_0x7fb80aa33768, L_0x7fb80aa33720;
L_0x6000001dd720 .part L_0x6000001de580, 1, 1;
L_0x6000001dd7c0 .part L_0x6000001de580, 0, 1;
L_0x6000001dd860 .cmp/eq 16, L_0x6000001db520, L_0x7fb80aa33888;
L_0x6000001dd900 .concat [ 1 1 1 0], L_0x6000001dd860, L_0x7fb80aa33840, L_0x7fb80aa337f8;
L_0x6000001dd9a0 .part L_0x6000001de580, 1, 1;
L_0x6000001dda40 .cmp/eq 16, L_0x600001b21d50, L_0x7fb80aa33960;
L_0x6000001ddae0 .concat [ 1 1 1 0], L_0x6000001dda40, L_0x7fb80aa33918, L_0x7fb80aa338d0;
L_0x6000001ddb80 .part L_0x6000001de580, 0, 1;
L_0x6000001ddc20 .cmp/eq 16, L_0x600001b21dc0, L_0x7fb80aa33a38;
L_0x6000001ddcc0 .concat [ 1 1 1 0], L_0x6000001ddc20, L_0x7fb80aa339f0, L_0x7fb80aa339a8;
L_0x6000001ddd60 .cmp/eq 16, L_0x6000001c4b40, L_0x7fb80aa33b10;
L_0x6000001dde00 .concat [ 1 1 1 0], L_0x6000001ddd60, L_0x7fb80aa33ac8, L_0x7fb80aa33a80;
L_0x6000001ddea0 .functor MUXZ 3, L_0x6000001dde00, L_0x6000001ddcc0, L_0x600001b22920, C4<>;
L_0x6000001ddf40 .functor MUXZ 3, L_0x6000001ddea0, L_0x6000001ddae0, L_0x600001b228b0, C4<>;
L_0x6000001ddfe0 .functor MUXZ 3, L_0x6000001ddf40, L_0x6000001dd900, L_0x600001b22840, C4<>;
L_0x6000001de080 .functor MUXZ 3, L_0x6000001ddfe0, L_0x6000001dd680, L_0x600001b226f0, C4<>;
L_0x6000001de120 .functor MUXZ 3, L_0x6000001de080, L_0x6000001dd4a0, L_0x600001b22610, C4<>;
L_0x6000001de1c0 .functor MUXZ 3, L_0x6000001de120, L_0x6000001dd0e0, L_0x600001b22450, C4<>;
L_0x6000001de260 .part L_0x6000001de4e0, 1, 2;
L_0x6000001de300 .part L_0x6000001de1c0, 0, 1;
L_0x6000001de3a0 .concat [ 1 2 0 0], L_0x6000001de300, L_0x6000001de260;
L_0x6000001de440 .functor MUXZ 3, L_0x6000001de4e0, L_0x6000001de3a0, L_0x6000001c85a0, C4<>;
L_0x6000001de4e0 .functor MUXZ 3, L_0x6000001de440, L_0x6000001de1c0, L_0x6000001c8320, C4<>;
S_0x7fb80a35e090 .scope module, "iPA_0" "PADDSB" 5 34, 6 1 0, S_0x7fb80a35e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "Sum";
L_0x600001b29dc0 .functor NOT 1, L_0x6000001c2f80, C4<0>, C4<0>, C4<0>;
L_0x600001b29e30 .functor NOT 1, L_0x6000001c3020, C4<0>, C4<0>, C4<0>;
L_0x600001b29ea0 .functor AND 1, L_0x600001b29dc0, L_0x600001b29e30, C4<1>, C4<1>;
L_0x600001b29f10 .functor AND 1, L_0x600001b29ea0, L_0x6000001c30c0, C4<1>, C4<1>;
L_0x600001b29ff0 .functor AND 1, L_0x6000001c3160, L_0x6000001c3200, C4<1>, C4<1>;
L_0x600001b2a060 .functor NOT 1, L_0x6000001c32a0, C4<0>, C4<0>, C4<0>;
L_0x600001b2a0d0 .functor AND 1, L_0x600001b29ff0, L_0x600001b2a060, C4<1>, C4<1>;
L_0x600001b29f80 .functor NOT 1, L_0x6000001c3340, C4<0>, C4<0>, C4<0>;
L_0x600001b2a140 .functor NOT 1, L_0x6000001c33e0, C4<0>, C4<0>, C4<0>;
L_0x600001b2a1b0 .functor AND 1, L_0x600001b29f80, L_0x600001b2a140, C4<1>, C4<1>;
L_0x600001b2a220 .functor AND 1, L_0x600001b2a1b0, L_0x6000001c3480, C4<1>, C4<1>;
L_0x600001b2a290 .functor AND 1, L_0x6000001c3520, L_0x6000001c35c0, C4<1>, C4<1>;
L_0x600001b2a300 .functor NOT 1, L_0x6000001c3700, C4<0>, C4<0>, C4<0>;
L_0x600001b2a3e0 .functor AND 1, L_0x600001b2a290, L_0x600001b2a300, C4<1>, C4<1>;
L_0x600001b2a450 .functor NOT 1, L_0x6000001c37a0, C4<0>, C4<0>, C4<0>;
L_0x600001b2a370 .functor NOT 1, L_0x6000001c3660, C4<0>, C4<0>, C4<0>;
L_0x600001b2a4c0 .functor AND 1, L_0x600001b2a450, L_0x600001b2a370, C4<1>, C4<1>;
L_0x600001b2a530 .functor AND 1, L_0x600001b2a4c0, L_0x6000001c3840, C4<1>, C4<1>;
L_0x600001b2a5a0 .functor AND 1, L_0x6000001c38e0, L_0x6000001c3980, C4<1>, C4<1>;
L_0x600001b2a610 .functor NOT 1, L_0x6000001c3ac0, C4<0>, C4<0>, C4<0>;
L_0x600001b2a680 .functor AND 1, L_0x600001b2a5a0, L_0x600001b2a610, C4<1>, C4<1>;
L_0x600001b2a6f0 .functor NOT 1, L_0x6000001c3b60, C4<0>, C4<0>, C4<0>;
L_0x600001b2a760 .functor NOT 1, L_0x6000001c3c00, C4<0>, C4<0>, C4<0>;
L_0x600001b2a7d0 .functor AND 1, L_0x600001b2a6f0, L_0x600001b2a760, C4<1>, C4<1>;
L_0x600001b2a840 .functor AND 1, L_0x600001b2a7d0, L_0x6000001c3ca0, C4<1>, C4<1>;
L_0x600001b2a8b0 .functor AND 1, L_0x6000001c3de0, L_0x6000001c3e80, C4<1>, C4<1>;
L_0x600001b2a920 .functor NOT 1, L_0x6000001c3f20, C4<0>, C4<0>, C4<0>;
L_0x600001b2a990 .functor AND 1, L_0x600001b2a8b0, L_0x600001b2a920, C4<1>, C4<1>;
v0x6000003441b0_0 .net "A", 15 0, L_0x6000001cc6e0;  alias, 1 drivers
v0x600000344000_0 .net "B", 15 0, L_0x6000001cc780;  alias, 1 drivers
v0x60000034fde0_0 .net "Cout0", 0 0, L_0x600001b16300;  1 drivers
v0x60000034fba0_0 .net "Cout1", 0 0, L_0x600001b175d0;  1 drivers
v0x60000034f9f0_0 .net "Cout2", 0 0, L_0x600001b288c0;  1 drivers
v0x60000034f7b0_0 .net "Cout3", 0 0, L_0x600001b29b90;  1 drivers
v0x60000034f600_0 .net "Sum", 15 0, L_0x6000001c4b40;  alias, 1 drivers
v0x60000034f3c0_0 .net *"_ivl_103", 0 0, L_0x6000001c38e0;  1 drivers
v0x60000034f210_0 .net *"_ivl_105", 0 0, L_0x6000001c3980;  1 drivers
v0x60000034efd0_0 .net *"_ivl_106", 0 0, L_0x600001b2a5a0;  1 drivers
v0x60000034ee20_0 .net *"_ivl_109", 0 0, L_0x6000001c3ac0;  1 drivers
v0x60000034ebe0_0 .net *"_ivl_110", 0 0, L_0x600001b2a610;  1 drivers
v0x60000034ea30_0 .net *"_ivl_112", 0 0, L_0x600001b2a680;  1 drivers
v0x60000034fe70_0 .net *"_ivl_118", 0 0, L_0x6000001c3b60;  1 drivers
v0x60000034ff00_0 .net *"_ivl_119", 0 0, L_0x600001b2a6f0;  1 drivers
v0x60000034fc30_0 .net *"_ivl_122", 0 0, L_0x6000001c3c00;  1 drivers
v0x60000034fcc0_0 .net *"_ivl_123", 0 0, L_0x600001b2a760;  1 drivers
v0x60000034fa80_0 .net *"_ivl_125", 0 0, L_0x600001b2a7d0;  1 drivers
v0x60000034fb10_0 .net *"_ivl_128", 0 0, L_0x6000001c3ca0;  1 drivers
v0x60000034f840_0 .net *"_ivl_129", 0 0, L_0x600001b2a840;  1 drivers
v0x60000034f8d0_0 .net *"_ivl_135", 0 0, L_0x6000001c3de0;  1 drivers
v0x60000034f690_0 .net *"_ivl_137", 0 0, L_0x6000001c3e80;  1 drivers
v0x60000034f720_0 .net *"_ivl_138", 0 0, L_0x600001b2a8b0;  1 drivers
v0x60000034f450_0 .net *"_ivl_141", 0 0, L_0x6000001c3f20;  1 drivers
v0x60000034f4e0_0 .net *"_ivl_142", 0 0, L_0x600001b2a920;  1 drivers
v0x60000034f2a0_0 .net *"_ivl_144", 0 0, L_0x600001b2a990;  1 drivers
v0x60000034f330_0 .net *"_ivl_149", 0 0, L_0x6000001c4000;  1 drivers
L_0x7fb80aa33060 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x60000034f060_0 .net/2u *"_ivl_150", 15 0, L_0x7fb80aa33060;  1 drivers
v0x60000034f0f0_0 .net *"_ivl_153", 0 0, L_0x6000001c40a0;  1 drivers
L_0x7fb80aa330a8 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000034eeb0_0 .net/2u *"_ivl_154", 15 0, L_0x7fb80aa330a8;  1 drivers
v0x60000034ef40_0 .net *"_ivl_156", 15 0, L_0x6000001c4140;  1 drivers
L_0x7fb80aa330f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000034ec70_0 .net *"_ivl_159", 11 0, L_0x7fb80aa330f0;  1 drivers
v0x60000034ed00_0 .net *"_ivl_160", 15 0, L_0x6000001c41e0;  1 drivers
v0x60000034eac0_0 .net *"_ivl_162", 15 0, L_0x6000001c4280;  1 drivers
v0x60000034eb50_0 .net *"_ivl_165", 3 0, L_0x6000001c4320;  1 drivers
v0x60000034be70_0 .net *"_ivl_169", 0 0, L_0x6000001c43c0;  1 drivers
L_0x7fb80aa33138 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x60000034bc30_0 .net/2u *"_ivl_170", 15 0, L_0x7fb80aa33138;  1 drivers
v0x60000034ba80_0 .net *"_ivl_173", 0 0, L_0x6000001c4460;  1 drivers
L_0x7fb80aa33180 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000034b840_0 .net/2u *"_ivl_174", 15 0, L_0x7fb80aa33180;  1 drivers
v0x60000034b690_0 .net *"_ivl_176", 15 0, L_0x6000001c4500;  1 drivers
L_0x7fb80aa331c8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000034b450_0 .net *"_ivl_179", 11 0, L_0x7fb80aa331c8;  1 drivers
v0x60000034b2a0_0 .net *"_ivl_180", 15 0, L_0x6000001c45a0;  1 drivers
v0x60000034b060_0 .net *"_ivl_182", 15 0, L_0x6000001c4640;  1 drivers
v0x60000034aeb0_0 .net *"_ivl_185", 3 0, L_0x6000001c46e0;  1 drivers
v0x60000034a250_0 .net *"_ivl_189", 0 0, L_0x6000001c4780;  1 drivers
L_0x7fb80aa33210 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x60000034a0a0_0 .net/2u *"_ivl_190", 15 0, L_0x7fb80aa33210;  1 drivers
v0x600000349e60_0 .net *"_ivl_193", 0 0, L_0x6000001c4820;  1 drivers
L_0x7fb80aa33258 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000349cb0_0 .net/2u *"_ivl_194", 15 0, L_0x7fb80aa33258;  1 drivers
v0x600000349a70_0 .net *"_ivl_196", 15 0, L_0x6000001c48c0;  1 drivers
L_0x7fb80aa332a0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000003498c0_0 .net *"_ivl_199", 11 0, L_0x7fb80aa332a0;  1 drivers
v0x600000349680_0 .net *"_ivl_200", 15 0, L_0x6000001c4960;  1 drivers
v0x6000003494d0_0 .net *"_ivl_202", 15 0, L_0x6000001c4a00;  1 drivers
v0x60000034bf00_0 .net *"_ivl_205", 3 0, L_0x6000001c4aa0;  1 drivers
v0x60000034bcc0_0 .net *"_ivl_210", 0 0, L_0x6000001c4be0;  1 drivers
L_0x7fb80aa332e8 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x60000034bd50_0 .net/2u *"_ivl_211", 15 0, L_0x7fb80aa332e8;  1 drivers
v0x60000034bb10_0 .net *"_ivl_214", 0 0, L_0x6000001c4c80;  1 drivers
L_0x7fb80aa33330 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000034bba0_0 .net/2u *"_ivl_215", 15 0, L_0x7fb80aa33330;  1 drivers
v0x60000034b8d0_0 .net *"_ivl_217", 15 0, L_0x6000001c4d20;  1 drivers
L_0x7fb80aa33378 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000034b960_0 .net *"_ivl_220", 11 0, L_0x7fb80aa33378;  1 drivers
v0x60000034b720_0 .net *"_ivl_221", 15 0, L_0x6000001c4dc0;  1 drivers
v0x60000034b7b0_0 .net *"_ivl_223", 15 0, L_0x6000001c4e60;  1 drivers
v0x60000034b4e0_0 .net *"_ivl_226", 3 0, L_0x6000001c4f00;  1 drivers
v0x60000034b570_0 .net *"_ivl_27", 0 0, L_0x6000001c2f80;  1 drivers
v0x60000034b330_0 .net *"_ivl_28", 0 0, L_0x600001b29dc0;  1 drivers
v0x60000034b3c0_0 .net *"_ivl_31", 0 0, L_0x6000001c3020;  1 drivers
v0x60000034b0f0_0 .net *"_ivl_32", 0 0, L_0x600001b29e30;  1 drivers
v0x60000034b180_0 .net *"_ivl_34", 0 0, L_0x600001b29ea0;  1 drivers
v0x60000034af40_0 .net *"_ivl_37", 0 0, L_0x6000001c30c0;  1 drivers
v0x60000034afd0_0 .net *"_ivl_38", 0 0, L_0x600001b29f10;  1 drivers
v0x60000034a2e0_0 .net *"_ivl_43", 0 0, L_0x6000001c3160;  1 drivers
v0x60000034a370_0 .net *"_ivl_45", 0 0, L_0x6000001c3200;  1 drivers
v0x60000034a130_0 .net *"_ivl_46", 0 0, L_0x600001b29ff0;  1 drivers
v0x60000034a1c0_0 .net *"_ivl_49", 0 0, L_0x6000001c32a0;  1 drivers
v0x600000349ef0_0 .net *"_ivl_50", 0 0, L_0x600001b2a060;  1 drivers
v0x600000349f80_0 .net *"_ivl_52", 0 0, L_0x600001b2a0d0;  1 drivers
v0x600000349d40_0 .net *"_ivl_57", 0 0, L_0x6000001c3340;  1 drivers
v0x600000349dd0_0 .net *"_ivl_58", 0 0, L_0x600001b29f80;  1 drivers
v0x600000349b00_0 .net *"_ivl_61", 0 0, L_0x6000001c33e0;  1 drivers
v0x600000349b90_0 .net *"_ivl_62", 0 0, L_0x600001b2a140;  1 drivers
v0x600000349950_0 .net *"_ivl_64", 0 0, L_0x600001b2a1b0;  1 drivers
v0x6000003499e0_0 .net *"_ivl_67", 0 0, L_0x6000001c3480;  1 drivers
v0x600000349710_0 .net *"_ivl_68", 0 0, L_0x600001b2a220;  1 drivers
v0x6000003497a0_0 .net *"_ivl_73", 0 0, L_0x6000001c3520;  1 drivers
v0x600000349560_0 .net *"_ivl_75", 0 0, L_0x6000001c35c0;  1 drivers
v0x6000003495f0_0 .net *"_ivl_76", 0 0, L_0x600001b2a290;  1 drivers
v0x6000002af600_0 .net *"_ivl_79", 0 0, L_0x6000001c3700;  1 drivers
v0x6000002af450_0 .net *"_ivl_80", 0 0, L_0x600001b2a300;  1 drivers
v0x6000002af210_0 .net *"_ivl_82", 0 0, L_0x600001b2a3e0;  1 drivers
v0x6000002af060_0 .net *"_ivl_87", 0 0, L_0x6000001c37a0;  1 drivers
v0x6000002aee20_0 .net *"_ivl_88", 0 0, L_0x600001b2a450;  1 drivers
v0x6000002aec70_0 .net *"_ivl_91", 0 0, L_0x6000001c3660;  1 drivers
v0x6000002aea30_0 .net *"_ivl_92", 0 0, L_0x600001b2a370;  1 drivers
v0x6000002ae880_0 .net *"_ivl_94", 0 0, L_0x600001b2a4c0;  1 drivers
v0x6000002ae640_0 .net *"_ivl_97", 0 0, L_0x6000001c3840;  1 drivers
v0x6000002ae490_0 .net *"_ivl_98", 0 0, L_0x600001b2a530;  1 drivers
v0x6000002ae250_0 .net "negOvfl", 3 0, L_0x6000001c3d40;  1 drivers
v0x6000002ae0a0_0 .net "posOvfl", 3 0, L_0x6000001c3a20;  1 drivers
v0x6000002ade60_0 .net "tempHalfByte0", 3 0, L_0x6000001c0a00;  1 drivers
v0x6000002adcb0_0 .net "tempHalfByte1", 3 0, L_0x6000001c15e0;  1 drivers
v0x6000002ada70_0 .net "tempHalfByte2", 3 0, L_0x6000001c21c0;  1 drivers
v0x6000002ad8c0_0 .net "tempHalfByte3", 3 0, L_0x6000001c2da0;  1 drivers
L_0x6000001c0aa0 .part L_0x6000001cc6e0, 0, 4;
L_0x6000001c0b40 .part L_0x6000001cc780, 0, 4;
L_0x6000001c1680 .part L_0x6000001cc6e0, 4, 4;
L_0x6000001c1720 .part L_0x6000001cc780, 4, 4;
L_0x6000001c2260 .part L_0x6000001cc6e0, 8, 4;
L_0x6000001c2300 .part L_0x6000001cc780, 8, 4;
L_0x6000001c2e40 .part L_0x6000001cc6e0, 12, 4;
L_0x6000001c2ee0 .part L_0x6000001cc780, 12, 4;
L_0x6000001c2f80 .part L_0x6000001cc6e0, 3, 1;
L_0x6000001c3020 .part L_0x6000001cc780, 3, 1;
L_0x6000001c30c0 .part L_0x6000001c0a00, 3, 1;
L_0x6000001c3160 .part L_0x6000001cc6e0, 3, 1;
L_0x6000001c3200 .part L_0x6000001cc780, 3, 1;
L_0x6000001c32a0 .part L_0x6000001c0a00, 3, 1;
L_0x6000001c3340 .part L_0x6000001cc6e0, 7, 1;
L_0x6000001c33e0 .part L_0x6000001cc780, 7, 1;
L_0x6000001c3480 .part L_0x6000001c15e0, 3, 1;
L_0x6000001c3520 .part L_0x6000001cc6e0, 7, 1;
L_0x6000001c35c0 .part L_0x6000001cc780, 7, 1;
L_0x6000001c3700 .part L_0x6000001c15e0, 3, 1;
L_0x6000001c37a0 .part L_0x6000001cc6e0, 11, 1;
L_0x6000001c3660 .part L_0x6000001cc780, 11, 1;
L_0x6000001c3840 .part L_0x6000001c21c0, 3, 1;
L_0x6000001c38e0 .part L_0x6000001cc6e0, 11, 1;
L_0x6000001c3980 .part L_0x6000001cc780, 11, 1;
L_0x6000001c3ac0 .part L_0x6000001c21c0, 3, 1;
L_0x6000001c3a20 .concat8 [ 1 1 1 1], L_0x600001b29f10, L_0x600001b2a220, L_0x600001b2a530, L_0x600001b2a840;
L_0x6000001c3b60 .part L_0x6000001cc6e0, 15, 1;
L_0x6000001c3c00 .part L_0x6000001cc780, 15, 1;
L_0x6000001c3ca0 .part L_0x6000001c2da0, 3, 1;
L_0x6000001c3d40 .concat8 [ 1 1 1 1], L_0x600001b2a0d0, L_0x600001b2a3e0, L_0x600001b2a680, L_0x600001b2a990;
L_0x6000001c3de0 .part L_0x6000001cc6e0, 15, 1;
L_0x6000001c3e80 .part L_0x6000001cc780, 15, 1;
L_0x6000001c3f20 .part L_0x6000001c2da0, 3, 1;
L_0x6000001c4000 .part L_0x6000001c3a20, 0, 1;
L_0x6000001c40a0 .part L_0x6000001c3d40, 0, 1;
L_0x6000001c4140 .concat [ 4 12 0 0], L_0x6000001c0a00, L_0x7fb80aa330f0;
L_0x6000001c41e0 .functor MUXZ 16, L_0x6000001c4140, L_0x7fb80aa330a8, L_0x6000001c40a0, C4<>;
L_0x6000001c4280 .functor MUXZ 16, L_0x6000001c41e0, L_0x7fb80aa33060, L_0x6000001c4000, C4<>;
L_0x6000001c4320 .part L_0x6000001c4280, 0, 4;
L_0x6000001c43c0 .part L_0x6000001c3a20, 1, 1;
L_0x6000001c4460 .part L_0x6000001c3d40, 1, 1;
L_0x6000001c4500 .concat [ 4 12 0 0], L_0x6000001c15e0, L_0x7fb80aa331c8;
L_0x6000001c45a0 .functor MUXZ 16, L_0x6000001c4500, L_0x7fb80aa33180, L_0x6000001c4460, C4<>;
L_0x6000001c4640 .functor MUXZ 16, L_0x6000001c45a0, L_0x7fb80aa33138, L_0x6000001c43c0, C4<>;
L_0x6000001c46e0 .part L_0x6000001c4640, 0, 4;
L_0x6000001c4780 .part L_0x6000001c3a20, 2, 1;
L_0x6000001c4820 .part L_0x6000001c3d40, 2, 1;
L_0x6000001c48c0 .concat [ 4 12 0 0], L_0x6000001c21c0, L_0x7fb80aa332a0;
L_0x6000001c4960 .functor MUXZ 16, L_0x6000001c48c0, L_0x7fb80aa33258, L_0x6000001c4820, C4<>;
L_0x6000001c4a00 .functor MUXZ 16, L_0x6000001c4960, L_0x7fb80aa33210, L_0x6000001c4780, C4<>;
L_0x6000001c4aa0 .part L_0x6000001c4a00, 0, 4;
L_0x6000001c4b40 .concat8 [ 4 4 4 4], L_0x6000001c4320, L_0x6000001c46e0, L_0x6000001c4aa0, L_0x6000001c4f00;
L_0x6000001c4be0 .part L_0x6000001c3a20, 3, 1;
L_0x6000001c4c80 .part L_0x6000001c3d40, 3, 1;
L_0x6000001c4d20 .concat [ 4 12 0 0], L_0x6000001c2da0, L_0x7fb80aa33378;
L_0x6000001c4dc0 .functor MUXZ 16, L_0x6000001c4d20, L_0x7fb80aa33330, L_0x6000001c4c80, C4<>;
L_0x6000001c4e60 .functor MUXZ 16, L_0x6000001c4dc0, L_0x7fb80aa332e8, L_0x6000001c4be0, C4<>;
L_0x6000001c4f00 .part L_0x6000001c4e60, 0, 4;
S_0x7fb80a35db40 .scope module, "CLA4_0" "CLA_4bit" 6 13, 7 1 0, S_0x7fb80a35e090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b15260 .functor XOR 1, L_0x6000001c0000, L_0x6000001c00a0, C4<0>, C4<0>;
L_0x600001b152d0 .functor XOR 1, L_0x6000001c0140, L_0x6000001c01e0, C4<0>, C4<0>;
L_0x600001b15340 .functor XOR 1, L_0x6000001c0280, L_0x6000001c0320, C4<0>, C4<0>;
L_0x600001b153b0 .functor XOR 1, L_0x6000001c03c0, L_0x6000001c0460, C4<0>, C4<0>;
L_0x600001b15420 .functor AND 1, L_0x6000001c0500, L_0x6000001c05a0, C4<1>, C4<1>;
L_0x600001b15490 .functor AND 1, L_0x6000001c0640, L_0x6000001c06e0, C4<1>, C4<1>;
L_0x600001b15570 .functor AND 1, L_0x6000001c0780, L_0x6000001c0820, C4<1>, C4<1>;
L_0x600001b15500 .functor AND 1, L_0x6000001c08c0, L_0x6000001c0960, C4<1>, C4<1>;
L_0x7fb80aa32f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b155e0 .functor AND 1, L_0x7fb80aa32f40, L_0x600001b15260, C4<1>, C4<1>;
L_0x600001b15650 .functor OR 1, L_0x600001b15420, L_0x600001b155e0, C4<0>, C4<0>;
L_0x600001b156c0 .functor AND 1, L_0x600001b15420, L_0x600001b152d0, C4<1>, C4<1>;
L_0x600001b15730 .functor OR 1, L_0x600001b15490, L_0x600001b156c0, C4<0>, C4<0>;
L_0x600001b157a0 .functor AND 1, L_0x7fb80aa32f40, L_0x600001b15260, C4<1>, C4<1>;
L_0x600001b15880 .functor AND 1, L_0x600001b157a0, L_0x600001b152d0, C4<1>, C4<1>;
L_0x600001b158f0 .functor OR 1, L_0x600001b15730, L_0x600001b15880, C4<0>, C4<0>;
L_0x600001b15810 .functor AND 1, L_0x600001b15490, L_0x600001b15340, C4<1>, C4<1>;
L_0x600001b15960 .functor OR 1, L_0x600001b15570, L_0x600001b15810, C4<0>, C4<0>;
L_0x600001b159d0 .functor AND 1, L_0x600001b15420, L_0x600001b152d0, C4<1>, C4<1>;
L_0x600001b15a40 .functor AND 1, L_0x600001b159d0, L_0x600001b15340, C4<1>, C4<1>;
L_0x600001b15ab0 .functor OR 1, L_0x600001b15960, L_0x600001b15a40, C4<0>, C4<0>;
L_0x600001b15b20 .functor AND 1, L_0x7fb80aa32f40, L_0x600001b15260, C4<1>, C4<1>;
L_0x600001b15b90 .functor AND 1, L_0x600001b15b20, L_0x600001b152d0, C4<1>, C4<1>;
L_0x600001b15c00 .functor AND 1, L_0x600001b15b90, L_0x600001b15340, C4<1>, C4<1>;
L_0x600001b15c70 .functor OR 1, L_0x600001b15ab0, L_0x600001b15c00, C4<0>, C4<0>;
L_0x600001b15ce0 .functor AND 1, L_0x600001b15570, L_0x600001b153b0, C4<1>, C4<1>;
L_0x600001b15d50 .functor OR 1, L_0x600001b15500, L_0x600001b15ce0, C4<0>, C4<0>;
L_0x600001b15dc0 .functor AND 1, L_0x600001b15490, L_0x600001b15340, C4<1>, C4<1>;
L_0x600001b15e30 .functor AND 1, L_0x600001b15dc0, L_0x600001b153b0, C4<1>, C4<1>;
L_0x600001b15ea0 .functor OR 1, L_0x600001b15d50, L_0x600001b15e30, C4<0>, C4<0>;
L_0x600001b15f10 .functor AND 1, L_0x600001b15420, L_0x600001b152d0, C4<1>, C4<1>;
L_0x600001b15f80 .functor AND 1, L_0x600001b15f10, L_0x600001b15340, C4<1>, C4<1>;
L_0x600001b15ff0 .functor AND 1, L_0x600001b15f80, L_0x600001b153b0, C4<1>, C4<1>;
L_0x600001b16060 .functor OR 1, L_0x600001b15ea0, L_0x600001b15ff0, C4<0>, C4<0>;
L_0x600001b160d0 .functor AND 1, L_0x7fb80aa32f40, L_0x600001b15260, C4<1>, C4<1>;
L_0x600001b16140 .functor AND 1, L_0x600001b160d0, L_0x600001b152d0, C4<1>, C4<1>;
L_0x600001b161b0 .functor AND 1, L_0x600001b16140, L_0x600001b15340, C4<1>, C4<1>;
L_0x600001b16220 .functor AND 1, L_0x600001b161b0, L_0x600001b153b0, C4<1>, C4<1>;
L_0x600001b16290 .functor OR 1, L_0x600001b16060, L_0x600001b16220, C4<0>, C4<0>;
L_0x600001b16300 .functor BUFZ 1, L_0x600001b16290, C4<0>, C4<0>, C4<0>;
L_0x600001b16370 .functor XOR 1, L_0x600001b15260, L_0x7fb80aa32f40, C4<0>, C4<0>;
L_0x600001b163e0 .functor XOR 1, L_0x600001b152d0, L_0x600001b15650, C4<0>, C4<0>;
L_0x600001b16450 .functor XOR 1, L_0x600001b15340, L_0x600001b158f0, C4<0>, C4<0>;
L_0x600001b164c0 .functor XOR 1, L_0x600001b153b0, L_0x600001b15c70, C4<0>, C4<0>;
v0x600000368e10_0 .net "A", 3 0, L_0x6000001c0aa0;  1 drivers
v0x600000368ea0_0 .net "B", 3 0, L_0x6000001c0b40;  1 drivers
v0x600000368f30_0 .net "C0", 0 0, L_0x600001b15650;  1 drivers
v0x600000368fc0_0 .net "C1", 0 0, L_0x600001b158f0;  1 drivers
v0x600000369050_0 .net "C2", 0 0, L_0x600001b15c70;  1 drivers
v0x6000003690e0_0 .net "C3", 0 0, L_0x600001b16290;  1 drivers
v0x600000369170_0 .net "Cin", 0 0, L_0x7fb80aa32f40;  1 drivers
v0x600000369200_0 .net "Cout", 0 0, L_0x600001b16300;  alias, 1 drivers
v0x600000369290_0 .net "G0", 0 0, L_0x600001b15420;  1 drivers
v0x600000369320_0 .net "G1", 0 0, L_0x600001b15490;  1 drivers
v0x6000003693b0_0 .net "G2", 0 0, L_0x600001b15570;  1 drivers
v0x600000369440_0 .net "G3", 0 0, L_0x600001b15500;  1 drivers
v0x6000003694d0_0 .net "P0", 0 0, L_0x600001b15260;  1 drivers
v0x600000369560_0 .net "P1", 0 0, L_0x600001b152d0;  1 drivers
v0x6000003695f0_0 .net "P2", 0 0, L_0x600001b15340;  1 drivers
v0x600000369680_0 .net "P3", 0 0, L_0x600001b153b0;  1 drivers
v0x600000369710_0 .net "Sum", 3 0, L_0x6000001c0a00;  alias, 1 drivers
v0x6000003697a0_0 .net *"_ivl_1", 0 0, L_0x6000001c0000;  1 drivers
v0x600000369830_0 .net *"_ivl_100", 0 0, L_0x600001b16140;  1 drivers
v0x6000003698c0_0 .net *"_ivl_102", 0 0, L_0x600001b161b0;  1 drivers
v0x600000369950_0 .net *"_ivl_104", 0 0, L_0x600001b16220;  1 drivers
v0x6000003699e0_0 .net *"_ivl_112", 0 0, L_0x600001b16370;  1 drivers
v0x600000369a70_0 .net *"_ivl_116", 0 0, L_0x600001b163e0;  1 drivers
v0x600000369b00_0 .net *"_ivl_120", 0 0, L_0x600001b16450;  1 drivers
v0x600000369b90_0 .net *"_ivl_125", 0 0, L_0x600001b164c0;  1 drivers
v0x600000369c20_0 .net *"_ivl_13", 0 0, L_0x6000001c0280;  1 drivers
v0x600000369cb0_0 .net *"_ivl_15", 0 0, L_0x6000001c0320;  1 drivers
v0x600000369d40_0 .net *"_ivl_19", 0 0, L_0x6000001c03c0;  1 drivers
v0x600000369dd0_0 .net *"_ivl_21", 0 0, L_0x6000001c0460;  1 drivers
v0x600000369e60_0 .net *"_ivl_25", 0 0, L_0x6000001c0500;  1 drivers
v0x600000369ef0_0 .net *"_ivl_27", 0 0, L_0x6000001c05a0;  1 drivers
v0x600000369f80_0 .net *"_ivl_3", 0 0, L_0x6000001c00a0;  1 drivers
v0x60000036a010_0 .net *"_ivl_31", 0 0, L_0x6000001c0640;  1 drivers
v0x60000036a0a0_0 .net *"_ivl_33", 0 0, L_0x6000001c06e0;  1 drivers
v0x60000036a130_0 .net *"_ivl_37", 0 0, L_0x6000001c0780;  1 drivers
v0x60000036a1c0_0 .net *"_ivl_39", 0 0, L_0x6000001c0820;  1 drivers
v0x60000036a250_0 .net *"_ivl_43", 0 0, L_0x6000001c08c0;  1 drivers
v0x60000036a2e0_0 .net *"_ivl_45", 0 0, L_0x6000001c0960;  1 drivers
v0x60000036a370_0 .net *"_ivl_48", 0 0, L_0x600001b155e0;  1 drivers
v0x60000036a400_0 .net *"_ivl_52", 0 0, L_0x600001b156c0;  1 drivers
v0x60000036a490_0 .net *"_ivl_54", 0 0, L_0x600001b15730;  1 drivers
v0x60000036a520_0 .net *"_ivl_56", 0 0, L_0x600001b157a0;  1 drivers
v0x60000036a5b0_0 .net *"_ivl_58", 0 0, L_0x600001b15880;  1 drivers
v0x60000036a640_0 .net *"_ivl_62", 0 0, L_0x600001b15810;  1 drivers
v0x60000036a6d0_0 .net *"_ivl_64", 0 0, L_0x600001b15960;  1 drivers
v0x60000036a760_0 .net *"_ivl_66", 0 0, L_0x600001b159d0;  1 drivers
v0x60000036a7f0_0 .net *"_ivl_68", 0 0, L_0x600001b15a40;  1 drivers
v0x60000036a880_0 .net *"_ivl_7", 0 0, L_0x6000001c0140;  1 drivers
v0x60000036a910_0 .net *"_ivl_70", 0 0, L_0x600001b15ab0;  1 drivers
v0x60000036a9a0_0 .net *"_ivl_72", 0 0, L_0x600001b15b20;  1 drivers
v0x60000036aa30_0 .net *"_ivl_74", 0 0, L_0x600001b15b90;  1 drivers
v0x60000036aac0_0 .net *"_ivl_76", 0 0, L_0x600001b15c00;  1 drivers
v0x60000036ab50_0 .net *"_ivl_80", 0 0, L_0x600001b15ce0;  1 drivers
v0x60000036abe0_0 .net *"_ivl_82", 0 0, L_0x600001b15d50;  1 drivers
v0x60000036ac70_0 .net *"_ivl_84", 0 0, L_0x600001b15dc0;  1 drivers
v0x60000036ad00_0 .net *"_ivl_86", 0 0, L_0x600001b15e30;  1 drivers
v0x60000036ad90_0 .net *"_ivl_88", 0 0, L_0x600001b15ea0;  1 drivers
v0x60000036ae20_0 .net *"_ivl_9", 0 0, L_0x6000001c01e0;  1 drivers
v0x60000036aeb0_0 .net *"_ivl_90", 0 0, L_0x600001b15f10;  1 drivers
v0x60000036af40_0 .net *"_ivl_92", 0 0, L_0x600001b15f80;  1 drivers
v0x60000036afd0_0 .net *"_ivl_94", 0 0, L_0x600001b15ff0;  1 drivers
v0x60000036b060_0 .net *"_ivl_96", 0 0, L_0x600001b16060;  1 drivers
v0x60000036b0f0_0 .net *"_ivl_98", 0 0, L_0x600001b160d0;  1 drivers
L_0x6000001c0000 .part L_0x6000001c0aa0, 0, 1;
L_0x6000001c00a0 .part L_0x6000001c0b40, 0, 1;
L_0x6000001c0140 .part L_0x6000001c0aa0, 1, 1;
L_0x6000001c01e0 .part L_0x6000001c0b40, 1, 1;
L_0x6000001c0280 .part L_0x6000001c0aa0, 2, 1;
L_0x6000001c0320 .part L_0x6000001c0b40, 2, 1;
L_0x6000001c03c0 .part L_0x6000001c0aa0, 3, 1;
L_0x6000001c0460 .part L_0x6000001c0b40, 3, 1;
L_0x6000001c0500 .part L_0x6000001c0aa0, 0, 1;
L_0x6000001c05a0 .part L_0x6000001c0b40, 0, 1;
L_0x6000001c0640 .part L_0x6000001c0aa0, 1, 1;
L_0x6000001c06e0 .part L_0x6000001c0b40, 1, 1;
L_0x6000001c0780 .part L_0x6000001c0aa0, 2, 1;
L_0x6000001c0820 .part L_0x6000001c0b40, 2, 1;
L_0x6000001c08c0 .part L_0x6000001c0aa0, 3, 1;
L_0x6000001c0960 .part L_0x6000001c0b40, 3, 1;
L_0x6000001c0a00 .concat8 [ 1 1 1 1], L_0x600001b16370, L_0x600001b163e0, L_0x600001b16450, L_0x600001b164c0;
S_0x7fb80a35d0a0 .scope module, "CLA4_1" "CLA_4bit" 6 14, 7 1 0, S_0x7fb80a35e090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b16530 .functor XOR 1, L_0x6000001c0be0, L_0x6000001c0c80, C4<0>, C4<0>;
L_0x600001b165a0 .functor XOR 1, L_0x6000001c0d20, L_0x6000001c0dc0, C4<0>, C4<0>;
L_0x600001b16610 .functor XOR 1, L_0x6000001c0e60, L_0x6000001c0f00, C4<0>, C4<0>;
L_0x600001b16680 .functor XOR 1, L_0x6000001c0fa0, L_0x6000001c1040, C4<0>, C4<0>;
L_0x600001b166f0 .functor AND 1, L_0x6000001c10e0, L_0x6000001c1180, C4<1>, C4<1>;
L_0x600001b16760 .functor AND 1, L_0x6000001c1220, L_0x6000001c12c0, C4<1>, C4<1>;
L_0x600001b16840 .functor AND 1, L_0x6000001c1360, L_0x6000001c1400, C4<1>, C4<1>;
L_0x600001b167d0 .functor AND 1, L_0x6000001c14a0, L_0x6000001c1540, C4<1>, C4<1>;
L_0x7fb80aa32f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b168b0 .functor AND 1, L_0x7fb80aa32f88, L_0x600001b16530, C4<1>, C4<1>;
L_0x600001b16920 .functor OR 1, L_0x600001b166f0, L_0x600001b168b0, C4<0>, C4<0>;
L_0x600001b16990 .functor AND 1, L_0x600001b166f0, L_0x600001b165a0, C4<1>, C4<1>;
L_0x600001b16a00 .functor OR 1, L_0x600001b16760, L_0x600001b16990, C4<0>, C4<0>;
L_0x600001b16a70 .functor AND 1, L_0x7fb80aa32f88, L_0x600001b16530, C4<1>, C4<1>;
L_0x600001b16b50 .functor AND 1, L_0x600001b16a70, L_0x600001b165a0, C4<1>, C4<1>;
L_0x600001b16bc0 .functor OR 1, L_0x600001b16a00, L_0x600001b16b50, C4<0>, C4<0>;
L_0x600001b16ae0 .functor AND 1, L_0x600001b16760, L_0x600001b16610, C4<1>, C4<1>;
L_0x600001b16c30 .functor OR 1, L_0x600001b16840, L_0x600001b16ae0, C4<0>, C4<0>;
L_0x600001b16ca0 .functor AND 1, L_0x600001b166f0, L_0x600001b165a0, C4<1>, C4<1>;
L_0x600001b16d10 .functor AND 1, L_0x600001b16ca0, L_0x600001b16610, C4<1>, C4<1>;
L_0x600001b16d80 .functor OR 1, L_0x600001b16c30, L_0x600001b16d10, C4<0>, C4<0>;
L_0x600001b16df0 .functor AND 1, L_0x7fb80aa32f88, L_0x600001b16530, C4<1>, C4<1>;
L_0x600001b16e60 .functor AND 1, L_0x600001b16df0, L_0x600001b165a0, C4<1>, C4<1>;
L_0x600001b16ed0 .functor AND 1, L_0x600001b16e60, L_0x600001b16610, C4<1>, C4<1>;
L_0x600001b16f40 .functor OR 1, L_0x600001b16d80, L_0x600001b16ed0, C4<0>, C4<0>;
L_0x600001b16fb0 .functor AND 1, L_0x600001b16840, L_0x600001b16680, C4<1>, C4<1>;
L_0x600001b17020 .functor OR 1, L_0x600001b167d0, L_0x600001b16fb0, C4<0>, C4<0>;
L_0x600001b17090 .functor AND 1, L_0x600001b16760, L_0x600001b16610, C4<1>, C4<1>;
L_0x600001b17100 .functor AND 1, L_0x600001b17090, L_0x600001b16680, C4<1>, C4<1>;
L_0x600001b17170 .functor OR 1, L_0x600001b17020, L_0x600001b17100, C4<0>, C4<0>;
L_0x600001b171e0 .functor AND 1, L_0x600001b166f0, L_0x600001b165a0, C4<1>, C4<1>;
L_0x600001b17250 .functor AND 1, L_0x600001b171e0, L_0x600001b16610, C4<1>, C4<1>;
L_0x600001b172c0 .functor AND 1, L_0x600001b17250, L_0x600001b16680, C4<1>, C4<1>;
L_0x600001b17330 .functor OR 1, L_0x600001b17170, L_0x600001b172c0, C4<0>, C4<0>;
L_0x600001b173a0 .functor AND 1, L_0x7fb80aa32f88, L_0x600001b16530, C4<1>, C4<1>;
L_0x600001b17410 .functor AND 1, L_0x600001b173a0, L_0x600001b165a0, C4<1>, C4<1>;
L_0x600001b17480 .functor AND 1, L_0x600001b17410, L_0x600001b16610, C4<1>, C4<1>;
L_0x600001b174f0 .functor AND 1, L_0x600001b17480, L_0x600001b16680, C4<1>, C4<1>;
L_0x600001b17560 .functor OR 1, L_0x600001b17330, L_0x600001b174f0, C4<0>, C4<0>;
L_0x600001b175d0 .functor BUFZ 1, L_0x600001b17560, C4<0>, C4<0>, C4<0>;
L_0x600001b17640 .functor XOR 1, L_0x600001b16530, L_0x7fb80aa32f88, C4<0>, C4<0>;
L_0x600001b176b0 .functor XOR 1, L_0x600001b165a0, L_0x600001b16920, C4<0>, C4<0>;
L_0x600001b17720 .functor XOR 1, L_0x600001b16610, L_0x600001b16bc0, C4<0>, C4<0>;
L_0x600001b17790 .functor XOR 1, L_0x600001b16680, L_0x600001b16f40, C4<0>, C4<0>;
v0x60000036b180_0 .net "A", 3 0, L_0x6000001c1680;  1 drivers
v0x60000036b210_0 .net "B", 3 0, L_0x6000001c1720;  1 drivers
v0x60000036b2a0_0 .net "C0", 0 0, L_0x600001b16920;  1 drivers
v0x60000036b330_0 .net "C1", 0 0, L_0x600001b16bc0;  1 drivers
v0x60000036b3c0_0 .net "C2", 0 0, L_0x600001b16f40;  1 drivers
v0x60000036b450_0 .net "C3", 0 0, L_0x600001b17560;  1 drivers
v0x60000036b4e0_0 .net "Cin", 0 0, L_0x7fb80aa32f88;  1 drivers
v0x60000036b570_0 .net "Cout", 0 0, L_0x600001b175d0;  alias, 1 drivers
v0x60000036b600_0 .net "G0", 0 0, L_0x600001b166f0;  1 drivers
v0x60000036b690_0 .net "G1", 0 0, L_0x600001b16760;  1 drivers
v0x60000036b720_0 .net "G2", 0 0, L_0x600001b16840;  1 drivers
v0x60000036b7b0_0 .net "G3", 0 0, L_0x600001b167d0;  1 drivers
v0x60000036b840_0 .net "P0", 0 0, L_0x600001b16530;  1 drivers
v0x60000036b8d0_0 .net "P1", 0 0, L_0x600001b165a0;  1 drivers
v0x60000036b960_0 .net "P2", 0 0, L_0x600001b16610;  1 drivers
v0x60000036b9f0_0 .net "P3", 0 0, L_0x600001b16680;  1 drivers
v0x60000036ba80_0 .net "Sum", 3 0, L_0x6000001c15e0;  alias, 1 drivers
v0x60000036bb10_0 .net *"_ivl_1", 0 0, L_0x6000001c0be0;  1 drivers
v0x60000036bba0_0 .net *"_ivl_100", 0 0, L_0x600001b17410;  1 drivers
v0x60000036bc30_0 .net *"_ivl_102", 0 0, L_0x600001b17480;  1 drivers
v0x60000036bcc0_0 .net *"_ivl_104", 0 0, L_0x600001b174f0;  1 drivers
v0x60000036bd50_0 .net *"_ivl_112", 0 0, L_0x600001b17640;  1 drivers
v0x60000036bde0_0 .net *"_ivl_116", 0 0, L_0x600001b176b0;  1 drivers
v0x60000036be70_0 .net *"_ivl_120", 0 0, L_0x600001b17720;  1 drivers
v0x60000036bf00_0 .net *"_ivl_125", 0 0, L_0x600001b17790;  1 drivers
v0x60000035b570_0 .net *"_ivl_13", 0 0, L_0x6000001c0e60;  1 drivers
v0x60000035b3c0_0 .net *"_ivl_15", 0 0, L_0x6000001c0f00;  1 drivers
v0x60000035b180_0 .net *"_ivl_19", 0 0, L_0x6000001c0fa0;  1 drivers
v0x60000035afd0_0 .net *"_ivl_21", 0 0, L_0x6000001c1040;  1 drivers
v0x60000035ad90_0 .net *"_ivl_25", 0 0, L_0x6000001c10e0;  1 drivers
v0x60000035abe0_0 .net *"_ivl_27", 0 0, L_0x6000001c1180;  1 drivers
v0x60000035a9a0_0 .net *"_ivl_3", 0 0, L_0x6000001c0c80;  1 drivers
v0x60000035a7f0_0 .net *"_ivl_31", 0 0, L_0x6000001c1220;  1 drivers
v0x60000035a5b0_0 .net *"_ivl_33", 0 0, L_0x6000001c12c0;  1 drivers
v0x60000035a400_0 .net *"_ivl_37", 0 0, L_0x6000001c1360;  1 drivers
v0x60000035a1c0_0 .net *"_ivl_39", 0 0, L_0x6000001c1400;  1 drivers
v0x60000035a010_0 .net *"_ivl_43", 0 0, L_0x6000001c14a0;  1 drivers
v0x600000359dd0_0 .net *"_ivl_45", 0 0, L_0x6000001c1540;  1 drivers
v0x600000359c20_0 .net *"_ivl_48", 0 0, L_0x600001b168b0;  1 drivers
v0x6000003599e0_0 .net *"_ivl_52", 0 0, L_0x600001b16990;  1 drivers
v0x600000359830_0 .net *"_ivl_54", 0 0, L_0x600001b16a00;  1 drivers
v0x6000003595f0_0 .net *"_ivl_56", 0 0, L_0x600001b16a70;  1 drivers
v0x600000359440_0 .net *"_ivl_58", 0 0, L_0x600001b16b50;  1 drivers
v0x600000359200_0 .net *"_ivl_62", 0 0, L_0x600001b16ae0;  1 drivers
v0x600000359050_0 .net *"_ivl_64", 0 0, L_0x600001b16c30;  1 drivers
v0x600000358e10_0 .net *"_ivl_66", 0 0, L_0x600001b16ca0;  1 drivers
v0x600000358c60_0 .net *"_ivl_68", 0 0, L_0x600001b16d10;  1 drivers
v0x600000358a20_0 .net *"_ivl_7", 0 0, L_0x6000001c0d20;  1 drivers
v0x600000358870_0 .net *"_ivl_70", 0 0, L_0x600001b16d80;  1 drivers
v0x600000358630_0 .net *"_ivl_72", 0 0, L_0x600001b16df0;  1 drivers
v0x600000358480_0 .net *"_ivl_74", 0 0, L_0x600001b16e60;  1 drivers
v0x600000358240_0 .net *"_ivl_76", 0 0, L_0x600001b16ed0;  1 drivers
v0x600000358090_0 .net *"_ivl_80", 0 0, L_0x600001b16fb0;  1 drivers
v0x60000035b600_0 .net *"_ivl_82", 0 0, L_0x600001b17020;  1 drivers
v0x60000035b690_0 .net *"_ivl_84", 0 0, L_0x600001b17090;  1 drivers
v0x60000035b450_0 .net *"_ivl_86", 0 0, L_0x600001b17100;  1 drivers
v0x60000035b4e0_0 .net *"_ivl_88", 0 0, L_0x600001b17170;  1 drivers
v0x60000035b210_0 .net *"_ivl_9", 0 0, L_0x6000001c0dc0;  1 drivers
v0x60000035b2a0_0 .net *"_ivl_90", 0 0, L_0x600001b171e0;  1 drivers
v0x60000035b060_0 .net *"_ivl_92", 0 0, L_0x600001b17250;  1 drivers
v0x60000035b0f0_0 .net *"_ivl_94", 0 0, L_0x600001b172c0;  1 drivers
v0x60000035ae20_0 .net *"_ivl_96", 0 0, L_0x600001b17330;  1 drivers
v0x60000035aeb0_0 .net *"_ivl_98", 0 0, L_0x600001b173a0;  1 drivers
L_0x6000001c0be0 .part L_0x6000001c1680, 0, 1;
L_0x6000001c0c80 .part L_0x6000001c1720, 0, 1;
L_0x6000001c0d20 .part L_0x6000001c1680, 1, 1;
L_0x6000001c0dc0 .part L_0x6000001c1720, 1, 1;
L_0x6000001c0e60 .part L_0x6000001c1680, 2, 1;
L_0x6000001c0f00 .part L_0x6000001c1720, 2, 1;
L_0x6000001c0fa0 .part L_0x6000001c1680, 3, 1;
L_0x6000001c1040 .part L_0x6000001c1720, 3, 1;
L_0x6000001c10e0 .part L_0x6000001c1680, 0, 1;
L_0x6000001c1180 .part L_0x6000001c1720, 0, 1;
L_0x6000001c1220 .part L_0x6000001c1680, 1, 1;
L_0x6000001c12c0 .part L_0x6000001c1720, 1, 1;
L_0x6000001c1360 .part L_0x6000001c1680, 2, 1;
L_0x6000001c1400 .part L_0x6000001c1720, 2, 1;
L_0x6000001c14a0 .part L_0x6000001c1680, 3, 1;
L_0x6000001c1540 .part L_0x6000001c1720, 3, 1;
L_0x6000001c15e0 .concat8 [ 1 1 1 1], L_0x600001b17640, L_0x600001b176b0, L_0x600001b17720, L_0x600001b17790;
S_0x7fb80a35c600 .scope module, "CLA4_2" "CLA_4bit" 6 15, 7 1 0, S_0x7fb80a35e090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b17800 .functor XOR 1, L_0x6000001c17c0, L_0x6000001c1860, C4<0>, C4<0>;
L_0x600001b17870 .functor XOR 1, L_0x6000001c1900, L_0x6000001c19a0, C4<0>, C4<0>;
L_0x600001b178e0 .functor XOR 1, L_0x6000001c1a40, L_0x6000001c1ae0, C4<0>, C4<0>;
L_0x600001b17950 .functor XOR 1, L_0x6000001c1b80, L_0x6000001c1c20, C4<0>, C4<0>;
L_0x600001b179c0 .functor AND 1, L_0x6000001c1cc0, L_0x6000001c1d60, C4<1>, C4<1>;
L_0x600001b17a30 .functor AND 1, L_0x6000001c1e00, L_0x6000001c1ea0, C4<1>, C4<1>;
L_0x600001b17b10 .functor AND 1, L_0x6000001c1f40, L_0x6000001c1fe0, C4<1>, C4<1>;
L_0x600001b17aa0 .functor AND 1, L_0x6000001c2080, L_0x6000001c2120, C4<1>, C4<1>;
L_0x7fb80aa32fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b17b80 .functor AND 1, L_0x7fb80aa32fd0, L_0x600001b17800, C4<1>, C4<1>;
L_0x600001b17bf0 .functor OR 1, L_0x600001b179c0, L_0x600001b17b80, C4<0>, C4<0>;
L_0x600001b17c60 .functor AND 1, L_0x600001b179c0, L_0x600001b17870, C4<1>, C4<1>;
L_0x600001b17cd0 .functor OR 1, L_0x600001b17a30, L_0x600001b17c60, C4<0>, C4<0>;
L_0x600001b17d40 .functor AND 1, L_0x7fb80aa32fd0, L_0x600001b17800, C4<1>, C4<1>;
L_0x600001b17e20 .functor AND 1, L_0x600001b17d40, L_0x600001b17870, C4<1>, C4<1>;
L_0x600001b17e90 .functor OR 1, L_0x600001b17cd0, L_0x600001b17e20, C4<0>, C4<0>;
L_0x600001b17db0 .functor AND 1, L_0x600001b17a30, L_0x600001b178e0, C4<1>, C4<1>;
L_0x600001b17f00 .functor OR 1, L_0x600001b17b10, L_0x600001b17db0, C4<0>, C4<0>;
L_0x600001b17f70 .functor AND 1, L_0x600001b179c0, L_0x600001b17870, C4<1>, C4<1>;
L_0x600001b28000 .functor AND 1, L_0x600001b17f70, L_0x600001b178e0, C4<1>, C4<1>;
L_0x600001b28070 .functor OR 1, L_0x600001b17f00, L_0x600001b28000, C4<0>, C4<0>;
L_0x600001b280e0 .functor AND 1, L_0x7fb80aa32fd0, L_0x600001b17800, C4<1>, C4<1>;
L_0x600001b28150 .functor AND 1, L_0x600001b280e0, L_0x600001b17870, C4<1>, C4<1>;
L_0x600001b281c0 .functor AND 1, L_0x600001b28150, L_0x600001b178e0, C4<1>, C4<1>;
L_0x600001b28230 .functor OR 1, L_0x600001b28070, L_0x600001b281c0, C4<0>, C4<0>;
L_0x600001b282a0 .functor AND 1, L_0x600001b17b10, L_0x600001b17950, C4<1>, C4<1>;
L_0x600001b28310 .functor OR 1, L_0x600001b17aa0, L_0x600001b282a0, C4<0>, C4<0>;
L_0x600001b28380 .functor AND 1, L_0x600001b17a30, L_0x600001b178e0, C4<1>, C4<1>;
L_0x600001b283f0 .functor AND 1, L_0x600001b28380, L_0x600001b17950, C4<1>, C4<1>;
L_0x600001b28460 .functor OR 1, L_0x600001b28310, L_0x600001b283f0, C4<0>, C4<0>;
L_0x600001b284d0 .functor AND 1, L_0x600001b179c0, L_0x600001b17870, C4<1>, C4<1>;
L_0x600001b28540 .functor AND 1, L_0x600001b284d0, L_0x600001b178e0, C4<1>, C4<1>;
L_0x600001b285b0 .functor AND 1, L_0x600001b28540, L_0x600001b17950, C4<1>, C4<1>;
L_0x600001b28620 .functor OR 1, L_0x600001b28460, L_0x600001b285b0, C4<0>, C4<0>;
L_0x600001b28690 .functor AND 1, L_0x7fb80aa32fd0, L_0x600001b17800, C4<1>, C4<1>;
L_0x600001b28700 .functor AND 1, L_0x600001b28690, L_0x600001b17870, C4<1>, C4<1>;
L_0x600001b28770 .functor AND 1, L_0x600001b28700, L_0x600001b178e0, C4<1>, C4<1>;
L_0x600001b287e0 .functor AND 1, L_0x600001b28770, L_0x600001b17950, C4<1>, C4<1>;
L_0x600001b28850 .functor OR 1, L_0x600001b28620, L_0x600001b287e0, C4<0>, C4<0>;
L_0x600001b288c0 .functor BUFZ 1, L_0x600001b28850, C4<0>, C4<0>, C4<0>;
L_0x600001b28930 .functor XOR 1, L_0x600001b17800, L_0x7fb80aa32fd0, C4<0>, C4<0>;
L_0x600001b289a0 .functor XOR 1, L_0x600001b17870, L_0x600001b17bf0, C4<0>, C4<0>;
L_0x600001b28a10 .functor XOR 1, L_0x600001b178e0, L_0x600001b17e90, C4<0>, C4<0>;
L_0x600001b28a80 .functor XOR 1, L_0x600001b17950, L_0x600001b28230, C4<0>, C4<0>;
v0x60000035ac70_0 .net "A", 3 0, L_0x6000001c2260;  1 drivers
v0x60000035ad00_0 .net "B", 3 0, L_0x6000001c2300;  1 drivers
v0x60000035aa30_0 .net "C0", 0 0, L_0x600001b17bf0;  1 drivers
v0x60000035aac0_0 .net "C1", 0 0, L_0x600001b17e90;  1 drivers
v0x60000035a880_0 .net "C2", 0 0, L_0x600001b28230;  1 drivers
v0x60000035a910_0 .net "C3", 0 0, L_0x600001b28850;  1 drivers
v0x60000035a640_0 .net "Cin", 0 0, L_0x7fb80aa32fd0;  1 drivers
v0x60000035a6d0_0 .net "Cout", 0 0, L_0x600001b288c0;  alias, 1 drivers
v0x60000035a490_0 .net "G0", 0 0, L_0x600001b179c0;  1 drivers
v0x60000035a520_0 .net "G1", 0 0, L_0x600001b17a30;  1 drivers
v0x60000035a250_0 .net "G2", 0 0, L_0x600001b17b10;  1 drivers
v0x60000035a2e0_0 .net "G3", 0 0, L_0x600001b17aa0;  1 drivers
v0x60000035a0a0_0 .net "P0", 0 0, L_0x600001b17800;  1 drivers
v0x60000035a130_0 .net "P1", 0 0, L_0x600001b17870;  1 drivers
v0x600000359e60_0 .net "P2", 0 0, L_0x600001b178e0;  1 drivers
v0x600000359ef0_0 .net "P3", 0 0, L_0x600001b17950;  1 drivers
v0x600000359cb0_0 .net "Sum", 3 0, L_0x6000001c21c0;  alias, 1 drivers
v0x600000359d40_0 .net *"_ivl_1", 0 0, L_0x6000001c17c0;  1 drivers
v0x600000359a70_0 .net *"_ivl_100", 0 0, L_0x600001b28700;  1 drivers
v0x600000359b00_0 .net *"_ivl_102", 0 0, L_0x600001b28770;  1 drivers
v0x6000003598c0_0 .net *"_ivl_104", 0 0, L_0x600001b287e0;  1 drivers
v0x600000359950_0 .net *"_ivl_112", 0 0, L_0x600001b28930;  1 drivers
v0x600000359680_0 .net *"_ivl_116", 0 0, L_0x600001b289a0;  1 drivers
v0x600000359710_0 .net *"_ivl_120", 0 0, L_0x600001b28a10;  1 drivers
v0x6000003594d0_0 .net *"_ivl_125", 0 0, L_0x600001b28a80;  1 drivers
v0x600000359560_0 .net *"_ivl_13", 0 0, L_0x6000001c1a40;  1 drivers
v0x600000359290_0 .net *"_ivl_15", 0 0, L_0x6000001c1ae0;  1 drivers
v0x600000359320_0 .net *"_ivl_19", 0 0, L_0x6000001c1b80;  1 drivers
v0x6000003590e0_0 .net *"_ivl_21", 0 0, L_0x6000001c1c20;  1 drivers
v0x600000359170_0 .net *"_ivl_25", 0 0, L_0x6000001c1cc0;  1 drivers
v0x600000358ea0_0 .net *"_ivl_27", 0 0, L_0x6000001c1d60;  1 drivers
v0x600000358f30_0 .net *"_ivl_3", 0 0, L_0x6000001c1860;  1 drivers
v0x600000358cf0_0 .net *"_ivl_31", 0 0, L_0x6000001c1e00;  1 drivers
v0x600000358d80_0 .net *"_ivl_33", 0 0, L_0x6000001c1ea0;  1 drivers
v0x600000358ab0_0 .net *"_ivl_37", 0 0, L_0x6000001c1f40;  1 drivers
v0x600000358b40_0 .net *"_ivl_39", 0 0, L_0x6000001c1fe0;  1 drivers
v0x600000358900_0 .net *"_ivl_43", 0 0, L_0x6000001c2080;  1 drivers
v0x600000358990_0 .net *"_ivl_45", 0 0, L_0x6000001c2120;  1 drivers
v0x6000003586c0_0 .net *"_ivl_48", 0 0, L_0x600001b17b80;  1 drivers
v0x600000358750_0 .net *"_ivl_52", 0 0, L_0x600001b17c60;  1 drivers
v0x600000358510_0 .net *"_ivl_54", 0 0, L_0x600001b17cd0;  1 drivers
v0x6000003585a0_0 .net *"_ivl_56", 0 0, L_0x600001b17d40;  1 drivers
v0x6000003582d0_0 .net *"_ivl_58", 0 0, L_0x600001b17e20;  1 drivers
v0x600000358360_0 .net *"_ivl_62", 0 0, L_0x600001b17db0;  1 drivers
v0x600000358120_0 .net *"_ivl_64", 0 0, L_0x600001b17f00;  1 drivers
v0x6000003581b0_0 .net *"_ivl_66", 0 0, L_0x600001b17f70;  1 drivers
v0x600000347de0_0 .net *"_ivl_68", 0 0, L_0x600001b28000;  1 drivers
v0x600000347c30_0 .net *"_ivl_7", 0 0, L_0x6000001c1900;  1 drivers
v0x6000003479f0_0 .net *"_ivl_70", 0 0, L_0x600001b28070;  1 drivers
v0x600000347840_0 .net *"_ivl_72", 0 0, L_0x600001b280e0;  1 drivers
v0x600000346be0_0 .net *"_ivl_74", 0 0, L_0x600001b28150;  1 drivers
v0x600000346a30_0 .net *"_ivl_76", 0 0, L_0x600001b281c0;  1 drivers
v0x6000003467f0_0 .net *"_ivl_80", 0 0, L_0x600001b282a0;  1 drivers
v0x600000346640_0 .net *"_ivl_82", 0 0, L_0x600001b28310;  1 drivers
v0x600000346400_0 .net *"_ivl_84", 0 0, L_0x600001b28380;  1 drivers
v0x600000346250_0 .net *"_ivl_86", 0 0, L_0x600001b283f0;  1 drivers
v0x600000346010_0 .net *"_ivl_88", 0 0, L_0x600001b28460;  1 drivers
v0x600000345e60_0 .net *"_ivl_9", 0 0, L_0x6000001c19a0;  1 drivers
v0x600000345c20_0 .net *"_ivl_90", 0 0, L_0x600001b284d0;  1 drivers
v0x600000345a70_0 .net *"_ivl_92", 0 0, L_0x600001b28540;  1 drivers
v0x600000345830_0 .net *"_ivl_94", 0 0, L_0x600001b285b0;  1 drivers
v0x600000345680_0 .net *"_ivl_96", 0 0, L_0x600001b28620;  1 drivers
v0x600000345440_0 .net *"_ivl_98", 0 0, L_0x600001b28690;  1 drivers
L_0x6000001c17c0 .part L_0x6000001c2260, 0, 1;
L_0x6000001c1860 .part L_0x6000001c2300, 0, 1;
L_0x6000001c1900 .part L_0x6000001c2260, 1, 1;
L_0x6000001c19a0 .part L_0x6000001c2300, 1, 1;
L_0x6000001c1a40 .part L_0x6000001c2260, 2, 1;
L_0x6000001c1ae0 .part L_0x6000001c2300, 2, 1;
L_0x6000001c1b80 .part L_0x6000001c2260, 3, 1;
L_0x6000001c1c20 .part L_0x6000001c2300, 3, 1;
L_0x6000001c1cc0 .part L_0x6000001c2260, 0, 1;
L_0x6000001c1d60 .part L_0x6000001c2300, 0, 1;
L_0x6000001c1e00 .part L_0x6000001c2260, 1, 1;
L_0x6000001c1ea0 .part L_0x6000001c2300, 1, 1;
L_0x6000001c1f40 .part L_0x6000001c2260, 2, 1;
L_0x6000001c1fe0 .part L_0x6000001c2300, 2, 1;
L_0x6000001c2080 .part L_0x6000001c2260, 3, 1;
L_0x6000001c2120 .part L_0x6000001c2300, 3, 1;
L_0x6000001c21c0 .concat8 [ 1 1 1 1], L_0x600001b28930, L_0x600001b289a0, L_0x600001b28a10, L_0x600001b28a80;
S_0x7fb80a35bb60 .scope module, "CLA4_3" "CLA_4bit" 6 16, 7 1 0, S_0x7fb80a35e090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b28af0 .functor XOR 1, L_0x6000001c23a0, L_0x6000001c2440, C4<0>, C4<0>;
L_0x600001b28b60 .functor XOR 1, L_0x6000001c24e0, L_0x6000001c2580, C4<0>, C4<0>;
L_0x600001b28bd0 .functor XOR 1, L_0x6000001c2620, L_0x6000001c26c0, C4<0>, C4<0>;
L_0x600001b28c40 .functor XOR 1, L_0x6000001c2760, L_0x6000001c2800, C4<0>, C4<0>;
L_0x600001b28cb0 .functor AND 1, L_0x6000001c28a0, L_0x6000001c2940, C4<1>, C4<1>;
L_0x600001b28d20 .functor AND 1, L_0x6000001c29e0, L_0x6000001c2a80, C4<1>, C4<1>;
L_0x600001b28e00 .functor AND 1, L_0x6000001c2b20, L_0x6000001c2bc0, C4<1>, C4<1>;
L_0x600001b28d90 .functor AND 1, L_0x6000001c2c60, L_0x6000001c2d00, C4<1>, C4<1>;
L_0x7fb80aa33018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b28e70 .functor AND 1, L_0x7fb80aa33018, L_0x600001b28af0, C4<1>, C4<1>;
L_0x600001b28ee0 .functor OR 1, L_0x600001b28cb0, L_0x600001b28e70, C4<0>, C4<0>;
L_0x600001b28f50 .functor AND 1, L_0x600001b28cb0, L_0x600001b28b60, C4<1>, C4<1>;
L_0x600001b28fc0 .functor OR 1, L_0x600001b28d20, L_0x600001b28f50, C4<0>, C4<0>;
L_0x600001b29030 .functor AND 1, L_0x7fb80aa33018, L_0x600001b28af0, C4<1>, C4<1>;
L_0x600001b29110 .functor AND 1, L_0x600001b29030, L_0x600001b28b60, C4<1>, C4<1>;
L_0x600001b29180 .functor OR 1, L_0x600001b28fc0, L_0x600001b29110, C4<0>, C4<0>;
L_0x600001b290a0 .functor AND 1, L_0x600001b28d20, L_0x600001b28bd0, C4<1>, C4<1>;
L_0x600001b291f0 .functor OR 1, L_0x600001b28e00, L_0x600001b290a0, C4<0>, C4<0>;
L_0x600001b29260 .functor AND 1, L_0x600001b28cb0, L_0x600001b28b60, C4<1>, C4<1>;
L_0x600001b292d0 .functor AND 1, L_0x600001b29260, L_0x600001b28bd0, C4<1>, C4<1>;
L_0x600001b29340 .functor OR 1, L_0x600001b291f0, L_0x600001b292d0, C4<0>, C4<0>;
L_0x600001b293b0 .functor AND 1, L_0x7fb80aa33018, L_0x600001b28af0, C4<1>, C4<1>;
L_0x600001b29420 .functor AND 1, L_0x600001b293b0, L_0x600001b28b60, C4<1>, C4<1>;
L_0x600001b29490 .functor AND 1, L_0x600001b29420, L_0x600001b28bd0, C4<1>, C4<1>;
L_0x600001b29500 .functor OR 1, L_0x600001b29340, L_0x600001b29490, C4<0>, C4<0>;
L_0x600001b29570 .functor AND 1, L_0x600001b28e00, L_0x600001b28c40, C4<1>, C4<1>;
L_0x600001b295e0 .functor OR 1, L_0x600001b28d90, L_0x600001b29570, C4<0>, C4<0>;
L_0x600001b29650 .functor AND 1, L_0x600001b28d20, L_0x600001b28bd0, C4<1>, C4<1>;
L_0x600001b296c0 .functor AND 1, L_0x600001b29650, L_0x600001b28c40, C4<1>, C4<1>;
L_0x600001b29730 .functor OR 1, L_0x600001b295e0, L_0x600001b296c0, C4<0>, C4<0>;
L_0x600001b297a0 .functor AND 1, L_0x600001b28cb0, L_0x600001b28b60, C4<1>, C4<1>;
L_0x600001b29810 .functor AND 1, L_0x600001b297a0, L_0x600001b28bd0, C4<1>, C4<1>;
L_0x600001b29880 .functor AND 1, L_0x600001b29810, L_0x600001b28c40, C4<1>, C4<1>;
L_0x600001b298f0 .functor OR 1, L_0x600001b29730, L_0x600001b29880, C4<0>, C4<0>;
L_0x600001b29960 .functor AND 1, L_0x7fb80aa33018, L_0x600001b28af0, C4<1>, C4<1>;
L_0x600001b299d0 .functor AND 1, L_0x600001b29960, L_0x600001b28b60, C4<1>, C4<1>;
L_0x600001b29a40 .functor AND 1, L_0x600001b299d0, L_0x600001b28bd0, C4<1>, C4<1>;
L_0x600001b29ab0 .functor AND 1, L_0x600001b29a40, L_0x600001b28c40, C4<1>, C4<1>;
L_0x600001b29b20 .functor OR 1, L_0x600001b298f0, L_0x600001b29ab0, C4<0>, C4<0>;
L_0x600001b29b90 .functor BUFZ 1, L_0x600001b29b20, C4<0>, C4<0>, C4<0>;
L_0x600001b29c00 .functor XOR 1, L_0x600001b28af0, L_0x7fb80aa33018, C4<0>, C4<0>;
L_0x600001b29c70 .functor XOR 1, L_0x600001b28b60, L_0x600001b28ee0, C4<0>, C4<0>;
L_0x600001b29ce0 .functor XOR 1, L_0x600001b28bd0, L_0x600001b29180, C4<0>, C4<0>;
L_0x600001b29d50 .functor XOR 1, L_0x600001b28c40, L_0x600001b29500, C4<0>, C4<0>;
v0x600000345290_0 .net "A", 3 0, L_0x6000001c2e40;  1 drivers
v0x600000345050_0 .net "B", 3 0, L_0x6000001c2ee0;  1 drivers
v0x600000344ea0_0 .net "C0", 0 0, L_0x600001b28ee0;  1 drivers
v0x600000344c60_0 .net "C1", 0 0, L_0x600001b29180;  1 drivers
v0x600000344ab0_0 .net "C2", 0 0, L_0x600001b29500;  1 drivers
v0x600000344870_0 .net "C3", 0 0, L_0x600001b29b20;  1 drivers
v0x6000003446c0_0 .net "Cin", 0 0, L_0x7fb80aa33018;  1 drivers
v0x600000344480_0 .net "Cout", 0 0, L_0x600001b29b90;  alias, 1 drivers
v0x6000003442d0_0 .net "G0", 0 0, L_0x600001b28cb0;  1 drivers
v0x600000344090_0 .net "G1", 0 0, L_0x600001b28d20;  1 drivers
v0x600000347e70_0 .net "G2", 0 0, L_0x600001b28e00;  1 drivers
v0x600000347f00_0 .net "G3", 0 0, L_0x600001b28d90;  1 drivers
v0x600000347cc0_0 .net "P0", 0 0, L_0x600001b28af0;  1 drivers
v0x600000347d50_0 .net "P1", 0 0, L_0x600001b28b60;  1 drivers
v0x600000347a80_0 .net "P2", 0 0, L_0x600001b28bd0;  1 drivers
v0x600000347b10_0 .net "P3", 0 0, L_0x600001b28c40;  1 drivers
v0x6000003478d0_0 .net "Sum", 3 0, L_0x6000001c2da0;  alias, 1 drivers
v0x600000347960_0 .net *"_ivl_1", 0 0, L_0x6000001c23a0;  1 drivers
v0x600000346c70_0 .net *"_ivl_100", 0 0, L_0x600001b299d0;  1 drivers
v0x600000346d00_0 .net *"_ivl_102", 0 0, L_0x600001b29a40;  1 drivers
v0x600000346ac0_0 .net *"_ivl_104", 0 0, L_0x600001b29ab0;  1 drivers
v0x600000346b50_0 .net *"_ivl_112", 0 0, L_0x600001b29c00;  1 drivers
v0x600000346880_0 .net *"_ivl_116", 0 0, L_0x600001b29c70;  1 drivers
v0x600000346910_0 .net *"_ivl_120", 0 0, L_0x600001b29ce0;  1 drivers
v0x6000003466d0_0 .net *"_ivl_125", 0 0, L_0x600001b29d50;  1 drivers
v0x600000346760_0 .net *"_ivl_13", 0 0, L_0x6000001c2620;  1 drivers
v0x600000346490_0 .net *"_ivl_15", 0 0, L_0x6000001c26c0;  1 drivers
v0x600000346520_0 .net *"_ivl_19", 0 0, L_0x6000001c2760;  1 drivers
v0x6000003462e0_0 .net *"_ivl_21", 0 0, L_0x6000001c2800;  1 drivers
v0x600000346370_0 .net *"_ivl_25", 0 0, L_0x6000001c28a0;  1 drivers
v0x6000003460a0_0 .net *"_ivl_27", 0 0, L_0x6000001c2940;  1 drivers
v0x600000346130_0 .net *"_ivl_3", 0 0, L_0x6000001c2440;  1 drivers
v0x600000345ef0_0 .net *"_ivl_31", 0 0, L_0x6000001c29e0;  1 drivers
v0x600000345f80_0 .net *"_ivl_33", 0 0, L_0x6000001c2a80;  1 drivers
v0x600000345cb0_0 .net *"_ivl_37", 0 0, L_0x6000001c2b20;  1 drivers
v0x600000345d40_0 .net *"_ivl_39", 0 0, L_0x6000001c2bc0;  1 drivers
v0x600000345b00_0 .net *"_ivl_43", 0 0, L_0x6000001c2c60;  1 drivers
v0x600000345b90_0 .net *"_ivl_45", 0 0, L_0x6000001c2d00;  1 drivers
v0x6000003458c0_0 .net *"_ivl_48", 0 0, L_0x600001b28e70;  1 drivers
v0x600000345950_0 .net *"_ivl_52", 0 0, L_0x600001b28f50;  1 drivers
v0x600000345710_0 .net *"_ivl_54", 0 0, L_0x600001b28fc0;  1 drivers
v0x6000003457a0_0 .net *"_ivl_56", 0 0, L_0x600001b29030;  1 drivers
v0x6000003454d0_0 .net *"_ivl_58", 0 0, L_0x600001b29110;  1 drivers
v0x600000345560_0 .net *"_ivl_62", 0 0, L_0x600001b290a0;  1 drivers
v0x600000345320_0 .net *"_ivl_64", 0 0, L_0x600001b291f0;  1 drivers
v0x6000003453b0_0 .net *"_ivl_66", 0 0, L_0x600001b29260;  1 drivers
v0x6000003450e0_0 .net *"_ivl_68", 0 0, L_0x600001b292d0;  1 drivers
v0x600000345170_0 .net *"_ivl_7", 0 0, L_0x6000001c24e0;  1 drivers
v0x600000344f30_0 .net *"_ivl_70", 0 0, L_0x600001b29340;  1 drivers
v0x600000344fc0_0 .net *"_ivl_72", 0 0, L_0x600001b293b0;  1 drivers
v0x600000344cf0_0 .net *"_ivl_74", 0 0, L_0x600001b29420;  1 drivers
v0x600000344d80_0 .net *"_ivl_76", 0 0, L_0x600001b29490;  1 drivers
v0x600000344b40_0 .net *"_ivl_80", 0 0, L_0x600001b29570;  1 drivers
v0x600000344bd0_0 .net *"_ivl_82", 0 0, L_0x600001b295e0;  1 drivers
v0x600000344900_0 .net *"_ivl_84", 0 0, L_0x600001b29650;  1 drivers
v0x600000344990_0 .net *"_ivl_86", 0 0, L_0x600001b296c0;  1 drivers
v0x600000344750_0 .net *"_ivl_88", 0 0, L_0x600001b29730;  1 drivers
v0x6000003447e0_0 .net *"_ivl_9", 0 0, L_0x6000001c2580;  1 drivers
v0x600000344510_0 .net *"_ivl_90", 0 0, L_0x600001b297a0;  1 drivers
v0x6000003445a0_0 .net *"_ivl_92", 0 0, L_0x600001b29810;  1 drivers
v0x600000344360_0 .net *"_ivl_94", 0 0, L_0x600001b29880;  1 drivers
v0x6000003443f0_0 .net *"_ivl_96", 0 0, L_0x600001b298f0;  1 drivers
v0x600000344120_0 .net *"_ivl_98", 0 0, L_0x600001b29960;  1 drivers
L_0x6000001c23a0 .part L_0x6000001c2e40, 0, 1;
L_0x6000001c2440 .part L_0x6000001c2ee0, 0, 1;
L_0x6000001c24e0 .part L_0x6000001c2e40, 1, 1;
L_0x6000001c2580 .part L_0x6000001c2ee0, 1, 1;
L_0x6000001c2620 .part L_0x6000001c2e40, 2, 1;
L_0x6000001c26c0 .part L_0x6000001c2ee0, 2, 1;
L_0x6000001c2760 .part L_0x6000001c2e40, 3, 1;
L_0x6000001c2800 .part L_0x6000001c2ee0, 3, 1;
L_0x6000001c28a0 .part L_0x6000001c2e40, 0, 1;
L_0x6000001c2940 .part L_0x6000001c2ee0, 0, 1;
L_0x6000001c29e0 .part L_0x6000001c2e40, 1, 1;
L_0x6000001c2a80 .part L_0x6000001c2ee0, 1, 1;
L_0x6000001c2b20 .part L_0x6000001c2e40, 2, 1;
L_0x6000001c2bc0 .part L_0x6000001c2ee0, 2, 1;
L_0x6000001c2c60 .part L_0x6000001c2e40, 3, 1;
L_0x6000001c2d00 .part L_0x6000001c2ee0, 3, 1;
L_0x6000001c2da0 .concat8 [ 1 1 1 1], L_0x600001b29c00, L_0x600001b29c70, L_0x600001b29ce0, L_0x600001b29d50;
S_0x7fb80a35b0c0 .scope module, "iRED_0" "RED" 5 37, 8 9 0, S_0x7fb80a35e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "C";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 16 "Sum_ABCD";
L_0x600001b21b20 .functor XOR 1, L_0x600001b2ce00, L_0x600001b2f3a0, C4<0>, C4<0>;
L_0x600001b21b90 .functor AND 1, L_0x600001b2ce00, L_0x600001b2f3a0, C4<1>, C4<1>;
L_0x600001b21c00 .functor XOR 1, L_0x600001b21b20, L_0x600001b218f0, C4<0>, C4<0>;
L_0x600001b21c70 .functor AND 1, L_0x600001b21b20, L_0x600001b218f0, C4<1>, C4<1>;
L_0x600001b21ce0 .functor OR 1, L_0x600001b21b90, L_0x600001b21c70, C4<0>, C4<0>;
v0x6000002f8ea0_0 .net "A", 7 0, L_0x6000001d9a40;  1 drivers
v0x6000002f8cf0_0 .net "B", 7 0, L_0x6000001d9ae0;  1 drivers
v0x6000002f8ab0_0 .net "C", 7 0, L_0x6000001d9b80;  1 drivers
v0x6000002f8900_0 .net "Cout0", 0 0, L_0x600001b2ce00;  1 drivers
v0x6000002f86c0_0 .net "Cout1", 0 0, L_0x600001b2f3a0;  1 drivers
v0x6000002f8510_0 .net "Cout2", 0 0, L_0x600001b218f0;  1 drivers
v0x6000002f82d0_0 .net "D", 7 0, L_0x6000001d9c20;  1 drivers
v0x6000002f8120_0 .net "Sum_ABCD", 15 0, L_0x6000001d99a0;  alias, 1 drivers
v0x6000002e7e70_0 .net *"_ivl_12", 0 0, L_0x600001b21c70;  1 drivers
v0x6000002e7cc0_0 .net "bit8C", 0 0, L_0x600001b21b90;  1 drivers
v0x6000002e7a80_0 .net "bit8Layer1", 0 0, L_0x600001b21b20;  1 drivers
v0x6000002e78d0_0 .net "bit8Layer2", 0 0, L_0x600001b21c00;  1 drivers
v0x6000002e6d90_0 .net "header", 6 0, L_0x6000001d9900;  1 drivers
v0x6000002e6be0_0 .net "ms", 0 0, L_0x600001b21ce0;  1 drivers
v0x6000002e69a0_0 .net "sumAB", 7 0, L_0x6000001c6760;  1 drivers
v0x6000002e67f0_0 .net "sumABCD", 7 0, L_0x6000001d9860;  1 drivers
v0x6000002e65b0_0 .net "sumCD", 7 0, L_0x6000001d8000;  1 drivers
LS_0x6000001d9900_0_0 .concat [ 1 1 1 1], L_0x600001b21ce0, L_0x600001b21ce0, L_0x600001b21ce0, L_0x600001b21ce0;
LS_0x6000001d9900_0_4 .concat [ 1 1 1 0], L_0x600001b21ce0, L_0x600001b21ce0, L_0x600001b21ce0;
L_0x6000001d9900 .concat [ 4 3 0 0], LS_0x6000001d9900_0_0, LS_0x6000001d9900_0_4;
L_0x6000001d99a0 .concat [ 8 1 7 0], L_0x6000001d9860, L_0x600001b21c00, L_0x6000001d9900;
S_0x7fb80a35ab70 .scope module, "CLA8_0" "CLA_8bit" 8 29, 9 1 0, S_0x7fb80a35b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x60000029b9f0_0 .net "A", 7 0, L_0x6000001d9a40;  alias, 1 drivers
v0x60000029b7b0_0 .net "B", 7 0, L_0x6000001d9ae0;  alias, 1 drivers
v0x60000029b840_0 .net "C0", 0 0, L_0x600001b2baa0;  1 drivers
L_0x7fb80aa333c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000029b570_0 .net "Cin", 0 0, L_0x7fb80aa333c0;  1 drivers
v0x60000029b600_0 .net "Cout", 0 0, L_0x600001b2ce00;  alias, 1 drivers
v0x60000029b3c0_0 .net "Sum", 7 0, L_0x6000001c6760;  alias, 1 drivers
L_0x6000001c5a40 .part L_0x6000001d9a40, 0, 4;
L_0x6000001c5ae0 .part L_0x6000001d9ae0, 0, 4;
L_0x6000001c6620 .part L_0x6000001d9a40, 4, 4;
L_0x6000001c66c0 .part L_0x6000001d9ae0, 4, 4;
L_0x6000001c6760 .concat8 [ 4 4 0 0], L_0x6000001c59a0, L_0x6000001c6580;
S_0x7fb80a35a620 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fb80a35ab70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b2aa00 .functor XOR 1, L_0x6000001c4fa0, L_0x6000001c5040, C4<0>, C4<0>;
L_0x600001b2aa70 .functor XOR 1, L_0x6000001c50e0, L_0x6000001c5180, C4<0>, C4<0>;
L_0x600001b2aae0 .functor XOR 1, L_0x6000001c5220, L_0x6000001c52c0, C4<0>, C4<0>;
L_0x600001b2ab50 .functor XOR 1, L_0x6000001c5360, L_0x6000001c5400, C4<0>, C4<0>;
L_0x600001b2abc0 .functor AND 1, L_0x6000001c54a0, L_0x6000001c5540, C4<1>, C4<1>;
L_0x600001b2ac30 .functor AND 1, L_0x6000001c55e0, L_0x6000001c5680, C4<1>, C4<1>;
L_0x600001b2ad10 .functor AND 1, L_0x6000001c5720, L_0x6000001c57c0, C4<1>, C4<1>;
L_0x600001b2aca0 .functor AND 1, L_0x6000001c5860, L_0x6000001c5900, C4<1>, C4<1>;
L_0x600001b2ad80 .functor AND 1, L_0x7fb80aa333c0, L_0x600001b2aa00, C4<1>, C4<1>;
L_0x600001b2adf0 .functor OR 1, L_0x600001b2abc0, L_0x600001b2ad80, C4<0>, C4<0>;
L_0x600001b2ae60 .functor AND 1, L_0x600001b2abc0, L_0x600001b2aa70, C4<1>, C4<1>;
L_0x600001b2aed0 .functor OR 1, L_0x600001b2ac30, L_0x600001b2ae60, C4<0>, C4<0>;
L_0x600001b2af40 .functor AND 1, L_0x7fb80aa333c0, L_0x600001b2aa00, C4<1>, C4<1>;
L_0x600001b2b020 .functor AND 1, L_0x600001b2af40, L_0x600001b2aa70, C4<1>, C4<1>;
L_0x600001b2b090 .functor OR 1, L_0x600001b2aed0, L_0x600001b2b020, C4<0>, C4<0>;
L_0x600001b2afb0 .functor AND 1, L_0x600001b2ac30, L_0x600001b2aae0, C4<1>, C4<1>;
L_0x600001b2b100 .functor OR 1, L_0x600001b2ad10, L_0x600001b2afb0, C4<0>, C4<0>;
L_0x600001b2b170 .functor AND 1, L_0x600001b2abc0, L_0x600001b2aa70, C4<1>, C4<1>;
L_0x600001b2b1e0 .functor AND 1, L_0x600001b2b170, L_0x600001b2aae0, C4<1>, C4<1>;
L_0x600001b2b250 .functor OR 1, L_0x600001b2b100, L_0x600001b2b1e0, C4<0>, C4<0>;
L_0x600001b2b2c0 .functor AND 1, L_0x7fb80aa333c0, L_0x600001b2aa00, C4<1>, C4<1>;
L_0x600001b2b330 .functor AND 1, L_0x600001b2b2c0, L_0x600001b2aa70, C4<1>, C4<1>;
L_0x600001b2b3a0 .functor AND 1, L_0x600001b2b330, L_0x600001b2aae0, C4<1>, C4<1>;
L_0x600001b2b410 .functor OR 1, L_0x600001b2b250, L_0x600001b2b3a0, C4<0>, C4<0>;
L_0x600001b2b480 .functor AND 1, L_0x600001b2ad10, L_0x600001b2ab50, C4<1>, C4<1>;
L_0x600001b2b4f0 .functor OR 1, L_0x600001b2aca0, L_0x600001b2b480, C4<0>, C4<0>;
L_0x600001b2b560 .functor AND 1, L_0x600001b2ac30, L_0x600001b2aae0, C4<1>, C4<1>;
L_0x600001b2b5d0 .functor AND 1, L_0x600001b2b560, L_0x600001b2ab50, C4<1>, C4<1>;
L_0x600001b2b640 .functor OR 1, L_0x600001b2b4f0, L_0x600001b2b5d0, C4<0>, C4<0>;
L_0x600001b2b6b0 .functor AND 1, L_0x600001b2abc0, L_0x600001b2aa70, C4<1>, C4<1>;
L_0x600001b2b720 .functor AND 1, L_0x600001b2b6b0, L_0x600001b2aae0, C4<1>, C4<1>;
L_0x600001b2b790 .functor AND 1, L_0x600001b2b720, L_0x600001b2ab50, C4<1>, C4<1>;
L_0x600001b2b800 .functor OR 1, L_0x600001b2b640, L_0x600001b2b790, C4<0>, C4<0>;
L_0x600001b2b870 .functor AND 1, L_0x7fb80aa333c0, L_0x600001b2aa00, C4<1>, C4<1>;
L_0x600001b2b8e0 .functor AND 1, L_0x600001b2b870, L_0x600001b2aa70, C4<1>, C4<1>;
L_0x600001b2b950 .functor AND 1, L_0x600001b2b8e0, L_0x600001b2aae0, C4<1>, C4<1>;
L_0x600001b2b9c0 .functor AND 1, L_0x600001b2b950, L_0x600001b2ab50, C4<1>, C4<1>;
L_0x600001b2ba30 .functor OR 1, L_0x600001b2b800, L_0x600001b2b9c0, C4<0>, C4<0>;
L_0x600001b2baa0 .functor BUFZ 1, L_0x600001b2ba30, C4<0>, C4<0>, C4<0>;
L_0x600001b2bb10 .functor XOR 1, L_0x600001b2aa00, L_0x7fb80aa333c0, C4<0>, C4<0>;
L_0x600001b2bb80 .functor XOR 1, L_0x600001b2aa70, L_0x600001b2adf0, C4<0>, C4<0>;
L_0x600001b2bbf0 .functor XOR 1, L_0x600001b2aae0, L_0x600001b2b090, C4<0>, C4<0>;
L_0x600001b2bc60 .functor XOR 1, L_0x600001b2ab50, L_0x600001b2b410, C4<0>, C4<0>;
v0x6000002ad680_0 .net "A", 3 0, L_0x6000001c5a40;  1 drivers
v0x6000002ad4d0_0 .net "B", 3 0, L_0x6000001c5ae0;  1 drivers
v0x6000002ad290_0 .net "C0", 0 0, L_0x600001b2adf0;  1 drivers
v0x6000002ad0e0_0 .net "C1", 0 0, L_0x600001b2b090;  1 drivers
v0x6000002acea0_0 .net "C2", 0 0, L_0x600001b2b410;  1 drivers
v0x6000002accf0_0 .net "C3", 0 0, L_0x600001b2ba30;  1 drivers
v0x6000002acbd0_0 .net "Cin", 0 0, L_0x7fb80aa333c0;  alias, 1 drivers
v0x6000002af690_0 .net "Cout", 0 0, L_0x600001b2baa0;  alias, 1 drivers
v0x6000002af720_0 .net "G0", 0 0, L_0x600001b2abc0;  1 drivers
v0x6000002af4e0_0 .net "G1", 0 0, L_0x600001b2ac30;  1 drivers
v0x6000002af570_0 .net "G2", 0 0, L_0x600001b2ad10;  1 drivers
v0x6000002af2a0_0 .net "G3", 0 0, L_0x600001b2aca0;  1 drivers
v0x6000002af330_0 .net "P0", 0 0, L_0x600001b2aa00;  1 drivers
v0x6000002af0f0_0 .net "P1", 0 0, L_0x600001b2aa70;  1 drivers
v0x6000002af180_0 .net "P2", 0 0, L_0x600001b2aae0;  1 drivers
v0x6000002aeeb0_0 .net "P3", 0 0, L_0x600001b2ab50;  1 drivers
v0x6000002aef40_0 .net "Sum", 3 0, L_0x6000001c59a0;  1 drivers
v0x6000002aed00_0 .net *"_ivl_1", 0 0, L_0x6000001c4fa0;  1 drivers
v0x6000002aed90_0 .net *"_ivl_100", 0 0, L_0x600001b2b8e0;  1 drivers
v0x6000002aeac0_0 .net *"_ivl_102", 0 0, L_0x600001b2b950;  1 drivers
v0x6000002aeb50_0 .net *"_ivl_104", 0 0, L_0x600001b2b9c0;  1 drivers
v0x6000002ae910_0 .net *"_ivl_112", 0 0, L_0x600001b2bb10;  1 drivers
v0x6000002ae9a0_0 .net *"_ivl_116", 0 0, L_0x600001b2bb80;  1 drivers
v0x6000002ae6d0_0 .net *"_ivl_120", 0 0, L_0x600001b2bbf0;  1 drivers
v0x6000002ae760_0 .net *"_ivl_125", 0 0, L_0x600001b2bc60;  1 drivers
v0x6000002ae520_0 .net *"_ivl_13", 0 0, L_0x6000001c5220;  1 drivers
v0x6000002ae5b0_0 .net *"_ivl_15", 0 0, L_0x6000001c52c0;  1 drivers
v0x6000002ae2e0_0 .net *"_ivl_19", 0 0, L_0x6000001c5360;  1 drivers
v0x6000002ae370_0 .net *"_ivl_21", 0 0, L_0x6000001c5400;  1 drivers
v0x6000002ae130_0 .net *"_ivl_25", 0 0, L_0x6000001c54a0;  1 drivers
v0x6000002ae1c0_0 .net *"_ivl_27", 0 0, L_0x6000001c5540;  1 drivers
v0x6000002adef0_0 .net *"_ivl_3", 0 0, L_0x6000001c5040;  1 drivers
v0x6000002adf80_0 .net *"_ivl_31", 0 0, L_0x6000001c55e0;  1 drivers
v0x6000002add40_0 .net *"_ivl_33", 0 0, L_0x6000001c5680;  1 drivers
v0x6000002addd0_0 .net *"_ivl_37", 0 0, L_0x6000001c5720;  1 drivers
v0x6000002adb00_0 .net *"_ivl_39", 0 0, L_0x6000001c57c0;  1 drivers
v0x6000002adb90_0 .net *"_ivl_43", 0 0, L_0x6000001c5860;  1 drivers
v0x6000002ad950_0 .net *"_ivl_45", 0 0, L_0x6000001c5900;  1 drivers
v0x6000002ad9e0_0 .net *"_ivl_48", 0 0, L_0x600001b2ad80;  1 drivers
v0x6000002ad710_0 .net *"_ivl_52", 0 0, L_0x600001b2ae60;  1 drivers
v0x6000002ad7a0_0 .net *"_ivl_54", 0 0, L_0x600001b2aed0;  1 drivers
v0x6000002ad560_0 .net *"_ivl_56", 0 0, L_0x600001b2af40;  1 drivers
v0x6000002ad5f0_0 .net *"_ivl_58", 0 0, L_0x600001b2b020;  1 drivers
v0x6000002ad320_0 .net *"_ivl_62", 0 0, L_0x600001b2afb0;  1 drivers
v0x6000002ad3b0_0 .net *"_ivl_64", 0 0, L_0x600001b2b100;  1 drivers
v0x6000002ad170_0 .net *"_ivl_66", 0 0, L_0x600001b2b170;  1 drivers
v0x6000002ad200_0 .net *"_ivl_68", 0 0, L_0x600001b2b1e0;  1 drivers
v0x6000002acf30_0 .net *"_ivl_7", 0 0, L_0x6000001c50e0;  1 drivers
v0x6000002acfc0_0 .net *"_ivl_70", 0 0, L_0x600001b2b250;  1 drivers
v0x6000002acd80_0 .net *"_ivl_72", 0 0, L_0x600001b2b2c0;  1 drivers
v0x6000002ace10_0 .net *"_ivl_74", 0 0, L_0x600001b2b330;  1 drivers
v0x6000002acab0_0 .net *"_ivl_76", 0 0, L_0x600001b2b3a0;  1 drivers
v0x6000002ac990_0 .net *"_ivl_80", 0 0, L_0x600001b2b480;  1 drivers
v0x60000029d8c0_0 .net *"_ivl_82", 0 0, L_0x600001b2b4f0;  1 drivers
v0x60000029d710_0 .net *"_ivl_84", 0 0, L_0x600001b2b560;  1 drivers
v0x60000029d4d0_0 .net *"_ivl_86", 0 0, L_0x600001b2b5d0;  1 drivers
v0x60000029d320_0 .net *"_ivl_88", 0 0, L_0x600001b2b640;  1 drivers
v0x60000029d0e0_0 .net *"_ivl_9", 0 0, L_0x6000001c5180;  1 drivers
v0x60000029cf30_0 .net *"_ivl_90", 0 0, L_0x600001b2b6b0;  1 drivers
v0x60000029ccf0_0 .net *"_ivl_92", 0 0, L_0x600001b2b720;  1 drivers
v0x60000029cb40_0 .net *"_ivl_94", 0 0, L_0x600001b2b790;  1 drivers
v0x60000029c900_0 .net *"_ivl_96", 0 0, L_0x600001b2b800;  1 drivers
v0x60000029c750_0 .net *"_ivl_98", 0 0, L_0x600001b2b870;  1 drivers
L_0x6000001c4fa0 .part L_0x6000001c5a40, 0, 1;
L_0x6000001c5040 .part L_0x6000001c5ae0, 0, 1;
L_0x6000001c50e0 .part L_0x6000001c5a40, 1, 1;
L_0x6000001c5180 .part L_0x6000001c5ae0, 1, 1;
L_0x6000001c5220 .part L_0x6000001c5a40, 2, 1;
L_0x6000001c52c0 .part L_0x6000001c5ae0, 2, 1;
L_0x6000001c5360 .part L_0x6000001c5a40, 3, 1;
L_0x6000001c5400 .part L_0x6000001c5ae0, 3, 1;
L_0x6000001c54a0 .part L_0x6000001c5a40, 0, 1;
L_0x6000001c5540 .part L_0x6000001c5ae0, 0, 1;
L_0x6000001c55e0 .part L_0x6000001c5a40, 1, 1;
L_0x6000001c5680 .part L_0x6000001c5ae0, 1, 1;
L_0x6000001c5720 .part L_0x6000001c5a40, 2, 1;
L_0x6000001c57c0 .part L_0x6000001c5ae0, 2, 1;
L_0x6000001c5860 .part L_0x6000001c5a40, 3, 1;
L_0x6000001c5900 .part L_0x6000001c5ae0, 3, 1;
L_0x6000001c59a0 .concat8 [ 1 1 1 1], L_0x600001b2bb10, L_0x600001b2bb80, L_0x600001b2bbf0, L_0x600001b2bc60;
S_0x7fb80a359b80 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fb80a35ab70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b2bcd0 .functor XOR 1, L_0x6000001c5b80, L_0x6000001c5c20, C4<0>, C4<0>;
L_0x600001b2bd40 .functor XOR 1, L_0x6000001c5cc0, L_0x6000001c5d60, C4<0>, C4<0>;
L_0x600001b2bdb0 .functor XOR 1, L_0x6000001c5e00, L_0x6000001c5ea0, C4<0>, C4<0>;
L_0x600001b2be20 .functor XOR 1, L_0x6000001c5f40, L_0x6000001c5fe0, C4<0>, C4<0>;
L_0x600001b2be90 .functor AND 1, L_0x6000001c6080, L_0x6000001c6120, C4<1>, C4<1>;
L_0x600001b2bf00 .functor AND 1, L_0x6000001c61c0, L_0x6000001c6260, C4<1>, C4<1>;
L_0x600001b2c000 .functor AND 1, L_0x6000001c6300, L_0x6000001c63a0, C4<1>, C4<1>;
L_0x600001b2c070 .functor AND 1, L_0x6000001c6440, L_0x6000001c64e0, C4<1>, C4<1>;
L_0x600001b2c0e0 .functor AND 1, L_0x600001b2baa0, L_0x600001b2bcd0, C4<1>, C4<1>;
L_0x600001b2c150 .functor OR 1, L_0x600001b2be90, L_0x600001b2c0e0, C4<0>, C4<0>;
L_0x600001b2c1c0 .functor AND 1, L_0x600001b2be90, L_0x600001b2bd40, C4<1>, C4<1>;
L_0x600001b2c230 .functor OR 1, L_0x600001b2bf00, L_0x600001b2c1c0, C4<0>, C4<0>;
L_0x600001b2c2a0 .functor AND 1, L_0x600001b2baa0, L_0x600001b2bcd0, C4<1>, C4<1>;
L_0x600001b2c380 .functor AND 1, L_0x600001b2c2a0, L_0x600001b2bd40, C4<1>, C4<1>;
L_0x600001b2c3f0 .functor OR 1, L_0x600001b2c230, L_0x600001b2c380, C4<0>, C4<0>;
L_0x600001b2c310 .functor AND 1, L_0x600001b2bf00, L_0x600001b2bdb0, C4<1>, C4<1>;
L_0x600001b2c460 .functor OR 1, L_0x600001b2c000, L_0x600001b2c310, C4<0>, C4<0>;
L_0x600001b2c4d0 .functor AND 1, L_0x600001b2be90, L_0x600001b2bd40, C4<1>, C4<1>;
L_0x600001b2c540 .functor AND 1, L_0x600001b2c4d0, L_0x600001b2bdb0, C4<1>, C4<1>;
L_0x600001b2c5b0 .functor OR 1, L_0x600001b2c460, L_0x600001b2c540, C4<0>, C4<0>;
L_0x600001b2c620 .functor AND 1, L_0x600001b2baa0, L_0x600001b2bcd0, C4<1>, C4<1>;
L_0x600001b2c690 .functor AND 1, L_0x600001b2c620, L_0x600001b2bd40, C4<1>, C4<1>;
L_0x600001b2c700 .functor AND 1, L_0x600001b2c690, L_0x600001b2bdb0, C4<1>, C4<1>;
L_0x600001b2c770 .functor OR 1, L_0x600001b2c5b0, L_0x600001b2c700, C4<0>, C4<0>;
L_0x600001b2c7e0 .functor AND 1, L_0x600001b2c000, L_0x600001b2be20, C4<1>, C4<1>;
L_0x600001b2c850 .functor OR 1, L_0x600001b2c070, L_0x600001b2c7e0, C4<0>, C4<0>;
L_0x600001b2c8c0 .functor AND 1, L_0x600001b2bf00, L_0x600001b2bdb0, C4<1>, C4<1>;
L_0x600001b2c930 .functor AND 1, L_0x600001b2c8c0, L_0x600001b2be20, C4<1>, C4<1>;
L_0x600001b2c9a0 .functor OR 1, L_0x600001b2c850, L_0x600001b2c930, C4<0>, C4<0>;
L_0x600001b2ca10 .functor AND 1, L_0x600001b2be90, L_0x600001b2bd40, C4<1>, C4<1>;
L_0x600001b2ca80 .functor AND 1, L_0x600001b2ca10, L_0x600001b2bdb0, C4<1>, C4<1>;
L_0x600001b2caf0 .functor AND 1, L_0x600001b2ca80, L_0x600001b2be20, C4<1>, C4<1>;
L_0x600001b2cb60 .functor OR 1, L_0x600001b2c9a0, L_0x600001b2caf0, C4<0>, C4<0>;
L_0x600001b2cbd0 .functor AND 1, L_0x600001b2baa0, L_0x600001b2bcd0, C4<1>, C4<1>;
L_0x600001b2cc40 .functor AND 1, L_0x600001b2cbd0, L_0x600001b2bd40, C4<1>, C4<1>;
L_0x600001b2ccb0 .functor AND 1, L_0x600001b2cc40, L_0x600001b2bdb0, C4<1>, C4<1>;
L_0x600001b2cd20 .functor AND 1, L_0x600001b2ccb0, L_0x600001b2be20, C4<1>, C4<1>;
L_0x600001b2cd90 .functor OR 1, L_0x600001b2cb60, L_0x600001b2cd20, C4<0>, C4<0>;
L_0x600001b2ce00 .functor BUFZ 1, L_0x600001b2cd90, C4<0>, C4<0>, C4<0>;
L_0x600001b2ce70 .functor XOR 1, L_0x600001b2bcd0, L_0x600001b2baa0, C4<0>, C4<0>;
L_0x600001b2cee0 .functor XOR 1, L_0x600001b2bd40, L_0x600001b2c150, C4<0>, C4<0>;
L_0x600001b2cf50 .functor XOR 1, L_0x600001b2bdb0, L_0x600001b2c3f0, C4<0>, C4<0>;
L_0x600001b2cfc0 .functor XOR 1, L_0x600001b2be20, L_0x600001b2c770, C4<0>, C4<0>;
v0x60000029c510_0 .net "A", 3 0, L_0x6000001c6620;  1 drivers
v0x60000029c360_0 .net "B", 3 0, L_0x6000001c66c0;  1 drivers
v0x60000029c120_0 .net "C0", 0 0, L_0x600001b2c150;  1 drivers
v0x60000029d950_0 .net "C1", 0 0, L_0x600001b2c3f0;  1 drivers
v0x60000029d9e0_0 .net "C2", 0 0, L_0x600001b2c770;  1 drivers
v0x60000029d7a0_0 .net "C3", 0 0, L_0x600001b2cd90;  1 drivers
v0x60000029d830_0 .net "Cin", 0 0, L_0x600001b2baa0;  alias, 1 drivers
v0x60000029d560_0 .net "Cout", 0 0, L_0x600001b2ce00;  alias, 1 drivers
v0x60000029d5f0_0 .net "G0", 0 0, L_0x600001b2be90;  1 drivers
v0x60000029d3b0_0 .net "G1", 0 0, L_0x600001b2bf00;  1 drivers
v0x60000029d440_0 .net "G2", 0 0, L_0x600001b2c000;  1 drivers
v0x60000029d170_0 .net "G3", 0 0, L_0x600001b2c070;  1 drivers
v0x60000029d200_0 .net "P0", 0 0, L_0x600001b2bcd0;  1 drivers
v0x60000029cfc0_0 .net "P1", 0 0, L_0x600001b2bd40;  1 drivers
v0x60000029d050_0 .net "P2", 0 0, L_0x600001b2bdb0;  1 drivers
v0x60000029cd80_0 .net "P3", 0 0, L_0x600001b2be20;  1 drivers
v0x60000029ce10_0 .net "Sum", 3 0, L_0x6000001c6580;  1 drivers
v0x60000029cbd0_0 .net *"_ivl_1", 0 0, L_0x6000001c5b80;  1 drivers
v0x60000029cc60_0 .net *"_ivl_100", 0 0, L_0x600001b2cc40;  1 drivers
v0x60000029c990_0 .net *"_ivl_102", 0 0, L_0x600001b2ccb0;  1 drivers
v0x60000029ca20_0 .net *"_ivl_104", 0 0, L_0x600001b2cd20;  1 drivers
v0x60000029c7e0_0 .net *"_ivl_112", 0 0, L_0x600001b2ce70;  1 drivers
v0x60000029c870_0 .net *"_ivl_116", 0 0, L_0x600001b2cee0;  1 drivers
v0x60000029c5a0_0 .net *"_ivl_120", 0 0, L_0x600001b2cf50;  1 drivers
v0x60000029c630_0 .net *"_ivl_125", 0 0, L_0x600001b2cfc0;  1 drivers
v0x60000029c3f0_0 .net *"_ivl_13", 0 0, L_0x6000001c5e00;  1 drivers
v0x60000029c480_0 .net *"_ivl_15", 0 0, L_0x6000001c5ea0;  1 drivers
v0x60000029c1b0_0 .net *"_ivl_19", 0 0, L_0x6000001c5f40;  1 drivers
v0x60000029c240_0 .net *"_ivl_21", 0 0, L_0x6000001c5fe0;  1 drivers
v0x60000029c000_0 .net *"_ivl_25", 0 0, L_0x6000001c6080;  1 drivers
v0x60000029c090_0 .net *"_ivl_27", 0 0, L_0x6000001c6120;  1 drivers
v0x60000029bf00_0 .net *"_ivl_3", 0 0, L_0x6000001c5c20;  1 drivers
v0x60000029bcc0_0 .net *"_ivl_31", 0 0, L_0x6000001c61c0;  1 drivers
v0x60000029bb10_0 .net *"_ivl_33", 0 0, L_0x6000001c6260;  1 drivers
v0x60000029b8d0_0 .net *"_ivl_37", 0 0, L_0x6000001c6300;  1 drivers
v0x60000029b720_0 .net *"_ivl_39", 0 0, L_0x6000001c63a0;  1 drivers
v0x60000029b4e0_0 .net *"_ivl_43", 0 0, L_0x6000001c6440;  1 drivers
v0x60000029b330_0 .net *"_ivl_45", 0 0, L_0x6000001c64e0;  1 drivers
v0x60000029b0f0_0 .net *"_ivl_48", 0 0, L_0x600001b2c0e0;  1 drivers
v0x60000029af40_0 .net *"_ivl_52", 0 0, L_0x600001b2c1c0;  1 drivers
v0x60000029ad00_0 .net *"_ivl_54", 0 0, L_0x600001b2c230;  1 drivers
v0x60000029ab50_0 .net *"_ivl_56", 0 0, L_0x600001b2c2a0;  1 drivers
v0x60000029a910_0 .net *"_ivl_58", 0 0, L_0x600001b2c380;  1 drivers
v0x60000029a760_0 .net *"_ivl_62", 0 0, L_0x600001b2c310;  1 drivers
v0x60000029a520_0 .net *"_ivl_64", 0 0, L_0x600001b2c460;  1 drivers
v0x60000029a370_0 .net *"_ivl_66", 0 0, L_0x600001b2c4d0;  1 drivers
v0x60000029a130_0 .net *"_ivl_68", 0 0, L_0x600001b2c540;  1 drivers
v0x600000299f80_0 .net *"_ivl_7", 0 0, L_0x6000001c5cc0;  1 drivers
v0x600000299d40_0 .net *"_ivl_70", 0 0, L_0x600001b2c5b0;  1 drivers
v0x600000299b90_0 .net *"_ivl_72", 0 0, L_0x600001b2c620;  1 drivers
v0x600000298f30_0 .net *"_ivl_74", 0 0, L_0x600001b2c690;  1 drivers
v0x600000298d80_0 .net *"_ivl_76", 0 0, L_0x600001b2c700;  1 drivers
v0x600000298b40_0 .net *"_ivl_80", 0 0, L_0x600001b2c7e0;  1 drivers
v0x600000298990_0 .net *"_ivl_82", 0 0, L_0x600001b2c850;  1 drivers
v0x600000298750_0 .net *"_ivl_84", 0 0, L_0x600001b2c8c0;  1 drivers
v0x6000002985a0_0 .net *"_ivl_86", 0 0, L_0x600001b2c930;  1 drivers
v0x600000298360_0 .net *"_ivl_88", 0 0, L_0x600001b2c9a0;  1 drivers
v0x6000002981b0_0 .net *"_ivl_9", 0 0, L_0x6000001c5d60;  1 drivers
v0x60000029bd50_0 .net *"_ivl_90", 0 0, L_0x600001b2ca10;  1 drivers
v0x60000029bde0_0 .net *"_ivl_92", 0 0, L_0x600001b2ca80;  1 drivers
v0x60000029bba0_0 .net *"_ivl_94", 0 0, L_0x600001b2caf0;  1 drivers
v0x60000029bc30_0 .net *"_ivl_96", 0 0, L_0x600001b2cb60;  1 drivers
v0x60000029b960_0 .net *"_ivl_98", 0 0, L_0x600001b2cbd0;  1 drivers
L_0x6000001c5b80 .part L_0x6000001c6620, 0, 1;
L_0x6000001c5c20 .part L_0x6000001c66c0, 0, 1;
L_0x6000001c5cc0 .part L_0x6000001c6620, 1, 1;
L_0x6000001c5d60 .part L_0x6000001c66c0, 1, 1;
L_0x6000001c5e00 .part L_0x6000001c6620, 2, 1;
L_0x6000001c5ea0 .part L_0x6000001c66c0, 2, 1;
L_0x6000001c5f40 .part L_0x6000001c6620, 3, 1;
L_0x6000001c5fe0 .part L_0x6000001c66c0, 3, 1;
L_0x6000001c6080 .part L_0x6000001c6620, 0, 1;
L_0x6000001c6120 .part L_0x6000001c66c0, 0, 1;
L_0x6000001c61c0 .part L_0x6000001c6620, 1, 1;
L_0x6000001c6260 .part L_0x6000001c66c0, 1, 1;
L_0x6000001c6300 .part L_0x6000001c6620, 2, 1;
L_0x6000001c63a0 .part L_0x6000001c66c0, 2, 1;
L_0x6000001c6440 .part L_0x6000001c6620, 3, 1;
L_0x6000001c64e0 .part L_0x6000001c66c0, 3, 1;
L_0x6000001c6580 .concat8 [ 1 1 1 1], L_0x600001b2ce70, L_0x600001b2cee0, L_0x600001b2cf50, L_0x600001b2cfc0;
S_0x7fb80a3590e0 .scope module, "CLA8_1" "CLA_8bit" 8 30, 9 1 0, S_0x7fb80a35b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x60000028eeb0_0 .net "A", 7 0, L_0x6000001d9b80;  alias, 1 drivers
v0x60000028ef40_0 .net "B", 7 0, L_0x6000001d9c20;  alias, 1 drivers
v0x60000028ec70_0 .net "C0", 0 0, L_0x600001b2e0d0;  1 drivers
L_0x7fb80aa33408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000028ed00_0 .net "Cin", 0 0, L_0x7fb80aa33408;  1 drivers
v0x60000028eac0_0 .net "Cout", 0 0, L_0x600001b2f3a0;  alias, 1 drivers
v0x60000028eb50_0 .net "Sum", 7 0, L_0x6000001d8000;  alias, 1 drivers
L_0x6000001c72a0 .part L_0x6000001d9b80, 0, 4;
L_0x6000001c7340 .part L_0x6000001d9c20, 0, 4;
L_0x6000001c7e80 .part L_0x6000001d9b80, 4, 4;
L_0x6000001c7f20 .part L_0x6000001d9c20, 4, 4;
L_0x6000001d8000 .concat8 [ 4 4 0 0], L_0x6000001c7200, L_0x6000001c7de0;
S_0x7fb80a358b90 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fb80a3590e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b2d030 .functor XOR 1, L_0x6000001c6800, L_0x6000001c68a0, C4<0>, C4<0>;
L_0x600001b2d0a0 .functor XOR 1, L_0x6000001c6940, L_0x6000001c69e0, C4<0>, C4<0>;
L_0x600001b2d110 .functor XOR 1, L_0x6000001c6a80, L_0x6000001c6b20, C4<0>, C4<0>;
L_0x600001b2d180 .functor XOR 1, L_0x6000001c6bc0, L_0x6000001c6c60, C4<0>, C4<0>;
L_0x600001b2d1f0 .functor AND 1, L_0x6000001c6d00, L_0x6000001c6da0, C4<1>, C4<1>;
L_0x600001b2d260 .functor AND 1, L_0x6000001c6e40, L_0x6000001c6ee0, C4<1>, C4<1>;
L_0x600001b2d340 .functor AND 1, L_0x6000001c6f80, L_0x6000001c7020, C4<1>, C4<1>;
L_0x600001b2d2d0 .functor AND 1, L_0x6000001c70c0, L_0x6000001c7160, C4<1>, C4<1>;
L_0x600001b2d3b0 .functor AND 1, L_0x7fb80aa33408, L_0x600001b2d030, C4<1>, C4<1>;
L_0x600001b2d420 .functor OR 1, L_0x600001b2d1f0, L_0x600001b2d3b0, C4<0>, C4<0>;
L_0x600001b2d490 .functor AND 1, L_0x600001b2d1f0, L_0x600001b2d0a0, C4<1>, C4<1>;
L_0x600001b2d500 .functor OR 1, L_0x600001b2d260, L_0x600001b2d490, C4<0>, C4<0>;
L_0x600001b2d570 .functor AND 1, L_0x7fb80aa33408, L_0x600001b2d030, C4<1>, C4<1>;
L_0x600001b2d650 .functor AND 1, L_0x600001b2d570, L_0x600001b2d0a0, C4<1>, C4<1>;
L_0x600001b2d6c0 .functor OR 1, L_0x600001b2d500, L_0x600001b2d650, C4<0>, C4<0>;
L_0x600001b2d5e0 .functor AND 1, L_0x600001b2d260, L_0x600001b2d110, C4<1>, C4<1>;
L_0x600001b2d730 .functor OR 1, L_0x600001b2d340, L_0x600001b2d5e0, C4<0>, C4<0>;
L_0x600001b2d7a0 .functor AND 1, L_0x600001b2d1f0, L_0x600001b2d0a0, C4<1>, C4<1>;
L_0x600001b2d810 .functor AND 1, L_0x600001b2d7a0, L_0x600001b2d110, C4<1>, C4<1>;
L_0x600001b2d880 .functor OR 1, L_0x600001b2d730, L_0x600001b2d810, C4<0>, C4<0>;
L_0x600001b2d8f0 .functor AND 1, L_0x7fb80aa33408, L_0x600001b2d030, C4<1>, C4<1>;
L_0x600001b2d960 .functor AND 1, L_0x600001b2d8f0, L_0x600001b2d0a0, C4<1>, C4<1>;
L_0x600001b2d9d0 .functor AND 1, L_0x600001b2d960, L_0x600001b2d110, C4<1>, C4<1>;
L_0x600001b2da40 .functor OR 1, L_0x600001b2d880, L_0x600001b2d9d0, C4<0>, C4<0>;
L_0x600001b2dab0 .functor AND 1, L_0x600001b2d340, L_0x600001b2d180, C4<1>, C4<1>;
L_0x600001b2db20 .functor OR 1, L_0x600001b2d2d0, L_0x600001b2dab0, C4<0>, C4<0>;
L_0x600001b2db90 .functor AND 1, L_0x600001b2d260, L_0x600001b2d110, C4<1>, C4<1>;
L_0x600001b2dc00 .functor AND 1, L_0x600001b2db90, L_0x600001b2d180, C4<1>, C4<1>;
L_0x600001b2dc70 .functor OR 1, L_0x600001b2db20, L_0x600001b2dc00, C4<0>, C4<0>;
L_0x600001b2dce0 .functor AND 1, L_0x600001b2d1f0, L_0x600001b2d0a0, C4<1>, C4<1>;
L_0x600001b2dd50 .functor AND 1, L_0x600001b2dce0, L_0x600001b2d110, C4<1>, C4<1>;
L_0x600001b2ddc0 .functor AND 1, L_0x600001b2dd50, L_0x600001b2d180, C4<1>, C4<1>;
L_0x600001b2de30 .functor OR 1, L_0x600001b2dc70, L_0x600001b2ddc0, C4<0>, C4<0>;
L_0x600001b2dea0 .functor AND 1, L_0x7fb80aa33408, L_0x600001b2d030, C4<1>, C4<1>;
L_0x600001b2df10 .functor AND 1, L_0x600001b2dea0, L_0x600001b2d0a0, C4<1>, C4<1>;
L_0x600001b2df80 .functor AND 1, L_0x600001b2df10, L_0x600001b2d110, C4<1>, C4<1>;
L_0x600001b2dff0 .functor AND 1, L_0x600001b2df80, L_0x600001b2d180, C4<1>, C4<1>;
L_0x600001b2e060 .functor OR 1, L_0x600001b2de30, L_0x600001b2dff0, C4<0>, C4<0>;
L_0x600001b2e0d0 .functor BUFZ 1, L_0x600001b2e060, C4<0>, C4<0>, C4<0>;
L_0x600001b2e140 .functor XOR 1, L_0x600001b2d030, L_0x7fb80aa33408, C4<0>, C4<0>;
L_0x600001b2e1b0 .functor XOR 1, L_0x600001b2d0a0, L_0x600001b2d420, C4<0>, C4<0>;
L_0x600001b2e220 .functor XOR 1, L_0x600001b2d110, L_0x600001b2d6c0, C4<0>, C4<0>;
L_0x600001b2e290 .functor XOR 1, L_0x600001b2d180, L_0x600001b2da40, C4<0>, C4<0>;
v0x60000029b450_0 .net "A", 3 0, L_0x6000001c72a0;  1 drivers
v0x60000029b180_0 .net "B", 3 0, L_0x6000001c7340;  1 drivers
v0x60000029b210_0 .net "C0", 0 0, L_0x600001b2d420;  1 drivers
v0x60000029afd0_0 .net "C1", 0 0, L_0x600001b2d6c0;  1 drivers
v0x60000029b060_0 .net "C2", 0 0, L_0x600001b2da40;  1 drivers
v0x60000029ad90_0 .net "C3", 0 0, L_0x600001b2e060;  1 drivers
v0x60000029ae20_0 .net "Cin", 0 0, L_0x7fb80aa33408;  alias, 1 drivers
v0x60000029abe0_0 .net "Cout", 0 0, L_0x600001b2e0d0;  alias, 1 drivers
v0x60000029ac70_0 .net "G0", 0 0, L_0x600001b2d1f0;  1 drivers
v0x60000029a9a0_0 .net "G1", 0 0, L_0x600001b2d260;  1 drivers
v0x60000029aa30_0 .net "G2", 0 0, L_0x600001b2d340;  1 drivers
v0x60000029a7f0_0 .net "G3", 0 0, L_0x600001b2d2d0;  1 drivers
v0x60000029a880_0 .net "P0", 0 0, L_0x600001b2d030;  1 drivers
v0x60000029a5b0_0 .net "P1", 0 0, L_0x600001b2d0a0;  1 drivers
v0x60000029a640_0 .net "P2", 0 0, L_0x600001b2d110;  1 drivers
v0x60000029a400_0 .net "P3", 0 0, L_0x600001b2d180;  1 drivers
v0x60000029a490_0 .net "Sum", 3 0, L_0x6000001c7200;  1 drivers
v0x60000029a1c0_0 .net *"_ivl_1", 0 0, L_0x6000001c6800;  1 drivers
v0x60000029a250_0 .net *"_ivl_100", 0 0, L_0x600001b2df10;  1 drivers
v0x60000029a010_0 .net *"_ivl_102", 0 0, L_0x600001b2df80;  1 drivers
v0x60000029a0a0_0 .net *"_ivl_104", 0 0, L_0x600001b2dff0;  1 drivers
v0x600000299dd0_0 .net *"_ivl_112", 0 0, L_0x600001b2e140;  1 drivers
v0x600000299e60_0 .net *"_ivl_116", 0 0, L_0x600001b2e1b0;  1 drivers
v0x600000299c20_0 .net *"_ivl_120", 0 0, L_0x600001b2e220;  1 drivers
v0x600000299cb0_0 .net *"_ivl_125", 0 0, L_0x600001b2e290;  1 drivers
v0x600000298fc0_0 .net *"_ivl_13", 0 0, L_0x6000001c6a80;  1 drivers
v0x600000299050_0 .net *"_ivl_15", 0 0, L_0x6000001c6b20;  1 drivers
v0x600000298e10_0 .net *"_ivl_19", 0 0, L_0x6000001c6bc0;  1 drivers
v0x600000298ea0_0 .net *"_ivl_21", 0 0, L_0x6000001c6c60;  1 drivers
v0x600000298bd0_0 .net *"_ivl_25", 0 0, L_0x6000001c6d00;  1 drivers
v0x600000298c60_0 .net *"_ivl_27", 0 0, L_0x6000001c6da0;  1 drivers
v0x600000298a20_0 .net *"_ivl_3", 0 0, L_0x6000001c68a0;  1 drivers
v0x600000298ab0_0 .net *"_ivl_31", 0 0, L_0x6000001c6e40;  1 drivers
v0x6000002987e0_0 .net *"_ivl_33", 0 0, L_0x6000001c6ee0;  1 drivers
v0x600000298870_0 .net *"_ivl_37", 0 0, L_0x6000001c6f80;  1 drivers
v0x600000298630_0 .net *"_ivl_39", 0 0, L_0x6000001c7020;  1 drivers
v0x6000002986c0_0 .net *"_ivl_43", 0 0, L_0x6000001c70c0;  1 drivers
v0x6000002983f0_0 .net *"_ivl_45", 0 0, L_0x6000001c7160;  1 drivers
v0x600000298480_0 .net *"_ivl_48", 0 0, L_0x600001b2d3b0;  1 drivers
v0x600000298240_0 .net *"_ivl_52", 0 0, L_0x600001b2d490;  1 drivers
v0x6000002982d0_0 .net *"_ivl_54", 0 0, L_0x600001b2d500;  1 drivers
v0x600000298000_0 .net *"_ivl_56", 0 0, L_0x600001b2d570;  1 drivers
v0x600000298090_0 .net *"_ivl_58", 0 0, L_0x600001b2d650;  1 drivers
v0x6000002862e0_0 .net *"_ivl_62", 0 0, L_0x600001b2d5e0;  1 drivers
v0x6000002860a0_0 .net *"_ivl_64", 0 0, L_0x600001b2d730;  1 drivers
v0x600000285ef0_0 .net *"_ivl_66", 0 0, L_0x600001b2d7a0;  1 drivers
v0x600000285cb0_0 .net *"_ivl_68", 0 0, L_0x600001b2d810;  1 drivers
v0x600000285b00_0 .net *"_ivl_7", 0 0, L_0x6000001c6940;  1 drivers
v0x600000284ea0_0 .net *"_ivl_70", 0 0, L_0x600001b2d880;  1 drivers
v0x600000284cf0_0 .net *"_ivl_72", 0 0, L_0x600001b2d8f0;  1 drivers
v0x600000284ab0_0 .net *"_ivl_74", 0 0, L_0x600001b2d960;  1 drivers
v0x600000284900_0 .net *"_ivl_76", 0 0, L_0x600001b2d9d0;  1 drivers
v0x6000002846c0_0 .net *"_ivl_80", 0 0, L_0x600001b2dab0;  1 drivers
v0x600000284510_0 .net *"_ivl_82", 0 0, L_0x600001b2db20;  1 drivers
v0x6000002842d0_0 .net *"_ivl_84", 0 0, L_0x600001b2db90;  1 drivers
v0x600000284120_0 .net *"_ivl_86", 0 0, L_0x600001b2dc00;  1 drivers
v0x600000286370_0 .net *"_ivl_88", 0 0, L_0x600001b2dc70;  1 drivers
v0x600000286400_0 .net *"_ivl_9", 0 0, L_0x6000001c69e0;  1 drivers
v0x600000286130_0 .net *"_ivl_90", 0 0, L_0x600001b2dce0;  1 drivers
v0x6000002861c0_0 .net *"_ivl_92", 0 0, L_0x600001b2dd50;  1 drivers
v0x600000285f80_0 .net *"_ivl_94", 0 0, L_0x600001b2ddc0;  1 drivers
v0x600000286010_0 .net *"_ivl_96", 0 0, L_0x600001b2de30;  1 drivers
v0x600000285d40_0 .net *"_ivl_98", 0 0, L_0x600001b2dea0;  1 drivers
L_0x6000001c6800 .part L_0x6000001c72a0, 0, 1;
L_0x6000001c68a0 .part L_0x6000001c7340, 0, 1;
L_0x6000001c6940 .part L_0x6000001c72a0, 1, 1;
L_0x6000001c69e0 .part L_0x6000001c7340, 1, 1;
L_0x6000001c6a80 .part L_0x6000001c72a0, 2, 1;
L_0x6000001c6b20 .part L_0x6000001c7340, 2, 1;
L_0x6000001c6bc0 .part L_0x6000001c72a0, 3, 1;
L_0x6000001c6c60 .part L_0x6000001c7340, 3, 1;
L_0x6000001c6d00 .part L_0x6000001c72a0, 0, 1;
L_0x6000001c6da0 .part L_0x6000001c7340, 0, 1;
L_0x6000001c6e40 .part L_0x6000001c72a0, 1, 1;
L_0x6000001c6ee0 .part L_0x6000001c7340, 1, 1;
L_0x6000001c6f80 .part L_0x6000001c72a0, 2, 1;
L_0x6000001c7020 .part L_0x6000001c7340, 2, 1;
L_0x6000001c70c0 .part L_0x6000001c72a0, 3, 1;
L_0x6000001c7160 .part L_0x6000001c7340, 3, 1;
L_0x6000001c7200 .concat8 [ 1 1 1 1], L_0x600001b2e140, L_0x600001b2e1b0, L_0x600001b2e220, L_0x600001b2e290;
S_0x7fb80a3580f0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fb80a3590e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b2e300 .functor XOR 1, L_0x6000001c73e0, L_0x6000001c7480, C4<0>, C4<0>;
L_0x600001b2e370 .functor XOR 1, L_0x6000001c7520, L_0x6000001c75c0, C4<0>, C4<0>;
L_0x600001b2e3e0 .functor XOR 1, L_0x6000001c7660, L_0x6000001c7700, C4<0>, C4<0>;
L_0x600001b2e450 .functor XOR 1, L_0x6000001c77a0, L_0x6000001c7840, C4<0>, C4<0>;
L_0x600001b2e4c0 .functor AND 1, L_0x6000001c78e0, L_0x6000001c7980, C4<1>, C4<1>;
L_0x600001b2e530 .functor AND 1, L_0x6000001c7a20, L_0x6000001c7ac0, C4<1>, C4<1>;
L_0x600001b2e610 .functor AND 1, L_0x6000001c7b60, L_0x6000001c7c00, C4<1>, C4<1>;
L_0x600001b2e5a0 .functor AND 1, L_0x6000001c7ca0, L_0x6000001c7d40, C4<1>, C4<1>;
L_0x600001b2e680 .functor AND 1, L_0x600001b2e0d0, L_0x600001b2e300, C4<1>, C4<1>;
L_0x600001b2e6f0 .functor OR 1, L_0x600001b2e4c0, L_0x600001b2e680, C4<0>, C4<0>;
L_0x600001b2e760 .functor AND 1, L_0x600001b2e4c0, L_0x600001b2e370, C4<1>, C4<1>;
L_0x600001b2e7d0 .functor OR 1, L_0x600001b2e530, L_0x600001b2e760, C4<0>, C4<0>;
L_0x600001b2e840 .functor AND 1, L_0x600001b2e0d0, L_0x600001b2e300, C4<1>, C4<1>;
L_0x600001b2e920 .functor AND 1, L_0x600001b2e840, L_0x600001b2e370, C4<1>, C4<1>;
L_0x600001b2e990 .functor OR 1, L_0x600001b2e7d0, L_0x600001b2e920, C4<0>, C4<0>;
L_0x600001b2e8b0 .functor AND 1, L_0x600001b2e530, L_0x600001b2e3e0, C4<1>, C4<1>;
L_0x600001b2ea00 .functor OR 1, L_0x600001b2e610, L_0x600001b2e8b0, C4<0>, C4<0>;
L_0x600001b2ea70 .functor AND 1, L_0x600001b2e4c0, L_0x600001b2e370, C4<1>, C4<1>;
L_0x600001b2eae0 .functor AND 1, L_0x600001b2ea70, L_0x600001b2e3e0, C4<1>, C4<1>;
L_0x600001b2eb50 .functor OR 1, L_0x600001b2ea00, L_0x600001b2eae0, C4<0>, C4<0>;
L_0x600001b2ebc0 .functor AND 1, L_0x600001b2e0d0, L_0x600001b2e300, C4<1>, C4<1>;
L_0x600001b2ec30 .functor AND 1, L_0x600001b2ebc0, L_0x600001b2e370, C4<1>, C4<1>;
L_0x600001b2eca0 .functor AND 1, L_0x600001b2ec30, L_0x600001b2e3e0, C4<1>, C4<1>;
L_0x600001b2ed10 .functor OR 1, L_0x600001b2eb50, L_0x600001b2eca0, C4<0>, C4<0>;
L_0x600001b2ed80 .functor AND 1, L_0x600001b2e610, L_0x600001b2e450, C4<1>, C4<1>;
L_0x600001b2edf0 .functor OR 1, L_0x600001b2e5a0, L_0x600001b2ed80, C4<0>, C4<0>;
L_0x600001b2ee60 .functor AND 1, L_0x600001b2e530, L_0x600001b2e3e0, C4<1>, C4<1>;
L_0x600001b2eed0 .functor AND 1, L_0x600001b2ee60, L_0x600001b2e450, C4<1>, C4<1>;
L_0x600001b2ef40 .functor OR 1, L_0x600001b2edf0, L_0x600001b2eed0, C4<0>, C4<0>;
L_0x600001b2efb0 .functor AND 1, L_0x600001b2e4c0, L_0x600001b2e370, C4<1>, C4<1>;
L_0x600001b2f020 .functor AND 1, L_0x600001b2efb0, L_0x600001b2e3e0, C4<1>, C4<1>;
L_0x600001b2f090 .functor AND 1, L_0x600001b2f020, L_0x600001b2e450, C4<1>, C4<1>;
L_0x600001b2f100 .functor OR 1, L_0x600001b2ef40, L_0x600001b2f090, C4<0>, C4<0>;
L_0x600001b2f170 .functor AND 1, L_0x600001b2e0d0, L_0x600001b2e300, C4<1>, C4<1>;
L_0x600001b2f1e0 .functor AND 1, L_0x600001b2f170, L_0x600001b2e370, C4<1>, C4<1>;
L_0x600001b2f250 .functor AND 1, L_0x600001b2f1e0, L_0x600001b2e3e0, C4<1>, C4<1>;
L_0x600001b2f2c0 .functor AND 1, L_0x600001b2f250, L_0x600001b2e450, C4<1>, C4<1>;
L_0x600001b2f330 .functor OR 1, L_0x600001b2f100, L_0x600001b2f2c0, C4<0>, C4<0>;
L_0x600001b2f3a0 .functor BUFZ 1, L_0x600001b2f330, C4<0>, C4<0>, C4<0>;
L_0x600001b2f410 .functor XOR 1, L_0x600001b2e300, L_0x600001b2e0d0, C4<0>, C4<0>;
L_0x600001b2f480 .functor XOR 1, L_0x600001b2e370, L_0x600001b2e6f0, C4<0>, C4<0>;
L_0x600001b2f4f0 .functor XOR 1, L_0x600001b2e3e0, L_0x600001b2e990, C4<0>, C4<0>;
L_0x600001b2f560 .functor XOR 1, L_0x600001b2e450, L_0x600001b2ed10, C4<0>, C4<0>;
v0x600000285dd0_0 .net "A", 3 0, L_0x6000001c7e80;  1 drivers
v0x600000285b90_0 .net "B", 3 0, L_0x6000001c7f20;  1 drivers
v0x600000285c20_0 .net "C0", 0 0, L_0x600001b2e6f0;  1 drivers
v0x600000284f30_0 .net "C1", 0 0, L_0x600001b2e990;  1 drivers
v0x600000284fc0_0 .net "C2", 0 0, L_0x600001b2ed10;  1 drivers
v0x600000284d80_0 .net "C3", 0 0, L_0x600001b2f330;  1 drivers
v0x600000284e10_0 .net "Cin", 0 0, L_0x600001b2e0d0;  alias, 1 drivers
v0x600000284b40_0 .net "Cout", 0 0, L_0x600001b2f3a0;  alias, 1 drivers
v0x600000284bd0_0 .net "G0", 0 0, L_0x600001b2e4c0;  1 drivers
v0x600000284990_0 .net "G1", 0 0, L_0x600001b2e530;  1 drivers
v0x600000284a20_0 .net "G2", 0 0, L_0x600001b2e610;  1 drivers
v0x600000284750_0 .net "G3", 0 0, L_0x600001b2e5a0;  1 drivers
v0x6000002847e0_0 .net "P0", 0 0, L_0x600001b2e300;  1 drivers
v0x6000002845a0_0 .net "P1", 0 0, L_0x600001b2e370;  1 drivers
v0x600000284630_0 .net "P2", 0 0, L_0x600001b2e3e0;  1 drivers
v0x600000284360_0 .net "P3", 0 0, L_0x600001b2e450;  1 drivers
v0x6000002843f0_0 .net "Sum", 3 0, L_0x6000001c7de0;  1 drivers
v0x6000002841b0_0 .net *"_ivl_1", 0 0, L_0x6000001c73e0;  1 drivers
v0x600000284240_0 .net *"_ivl_100", 0 0, L_0x600001b2f1e0;  1 drivers
v0x600000284000_0 .net *"_ivl_102", 0 0, L_0x600001b2f250;  1 drivers
v0x60000028fde0_0 .net *"_ivl_104", 0 0, L_0x600001b2f2c0;  1 drivers
v0x60000028fba0_0 .net *"_ivl_112", 0 0, L_0x600001b2f410;  1 drivers
v0x60000028f9f0_0 .net *"_ivl_116", 0 0, L_0x600001b2f480;  1 drivers
v0x60000028f7b0_0 .net *"_ivl_120", 0 0, L_0x600001b2f4f0;  1 drivers
v0x60000028f600_0 .net *"_ivl_125", 0 0, L_0x600001b2f560;  1 drivers
v0x60000028f3c0_0 .net *"_ivl_13", 0 0, L_0x6000001c7660;  1 drivers
v0x60000028f210_0 .net *"_ivl_15", 0 0, L_0x6000001c7700;  1 drivers
v0x60000028efd0_0 .net *"_ivl_19", 0 0, L_0x6000001c77a0;  1 drivers
v0x60000028ee20_0 .net *"_ivl_21", 0 0, L_0x6000001c7840;  1 drivers
v0x60000028ebe0_0 .net *"_ivl_25", 0 0, L_0x6000001c78e0;  1 drivers
v0x60000028ea30_0 .net *"_ivl_27", 0 0, L_0x6000001c7980;  1 drivers
v0x60000028e7f0_0 .net *"_ivl_3", 0 0, L_0x6000001c7480;  1 drivers
v0x60000028e640_0 .net *"_ivl_31", 0 0, L_0x6000001c7a20;  1 drivers
v0x60000028e400_0 .net *"_ivl_33", 0 0, L_0x6000001c7ac0;  1 drivers
v0x60000028e250_0 .net *"_ivl_37", 0 0, L_0x6000001c7b60;  1 drivers
v0x60000028e010_0 .net *"_ivl_39", 0 0, L_0x6000001c7c00;  1 drivers
v0x60000028de60_0 .net *"_ivl_43", 0 0, L_0x6000001c7ca0;  1 drivers
v0x60000028dc20_0 .net *"_ivl_45", 0 0, L_0x6000001c7d40;  1 drivers
v0x60000028da70_0 .net *"_ivl_48", 0 0, L_0x600001b2e680;  1 drivers
v0x60000028d830_0 .net *"_ivl_52", 0 0, L_0x600001b2e760;  1 drivers
v0x60000028d680_0 .net *"_ivl_54", 0 0, L_0x600001b2e7d0;  1 drivers
v0x60000028d440_0 .net *"_ivl_56", 0 0, L_0x600001b2e840;  1 drivers
v0x60000028d290_0 .net *"_ivl_58", 0 0, L_0x600001b2e920;  1 drivers
v0x60000028d050_0 .net *"_ivl_62", 0 0, L_0x600001b2e8b0;  1 drivers
v0x60000028cea0_0 .net *"_ivl_64", 0 0, L_0x600001b2ea00;  1 drivers
v0x60000028cc60_0 .net *"_ivl_66", 0 0, L_0x600001b2ea70;  1 drivers
v0x60000028cab0_0 .net *"_ivl_68", 0 0, L_0x600001b2eae0;  1 drivers
v0x60000028fe70_0 .net *"_ivl_7", 0 0, L_0x6000001c7520;  1 drivers
v0x60000028ff00_0 .net *"_ivl_70", 0 0, L_0x600001b2eb50;  1 drivers
v0x60000028fc30_0 .net *"_ivl_72", 0 0, L_0x600001b2ebc0;  1 drivers
v0x60000028fcc0_0 .net *"_ivl_74", 0 0, L_0x600001b2ec30;  1 drivers
v0x60000028fa80_0 .net *"_ivl_76", 0 0, L_0x600001b2eca0;  1 drivers
v0x60000028fb10_0 .net *"_ivl_80", 0 0, L_0x600001b2ed80;  1 drivers
v0x60000028f840_0 .net *"_ivl_82", 0 0, L_0x600001b2edf0;  1 drivers
v0x60000028f8d0_0 .net *"_ivl_84", 0 0, L_0x600001b2ee60;  1 drivers
v0x60000028f690_0 .net *"_ivl_86", 0 0, L_0x600001b2eed0;  1 drivers
v0x60000028f720_0 .net *"_ivl_88", 0 0, L_0x600001b2ef40;  1 drivers
v0x60000028f450_0 .net *"_ivl_9", 0 0, L_0x6000001c75c0;  1 drivers
v0x60000028f4e0_0 .net *"_ivl_90", 0 0, L_0x600001b2efb0;  1 drivers
v0x60000028f2a0_0 .net *"_ivl_92", 0 0, L_0x600001b2f020;  1 drivers
v0x60000028f330_0 .net *"_ivl_94", 0 0, L_0x600001b2f090;  1 drivers
v0x60000028f060_0 .net *"_ivl_96", 0 0, L_0x600001b2f100;  1 drivers
v0x60000028f0f0_0 .net *"_ivl_98", 0 0, L_0x600001b2f170;  1 drivers
L_0x6000001c73e0 .part L_0x6000001c7e80, 0, 1;
L_0x6000001c7480 .part L_0x6000001c7f20, 0, 1;
L_0x6000001c7520 .part L_0x6000001c7e80, 1, 1;
L_0x6000001c75c0 .part L_0x6000001c7f20, 1, 1;
L_0x6000001c7660 .part L_0x6000001c7e80, 2, 1;
L_0x6000001c7700 .part L_0x6000001c7f20, 2, 1;
L_0x6000001c77a0 .part L_0x6000001c7e80, 3, 1;
L_0x6000001c7840 .part L_0x6000001c7f20, 3, 1;
L_0x6000001c78e0 .part L_0x6000001c7e80, 0, 1;
L_0x6000001c7980 .part L_0x6000001c7f20, 0, 1;
L_0x6000001c7a20 .part L_0x6000001c7e80, 1, 1;
L_0x6000001c7ac0 .part L_0x6000001c7f20, 1, 1;
L_0x6000001c7b60 .part L_0x6000001c7e80, 2, 1;
L_0x6000001c7c00 .part L_0x6000001c7f20, 2, 1;
L_0x6000001c7ca0 .part L_0x6000001c7e80, 3, 1;
L_0x6000001c7d40 .part L_0x6000001c7f20, 3, 1;
L_0x6000001c7de0 .concat8 [ 1 1 1 1], L_0x600001b2f410, L_0x600001b2f480, L_0x600001b2f4f0, L_0x600001b2f560;
S_0x7fb80a357650 .scope module, "CLA8_2" "CLA_8bit" 8 33, 9 1 0, S_0x7fb80a35b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000002f9a70_0 .net "A", 7 0, L_0x6000001c6760;  alias, 1 drivers
v0x6000002f98c0_0 .net "B", 7 0, L_0x6000001d8000;  alias, 1 drivers
v0x6000002f9680_0 .net "C0", 0 0, L_0x600001b20620;  1 drivers
L_0x7fb80aa33450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002f94d0_0 .net "Cin", 0 0, L_0x7fb80aa33450;  1 drivers
v0x6000002f9290_0 .net "Cout", 0 0, L_0x600001b218f0;  alias, 1 drivers
v0x6000002f90e0_0 .net "Sum", 7 0, L_0x6000001d9860;  alias, 1 drivers
L_0x6000001d8b40 .part L_0x6000001c6760, 0, 4;
L_0x6000001d8be0 .part L_0x6000001d8000, 0, 4;
L_0x6000001d9720 .part L_0x6000001c6760, 4, 4;
L_0x6000001d97c0 .part L_0x6000001d8000, 4, 4;
L_0x6000001d9860 .concat8 [ 4 4 0 0], L_0x6000001d8aa0, L_0x6000001d9680;
S_0x7fb80a357100 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fb80a357650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b2f5d0 .functor XOR 1, L_0x6000001d80a0, L_0x6000001d8140, C4<0>, C4<0>;
L_0x600001b2f640 .functor XOR 1, L_0x6000001d81e0, L_0x6000001d8280, C4<0>, C4<0>;
L_0x600001b2f6b0 .functor XOR 1, L_0x6000001d8320, L_0x6000001d83c0, C4<0>, C4<0>;
L_0x600001b2f720 .functor XOR 1, L_0x6000001d8460, L_0x6000001d8500, C4<0>, C4<0>;
L_0x600001b2f790 .functor AND 1, L_0x6000001d85a0, L_0x6000001d8640, C4<1>, C4<1>;
L_0x600001b2f800 .functor AND 1, L_0x6000001d86e0, L_0x6000001d8780, C4<1>, C4<1>;
L_0x600001b2f8e0 .functor AND 1, L_0x6000001d8820, L_0x6000001d88c0, C4<1>, C4<1>;
L_0x600001b2f870 .functor AND 1, L_0x6000001d8960, L_0x6000001d8a00, C4<1>, C4<1>;
L_0x600001b2f950 .functor AND 1, L_0x7fb80aa33450, L_0x600001b2f5d0, C4<1>, C4<1>;
L_0x600001b2f9c0 .functor OR 1, L_0x600001b2f790, L_0x600001b2f950, C4<0>, C4<0>;
L_0x600001b2fa30 .functor AND 1, L_0x600001b2f790, L_0x600001b2f640, C4<1>, C4<1>;
L_0x600001b2faa0 .functor OR 1, L_0x600001b2f800, L_0x600001b2fa30, C4<0>, C4<0>;
L_0x600001b2fb10 .functor AND 1, L_0x7fb80aa33450, L_0x600001b2f5d0, C4<1>, C4<1>;
L_0x600001b2fbf0 .functor AND 1, L_0x600001b2fb10, L_0x600001b2f640, C4<1>, C4<1>;
L_0x600001b2fc60 .functor OR 1, L_0x600001b2faa0, L_0x600001b2fbf0, C4<0>, C4<0>;
L_0x600001b2fb80 .functor AND 1, L_0x600001b2f800, L_0x600001b2f6b0, C4<1>, C4<1>;
L_0x600001b2fcd0 .functor OR 1, L_0x600001b2f8e0, L_0x600001b2fb80, C4<0>, C4<0>;
L_0x600001b2fd40 .functor AND 1, L_0x600001b2f790, L_0x600001b2f640, C4<1>, C4<1>;
L_0x600001b2fdb0 .functor AND 1, L_0x600001b2fd40, L_0x600001b2f6b0, C4<1>, C4<1>;
L_0x600001b2fe20 .functor OR 1, L_0x600001b2fcd0, L_0x600001b2fdb0, C4<0>, C4<0>;
L_0x600001b2fe90 .functor AND 1, L_0x7fb80aa33450, L_0x600001b2f5d0, C4<1>, C4<1>;
L_0x600001b2ff00 .functor AND 1, L_0x600001b2fe90, L_0x600001b2f640, C4<1>, C4<1>;
L_0x600001b2ff70 .functor AND 1, L_0x600001b2ff00, L_0x600001b2f6b0, C4<1>, C4<1>;
L_0x600001b2bf70 .functor OR 1, L_0x600001b2fe20, L_0x600001b2ff70, C4<0>, C4<0>;
L_0x600001b20000 .functor AND 1, L_0x600001b2f8e0, L_0x600001b2f720, C4<1>, C4<1>;
L_0x600001b20070 .functor OR 1, L_0x600001b2f870, L_0x600001b20000, C4<0>, C4<0>;
L_0x600001b200e0 .functor AND 1, L_0x600001b2f800, L_0x600001b2f6b0, C4<1>, C4<1>;
L_0x600001b20150 .functor AND 1, L_0x600001b200e0, L_0x600001b2f720, C4<1>, C4<1>;
L_0x600001b201c0 .functor OR 1, L_0x600001b20070, L_0x600001b20150, C4<0>, C4<0>;
L_0x600001b20230 .functor AND 1, L_0x600001b2f790, L_0x600001b2f640, C4<1>, C4<1>;
L_0x600001b202a0 .functor AND 1, L_0x600001b20230, L_0x600001b2f6b0, C4<1>, C4<1>;
L_0x600001b20310 .functor AND 1, L_0x600001b202a0, L_0x600001b2f720, C4<1>, C4<1>;
L_0x600001b20380 .functor OR 1, L_0x600001b201c0, L_0x600001b20310, C4<0>, C4<0>;
L_0x600001b203f0 .functor AND 1, L_0x7fb80aa33450, L_0x600001b2f5d0, C4<1>, C4<1>;
L_0x600001b20460 .functor AND 1, L_0x600001b203f0, L_0x600001b2f640, C4<1>, C4<1>;
L_0x600001b204d0 .functor AND 1, L_0x600001b20460, L_0x600001b2f6b0, C4<1>, C4<1>;
L_0x600001b20540 .functor AND 1, L_0x600001b204d0, L_0x600001b2f720, C4<1>, C4<1>;
L_0x600001b205b0 .functor OR 1, L_0x600001b20380, L_0x600001b20540, C4<0>, C4<0>;
L_0x600001b20620 .functor BUFZ 1, L_0x600001b205b0, C4<0>, C4<0>, C4<0>;
L_0x600001b20690 .functor XOR 1, L_0x600001b2f5d0, L_0x7fb80aa33450, C4<0>, C4<0>;
L_0x600001b20700 .functor XOR 1, L_0x600001b2f640, L_0x600001b2f9c0, C4<0>, C4<0>;
L_0x600001b20770 .functor XOR 1, L_0x600001b2f6b0, L_0x600001b2fc60, C4<0>, C4<0>;
L_0x600001b207e0 .functor XOR 1, L_0x600001b2f720, L_0x600001b2bf70, C4<0>, C4<0>;
v0x60000028e880_0 .net "A", 3 0, L_0x6000001d8b40;  1 drivers
v0x60000028e910_0 .net "B", 3 0, L_0x6000001d8be0;  1 drivers
v0x60000028e6d0_0 .net "C0", 0 0, L_0x600001b2f9c0;  1 drivers
v0x60000028e760_0 .net "C1", 0 0, L_0x600001b2fc60;  1 drivers
v0x60000028e490_0 .net "C2", 0 0, L_0x600001b2bf70;  1 drivers
v0x60000028e520_0 .net "C3", 0 0, L_0x600001b205b0;  1 drivers
v0x60000028e2e0_0 .net "Cin", 0 0, L_0x7fb80aa33450;  alias, 1 drivers
v0x60000028e370_0 .net "Cout", 0 0, L_0x600001b20620;  alias, 1 drivers
v0x60000028e0a0_0 .net "G0", 0 0, L_0x600001b2f790;  1 drivers
v0x60000028e130_0 .net "G1", 0 0, L_0x600001b2f800;  1 drivers
v0x60000028def0_0 .net "G2", 0 0, L_0x600001b2f8e0;  1 drivers
v0x60000028df80_0 .net "G3", 0 0, L_0x600001b2f870;  1 drivers
v0x60000028dcb0_0 .net "P0", 0 0, L_0x600001b2f5d0;  1 drivers
v0x60000028dd40_0 .net "P1", 0 0, L_0x600001b2f640;  1 drivers
v0x60000028db00_0 .net "P2", 0 0, L_0x600001b2f6b0;  1 drivers
v0x60000028db90_0 .net "P3", 0 0, L_0x600001b2f720;  1 drivers
v0x60000028d8c0_0 .net "Sum", 3 0, L_0x6000001d8aa0;  1 drivers
v0x60000028d950_0 .net *"_ivl_1", 0 0, L_0x6000001d80a0;  1 drivers
v0x60000028d710_0 .net *"_ivl_100", 0 0, L_0x600001b20460;  1 drivers
v0x60000028d7a0_0 .net *"_ivl_102", 0 0, L_0x600001b204d0;  1 drivers
v0x60000028d4d0_0 .net *"_ivl_104", 0 0, L_0x600001b20540;  1 drivers
v0x60000028d560_0 .net *"_ivl_112", 0 0, L_0x600001b20690;  1 drivers
v0x60000028d320_0 .net *"_ivl_116", 0 0, L_0x600001b20700;  1 drivers
v0x60000028d3b0_0 .net *"_ivl_120", 0 0, L_0x600001b20770;  1 drivers
v0x60000028d0e0_0 .net *"_ivl_125", 0 0, L_0x600001b207e0;  1 drivers
v0x60000028d170_0 .net *"_ivl_13", 0 0, L_0x6000001d8320;  1 drivers
v0x60000028cf30_0 .net *"_ivl_15", 0 0, L_0x6000001d83c0;  1 drivers
v0x60000028cfc0_0 .net *"_ivl_19", 0 0, L_0x6000001d8460;  1 drivers
v0x60000028ccf0_0 .net *"_ivl_21", 0 0, L_0x6000001d8500;  1 drivers
v0x60000028cd80_0 .net *"_ivl_25", 0 0, L_0x6000001d85a0;  1 drivers
v0x60000028cb40_0 .net *"_ivl_27", 0 0, L_0x6000001d8640;  1 drivers
v0x60000028cbd0_0 .net *"_ivl_3", 0 0, L_0x6000001d8140;  1 drivers
v0x6000002ffe70_0 .net *"_ivl_31", 0 0, L_0x6000001d86e0;  1 drivers
v0x6000002ffcc0_0 .net *"_ivl_33", 0 0, L_0x6000001d8780;  1 drivers
v0x6000002ffa80_0 .net *"_ivl_37", 0 0, L_0x6000001d8820;  1 drivers
v0x6000002ff8d0_0 .net *"_ivl_39", 0 0, L_0x6000001d88c0;  1 drivers
v0x6000002ff690_0 .net *"_ivl_43", 0 0, L_0x6000001d8960;  1 drivers
v0x6000002ff4e0_0 .net *"_ivl_45", 0 0, L_0x6000001d8a00;  1 drivers
v0x6000002ff2a0_0 .net *"_ivl_48", 0 0, L_0x600001b2f950;  1 drivers
v0x6000002ff0f0_0 .net *"_ivl_52", 0 0, L_0x600001b2fa30;  1 drivers
v0x6000002feeb0_0 .net *"_ivl_54", 0 0, L_0x600001b2faa0;  1 drivers
v0x6000002fed00_0 .net *"_ivl_56", 0 0, L_0x600001b2fb10;  1 drivers
v0x6000002feac0_0 .net *"_ivl_58", 0 0, L_0x600001b2fbf0;  1 drivers
v0x6000002fe910_0 .net *"_ivl_62", 0 0, L_0x600001b2fb80;  1 drivers
v0x6000002fe6d0_0 .net *"_ivl_64", 0 0, L_0x600001b2fcd0;  1 drivers
v0x6000002fe520_0 .net *"_ivl_66", 0 0, L_0x600001b2fd40;  1 drivers
v0x6000002fe2e0_0 .net *"_ivl_68", 0 0, L_0x600001b2fdb0;  1 drivers
v0x6000002fe130_0 .net *"_ivl_7", 0 0, L_0x6000001d81e0;  1 drivers
v0x6000002fdef0_0 .net *"_ivl_70", 0 0, L_0x600001b2fe20;  1 drivers
v0x6000002fdd40_0 .net *"_ivl_72", 0 0, L_0x600001b2fe90;  1 drivers
v0x6000002fdb00_0 .net *"_ivl_74", 0 0, L_0x600001b2ff00;  1 drivers
v0x6000002fd950_0 .net *"_ivl_76", 0 0, L_0x600001b2ff70;  1 drivers
v0x6000002fd710_0 .net *"_ivl_80", 0 0, L_0x600001b20000;  1 drivers
v0x6000002fd560_0 .net *"_ivl_82", 0 0, L_0x600001b20070;  1 drivers
v0x6000002fd320_0 .net *"_ivl_84", 0 0, L_0x600001b200e0;  1 drivers
v0x6000002fd170_0 .net *"_ivl_86", 0 0, L_0x600001b20150;  1 drivers
v0x6000002fc510_0 .net *"_ivl_88", 0 0, L_0x600001b201c0;  1 drivers
v0x6000002fc360_0 .net *"_ivl_9", 0 0, L_0x6000001d8280;  1 drivers
v0x6000002fc120_0 .net *"_ivl_90", 0 0, L_0x600001b20230;  1 drivers
v0x6000002fff00_0 .net *"_ivl_92", 0 0, L_0x600001b202a0;  1 drivers
v0x6000002ffd50_0 .net *"_ivl_94", 0 0, L_0x600001b20310;  1 drivers
v0x6000002ffde0_0 .net *"_ivl_96", 0 0, L_0x600001b20380;  1 drivers
v0x6000002ffb10_0 .net *"_ivl_98", 0 0, L_0x600001b203f0;  1 drivers
L_0x6000001d80a0 .part L_0x6000001d8b40, 0, 1;
L_0x6000001d8140 .part L_0x6000001d8be0, 0, 1;
L_0x6000001d81e0 .part L_0x6000001d8b40, 1, 1;
L_0x6000001d8280 .part L_0x6000001d8be0, 1, 1;
L_0x6000001d8320 .part L_0x6000001d8b40, 2, 1;
L_0x6000001d83c0 .part L_0x6000001d8be0, 2, 1;
L_0x6000001d8460 .part L_0x6000001d8b40, 3, 1;
L_0x6000001d8500 .part L_0x6000001d8be0, 3, 1;
L_0x6000001d85a0 .part L_0x6000001d8b40, 0, 1;
L_0x6000001d8640 .part L_0x6000001d8be0, 0, 1;
L_0x6000001d86e0 .part L_0x6000001d8b40, 1, 1;
L_0x6000001d8780 .part L_0x6000001d8be0, 1, 1;
L_0x6000001d8820 .part L_0x6000001d8b40, 2, 1;
L_0x6000001d88c0 .part L_0x6000001d8be0, 2, 1;
L_0x6000001d8960 .part L_0x6000001d8b40, 3, 1;
L_0x6000001d8a00 .part L_0x6000001d8be0, 3, 1;
L_0x6000001d8aa0 .concat8 [ 1 1 1 1], L_0x600001b20690, L_0x600001b20700, L_0x600001b20770, L_0x600001b207e0;
S_0x7fb80a356660 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fb80a357650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b20850 .functor XOR 1, L_0x6000001d8c80, L_0x6000001d8d20, C4<0>, C4<0>;
L_0x600001b208c0 .functor XOR 1, L_0x6000001d8dc0, L_0x6000001d8e60, C4<0>, C4<0>;
L_0x600001b20930 .functor XOR 1, L_0x6000001d8f00, L_0x6000001d8fa0, C4<0>, C4<0>;
L_0x600001b209a0 .functor XOR 1, L_0x6000001d9040, L_0x6000001d90e0, C4<0>, C4<0>;
L_0x600001b20a10 .functor AND 1, L_0x6000001d9180, L_0x6000001d9220, C4<1>, C4<1>;
L_0x600001b20a80 .functor AND 1, L_0x6000001d92c0, L_0x6000001d9360, C4<1>, C4<1>;
L_0x600001b20b60 .functor AND 1, L_0x6000001d9400, L_0x6000001d94a0, C4<1>, C4<1>;
L_0x600001b20af0 .functor AND 1, L_0x6000001d9540, L_0x6000001d95e0, C4<1>, C4<1>;
L_0x600001b20bd0 .functor AND 1, L_0x600001b20620, L_0x600001b20850, C4<1>, C4<1>;
L_0x600001b20c40 .functor OR 1, L_0x600001b20a10, L_0x600001b20bd0, C4<0>, C4<0>;
L_0x600001b20cb0 .functor AND 1, L_0x600001b20a10, L_0x600001b208c0, C4<1>, C4<1>;
L_0x600001b20d20 .functor OR 1, L_0x600001b20a80, L_0x600001b20cb0, C4<0>, C4<0>;
L_0x600001b20d90 .functor AND 1, L_0x600001b20620, L_0x600001b20850, C4<1>, C4<1>;
L_0x600001b20e70 .functor AND 1, L_0x600001b20d90, L_0x600001b208c0, C4<1>, C4<1>;
L_0x600001b20ee0 .functor OR 1, L_0x600001b20d20, L_0x600001b20e70, C4<0>, C4<0>;
L_0x600001b20e00 .functor AND 1, L_0x600001b20a80, L_0x600001b20930, C4<1>, C4<1>;
L_0x600001b20f50 .functor OR 1, L_0x600001b20b60, L_0x600001b20e00, C4<0>, C4<0>;
L_0x600001b20fc0 .functor AND 1, L_0x600001b20a10, L_0x600001b208c0, C4<1>, C4<1>;
L_0x600001b21030 .functor AND 1, L_0x600001b20fc0, L_0x600001b20930, C4<1>, C4<1>;
L_0x600001b210a0 .functor OR 1, L_0x600001b20f50, L_0x600001b21030, C4<0>, C4<0>;
L_0x600001b21110 .functor AND 1, L_0x600001b20620, L_0x600001b20850, C4<1>, C4<1>;
L_0x600001b21180 .functor AND 1, L_0x600001b21110, L_0x600001b208c0, C4<1>, C4<1>;
L_0x600001b211f0 .functor AND 1, L_0x600001b21180, L_0x600001b20930, C4<1>, C4<1>;
L_0x600001b21260 .functor OR 1, L_0x600001b210a0, L_0x600001b211f0, C4<0>, C4<0>;
L_0x600001b212d0 .functor AND 1, L_0x600001b20b60, L_0x600001b209a0, C4<1>, C4<1>;
L_0x600001b21340 .functor OR 1, L_0x600001b20af0, L_0x600001b212d0, C4<0>, C4<0>;
L_0x600001b213b0 .functor AND 1, L_0x600001b20a80, L_0x600001b20930, C4<1>, C4<1>;
L_0x600001b21420 .functor AND 1, L_0x600001b213b0, L_0x600001b209a0, C4<1>, C4<1>;
L_0x600001b21490 .functor OR 1, L_0x600001b21340, L_0x600001b21420, C4<0>, C4<0>;
L_0x600001b21500 .functor AND 1, L_0x600001b20a10, L_0x600001b208c0, C4<1>, C4<1>;
L_0x600001b21570 .functor AND 1, L_0x600001b21500, L_0x600001b20930, C4<1>, C4<1>;
L_0x600001b215e0 .functor AND 1, L_0x600001b21570, L_0x600001b209a0, C4<1>, C4<1>;
L_0x600001b21650 .functor OR 1, L_0x600001b21490, L_0x600001b215e0, C4<0>, C4<0>;
L_0x600001b216c0 .functor AND 1, L_0x600001b20620, L_0x600001b20850, C4<1>, C4<1>;
L_0x600001b21730 .functor AND 1, L_0x600001b216c0, L_0x600001b208c0, C4<1>, C4<1>;
L_0x600001b217a0 .functor AND 1, L_0x600001b21730, L_0x600001b20930, C4<1>, C4<1>;
L_0x600001b21810 .functor AND 1, L_0x600001b217a0, L_0x600001b209a0, C4<1>, C4<1>;
L_0x600001b21880 .functor OR 1, L_0x600001b21650, L_0x600001b21810, C4<0>, C4<0>;
L_0x600001b218f0 .functor BUFZ 1, L_0x600001b21880, C4<0>, C4<0>, C4<0>;
L_0x600001b21960 .functor XOR 1, L_0x600001b20850, L_0x600001b20620, C4<0>, C4<0>;
L_0x600001b219d0 .functor XOR 1, L_0x600001b208c0, L_0x600001b20c40, C4<0>, C4<0>;
L_0x600001b21a40 .functor XOR 1, L_0x600001b20930, L_0x600001b20ee0, C4<0>, C4<0>;
L_0x600001b21ab0 .functor XOR 1, L_0x600001b209a0, L_0x600001b21260, C4<0>, C4<0>;
v0x6000002ffba0_0 .net "A", 3 0, L_0x6000001d9720;  1 drivers
v0x6000002ff960_0 .net "B", 3 0, L_0x6000001d97c0;  1 drivers
v0x6000002ff9f0_0 .net "C0", 0 0, L_0x600001b20c40;  1 drivers
v0x6000002ff720_0 .net "C1", 0 0, L_0x600001b20ee0;  1 drivers
v0x6000002ff7b0_0 .net "C2", 0 0, L_0x600001b21260;  1 drivers
v0x6000002ff570_0 .net "C3", 0 0, L_0x600001b21880;  1 drivers
v0x6000002ff600_0 .net "Cin", 0 0, L_0x600001b20620;  alias, 1 drivers
v0x6000002ff330_0 .net "Cout", 0 0, L_0x600001b218f0;  alias, 1 drivers
v0x6000002ff3c0_0 .net "G0", 0 0, L_0x600001b20a10;  1 drivers
v0x6000002ff180_0 .net "G1", 0 0, L_0x600001b20a80;  1 drivers
v0x6000002ff210_0 .net "G2", 0 0, L_0x600001b20b60;  1 drivers
v0x6000002fef40_0 .net "G3", 0 0, L_0x600001b20af0;  1 drivers
v0x6000002fefd0_0 .net "P0", 0 0, L_0x600001b20850;  1 drivers
v0x6000002fed90_0 .net "P1", 0 0, L_0x600001b208c0;  1 drivers
v0x6000002fee20_0 .net "P2", 0 0, L_0x600001b20930;  1 drivers
v0x6000002feb50_0 .net "P3", 0 0, L_0x600001b209a0;  1 drivers
v0x6000002febe0_0 .net "Sum", 3 0, L_0x6000001d9680;  1 drivers
v0x6000002fe9a0_0 .net *"_ivl_1", 0 0, L_0x6000001d8c80;  1 drivers
v0x6000002fea30_0 .net *"_ivl_100", 0 0, L_0x600001b21730;  1 drivers
v0x6000002fe760_0 .net *"_ivl_102", 0 0, L_0x600001b217a0;  1 drivers
v0x6000002fe7f0_0 .net *"_ivl_104", 0 0, L_0x600001b21810;  1 drivers
v0x6000002fe5b0_0 .net *"_ivl_112", 0 0, L_0x600001b21960;  1 drivers
v0x6000002fe640_0 .net *"_ivl_116", 0 0, L_0x600001b219d0;  1 drivers
v0x6000002fe370_0 .net *"_ivl_120", 0 0, L_0x600001b21a40;  1 drivers
v0x6000002fe400_0 .net *"_ivl_125", 0 0, L_0x600001b21ab0;  1 drivers
v0x6000002fe1c0_0 .net *"_ivl_13", 0 0, L_0x6000001d8f00;  1 drivers
v0x6000002fe250_0 .net *"_ivl_15", 0 0, L_0x6000001d8fa0;  1 drivers
v0x6000002fdf80_0 .net *"_ivl_19", 0 0, L_0x6000001d9040;  1 drivers
v0x6000002fe010_0 .net *"_ivl_21", 0 0, L_0x6000001d90e0;  1 drivers
v0x6000002fddd0_0 .net *"_ivl_25", 0 0, L_0x6000001d9180;  1 drivers
v0x6000002fde60_0 .net *"_ivl_27", 0 0, L_0x6000001d9220;  1 drivers
v0x6000002fdb90_0 .net *"_ivl_3", 0 0, L_0x6000001d8d20;  1 drivers
v0x6000002fdc20_0 .net *"_ivl_31", 0 0, L_0x6000001d92c0;  1 drivers
v0x6000002fd9e0_0 .net *"_ivl_33", 0 0, L_0x6000001d9360;  1 drivers
v0x6000002fda70_0 .net *"_ivl_37", 0 0, L_0x6000001d9400;  1 drivers
v0x6000002fd7a0_0 .net *"_ivl_39", 0 0, L_0x6000001d94a0;  1 drivers
v0x6000002fd830_0 .net *"_ivl_43", 0 0, L_0x6000001d9540;  1 drivers
v0x6000002fd5f0_0 .net *"_ivl_45", 0 0, L_0x6000001d95e0;  1 drivers
v0x6000002fd680_0 .net *"_ivl_48", 0 0, L_0x600001b20bd0;  1 drivers
v0x6000002fd3b0_0 .net *"_ivl_52", 0 0, L_0x600001b20cb0;  1 drivers
v0x6000002fd440_0 .net *"_ivl_54", 0 0, L_0x600001b20d20;  1 drivers
v0x6000002fd200_0 .net *"_ivl_56", 0 0, L_0x600001b20d90;  1 drivers
v0x6000002fd290_0 .net *"_ivl_58", 0 0, L_0x600001b20e70;  1 drivers
v0x6000002fc5a0_0 .net *"_ivl_62", 0 0, L_0x600001b20e00;  1 drivers
v0x6000002fc630_0 .net *"_ivl_64", 0 0, L_0x600001b20f50;  1 drivers
v0x6000002fc3f0_0 .net *"_ivl_66", 0 0, L_0x600001b20fc0;  1 drivers
v0x6000002fc480_0 .net *"_ivl_68", 0 0, L_0x600001b21030;  1 drivers
v0x6000002fc1b0_0 .net *"_ivl_7", 0 0, L_0x6000001d8dc0;  1 drivers
v0x6000002fc240_0 .net *"_ivl_70", 0 0, L_0x600001b210a0;  1 drivers
v0x6000002fb600_0 .net *"_ivl_72", 0 0, L_0x600001b21110;  1 drivers
v0x6000002fb450_0 .net *"_ivl_74", 0 0, L_0x600001b21180;  1 drivers
v0x6000002fb210_0 .net *"_ivl_76", 0 0, L_0x600001b211f0;  1 drivers
v0x6000002fb060_0 .net *"_ivl_80", 0 0, L_0x600001b212d0;  1 drivers
v0x6000002fae20_0 .net *"_ivl_82", 0 0, L_0x600001b21340;  1 drivers
v0x6000002fac70_0 .net *"_ivl_84", 0 0, L_0x600001b213b0;  1 drivers
v0x6000002faa30_0 .net *"_ivl_86", 0 0, L_0x600001b21420;  1 drivers
v0x6000002fa880_0 .net *"_ivl_88", 0 0, L_0x600001b21490;  1 drivers
v0x6000002fa640_0 .net *"_ivl_9", 0 0, L_0x6000001d8e60;  1 drivers
v0x6000002fa490_0 .net *"_ivl_90", 0 0, L_0x600001b21500;  1 drivers
v0x6000002fa250_0 .net *"_ivl_92", 0 0, L_0x600001b21570;  1 drivers
v0x6000002fa0a0_0 .net *"_ivl_94", 0 0, L_0x600001b215e0;  1 drivers
v0x6000002f9e60_0 .net *"_ivl_96", 0 0, L_0x600001b21650;  1 drivers
v0x6000002f9cb0_0 .net *"_ivl_98", 0 0, L_0x600001b216c0;  1 drivers
L_0x6000001d8c80 .part L_0x6000001d9720, 0, 1;
L_0x6000001d8d20 .part L_0x6000001d97c0, 0, 1;
L_0x6000001d8dc0 .part L_0x6000001d9720, 1, 1;
L_0x6000001d8e60 .part L_0x6000001d97c0, 1, 1;
L_0x6000001d8f00 .part L_0x6000001d9720, 2, 1;
L_0x6000001d8fa0 .part L_0x6000001d97c0, 2, 1;
L_0x6000001d9040 .part L_0x6000001d9720, 3, 1;
L_0x6000001d90e0 .part L_0x6000001d97c0, 3, 1;
L_0x6000001d9180 .part L_0x6000001d9720, 0, 1;
L_0x6000001d9220 .part L_0x6000001d97c0, 0, 1;
L_0x6000001d92c0 .part L_0x6000001d9720, 1, 1;
L_0x6000001d9360 .part L_0x6000001d97c0, 1, 1;
L_0x6000001d9400 .part L_0x6000001d9720, 2, 1;
L_0x6000001d94a0 .part L_0x6000001d97c0, 2, 1;
L_0x6000001d9540 .part L_0x6000001d9720, 3, 1;
L_0x6000001d95e0 .part L_0x6000001d97c0, 3, 1;
L_0x6000001d9680 .concat8 [ 1 1 1 1], L_0x600001b21960, L_0x600001b219d0, L_0x600001b21a40, L_0x600001b21ab0;
S_0x7fb80a355bc0 .scope module, "iROR_0" "ROR" 5 46, 10 6 0, S_0x7fb80a35e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Shift_In";
    .port_info 1 /INPUT 4 "Shift_Val";
    .port_info 2 /OUTPUT 16 "Shift_Out";
L_0x600001b21dc0 .functor BUFZ 16, L_0x6000001dc3c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000002e6400_0 .net "Shift_In", 15 0, L_0x6000001cc6e0;  alias, 1 drivers
v0x6000002e61c0_0 .net "Shift_Out", 15 0, L_0x600001b21dc0;  alias, 1 drivers
v0x6000002e6010_0 .net "Shift_Val", 3 0, L_0x6000001dc460;  1 drivers
v0x6000002e5dd0_0 .net *"_ivl_1", 0 0, L_0x6000001db700;  1 drivers
v0x6000002e5c20_0 .net *"_ivl_11", 0 0, L_0x6000001dba20;  1 drivers
v0x6000002e59e0_0 .net *"_ivl_13", 1 0, L_0x6000001dbac0;  1 drivers
v0x6000002e5830_0 .net *"_ivl_15", 13 0, L_0x6000001dbb60;  1 drivers
v0x6000002e55f0_0 .net *"_ivl_16", 15 0, L_0x6000001dbc00;  1 drivers
v0x6000002e5440_0 .net *"_ivl_21", 0 0, L_0x6000001dbd40;  1 drivers
v0x6000002e5200_0 .net *"_ivl_23", 3 0, L_0x6000001dbde0;  1 drivers
v0x6000002e5050_0 .net *"_ivl_25", 11 0, L_0x6000001dbe80;  1 drivers
v0x6000002e4e10_0 .net *"_ivl_26", 15 0, L_0x6000001dbf20;  1 drivers
v0x6000002e4c60_0 .net *"_ivl_3", 0 0, L_0x6000001db7a0;  1 drivers
v0x6000002e4a20_0 .net *"_ivl_31", 0 0, L_0x6000001dc0a0;  1 drivers
v0x6000002e4870_0 .net *"_ivl_33", 7 0, L_0x6000001dc140;  1 drivers
v0x6000002e4630_0 .net *"_ivl_35", 7 0, L_0x6000001dc1e0;  1 drivers
v0x6000002e4480_0 .net *"_ivl_36", 15 0, L_0x6000001dc280;  1 drivers
v0x6000002e4240_0 .net *"_ivl_5", 14 0, L_0x6000001db840;  1 drivers
v0x6000002e4090_0 .net *"_ivl_6", 15 0, L_0x6000001db8e0;  1 drivers
v0x6000002e3180_0 .net "rorbit0", 15 0, L_0x6000001db980;  1 drivers
v0x6000002e2fd0_0 .net "rorbit1", 15 0, L_0x6000001dbca0;  1 drivers
v0x6000002e2d90_0 .net "rorbit2", 15 0, L_0x6000001dc000;  1 drivers
v0x6000002e2be0_0 .net "rorbit3", 15 0, L_0x6000001dc3c0;  1 drivers
L_0x6000001db700 .part L_0x6000001dc460, 0, 1;
L_0x6000001db7a0 .part L_0x6000001cc6e0, 0, 1;
L_0x6000001db840 .part L_0x6000001cc6e0, 1, 15;
L_0x6000001db8e0 .concat [ 15 1 0 0], L_0x6000001db840, L_0x6000001db7a0;
L_0x6000001db980 .functor MUXZ 16, L_0x6000001cc6e0, L_0x6000001db8e0, L_0x6000001db700, C4<>;
L_0x6000001dba20 .part L_0x6000001dc460, 1, 1;
L_0x6000001dbac0 .part L_0x6000001db980, 0, 2;
L_0x6000001dbb60 .part L_0x6000001db980, 2, 14;
L_0x6000001dbc00 .concat [ 14 2 0 0], L_0x6000001dbb60, L_0x6000001dbac0;
L_0x6000001dbca0 .functor MUXZ 16, L_0x6000001db980, L_0x6000001dbc00, L_0x6000001dba20, C4<>;
L_0x6000001dbd40 .part L_0x6000001dc460, 2, 1;
L_0x6000001dbde0 .part L_0x6000001dbca0, 0, 4;
L_0x6000001dbe80 .part L_0x6000001dbca0, 4, 12;
L_0x6000001dbf20 .concat [ 12 4 0 0], L_0x6000001dbe80, L_0x6000001dbde0;
L_0x6000001dc000 .functor MUXZ 16, L_0x6000001dbca0, L_0x6000001dbf20, L_0x6000001dbd40, C4<>;
L_0x6000001dc0a0 .part L_0x6000001dc460, 3, 1;
L_0x6000001dc140 .part L_0x6000001dc000, 0, 8;
L_0x6000001dc1e0 .part L_0x6000001dc000, 8, 8;
L_0x6000001dc280 .concat [ 8 8 0 0], L_0x6000001dc1e0, L_0x6000001dc140;
L_0x6000001dc3c0 .functor MUXZ 16, L_0x6000001dc000, L_0x6000001dc280, L_0x6000001dc0a0, C4<>;
S_0x7fb80a355670 .scope module, "iSAS16_0" "SATADDSUB_16bit" 5 27, 11 7 0, S_0x7fb80a35e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "posOvfl";
    .port_info 5 /OUTPUT 1 "negOvfl";
    .port_info 6 /OUTPUT 1 "ifZero";
L_0x600001b10310 .functor NOT 16, L_0x6000001cc780, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b14ee0 .functor NOT 1, L_0x6000001cf8e0, C4<0>, C4<0>, C4<0>;
L_0x600001b14f50 .functor NOT 1, L_0x6000001cf980, C4<0>, C4<0>, C4<0>;
L_0x600001b14fc0 .functor AND 1, L_0x600001b14ee0, L_0x600001b14f50, C4<1>, C4<1>;
L_0x600001b150a0 .functor AND 1, L_0x600001b14fc0, L_0x6000001cfa20, C4<1>, C4<1>;
L_0x600001b15030 .functor AND 1, L_0x6000001cfac0, L_0x6000001cfb60, C4<1>, C4<1>;
L_0x600001b15110 .functor NOT 1, L_0x6000001cfc00, C4<0>, C4<0>, C4<0>;
L_0x600001b15180 .functor AND 1, L_0x600001b15030, L_0x600001b15110, C4<1>, C4<1>;
v0x600000237060_0 .net "A", 15 0, L_0x6000001cc6e0;  alias, 1 drivers
v0x600000236eb0_0 .net "B", 15 0, L_0x6000001cc780;  alias, 1 drivers
v0x600000236c70_0 .net "Cout0", 0 0, L_0x600001b11420;  1 drivers
v0x600000236ac0_0 .net "Cout1", 0 0, L_0x600001b126f0;  1 drivers
v0x600000236880_0 .net "Cout2", 0 0, L_0x600001b139c0;  1 drivers
v0x6000002366d0_0 .net "Cout3", 0 0, L_0x600001b14cb0;  1 drivers
v0x600000236490_0 .net "Sum", 15 0, L_0x6000001cfd40;  alias, 1 drivers
v0x6000002362e0_0 .net *"_ivl_30", 0 0, L_0x6000001cf8e0;  1 drivers
v0x6000002360a0_0 .net *"_ivl_31", 0 0, L_0x600001b14ee0;  1 drivers
v0x600000235ef0_0 .net *"_ivl_34", 0 0, L_0x6000001cf980;  1 drivers
v0x600000235cb0_0 .net *"_ivl_35", 0 0, L_0x600001b14f50;  1 drivers
v0x600000235b00_0 .net *"_ivl_37", 0 0, L_0x600001b14fc0;  1 drivers
v0x6000002358c0_0 .net *"_ivl_40", 0 0, L_0x6000001cfa20;  1 drivers
v0x600000235710_0 .net *"_ivl_44", 0 0, L_0x6000001cfac0;  1 drivers
v0x6000002354d0_0 .net *"_ivl_46", 0 0, L_0x6000001cfb60;  1 drivers
v0x600000235320_0 .net *"_ivl_47", 0 0, L_0x600001b15030;  1 drivers
v0x6000002347e0_0 .net *"_ivl_50", 0 0, L_0x6000001cfc00;  1 drivers
v0x600000234630_0 .net *"_ivl_51", 0 0, L_0x600001b15110;  1 drivers
L_0x7fb80aa32e68 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000002343f0_0 .net/2u *"_ivl_55", 15 0, L_0x7fb80aa32e68;  1 drivers
L_0x7fb80aa32eb0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000234240_0 .net/2u *"_ivl_57", 15 0, L_0x7fb80aa32eb0;  1 drivers
v0x600000234000_0 .net *"_ivl_59", 15 0, L_0x6000001cfca0;  1 drivers
L_0x7fb80aa32ef8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000233e70_0 .net/2u *"_ivl_63", 15 0, L_0x7fb80aa32ef8;  1 drivers
v0x600000233cc0_0 .net "ifZero", 0 0, L_0x6000001cfde0;  alias, 1 drivers
v0x600000233a80_0 .net "inputB", 15 0, L_0x6000001cc820;  1 drivers
v0x6000002338d0_0 .net "negOvfl", 0 0, L_0x600001b15180;  alias, 1 drivers
v0x600000233690_0 .net "notB", 15 0, L_0x600001b10310;  1 drivers
v0x6000002334e0_0 .net "posOvfl", 0 0, L_0x600001b150a0;  alias, 1 drivers
v0x6000002332a0_0 .net "sub", 0 0, L_0x6000001cff20;  1 drivers
v0x6000002330f0_0 .net "tempSum", 15 0, L_0x6000001cf840;  1 drivers
L_0x6000001cc820 .functor MUXZ 16, L_0x6000001cc780, L_0x600001b10310, L_0x6000001cff20, C4<>;
L_0x6000001cd360 .part L_0x6000001cc6e0, 0, 4;
L_0x6000001cd400 .part L_0x6000001cc820, 0, 4;
L_0x6000001cdf40 .part L_0x6000001cc6e0, 4, 4;
L_0x6000001cdfe0 .part L_0x6000001cc820, 4, 4;
L_0x6000001ceb20 .part L_0x6000001cc6e0, 8, 4;
L_0x6000001cebc0 .part L_0x6000001cc820, 8, 4;
L_0x6000001cf700 .part L_0x6000001cc6e0, 12, 4;
L_0x6000001cf7a0 .part L_0x6000001cc820, 12, 4;
L_0x6000001cf840 .concat8 [ 4 4 4 4], L_0x6000001cd2c0, L_0x6000001cdea0, L_0x6000001cea80, L_0x6000001cf660;
L_0x6000001cf8e0 .part L_0x6000001cc6e0, 15, 1;
L_0x6000001cf980 .part L_0x6000001cc780, 15, 1;
L_0x6000001cfa20 .part L_0x6000001cf840, 15, 1;
L_0x6000001cfac0 .part L_0x6000001cc6e0, 15, 1;
L_0x6000001cfb60 .part L_0x6000001cc780, 15, 1;
L_0x6000001cfc00 .part L_0x6000001cf840, 15, 1;
L_0x6000001cfca0 .functor MUXZ 16, L_0x6000001cf840, L_0x7fb80aa32eb0, L_0x600001b15180, C4<>;
L_0x6000001cfd40 .functor MUXZ 16, L_0x6000001cfca0, L_0x7fb80aa32e68, L_0x600001b150a0, C4<>;
L_0x6000001cfde0 .cmp/eq 16, L_0x6000001cfd40, L_0x7fb80aa32ef8;
S_0x7fb80a355120 .scope module, "CLA4_0" "CLA_4bit" 11 23, 7 1 0, S_0x7fb80a355670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b10380 .functor XOR 1, L_0x6000001cc8c0, L_0x6000001cc960, C4<0>, C4<0>;
L_0x600001b103f0 .functor XOR 1, L_0x6000001cca00, L_0x6000001ccaa0, C4<0>, C4<0>;
L_0x600001b10460 .functor XOR 1, L_0x6000001ccb40, L_0x6000001ccbe0, C4<0>, C4<0>;
L_0x600001b104d0 .functor XOR 1, L_0x6000001ccc80, L_0x6000001ccd20, C4<0>, C4<0>;
L_0x600001b10540 .functor AND 1, L_0x6000001ccdc0, L_0x6000001cce60, C4<1>, C4<1>;
L_0x600001b105b0 .functor AND 1, L_0x6000001ccf00, L_0x6000001ccfa0, C4<1>, C4<1>;
L_0x600001b10690 .functor AND 1, L_0x6000001cd040, L_0x6000001cd0e0, C4<1>, C4<1>;
L_0x600001b10620 .functor AND 1, L_0x6000001cd180, L_0x6000001cd220, C4<1>, C4<1>;
L_0x600001b10700 .functor AND 1, L_0x6000001cff20, L_0x600001b10380, C4<1>, C4<1>;
L_0x600001b10770 .functor OR 1, L_0x600001b10540, L_0x600001b10700, C4<0>, C4<0>;
L_0x600001b107e0 .functor AND 1, L_0x600001b10540, L_0x600001b103f0, C4<1>, C4<1>;
L_0x600001b10850 .functor OR 1, L_0x600001b105b0, L_0x600001b107e0, C4<0>, C4<0>;
L_0x600001b108c0 .functor AND 1, L_0x6000001cff20, L_0x600001b10380, C4<1>, C4<1>;
L_0x600001b109a0 .functor AND 1, L_0x600001b108c0, L_0x600001b103f0, C4<1>, C4<1>;
L_0x600001b10a10 .functor OR 1, L_0x600001b10850, L_0x600001b109a0, C4<0>, C4<0>;
L_0x600001b10930 .functor AND 1, L_0x600001b105b0, L_0x600001b10460, C4<1>, C4<1>;
L_0x600001b10a80 .functor OR 1, L_0x600001b10690, L_0x600001b10930, C4<0>, C4<0>;
L_0x600001b10af0 .functor AND 1, L_0x600001b10540, L_0x600001b103f0, C4<1>, C4<1>;
L_0x600001b10b60 .functor AND 1, L_0x600001b10af0, L_0x600001b10460, C4<1>, C4<1>;
L_0x600001b10bd0 .functor OR 1, L_0x600001b10a80, L_0x600001b10b60, C4<0>, C4<0>;
L_0x600001b10c40 .functor AND 1, L_0x6000001cff20, L_0x600001b10380, C4<1>, C4<1>;
L_0x600001b10cb0 .functor AND 1, L_0x600001b10c40, L_0x600001b103f0, C4<1>, C4<1>;
L_0x600001b10d20 .functor AND 1, L_0x600001b10cb0, L_0x600001b10460, C4<1>, C4<1>;
L_0x600001b10d90 .functor OR 1, L_0x600001b10bd0, L_0x600001b10d20, C4<0>, C4<0>;
L_0x600001b10e00 .functor AND 1, L_0x600001b10690, L_0x600001b104d0, C4<1>, C4<1>;
L_0x600001b10e70 .functor OR 1, L_0x600001b10620, L_0x600001b10e00, C4<0>, C4<0>;
L_0x600001b10ee0 .functor AND 1, L_0x600001b105b0, L_0x600001b10460, C4<1>, C4<1>;
L_0x600001b10f50 .functor AND 1, L_0x600001b10ee0, L_0x600001b104d0, C4<1>, C4<1>;
L_0x600001b10fc0 .functor OR 1, L_0x600001b10e70, L_0x600001b10f50, C4<0>, C4<0>;
L_0x600001b11030 .functor AND 1, L_0x600001b10540, L_0x600001b103f0, C4<1>, C4<1>;
L_0x600001b110a0 .functor AND 1, L_0x600001b11030, L_0x600001b10460, C4<1>, C4<1>;
L_0x600001b11110 .functor AND 1, L_0x600001b110a0, L_0x600001b104d0, C4<1>, C4<1>;
L_0x600001b11180 .functor OR 1, L_0x600001b10fc0, L_0x600001b11110, C4<0>, C4<0>;
L_0x600001b111f0 .functor AND 1, L_0x6000001cff20, L_0x600001b10380, C4<1>, C4<1>;
L_0x600001b11260 .functor AND 1, L_0x600001b111f0, L_0x600001b103f0, C4<1>, C4<1>;
L_0x600001b112d0 .functor AND 1, L_0x600001b11260, L_0x600001b10460, C4<1>, C4<1>;
L_0x600001b11340 .functor AND 1, L_0x600001b112d0, L_0x600001b104d0, C4<1>, C4<1>;
L_0x600001b113b0 .functor OR 1, L_0x600001b11180, L_0x600001b11340, C4<0>, C4<0>;
L_0x600001b11420 .functor BUFZ 1, L_0x600001b113b0, C4<0>, C4<0>, C4<0>;
L_0x600001b11490 .functor XOR 1, L_0x600001b10380, L_0x6000001cff20, C4<0>, C4<0>;
L_0x600001b11500 .functor XOR 1, L_0x600001b103f0, L_0x600001b10770, C4<0>, C4<0>;
L_0x600001b11570 .functor XOR 1, L_0x600001b10460, L_0x600001b10a10, C4<0>, C4<0>;
L_0x600001b115e0 .functor XOR 1, L_0x600001b104d0, L_0x600001b10d90, C4<0>, C4<0>;
v0x6000002e29a0_0 .net "A", 3 0, L_0x6000001cd360;  1 drivers
v0x6000002e27f0_0 .net "B", 3 0, L_0x6000001cd400;  1 drivers
v0x6000002e25b0_0 .net "C0", 0 0, L_0x600001b10770;  1 drivers
v0x6000002e2400_0 .net "C1", 0 0, L_0x600001b10a10;  1 drivers
v0x6000002e21c0_0 .net "C2", 0 0, L_0x600001b10d90;  1 drivers
v0x6000002e2010_0 .net "C3", 0 0, L_0x600001b113b0;  1 drivers
v0x6000002e1dd0_0 .net "Cin", 0 0, L_0x6000001cff20;  alias, 1 drivers
v0x6000002e1c20_0 .net "Cout", 0 0, L_0x600001b11420;  alias, 1 drivers
v0x6000002e19e0_0 .net "G0", 0 0, L_0x600001b10540;  1 drivers
v0x6000002e1830_0 .net "G1", 0 0, L_0x600001b105b0;  1 drivers
v0x6000002e15f0_0 .net "G2", 0 0, L_0x600001b10690;  1 drivers
v0x6000002e1440_0 .net "G3", 0 0, L_0x600001b10620;  1 drivers
v0x6000002e1200_0 .net "P0", 0 0, L_0x600001b10380;  1 drivers
v0x6000002e1050_0 .net "P1", 0 0, L_0x600001b103f0;  1 drivers
v0x6000002e0e10_0 .net "P2", 0 0, L_0x600001b10460;  1 drivers
v0x6000002e0c60_0 .net "P3", 0 0, L_0x600001b104d0;  1 drivers
v0x6000002e0a20_0 .net "Sum", 3 0, L_0x6000001cd2c0;  1 drivers
v0x6000002e0870_0 .net *"_ivl_1", 0 0, L_0x6000001cc8c0;  1 drivers
v0x6000002e0630_0 .net *"_ivl_100", 0 0, L_0x600001b11260;  1 drivers
v0x6000002e0480_0 .net *"_ivl_102", 0 0, L_0x600001b112d0;  1 drivers
v0x6000002e0240_0 .net *"_ivl_104", 0 0, L_0x600001b11340;  1 drivers
v0x6000002e0090_0 .net *"_ivl_112", 0 0, L_0x600001b11490;  1 drivers
v0x6000002ef4e0_0 .net *"_ivl_116", 0 0, L_0x600001b11500;  1 drivers
v0x6000002ef330_0 .net *"_ivl_120", 0 0, L_0x600001b11570;  1 drivers
v0x6000002ef0f0_0 .net *"_ivl_125", 0 0, L_0x600001b115e0;  1 drivers
v0x6000002eef40_0 .net *"_ivl_13", 0 0, L_0x6000001ccb40;  1 drivers
v0x6000002eed00_0 .net *"_ivl_15", 0 0, L_0x6000001ccbe0;  1 drivers
v0x6000002eeb50_0 .net *"_ivl_19", 0 0, L_0x6000001ccc80;  1 drivers
v0x6000002ee910_0 .net *"_ivl_21", 0 0, L_0x6000001ccd20;  1 drivers
v0x6000002ee760_0 .net *"_ivl_25", 0 0, L_0x6000001ccdc0;  1 drivers
v0x6000002ee520_0 .net *"_ivl_27", 0 0, L_0x6000001cce60;  1 drivers
v0x6000002ee370_0 .net *"_ivl_3", 0 0, L_0x6000001cc960;  1 drivers
v0x6000002ee130_0 .net *"_ivl_31", 0 0, L_0x6000001ccf00;  1 drivers
v0x6000002edf80_0 .net *"_ivl_33", 0 0, L_0x6000001ccfa0;  1 drivers
v0x6000002edd40_0 .net *"_ivl_37", 0 0, L_0x6000001cd040;  1 drivers
v0x6000002edb90_0 .net *"_ivl_39", 0 0, L_0x6000001cd0e0;  1 drivers
v0x6000002ed950_0 .net *"_ivl_43", 0 0, L_0x6000001cd180;  1 drivers
v0x6000002ed7a0_0 .net *"_ivl_45", 0 0, L_0x6000001cd220;  1 drivers
v0x6000002ed560_0 .net *"_ivl_48", 0 0, L_0x600001b10700;  1 drivers
v0x6000002ed3b0_0 .net *"_ivl_52", 0 0, L_0x600001b107e0;  1 drivers
v0x6000002ed170_0 .net *"_ivl_54", 0 0, L_0x600001b10850;  1 drivers
v0x6000002ecfc0_0 .net *"_ivl_56", 0 0, L_0x600001b108c0;  1 drivers
v0x6000002ecd80_0 .net *"_ivl_58", 0 0, L_0x600001b109a0;  1 drivers
v0x6000002ecbd0_0 .net *"_ivl_62", 0 0, L_0x600001b10930;  1 drivers
v0x6000002ec990_0 .net *"_ivl_64", 0 0, L_0x600001b10a80;  1 drivers
v0x6000002ec7e0_0 .net *"_ivl_66", 0 0, L_0x600001b10af0;  1 drivers
v0x6000002ec5a0_0 .net *"_ivl_68", 0 0, L_0x600001b10b60;  1 drivers
v0x6000002ec3f0_0 .net *"_ivl_7", 0 0, L_0x6000001cca00;  1 drivers
v0x6000002ec1b0_0 .net *"_ivl_70", 0 0, L_0x600001b10bd0;  1 drivers
v0x6000002ec000_0 .net *"_ivl_72", 0 0, L_0x600001b10c40;  1 drivers
v0x6000002ebd50_0 .net *"_ivl_74", 0 0, L_0x600001b10cb0;  1 drivers
v0x6000002ebba0_0 .net *"_ivl_76", 0 0, L_0x600001b10d20;  1 drivers
v0x6000002eb960_0 .net *"_ivl_80", 0 0, L_0x600001b10e00;  1 drivers
v0x6000002eb7b0_0 .net *"_ivl_82", 0 0, L_0x600001b10e70;  1 drivers
v0x6000002eac70_0 .net *"_ivl_84", 0 0, L_0x600001b10ee0;  1 drivers
v0x6000002eaac0_0 .net *"_ivl_86", 0 0, L_0x600001b10f50;  1 drivers
v0x6000002ea880_0 .net *"_ivl_88", 0 0, L_0x600001b10fc0;  1 drivers
v0x6000002ea6d0_0 .net *"_ivl_9", 0 0, L_0x6000001ccaa0;  1 drivers
v0x6000002ea490_0 .net *"_ivl_90", 0 0, L_0x600001b11030;  1 drivers
v0x6000002ea2e0_0 .net *"_ivl_92", 0 0, L_0x600001b110a0;  1 drivers
v0x6000002ea0a0_0 .net *"_ivl_94", 0 0, L_0x600001b11110;  1 drivers
v0x6000002e9ef0_0 .net *"_ivl_96", 0 0, L_0x600001b11180;  1 drivers
v0x6000002e9cb0_0 .net *"_ivl_98", 0 0, L_0x600001b111f0;  1 drivers
L_0x6000001cc8c0 .part L_0x6000001cd360, 0, 1;
L_0x6000001cc960 .part L_0x6000001cd400, 0, 1;
L_0x6000001cca00 .part L_0x6000001cd360, 1, 1;
L_0x6000001ccaa0 .part L_0x6000001cd400, 1, 1;
L_0x6000001ccb40 .part L_0x6000001cd360, 2, 1;
L_0x6000001ccbe0 .part L_0x6000001cd400, 2, 1;
L_0x6000001ccc80 .part L_0x6000001cd360, 3, 1;
L_0x6000001ccd20 .part L_0x6000001cd400, 3, 1;
L_0x6000001ccdc0 .part L_0x6000001cd360, 0, 1;
L_0x6000001cce60 .part L_0x6000001cd400, 0, 1;
L_0x6000001ccf00 .part L_0x6000001cd360, 1, 1;
L_0x6000001ccfa0 .part L_0x6000001cd400, 1, 1;
L_0x6000001cd040 .part L_0x6000001cd360, 2, 1;
L_0x6000001cd0e0 .part L_0x6000001cd400, 2, 1;
L_0x6000001cd180 .part L_0x6000001cd360, 3, 1;
L_0x6000001cd220 .part L_0x6000001cd400, 3, 1;
L_0x6000001cd2c0 .concat8 [ 1 1 1 1], L_0x600001b11490, L_0x600001b11500, L_0x600001b11570, L_0x600001b115e0;
S_0x7fb80a354680 .scope module, "CLA4_1" "CLA_4bit" 11 24, 7 1 0, S_0x7fb80a355670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b11650 .functor XOR 1, L_0x6000001cd4a0, L_0x6000001cd540, C4<0>, C4<0>;
L_0x600001b116c0 .functor XOR 1, L_0x6000001cd5e0, L_0x6000001cd680, C4<0>, C4<0>;
L_0x600001b11730 .functor XOR 1, L_0x6000001cd720, L_0x6000001cd7c0, C4<0>, C4<0>;
L_0x600001b117a0 .functor XOR 1, L_0x6000001cd860, L_0x6000001cd900, C4<0>, C4<0>;
L_0x600001b11810 .functor AND 1, L_0x6000001cd9a0, L_0x6000001cda40, C4<1>, C4<1>;
L_0x600001b11880 .functor AND 1, L_0x6000001cdae0, L_0x6000001cdb80, C4<1>, C4<1>;
L_0x600001b11960 .functor AND 1, L_0x6000001cdc20, L_0x6000001cdcc0, C4<1>, C4<1>;
L_0x600001b118f0 .functor AND 1, L_0x6000001cdd60, L_0x6000001cde00, C4<1>, C4<1>;
L_0x600001b119d0 .functor AND 1, L_0x600001b11420, L_0x600001b11650, C4<1>, C4<1>;
L_0x600001b11a40 .functor OR 1, L_0x600001b11810, L_0x600001b119d0, C4<0>, C4<0>;
L_0x600001b11ab0 .functor AND 1, L_0x600001b11810, L_0x600001b116c0, C4<1>, C4<1>;
L_0x600001b11b20 .functor OR 1, L_0x600001b11880, L_0x600001b11ab0, C4<0>, C4<0>;
L_0x600001b11b90 .functor AND 1, L_0x600001b11420, L_0x600001b11650, C4<1>, C4<1>;
L_0x600001b11c70 .functor AND 1, L_0x600001b11b90, L_0x600001b116c0, C4<1>, C4<1>;
L_0x600001b11ce0 .functor OR 1, L_0x600001b11b20, L_0x600001b11c70, C4<0>, C4<0>;
L_0x600001b11c00 .functor AND 1, L_0x600001b11880, L_0x600001b11730, C4<1>, C4<1>;
L_0x600001b11d50 .functor OR 1, L_0x600001b11960, L_0x600001b11c00, C4<0>, C4<0>;
L_0x600001b11dc0 .functor AND 1, L_0x600001b11810, L_0x600001b116c0, C4<1>, C4<1>;
L_0x600001b11e30 .functor AND 1, L_0x600001b11dc0, L_0x600001b11730, C4<1>, C4<1>;
L_0x600001b11ea0 .functor OR 1, L_0x600001b11d50, L_0x600001b11e30, C4<0>, C4<0>;
L_0x600001b11f10 .functor AND 1, L_0x600001b11420, L_0x600001b11650, C4<1>, C4<1>;
L_0x600001b11f80 .functor AND 1, L_0x600001b11f10, L_0x600001b116c0, C4<1>, C4<1>;
L_0x600001b11ff0 .functor AND 1, L_0x600001b11f80, L_0x600001b11730, C4<1>, C4<1>;
L_0x600001b12060 .functor OR 1, L_0x600001b11ea0, L_0x600001b11ff0, C4<0>, C4<0>;
L_0x600001b120d0 .functor AND 1, L_0x600001b11960, L_0x600001b117a0, C4<1>, C4<1>;
L_0x600001b12140 .functor OR 1, L_0x600001b118f0, L_0x600001b120d0, C4<0>, C4<0>;
L_0x600001b121b0 .functor AND 1, L_0x600001b11880, L_0x600001b11730, C4<1>, C4<1>;
L_0x600001b12220 .functor AND 1, L_0x600001b121b0, L_0x600001b117a0, C4<1>, C4<1>;
L_0x600001b12290 .functor OR 1, L_0x600001b12140, L_0x600001b12220, C4<0>, C4<0>;
L_0x600001b12300 .functor AND 1, L_0x600001b11810, L_0x600001b116c0, C4<1>, C4<1>;
L_0x600001b12370 .functor AND 1, L_0x600001b12300, L_0x600001b11730, C4<1>, C4<1>;
L_0x600001b123e0 .functor AND 1, L_0x600001b12370, L_0x600001b117a0, C4<1>, C4<1>;
L_0x600001b12450 .functor OR 1, L_0x600001b12290, L_0x600001b123e0, C4<0>, C4<0>;
L_0x600001b124c0 .functor AND 1, L_0x600001b11420, L_0x600001b11650, C4<1>, C4<1>;
L_0x600001b12530 .functor AND 1, L_0x600001b124c0, L_0x600001b116c0, C4<1>, C4<1>;
L_0x600001b125a0 .functor AND 1, L_0x600001b12530, L_0x600001b11730, C4<1>, C4<1>;
L_0x600001b12610 .functor AND 1, L_0x600001b125a0, L_0x600001b117a0, C4<1>, C4<1>;
L_0x600001b12680 .functor OR 1, L_0x600001b12450, L_0x600001b12610, C4<0>, C4<0>;
L_0x600001b126f0 .functor BUFZ 1, L_0x600001b12680, C4<0>, C4<0>, C4<0>;
L_0x600001b12760 .functor XOR 1, L_0x600001b11650, L_0x600001b11420, C4<0>, C4<0>;
L_0x600001b127d0 .functor XOR 1, L_0x600001b116c0, L_0x600001b11a40, C4<0>, C4<0>;
L_0x600001b12840 .functor XOR 1, L_0x600001b11730, L_0x600001b11ce0, C4<0>, C4<0>;
L_0x600001b128b0 .functor XOR 1, L_0x600001b117a0, L_0x600001b12060, C4<0>, C4<0>;
v0x6000002e9b00_0 .net "A", 3 0, L_0x6000001cdf40;  1 drivers
v0x6000002e98c0_0 .net "B", 3 0, L_0x6000001cdfe0;  1 drivers
v0x6000002e9710_0 .net "C0", 0 0, L_0x600001b11a40;  1 drivers
v0x6000002e94d0_0 .net "C1", 0 0, L_0x600001b11ce0;  1 drivers
v0x6000002e9320_0 .net "C2", 0 0, L_0x600001b12060;  1 drivers
v0x6000002e90e0_0 .net "C3", 0 0, L_0x600001b12680;  1 drivers
v0x6000002e8f30_0 .net "Cin", 0 0, L_0x600001b11420;  alias, 1 drivers
v0x6000002e8cf0_0 .net "Cout", 0 0, L_0x600001b126f0;  alias, 1 drivers
v0x6000002e8b40_0 .net "G0", 0 0, L_0x600001b11810;  1 drivers
v0x6000002e8900_0 .net "G1", 0 0, L_0x600001b11880;  1 drivers
v0x6000002e8750_0 .net "G2", 0 0, L_0x600001b11960;  1 drivers
v0x6000002e8510_0 .net "G3", 0 0, L_0x600001b118f0;  1 drivers
v0x6000002e8360_0 .net "P0", 0 0, L_0x600001b11650;  1 drivers
v0x6000002e8120_0 .net "P1", 0 0, L_0x600001b116c0;  1 drivers
v0x6000002d3de0_0 .net "P2", 0 0, L_0x600001b11730;  1 drivers
v0x6000002d3c30_0 .net "P3", 0 0, L_0x600001b117a0;  1 drivers
v0x6000002d39f0_0 .net "Sum", 3 0, L_0x6000001cdea0;  1 drivers
v0x6000002d3840_0 .net *"_ivl_1", 0 0, L_0x6000001cd4a0;  1 drivers
v0x6000002d2d00_0 .net *"_ivl_100", 0 0, L_0x600001b12530;  1 drivers
v0x6000002d2b50_0 .net *"_ivl_102", 0 0, L_0x600001b125a0;  1 drivers
v0x6000002d2910_0 .net *"_ivl_104", 0 0, L_0x600001b12610;  1 drivers
v0x6000002d2760_0 .net *"_ivl_112", 0 0, L_0x600001b12760;  1 drivers
v0x6000002d2520_0 .net *"_ivl_116", 0 0, L_0x600001b127d0;  1 drivers
v0x6000002d2370_0 .net *"_ivl_120", 0 0, L_0x600001b12840;  1 drivers
v0x6000002d2130_0 .net *"_ivl_125", 0 0, L_0x600001b128b0;  1 drivers
v0x6000002d1f80_0 .net *"_ivl_13", 0 0, L_0x6000001cd720;  1 drivers
v0x6000002d1d40_0 .net *"_ivl_15", 0 0, L_0x6000001cd7c0;  1 drivers
v0x6000002d1b90_0 .net *"_ivl_19", 0 0, L_0x6000001cd860;  1 drivers
v0x6000002d1950_0 .net *"_ivl_21", 0 0, L_0x6000001cd900;  1 drivers
v0x6000002d17a0_0 .net *"_ivl_25", 0 0, L_0x6000001cd9a0;  1 drivers
v0x6000002d1560_0 .net *"_ivl_27", 0 0, L_0x6000001cda40;  1 drivers
v0x6000002d13b0_0 .net *"_ivl_3", 0 0, L_0x6000001cd540;  1 drivers
v0x6000002d1170_0 .net *"_ivl_31", 0 0, L_0x6000001cdae0;  1 drivers
v0x6000002d0fc0_0 .net *"_ivl_33", 0 0, L_0x6000001cdb80;  1 drivers
v0x6000002d0d80_0 .net *"_ivl_37", 0 0, L_0x6000001cdc20;  1 drivers
v0x6000002d0bd0_0 .net *"_ivl_39", 0 0, L_0x6000001cdcc0;  1 drivers
v0x6000002d0990_0 .net *"_ivl_43", 0 0, L_0x6000001cdd60;  1 drivers
v0x6000002d07e0_0 .net *"_ivl_45", 0 0, L_0x6000001cde00;  1 drivers
v0x6000002d05a0_0 .net *"_ivl_48", 0 0, L_0x600001b119d0;  1 drivers
v0x6000002d03f0_0 .net *"_ivl_52", 0 0, L_0x600001b11ab0;  1 drivers
v0x6000002d01b0_0 .net *"_ivl_54", 0 0, L_0x600001b11b20;  1 drivers
v0x6000002d0000_0 .net *"_ivl_56", 0 0, L_0x600001b11b90;  1 drivers
v0x6000002dbba0_0 .net *"_ivl_58", 0 0, L_0x600001b11c70;  1 drivers
v0x6000002db9f0_0 .net *"_ivl_62", 0 0, L_0x600001b11c00;  1 drivers
v0x6000002db7b0_0 .net *"_ivl_64", 0 0, L_0x600001b11d50;  1 drivers
v0x6000002db600_0 .net *"_ivl_66", 0 0, L_0x600001b11dc0;  1 drivers
v0x6000002db3c0_0 .net *"_ivl_68", 0 0, L_0x600001b11e30;  1 drivers
v0x6000002db210_0 .net *"_ivl_7", 0 0, L_0x6000001cd5e0;  1 drivers
v0x6000002dafd0_0 .net *"_ivl_70", 0 0, L_0x600001b11ea0;  1 drivers
v0x6000002dae20_0 .net *"_ivl_72", 0 0, L_0x600001b11f10;  1 drivers
v0x6000002dabe0_0 .net *"_ivl_74", 0 0, L_0x600001b11f80;  1 drivers
v0x6000002daa30_0 .net *"_ivl_76", 0 0, L_0x600001b11ff0;  1 drivers
v0x6000002da7f0_0 .net *"_ivl_80", 0 0, L_0x600001b120d0;  1 drivers
v0x6000002da640_0 .net *"_ivl_82", 0 0, L_0x600001b12140;  1 drivers
v0x6000002da400_0 .net *"_ivl_84", 0 0, L_0x600001b121b0;  1 drivers
v0x6000002da250_0 .net *"_ivl_86", 0 0, L_0x600001b12220;  1 drivers
v0x6000002da010_0 .net *"_ivl_88", 0 0, L_0x600001b12290;  1 drivers
v0x6000002d9e60_0 .net *"_ivl_9", 0 0, L_0x6000001cd680;  1 drivers
v0x6000002d9320_0 .net *"_ivl_90", 0 0, L_0x600001b12300;  1 drivers
v0x6000002d9170_0 .net *"_ivl_92", 0 0, L_0x600001b12370;  1 drivers
v0x6000002d8f30_0 .net *"_ivl_94", 0 0, L_0x600001b123e0;  1 drivers
v0x6000002d8d80_0 .net *"_ivl_96", 0 0, L_0x600001b12450;  1 drivers
v0x6000002d8b40_0 .net *"_ivl_98", 0 0, L_0x600001b124c0;  1 drivers
L_0x6000001cd4a0 .part L_0x6000001cdf40, 0, 1;
L_0x6000001cd540 .part L_0x6000001cdfe0, 0, 1;
L_0x6000001cd5e0 .part L_0x6000001cdf40, 1, 1;
L_0x6000001cd680 .part L_0x6000001cdfe0, 1, 1;
L_0x6000001cd720 .part L_0x6000001cdf40, 2, 1;
L_0x6000001cd7c0 .part L_0x6000001cdfe0, 2, 1;
L_0x6000001cd860 .part L_0x6000001cdf40, 3, 1;
L_0x6000001cd900 .part L_0x6000001cdfe0, 3, 1;
L_0x6000001cd9a0 .part L_0x6000001cdf40, 0, 1;
L_0x6000001cda40 .part L_0x6000001cdfe0, 0, 1;
L_0x6000001cdae0 .part L_0x6000001cdf40, 1, 1;
L_0x6000001cdb80 .part L_0x6000001cdfe0, 1, 1;
L_0x6000001cdc20 .part L_0x6000001cdf40, 2, 1;
L_0x6000001cdcc0 .part L_0x6000001cdfe0, 2, 1;
L_0x6000001cdd60 .part L_0x6000001cdf40, 3, 1;
L_0x6000001cde00 .part L_0x6000001cdfe0, 3, 1;
L_0x6000001cdea0 .concat8 [ 1 1 1 1], L_0x600001b12760, L_0x600001b127d0, L_0x600001b12840, L_0x600001b128b0;
S_0x7fb80a353be0 .scope module, "CLA4_2" "CLA_4bit" 11 25, 7 1 0, S_0x7fb80a355670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b12920 .functor XOR 1, L_0x6000001ce080, L_0x6000001ce120, C4<0>, C4<0>;
L_0x600001b12990 .functor XOR 1, L_0x6000001ce1c0, L_0x6000001ce260, C4<0>, C4<0>;
L_0x600001b12a00 .functor XOR 1, L_0x6000001ce300, L_0x6000001ce3a0, C4<0>, C4<0>;
L_0x600001b12a70 .functor XOR 1, L_0x6000001ce440, L_0x6000001ce4e0, C4<0>, C4<0>;
L_0x600001b12ae0 .functor AND 1, L_0x6000001ce580, L_0x6000001ce620, C4<1>, C4<1>;
L_0x600001b12b50 .functor AND 1, L_0x6000001ce6c0, L_0x6000001ce760, C4<1>, C4<1>;
L_0x600001b12c30 .functor AND 1, L_0x6000001ce800, L_0x6000001ce8a0, C4<1>, C4<1>;
L_0x600001b12bc0 .functor AND 1, L_0x6000001ce940, L_0x6000001ce9e0, C4<1>, C4<1>;
L_0x600001b12ca0 .functor AND 1, L_0x600001b126f0, L_0x600001b12920, C4<1>, C4<1>;
L_0x600001b12d10 .functor OR 1, L_0x600001b12ae0, L_0x600001b12ca0, C4<0>, C4<0>;
L_0x600001b12d80 .functor AND 1, L_0x600001b12ae0, L_0x600001b12990, C4<1>, C4<1>;
L_0x600001b12df0 .functor OR 1, L_0x600001b12b50, L_0x600001b12d80, C4<0>, C4<0>;
L_0x600001b12e60 .functor AND 1, L_0x600001b126f0, L_0x600001b12920, C4<1>, C4<1>;
L_0x600001b12f40 .functor AND 1, L_0x600001b12e60, L_0x600001b12990, C4<1>, C4<1>;
L_0x600001b12fb0 .functor OR 1, L_0x600001b12df0, L_0x600001b12f40, C4<0>, C4<0>;
L_0x600001b12ed0 .functor AND 1, L_0x600001b12b50, L_0x600001b12a00, C4<1>, C4<1>;
L_0x600001b13020 .functor OR 1, L_0x600001b12c30, L_0x600001b12ed0, C4<0>, C4<0>;
L_0x600001b13090 .functor AND 1, L_0x600001b12ae0, L_0x600001b12990, C4<1>, C4<1>;
L_0x600001b13100 .functor AND 1, L_0x600001b13090, L_0x600001b12a00, C4<1>, C4<1>;
L_0x600001b13170 .functor OR 1, L_0x600001b13020, L_0x600001b13100, C4<0>, C4<0>;
L_0x600001b131e0 .functor AND 1, L_0x600001b126f0, L_0x600001b12920, C4<1>, C4<1>;
L_0x600001b13250 .functor AND 1, L_0x600001b131e0, L_0x600001b12990, C4<1>, C4<1>;
L_0x600001b132c0 .functor AND 1, L_0x600001b13250, L_0x600001b12a00, C4<1>, C4<1>;
L_0x600001b13330 .functor OR 1, L_0x600001b13170, L_0x600001b132c0, C4<0>, C4<0>;
L_0x600001b133a0 .functor AND 1, L_0x600001b12c30, L_0x600001b12a70, C4<1>, C4<1>;
L_0x600001b13410 .functor OR 1, L_0x600001b12bc0, L_0x600001b133a0, C4<0>, C4<0>;
L_0x600001b13480 .functor AND 1, L_0x600001b12b50, L_0x600001b12a00, C4<1>, C4<1>;
L_0x600001b134f0 .functor AND 1, L_0x600001b13480, L_0x600001b12a70, C4<1>, C4<1>;
L_0x600001b13560 .functor OR 1, L_0x600001b13410, L_0x600001b134f0, C4<0>, C4<0>;
L_0x600001b135d0 .functor AND 1, L_0x600001b12ae0, L_0x600001b12990, C4<1>, C4<1>;
L_0x600001b13640 .functor AND 1, L_0x600001b135d0, L_0x600001b12a00, C4<1>, C4<1>;
L_0x600001b136b0 .functor AND 1, L_0x600001b13640, L_0x600001b12a70, C4<1>, C4<1>;
L_0x600001b13720 .functor OR 1, L_0x600001b13560, L_0x600001b136b0, C4<0>, C4<0>;
L_0x600001b13790 .functor AND 1, L_0x600001b126f0, L_0x600001b12920, C4<1>, C4<1>;
L_0x600001b13800 .functor AND 1, L_0x600001b13790, L_0x600001b12990, C4<1>, C4<1>;
L_0x600001b13870 .functor AND 1, L_0x600001b13800, L_0x600001b12a00, C4<1>, C4<1>;
L_0x600001b138e0 .functor AND 1, L_0x600001b13870, L_0x600001b12a70, C4<1>, C4<1>;
L_0x600001b13950 .functor OR 1, L_0x600001b13720, L_0x600001b138e0, C4<0>, C4<0>;
L_0x600001b139c0 .functor BUFZ 1, L_0x600001b13950, C4<0>, C4<0>, C4<0>;
L_0x600001b13a30 .functor XOR 1, L_0x600001b12920, L_0x600001b126f0, C4<0>, C4<0>;
L_0x600001b13aa0 .functor XOR 1, L_0x600001b12990, L_0x600001b12d10, C4<0>, C4<0>;
L_0x600001b13b10 .functor XOR 1, L_0x600001b12a00, L_0x600001b12fb0, C4<0>, C4<0>;
L_0x600001b13b80 .functor XOR 1, L_0x600001b12a70, L_0x600001b13330, C4<0>, C4<0>;
v0x6000002d8990_0 .net "A", 3 0, L_0x6000001ceb20;  1 drivers
v0x6000002d8750_0 .net "B", 3 0, L_0x6000001cebc0;  1 drivers
v0x6000002d85a0_0 .net "C0", 0 0, L_0x600001b12d10;  1 drivers
v0x6000002d8360_0 .net "C1", 0 0, L_0x600001b12fb0;  1 drivers
v0x6000002d81b0_0 .net "C2", 0 0, L_0x600001b13330;  1 drivers
v0x6000002c7f00_0 .net "C3", 0 0, L_0x600001b13950;  1 drivers
v0x6000002c7d50_0 .net "Cin", 0 0, L_0x600001b126f0;  alias, 1 drivers
v0x6000002c7b10_0 .net "Cout", 0 0, L_0x600001b139c0;  alias, 1 drivers
v0x6000002c7960_0 .net "G0", 0 0, L_0x600001b12ae0;  1 drivers
v0x6000002c7720_0 .net "G1", 0 0, L_0x600001b12b50;  1 drivers
v0x6000002c7570_0 .net "G2", 0 0, L_0x600001b12c30;  1 drivers
v0x6000002c7330_0 .net "G3", 0 0, L_0x600001b12bc0;  1 drivers
v0x6000002c7180_0 .net "P0", 0 0, L_0x600001b12920;  1 drivers
v0x6000002c6f40_0 .net "P1", 0 0, L_0x600001b12990;  1 drivers
v0x6000002c6d90_0 .net "P2", 0 0, L_0x600001b12a00;  1 drivers
v0x6000002c6b50_0 .net "P3", 0 0, L_0x600001b12a70;  1 drivers
v0x6000002c69a0_0 .net "Sum", 3 0, L_0x6000001cea80;  1 drivers
v0x6000002c6760_0 .net *"_ivl_1", 0 0, L_0x6000001ce080;  1 drivers
v0x6000002c65b0_0 .net *"_ivl_100", 0 0, L_0x600001b13800;  1 drivers
v0x6000002c6370_0 .net *"_ivl_102", 0 0, L_0x600001b13870;  1 drivers
v0x6000002c61c0_0 .net *"_ivl_104", 0 0, L_0x600001b138e0;  1 drivers
v0x6000002c5f80_0 .net *"_ivl_112", 0 0, L_0x600001b13a30;  1 drivers
v0x6000002c5dd0_0 .net *"_ivl_116", 0 0, L_0x600001b13aa0;  1 drivers
v0x6000002c5b90_0 .net *"_ivl_120", 0 0, L_0x600001b13b10;  1 drivers
v0x6000002c59e0_0 .net *"_ivl_125", 0 0, L_0x600001b13b80;  1 drivers
v0x6000002c57a0_0 .net *"_ivl_13", 0 0, L_0x6000001ce300;  1 drivers
v0x6000002c55f0_0 .net *"_ivl_15", 0 0, L_0x6000001ce3a0;  1 drivers
v0x6000002c4ab0_0 .net *"_ivl_19", 0 0, L_0x6000001ce440;  1 drivers
v0x6000002c4900_0 .net *"_ivl_21", 0 0, L_0x6000001ce4e0;  1 drivers
v0x6000002c46c0_0 .net *"_ivl_25", 0 0, L_0x6000001ce580;  1 drivers
v0x6000002c4510_0 .net *"_ivl_27", 0 0, L_0x6000001ce620;  1 drivers
v0x6000002c42d0_0 .net *"_ivl_3", 0 0, L_0x6000001ce120;  1 drivers
v0x6000002c4120_0 .net *"_ivl_31", 0 0, L_0x6000001ce6c0;  1 drivers
v0x6000002c3e70_0 .net *"_ivl_33", 0 0, L_0x6000001ce760;  1 drivers
v0x6000002c3cc0_0 .net *"_ivl_37", 0 0, L_0x6000001ce800;  1 drivers
v0x6000002c3a80_0 .net *"_ivl_39", 0 0, L_0x6000001ce8a0;  1 drivers
v0x6000002c38d0_0 .net *"_ivl_43", 0 0, L_0x6000001ce940;  1 drivers
v0x6000002c3690_0 .net *"_ivl_45", 0 0, L_0x6000001ce9e0;  1 drivers
v0x6000002c34e0_0 .net *"_ivl_48", 0 0, L_0x600001b12ca0;  1 drivers
v0x6000002c32a0_0 .net *"_ivl_52", 0 0, L_0x600001b12d80;  1 drivers
v0x6000002c30f0_0 .net *"_ivl_54", 0 0, L_0x600001b12df0;  1 drivers
v0x6000002c2eb0_0 .net *"_ivl_56", 0 0, L_0x600001b12e60;  1 drivers
v0x6000002c2d00_0 .net *"_ivl_58", 0 0, L_0x600001b12f40;  1 drivers
v0x6000002c2ac0_0 .net *"_ivl_62", 0 0, L_0x600001b12ed0;  1 drivers
v0x6000002c2910_0 .net *"_ivl_64", 0 0, L_0x600001b13020;  1 drivers
v0x6000002c26d0_0 .net *"_ivl_66", 0 0, L_0x600001b13090;  1 drivers
v0x6000002c2520_0 .net *"_ivl_68", 0 0, L_0x600001b13100;  1 drivers
v0x6000002c22e0_0 .net *"_ivl_7", 0 0, L_0x6000001ce1c0;  1 drivers
v0x6000002c2130_0 .net *"_ivl_70", 0 0, L_0x600001b13170;  1 drivers
v0x6000002c1ef0_0 .net *"_ivl_72", 0 0, L_0x600001b131e0;  1 drivers
v0x6000002c1d40_0 .net *"_ivl_74", 0 0, L_0x600001b13250;  1 drivers
v0x6000002c1b00_0 .net *"_ivl_76", 0 0, L_0x600001b132c0;  1 drivers
v0x6000002c1950_0 .net *"_ivl_80", 0 0, L_0x600001b133a0;  1 drivers
v0x6000002c1710_0 .net *"_ivl_82", 0 0, L_0x600001b13410;  1 drivers
v0x6000002c1560_0 .net *"_ivl_84", 0 0, L_0x600001b13480;  1 drivers
v0x6000002c1320_0 .net *"_ivl_86", 0 0, L_0x600001b134f0;  1 drivers
v0x6000002c1170_0 .net *"_ivl_88", 0 0, L_0x600001b13560;  1 drivers
v0x6000002c0f30_0 .net *"_ivl_9", 0 0, L_0x6000001ce260;  1 drivers
v0x6000002c0d80_0 .net *"_ivl_90", 0 0, L_0x600001b135d0;  1 drivers
v0x6000002c0240_0 .net *"_ivl_92", 0 0, L_0x600001b13640;  1 drivers
v0x6000002c0090_0 .net *"_ivl_94", 0 0, L_0x600001b136b0;  1 drivers
v0x6000002cfde0_0 .net *"_ivl_96", 0 0, L_0x600001b13720;  1 drivers
v0x6000002cfc30_0 .net *"_ivl_98", 0 0, L_0x600001b13790;  1 drivers
L_0x6000001ce080 .part L_0x6000001ceb20, 0, 1;
L_0x6000001ce120 .part L_0x6000001cebc0, 0, 1;
L_0x6000001ce1c0 .part L_0x6000001ceb20, 1, 1;
L_0x6000001ce260 .part L_0x6000001cebc0, 1, 1;
L_0x6000001ce300 .part L_0x6000001ceb20, 2, 1;
L_0x6000001ce3a0 .part L_0x6000001cebc0, 2, 1;
L_0x6000001ce440 .part L_0x6000001ceb20, 3, 1;
L_0x6000001ce4e0 .part L_0x6000001cebc0, 3, 1;
L_0x6000001ce580 .part L_0x6000001ceb20, 0, 1;
L_0x6000001ce620 .part L_0x6000001cebc0, 0, 1;
L_0x6000001ce6c0 .part L_0x6000001ceb20, 1, 1;
L_0x6000001ce760 .part L_0x6000001cebc0, 1, 1;
L_0x6000001ce800 .part L_0x6000001ceb20, 2, 1;
L_0x6000001ce8a0 .part L_0x6000001cebc0, 2, 1;
L_0x6000001ce940 .part L_0x6000001ceb20, 3, 1;
L_0x6000001ce9e0 .part L_0x6000001cebc0, 3, 1;
L_0x6000001cea80 .concat8 [ 1 1 1 1], L_0x600001b13a30, L_0x600001b13aa0, L_0x600001b13b10, L_0x600001b13b80;
S_0x7fb80a353140 .scope module, "CLA4_3" "CLA_4bit" 11 26, 7 1 0, S_0x7fb80a355670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b13bf0 .functor XOR 1, L_0x6000001cec60, L_0x6000001ced00, C4<0>, C4<0>;
L_0x600001b13c60 .functor XOR 1, L_0x6000001ceda0, L_0x6000001cee40, C4<0>, C4<0>;
L_0x600001b13cd0 .functor XOR 1, L_0x6000001ceee0, L_0x6000001cef80, C4<0>, C4<0>;
L_0x600001b13d40 .functor XOR 1, L_0x6000001cf020, L_0x6000001cf0c0, C4<0>, C4<0>;
L_0x600001b13db0 .functor AND 1, L_0x6000001cf160, L_0x6000001cf200, C4<1>, C4<1>;
L_0x600001b13e20 .functor AND 1, L_0x6000001cf2a0, L_0x6000001cf340, C4<1>, C4<1>;
L_0x600001b13f00 .functor AND 1, L_0x6000001cf3e0, L_0x6000001cf480, C4<1>, C4<1>;
L_0x600001b13e90 .functor AND 1, L_0x6000001cf520, L_0x6000001cf5c0, C4<1>, C4<1>;
L_0x600001b13f70 .functor AND 1, L_0x600001b139c0, L_0x600001b13bf0, C4<1>, C4<1>;
L_0x600001b14000 .functor OR 1, L_0x600001b13db0, L_0x600001b13f70, C4<0>, C4<0>;
L_0x600001b14070 .functor AND 1, L_0x600001b13db0, L_0x600001b13c60, C4<1>, C4<1>;
L_0x600001b140e0 .functor OR 1, L_0x600001b13e20, L_0x600001b14070, C4<0>, C4<0>;
L_0x600001b14150 .functor AND 1, L_0x600001b139c0, L_0x600001b13bf0, C4<1>, C4<1>;
L_0x600001b14230 .functor AND 1, L_0x600001b14150, L_0x600001b13c60, C4<1>, C4<1>;
L_0x600001b142a0 .functor OR 1, L_0x600001b140e0, L_0x600001b14230, C4<0>, C4<0>;
L_0x600001b141c0 .functor AND 1, L_0x600001b13e20, L_0x600001b13cd0, C4<1>, C4<1>;
L_0x600001b14310 .functor OR 1, L_0x600001b13f00, L_0x600001b141c0, C4<0>, C4<0>;
L_0x600001b14380 .functor AND 1, L_0x600001b13db0, L_0x600001b13c60, C4<1>, C4<1>;
L_0x600001b143f0 .functor AND 1, L_0x600001b14380, L_0x600001b13cd0, C4<1>, C4<1>;
L_0x600001b14460 .functor OR 1, L_0x600001b14310, L_0x600001b143f0, C4<0>, C4<0>;
L_0x600001b144d0 .functor AND 1, L_0x600001b139c0, L_0x600001b13bf0, C4<1>, C4<1>;
L_0x600001b14540 .functor AND 1, L_0x600001b144d0, L_0x600001b13c60, C4<1>, C4<1>;
L_0x600001b145b0 .functor AND 1, L_0x600001b14540, L_0x600001b13cd0, C4<1>, C4<1>;
L_0x600001b14620 .functor OR 1, L_0x600001b14460, L_0x600001b145b0, C4<0>, C4<0>;
L_0x600001b14690 .functor AND 1, L_0x600001b13f00, L_0x600001b13d40, C4<1>, C4<1>;
L_0x600001b14700 .functor OR 1, L_0x600001b13e90, L_0x600001b14690, C4<0>, C4<0>;
L_0x600001b14770 .functor AND 1, L_0x600001b13e20, L_0x600001b13cd0, C4<1>, C4<1>;
L_0x600001b147e0 .functor AND 1, L_0x600001b14770, L_0x600001b13d40, C4<1>, C4<1>;
L_0x600001b14850 .functor OR 1, L_0x600001b14700, L_0x600001b147e0, C4<0>, C4<0>;
L_0x600001b148c0 .functor AND 1, L_0x600001b13db0, L_0x600001b13c60, C4<1>, C4<1>;
L_0x600001b14930 .functor AND 1, L_0x600001b148c0, L_0x600001b13cd0, C4<1>, C4<1>;
L_0x600001b149a0 .functor AND 1, L_0x600001b14930, L_0x600001b13d40, C4<1>, C4<1>;
L_0x600001b14a10 .functor OR 1, L_0x600001b14850, L_0x600001b149a0, C4<0>, C4<0>;
L_0x600001b14a80 .functor AND 1, L_0x600001b139c0, L_0x600001b13bf0, C4<1>, C4<1>;
L_0x600001b14af0 .functor AND 1, L_0x600001b14a80, L_0x600001b13c60, C4<1>, C4<1>;
L_0x600001b14b60 .functor AND 1, L_0x600001b14af0, L_0x600001b13cd0, C4<1>, C4<1>;
L_0x600001b14bd0 .functor AND 1, L_0x600001b14b60, L_0x600001b13d40, C4<1>, C4<1>;
L_0x600001b14c40 .functor OR 1, L_0x600001b14a10, L_0x600001b14bd0, C4<0>, C4<0>;
L_0x600001b14cb0 .functor BUFZ 1, L_0x600001b14c40, C4<0>, C4<0>, C4<0>;
L_0x600001b14d20 .functor XOR 1, L_0x600001b13bf0, L_0x600001b139c0, C4<0>, C4<0>;
L_0x600001b14d90 .functor XOR 1, L_0x600001b13c60, L_0x600001b14000, C4<0>, C4<0>;
L_0x600001b14e00 .functor XOR 1, L_0x600001b13cd0, L_0x600001b142a0, C4<0>, C4<0>;
L_0x600001b14e70 .functor XOR 1, L_0x600001b13d40, L_0x600001b14620, C4<0>, C4<0>;
v0x6000002cf9f0_0 .net "A", 3 0, L_0x6000001cf700;  1 drivers
v0x6000002cf840_0 .net "B", 3 0, L_0x6000001cf7a0;  1 drivers
v0x6000002cf600_0 .net "C0", 0 0, L_0x600001b14000;  1 drivers
v0x6000002cf450_0 .net "C1", 0 0, L_0x600001b142a0;  1 drivers
v0x6000002cf210_0 .net "C2", 0 0, L_0x600001b14620;  1 drivers
v0x6000002cf060_0 .net "C3", 0 0, L_0x600001b14c40;  1 drivers
v0x6000002cee20_0 .net "Cin", 0 0, L_0x600001b139c0;  alias, 1 drivers
v0x6000002cec70_0 .net "Cout", 0 0, L_0x600001b14cb0;  alias, 1 drivers
v0x6000002cea30_0 .net "G0", 0 0, L_0x600001b13db0;  1 drivers
v0x6000002ce880_0 .net "G1", 0 0, L_0x600001b13e20;  1 drivers
v0x6000002ce640_0 .net "G2", 0 0, L_0x600001b13f00;  1 drivers
v0x6000002ce490_0 .net "G3", 0 0, L_0x600001b13e90;  1 drivers
v0x6000002ce250_0 .net "P0", 0 0, L_0x600001b13bf0;  1 drivers
v0x6000002ce0a0_0 .net "P1", 0 0, L_0x600001b13c60;  1 drivers
v0x6000002cde60_0 .net "P2", 0 0, L_0x600001b13cd0;  1 drivers
v0x6000002cdcb0_0 .net "P3", 0 0, L_0x600001b13d40;  1 drivers
v0x6000002cda70_0 .net "Sum", 3 0, L_0x6000001cf660;  1 drivers
v0x6000002cd8c0_0 .net *"_ivl_1", 0 0, L_0x6000001cec60;  1 drivers
v0x6000002cd680_0 .net *"_ivl_100", 0 0, L_0x600001b14af0;  1 drivers
v0x6000002cd4d0_0 .net *"_ivl_102", 0 0, L_0x600001b14b60;  1 drivers
v0x6000002cd290_0 .net *"_ivl_104", 0 0, L_0x600001b14bd0;  1 drivers
v0x6000002cd0e0_0 .net *"_ivl_112", 0 0, L_0x600001b14d20;  1 drivers
v0x6000002ccea0_0 .net *"_ivl_116", 0 0, L_0x600001b14d90;  1 drivers
v0x6000002cccf0_0 .net *"_ivl_120", 0 0, L_0x600001b14e00;  1 drivers
v0x6000002ccab0_0 .net *"_ivl_125", 0 0, L_0x600001b14e70;  1 drivers
v0x6000002cc900_0 .net *"_ivl_13", 0 0, L_0x6000001ceee0;  1 drivers
v0x6000002cc6c0_0 .net *"_ivl_15", 0 0, L_0x6000001cef80;  1 drivers
v0x6000002cc510_0 .net *"_ivl_19", 0 0, L_0x6000001cf020;  1 drivers
v0x6000002cbf00_0 .net *"_ivl_21", 0 0, L_0x6000001cf0c0;  1 drivers
v0x6000002cbcc0_0 .net *"_ivl_25", 0 0, L_0x6000001cf160;  1 drivers
v0x6000002cbb10_0 .net *"_ivl_27", 0 0, L_0x6000001cf200;  1 drivers
v0x6000002cb8d0_0 .net *"_ivl_3", 0 0, L_0x6000001ced00;  1 drivers
v0x6000002cb720_0 .net *"_ivl_31", 0 0, L_0x6000001cf2a0;  1 drivers
v0x6000002cb4e0_0 .net *"_ivl_33", 0 0, L_0x6000001cf340;  1 drivers
v0x6000002cb330_0 .net *"_ivl_37", 0 0, L_0x6000001cf3e0;  1 drivers
v0x6000002cb0f0_0 .net *"_ivl_39", 0 0, L_0x6000001cf480;  1 drivers
v0x6000002caf40_0 .net *"_ivl_43", 0 0, L_0x6000001cf520;  1 drivers
v0x6000002ca400_0 .net *"_ivl_45", 0 0, L_0x6000001cf5c0;  1 drivers
v0x6000002ca250_0 .net *"_ivl_48", 0 0, L_0x600001b13f70;  1 drivers
v0x6000002ca010_0 .net *"_ivl_52", 0 0, L_0x600001b14070;  1 drivers
v0x6000002c9e60_0 .net *"_ivl_54", 0 0, L_0x600001b140e0;  1 drivers
v0x6000002c9c20_0 .net *"_ivl_56", 0 0, L_0x600001b14150;  1 drivers
v0x6000002c9a70_0 .net *"_ivl_58", 0 0, L_0x600001b14230;  1 drivers
v0x6000002c9830_0 .net *"_ivl_62", 0 0, L_0x600001b141c0;  1 drivers
v0x6000002c9680_0 .net *"_ivl_64", 0 0, L_0x600001b14310;  1 drivers
v0x6000002c9440_0 .net *"_ivl_66", 0 0, L_0x600001b14380;  1 drivers
v0x6000002c9290_0 .net *"_ivl_68", 0 0, L_0x600001b143f0;  1 drivers
v0x6000002c9050_0 .net *"_ivl_7", 0 0, L_0x6000001ceda0;  1 drivers
v0x6000002c8ea0_0 .net *"_ivl_70", 0 0, L_0x600001b14460;  1 drivers
v0x6000002c8c60_0 .net *"_ivl_72", 0 0, L_0x600001b144d0;  1 drivers
v0x6000002c8ab0_0 .net *"_ivl_74", 0 0, L_0x600001b14540;  1 drivers
v0x6000002c8870_0 .net *"_ivl_76", 0 0, L_0x600001b145b0;  1 drivers
v0x6000002c86c0_0 .net *"_ivl_80", 0 0, L_0x600001b14690;  1 drivers
v0x6000002c8480_0 .net *"_ivl_82", 0 0, L_0x600001b14700;  1 drivers
v0x6000002c82d0_0 .net *"_ivl_84", 0 0, L_0x600001b14770;  1 drivers
v0x6000002c8090_0 .net *"_ivl_86", 0 0, L_0x600001b147e0;  1 drivers
v0x600000237e70_0 .net *"_ivl_88", 0 0, L_0x600001b14850;  1 drivers
v0x600000237c30_0 .net *"_ivl_9", 0 0, L_0x6000001cee40;  1 drivers
v0x600000237a80_0 .net *"_ivl_90", 0 0, L_0x600001b148c0;  1 drivers
v0x600000237840_0 .net *"_ivl_92", 0 0, L_0x600001b14930;  1 drivers
v0x600000237690_0 .net *"_ivl_94", 0 0, L_0x600001b149a0;  1 drivers
v0x600000237450_0 .net *"_ivl_96", 0 0, L_0x600001b14a10;  1 drivers
v0x6000002372a0_0 .net *"_ivl_98", 0 0, L_0x600001b14a80;  1 drivers
L_0x6000001cec60 .part L_0x6000001cf700, 0, 1;
L_0x6000001ced00 .part L_0x6000001cf7a0, 0, 1;
L_0x6000001ceda0 .part L_0x6000001cf700, 1, 1;
L_0x6000001cee40 .part L_0x6000001cf7a0, 1, 1;
L_0x6000001ceee0 .part L_0x6000001cf700, 2, 1;
L_0x6000001cef80 .part L_0x6000001cf7a0, 2, 1;
L_0x6000001cf020 .part L_0x6000001cf700, 3, 1;
L_0x6000001cf0c0 .part L_0x6000001cf7a0, 3, 1;
L_0x6000001cf160 .part L_0x6000001cf700, 0, 1;
L_0x6000001cf200 .part L_0x6000001cf7a0, 0, 1;
L_0x6000001cf2a0 .part L_0x6000001cf700, 1, 1;
L_0x6000001cf340 .part L_0x6000001cf7a0, 1, 1;
L_0x6000001cf3e0 .part L_0x6000001cf700, 2, 1;
L_0x6000001cf480 .part L_0x6000001cf7a0, 2, 1;
L_0x6000001cf520 .part L_0x6000001cf700, 3, 1;
L_0x6000001cf5c0 .part L_0x6000001cf7a0, 3, 1;
L_0x6000001cf660 .concat8 [ 1 1 1 1], L_0x600001b14d20, L_0x600001b14d90, L_0x600001b14e00, L_0x600001b14e70;
S_0x7fb80a3526a0 .scope module, "ishift_0" "Shifter" 5 42, 12 1 0, S_0x7fb80a35e5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Shift_Out";
    .port_info 1 /INPUT 16 "Shift_In";
    .port_info 2 /INPUT 4 "Shift_Val";
    .port_info 3 /INPUT 1 "Mode";
v0x600000232eb0_0 .net "Mode", 0 0, L_0x6000001db660;  1 drivers
v0x600000232d00_0 .net "Shift_In", 15 0, L_0x6000001cc6e0;  alias, 1 drivers
v0x600000232ac0_0 .net "Shift_Out", 15 0, L_0x6000001db520;  alias, 1 drivers
v0x600000232910_0 .net "Shift_Val", 3 0, L_0x6000001db5c0;  1 drivers
v0x6000002326d0_0 .net *"_ivl_1", 0 0, L_0x6000001d9cc0;  1 drivers
v0x600000232520_0 .net *"_ivl_11", 0 0, L_0x6000001d9f40;  1 drivers
v0x600000232490_0 .net *"_ivl_12", 15 0, L_0x6000001da080;  1 drivers
v0x600000232250_0 .net *"_ivl_14", 13 0, L_0x6000001d9fe0;  1 drivers
L_0x7fb80aa334e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002320a0_0 .net *"_ivl_16", 1 0, L_0x7fb80aa334e0;  1 drivers
v0x600000231e60_0 .net *"_ivl_2", 15 0, L_0x6000001d9e00;  1 drivers
v0x600000231cb0_0 .net *"_ivl_21", 0 0, L_0x6000001da1c0;  1 drivers
v0x600000231a70_0 .net *"_ivl_22", 15 0, L_0x6000001da300;  1 drivers
v0x6000002318c0_0 .net *"_ivl_24", 11 0, L_0x6000001da260;  1 drivers
L_0x7fb80aa33528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000230d80_0 .net *"_ivl_26", 3 0, L_0x7fb80aa33528;  1 drivers
v0x600000230bd0_0 .net *"_ivl_31", 0 0, L_0x6000001da440;  1 drivers
v0x600000230990_0 .net *"_ivl_32", 15 0, L_0x6000001da580;  1 drivers
v0x6000002307e0_0 .net *"_ivl_34", 7 0, L_0x6000001da4e0;  1 drivers
L_0x7fb80aa33570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000002305a0_0 .net *"_ivl_36", 7 0, L_0x7fb80aa33570;  1 drivers
v0x6000002303f0_0 .net *"_ivl_4", 14 0, L_0x6000001d9d60;  1 drivers
v0x6000002301b0_0 .net *"_ivl_41", 0 0, L_0x6000001da6c0;  1 drivers
v0x600000230000_0 .net *"_ivl_43", 0 0, L_0x6000001da760;  1 drivers
v0x60000023fd50_0 .net *"_ivl_45", 14 0, L_0x6000001da800;  1 drivers
v0x60000023fba0_0 .net *"_ivl_46", 15 0, L_0x6000001da940;  1 drivers
v0x60000023f960_0 .net *"_ivl_51", 0 0, L_0x6000001da8a0;  1 drivers
v0x60000023f7b0_0 .net *"_ivl_53", 0 0, L_0x6000001daa80;  1 drivers
v0x60000023f570_0 .net *"_ivl_54", 1 0, L_0x6000001dab20;  1 drivers
v0x60000023f3c0_0 .net *"_ivl_57", 13 0, L_0x6000001dabc0;  1 drivers
v0x60000023f180_0 .net *"_ivl_58", 15 0, L_0x6000001dac60;  1 drivers
L_0x7fb80aa33498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000023efd0_0 .net *"_ivl_6", 0 0, L_0x7fb80aa33498;  1 drivers
v0x60000023ed90_0 .net *"_ivl_63", 0 0, L_0x6000001dada0;  1 drivers
v0x60000023ebe0_0 .net *"_ivl_65", 0 0, L_0x6000001dae40;  1 drivers
v0x60000023e9a0_0 .net *"_ivl_66", 3 0, L_0x6000001daee0;  1 drivers
v0x60000023e7f0_0 .net *"_ivl_69", 11 0, L_0x6000001daf80;  1 drivers
v0x60000023e5b0_0 .net *"_ivl_70", 15 0, L_0x6000001db020;  1 drivers
v0x60000023e400_0 .net *"_ivl_75", 0 0, L_0x6000001db160;  1 drivers
v0x60000023e1c0_0 .net *"_ivl_77", 0 0, L_0x6000001db200;  1 drivers
v0x60000023e010_0 .net *"_ivl_78", 7 0, L_0x6000001db2a0;  1 drivers
v0x60000023ddd0_0 .net *"_ivl_81", 7 0, L_0x6000001db340;  1 drivers
v0x60000023dc20_0 .net *"_ivl_82", 15 0, L_0x6000001db3e0;  1 drivers
v0x60000023d9e0_0 .net "lbit0", 15 0, L_0x6000001d9ea0;  1 drivers
v0x60000023d830_0 .net "lbit1", 15 0, L_0x6000001da120;  1 drivers
v0x60000023d5f0_0 .net "lbit2", 15 0, L_0x6000001da3a0;  1 drivers
v0x60000023d440_0 .net "lbit3", 15 0, L_0x6000001da620;  1 drivers
v0x60000023d200_0 .net "rbit0", 15 0, L_0x6000001da9e0;  1 drivers
v0x60000023d050_0 .net "rbit1", 15 0, L_0x6000001dad00;  1 drivers
v0x60000023c510_0 .net "rbit2", 15 0, L_0x6000001db0c0;  1 drivers
v0x60000023c360_0 .net "rbit3", 15 0, L_0x6000001db480;  1 drivers
L_0x6000001d9cc0 .part L_0x6000001db5c0, 0, 1;
L_0x6000001d9d60 .part L_0x6000001cc6e0, 0, 15;
L_0x6000001d9e00 .concat [ 1 15 0 0], L_0x7fb80aa33498, L_0x6000001d9d60;
L_0x6000001d9ea0 .functor MUXZ 16, L_0x6000001cc6e0, L_0x6000001d9e00, L_0x6000001d9cc0, C4<>;
L_0x6000001d9f40 .part L_0x6000001db5c0, 1, 1;
L_0x6000001d9fe0 .part L_0x6000001d9ea0, 0, 14;
L_0x6000001da080 .concat [ 2 14 0 0], L_0x7fb80aa334e0, L_0x6000001d9fe0;
L_0x6000001da120 .functor MUXZ 16, L_0x6000001d9ea0, L_0x6000001da080, L_0x6000001d9f40, C4<>;
L_0x6000001da1c0 .part L_0x6000001db5c0, 2, 1;
L_0x6000001da260 .part L_0x6000001da120, 0, 12;
L_0x6000001da300 .concat [ 4 12 0 0], L_0x7fb80aa33528, L_0x6000001da260;
L_0x6000001da3a0 .functor MUXZ 16, L_0x6000001da120, L_0x6000001da300, L_0x6000001da1c0, C4<>;
L_0x6000001da440 .part L_0x6000001db5c0, 3, 1;
L_0x6000001da4e0 .part L_0x6000001da120, 0, 8;
L_0x6000001da580 .concat [ 8 8 0 0], L_0x7fb80aa33570, L_0x6000001da4e0;
L_0x6000001da620 .functor MUXZ 16, L_0x6000001da3a0, L_0x6000001da580, L_0x6000001da440, C4<>;
L_0x6000001da6c0 .part L_0x6000001db5c0, 0, 1;
L_0x6000001da760 .part L_0x6000001cc6e0, 15, 1;
L_0x6000001da800 .part L_0x6000001cc6e0, 1, 15;
L_0x6000001da940 .concat [ 15 1 0 0], L_0x6000001da800, L_0x6000001da760;
L_0x6000001da9e0 .functor MUXZ 16, L_0x6000001cc6e0, L_0x6000001da940, L_0x6000001da6c0, C4<>;
L_0x6000001da8a0 .part L_0x6000001db5c0, 1, 1;
L_0x6000001daa80 .part L_0x6000001da9e0, 15, 1;
L_0x6000001dab20 .concat [ 1 1 0 0], L_0x6000001daa80, L_0x6000001daa80;
L_0x6000001dabc0 .part L_0x6000001da9e0, 2, 14;
L_0x6000001dac60 .concat [ 14 2 0 0], L_0x6000001dabc0, L_0x6000001dab20;
L_0x6000001dad00 .functor MUXZ 16, L_0x6000001da9e0, L_0x6000001dac60, L_0x6000001da8a0, C4<>;
L_0x6000001dada0 .part L_0x6000001db5c0, 2, 1;
L_0x6000001dae40 .part L_0x6000001dad00, 15, 1;
L_0x6000001daee0 .concat [ 1 1 1 1], L_0x6000001dae40, L_0x6000001dae40, L_0x6000001dae40, L_0x6000001dae40;
L_0x6000001daf80 .part L_0x6000001dad00, 4, 12;
L_0x6000001db020 .concat [ 12 4 0 0], L_0x6000001daf80, L_0x6000001daee0;
L_0x6000001db0c0 .functor MUXZ 16, L_0x6000001dad00, L_0x6000001db020, L_0x6000001dada0, C4<>;
L_0x6000001db160 .part L_0x6000001db5c0, 3, 1;
L_0x6000001db200 .part L_0x6000001db0c0, 15, 1;
LS_0x6000001db2a0_0_0 .concat [ 1 1 1 1], L_0x6000001db200, L_0x6000001db200, L_0x6000001db200, L_0x6000001db200;
LS_0x6000001db2a0_0_4 .concat [ 1 1 1 1], L_0x6000001db200, L_0x6000001db200, L_0x6000001db200, L_0x6000001db200;
L_0x6000001db2a0 .concat [ 4 4 0 0], LS_0x6000001db2a0_0_0, LS_0x6000001db2a0_0_4;
L_0x6000001db340 .part L_0x6000001db0c0, 8, 8;
L_0x6000001db3e0 .concat [ 8 8 0 0], L_0x6000001db340, L_0x6000001db2a0;
L_0x6000001db480 .functor MUXZ 16, L_0x6000001db0c0, L_0x6000001db3e0, L_0x6000001db160, C4<>;
L_0x6000001db520 .functor MUXZ 16, L_0x6000001da620, L_0x6000001db480, L_0x6000001db660, C4<>;
S_0x7fb80a351c00 .scope module, "D_X_flops0" "D_X_Flops" 4 146, 13 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "ALUsrc_in";
    .port_info 4 /OUTPUT 1 "ALUsrc_out";
    .port_info 5 /INPUT 1 "MemtoReg_in";
    .port_info 6 /OUTPUT 1 "MemtoReg_out";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /INPUT 1 "MemRead_in";
    .port_info 10 /OUTPUT 1 "MemRead_out";
    .port_info 11 /INPUT 1 "MemWrite_in";
    .port_info 12 /OUTPUT 1 "MemWrite_out";
    .port_info 13 /INPUT 1 "branch_inst_in";
    .port_info 14 /OUTPUT 1 "branch_inst_out";
    .port_info 15 /INPUT 1 "branch_src_in";
    .port_info 16 /OUTPUT 1 "branch_src_out";
    .port_info 17 /INPUT 1 "RegDst_in";
    .port_info 18 /OUTPUT 1 "RegDst_out";
    .port_info 19 /INPUT 1 "SavePC_in";
    .port_info 20 /OUTPUT 1 "SavePC_out";
    .port_info 21 /INPUT 1 "halt_in";
    .port_info 22 /OUTPUT 1 "halt_out";
    .port_info 23 /INPUT 1 "LoadPartial_in";
    .port_info 24 /OUTPUT 1 "LoadPartial_out";
    .port_info 25 /INPUT 16 "instruction_in";
    .port_info 26 /OUTPUT 16 "instruction_out";
    .port_info 27 /INPUT 16 "a_in";
    .port_info 28 /OUTPUT 16 "a_out";
    .port_info 29 /INPUT 16 "b_in";
    .port_info 30 /OUTPUT 16 "b_out";
    .port_info 31 /INPUT 16 "imm_in";
    .port_info 32 /OUTPUT 16 "imm_out";
    .port_info 33 /INPUT 16 "oldPC_in";
    .port_info 34 /OUTPUT 16 "oldPC_out";
    .port_info 35 /INPUT 16 "newPC_in";
    .port_info 36 /OUTPUT 16 "newPC_out";
    .port_info 37 /INPUT 4 "reg_dest_in";
    .port_info 38 /OUTPUT 4 "reg_dest_out";
    .port_info 39 /INPUT 4 "Source1_in";
    .port_info 40 /OUTPUT 4 "Source1_out";
    .port_info 41 /INPUT 4 "Source2_in";
    .port_info 42 /OUTPUT 4 "Source2_out";
v0x600000301170_0 .net "ALUsrc_in", 0 0, L_0x6000001c8b40;  alias, 1 drivers
v0x600000301200_0 .net "ALUsrc_out", 0 0, v0x60000022de60_0;  alias, 1 drivers
v0x600000301290_0 .net "LoadPartial_in", 0 0, L_0x6000001c8000;  alias, 1 drivers
v0x600000301320_0 .net "LoadPartial_out", 0 0, v0x60000021d170_0;  alias, 1 drivers
v0x6000003013b0_0 .net "MemRead_in", 0 0, L_0x600000137c00;  alias, 1 drivers
v0x600000301440_0 .net "MemRead_out", 0 0, L_0x600001b7a840;  alias, 1 drivers
v0x6000003014d0_0 .net "MemWrite_in", 0 0, L_0x600000137de0;  alias, 1 drivers
v0x600000301560_0 .net "MemWrite_out", 0 0, L_0x600001b7a7d0;  alias, 1 drivers
v0x6000003015f0_0 .net "MemtoReg_in", 0 0, L_0x600000137ca0;  alias, 1 drivers
v0x600000301680_0 .net "MemtoReg_out", 0 0, L_0x600001b7a920;  alias, 1 drivers
v0x600000301710_0 .net "RegDst_in", 0 0, L_0x600000137a20;  alias, 1 drivers
v0x6000003017a0_0 .net "RegDst_out", 0 0, L_0x600001b7a680;  alias, 1 drivers
v0x600000301830_0 .net "RegWrite_in", 0 0, L_0x600001b0d420;  alias, 1 drivers
v0x6000003018c0_0 .net "RegWrite_out", 0 0, L_0x600001b7a8b0;  alias, 1 drivers
v0x600000301950_0 .net "SavePC_in", 0 0, L_0x6000001c8140;  alias, 1 drivers
v0x6000003019e0_0 .net "SavePC_out", 0 0, L_0x600001b7a610;  alias, 1 drivers
v0x600000301a70_0 .net "Source1_in", 3 0, L_0x6000001588c0;  alias, 1 drivers
v0x600000301b00_0 .net "Source1_out", 3 0, L_0x60000016db80;  alias, 1 drivers
v0x600000301b90_0 .net "Source2_in", 3 0, L_0x6000001586e0;  alias, 1 drivers
v0x600000301c20_0 .net "Source2_out", 3 0, L_0x60000016d860;  alias, 1 drivers
v0x600000301cb0_0 .net "a_in", 15 0, L_0x600000135fe0;  alias, 1 drivers
v0x600000301d40_0 .net8 "a_out", 15 0, p0x7fb80a0563d8;  alias, 0 drivers, strength-aware
v0x600000301dd0_0 .net "b_in", 15 0, L_0x600000136120;  alias, 1 drivers
v0x600000301e60_0 .net8 "b_out", 15 0, p0x7fb80a059f48;  alias, 0 drivers, strength-aware
v0x600000301ef0_0 .net "branch_inst_in", 0 0, L_0x600000137200;  alias, 1 drivers
v0x600000301f80_0 .net "branch_inst_out", 0 0, L_0x600001b7a760;  alias, 1 drivers
v0x600000302010_0 .net "branch_src_in", 0 0, L_0x6000001372a0;  alias, 1 drivers
v0x6000003020a0_0 .net "branch_src_out", 0 0, L_0x600001b7a6f0;  alias, 1 drivers
v0x600000302130_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003021c0_0 .net "halt_in", 0 0, L_0x600001b542a0;  alias, 1 drivers
v0x600000302250_0 .net "halt_out", 0 0, L_0x600001b7a5a0;  alias, 1 drivers
v0x6000003022e0_0 .net "imm_in", 15 0, L_0x60000015a080;  alias, 1 drivers
v0x600000302370_0 .net8 "imm_out", 15 0, p0x7fb80a05df38;  alias, 0 drivers, strength-aware
v0x600000302400_0 .net8 "instruction_in", 15 0, p0x7fb80a061b08;  alias, 0 drivers, strength-aware
v0x600000302490_0 .net8 "instruction_out", 15 0, p0x7fb80a061aa8;  alias, 0 drivers, strength-aware
v0x600000302520_0 .net8 "newPC_in", 15 0, p0x7fb80a065678;  alias, 0 drivers, strength-aware
v0x6000003025b0_0 .net8 "newPC_out", 15 0, p0x7fb80a065618;  alias, 0 drivers, strength-aware
v0x600000302640_0 .net8 "oldPC_in", 15 0, p0x7fb80a0691e8;  alias, 0 drivers, strength-aware
v0x6000003026d0_0 .net8 "oldPC_out", 15 0, p0x7fb80a069188;  alias, 0 drivers, strength-aware
v0x600000302760_0 .net "reg_dest_in", 3 0, L_0x600000159f40;  alias, 1 drivers
v0x6000003027f0_0 .net "reg_dest_out", 3 0, L_0x60000016f2a0;  alias, 1 drivers
v0x600000302880_0 .net "rst", 0 0, L_0x600001b011f0;  1 drivers
v0x600000302910_0 .net "wen", 0 0, L_0x600001b01260;  1 drivers
L_0x60000016f2a0 .concat [ 1 1 1 1], v0x600000300630_0, v0x600000300990_0, v0x600000300cf0_0, v0x600000301050_0;
L_0x60000016f200 .part L_0x600000159f40, 0, 1;
L_0x60000016f160 .part L_0x600000159f40, 1, 1;
L_0x60000016f0c0 .part L_0x600000159f40, 2, 1;
L_0x60000016dc20 .part L_0x600000159f40, 3, 1;
L_0x60000016db80 .concat [ 1 1 1 1], v0x600000206370_0, v0x6000002057a0_0, v0x6000002041b0_0, v0x600000204510_0;
L_0x60000016dae0 .part L_0x6000001588c0, 0, 1;
L_0x60000016da40 .part L_0x6000001588c0, 1, 1;
L_0x60000016d9a0 .part L_0x6000001588c0, 2, 1;
L_0x60000016d900 .part L_0x6000001588c0, 3, 1;
L_0x60000016d860 .concat [ 1 1 1 1], v0x6000002037b0_0, v0x600000202c70_0, v0x6000002020a0_0, v0x600000200ab0_0;
L_0x60000016d7c0 .part L_0x6000001586e0, 0, 1;
L_0x60000016d720 .part L_0x6000001586e0, 1, 1;
L_0x60000016d680 .part L_0x6000001586e0, 2, 1;
L_0x60000016d5e0 .part L_0x6000001586e0, 3, 1;
S_0x7fb80a351160 .scope module, "ALUsrc_dff" "dff" 13 62, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000022e250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000022e2e0_0 .net "d", 0 0, L_0x6000001c8b40;  alias, 1 drivers
v0x60000022e010_0 .net "q", 0 0, v0x60000022de60_0;  alias, 1 drivers
v0x60000022e0a0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000022de60_0 .var "state", 0 0;
v0x60000022def0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
E_0x600002a7ab80 .event posedge, v0x60000022e250_0;
S_0x7fb80a350c10 .scope module, "LoadPartial_dff" "dff" 13 72, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000022dc20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000022dcb0_0 .net "d", 0 0, L_0x6000001c8000;  alias, 1 drivers
v0x60000022da70_0 .net "q", 0 0, v0x60000021d170_0;  alias, 1 drivers
v0x60000022db00_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000021d170_0 .var "state", 0 0;
v0x60000021cfc0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a3506c0 .scope module, "MemRead_dff" "dff" 13 65, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7a840 .functor BUFZ 1, v0x60000021c5a0_0, C4<0>, C4<0>, C4<0>;
v0x60000021cd80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000021cbd0_0 .net "d", 0 0, L_0x600000137c00;  alias, 1 drivers
v0x60000021c990_0 .net "q", 0 0, L_0x600001b7a840;  alias, 1 drivers
v0x60000021c7e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000021c5a0_0 .var "state", 0 0;
v0x60000021c3f0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a350170 .scope module, "MemWrite_dff" "dff" 13 66, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7a7d0 .functor BUFZ 1, v0x60000021d050_0, C4<0>, C4<0>, C4<0>;
v0x60000021c1b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000021c000_0 .net "d", 0 0, L_0x600000137de0;  alias, 1 drivers
v0x60000021d200_0 .net "q", 0 0, L_0x600001b7a7d0;  alias, 1 drivers
v0x60000021d290_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000021d050_0 .var "state", 0 0;
v0x60000021d0e0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a34fc20 .scope module, "MemtoReg_dff" "dff" 13 63, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7a920 .functor BUFZ 1, v0x60000021ca20_0, C4<0>, C4<0>, C4<0>;
v0x60000021ce10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000021cea0_0 .net "d", 0 0, L_0x600000137ca0;  alias, 1 drivers
v0x60000021cc60_0 .net "q", 0 0, L_0x600001b7a920;  alias, 1 drivers
v0x60000021ccf0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000021ca20_0 .var "state", 0 0;
v0x60000021cab0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a34f6d0 .scope module, "RegDst_dff" "dff" 13 69, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7a680 .functor BUFZ 1, v0x6000002d5050_0, C4<0>, C4<0>, C4<0>;
v0x60000021c870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002d55f0_0 .net "d", 0 0, L_0x600000137a20;  alias, 1 drivers
v0x6000002d5440_0 .net "q", 0 0, L_0x600001b7a680;  alias, 1 drivers
v0x6000002d5200_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002d5050_0 .var "state", 0 0;
v0x6000002d4e10_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a60a460 .scope module, "RegWrite_dff" "dff" 13 64, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7a8b0 .functor BUFZ 1, v0x600000207b10_0, C4<0>, C4<0>, C4<0>;
v0x6000002d4c60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002d4a20_0 .net "d", 0 0, L_0x600001b0d420;  alias, 1 drivers
v0x600000207f00_0 .net "q", 0 0, L_0x600001b7a8b0;  alias, 1 drivers
v0x600000207d50_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000207b10_0 .var "state", 0 0;
v0x600000207960_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7520f0 .scope module, "SavePC_dff" "dff" 13 70, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7a610 .functor BUFZ 1, v0x600000206f40_0, C4<0>, C4<0>, C4<0>;
v0x600000207720_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000207570_0 .net "d", 0 0, L_0x6000001c8140;  alias, 1 drivers
v0x600000207330_0 .net "q", 0 0, L_0x600001b7a610;  alias, 1 drivers
v0x600000207180_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000206f40_0 .var "state", 0 0;
v0x600000206d90_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a782840 .scope module, "Source1_dff[0]" "dff" 13 76, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000206b50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002069a0_0 .net "d", 0 0, L_0x60000016dae0;  1 drivers
v0x600000206760_0 .net "q", 0 0, v0x600000206370_0;  1 drivers
v0x6000002065b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000206370_0 .var "state", 0 0;
v0x6000002061c0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a777960 .scope module, "Source1_dff[1]" "dff" 13 76, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000205f80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000205dd0_0 .net "d", 0 0, L_0x60000016da40;  1 drivers
v0x600000205b90_0 .net "q", 0 0, v0x6000002057a0_0;  1 drivers
v0x6000002059e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002057a0_0 .var "state", 0 0;
v0x6000002055f0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a764300 .scope module, "Source1_dff[2]" "dff" 13 76, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002053b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000205200_0 .net "d", 0 0, L_0x60000016d9a0;  1 drivers
v0x6000002045a0_0 .net "q", 0 0, v0x6000002041b0_0;  1 drivers
v0x6000002043f0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002041b0_0 .var "state", 0 0;
v0x600000204000_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a787900 .scope module, "Source1_dff[3]" "dff" 13 76, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000205320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000204630_0 .net "d", 0 0, L_0x60000016d900;  1 drivers
v0x6000002046c0_0 .net "q", 0 0, v0x600000204510_0;  1 drivers
v0x600000204480_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000204510_0 .var "state", 0 0;
v0x600000204240_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78a670 .scope module, "Source2_dff[0]" "dff" 13 77, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002042d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000204090_0 .net "d", 0 0, L_0x60000016d7c0;  1 drivers
v0x600000204120_0 .net "q", 0 0, v0x6000002037b0_0;  1 drivers
v0x600000203960_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002037b0_0 .var "state", 0 0;
v0x600000203600_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a782250 .scope module, "Source2_dff[1]" "dff" 13 77, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000203450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000203210_0 .net "d", 0 0, L_0x60000016d720;  1 drivers
v0x600000203060_0 .net "q", 0 0, v0x600000202c70_0;  1 drivers
v0x600000202e20_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000202c70_0 .var "state", 0 0;
v0x600000202a30_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7823c0 .scope module, "Source2_dff[2]" "dff" 13 77, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000202880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000202640_0 .net "d", 0 0, L_0x60000016d680;  1 drivers
v0x600000202490_0 .net "q", 0 0, v0x6000002020a0_0;  1 drivers
v0x600000202250_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002020a0_0 .var "state", 0 0;
v0x600000201e60_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a787190 .scope module, "Source2_dff[3]" "dff" 13 77, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000201cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000201050_0 .net "d", 0 0, L_0x60000016d5e0;  1 drivers
v0x600000200ea0_0 .net "q", 0 0, v0x600000200ab0_0;  1 drivers
v0x600000200c60_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000200ab0_0 .var "state", 0 0;
v0x600000200870_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a787300 .scope module, "a_reg" "Register" 13 83, 14 100 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000021a760_0 .net8 "Bitline1", 15 0, p0x7fb80a0563d8;  alias, 0 drivers, strength-aware
o0x7fb80a056408 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000030020c0 .island tran;
p0x7fb80a056408 .port I0x6000030020c0, o0x7fb80a056408;
v0x60000021a520_0 .net8 "Bitline2", 15 0, p0x7fb80a056408;  0 drivers, strength-aware
v0x60000021a370_0 .net "D", 15 0, L_0x600000135fe0;  alias, 1 drivers
L_0x7fb80aa31908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000021a130_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  1 drivers
L_0x7fb80aa31950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000219f80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  1 drivers
v0x600000219d40_0 .net "WriteReg", 0 0, L_0x600001b01260;  alias, 1 drivers
v0x600000219b90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000218f30_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
L_0x60000016b020 .part L_0x600000135fe0, 0, 1;
L_0x60000016af80 .part L_0x600000135fe0, 1, 1;
L_0x60000016aee0 .part L_0x600000135fe0, 2, 1;
L_0x60000016ae40 .part L_0x600000135fe0, 3, 1;
L_0x60000016ada0 .part L_0x600000135fe0, 4, 1;
L_0x60000016ad00 .part L_0x600000135fe0, 5, 1;
L_0x60000016ac60 .part L_0x600000135fe0, 6, 1;
L_0x60000016abc0 .part L_0x600000135fe0, 7, 1;
L_0x60000016ab20 .part L_0x600000135fe0, 8, 1;
L_0x600000169680 .part L_0x600000135fe0, 9, 1;
L_0x6000001695e0 .part L_0x600000135fe0, 10, 1;
L_0x600000169540 .part L_0x600000135fe0, 11, 1;
L_0x6000001694a0 .part L_0x600000135fe0, 12, 1;
L_0x600000169400 .part L_0x600000135fe0, 13, 1;
L_0x600000169360 .part L_0x600000135fe0, 14, 1;
L_0x6000001692c0 .part L_0x600000135fe0, 15, 1;
p0x7fb80a052bf8 .port I0x600003002080, L_0x600001b3a1b0;
 .tranvp 16 1 0, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a052bf8;
p0x7fb80a052fe8 .port I0x600003002080, L_0x600001b3a290;
 .tranvp 16 1 1, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a052fe8;
p0x7fb80a053378 .port I0x600003002080, L_0x600001b3a370;
 .tranvp 16 1 2, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a053378;
p0x7fb80a053708 .port I0x600003002080, L_0x600001b3a450;
 .tranvp 16 1 3, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a053708;
p0x7fb80a053a98 .port I0x600003002080, L_0x600001b3a530;
 .tranvp 16 1 4, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a053a98;
p0x7fb80a053e28 .port I0x600003002080, L_0x600001b3a610;
 .tranvp 16 1 5, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a053e28;
p0x7fb80a0541b8 .port I0x600003002080, L_0x600001b3a6f0;
 .tranvp 16 1 6, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a0541b8;
p0x7fb80a054548 .port I0x600003002080, L_0x600001b3a7d0;
 .tranvp 16 1 7, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a054548;
p0x7fb80a0548d8 .port I0x600003002080, L_0x600001b3a8b0;
 .tranvp 16 1 8, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a0548d8;
p0x7fb80a054c68 .port I0x600003002080, L_0x600001b3a990;
 .tranvp 16 1 9, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a054c68;
p0x7fb80a054ff8 .port I0x600003002080, L_0x600001b3aa70;
 .tranvp 16 1 10, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a054ff8;
p0x7fb80a055388 .port I0x600003002080, L_0x600001b3ab50;
 .tranvp 16 1 11, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a055388;
p0x7fb80a055718 .port I0x600003002080, L_0x600001b3ac30;
 .tranvp 16 1 12, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a055718;
p0x7fb80a055aa8 .port I0x600003002080, L_0x600001b3ad10;
 .tranvp 16 1 13, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a055aa8;
p0x7fb80a055e38 .port I0x600003002080, L_0x600001b3adf0;
 .tranvp 16 1 14, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a055e38;
p0x7fb80a0561c8 .port I0x600003002080, L_0x600001b3aed0;
 .tranvp 16 1 15, I0x600003002080, p0x7fb80a0563d8 p0x7fb80a0561c8;
p0x7fb80a052c28 .port I0x6000030020c0, L_0x600001b3a220;
 .tranvp 16 1 0, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a052c28;
p0x7fb80a053018 .port I0x6000030020c0, L_0x600001b3a300;
 .tranvp 16 1 1, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a053018;
p0x7fb80a0533a8 .port I0x6000030020c0, L_0x600001b3a3e0;
 .tranvp 16 1 2, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a0533a8;
p0x7fb80a053738 .port I0x6000030020c0, L_0x600001b3a4c0;
 .tranvp 16 1 3, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a053738;
p0x7fb80a053ac8 .port I0x6000030020c0, L_0x600001b3a5a0;
 .tranvp 16 1 4, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a053ac8;
p0x7fb80a053e58 .port I0x6000030020c0, L_0x600001b3a680;
 .tranvp 16 1 5, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a053e58;
p0x7fb80a0541e8 .port I0x6000030020c0, L_0x600001b3a760;
 .tranvp 16 1 6, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a0541e8;
p0x7fb80a054578 .port I0x6000030020c0, L_0x600001b3a840;
 .tranvp 16 1 7, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a054578;
p0x7fb80a054908 .port I0x6000030020c0, L_0x600001b3a920;
 .tranvp 16 1 8, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a054908;
p0x7fb80a054c98 .port I0x6000030020c0, L_0x600001b3aa00;
 .tranvp 16 1 9, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a054c98;
p0x7fb80a055028 .port I0x6000030020c0, L_0x600001b3aae0;
 .tranvp 16 1 10, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a055028;
p0x7fb80a0553b8 .port I0x6000030020c0, L_0x600001b3abc0;
 .tranvp 16 1 11, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a0553b8;
p0x7fb80a055748 .port I0x6000030020c0, L_0x600001b3aca0;
 .tranvp 16 1 12, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a055748;
p0x7fb80a055ad8 .port I0x6000030020c0, L_0x600001b3ad80;
 .tranvp 16 1 13, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a055ad8;
p0x7fb80a055e68 .port I0x6000030020c0, L_0x600001b3ae60;
 .tranvp 16 1 14, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a055e68;
p0x7fb80a0561f8 .port I0x6000030020c0, L_0x600001b3af40;
 .tranvp 16 1 15, I0x6000030020c0, p0x7fb80a056408 p0x7fb80a0561f8;
S_0x7fb80a78abb0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a1b0 .functor BUFT 1, v0x60000020fe70_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a052cb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a220 .functor BUFT 1, o0x7fb80a052cb8, C4<0>, C4<0>, C4<0>;
v0x60000020f060_0 .net8 "Bitline1", 0 0, p0x7fb80a052bf8;  1 drivers, strength-aware
v0x60000020eeb0_0 .net8 "Bitline2", 0 0, p0x7fb80a052c28;  1 drivers, strength-aware
v0x60000020ec70_0 .net "D", 0 0, L_0x60000016b020;  1 drivers
v0x60000020eac0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x60000020e880_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x60000020e6d0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000020e490_0 name=_ivl_4
v0x60000020e2e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000020e0a0_0 .net "dffOut", 0 0, v0x60000020fe70_0;  1 drivers
v0x60000020def0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78ad20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78abb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002006c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000200480_0 .net "d", 0 0, L_0x60000016b020;  alias, 1 drivers
v0x6000002002d0_0 .net "q", 0 0, v0x60000020fe70_0;  alias, 1 drivers
v0x600000200090_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000020fe70_0 .var "state", 0 0;
v0x60000020fcc0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a789bb0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a290 .functor BUFT 1, v0x60000020d4d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a053048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a300 .functor BUFT 1, o0x7fb80a053048, C4<0>, C4<0>, C4<0>;
v0x60000020d0e0_0 .net8 "Bitline1", 0 0, p0x7fb80a052fe8;  1 drivers, strength-aware
v0x60000020cf30_0 .net8 "Bitline2", 0 0, p0x7fb80a053018;  1 drivers, strength-aware
v0x60000020ccf0_0 .net "D", 0 0, L_0x60000016af80;  1 drivers
v0x60000020cb40_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x60000020c900_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x60000020c750_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000020c510_0 name=_ivl_4
v0x60000020c360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000020c120_0 .net "dffOut", 0 0, v0x60000020d4d0_0;  1 drivers
v0x600000277c30_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a789d20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a789bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000020dcb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000020db00_0 .net "d", 0 0, L_0x60000016af80;  alias, 1 drivers
v0x60000020d8c0_0 .net "q", 0 0, v0x60000020d4d0_0;  alias, 1 drivers
v0x60000020d710_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000020d4d0_0 .var "state", 0 0;
v0x60000020d320_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a789e90 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a370 .functor BUFT 1, v0x600000277210_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0533d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a3e0 .functor BUFT 1, o0x7fb80a0533d8, C4<0>, C4<0>, C4<0>;
v0x600000276e20_0 .net8 "Bitline1", 0 0, p0x7fb80a053378;  1 drivers, strength-aware
v0x600000276c70_0 .net8 "Bitline2", 0 0, p0x7fb80a0533a8;  1 drivers, strength-aware
v0x600000276a30_0 .net "D", 0 0, L_0x60000016aee0;  1 drivers
v0x600000276880_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x600000276640_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x600000276490_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000276250_0 name=_ivl_4
v0x6000002760a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000275e60_0 .net "dffOut", 0 0, v0x600000277210_0;  1 drivers
v0x600000275cb0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78a000 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a789e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002779f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000277840_0 .net "d", 0 0, L_0x60000016aee0;  alias, 1 drivers
v0x600000277600_0 .net "q", 0 0, v0x600000277210_0;  alias, 1 drivers
v0x600000277450_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000277210_0 .var "state", 0 0;
v0x600000277060_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a783500 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a450 .functor BUFT 1, v0x6000002753b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a053768 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a4c0 .functor BUFT 1, o0x7fb80a053768, C4<0>, C4<0>, C4<0>;
v0x600000274fc0_0 .net8 "Bitline1", 0 0, p0x7fb80a053708;  1 drivers, strength-aware
v0x600000274e10_0 .net8 "Bitline2", 0 0, p0x7fb80a053738;  1 drivers, strength-aware
v0x600000274bd0_0 .net "D", 0 0, L_0x60000016ae40;  1 drivers
v0x600000274a20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x6000002747e0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x600000274630_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002743f0_0 name=_ivl_4
v0x600000274240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000274000_0 .net "dffOut", 0 0, v0x6000002753b0_0;  1 drivers
v0x600000257e70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a783670 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a783500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000275a70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002758c0_0 .net "d", 0 0, L_0x60000016ae40;  alias, 1 drivers
v0x600000275680_0 .net "q", 0 0, v0x6000002753b0_0;  alias, 1 drivers
v0x6000002754d0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002753b0_0 .var "state", 0 0;
v0x600000275200_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a777eb0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a530 .functor BUFT 1, v0x600000257450_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a053af8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a5a0 .functor BUFT 1, o0x7fb80a053af8, C4<0>, C4<0>, C4<0>;
v0x600000257060_0 .net8 "Bitline1", 0 0, p0x7fb80a053a98;  1 drivers, strength-aware
v0x600000256eb0_0 .net8 "Bitline2", 0 0, p0x7fb80a053ac8;  1 drivers, strength-aware
v0x600000256c70_0 .net "D", 0 0, L_0x60000016ada0;  1 drivers
v0x600000256ac0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x600000255c20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x600000255a70_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000255830_0 name=_ivl_4
v0x600000255680_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000255440_0 .net "dffOut", 0 0, v0x600000257450_0;  1 drivers
v0x600000255290_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a778020 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a777eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000257c30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000257a80_0 .net "d", 0 0, L_0x60000016ada0;  alias, 1 drivers
v0x600000257840_0 .net "q", 0 0, v0x600000257450_0;  alias, 1 drivers
v0x600000257690_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000257450_0 .var "state", 0 0;
v0x6000002572a0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a778190 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a610 .functor BUFT 1, v0x600000254870_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a053e88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a680 .functor BUFT 1, o0x7fb80a053e88, C4<0>, C4<0>, C4<0>;
v0x600000254480_0 .net8 "Bitline1", 0 0, p0x7fb80a053e28;  1 drivers, strength-aware
v0x6000002542d0_0 .net8 "Bitline2", 0 0, p0x7fb80a053e58;  1 drivers, strength-aware
v0x600000254090_0 .net "D", 0 0, L_0x60000016ad00;  1 drivers
v0x600000253e70_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x600000253c30_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x600000253a80_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000253840_0 name=_ivl_4
v0x600000253690_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000253450_0 .net "dffOut", 0 0, v0x600000254870_0;  1 drivers
v0x6000002532a0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a757f80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a778190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000255050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000254ea0_0 .net "d", 0 0, L_0x60000016ad00;  alias, 1 drivers
v0x600000254c60_0 .net "q", 0 0, v0x600000254870_0;  alias, 1 drivers
v0x600000254ab0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000254870_0 .var "state", 0 0;
v0x6000002546c0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7580f0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a6f0 .functor BUFT 1, v0x600000252880_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a054218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a760 .functor BUFT 1, o0x7fb80a054218, C4<0>, C4<0>, C4<0>;
v0x600000252490_0 .net8 "Bitline1", 0 0, p0x7fb80a0541b8;  1 drivers, strength-aware
v0x6000002522e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0541e8;  1 drivers, strength-aware
v0x6000002520a0_0 .net "D", 0 0, L_0x60000016ac60;  1 drivers
v0x600000251ef0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x6000002510e0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x600000250f30_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000250cf0_0 name=_ivl_4
v0x600000250b40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000250900_0 .net "dffOut", 0 0, v0x600000252880_0;  1 drivers
v0x600000250750_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a758260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7580f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000253060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000252eb0_0 .net "d", 0 0, L_0x60000016ac60;  alias, 1 drivers
v0x600000252c70_0 .net "q", 0 0, v0x600000252880_0;  alias, 1 drivers
v0x600000252ac0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000252880_0 .var "state", 0 0;
v0x6000002526d0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7583d0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a7d0 .functor BUFT 1, v0x60000025fd50_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0545a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a840 .functor BUFT 1, o0x7fb80a0545a8, C4<0>, C4<0>, C4<0>;
v0x60000025f960_0 .net8 "Bitline1", 0 0, p0x7fb80a054548;  1 drivers, strength-aware
v0x60000025f7b0_0 .net8 "Bitline2", 0 0, p0x7fb80a054578;  1 drivers, strength-aware
v0x60000025f570_0 .net "D", 0 0, L_0x60000016abc0;  1 drivers
v0x60000025f3c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x60000025f180_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x60000025efd0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000025ed90_0 name=_ivl_4
v0x60000025ebe0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000025e9a0_0 .net "dffOut", 0 0, v0x60000025fd50_0;  1 drivers
v0x60000025e7f0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a759c30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7583d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002505a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002503f0_0 .net "d", 0 0, L_0x60000016abc0;  alias, 1 drivers
v0x6000002501b0_0 .net "q", 0 0, v0x60000025fd50_0;  alias, 1 drivers
v0x600000250000_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000025fd50_0 .var "state", 0 0;
v0x60000025fba0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a759da0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a8b0 .functor BUFT 1, v0x60000025ddd0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a054938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a920 .functor BUFT 1, o0x7fb80a054938, C4<0>, C4<0>, C4<0>;
v0x60000025d9e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0548d8;  1 drivers, strength-aware
v0x60000025d830_0 .net8 "Bitline2", 0 0, p0x7fb80a054908;  1 drivers, strength-aware
v0x60000025cbd0_0 .net "D", 0 0, L_0x60000016ab20;  1 drivers
v0x60000025ca20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x60000025c7e0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x60000025c630_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000025c3f0_0 name=_ivl_4
v0x60000025c240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000025c000_0 .net "dffOut", 0 0, v0x60000025ddd0_0;  1 drivers
v0x60000025bd50_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a759f10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a759da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000025e5b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000025e400_0 .net "d", 0 0, L_0x60000016ab20;  alias, 1 drivers
v0x60000025e1c0_0 .net "q", 0 0, v0x60000025ddd0_0;  alias, 1 drivers
v0x60000025e010_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000025ddd0_0 .var "state", 0 0;
v0x60000025dc20_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75a080 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a990 .functor BUFT 1, v0x60000025b3c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a054cc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3aa00 .functor BUFT 1, o0x7fb80a054cc8, C4<0>, C4<0>, C4<0>;
v0x60000025afd0_0 .net8 "Bitline1", 0 0, p0x7fb80a054c68;  1 drivers, strength-aware
v0x60000025ad90_0 .net8 "Bitline2", 0 0, p0x7fb80a054c98;  1 drivers, strength-aware
v0x60000025abe0_0 .net "D", 0 0, L_0x600000169680;  1 drivers
v0x60000025a9a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x60000025a7f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x60000025a5b0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000025a400_0 name=_ivl_4
v0x60000025a2e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000025a0a0_0 .net "dffOut", 0 0, v0x60000025b3c0_0;  1 drivers
v0x600000259ef0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75a1f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75a080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000025bba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000025b960_0 .net "d", 0 0, L_0x600000169680;  alias, 1 drivers
v0x60000025b7b0_0 .net "q", 0 0, v0x60000025b3c0_0;  alias, 1 drivers
v0x60000025b570_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000025b3c0_0 .var "state", 0 0;
v0x60000025b180_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7895b0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3aa70 .functor BUFT 1, v0x6000002594d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a055058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3aae0 .functor BUFT 1, o0x7fb80a055058, C4<0>, C4<0>, C4<0>;
v0x6000002590e0_0 .net8 "Bitline1", 0 0, p0x7fb80a054ff8;  1 drivers, strength-aware
v0x600000258f30_0 .net8 "Bitline2", 0 0, p0x7fb80a055028;  1 drivers, strength-aware
v0x6000002582d0_0 .net "D", 0 0, L_0x6000001695e0;  1 drivers
v0x600000258120_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x600000247e70_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x600000247cc0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000247a80_0 name=_ivl_4
v0x6000002478d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000247690_0 .net "dffOut", 0 0, v0x6000002594d0_0;  1 drivers
v0x6000002474e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a789720 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7895b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000259cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000259b00_0 .net "d", 0 0, L_0x6000001695e0;  alias, 1 drivers
v0x6000002598c0_0 .net "q", 0 0, v0x6000002594d0_0;  alias, 1 drivers
v0x600000259710_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002594d0_0 .var "state", 0 0;
v0x600000259320_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a789890 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ab50 .functor BUFT 1, v0x600000246ac0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0553e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3abc0 .functor BUFT 1, o0x7fb80a0553e8, C4<0>, C4<0>, C4<0>;
v0x6000002466d0_0 .net8 "Bitline1", 0 0, p0x7fb80a055388;  1 drivers, strength-aware
v0x600000246520_0 .net8 "Bitline2", 0 0, p0x7fb80a0553b8;  1 drivers, strength-aware
v0x6000002462e0_0 .net "D", 0 0, L_0x600000169540;  1 drivers
v0x600000246130_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x600000245ef0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x600000245d40_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000245b00_0 name=_ivl_4
v0x600000245950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000245710_0 .net "dffOut", 0 0, v0x600000246ac0_0;  1 drivers
v0x600000245560_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a789a00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a789890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002472a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002470f0_0 .net "d", 0 0, L_0x600000169540;  alias, 1 drivers
v0x600000246eb0_0 .net "q", 0 0, v0x600000246ac0_0;  alias, 1 drivers
v0x600000246d00_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000246ac0_0 .var "state", 0 0;
v0x600000246910_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7596e0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ac30 .functor BUFT 1, v0x600000244b40_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a055778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3aca0 .functor BUFT 1, o0x7fb80a055778, C4<0>, C4<0>, C4<0>;
v0x600000244750_0 .net8 "Bitline1", 0 0, p0x7fb80a055718;  1 drivers, strength-aware
v0x6000002445a0_0 .net8 "Bitline2", 0 0, p0x7fb80a055748;  1 drivers, strength-aware
v0x600000243de0_0 .net "D", 0 0, L_0x6000001694a0;  1 drivers
v0x600000243ba0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x6000002439f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x6000002437b0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000243600_0 name=_ivl_4
v0x6000002433c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000243210_0 .net "dffOut", 0 0, v0x600000244b40_0;  1 drivers
v0x600000242fd0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a759850 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7596e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000245320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000245170_0 .net "d", 0 0, L_0x6000001694a0;  alias, 1 drivers
v0x600000244f30_0 .net "q", 0 0, v0x600000244b40_0;  alias, 1 drivers
v0x600000244d80_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000244b40_0 .var "state", 0 0;
v0x600000244990_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a759190 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ad10 .functor BUFT 1, v0x600000242640_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a055b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ad80 .functor BUFT 1, o0x7fb80a055b08, C4<0>, C4<0>, C4<0>;
v0x60000024c510_0 .net8 "Bitline1", 0 0, p0x7fb80a055aa8;  1 drivers, strength-aware
v0x60000024c360_0 .net8 "Bitline2", 0 0, p0x7fb80a055ad8;  1 drivers, strength-aware
v0x60000024c5a0_0 .net "D", 0 0, L_0x600000169400;  1 drivers
v0x60000024c630_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x60000024c3f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x60000024c480_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000026a7f0_0 name=_ivl_4
v0x60000026a640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000026a400_0 .net "dffOut", 0 0, v0x600000242640_0;  1 drivers
v0x60000026a250_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a759300 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a759190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000242e20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000242be0_0 .net "d", 0 0, L_0x600000169400;  alias, 1 drivers
v0x600000242a30_0 .net "q", 0 0, v0x600000242640_0;  alias, 1 drivers
v0x6000002427f0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000242640_0 .var "state", 0 0;
v0x600000242400_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a758c40 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3adf0 .functor BUFT 1, v0x600000269830_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a055e98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ae60 .functor BUFT 1, o0x7fb80a055e98, C4<0>, C4<0>, C4<0>;
v0x600000269440_0 .net8 "Bitline1", 0 0, p0x7fb80a055e38;  1 drivers, strength-aware
v0x600000269290_0 .net8 "Bitline2", 0 0, p0x7fb80a055e68;  1 drivers, strength-aware
v0x600000269050_0 .net "D", 0 0, L_0x600000169360;  1 drivers
v0x600000268ea0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x600000268c60_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x600000268ab0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000268870_0 name=_ivl_4
v0x6000002686c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000268480_0 .net "dffOut", 0 0, v0x600000269830_0;  1 drivers
v0x6000002682d0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a758db0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a758c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000026a010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000269e60_0 .net "d", 0 0, L_0x600000169360;  alias, 1 drivers
v0x600000269c20_0 .net "q", 0 0, v0x600000269830_0;  alias, 1 drivers
v0x600000269a70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000269830_0 .var "state", 0 0;
v0x600000269680_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7586f0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a787300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3aed0 .functor BUFT 1, v0x6000002637b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a056228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3af40 .functor BUFT 1, o0x7fb80a056228, C4<0>, C4<0>, C4<0>;
v0x6000002633c0_0 .net8 "Bitline1", 0 0, p0x7fb80a0561c8;  1 drivers, strength-aware
v0x600000263180_0 .net8 "Bitline2", 0 0, p0x7fb80a0561f8;  1 drivers, strength-aware
v0x600000262fd0_0 .net "D", 0 0, L_0x6000001692c0;  1 drivers
v0x600000262d90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31908;  alias, 1 drivers
v0x600000262be0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31950;  alias, 1 drivers
v0x6000002629a0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000261170_0 name=_ivl_4
v0x60000021ad00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000021ab50_0 .net "dffOut", 0 0, v0x6000002637b0_0;  1 drivers
v0x60000021a910_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a758860 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7586f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000268090_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000263d50_0 .net "d", 0 0, L_0x6000001692c0;  alias, 1 drivers
v0x600000263ba0_0 .net "q", 0 0, v0x6000002637b0_0;  alias, 1 drivers
v0x600000263960_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002637b0_0 .var "state", 0 0;
v0x600000263570_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7574e0 .scope module, "b_reg" "Register" 13 86, 14 100 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000035f9f0_0 .net8 "Bitline1", 15 0, p0x7fb80a059f48;  alias, 0 drivers, strength-aware
o0x7fb80a059f78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003002100 .island tran;
p0x7fb80a059f78 .port I0x600003002100, o0x7fb80a059f78;
v0x60000035fa80_0 .net8 "Bitline2", 15 0, p0x7fb80a059f78;  0 drivers, strength-aware
v0x60000035f7b0_0 .net "D", 15 0, L_0x600000136120;  alias, 1 drivers
L_0x7fb80aa31998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000035f840_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  1 drivers
L_0x7fb80aa319e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000035f600_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  1 drivers
v0x60000035f690_0 .net "WriteReg", 0 0, L_0x600001b01260;  alias, 1 drivers
v0x60000035f3c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035f450_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
L_0x600000169220 .part L_0x600000136120, 0, 1;
L_0x600000169180 .part L_0x600000136120, 1, 1;
L_0x6000001690e0 .part L_0x600000136120, 2, 1;
L_0x600000169040 .part L_0x600000136120, 3, 1;
L_0x600000168fa0 .part L_0x600000136120, 4, 1;
L_0x600000155fe0 .part L_0x600000136120, 5, 1;
L_0x600000155f40 .part L_0x600000136120, 6, 1;
L_0x600000155ea0 .part L_0x600000136120, 7, 1;
L_0x600000155e00 .part L_0x600000136120, 8, 1;
L_0x6000001568a0 .part L_0x600000136120, 9, 1;
L_0x600000156800 .part L_0x600000136120, 10, 1;
L_0x600000156760 .part L_0x600000136120, 11, 1;
L_0x6000001566c0 .part L_0x600000136120, 12, 1;
L_0x600000156620 .part L_0x600000136120, 13, 1;
L_0x600000156580 .part L_0x600000136120, 14, 1;
L_0x6000001564e0 .part L_0x600000136120, 15, 1;
p0x7fb80a056768 .port I0x6000030020e0, L_0x600001b3afb0;
 .tranvp 16 1 0, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a056768;
p0x7fb80a056b58 .port I0x6000030020e0, L_0x600001b3b090;
 .tranvp 16 1 1, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a056b58;
p0x7fb80a056ee8 .port I0x6000030020e0, L_0x600001b3b170;
 .tranvp 16 1 2, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a056ee8;
p0x7fb80a057278 .port I0x6000030020e0, L_0x600001b3b250;
 .tranvp 16 1 3, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a057278;
p0x7fb80a057608 .port I0x6000030020e0, L_0x600001b3b330;
 .tranvp 16 1 4, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a057608;
p0x7fb80a057998 .port I0x6000030020e0, L_0x600001b3b410;
 .tranvp 16 1 5, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a057998;
p0x7fb80a057d28 .port I0x6000030020e0, L_0x600001b3b4f0;
 .tranvp 16 1 6, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a057d28;
p0x7fb80a0580b8 .port I0x6000030020e0, L_0x600001b3b5d0;
 .tranvp 16 1 7, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a0580b8;
p0x7fb80a058448 .port I0x6000030020e0, L_0x600001b3b6b0;
 .tranvp 16 1 8, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a058448;
p0x7fb80a0587d8 .port I0x6000030020e0, L_0x600001b3b790;
 .tranvp 16 1 9, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a0587d8;
p0x7fb80a058b68 .port I0x6000030020e0, L_0x600001b3b870;
 .tranvp 16 1 10, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a058b68;
p0x7fb80a058ef8 .port I0x6000030020e0, L_0x600001b3b950;
 .tranvp 16 1 11, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a058ef8;
p0x7fb80a059288 .port I0x6000030020e0, L_0x600001b3ba30;
 .tranvp 16 1 12, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a059288;
p0x7fb80a059618 .port I0x6000030020e0, L_0x600001b3bb10;
 .tranvp 16 1 13, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a059618;
p0x7fb80a0599a8 .port I0x6000030020e0, L_0x600001b3bbf0;
 .tranvp 16 1 14, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a0599a8;
p0x7fb80a059d38 .port I0x6000030020e0, L_0x600001b3bcd0;
 .tranvp 16 1 15, I0x6000030020e0, p0x7fb80a059f48 p0x7fb80a059d38;
p0x7fb80a056798 .port I0x600003002100, L_0x600001b3b020;
 .tranvp 16 1 0, I0x600003002100, p0x7fb80a059f78 p0x7fb80a056798;
p0x7fb80a056b88 .port I0x600003002100, L_0x600001b3b100;
 .tranvp 16 1 1, I0x600003002100, p0x7fb80a059f78 p0x7fb80a056b88;
p0x7fb80a056f18 .port I0x600003002100, L_0x600001b3b1e0;
 .tranvp 16 1 2, I0x600003002100, p0x7fb80a059f78 p0x7fb80a056f18;
p0x7fb80a0572a8 .port I0x600003002100, L_0x600001b3b2c0;
 .tranvp 16 1 3, I0x600003002100, p0x7fb80a059f78 p0x7fb80a0572a8;
p0x7fb80a057638 .port I0x600003002100, L_0x600001b3b3a0;
 .tranvp 16 1 4, I0x600003002100, p0x7fb80a059f78 p0x7fb80a057638;
p0x7fb80a0579c8 .port I0x600003002100, L_0x600001b3b480;
 .tranvp 16 1 5, I0x600003002100, p0x7fb80a059f78 p0x7fb80a0579c8;
p0x7fb80a057d58 .port I0x600003002100, L_0x600001b3b560;
 .tranvp 16 1 6, I0x600003002100, p0x7fb80a059f78 p0x7fb80a057d58;
p0x7fb80a0580e8 .port I0x600003002100, L_0x600001b3b640;
 .tranvp 16 1 7, I0x600003002100, p0x7fb80a059f78 p0x7fb80a0580e8;
p0x7fb80a058478 .port I0x600003002100, L_0x600001b3b720;
 .tranvp 16 1 8, I0x600003002100, p0x7fb80a059f78 p0x7fb80a058478;
p0x7fb80a058808 .port I0x600003002100, L_0x600001b3b800;
 .tranvp 16 1 9, I0x600003002100, p0x7fb80a059f78 p0x7fb80a058808;
p0x7fb80a058b98 .port I0x600003002100, L_0x600001b3b8e0;
 .tranvp 16 1 10, I0x600003002100, p0x7fb80a059f78 p0x7fb80a058b98;
p0x7fb80a058f28 .port I0x600003002100, L_0x600001b3b9c0;
 .tranvp 16 1 11, I0x600003002100, p0x7fb80a059f78 p0x7fb80a058f28;
p0x7fb80a0592b8 .port I0x600003002100, L_0x600001b3baa0;
 .tranvp 16 1 12, I0x600003002100, p0x7fb80a059f78 p0x7fb80a0592b8;
p0x7fb80a059648 .port I0x600003002100, L_0x600001b3bb80;
 .tranvp 16 1 13, I0x600003002100, p0x7fb80a059f78 p0x7fb80a059648;
p0x7fb80a0599d8 .port I0x600003002100, L_0x600001b3bc60;
 .tranvp 16 1 14, I0x600003002100, p0x7fb80a059f78 p0x7fb80a0599d8;
p0x7fb80a059d68 .port I0x600003002100, L_0x600001b3bd40;
 .tranvp 16 1 15, I0x600003002100, p0x7fb80a059f78 p0x7fb80a059d68;
S_0x7fb80a757650 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3afb0 .functor BUFT 1, v0x6000002185a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a056828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b020 .functor BUFT 1, o0x7fb80a056828, C4<0>, C4<0>, C4<0>;
v0x6000002181b0_0 .net8 "Bitline1", 0 0, p0x7fb80a056768;  1 drivers, strength-aware
v0x60000021ad90_0 .net8 "Bitline2", 0 0, p0x7fb80a056798;  1 drivers, strength-aware
v0x60000021ae20_0 .net "D", 0 0, L_0x600000169220;  1 drivers
v0x60000021abe0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x60000021ac70_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x60000021a9a0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000021aa30_0 name=_ivl_4
v0x60000021a7f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000021a880_0 .net "dffOut", 0 0, v0x6000002185a0_0;  1 drivers
v0x60000021a5b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a756f90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a757650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000218d80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000218b40_0 .net "d", 0 0, L_0x600000169220;  alias, 1 drivers
v0x600000218990_0 .net "q", 0 0, v0x6000002185a0_0;  alias, 1 drivers
v0x600000218750_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002185a0_0 .var "state", 0 0;
v0x600000218360_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a757100 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b090 .functor BUFT 1, v0x60000021a250_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a056bb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b100 .functor BUFT 1, o0x7fb80a056bb8, C4<0>, C4<0>, C4<0>;
v0x60000021a0a0_0 .net8 "Bitline1", 0 0, p0x7fb80a056b58;  1 drivers, strength-aware
v0x600000219dd0_0 .net8 "Bitline2", 0 0, p0x7fb80a056b88;  1 drivers, strength-aware
v0x600000219e60_0 .net "D", 0 0, L_0x600000169180;  1 drivers
v0x600000219c20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x600000219cb0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x600000218fc0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000219050_0 name=_ivl_4
v0x600000218e10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000218ea0_0 .net "dffOut", 0 0, v0x60000021a250_0;  1 drivers
v0x600000218bd0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a756a40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a757100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000021a640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000021a400_0 .net "d", 0 0, L_0x600000169180;  alias, 1 drivers
v0x60000021a490_0 .net "q", 0 0, v0x60000021a250_0;  alias, 1 drivers
v0x60000021a1c0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000021a250_0 .var "state", 0 0;
v0x60000021a010_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a756bb0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b170 .functor BUFT 1, v0x600000218870_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a056f48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b1e0 .functor BUFT 1, o0x7fb80a056f48, C4<0>, C4<0>, C4<0>;
v0x6000002186c0_0 .net8 "Bitline1", 0 0, p0x7fb80a056ee8;  1 drivers, strength-aware
v0x6000002183f0_0 .net8 "Bitline2", 0 0, p0x7fb80a056f18;  1 drivers, strength-aware
v0x600000218480_0 .net "D", 0 0, L_0x6000001690e0;  1 drivers
v0x600000218240_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x6000002182d0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x600000218000_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000218090_0 name=_ivl_4
v0x600000273f00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000273cc0_0 .net "dffOut", 0 0, v0x600000218870_0;  1 drivers
v0x600000273b10_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a7564f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a756bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000218c60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000218a20_0 .net "d", 0 0, L_0x6000001690e0;  alias, 1 drivers
v0x600000218ab0_0 .net "q", 0 0, v0x600000218870_0;  alias, 1 drivers
v0x6000002187e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000218870_0 .var "state", 0 0;
v0x600000218630_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a756660 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b250 .functor BUFT 1, v0x6000002726d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0572d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b2c0 .functor BUFT 1, o0x7fb80a0572d8, C4<0>, C4<0>, C4<0>;
v0x6000002722e0_0 .net8 "Bitline1", 0 0, p0x7fb80a057278;  1 drivers, strength-aware
v0x600000272130_0 .net8 "Bitline2", 0 0, p0x7fb80a0572a8;  1 drivers, strength-aware
v0x600000271ef0_0 .net "D", 0 0, L_0x600000169040;  1 drivers
v0x600000271d40_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x600000271b00_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x600000271950_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000271710_0 name=_ivl_4
v0x600000271560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000027bde0_0 .net "dffOut", 0 0, v0x6000002726d0_0;  1 drivers
v0x60000027bba0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a755fa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a756660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002738d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000273720_0 .net "d", 0 0, L_0x600000169040;  alias, 1 drivers
v0x6000002734e0_0 .net "q", 0 0, v0x6000002726d0_0;  alias, 1 drivers
v0x600000273330_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002726d0_0 .var "state", 0 0;
v0x600000272520_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a756110 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b330 .functor BUFT 1, v0x60000027b210_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a057668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b3a0 .functor BUFT 1, o0x7fb80a057668, C4<0>, C4<0>, C4<0>;
v0x60000027ae20_0 .net8 "Bitline1", 0 0, p0x7fb80a057608;  1 drivers, strength-aware
v0x60000027abe0_0 .net8 "Bitline2", 0 0, p0x7fb80a057638;  1 drivers, strength-aware
v0x60000027aa30_0 .net "D", 0 0, L_0x600000168fa0;  1 drivers
v0x600000213de0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x600000213ba0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x6000002139f0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002137b0_0 name=_ivl_4
v0x600000213600_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002133c0_0 .net "dffOut", 0 0, v0x60000027b210_0;  1 drivers
v0x600000213210_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a755a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a756110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000027b9f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000027b7b0_0 .net "d", 0 0, L_0x600000168fa0;  alias, 1 drivers
v0x60000027b600_0 .net "q", 0 0, v0x60000027b210_0;  alias, 1 drivers
v0x60000027b3c0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000027b210_0 .var "state", 0 0;
v0x60000027afd0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a755bc0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b410 .functor BUFT 1, v0x6000002127f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0579f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b480 .functor BUFT 1, o0x7fb80a0579f8, C4<0>, C4<0>, C4<0>;
v0x600000212400_0 .net8 "Bitline1", 0 0, p0x7fb80a057998;  1 drivers, strength-aware
v0x600000212250_0 .net8 "Bitline2", 0 0, p0x7fb80a0579c8;  1 drivers, strength-aware
v0x600000212010_0 .net "D", 0 0, L_0x600000155fe0;  1 drivers
v0x600000211e60_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x600000211c20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x600000211a70_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000211200_0 name=_ivl_4
v0x600000210240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000022bde0_0 .net "dffOut", 0 0, v0x6000002127f0_0;  1 drivers
v0x6000002dfde0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a755500 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a755bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000212fd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000212e20_0 .net "d", 0 0, L_0x600000155fe0;  alias, 1 drivers
v0x600000212be0_0 .net "q", 0 0, v0x6000002127f0_0;  alias, 1 drivers
v0x600000212a30_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002127f0_0 .var "state", 0 0;
v0x600000212640_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a755670 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b4f0 .functor BUFT 1, v0x6000002df450_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a057d88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b560 .functor BUFT 1, o0x7fb80a057d88, C4<0>, C4<0>, C4<0>;
v0x6000002df060_0 .net8 "Bitline1", 0 0, p0x7fb80a057d28;  1 drivers, strength-aware
v0x6000002de520_0 .net8 "Bitline2", 0 0, p0x7fb80a057d58;  1 drivers, strength-aware
v0x6000002de370_0 .net "D", 0 0, L_0x600000155f40;  1 drivers
v0x6000002de130_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x6000002ddf80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x6000002ddd40_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002ddb90_0 name=_ivl_4
v0x6000002dd9e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002dd7a0_0 .net "dffOut", 0 0, v0x6000002df450_0;  1 drivers
v0x6000002dd5f0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a754fb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a755670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002dfc30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002df9f0_0 .net "d", 0 0, L_0x600000155f40;  alias, 1 drivers
v0x6000002df840_0 .net "q", 0 0, v0x6000002df450_0;  alias, 1 drivers
v0x6000002df600_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002df450_0 .var "state", 0 0;
v0x6000002df210_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a755120 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b5d0 .functor BUFT 1, v0x6000002dc2d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a058118 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b640 .functor BUFT 1, o0x7fb80a058118, C4<0>, C4<0>, C4<0>;
v0x60000028bde0_0 .net8 "Bitline1", 0 0, p0x7fb80a0580b8;  1 drivers, strength-aware
v0x60000028bc30_0 .net8 "Bitline2", 0 0, p0x7fb80a0580e8;  1 drivers, strength-aware
v0x60000028b9f0_0 .net "D", 0 0, L_0x600000155ea0;  1 drivers
v0x60000028b840_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x60000028b600_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x60000028b450_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000028b210_0 name=_ivl_4
v0x60000028b060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000028ae20_0 .net "dffOut", 0 0, v0x6000002dc2d0_0;  1 drivers
v0x60000028ac70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a754a60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a755120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002dd3b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002dd200_0 .net "d", 0 0, L_0x600000155ea0;  alias, 1 drivers
v0x6000002dcfc0_0 .net "q", 0 0, v0x6000002dc2d0_0;  alias, 1 drivers
v0x6000002dce10_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002dc2d0_0 .var "state", 0 0;
v0x6000002dc120_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a754bd0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b6b0 .functor BUFT 1, v0x60000028a250_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0584a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b720 .functor BUFT 1, o0x7fb80a0584a8, C4<0>, C4<0>, C4<0>;
v0x600000289e60_0 .net8 "Bitline1", 0 0, p0x7fb80a058448;  1 drivers, strength-aware
v0x600000289cb0_0 .net8 "Bitline2", 0 0, p0x7fb80a058478;  1 drivers, strength-aware
v0x600000289a70_0 .net "D", 0 0, L_0x600000155e00;  1 drivers
v0x6000002898c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x600000289680_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x6000002894d0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000289290_0 name=_ivl_4
v0x6000002890e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000288ea0_0 .net "dffOut", 0 0, v0x60000028a250_0;  1 drivers
v0x600000288cf0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a754510 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a754bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000028aa30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000028a880_0 .net "d", 0 0, L_0x600000155e00;  alias, 1 drivers
v0x60000028a640_0 .net "q", 0 0, v0x60000028a250_0;  alias, 1 drivers
v0x60000028a490_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000028a250_0 .var "state", 0 0;
v0x60000028a0a0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a754680 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b790 .functor BUFT 1, v0x6000002882d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a058838 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b800 .functor BUFT 1, o0x7fb80a058838, C4<0>, C4<0>, C4<0>;
v0x60000028be70_0 .net8 "Bitline1", 0 0, p0x7fb80a0587d8;  1 drivers, strength-aware
v0x60000028bf00_0 .net8 "Bitline2", 0 0, p0x7fb80a058808;  1 drivers, strength-aware
v0x60000028bcc0_0 .net "D", 0 0, L_0x6000001568a0;  1 drivers
v0x60000028bd50_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x60000028ba80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x60000028bb10_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000028b8d0_0 name=_ivl_4
v0x60000028b960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000028b690_0 .net "dffOut", 0 0, v0x6000002882d0_0;  1 drivers
v0x60000028b720_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a753fc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a754680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000288ab0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000288900_0 .net "d", 0 0, L_0x6000001568a0;  alias, 1 drivers
v0x6000002886c0_0 .net "q", 0 0, v0x6000002882d0_0;  alias, 1 drivers
v0x600000288510_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002882d0_0 .var "state", 0 0;
v0x600000288120_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a754130 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b870 .functor BUFT 1, v0x60000028b0f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a058bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b8e0 .functor BUFT 1, o0x7fb80a058bc8, C4<0>, C4<0>, C4<0>;
v0x60000028aeb0_0 .net8 "Bitline1", 0 0, p0x7fb80a058b68;  1 drivers, strength-aware
v0x60000028af40_0 .net8 "Bitline2", 0 0, p0x7fb80a058b98;  1 drivers, strength-aware
v0x60000028ad00_0 .net "D", 0 0, L_0x600000156800;  1 drivers
v0x60000028ad90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x60000028aac0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x60000028ab50_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000028a910_0 name=_ivl_4
v0x60000028a9a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000028a6d0_0 .net "dffOut", 0 0, v0x60000028b0f0_0;  1 drivers
v0x60000028a760_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a753a70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a754130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000028b4e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000028b570_0 .net "d", 0 0, L_0x600000156800;  alias, 1 drivers
v0x60000028b2a0_0 .net "q", 0 0, v0x60000028b0f0_0;  alias, 1 drivers
v0x60000028b330_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000028b0f0_0 .var "state", 0 0;
v0x60000028b180_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a753be0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b950 .functor BUFT 1, v0x60000028a130_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a058f58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b9c0 .functor BUFT 1, o0x7fb80a058f58, C4<0>, C4<0>, C4<0>;
v0x600000289ef0_0 .net8 "Bitline1", 0 0, p0x7fb80a058ef8;  1 drivers, strength-aware
v0x600000289f80_0 .net8 "Bitline2", 0 0, p0x7fb80a058f28;  1 drivers, strength-aware
v0x600000289d40_0 .net "D", 0 0, L_0x600000156760;  1 drivers
v0x600000289dd0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x600000289b00_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x600000289b90_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000289950_0 name=_ivl_4
v0x6000002899e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000289710_0 .net "dffOut", 0 0, v0x60000028a130_0;  1 drivers
v0x6000002897a0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a753520 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a753be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000028a520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000028a5b0_0 .net "d", 0 0, L_0x600000156760;  alias, 1 drivers
v0x60000028a2e0_0 .net "q", 0 0, v0x60000028a130_0;  alias, 1 drivers
v0x60000028a370_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000028a130_0 .var "state", 0 0;
v0x60000028a1c0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a753690 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ba30 .functor BUFT 1, v0x600000289170_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0592e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3baa0 .functor BUFT 1, o0x7fb80a0592e8, C4<0>, C4<0>, C4<0>;
v0x600000288f30_0 .net8 "Bitline1", 0 0, p0x7fb80a059288;  1 drivers, strength-aware
v0x600000288fc0_0 .net8 "Bitline2", 0 0, p0x7fb80a0592b8;  1 drivers, strength-aware
v0x600000288d80_0 .net "D", 0 0, L_0x6000001566c0;  1 drivers
v0x600000288e10_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x600000288b40_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x600000288bd0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000288990_0 name=_ivl_4
v0x600000288a20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000288750_0 .net "dffOut", 0 0, v0x600000289170_0;  1 drivers
v0x6000002887e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a752fd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a753690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000289560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000002895f0_0 .net "d", 0 0, L_0x6000001566c0;  alias, 1 drivers
v0x600000289320_0 .net "q", 0 0, v0x600000289170_0;  alias, 1 drivers
v0x6000002893b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000289170_0 .var "state", 0 0;
v0x600000289200_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a753140 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3bb10 .functor BUFT 1, v0x6000002881b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a059678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3bb80 .functor BUFT 1, o0x7fb80a059678, C4<0>, C4<0>, C4<0>;
v0x600000280000_0 .net8 "Bitline1", 0 0, p0x7fb80a059618;  1 drivers, strength-aware
v0x600000280090_0 .net8 "Bitline2", 0 0, p0x7fb80a059648;  1 drivers, strength-aware
v0x600000280120_0 .net "D", 0 0, L_0x600000156620;  1 drivers
v0x6000002921c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x600000292250_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x6000002922e0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000035ff00_0 name=_ivl_4
v0x60000035fd50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035fb10_0 .net "dffOut", 0 0, v0x6000002881b0_0;  1 drivers
v0x60000035f960_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a752750 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a753140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002885a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000288630_0 .net "d", 0 0, L_0x600000156620;  alias, 1 drivers
v0x600000288360_0 .net "q", 0 0, v0x6000002881b0_0;  alias, 1 drivers
v0x6000002883f0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000002881b0_0 .var "state", 0 0;
v0x600000288240_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7528c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3bbf0 .functor BUFT 1, v0x60000035ef40_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a059a08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3bc60 .functor BUFT 1, o0x7fb80a059a08, C4<0>, C4<0>, C4<0>;
v0x60000035eb50_0 .net8 "Bitline1", 0 0, p0x7fb80a0599a8;  1 drivers, strength-aware
v0x60000035e9a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0599d8;  1 drivers, strength-aware
v0x60000035e760_0 .net "D", 0 0, L_0x600000156580;  1 drivers
v0x60000035e5b0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x60000035e370_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x60000035e1c0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000035df80_0 name=_ivl_4
v0x60000035ddd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035db90_0 .net "dffOut", 0 0, v0x60000035ef40_0;  1 drivers
v0x60000035d9e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a752a30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7528c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035f720_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035f570_0 .net "d", 0 0, L_0x600000156580;  alias, 1 drivers
v0x60000035f330_0 .net "q", 0 0, v0x60000035ef40_0;  alias, 1 drivers
v0x60000035f180_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000035ef40_0 .var "state", 0 0;
v0x60000035ed90_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a752ba0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7574e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3bcd0 .functor BUFT 1, v0x60000035cfc0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a059d98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3bd40 .functor BUFT 1, o0x7fb80a059d98, C4<0>, C4<0>, C4<0>;
v0x60000035cbd0_0 .net8 "Bitline1", 0 0, p0x7fb80a059d38;  1 drivers, strength-aware
v0x60000035ca20_0 .net8 "Bitline2", 0 0, p0x7fb80a059d68;  1 drivers, strength-aware
v0x60000035c7e0_0 .net "D", 0 0, L_0x6000001564e0;  1 drivers
v0x60000035c630_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31998;  alias, 1 drivers
v0x60000035c3f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa319e0;  alias, 1 drivers
v0x60000035c240_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000035fde0_0 name=_ivl_4
v0x60000035fe70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035fba0_0 .net "dffOut", 0 0, v0x60000035cfc0_0;  1 drivers
v0x60000035fc30_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a752d10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a752ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035d7a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035d5f0_0 .net "d", 0 0, L_0x6000001564e0;  alias, 1 drivers
v0x60000035d3b0_0 .net "q", 0 0, v0x60000035cfc0_0;  alias, 1 drivers
v0x60000035d200_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000035cfc0_0 .var "state", 0 0;
v0x60000035ce10_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77cf30 .scope module, "branch_inst_dff" "dff" 13 67, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7a760 .functor BUFZ 1, v0x60000035ee20_0, C4<0>, C4<0>, C4<0>;
v0x60000035f210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035f2a0_0 .net "d", 0 0, L_0x600000137200;  alias, 1 drivers
v0x60000035efd0_0 .net "q", 0 0, L_0x600001b7a760;  alias, 1 drivers
v0x60000035f060_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000035ee20_0 .var "state", 0 0;
v0x60000035eeb0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77c5e0 .scope module, "branch_src_dff" "dff" 13 68, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7a6f0 .functor BUFZ 1, v0x60000035e7f0_0, C4<0>, C4<0>, C4<0>;
v0x60000035ebe0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035ec70_0 .net "d", 0 0, L_0x6000001372a0;  alias, 1 drivers
v0x60000035ea30_0 .net "q", 0 0, L_0x600001b7a6f0;  alias, 1 drivers
v0x60000035eac0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000035e7f0_0 .var "state", 0 0;
v0x60000035e880_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77c750 .scope module, "halt_dff" "dff" 13 71, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7a5a0 .functor BUFZ 1, v0x60000035e250_0, C4<0>, C4<0>, C4<0>;
v0x60000035e640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035e6d0_0 .net "d", 0 0, L_0x600001b542a0;  alias, 1 drivers
v0x60000035e400_0 .net "q", 0 0, L_0x600001b7a5a0;  alias, 1 drivers
v0x60000035e490_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000035e250_0 .var "state", 0 0;
v0x60000035e2e0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77c090 .scope module, "imm_reg" "Register" 13 89, 14 100 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000363e70_0 .net8 "Bitline1", 15 0, p0x7fb80a05df38;  alias, 0 drivers, strength-aware
o0x7fb80a05df68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003002140 .island tran;
p0x7fb80a05df68 .port I0x600003002140, o0x7fb80a05df68;
v0x600000363f00_0 .net8 "Bitline2", 15 0, p0x7fb80a05df68;  0 drivers, strength-aware
v0x600000364000_0 .net "D", 15 0, L_0x60000015a080;  alias, 1 drivers
L_0x7fb80aa31a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000364090_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  1 drivers
L_0x7fb80aa31a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000364120_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  1 drivers
v0x6000003641b0_0 .net "WriteReg", 0 0, L_0x600001b01260;  alias, 1 drivers
v0x600000364240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003642d0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
L_0x600000156440 .part L_0x60000015a080, 0, 1;
L_0x6000001563a0 .part L_0x60000015a080, 1, 1;
L_0x600000156300 .part L_0x60000015a080, 2, 1;
L_0x600000156260 .part L_0x60000015a080, 3, 1;
L_0x6000001561c0 .part L_0x60000015a080, 4, 1;
L_0x600000156120 .part L_0x60000015a080, 5, 1;
L_0x600000157f20 .part L_0x60000015a080, 6, 1;
L_0x600000157e80 .part L_0x60000015a080, 7, 1;
L_0x600000157de0 .part L_0x60000015a080, 8, 1;
L_0x600000157d40 .part L_0x60000015a080, 9, 1;
L_0x600000156080 .part L_0x60000015a080, 10, 1;
L_0x600000154640 .part L_0x60000015a080, 11, 1;
L_0x6000001545a0 .part L_0x60000015a080, 12, 1;
L_0x600000154500 .part L_0x60000015a080, 13, 1;
L_0x600000154460 .part L_0x60000015a080, 14, 1;
L_0x6000001543c0 .part L_0x60000015a080, 15, 1;
p0x7fb80a05a758 .port I0x600003002120, L_0x600001b3bdb0;
 .tranvp 16 1 0, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05a758;
p0x7fb80a05ab48 .port I0x600003002120, L_0x600001b3be90;
 .tranvp 16 1 1, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05ab48;
p0x7fb80a05aed8 .port I0x600003002120, L_0x600001b3bf70;
 .tranvp 16 1 2, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05aed8;
p0x7fb80a05b268 .port I0x600003002120, L_0x600001b3c070;
 .tranvp 16 1 3, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05b268;
p0x7fb80a05b5f8 .port I0x600003002120, L_0x600001b3c150;
 .tranvp 16 1 4, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05b5f8;
p0x7fb80a05b988 .port I0x600003002120, L_0x600001b3c230;
 .tranvp 16 1 5, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05b988;
p0x7fb80a05bd18 .port I0x600003002120, L_0x600001b3c310;
 .tranvp 16 1 6, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05bd18;
p0x7fb80a05c0a8 .port I0x600003002120, L_0x600001b3c3f0;
 .tranvp 16 1 7, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05c0a8;
p0x7fb80a05c438 .port I0x600003002120, L_0x600001b3c4d0;
 .tranvp 16 1 8, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05c438;
p0x7fb80a05c7c8 .port I0x600003002120, L_0x600001b3c5b0;
 .tranvp 16 1 9, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05c7c8;
p0x7fb80a05cb58 .port I0x600003002120, L_0x600001b3c690;
 .tranvp 16 1 10, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05cb58;
p0x7fb80a05cee8 .port I0x600003002120, L_0x600001b3c770;
 .tranvp 16 1 11, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05cee8;
p0x7fb80a05d278 .port I0x600003002120, L_0x600001b3c850;
 .tranvp 16 1 12, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05d278;
p0x7fb80a05d608 .port I0x600003002120, L_0x600001b3c930;
 .tranvp 16 1 13, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05d608;
p0x7fb80a05d998 .port I0x600003002120, L_0x600001b3ca10;
 .tranvp 16 1 14, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05d998;
p0x7fb80a05dd28 .port I0x600003002120, L_0x600001b3caf0;
 .tranvp 16 1 15, I0x600003002120, p0x7fb80a05df38 p0x7fb80a05dd28;
p0x7fb80a05a788 .port I0x600003002140, L_0x600001b3be20;
 .tranvp 16 1 0, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05a788;
p0x7fb80a05ab78 .port I0x600003002140, L_0x600001b3bf00;
 .tranvp 16 1 1, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05ab78;
p0x7fb80a05af08 .port I0x600003002140, L_0x600001b3c000;
 .tranvp 16 1 2, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05af08;
p0x7fb80a05b298 .port I0x600003002140, L_0x600001b3c0e0;
 .tranvp 16 1 3, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05b298;
p0x7fb80a05b628 .port I0x600003002140, L_0x600001b3c1c0;
 .tranvp 16 1 4, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05b628;
p0x7fb80a05b9b8 .port I0x600003002140, L_0x600001b3c2a0;
 .tranvp 16 1 5, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05b9b8;
p0x7fb80a05bd48 .port I0x600003002140, L_0x600001b3c380;
 .tranvp 16 1 6, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05bd48;
p0x7fb80a05c0d8 .port I0x600003002140, L_0x600001b3c460;
 .tranvp 16 1 7, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05c0d8;
p0x7fb80a05c468 .port I0x600003002140, L_0x600001b3c540;
 .tranvp 16 1 8, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05c468;
p0x7fb80a05c7f8 .port I0x600003002140, L_0x600001b3c620;
 .tranvp 16 1 9, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05c7f8;
p0x7fb80a05cb88 .port I0x600003002140, L_0x600001b3c700;
 .tranvp 16 1 10, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05cb88;
p0x7fb80a05cf18 .port I0x600003002140, L_0x600001b3c7e0;
 .tranvp 16 1 11, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05cf18;
p0x7fb80a05d2a8 .port I0x600003002140, L_0x600001b3c8c0;
 .tranvp 16 1 12, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05d2a8;
p0x7fb80a05d638 .port I0x600003002140, L_0x600001b3c9a0;
 .tranvp 16 1 13, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05d638;
p0x7fb80a05d9c8 .port I0x600003002140, L_0x600001b3ca80;
 .tranvp 16 1 14, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05d9c8;
p0x7fb80a05dd58 .port I0x600003002140, L_0x600001b3cb60;
 .tranvp 16 1 15, I0x600003002140, p0x7fb80a05df68 p0x7fb80a05dd58;
S_0x7fb80a77c200 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3bdb0 .functor BUFT 1, v0x60000035dc20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05a818 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3be20 .functor BUFT 1, o0x7fb80a05a818, C4<0>, C4<0>, C4<0>;
v0x60000035da70_0 .net8 "Bitline1", 0 0, p0x7fb80a05a758;  1 drivers, strength-aware
v0x60000035db00_0 .net8 "Bitline2", 0 0, p0x7fb80a05a788;  1 drivers, strength-aware
v0x60000035d830_0 .net "D", 0 0, L_0x600000156440;  1 drivers
v0x60000035d8c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x60000035d680_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x60000035d710_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000035d440_0 name=_ivl_4
v0x60000035d4d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035d290_0 .net "dffOut", 0 0, v0x60000035dc20_0;  1 drivers
v0x60000035d320_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77bb40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77c200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035e010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035e0a0_0 .net "d", 0 0, L_0x600000156440;  alias, 1 drivers
v0x60000035de60_0 .net "q", 0 0, v0x60000035dc20_0;  alias, 1 drivers
v0x60000035def0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000035dc20_0 .var "state", 0 0;
v0x60000035dcb0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77bcb0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3be90 .functor BUFT 1, v0x60000035cc60_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05aba8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3bf00 .functor BUFT 1, o0x7fb80a05aba8, C4<0>, C4<0>, C4<0>;
v0x60000035cab0_0 .net8 "Bitline1", 0 0, p0x7fb80a05ab48;  1 drivers, strength-aware
v0x60000035cb40_0 .net8 "Bitline2", 0 0, p0x7fb80a05ab78;  1 drivers, strength-aware
v0x60000035c870_0 .net "D", 0 0, L_0x6000001563a0;  1 drivers
v0x60000035c900_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x60000035c6c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x60000035c750_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000035c480_0 name=_ivl_4
v0x60000035c510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035c2d0_0 .net "dffOut", 0 0, v0x60000035cc60_0;  1 drivers
v0x60000035c360_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77b5f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77bcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035d050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000035d0e0_0 .net "d", 0 0, L_0x6000001563a0;  alias, 1 drivers
v0x60000035cea0_0 .net "q", 0 0, v0x60000035cc60_0;  alias, 1 drivers
v0x60000035cf30_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000035cc60_0 .var "state", 0 0;
v0x60000035ccf0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77b760 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3bf70 .functor BUFT 1, v0x60000036c240_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05af38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c000 .functor BUFT 1, o0x7fb80a05af38, C4<0>, C4<0>, C4<0>;
v0x60000036c360_0 .net8 "Bitline1", 0 0, p0x7fb80a05aed8;  1 drivers, strength-aware
v0x60000036c3f0_0 .net8 "Bitline2", 0 0, p0x7fb80a05af08;  1 drivers, strength-aware
v0x60000036c480_0 .net "D", 0 0, L_0x600000156300;  1 drivers
v0x60000036c510_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x60000036c5a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x60000036c630_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036c6c0_0 name=_ivl_4
v0x60000036c750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036c7e0_0 .net "dffOut", 0 0, v0x60000036c240_0;  1 drivers
v0x60000036c870_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77b0a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77b760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036c000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036c090_0 .net "d", 0 0, L_0x600000156300;  alias, 1 drivers
v0x60000036c120_0 .net "q", 0 0, v0x60000036c240_0;  alias, 1 drivers
v0x60000036c1b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000036c240_0 .var "state", 0 0;
v0x60000036c2d0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77b210 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c070 .functor BUFT 1, v0x60000036cb40_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05b2c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c0e0 .functor BUFT 1, o0x7fb80a05b2c8, C4<0>, C4<0>, C4<0>;
v0x60000036cc60_0 .net8 "Bitline1", 0 0, p0x7fb80a05b268;  1 drivers, strength-aware
v0x60000036ccf0_0 .net8 "Bitline2", 0 0, p0x7fb80a05b298;  1 drivers, strength-aware
v0x60000036cd80_0 .net "D", 0 0, L_0x600000156260;  1 drivers
v0x60000036ce10_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x60000036cea0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x60000036cf30_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036cfc0_0 name=_ivl_4
v0x60000036d050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036d0e0_0 .net "dffOut", 0 0, v0x60000036cb40_0;  1 drivers
v0x60000036d170_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77ab50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77b210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036c900_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036c990_0 .net "d", 0 0, L_0x600000156260;  alias, 1 drivers
v0x60000036ca20_0 .net "q", 0 0, v0x60000036cb40_0;  alias, 1 drivers
v0x60000036cab0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000036cb40_0 .var "state", 0 0;
v0x60000036cbd0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77acc0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c150 .functor BUFT 1, v0x60000036d440_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05b658 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c1c0 .functor BUFT 1, o0x7fb80a05b658, C4<0>, C4<0>, C4<0>;
v0x60000036d560_0 .net8 "Bitline1", 0 0, p0x7fb80a05b5f8;  1 drivers, strength-aware
v0x60000036d5f0_0 .net8 "Bitline2", 0 0, p0x7fb80a05b628;  1 drivers, strength-aware
v0x60000036d680_0 .net "D", 0 0, L_0x6000001561c0;  1 drivers
v0x60000036d710_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x60000036d7a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x60000036d830_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036d8c0_0 name=_ivl_4
v0x60000036d950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036d9e0_0 .net "dffOut", 0 0, v0x60000036d440_0;  1 drivers
v0x60000036da70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77a600 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77acc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036d200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036d290_0 .net "d", 0 0, L_0x6000001561c0;  alias, 1 drivers
v0x60000036d320_0 .net "q", 0 0, v0x60000036d440_0;  alias, 1 drivers
v0x60000036d3b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000036d440_0 .var "state", 0 0;
v0x60000036d4d0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77a770 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c230 .functor BUFT 1, v0x60000036dd40_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05b9e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c2a0 .functor BUFT 1, o0x7fb80a05b9e8, C4<0>, C4<0>, C4<0>;
v0x60000036de60_0 .net8 "Bitline1", 0 0, p0x7fb80a05b988;  1 drivers, strength-aware
v0x60000036def0_0 .net8 "Bitline2", 0 0, p0x7fb80a05b9b8;  1 drivers, strength-aware
v0x60000036df80_0 .net "D", 0 0, L_0x600000156120;  1 drivers
v0x60000036e010_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x60000036e0a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x60000036e130_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036e1c0_0 name=_ivl_4
v0x60000036e250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036e2e0_0 .net "dffOut", 0 0, v0x60000036dd40_0;  1 drivers
v0x60000036e370_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77a0b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77a770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036db00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036db90_0 .net "d", 0 0, L_0x600000156120;  alias, 1 drivers
v0x60000036dc20_0 .net "q", 0 0, v0x60000036dd40_0;  alias, 1 drivers
v0x60000036dcb0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000036dd40_0 .var "state", 0 0;
v0x60000036ddd0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77a220 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c310 .functor BUFT 1, v0x60000036e640_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05bd78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c380 .functor BUFT 1, o0x7fb80a05bd78, C4<0>, C4<0>, C4<0>;
v0x60000036e760_0 .net8 "Bitline1", 0 0, p0x7fb80a05bd18;  1 drivers, strength-aware
v0x60000036e7f0_0 .net8 "Bitline2", 0 0, p0x7fb80a05bd48;  1 drivers, strength-aware
v0x60000036e880_0 .net "D", 0 0, L_0x600000157f20;  1 drivers
v0x60000036e910_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x60000036e9a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x60000036ea30_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036eac0_0 name=_ivl_4
v0x60000036eb50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036ebe0_0 .net "dffOut", 0 0, v0x60000036e640_0;  1 drivers
v0x60000036ec70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a779b60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77a220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036e400_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036e490_0 .net "d", 0 0, L_0x600000157f20;  alias, 1 drivers
v0x60000036e520_0 .net "q", 0 0, v0x60000036e640_0;  alias, 1 drivers
v0x60000036e5b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000036e640_0 .var "state", 0 0;
v0x60000036e6d0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a779cd0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c3f0 .functor BUFT 1, v0x60000036ef40_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05c108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c460 .functor BUFT 1, o0x7fb80a05c108, C4<0>, C4<0>, C4<0>;
v0x60000036f060_0 .net8 "Bitline1", 0 0, p0x7fb80a05c0a8;  1 drivers, strength-aware
v0x60000036f0f0_0 .net8 "Bitline2", 0 0, p0x7fb80a05c0d8;  1 drivers, strength-aware
v0x60000036f180_0 .net "D", 0 0, L_0x600000157e80;  1 drivers
v0x60000036f210_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x60000036f2a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x60000036f330_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036f3c0_0 name=_ivl_4
v0x60000036f450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036f4e0_0 .net "dffOut", 0 0, v0x60000036ef40_0;  1 drivers
v0x60000036f570_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a779610 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a779cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036ed00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036ed90_0 .net "d", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x60000036ee20_0 .net "q", 0 0, v0x60000036ef40_0;  alias, 1 drivers
v0x60000036eeb0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000036ef40_0 .var "state", 0 0;
v0x60000036efd0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a779780 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c4d0 .functor BUFT 1, v0x60000036f840_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05c498 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c540 .functor BUFT 1, o0x7fb80a05c498, C4<0>, C4<0>, C4<0>;
v0x60000036f960_0 .net8 "Bitline1", 0 0, p0x7fb80a05c438;  1 drivers, strength-aware
v0x60000036f9f0_0 .net8 "Bitline2", 0 0, p0x7fb80a05c468;  1 drivers, strength-aware
v0x60000036fa80_0 .net "D", 0 0, L_0x600000157de0;  1 drivers
v0x60000036fb10_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x60000036fba0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x60000036fc30_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036fcc0_0 name=_ivl_4
v0x60000036fd50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036fde0_0 .net "dffOut", 0 0, v0x60000036f840_0;  1 drivers
v0x60000036fe70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a7790c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a779780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036f600_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000036f690_0 .net "d", 0 0, L_0x600000157de0;  alias, 1 drivers
v0x60000036f720_0 .net "q", 0 0, v0x60000036f840_0;  alias, 1 drivers
v0x60000036f7b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000036f840_0 .var "state", 0 0;
v0x60000036f8d0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a779230 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c5b0 .functor BUFT 1, v0x6000003601b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05c828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c620 .functor BUFT 1, o0x7fb80a05c828, C4<0>, C4<0>, C4<0>;
v0x6000003602d0_0 .net8 "Bitline1", 0 0, p0x7fb80a05c7c8;  1 drivers, strength-aware
v0x600000360360_0 .net8 "Bitline2", 0 0, p0x7fb80a05c7f8;  1 drivers, strength-aware
v0x6000003603f0_0 .net "D", 0 0, L_0x600000157d40;  1 drivers
v0x600000360480_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x600000360510_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x6000003605a0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000360630_0 name=_ivl_4
v0x6000003606c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000360750_0 .net "dffOut", 0 0, v0x6000003601b0_0;  1 drivers
v0x6000003607e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a778b70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a779230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036ff00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000360000_0 .net "d", 0 0, L_0x600000157d40;  alias, 1 drivers
v0x600000360090_0 .net "q", 0 0, v0x6000003601b0_0;  alias, 1 drivers
v0x600000360120_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003601b0_0 .var "state", 0 0;
v0x600000360240_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a778ce0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c690 .functor BUFT 1, v0x600000360ab0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05cbb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c700 .functor BUFT 1, o0x7fb80a05cbb8, C4<0>, C4<0>, C4<0>;
v0x600000360bd0_0 .net8 "Bitline1", 0 0, p0x7fb80a05cb58;  1 drivers, strength-aware
v0x600000360c60_0 .net8 "Bitline2", 0 0, p0x7fb80a05cb88;  1 drivers, strength-aware
v0x600000360cf0_0 .net "D", 0 0, L_0x600000156080;  1 drivers
v0x600000360d80_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x600000360e10_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x600000360ea0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000360f30_0 name=_ivl_4
v0x600000360fc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000361050_0 .net "dffOut", 0 0, v0x600000360ab0_0;  1 drivers
v0x6000003610e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a778620 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a778ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000360870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000360900_0 .net "d", 0 0, L_0x600000156080;  alias, 1 drivers
v0x600000360990_0 .net "q", 0 0, v0x600000360ab0_0;  alias, 1 drivers
v0x600000360a20_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000360ab0_0 .var "state", 0 0;
v0x600000360b40_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a778790 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c770 .functor BUFT 1, v0x6000003613b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05cf48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c7e0 .functor BUFT 1, o0x7fb80a05cf48, C4<0>, C4<0>, C4<0>;
v0x6000003614d0_0 .net8 "Bitline1", 0 0, p0x7fb80a05cee8;  1 drivers, strength-aware
v0x600000361560_0 .net8 "Bitline2", 0 0, p0x7fb80a05cf18;  1 drivers, strength-aware
v0x6000003615f0_0 .net "D", 0 0, L_0x600000154640;  1 drivers
v0x600000361680_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x600000361710_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x6000003617a0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000361830_0 name=_ivl_4
v0x6000003618c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000361950_0 .net "dffOut", 0 0, v0x6000003613b0_0;  1 drivers
v0x6000003619e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a781d00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a778790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000361170_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000361200_0 .net "d", 0 0, L_0x600000154640;  alias, 1 drivers
v0x600000361290_0 .net "q", 0 0, v0x6000003613b0_0;  alias, 1 drivers
v0x600000361320_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003613b0_0 .var "state", 0 0;
v0x600000361440_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a781e70 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c850 .functor BUFT 1, v0x600000361cb0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05d2d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c8c0 .functor BUFT 1, o0x7fb80a05d2d8, C4<0>, C4<0>, C4<0>;
v0x600000361dd0_0 .net8 "Bitline1", 0 0, p0x7fb80a05d278;  1 drivers, strength-aware
v0x600000361e60_0 .net8 "Bitline2", 0 0, p0x7fb80a05d2a8;  1 drivers, strength-aware
v0x600000361ef0_0 .net "D", 0 0, L_0x6000001545a0;  1 drivers
v0x600000361f80_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x600000362010_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x6000003620a0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000362130_0 name=_ivl_4
v0x6000003621c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000362250_0 .net "dffOut", 0 0, v0x600000361cb0_0;  1 drivers
v0x6000003622e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a7817b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a781e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000361a70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000361b00_0 .net "d", 0 0, L_0x6000001545a0;  alias, 1 drivers
v0x600000361b90_0 .net "q", 0 0, v0x600000361cb0_0;  alias, 1 drivers
v0x600000361c20_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000361cb0_0 .var "state", 0 0;
v0x600000361d40_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a781920 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3c930 .functor BUFT 1, v0x6000003625b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05d668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3c9a0 .functor BUFT 1, o0x7fb80a05d668, C4<0>, C4<0>, C4<0>;
v0x6000003626d0_0 .net8 "Bitline1", 0 0, p0x7fb80a05d608;  1 drivers, strength-aware
v0x600000362760_0 .net8 "Bitline2", 0 0, p0x7fb80a05d638;  1 drivers, strength-aware
v0x6000003627f0_0 .net "D", 0 0, L_0x600000154500;  1 drivers
v0x600000362880_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x600000362910_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x6000003629a0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000362a30_0 name=_ivl_4
v0x600000362ac0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000362b50_0 .net "dffOut", 0 0, v0x6000003625b0_0;  1 drivers
v0x600000362be0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a781260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a781920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000362370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000362400_0 .net "d", 0 0, L_0x600000154500;  alias, 1 drivers
v0x600000362490_0 .net "q", 0 0, v0x6000003625b0_0;  alias, 1 drivers
v0x600000362520_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003625b0_0 .var "state", 0 0;
v0x600000362640_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7813d0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ca10 .functor BUFT 1, v0x600000362eb0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05d9f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ca80 .functor BUFT 1, o0x7fb80a05d9f8, C4<0>, C4<0>, C4<0>;
v0x600000362fd0_0 .net8 "Bitline1", 0 0, p0x7fb80a05d998;  1 drivers, strength-aware
v0x600000363060_0 .net8 "Bitline2", 0 0, p0x7fb80a05d9c8;  1 drivers, strength-aware
v0x6000003630f0_0 .net "D", 0 0, L_0x600000154460;  1 drivers
v0x600000363180_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x600000363210_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x6000003632a0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000363330_0 name=_ivl_4
v0x6000003633c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000363450_0 .net "dffOut", 0 0, v0x600000362eb0_0;  1 drivers
v0x6000003634e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a780d10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7813d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000362c70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000362d00_0 .net "d", 0 0, L_0x600000154460;  alias, 1 drivers
v0x600000362d90_0 .net "q", 0 0, v0x600000362eb0_0;  alias, 1 drivers
v0x600000362e20_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000362eb0_0 .var "state", 0 0;
v0x600000362f40_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a780e80 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a77c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3caf0 .functor BUFT 1, v0x6000003637b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05dd88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3cb60 .functor BUFT 1, o0x7fb80a05dd88, C4<0>, C4<0>, C4<0>;
v0x6000003638d0_0 .net8 "Bitline1", 0 0, p0x7fb80a05dd28;  1 drivers, strength-aware
v0x600000363960_0 .net8 "Bitline2", 0 0, p0x7fb80a05dd58;  1 drivers, strength-aware
v0x6000003639f0_0 .net "D", 0 0, L_0x6000001543c0;  1 drivers
v0x600000363a80_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31a28;  alias, 1 drivers
v0x600000363b10_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31a70;  alias, 1 drivers
v0x600000363ba0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000363c30_0 name=_ivl_4
v0x600000363cc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000363d50_0 .net "dffOut", 0 0, v0x6000003637b0_0;  1 drivers
v0x600000363de0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a7807c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a780e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000363570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000363600_0 .net "d", 0 0, L_0x6000001543c0;  alias, 1 drivers
v0x600000363690_0 .net "q", 0 0, v0x6000003637b0_0;  alias, 1 drivers
v0x600000363720_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003637b0_0 .var "state", 0 0;
v0x600000363840_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a780470 .scope module, "instruction_reg" "Register" 13 80, 14 100 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000037d440_0 .net8 "Bitline1", 15 0, p0x7fb80a061aa8;  alias, 0 drivers, strength-aware
o0x7fb80a061ad8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003002020 .island tran;
p0x7fb80a061ad8 .port I0x600003002020, o0x7fb80a061ad8;
v0x60000037d4d0_0 .net8 "Bitline2", 15 0, p0x7fb80a061ad8;  0 drivers, strength-aware
v0x60000037d560_0 .net8 "D", 15 0, p0x7fb80a061b08;  alias, 0 drivers, strength-aware
L_0x7fb80aa31878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000037d5f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  1 drivers
L_0x7fb80aa318c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000037d680_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  1 drivers
v0x60000037d710_0 .net "WriteReg", 0 0, L_0x600001b01260;  alias, 1 drivers
v0x60000037d7a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037d830_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
L_0x60000016d540 .part p0x7fb80a061b08, 0, 1;
L_0x60000016d4a0 .part p0x7fb80a061b08, 1, 1;
L_0x60000016d400 .part p0x7fb80a061b08, 2, 1;
L_0x60000016d360 .part p0x7fb80a061b08, 3, 1;
L_0x60000016d2c0 .part p0x7fb80a061b08, 4, 1;
L_0x60000016b700 .part p0x7fb80a061b08, 5, 1;
L_0x60000016b660 .part p0x7fb80a061b08, 6, 1;
L_0x60000016b5c0 .part p0x7fb80a061b08, 7, 1;
L_0x60000016b520 .part p0x7fb80a061b08, 8, 1;
L_0x60000016b480 .part p0x7fb80a061b08, 9, 1;
L_0x60000016b3e0 .part p0x7fb80a061b08, 10, 1;
L_0x60000016b340 .part p0x7fb80a061b08, 11, 1;
L_0x60000016b2a0 .part p0x7fb80a061b08, 12, 1;
L_0x60000016b200 .part p0x7fb80a061b08, 13, 1;
L_0x60000016b160 .part p0x7fb80a061b08, 14, 1;
L_0x60000016b0c0 .part p0x7fb80a061b08, 15, 1;
p0x7fb80a05e2c8 .port I0x600003001fa0, L_0x600001b393b0;
 .tranvp 16 1 0, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a05e2c8;
p0x7fb80a05e6b8 .port I0x600003001fa0, L_0x600001b39490;
 .tranvp 16 1 1, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a05e6b8;
p0x7fb80a05ea48 .port I0x600003001fa0, L_0x600001b39570;
 .tranvp 16 1 2, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a05ea48;
p0x7fb80a05edd8 .port I0x600003001fa0, L_0x600001b39650;
 .tranvp 16 1 3, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a05edd8;
p0x7fb80a05f168 .port I0x600003001fa0, L_0x600001b39730;
 .tranvp 16 1 4, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a05f168;
p0x7fb80a05f4f8 .port I0x600003001fa0, L_0x600001b39810;
 .tranvp 16 1 5, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a05f4f8;
p0x7fb80a05f888 .port I0x600003001fa0, L_0x600001b398f0;
 .tranvp 16 1 6, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a05f888;
p0x7fb80a05fc18 .port I0x600003001fa0, L_0x600001b399d0;
 .tranvp 16 1 7, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a05fc18;
p0x7fb80a05ffa8 .port I0x600003001fa0, L_0x600001b39ab0;
 .tranvp 16 1 8, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a05ffa8;
p0x7fb80a060338 .port I0x600003001fa0, L_0x600001b39b90;
 .tranvp 16 1 9, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a060338;
p0x7fb80a0606c8 .port I0x600003001fa0, L_0x600001b39c70;
 .tranvp 16 1 10, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a0606c8;
p0x7fb80a060a58 .port I0x600003001fa0, L_0x600001b39d50;
 .tranvp 16 1 11, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a060a58;
p0x7fb80a060de8 .port I0x600003001fa0, L_0x600001b39e30;
 .tranvp 16 1 12, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a060de8;
p0x7fb80a061178 .port I0x600003001fa0, L_0x600001b39f10;
 .tranvp 16 1 13, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a061178;
p0x7fb80a061508 .port I0x600003001fa0, L_0x600001b39ff0;
 .tranvp 16 1 14, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a061508;
p0x7fb80a061898 .port I0x600003001fa0, L_0x600001b3a0d0;
 .tranvp 16 1 15, I0x600003001fa0, p0x7fb80a061aa8 p0x7fb80a061898;
p0x7fb80a05e2f8 .port I0x600003002020, L_0x600001b39420;
 .tranvp 16 1 0, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a05e2f8;
p0x7fb80a05e6e8 .port I0x600003002020, L_0x600001b39500;
 .tranvp 16 1 1, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a05e6e8;
p0x7fb80a05ea78 .port I0x600003002020, L_0x600001b395e0;
 .tranvp 16 1 2, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a05ea78;
p0x7fb80a05ee08 .port I0x600003002020, L_0x600001b396c0;
 .tranvp 16 1 3, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a05ee08;
p0x7fb80a05f198 .port I0x600003002020, L_0x600001b397a0;
 .tranvp 16 1 4, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a05f198;
p0x7fb80a05f528 .port I0x600003002020, L_0x600001b39880;
 .tranvp 16 1 5, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a05f528;
p0x7fb80a05f8b8 .port I0x600003002020, L_0x600001b39960;
 .tranvp 16 1 6, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a05f8b8;
p0x7fb80a05fc48 .port I0x600003002020, L_0x600001b39a40;
 .tranvp 16 1 7, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a05fc48;
p0x7fb80a05ffd8 .port I0x600003002020, L_0x600001b39b20;
 .tranvp 16 1 8, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a05ffd8;
p0x7fb80a060368 .port I0x600003002020, L_0x600001b39c00;
 .tranvp 16 1 9, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a060368;
p0x7fb80a0606f8 .port I0x600003002020, L_0x600001b39ce0;
 .tranvp 16 1 10, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a0606f8;
p0x7fb80a060a88 .port I0x600003002020, L_0x600001b39dc0;
 .tranvp 16 1 11, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a060a88;
p0x7fb80a060e18 .port I0x600003002020, L_0x600001b39ea0;
 .tranvp 16 1 12, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a060e18;
p0x7fb80a0611a8 .port I0x600003002020, L_0x600001b39f80;
 .tranvp 16 1 13, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a0611a8;
p0x7fb80a061538 .port I0x600003002020, L_0x600001b3a060;
 .tranvp 16 1 14, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a061538;
p0x7fb80a0618c8 .port I0x600003002020, L_0x600001b3a140;
 .tranvp 16 1 15, I0x600003002020, p0x7fb80a061ad8 p0x7fb80a0618c8;
S_0x7fb80a77fd20 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b393b0 .functor BUFT 1, v0x6000003645a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05e388 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39420 .functor BUFT 1, o0x7fb80a05e388, C4<0>, C4<0>, C4<0>;
v0x6000003646c0_0 .net8 "Bitline1", 0 0, p0x7fb80a05e2c8;  1 drivers, strength-aware
v0x600000364750_0 .net8 "Bitline2", 0 0, p0x7fb80a05e2f8;  1 drivers, strength-aware
v0x6000003647e0_0 .net "D", 0 0, L_0x60000016d540;  1 drivers
v0x600000364870_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x600000364900_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x600000364990_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000364a20_0 name=_ivl_4
v0x600000364ab0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000364b40_0 .net "dffOut", 0 0, v0x6000003645a0_0;  1 drivers
v0x600000364bd0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77fe90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77fd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000364360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003643f0_0 .net "d", 0 0, L_0x60000016d540;  alias, 1 drivers
v0x600000364480_0 .net "q", 0 0, v0x6000003645a0_0;  alias, 1 drivers
v0x600000364510_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003645a0_0 .var "state", 0 0;
v0x600000364630_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77f7d0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39490 .functor BUFT 1, v0x600000364ea0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05e718 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39500 .functor BUFT 1, o0x7fb80a05e718, C4<0>, C4<0>, C4<0>;
v0x600000364fc0_0 .net8 "Bitline1", 0 0, p0x7fb80a05e6b8;  1 drivers, strength-aware
v0x600000365050_0 .net8 "Bitline2", 0 0, p0x7fb80a05e6e8;  1 drivers, strength-aware
v0x6000003650e0_0 .net "D", 0 0, L_0x60000016d4a0;  1 drivers
v0x600000365170_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x600000365200_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x600000365290_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000365320_0 name=_ivl_4
v0x6000003653b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000365440_0 .net "dffOut", 0 0, v0x600000364ea0_0;  1 drivers
v0x6000003654d0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77f940 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000364c60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000364cf0_0 .net "d", 0 0, L_0x60000016d4a0;  alias, 1 drivers
v0x600000364d80_0 .net "q", 0 0, v0x600000364ea0_0;  alias, 1 drivers
v0x600000364e10_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000364ea0_0 .var "state", 0 0;
v0x600000364f30_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77f280 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39570 .functor BUFT 1, v0x6000003657a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05eaa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b395e0 .functor BUFT 1, o0x7fb80a05eaa8, C4<0>, C4<0>, C4<0>;
v0x6000003658c0_0 .net8 "Bitline1", 0 0, p0x7fb80a05ea48;  1 drivers, strength-aware
v0x600000365950_0 .net8 "Bitline2", 0 0, p0x7fb80a05ea78;  1 drivers, strength-aware
v0x6000003659e0_0 .net "D", 0 0, L_0x60000016d400;  1 drivers
v0x600000365a70_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x600000365b00_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x600000365b90_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000365c20_0 name=_ivl_4
v0x600000365cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000365d40_0 .net "dffOut", 0 0, v0x6000003657a0_0;  1 drivers
v0x600000365dd0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77f3f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77f280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000365560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003655f0_0 .net "d", 0 0, L_0x60000016d400;  alias, 1 drivers
v0x600000365680_0 .net "q", 0 0, v0x6000003657a0_0;  alias, 1 drivers
v0x600000365710_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003657a0_0 .var "state", 0 0;
v0x600000365830_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77ed30 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39650 .functor BUFT 1, v0x6000003660a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05ee38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b396c0 .functor BUFT 1, o0x7fb80a05ee38, C4<0>, C4<0>, C4<0>;
v0x6000003661c0_0 .net8 "Bitline1", 0 0, p0x7fb80a05edd8;  1 drivers, strength-aware
v0x600000366250_0 .net8 "Bitline2", 0 0, p0x7fb80a05ee08;  1 drivers, strength-aware
v0x6000003662e0_0 .net "D", 0 0, L_0x60000016d360;  1 drivers
v0x600000366370_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x600000366400_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x600000366490_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000366520_0 name=_ivl_4
v0x6000003665b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000366640_0 .net "dffOut", 0 0, v0x6000003660a0_0;  1 drivers
v0x6000003666d0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77eea0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77ed30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000365e60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000365ef0_0 .net "d", 0 0, L_0x60000016d360;  alias, 1 drivers
v0x600000365f80_0 .net "q", 0 0, v0x6000003660a0_0;  alias, 1 drivers
v0x600000366010_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003660a0_0 .var "state", 0 0;
v0x600000366130_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77e7e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39730 .functor BUFT 1, v0x6000003669a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05f1c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b397a0 .functor BUFT 1, o0x7fb80a05f1c8, C4<0>, C4<0>, C4<0>;
v0x600000366ac0_0 .net8 "Bitline1", 0 0, p0x7fb80a05f168;  1 drivers, strength-aware
v0x600000366b50_0 .net8 "Bitline2", 0 0, p0x7fb80a05f198;  1 drivers, strength-aware
v0x600000366be0_0 .net "D", 0 0, L_0x60000016d2c0;  1 drivers
v0x600000366c70_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x600000366d00_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x600000366d90_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000366e20_0 name=_ivl_4
v0x600000366eb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000366f40_0 .net "dffOut", 0 0, v0x6000003669a0_0;  1 drivers
v0x600000366fd0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77e950 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77e7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000366760_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003667f0_0 .net "d", 0 0, L_0x60000016d2c0;  alias, 1 drivers
v0x600000366880_0 .net "q", 0 0, v0x6000003669a0_0;  alias, 1 drivers
v0x600000366910_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003669a0_0 .var "state", 0 0;
v0x600000366a30_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77e290 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39810 .functor BUFT 1, v0x6000003672a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05f558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39880 .functor BUFT 1, o0x7fb80a05f558, C4<0>, C4<0>, C4<0>;
v0x6000003673c0_0 .net8 "Bitline1", 0 0, p0x7fb80a05f4f8;  1 drivers, strength-aware
v0x600000367450_0 .net8 "Bitline2", 0 0, p0x7fb80a05f528;  1 drivers, strength-aware
v0x6000003674e0_0 .net "D", 0 0, L_0x60000016b700;  1 drivers
v0x600000367570_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x600000367600_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x600000367690_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000367720_0 name=_ivl_4
v0x6000003677b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000367840_0 .net "dffOut", 0 0, v0x6000003672a0_0;  1 drivers
v0x6000003678d0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77e400 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77e290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000367060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003670f0_0 .net "d", 0 0, L_0x60000016b700;  alias, 1 drivers
v0x600000367180_0 .net "q", 0 0, v0x6000003672a0_0;  alias, 1 drivers
v0x600000367210_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003672a0_0 .var "state", 0 0;
v0x600000367330_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77dd40 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b398f0 .functor BUFT 1, v0x600000367ba0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05f8e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39960 .functor BUFT 1, o0x7fb80a05f8e8, C4<0>, C4<0>, C4<0>;
v0x600000367cc0_0 .net8 "Bitline1", 0 0, p0x7fb80a05f888;  1 drivers, strength-aware
v0x600000367d50_0 .net8 "Bitline2", 0 0, p0x7fb80a05f8b8;  1 drivers, strength-aware
v0x600000367de0_0 .net "D", 0 0, L_0x60000016b660;  1 drivers
v0x600000367e70_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x600000367f00_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x600000378000_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000378090_0 name=_ivl_4
v0x600000378120_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003781b0_0 .net "dffOut", 0 0, v0x600000367ba0_0;  1 drivers
v0x600000378240_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77deb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77dd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000367960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003679f0_0 .net "d", 0 0, L_0x60000016b660;  alias, 1 drivers
v0x600000367a80_0 .net "q", 0 0, v0x600000367ba0_0;  alias, 1 drivers
v0x600000367b10_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000367ba0_0 .var "state", 0 0;
v0x600000367c30_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77d7f0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b399d0 .functor BUFT 1, v0x600000378510_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a05fc78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39a40 .functor BUFT 1, o0x7fb80a05fc78, C4<0>, C4<0>, C4<0>;
v0x600000378630_0 .net8 "Bitline1", 0 0, p0x7fb80a05fc18;  1 drivers, strength-aware
v0x6000003786c0_0 .net8 "Bitline2", 0 0, p0x7fb80a05fc48;  1 drivers, strength-aware
v0x600000378750_0 .net "D", 0 0, L_0x60000016b5c0;  1 drivers
v0x6000003787e0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x600000378870_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x600000378900_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000378990_0 name=_ivl_4
v0x600000378a20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000378ab0_0 .net "dffOut", 0 0, v0x600000378510_0;  1 drivers
v0x600000378b40_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77d960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77d7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003782d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000378360_0 .net "d", 0 0, L_0x60000016b5c0;  alias, 1 drivers
v0x6000003783f0_0 .net "q", 0 0, v0x600000378510_0;  alias, 1 drivers
v0x600000378480_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000378510_0 .var "state", 0 0;
v0x6000003785a0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a77d2a0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39ab0 .functor BUFT 1, v0x600000378e10_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a060008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39b20 .functor BUFT 1, o0x7fb80a060008, C4<0>, C4<0>, C4<0>;
v0x600000378f30_0 .net8 "Bitline1", 0 0, p0x7fb80a05ffa8;  1 drivers, strength-aware
v0x600000378fc0_0 .net8 "Bitline2", 0 0, p0x7fb80a05ffd8;  1 drivers, strength-aware
v0x600000379050_0 .net "D", 0 0, L_0x60000016b520;  1 drivers
v0x6000003790e0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x600000379170_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x600000379200_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000379290_0 name=_ivl_4
v0x600000379320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003793b0_0 .net "dffOut", 0 0, v0x600000378e10_0;  1 drivers
v0x600000379440_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a77d410 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a77d2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000378bd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000378c60_0 .net "d", 0 0, L_0x60000016b520;  alias, 1 drivers
v0x600000378cf0_0 .net "q", 0 0, v0x600000378e10_0;  alias, 1 drivers
v0x600000378d80_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000378e10_0 .var "state", 0 0;
v0x600000378ea0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a762650 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39b90 .functor BUFT 1, v0x600000379710_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a060398 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39c00 .functor BUFT 1, o0x7fb80a060398, C4<0>, C4<0>, C4<0>;
v0x600000379830_0 .net8 "Bitline1", 0 0, p0x7fb80a060338;  1 drivers, strength-aware
v0x6000003798c0_0 .net8 "Bitline2", 0 0, p0x7fb80a060368;  1 drivers, strength-aware
v0x600000379950_0 .net "D", 0 0, L_0x60000016b480;  1 drivers
v0x6000003799e0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x600000379a70_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x600000379b00_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000379b90_0 name=_ivl_4
v0x600000379c20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000379cb0_0 .net "dffOut", 0 0, v0x600000379710_0;  1 drivers
v0x600000379d40_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a7627c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a762650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003794d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000379560_0 .net "d", 0 0, L_0x60000016b480;  alias, 1 drivers
v0x6000003795f0_0 .net "q", 0 0, v0x600000379710_0;  alias, 1 drivers
v0x600000379680_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000379710_0 .var "state", 0 0;
v0x6000003797a0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a762930 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39c70 .functor BUFT 1, v0x60000037a010_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a060728 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39ce0 .functor BUFT 1, o0x7fb80a060728, C4<0>, C4<0>, C4<0>;
v0x60000037a130_0 .net8 "Bitline1", 0 0, p0x7fb80a0606c8;  1 drivers, strength-aware
v0x60000037a1c0_0 .net8 "Bitline2", 0 0, p0x7fb80a0606f8;  1 drivers, strength-aware
v0x60000037a250_0 .net "D", 0 0, L_0x60000016b3e0;  1 drivers
v0x60000037a2e0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x60000037a370_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x60000037a400_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037a490_0 name=_ivl_4
v0x60000037a520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037a5b0_0 .net "dffOut", 0 0, v0x60000037a010_0;  1 drivers
v0x60000037a640_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a762aa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a762930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000379dd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000379e60_0 .net "d", 0 0, L_0x60000016b3e0;  alias, 1 drivers
v0x600000379ef0_0 .net "q", 0 0, v0x60000037a010_0;  alias, 1 drivers
v0x600000379f80_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037a010_0 .var "state", 0 0;
v0x60000037a0a0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75cf30 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39d50 .functor BUFT 1, v0x60000037a910_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a060ab8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39dc0 .functor BUFT 1, o0x7fb80a060ab8, C4<0>, C4<0>, C4<0>;
v0x60000037aa30_0 .net8 "Bitline1", 0 0, p0x7fb80a060a58;  1 drivers, strength-aware
v0x60000037aac0_0 .net8 "Bitline2", 0 0, p0x7fb80a060a88;  1 drivers, strength-aware
v0x60000037ab50_0 .net "D", 0 0, L_0x60000016b340;  1 drivers
v0x60000037abe0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x60000037ac70_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x60000037ad00_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037ad90_0 name=_ivl_4
v0x60000037ae20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037aeb0_0 .net "dffOut", 0 0, v0x60000037a910_0;  1 drivers
v0x60000037af40_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75d0a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75cf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037a6d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037a760_0 .net "d", 0 0, L_0x60000016b340;  alias, 1 drivers
v0x60000037a7f0_0 .net "q", 0 0, v0x60000037a910_0;  alias, 1 drivers
v0x60000037a880_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037a910_0 .var "state", 0 0;
v0x60000037a9a0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75d210 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39e30 .functor BUFT 1, v0x60000037b210_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a060e48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39ea0 .functor BUFT 1, o0x7fb80a060e48, C4<0>, C4<0>, C4<0>;
v0x60000037b330_0 .net8 "Bitline1", 0 0, p0x7fb80a060de8;  1 drivers, strength-aware
v0x60000037b3c0_0 .net8 "Bitline2", 0 0, p0x7fb80a060e18;  1 drivers, strength-aware
v0x60000037b450_0 .net "D", 0 0, L_0x60000016b2a0;  1 drivers
v0x60000037b4e0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x60000037b570_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x60000037b600_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037b690_0 name=_ivl_4
v0x60000037b720_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037b7b0_0 .net "dffOut", 0 0, v0x60000037b210_0;  1 drivers
v0x60000037b840_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75d380 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75d210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037afd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037b060_0 .net "d", 0 0, L_0x60000016b2a0;  alias, 1 drivers
v0x60000037b0f0_0 .net "q", 0 0, v0x60000037b210_0;  alias, 1 drivers
v0x60000037b180_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037b210_0 .var "state", 0 0;
v0x60000037b2a0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a762100 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39f10 .functor BUFT 1, v0x60000037bb10_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0611d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39f80 .functor BUFT 1, o0x7fb80a0611d8, C4<0>, C4<0>, C4<0>;
v0x60000037bc30_0 .net8 "Bitline1", 0 0, p0x7fb80a061178;  1 drivers, strength-aware
v0x60000037bcc0_0 .net8 "Bitline2", 0 0, p0x7fb80a0611a8;  1 drivers, strength-aware
v0x60000037bd50_0 .net "D", 0 0, L_0x60000016b200;  1 drivers
v0x60000037bde0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x60000037be70_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x60000037bf00_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037c000_0 name=_ivl_4
v0x60000037c090_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037c120_0 .net "dffOut", 0 0, v0x60000037bb10_0;  1 drivers
v0x60000037c1b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a762270 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a762100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037b8d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037b960_0 .net "d", 0 0, L_0x60000016b200;  alias, 1 drivers
v0x60000037b9f0_0 .net "q", 0 0, v0x60000037bb10_0;  alias, 1 drivers
v0x60000037ba80_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037bb10_0 .var "state", 0 0;
v0x60000037bba0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a761bb0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39ff0 .functor BUFT 1, v0x60000037c480_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a061568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a060 .functor BUFT 1, o0x7fb80a061568, C4<0>, C4<0>, C4<0>;
v0x60000037c5a0_0 .net8 "Bitline1", 0 0, p0x7fb80a061508;  1 drivers, strength-aware
v0x60000037c630_0 .net8 "Bitline2", 0 0, p0x7fb80a061538;  1 drivers, strength-aware
v0x60000037c6c0_0 .net "D", 0 0, L_0x60000016b160;  1 drivers
v0x60000037c750_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x60000037c7e0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x60000037c870_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037c900_0 name=_ivl_4
v0x60000037c990_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037ca20_0 .net "dffOut", 0 0, v0x60000037c480_0;  1 drivers
v0x60000037cab0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a761d20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a761bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037c240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037c2d0_0 .net "d", 0 0, L_0x60000016b160;  alias, 1 drivers
v0x60000037c360_0 .net "q", 0 0, v0x60000037c480_0;  alias, 1 drivers
v0x60000037c3f0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037c480_0 .var "state", 0 0;
v0x60000037c510_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a761660 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a780470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a0d0 .functor BUFT 1, v0x60000037cd80_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0618f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a140 .functor BUFT 1, o0x7fb80a0618f8, C4<0>, C4<0>, C4<0>;
v0x60000037cea0_0 .net8 "Bitline1", 0 0, p0x7fb80a061898;  1 drivers, strength-aware
v0x60000037cf30_0 .net8 "Bitline2", 0 0, p0x7fb80a0618c8;  1 drivers, strength-aware
v0x60000037cfc0_0 .net "D", 0 0, L_0x60000016b0c0;  1 drivers
v0x60000037d050_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31878;  alias, 1 drivers
v0x60000037d0e0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa318c0;  alias, 1 drivers
v0x60000037d170_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037d200_0 name=_ivl_4
v0x60000037d290_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037d320_0 .net "dffOut", 0 0, v0x60000037cd80_0;  1 drivers
v0x60000037d3b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a7617d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a761660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037cb40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037cbd0_0 .net "d", 0 0, L_0x60000016b0c0;  alias, 1 drivers
v0x60000037cc60_0 .net "q", 0 0, v0x60000037cd80_0;  alias, 1 drivers
v0x60000037ccf0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037cd80_0 .var "state", 0 0;
v0x60000037ce10_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a760bc0 .scope module, "newPC_reg" "Register" 13 95, 14 100 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003769a0_0 .net8 "Bitline1", 15 0, p0x7fb80a065618;  alias, 0 drivers, strength-aware
o0x7fb80a065648 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d520 .island tran;
p0x7fb80a065648 .port I0x60000300d520, o0x7fb80a065648;
v0x600000376a30_0 .net8 "Bitline2", 15 0, p0x7fb80a065648;  0 drivers, strength-aware
v0x600000376ac0_0 .net8 "D", 15 0, p0x7fb80a065678;  alias, 0 drivers, strength-aware
L_0x7fb80aa31b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000376b50_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  1 drivers
L_0x7fb80aa31b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000376be0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  1 drivers
v0x600000376c70_0 .net "WriteReg", 0 0, L_0x600001b01260;  alias, 1 drivers
v0x600000376d00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000376d90_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
L_0x600000153160 .part p0x7fb80a065678, 0, 1;
L_0x6000001530c0 .part p0x7fb80a065678, 1, 1;
L_0x600000153020 .part p0x7fb80a065678, 2, 1;
L_0x600000152f80 .part p0x7fb80a065678, 3, 1;
L_0x600000152ee0 .part p0x7fb80a065678, 4, 1;
L_0x600000152e40 .part p0x7fb80a065678, 5, 1;
L_0x600000152da0 .part p0x7fb80a065678, 6, 1;
L_0x600000152d00 .part p0x7fb80a065678, 7, 1;
L_0x600000152c60 .part p0x7fb80a065678, 8, 1;
L_0x600000152bc0 .part p0x7fb80a065678, 9, 1;
L_0x600000152b20 .part p0x7fb80a065678, 10, 1;
L_0x600000151680 .part p0x7fb80a065678, 11, 1;
L_0x6000001515e0 .part p0x7fb80a065678, 12, 1;
L_0x600000151540 .part p0x7fb80a065678, 13, 1;
L_0x6000001514a0 .part p0x7fb80a065678, 14, 1;
L_0x600000151400 .part p0x7fb80a065678, 15, 1;
p0x7fb80a061e38 .port I0x6000030021a0, L_0x600001b3d9d0;
 .tranvp 16 1 0, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a061e38;
p0x7fb80a062228 .port I0x6000030021a0, L_0x600001b3dab0;
 .tranvp 16 1 1, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a062228;
p0x7fb80a0625b8 .port I0x6000030021a0, L_0x600001b3db90;
 .tranvp 16 1 2, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a0625b8;
p0x7fb80a062948 .port I0x6000030021a0, L_0x600001b3dc70;
 .tranvp 16 1 3, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a062948;
p0x7fb80a062cd8 .port I0x6000030021a0, L_0x600001b3dd50;
 .tranvp 16 1 4, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a062cd8;
p0x7fb80a063068 .port I0x6000030021a0, L_0x600001b3de30;
 .tranvp 16 1 5, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a063068;
p0x7fb80a0633f8 .port I0x6000030021a0, L_0x600001b3df10;
 .tranvp 16 1 6, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a0633f8;
p0x7fb80a063788 .port I0x6000030021a0, L_0x600001b3dff0;
 .tranvp 16 1 7, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a063788;
p0x7fb80a063b18 .port I0x6000030021a0, L_0x600001b3e0d0;
 .tranvp 16 1 8, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a063b18;
p0x7fb80a063ea8 .port I0x6000030021a0, L_0x600001b3e1b0;
 .tranvp 16 1 9, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a063ea8;
p0x7fb80a064238 .port I0x6000030021a0, L_0x600001b3e290;
 .tranvp 16 1 10, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a064238;
p0x7fb80a0645c8 .port I0x6000030021a0, L_0x600001b3e370;
 .tranvp 16 1 11, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a0645c8;
p0x7fb80a064958 .port I0x6000030021a0, L_0x600001b3e450;
 .tranvp 16 1 12, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a064958;
p0x7fb80a064ce8 .port I0x6000030021a0, L_0x600001b3e530;
 .tranvp 16 1 13, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a064ce8;
p0x7fb80a065078 .port I0x6000030021a0, L_0x600001b3e610;
 .tranvp 16 1 14, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a065078;
p0x7fb80a065408 .port I0x6000030021a0, L_0x600001b3e6f0;
 .tranvp 16 1 15, I0x6000030021a0, p0x7fb80a065618 p0x7fb80a065408;
p0x7fb80a061e68 .port I0x60000300d520, L_0x600001b3da40;
 .tranvp 16 1 0, I0x60000300d520, p0x7fb80a065648 p0x7fb80a061e68;
p0x7fb80a062258 .port I0x60000300d520, L_0x600001b3db20;
 .tranvp 16 1 1, I0x60000300d520, p0x7fb80a065648 p0x7fb80a062258;
p0x7fb80a0625e8 .port I0x60000300d520, L_0x600001b3dc00;
 .tranvp 16 1 2, I0x60000300d520, p0x7fb80a065648 p0x7fb80a0625e8;
p0x7fb80a062978 .port I0x60000300d520, L_0x600001b3dce0;
 .tranvp 16 1 3, I0x60000300d520, p0x7fb80a065648 p0x7fb80a062978;
p0x7fb80a062d08 .port I0x60000300d520, L_0x600001b3ddc0;
 .tranvp 16 1 4, I0x60000300d520, p0x7fb80a065648 p0x7fb80a062d08;
p0x7fb80a063098 .port I0x60000300d520, L_0x600001b3dea0;
 .tranvp 16 1 5, I0x60000300d520, p0x7fb80a065648 p0x7fb80a063098;
p0x7fb80a063428 .port I0x60000300d520, L_0x600001b3df80;
 .tranvp 16 1 6, I0x60000300d520, p0x7fb80a065648 p0x7fb80a063428;
p0x7fb80a0637b8 .port I0x60000300d520, L_0x600001b3e060;
 .tranvp 16 1 7, I0x60000300d520, p0x7fb80a065648 p0x7fb80a0637b8;
p0x7fb80a063b48 .port I0x60000300d520, L_0x600001b3e140;
 .tranvp 16 1 8, I0x60000300d520, p0x7fb80a065648 p0x7fb80a063b48;
p0x7fb80a063ed8 .port I0x60000300d520, L_0x600001b3e220;
 .tranvp 16 1 9, I0x60000300d520, p0x7fb80a065648 p0x7fb80a063ed8;
p0x7fb80a064268 .port I0x60000300d520, L_0x600001b3e300;
 .tranvp 16 1 10, I0x60000300d520, p0x7fb80a065648 p0x7fb80a064268;
p0x7fb80a0645f8 .port I0x60000300d520, L_0x600001b3e3e0;
 .tranvp 16 1 11, I0x60000300d520, p0x7fb80a065648 p0x7fb80a0645f8;
p0x7fb80a064988 .port I0x60000300d520, L_0x600001b3e4c0;
 .tranvp 16 1 12, I0x60000300d520, p0x7fb80a065648 p0x7fb80a064988;
p0x7fb80a064d18 .port I0x60000300d520, L_0x600001b3e5a0;
 .tranvp 16 1 13, I0x60000300d520, p0x7fb80a065648 p0x7fb80a064d18;
p0x7fb80a0650a8 .port I0x60000300d520, L_0x600001b3e680;
 .tranvp 16 1 14, I0x60000300d520, p0x7fb80a065648 p0x7fb80a0650a8;
p0x7fb80a065438 .port I0x60000300d520, L_0x600001b3e760;
 .tranvp 16 1 15, I0x60000300d520, p0x7fb80a065648 p0x7fb80a065438;
S_0x7fb80a760d30 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d9d0 .functor BUFT 1, v0x60000037db00_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a061ef8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3da40 .functor BUFT 1, o0x7fb80a061ef8, C4<0>, C4<0>, C4<0>;
v0x60000037dc20_0 .net8 "Bitline1", 0 0, p0x7fb80a061e38;  1 drivers, strength-aware
v0x60000037dcb0_0 .net8 "Bitline2", 0 0, p0x7fb80a061e68;  1 drivers, strength-aware
v0x60000037dd40_0 .net "D", 0 0, L_0x600000153160;  1 drivers
v0x60000037ddd0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x60000037de60_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x60000037def0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037df80_0 name=_ivl_4
v0x60000037e010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037e0a0_0 .net "dffOut", 0 0, v0x60000037db00_0;  1 drivers
v0x60000037e130_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a760670 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a760d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037d8c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037d950_0 .net "d", 0 0, L_0x600000153160;  alias, 1 drivers
v0x60000037d9e0_0 .net "q", 0 0, v0x60000037db00_0;  alias, 1 drivers
v0x60000037da70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037db00_0 .var "state", 0 0;
v0x60000037db90_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7607e0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3dab0 .functor BUFT 1, v0x60000037e400_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a062288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3db20 .functor BUFT 1, o0x7fb80a062288, C4<0>, C4<0>, C4<0>;
v0x60000037e520_0 .net8 "Bitline1", 0 0, p0x7fb80a062228;  1 drivers, strength-aware
v0x60000037e5b0_0 .net8 "Bitline2", 0 0, p0x7fb80a062258;  1 drivers, strength-aware
v0x60000037e640_0 .net "D", 0 0, L_0x6000001530c0;  1 drivers
v0x60000037e6d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x60000037e760_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x60000037e7f0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037e880_0 name=_ivl_4
v0x60000037e910_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037e9a0_0 .net "dffOut", 0 0, v0x60000037e400_0;  1 drivers
v0x60000037ea30_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a760120 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7607e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037e1c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037e250_0 .net "d", 0 0, L_0x6000001530c0;  alias, 1 drivers
v0x60000037e2e0_0 .net "q", 0 0, v0x60000037e400_0;  alias, 1 drivers
v0x60000037e370_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037e400_0 .var "state", 0 0;
v0x60000037e490_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a760290 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3db90 .functor BUFT 1, v0x60000037ed00_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a062618 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3dc00 .functor BUFT 1, o0x7fb80a062618, C4<0>, C4<0>, C4<0>;
v0x60000037ee20_0 .net8 "Bitline1", 0 0, p0x7fb80a0625b8;  1 drivers, strength-aware
v0x60000037eeb0_0 .net8 "Bitline2", 0 0, p0x7fb80a0625e8;  1 drivers, strength-aware
v0x60000037ef40_0 .net "D", 0 0, L_0x600000153020;  1 drivers
v0x60000037efd0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x60000037f060_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x60000037f0f0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037f180_0 name=_ivl_4
v0x60000037f210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037f2a0_0 .net "dffOut", 0 0, v0x60000037ed00_0;  1 drivers
v0x60000037f330_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75fbd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a760290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037eac0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037eb50_0 .net "d", 0 0, L_0x600000153020;  alias, 1 drivers
v0x60000037ebe0_0 .net "q", 0 0, v0x60000037ed00_0;  alias, 1 drivers
v0x60000037ec70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037ed00_0 .var "state", 0 0;
v0x60000037ed90_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75fd40 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3dc70 .functor BUFT 1, v0x60000037f600_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0629a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3dce0 .functor BUFT 1, o0x7fb80a0629a8, C4<0>, C4<0>, C4<0>;
v0x60000037f720_0 .net8 "Bitline1", 0 0, p0x7fb80a062948;  1 drivers, strength-aware
v0x60000037f7b0_0 .net8 "Bitline2", 0 0, p0x7fb80a062978;  1 drivers, strength-aware
v0x60000037f840_0 .net "D", 0 0, L_0x600000152f80;  1 drivers
v0x60000037f8d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x60000037f960_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x60000037f9f0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037fa80_0 name=_ivl_4
v0x60000037fb10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037fba0_0 .net "dffOut", 0 0, v0x60000037f600_0;  1 drivers
v0x60000037fc30_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75f680 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75fd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037f3c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037f450_0 .net "d", 0 0, L_0x600000152f80;  alias, 1 drivers
v0x60000037f4e0_0 .net "q", 0 0, v0x60000037f600_0;  alias, 1 drivers
v0x60000037f570_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037f600_0 .var "state", 0 0;
v0x60000037f690_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75f7f0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3dd50 .functor BUFT 1, v0x60000037ff00_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a062d38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ddc0 .functor BUFT 1, o0x7fb80a062d38, C4<0>, C4<0>, C4<0>;
v0x600000370090_0 .net8 "Bitline1", 0 0, p0x7fb80a062cd8;  1 drivers, strength-aware
v0x600000370120_0 .net8 "Bitline2", 0 0, p0x7fb80a062d08;  1 drivers, strength-aware
v0x6000003701b0_0 .net "D", 0 0, L_0x600000152ee0;  1 drivers
v0x600000370240_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x6000003702d0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x600000370360_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003703f0_0 name=_ivl_4
v0x600000370480_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000370510_0 .net "dffOut", 0 0, v0x60000037ff00_0;  1 drivers
v0x6000003705a0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75f130 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037fcc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000037fd50_0 .net "d", 0 0, L_0x600000152ee0;  alias, 1 drivers
v0x60000037fde0_0 .net "q", 0 0, v0x60000037ff00_0;  alias, 1 drivers
v0x60000037fe70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000037ff00_0 .var "state", 0 0;
v0x600000370000_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75f2a0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3de30 .functor BUFT 1, v0x600000370870_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0630c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3dea0 .functor BUFT 1, o0x7fb80a0630c8, C4<0>, C4<0>, C4<0>;
v0x600000370990_0 .net8 "Bitline1", 0 0, p0x7fb80a063068;  1 drivers, strength-aware
v0x600000370a20_0 .net8 "Bitline2", 0 0, p0x7fb80a063098;  1 drivers, strength-aware
v0x600000370ab0_0 .net "D", 0 0, L_0x600000152e40;  1 drivers
v0x600000370b40_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x600000370bd0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x600000370c60_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000370cf0_0 name=_ivl_4
v0x600000370d80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000370e10_0 .net "dffOut", 0 0, v0x600000370870_0;  1 drivers
v0x600000370ea0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75ebe0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75f2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000370630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003706c0_0 .net "d", 0 0, L_0x600000152e40;  alias, 1 drivers
v0x600000370750_0 .net "q", 0 0, v0x600000370870_0;  alias, 1 drivers
v0x6000003707e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000370870_0 .var "state", 0 0;
v0x600000370900_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75ed50 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3df10 .functor BUFT 1, v0x600000371170_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a063458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3df80 .functor BUFT 1, o0x7fb80a063458, C4<0>, C4<0>, C4<0>;
v0x600000371290_0 .net8 "Bitline1", 0 0, p0x7fb80a0633f8;  1 drivers, strength-aware
v0x600000371320_0 .net8 "Bitline2", 0 0, p0x7fb80a063428;  1 drivers, strength-aware
v0x6000003713b0_0 .net "D", 0 0, L_0x600000152da0;  1 drivers
v0x600000371440_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x6000003714d0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x600000371560_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003715f0_0 name=_ivl_4
v0x600000371680_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000371710_0 .net "dffOut", 0 0, v0x600000371170_0;  1 drivers
v0x6000003717a0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75e690 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75ed50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000370f30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000370fc0_0 .net "d", 0 0, L_0x600000152da0;  alias, 1 drivers
v0x600000371050_0 .net "q", 0 0, v0x600000371170_0;  alias, 1 drivers
v0x6000003710e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000371170_0 .var "state", 0 0;
v0x600000371200_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75e800 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3dff0 .functor BUFT 1, v0x600000371a70_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0637e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e060 .functor BUFT 1, o0x7fb80a0637e8, C4<0>, C4<0>, C4<0>;
v0x600000371b90_0 .net8 "Bitline1", 0 0, p0x7fb80a063788;  1 drivers, strength-aware
v0x600000371c20_0 .net8 "Bitline2", 0 0, p0x7fb80a0637b8;  1 drivers, strength-aware
v0x600000371cb0_0 .net "D", 0 0, L_0x600000152d00;  1 drivers
v0x600000371d40_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x600000371dd0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x600000371e60_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000371ef0_0 name=_ivl_4
v0x600000371f80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000372010_0 .net "dffOut", 0 0, v0x600000371a70_0;  1 drivers
v0x6000003720a0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75e140 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75e800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000371830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003718c0_0 .net "d", 0 0, L_0x600000152d00;  alias, 1 drivers
v0x600000371950_0 .net "q", 0 0, v0x600000371a70_0;  alias, 1 drivers
v0x6000003719e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000371a70_0 .var "state", 0 0;
v0x600000371b00_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75e2b0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e0d0 .functor BUFT 1, v0x600000372370_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a063b78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e140 .functor BUFT 1, o0x7fb80a063b78, C4<0>, C4<0>, C4<0>;
v0x600000372490_0 .net8 "Bitline1", 0 0, p0x7fb80a063b18;  1 drivers, strength-aware
v0x600000372520_0 .net8 "Bitline2", 0 0, p0x7fb80a063b48;  1 drivers, strength-aware
v0x6000003725b0_0 .net "D", 0 0, L_0x600000152c60;  1 drivers
v0x600000372640_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x6000003726d0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x600000372760_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003727f0_0 name=_ivl_4
v0x600000372880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000372910_0 .net "dffOut", 0 0, v0x600000372370_0;  1 drivers
v0x6000003729a0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75dbf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75e2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000372130_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003721c0_0 .net "d", 0 0, L_0x600000152c60;  alias, 1 drivers
v0x600000372250_0 .net "q", 0 0, v0x600000372370_0;  alias, 1 drivers
v0x6000003722e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000372370_0 .var "state", 0 0;
v0x600000372400_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75dd60 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e1b0 .functor BUFT 1, v0x600000372c70_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a063f08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e220 .functor BUFT 1, o0x7fb80a063f08, C4<0>, C4<0>, C4<0>;
v0x600000372d90_0 .net8 "Bitline1", 0 0, p0x7fb80a063ea8;  1 drivers, strength-aware
v0x600000372e20_0 .net8 "Bitline2", 0 0, p0x7fb80a063ed8;  1 drivers, strength-aware
v0x600000372eb0_0 .net "D", 0 0, L_0x600000152bc0;  1 drivers
v0x600000372f40_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x600000372fd0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x600000373060_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003730f0_0 name=_ivl_4
v0x600000373180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000373210_0 .net "dffOut", 0 0, v0x600000372c70_0;  1 drivers
v0x6000003732a0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75d6a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75dd60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000372a30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000372ac0_0 .net "d", 0 0, L_0x600000152bc0;  alias, 1 drivers
v0x600000372b50_0 .net "q", 0 0, v0x600000372c70_0;  alias, 1 drivers
v0x600000372be0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000372c70_0 .var "state", 0 0;
v0x600000372d00_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75d810 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e290 .functor BUFT 1, v0x600000373570_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a064298 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e300 .functor BUFT 1, o0x7fb80a064298, C4<0>, C4<0>, C4<0>;
v0x600000373690_0 .net8 "Bitline1", 0 0, p0x7fb80a064238;  1 drivers, strength-aware
v0x600000373720_0 .net8 "Bitline2", 0 0, p0x7fb80a064268;  1 drivers, strength-aware
v0x6000003737b0_0 .net "D", 0 0, L_0x600000152b20;  1 drivers
v0x600000373840_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x6000003738d0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x600000373960_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003739f0_0 name=_ivl_4
v0x600000373a80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000373b10_0 .net "dffOut", 0 0, v0x600000373570_0;  1 drivers
v0x600000373ba0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a763db0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75d810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000373330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003733c0_0 .net "d", 0 0, L_0x600000152b20;  alias, 1 drivers
v0x600000373450_0 .net "q", 0 0, v0x600000373570_0;  alias, 1 drivers
v0x6000003734e0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000373570_0 .var "state", 0 0;
v0x600000373600_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a763f20 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e370 .functor BUFT 1, v0x600000373e70_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a064628 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e3e0 .functor BUFT 1, o0x7fb80a064628, C4<0>, C4<0>, C4<0>;
v0x600000374000_0 .net8 "Bitline1", 0 0, p0x7fb80a0645c8;  1 drivers, strength-aware
v0x600000374090_0 .net8 "Bitline2", 0 0, p0x7fb80a0645f8;  1 drivers, strength-aware
v0x600000374120_0 .net "D", 0 0, L_0x600000151680;  1 drivers
v0x6000003741b0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x600000374240_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x6000003742d0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000374360_0 name=_ivl_4
v0x6000003743f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000374480_0 .net "dffOut", 0 0, v0x600000373e70_0;  1 drivers
v0x600000374510_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a763860 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a763f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000373c30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000373cc0_0 .net "d", 0 0, L_0x600000151680;  alias, 1 drivers
v0x600000373d50_0 .net "q", 0 0, v0x600000373e70_0;  alias, 1 drivers
v0x600000373de0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000373e70_0 .var "state", 0 0;
v0x600000373f00_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a7639d0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e450 .functor BUFT 1, v0x6000003747e0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0649b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e4c0 .functor BUFT 1, o0x7fb80a0649b8, C4<0>, C4<0>, C4<0>;
v0x600000374900_0 .net8 "Bitline1", 0 0, p0x7fb80a064958;  1 drivers, strength-aware
v0x600000374990_0 .net8 "Bitline2", 0 0, p0x7fb80a064988;  1 drivers, strength-aware
v0x600000374a20_0 .net "D", 0 0, L_0x6000001515e0;  1 drivers
v0x600000374ab0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x600000374b40_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x600000374bd0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000374c60_0 name=_ivl_4
v0x600000374cf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000374d80_0 .net "dffOut", 0 0, v0x6000003747e0_0;  1 drivers
v0x600000374e10_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a763310 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7639d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003745a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000374630_0 .net "d", 0 0, L_0x6000001515e0;  alias, 1 drivers
v0x6000003746c0_0 .net "q", 0 0, v0x6000003747e0_0;  alias, 1 drivers
v0x600000374750_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003747e0_0 .var "state", 0 0;
v0x600000374870_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a763480 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e530 .functor BUFT 1, v0x6000003750e0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a064d48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e5a0 .functor BUFT 1, o0x7fb80a064d48, C4<0>, C4<0>, C4<0>;
v0x600000375200_0 .net8 "Bitline1", 0 0, p0x7fb80a064ce8;  1 drivers, strength-aware
v0x600000375290_0 .net8 "Bitline2", 0 0, p0x7fb80a064d18;  1 drivers, strength-aware
v0x600000375320_0 .net "D", 0 0, L_0x600000151540;  1 drivers
v0x6000003753b0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x600000375440_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x6000003754d0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000375560_0 name=_ivl_4
v0x6000003755f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000375680_0 .net "dffOut", 0 0, v0x6000003750e0_0;  1 drivers
v0x600000375710_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a762dc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a763480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000374ea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000374f30_0 .net "d", 0 0, L_0x600000151540;  alias, 1 drivers
v0x600000374fc0_0 .net "q", 0 0, v0x6000003750e0_0;  alias, 1 drivers
v0x600000375050_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003750e0_0 .var "state", 0 0;
v0x600000375170_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a762f30 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e610 .functor BUFT 1, v0x6000003759e0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0650d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e680 .functor BUFT 1, o0x7fb80a0650d8, C4<0>, C4<0>, C4<0>;
v0x600000375b00_0 .net8 "Bitline1", 0 0, p0x7fb80a065078;  1 drivers, strength-aware
v0x600000375b90_0 .net8 "Bitline2", 0 0, p0x7fb80a0650a8;  1 drivers, strength-aware
v0x600000375c20_0 .net "D", 0 0, L_0x6000001514a0;  1 drivers
v0x600000375cb0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x600000375d40_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x600000375dd0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000375e60_0 name=_ivl_4
v0x600000375ef0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000375f80_0 .net "dffOut", 0 0, v0x6000003759e0_0;  1 drivers
v0x600000376010_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75c9e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a762f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003757a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000375830_0 .net "d", 0 0, L_0x6000001514a0;  alias, 1 drivers
v0x6000003758c0_0 .net "q", 0 0, v0x6000003759e0_0;  alias, 1 drivers
v0x600000375950_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003759e0_0 .var "state", 0 0;
v0x600000375a70_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75cb50 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a760bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e6f0 .functor BUFT 1, v0x6000003762e0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a065468 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e760 .functor BUFT 1, o0x7fb80a065468, C4<0>, C4<0>, C4<0>;
v0x600000376400_0 .net8 "Bitline1", 0 0, p0x7fb80a065408;  1 drivers, strength-aware
v0x600000376490_0 .net8 "Bitline2", 0 0, p0x7fb80a065438;  1 drivers, strength-aware
v0x600000376520_0 .net "D", 0 0, L_0x600000151400;  1 drivers
v0x6000003765b0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31b48;  alias, 1 drivers
v0x600000376640_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b90;  alias, 1 drivers
v0x6000003766d0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000376760_0 name=_ivl_4
v0x6000003767f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000376880_0 .net "dffOut", 0 0, v0x6000003762e0_0;  1 drivers
v0x600000376910_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75c490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75cb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003760a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000376130_0 .net "d", 0 0, L_0x600000151400;  alias, 1 drivers
v0x6000003761c0_0 .net "q", 0 0, v0x6000003762e0_0;  alias, 1 drivers
v0x600000376250_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003762e0_0 .var "state", 0 0;
v0x600000376370_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75c140 .scope module, "oldPC_reg" "Register" 13 92, 14 100 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000030ff00_0 .net8 "Bitline1", 15 0, p0x7fb80a069188;  alias, 0 drivers, strength-aware
o0x7fb80a0691b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003002180 .island tran;
p0x7fb80a0691b8 .port I0x600003002180, o0x7fb80a0691b8;
v0x600000300000_0 .net8 "Bitline2", 15 0, p0x7fb80a0691b8;  0 drivers, strength-aware
v0x600000300090_0 .net8 "D", 15 0, p0x7fb80a0691e8;  alias, 0 drivers, strength-aware
L_0x7fb80aa31ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000300120_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  1 drivers
L_0x7fb80aa31b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003001b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  1 drivers
v0x600000300240_0 .net "WriteReg", 0 0, L_0x600001b01260;  alias, 1 drivers
v0x6000003002d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000300360_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
L_0x600000154320 .part p0x7fb80a0691e8, 0, 1;
L_0x600000154280 .part p0x7fb80a0691e8, 1, 1;
L_0x6000001541e0 .part p0x7fb80a0691e8, 2, 1;
L_0x600000154140 .part p0x7fb80a0691e8, 3, 1;
L_0x6000001540a0 .part p0x7fb80a0691e8, 4, 1;
L_0x600000154000 .part p0x7fb80a0691e8, 5, 1;
L_0x600000155d60 .part p0x7fb80a0691e8, 6, 1;
L_0x600000155cc0 .part p0x7fb80a0691e8, 7, 1;
L_0x600000155c20 .part p0x7fb80a0691e8, 8, 1;
L_0x600000155b80 .part p0x7fb80a0691e8, 9, 1;
L_0x600000155ae0 .part p0x7fb80a0691e8, 10, 1;
L_0x600000153480 .part p0x7fb80a0691e8, 11, 1;
L_0x6000001533e0 .part p0x7fb80a0691e8, 12, 1;
L_0x600000153340 .part p0x7fb80a0691e8, 13, 1;
L_0x6000001532a0 .part p0x7fb80a0691e8, 14, 1;
L_0x600000153200 .part p0x7fb80a0691e8, 15, 1;
p0x7fb80a0659a8 .port I0x600003002160, L_0x600001b3cbd0;
 .tranvp 16 1 0, I0x600003002160, p0x7fb80a069188 p0x7fb80a0659a8;
p0x7fb80a065d98 .port I0x600003002160, L_0x600001b3ccb0;
 .tranvp 16 1 1, I0x600003002160, p0x7fb80a069188 p0x7fb80a065d98;
p0x7fb80a066128 .port I0x600003002160, L_0x600001b3cd90;
 .tranvp 16 1 2, I0x600003002160, p0x7fb80a069188 p0x7fb80a066128;
p0x7fb80a0664b8 .port I0x600003002160, L_0x600001b3ce70;
 .tranvp 16 1 3, I0x600003002160, p0x7fb80a069188 p0x7fb80a0664b8;
p0x7fb80a066848 .port I0x600003002160, L_0x600001b3cf50;
 .tranvp 16 1 4, I0x600003002160, p0x7fb80a069188 p0x7fb80a066848;
p0x7fb80a066bd8 .port I0x600003002160, L_0x600001b3d030;
 .tranvp 16 1 5, I0x600003002160, p0x7fb80a069188 p0x7fb80a066bd8;
p0x7fb80a066f68 .port I0x600003002160, L_0x600001b3d110;
 .tranvp 16 1 6, I0x600003002160, p0x7fb80a069188 p0x7fb80a066f68;
p0x7fb80a0672f8 .port I0x600003002160, L_0x600001b3d1f0;
 .tranvp 16 1 7, I0x600003002160, p0x7fb80a069188 p0x7fb80a0672f8;
p0x7fb80a067688 .port I0x600003002160, L_0x600001b3d2d0;
 .tranvp 16 1 8, I0x600003002160, p0x7fb80a069188 p0x7fb80a067688;
p0x7fb80a067a18 .port I0x600003002160, L_0x600001b3d3b0;
 .tranvp 16 1 9, I0x600003002160, p0x7fb80a069188 p0x7fb80a067a18;
p0x7fb80a067da8 .port I0x600003002160, L_0x600001b3d490;
 .tranvp 16 1 10, I0x600003002160, p0x7fb80a069188 p0x7fb80a067da8;
p0x7fb80a068138 .port I0x600003002160, L_0x600001b3d570;
 .tranvp 16 1 11, I0x600003002160, p0x7fb80a069188 p0x7fb80a068138;
p0x7fb80a0684c8 .port I0x600003002160, L_0x600001b3d650;
 .tranvp 16 1 12, I0x600003002160, p0x7fb80a069188 p0x7fb80a0684c8;
p0x7fb80a068858 .port I0x600003002160, L_0x600001b3d730;
 .tranvp 16 1 13, I0x600003002160, p0x7fb80a069188 p0x7fb80a068858;
p0x7fb80a068be8 .port I0x600003002160, L_0x600001b3d810;
 .tranvp 16 1 14, I0x600003002160, p0x7fb80a069188 p0x7fb80a068be8;
p0x7fb80a068f78 .port I0x600003002160, L_0x600001b3d8f0;
 .tranvp 16 1 15, I0x600003002160, p0x7fb80a069188 p0x7fb80a068f78;
p0x7fb80a0659d8 .port I0x600003002180, L_0x600001b3cc40;
 .tranvp 16 1 0, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a0659d8;
p0x7fb80a065dc8 .port I0x600003002180, L_0x600001b3cd20;
 .tranvp 16 1 1, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a065dc8;
p0x7fb80a066158 .port I0x600003002180, L_0x600001b3ce00;
 .tranvp 16 1 2, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a066158;
p0x7fb80a0664e8 .port I0x600003002180, L_0x600001b3cee0;
 .tranvp 16 1 3, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a0664e8;
p0x7fb80a066878 .port I0x600003002180, L_0x600001b3cfc0;
 .tranvp 16 1 4, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a066878;
p0x7fb80a066c08 .port I0x600003002180, L_0x600001b3d0a0;
 .tranvp 16 1 5, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a066c08;
p0x7fb80a066f98 .port I0x600003002180, L_0x600001b3d180;
 .tranvp 16 1 6, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a066f98;
p0x7fb80a067328 .port I0x600003002180, L_0x600001b3d260;
 .tranvp 16 1 7, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a067328;
p0x7fb80a0676b8 .port I0x600003002180, L_0x600001b3d340;
 .tranvp 16 1 8, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a0676b8;
p0x7fb80a067a48 .port I0x600003002180, L_0x600001b3d420;
 .tranvp 16 1 9, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a067a48;
p0x7fb80a067dd8 .port I0x600003002180, L_0x600001b3d500;
 .tranvp 16 1 10, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a067dd8;
p0x7fb80a068168 .port I0x600003002180, L_0x600001b3d5e0;
 .tranvp 16 1 11, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a068168;
p0x7fb80a0684f8 .port I0x600003002180, L_0x600001b3d6c0;
 .tranvp 16 1 12, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a0684f8;
p0x7fb80a068888 .port I0x600003002180, L_0x600001b3d7a0;
 .tranvp 16 1 13, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a068888;
p0x7fb80a068c18 .port I0x600003002180, L_0x600001b3d880;
 .tranvp 16 1 14, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a068c18;
p0x7fb80a068fa8 .port I0x600003002180, L_0x600001b3d960;
 .tranvp 16 1 15, I0x600003002180, p0x7fb80a0691b8 p0x7fb80a068fa8;
S_0x7fb80a75b9f0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3cbd0 .functor BUFT 1, v0x600000377060_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a065a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3cc40 .functor BUFT 1, o0x7fb80a065a68, C4<0>, C4<0>, C4<0>;
v0x600000377180_0 .net8 "Bitline1", 0 0, p0x7fb80a0659a8;  1 drivers, strength-aware
v0x600000377210_0 .net8 "Bitline2", 0 0, p0x7fb80a0659d8;  1 drivers, strength-aware
v0x6000003772a0_0 .net "D", 0 0, L_0x600000154320;  1 drivers
v0x600000377330_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x6000003773c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x600000377450_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003774e0_0 name=_ivl_4
v0x600000377570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000377600_0 .net "dffOut", 0 0, v0x600000377060_0;  1 drivers
v0x600000377690_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75bb60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75b9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000376e20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000376eb0_0 .net "d", 0 0, L_0x600000154320;  alias, 1 drivers
v0x600000376f40_0 .net "q", 0 0, v0x600000377060_0;  alias, 1 drivers
v0x600000376fd0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000377060_0 .var "state", 0 0;
v0x6000003770f0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75b4a0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ccb0 .functor BUFT 1, v0x600000377960_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a065df8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3cd20 .functor BUFT 1, o0x7fb80a065df8, C4<0>, C4<0>, C4<0>;
v0x600000377a80_0 .net8 "Bitline1", 0 0, p0x7fb80a065d98;  1 drivers, strength-aware
v0x600000377b10_0 .net8 "Bitline2", 0 0, p0x7fb80a065dc8;  1 drivers, strength-aware
v0x600000377ba0_0 .net "D", 0 0, L_0x600000154280;  1 drivers
v0x600000377c30_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x600000377cc0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x600000377d50_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000377de0_0 name=_ivl_4
v0x600000377e70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000377f00_0 .net "dffOut", 0 0, v0x600000377960_0;  1 drivers
v0x600000308000_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75b610 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75b4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000377720_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003777b0_0 .net "d", 0 0, L_0x600000154280;  alias, 1 drivers
v0x600000377840_0 .net "q", 0 0, v0x600000377960_0;  alias, 1 drivers
v0x6000003778d0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000377960_0 .var "state", 0 0;
v0x6000003779f0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75af50 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3cd90 .functor BUFT 1, v0x6000003082d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a066188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ce00 .functor BUFT 1, o0x7fb80a066188, C4<0>, C4<0>, C4<0>;
v0x6000003083f0_0 .net8 "Bitline1", 0 0, p0x7fb80a066128;  1 drivers, strength-aware
v0x600000308480_0 .net8 "Bitline2", 0 0, p0x7fb80a066158;  1 drivers, strength-aware
v0x600000308510_0 .net "D", 0 0, L_0x6000001541e0;  1 drivers
v0x6000003085a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x600000308630_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x6000003086c0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000308750_0 name=_ivl_4
v0x6000003087e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000308870_0 .net "dffOut", 0 0, v0x6000003082d0_0;  1 drivers
v0x600000308900_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75b0c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75af50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000308090_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000308120_0 .net "d", 0 0, L_0x6000001541e0;  alias, 1 drivers
v0x6000003081b0_0 .net "q", 0 0, v0x6000003082d0_0;  alias, 1 drivers
v0x600000308240_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003082d0_0 .var "state", 0 0;
v0x600000308360_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75aa00 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ce70 .functor BUFT 1, v0x600000308bd0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a066518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3cee0 .functor BUFT 1, o0x7fb80a066518, C4<0>, C4<0>, C4<0>;
v0x600000308cf0_0 .net8 "Bitline1", 0 0, p0x7fb80a0664b8;  1 drivers, strength-aware
v0x600000308d80_0 .net8 "Bitline2", 0 0, p0x7fb80a0664e8;  1 drivers, strength-aware
v0x600000308e10_0 .net "D", 0 0, L_0x600000154140;  1 drivers
v0x600000308ea0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x600000308f30_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x600000308fc0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000309050_0 name=_ivl_4
v0x6000003090e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000309170_0 .net "dffOut", 0 0, v0x600000308bd0_0;  1 drivers
v0x600000309200_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75ab70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75aa00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000308990_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000308a20_0 .net "d", 0 0, L_0x600000154140;  alias, 1 drivers
v0x600000308ab0_0 .net "q", 0 0, v0x600000308bd0_0;  alias, 1 drivers
v0x600000308b40_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000308bd0_0 .var "state", 0 0;
v0x600000308c60_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a75a4b0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3cf50 .functor BUFT 1, v0x6000003094d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0668a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3cfc0 .functor BUFT 1, o0x7fb80a0668a8, C4<0>, C4<0>, C4<0>;
v0x6000003095f0_0 .net8 "Bitline1", 0 0, p0x7fb80a066848;  1 drivers, strength-aware
v0x600000309680_0 .net8 "Bitline2", 0 0, p0x7fb80a066878;  1 drivers, strength-aware
v0x600000309710_0 .net "D", 0 0, L_0x6000001540a0;  1 drivers
v0x6000003097a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x600000309830_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x6000003098c0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x600000309950_0 name=_ivl_4
v0x6000003099e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000309a70_0 .net "dffOut", 0 0, v0x6000003094d0_0;  1 drivers
v0x600000309b00_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a75a620 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a75a4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000309290_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000309320_0 .net "d", 0 0, L_0x6000001540a0;  alias, 1 drivers
v0x6000003093b0_0 .net "q", 0 0, v0x6000003094d0_0;  alias, 1 drivers
v0x600000309440_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x6000003094d0_0 .var "state", 0 0;
v0x600000309560_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78b7f0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d030 .functor BUFT 1, v0x600000309dd0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a066c38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d0a0 .functor BUFT 1, o0x7fb80a066c38, C4<0>, C4<0>, C4<0>;
v0x600000309ef0_0 .net8 "Bitline1", 0 0, p0x7fb80a066bd8;  1 drivers, strength-aware
v0x600000309f80_0 .net8 "Bitline2", 0 0, p0x7fb80a066c08;  1 drivers, strength-aware
v0x60000030a010_0 .net "D", 0 0, L_0x600000154000;  1 drivers
v0x60000030a0a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030a130_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030a1c0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030a250_0 name=_ivl_4
v0x60000030a2e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030a370_0 .net "dffOut", 0 0, v0x600000309dd0_0;  1 drivers
v0x60000030a400_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78b960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78b7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000309b90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000309c20_0 .net "d", 0 0, L_0x600000154000;  alias, 1 drivers
v0x600000309cb0_0 .net "q", 0 0, v0x600000309dd0_0;  alias, 1 drivers
v0x600000309d40_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000309dd0_0 .var "state", 0 0;
v0x600000309e60_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78bad0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d110 .functor BUFT 1, v0x60000030a6d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a066fc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d180 .functor BUFT 1, o0x7fb80a066fc8, C4<0>, C4<0>, C4<0>;
v0x60000030a7f0_0 .net8 "Bitline1", 0 0, p0x7fb80a066f68;  1 drivers, strength-aware
v0x60000030a880_0 .net8 "Bitline2", 0 0, p0x7fb80a066f98;  1 drivers, strength-aware
v0x60000030a910_0 .net "D", 0 0, L_0x600000155d60;  1 drivers
v0x60000030a9a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030aa30_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030aac0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030ab50_0 name=_ivl_4
v0x60000030abe0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030ac70_0 .net "dffOut", 0 0, v0x60000030a6d0_0;  1 drivers
v0x60000030ad00_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78bc40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78bad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030a490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030a520_0 .net "d", 0 0, L_0x600000155d60;  alias, 1 drivers
v0x60000030a5b0_0 .net "q", 0 0, v0x60000030a6d0_0;  alias, 1 drivers
v0x60000030a640_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000030a6d0_0 .var "state", 0 0;
v0x60000030a760_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78bdb0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d1f0 .functor BUFT 1, v0x60000030afd0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a067358 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d260 .functor BUFT 1, o0x7fb80a067358, C4<0>, C4<0>, C4<0>;
v0x60000030b0f0_0 .net8 "Bitline1", 0 0, p0x7fb80a0672f8;  1 drivers, strength-aware
v0x60000030b180_0 .net8 "Bitline2", 0 0, p0x7fb80a067328;  1 drivers, strength-aware
v0x60000030b210_0 .net "D", 0 0, L_0x600000155cc0;  1 drivers
v0x60000030b2a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030b330_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030b3c0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030b450_0 name=_ivl_4
v0x60000030b4e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030b570_0 .net "dffOut", 0 0, v0x60000030afd0_0;  1 drivers
v0x60000030b600_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78bf20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78bdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030ad90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030ae20_0 .net "d", 0 0, L_0x600000155cc0;  alias, 1 drivers
v0x60000030aeb0_0 .net "q", 0 0, v0x60000030afd0_0;  alias, 1 drivers
v0x60000030af40_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000030afd0_0 .var "state", 0 0;
v0x60000030b060_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78c090 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d2d0 .functor BUFT 1, v0x60000030b8d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0676e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d340 .functor BUFT 1, o0x7fb80a0676e8, C4<0>, C4<0>, C4<0>;
v0x60000030b9f0_0 .net8 "Bitline1", 0 0, p0x7fb80a067688;  1 drivers, strength-aware
v0x60000030ba80_0 .net8 "Bitline2", 0 0, p0x7fb80a0676b8;  1 drivers, strength-aware
v0x60000030bb10_0 .net "D", 0 0, L_0x600000155c20;  1 drivers
v0x60000030bba0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030bc30_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030bcc0_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030bd50_0 name=_ivl_4
v0x60000030bde0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030be70_0 .net "dffOut", 0 0, v0x60000030b8d0_0;  1 drivers
v0x60000030bf00_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78c200 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78c090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030b690_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030b720_0 .net "d", 0 0, L_0x600000155c20;  alias, 1 drivers
v0x60000030b7b0_0 .net "q", 0 0, v0x60000030b8d0_0;  alias, 1 drivers
v0x60000030b840_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000030b8d0_0 .var "state", 0 0;
v0x60000030b960_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78c370 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d3b0 .functor BUFT 1, v0x60000030c240_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a067a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d420 .functor BUFT 1, o0x7fb80a067a78, C4<0>, C4<0>, C4<0>;
v0x60000030c360_0 .net8 "Bitline1", 0 0, p0x7fb80a067a18;  1 drivers, strength-aware
v0x60000030c3f0_0 .net8 "Bitline2", 0 0, p0x7fb80a067a48;  1 drivers, strength-aware
v0x60000030c480_0 .net "D", 0 0, L_0x600000155b80;  1 drivers
v0x60000030c510_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030c5a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030c630_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030c6c0_0 name=_ivl_4
v0x60000030c750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030c7e0_0 .net "dffOut", 0 0, v0x60000030c240_0;  1 drivers
v0x60000030c870_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78c4e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78c370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030c000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030c090_0 .net "d", 0 0, L_0x600000155b80;  alias, 1 drivers
v0x60000030c120_0 .net "q", 0 0, v0x60000030c240_0;  alias, 1 drivers
v0x60000030c1b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000030c240_0 .var "state", 0 0;
v0x60000030c2d0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78c650 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d490 .functor BUFT 1, v0x60000030cb40_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a067e08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d500 .functor BUFT 1, o0x7fb80a067e08, C4<0>, C4<0>, C4<0>;
v0x60000030cc60_0 .net8 "Bitline1", 0 0, p0x7fb80a067da8;  1 drivers, strength-aware
v0x60000030ccf0_0 .net8 "Bitline2", 0 0, p0x7fb80a067dd8;  1 drivers, strength-aware
v0x60000030cd80_0 .net "D", 0 0, L_0x600000155ae0;  1 drivers
v0x60000030ce10_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030cea0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030cf30_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030cfc0_0 name=_ivl_4
v0x60000030d050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030d0e0_0 .net "dffOut", 0 0, v0x60000030cb40_0;  1 drivers
v0x60000030d170_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78c7c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78c650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030c900_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030c990_0 .net "d", 0 0, L_0x600000155ae0;  alias, 1 drivers
v0x60000030ca20_0 .net "q", 0 0, v0x60000030cb40_0;  alias, 1 drivers
v0x60000030cab0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000030cb40_0 .var "state", 0 0;
v0x60000030cbd0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78c930 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d570 .functor BUFT 1, v0x60000030d440_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a068198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d5e0 .functor BUFT 1, o0x7fb80a068198, C4<0>, C4<0>, C4<0>;
v0x60000030d560_0 .net8 "Bitline1", 0 0, p0x7fb80a068138;  1 drivers, strength-aware
v0x60000030d5f0_0 .net8 "Bitline2", 0 0, p0x7fb80a068168;  1 drivers, strength-aware
v0x60000030d680_0 .net "D", 0 0, L_0x600000153480;  1 drivers
v0x60000030d710_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030d7a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030d830_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030d8c0_0 name=_ivl_4
v0x60000030d950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030d9e0_0 .net "dffOut", 0 0, v0x60000030d440_0;  1 drivers
v0x60000030da70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78caa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78c930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030d200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030d290_0 .net "d", 0 0, L_0x600000153480;  alias, 1 drivers
v0x60000030d320_0 .net "q", 0 0, v0x60000030d440_0;  alias, 1 drivers
v0x60000030d3b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000030d440_0 .var "state", 0 0;
v0x60000030d4d0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78cc10 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d650 .functor BUFT 1, v0x60000030dd40_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a068528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d6c0 .functor BUFT 1, o0x7fb80a068528, C4<0>, C4<0>, C4<0>;
v0x60000030de60_0 .net8 "Bitline1", 0 0, p0x7fb80a0684c8;  1 drivers, strength-aware
v0x60000030def0_0 .net8 "Bitline2", 0 0, p0x7fb80a0684f8;  1 drivers, strength-aware
v0x60000030df80_0 .net "D", 0 0, L_0x6000001533e0;  1 drivers
v0x60000030e010_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030e0a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030e130_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030e1c0_0 name=_ivl_4
v0x60000030e250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030e2e0_0 .net "dffOut", 0 0, v0x60000030dd40_0;  1 drivers
v0x60000030e370_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78cd80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78cc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030db00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030db90_0 .net "d", 0 0, L_0x6000001533e0;  alias, 1 drivers
v0x60000030dc20_0 .net "q", 0 0, v0x60000030dd40_0;  alias, 1 drivers
v0x60000030dcb0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000030dd40_0 .var "state", 0 0;
v0x60000030ddd0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78cef0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d730 .functor BUFT 1, v0x60000030e640_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0688b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d7a0 .functor BUFT 1, o0x7fb80a0688b8, C4<0>, C4<0>, C4<0>;
v0x60000030e760_0 .net8 "Bitline1", 0 0, p0x7fb80a068858;  1 drivers, strength-aware
v0x60000030e7f0_0 .net8 "Bitline2", 0 0, p0x7fb80a068888;  1 drivers, strength-aware
v0x60000030e880_0 .net "D", 0 0, L_0x600000153340;  1 drivers
v0x60000030e910_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030e9a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030ea30_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030eac0_0 name=_ivl_4
v0x60000030eb50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030ebe0_0 .net "dffOut", 0 0, v0x60000030e640_0;  1 drivers
v0x60000030ec70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78d060 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78cef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030e400_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030e490_0 .net "d", 0 0, L_0x600000153340;  alias, 1 drivers
v0x60000030e520_0 .net "q", 0 0, v0x60000030e640_0;  alias, 1 drivers
v0x60000030e5b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000030e640_0 .var "state", 0 0;
v0x60000030e6d0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78d1d0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d810 .functor BUFT 1, v0x60000030ef40_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a068c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d880 .functor BUFT 1, o0x7fb80a068c48, C4<0>, C4<0>, C4<0>;
v0x60000030f060_0 .net8 "Bitline1", 0 0, p0x7fb80a068be8;  1 drivers, strength-aware
v0x60000030f0f0_0 .net8 "Bitline2", 0 0, p0x7fb80a068c18;  1 drivers, strength-aware
v0x60000030f180_0 .net "D", 0 0, L_0x6000001532a0;  1 drivers
v0x60000030f210_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030f2a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030f330_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030f3c0_0 name=_ivl_4
v0x60000030f450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030f4e0_0 .net "dffOut", 0 0, v0x60000030ef40_0;  1 drivers
v0x60000030f570_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78d340 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78d1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030ed00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030ed90_0 .net "d", 0 0, L_0x6000001532a0;  alias, 1 drivers
v0x60000030ee20_0 .net "q", 0 0, v0x60000030ef40_0;  alias, 1 drivers
v0x60000030eeb0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000030ef40_0 .var "state", 0 0;
v0x60000030efd0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78d4b0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a75c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3d8f0 .functor BUFT 1, v0x60000030f840_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a068fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3d960 .functor BUFT 1, o0x7fb80a068fd8, C4<0>, C4<0>, C4<0>;
v0x60000030f960_0 .net8 "Bitline1", 0 0, p0x7fb80a068f78;  1 drivers, strength-aware
v0x60000030f9f0_0 .net8 "Bitline2", 0 0, p0x7fb80a068fa8;  1 drivers, strength-aware
v0x60000030fa80_0 .net "D", 0 0, L_0x600000153200;  1 drivers
v0x60000030fb10_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31ab8;  alias, 1 drivers
v0x60000030fba0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31b00;  alias, 1 drivers
v0x60000030fc30_0 .net "WriteEnable", 0 0, L_0x600001b01260;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030fcc0_0 name=_ivl_4
v0x60000030fd50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030fde0_0 .net "dffOut", 0 0, v0x60000030f840_0;  1 drivers
v0x60000030fe70_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
S_0x7fb80a78d620 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78d4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030f600_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000030f690_0 .net "d", 0 0, L_0x600000153200;  alias, 1 drivers
v0x60000030f720_0 .net "q", 0 0, v0x60000030f840_0;  alias, 1 drivers
v0x60000030f7b0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x60000030f840_0 .var "state", 0 0;
v0x60000030f8d0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78db90 .scope module, "reg_dest_dff[0]" "dff" 13 75, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003003f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000300480_0 .net "d", 0 0, L_0x60000016f200;  1 drivers
v0x600000300510_0 .net "q", 0 0, v0x600000300630_0;  1 drivers
v0x6000003005a0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000300630_0 .var "state", 0 0;
v0x6000003006c0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78dd00 .scope module, "reg_dest_dff[1]" "dff" 13 75, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000300750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003007e0_0 .net "d", 0 0, L_0x60000016f160;  1 drivers
v0x600000300870_0 .net "q", 0 0, v0x600000300990_0;  1 drivers
v0x600000300900_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000300990_0 .var "state", 0 0;
v0x600000300a20_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78de70 .scope module, "reg_dest_dff[2]" "dff" 13 75, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000300ab0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000300b40_0 .net "d", 0 0, L_0x60000016f0c0;  1 drivers
v0x600000300bd0_0 .net "q", 0 0, v0x600000300cf0_0;  1 drivers
v0x600000300c60_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000300cf0_0 .var "state", 0 0;
v0x600000300d80_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78dfe0 .scope module, "reg_dest_dff[3]" "dff" 13 75, 14 2 0, S_0x7fb80a351c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000300e10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000300ea0_0 .net "d", 0 0, L_0x60000016dc20;  1 drivers
v0x600000300f30_0 .net "q", 0 0, v0x600000301050_0;  1 drivers
v0x600000300fc0_0 .net "rst", 0 0, L_0x600001b011f0;  alias, 1 drivers
v0x600000301050_0 .var "state", 0 0;
v0x6000003010e0_0 .net "wen", 0 0, L_0x600001b01260;  alias, 1 drivers
S_0x7fb80a78e350 .scope module, "M_W_flops0" "M_W_Flops" 4 321, 15 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "halt_in";
    .port_info 4 /OUTPUT 1 "halt_out";
    .port_info 5 /INPUT 1 "MemtoReg_in";
    .port_info 6 /OUTPUT 1 "MemtoReg_out";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /INPUT 1 "SavePC_in";
    .port_info 10 /OUTPUT 1 "SavePC_out";
    .port_info 11 /INPUT 16 "instruction_in";
    .port_info 12 /OUTPUT 16 "instruction_out";
    .port_info 13 /INPUT 16 "ALUresult_in";
    .port_info 14 /OUTPUT 16 "ALUresult_out";
    .port_info 15 /INPUT 16 "mem_in";
    .port_info 16 /OUTPUT 16 "mem_out";
    .port_info 17 /INPUT 16 "oldPC_in";
    .port_info 18 /OUTPUT 16 "oldPC_out";
    .port_info 19 /INPUT 16 "newPC_in";
    .port_info 20 /OUTPUT 16 "newPC_out";
    .port_info 21 /INPUT 4 "reg_dest_in";
    .port_info 22 /OUTPUT 4 "reg_dest_out";
    .port_info 23 /NODIR 0 "";
v0x600000332ac0_0 .net8 "ALUresult_in", 15 0, p0x7fb80a06dce8;  alias, 0 drivers, strength-aware
v0x600000332b50_0 .net8 "ALUresult_out", 15 0, p0x7fb80a06dc88;  alias, 0 drivers, strength-aware
v0x600000332be0_0 .net "MemtoReg_in", 0 0, L_0x600001b0d8f0;  alias, 1 drivers
v0x600000332c70_0 .net "MemtoReg_out", 0 0, v0x60000031c1b0_0;  alias, 1 drivers
v0x600000332d00_0 .net "RegWrite_in", 0 0, v0x6000003cd9e0_0;  alias, 1 drivers
v0x600000332d90_0 .net "RegWrite_out", 0 0, v0x60000031c510_0;  alias, 1 drivers
v0x600000332e20_0 .net "SavePC_in", 0 0, L_0x600001b0d960;  alias, 1 drivers
v0x600000332eb0_0 .net "SavePC_out", 0 0, v0x60000031c870_0;  alias, 1 drivers
v0x600000332f40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000332fd0_0 .net "halt_in", 0 0, L_0x600001b0d9d0;  alias, 1 drivers
v0x600000333060_0 .net "halt_out", 0 0, v0x60000031cbd0_0;  alias, 1 drivers
v0x6000003330f0_0 .net8 "instruction_in", 15 0, p0x7fb80a071e58;  alias, 0 drivers, strength-aware
v0x600000333180_0 .net8 "instruction_out", 15 0, p0x7fb80a071df8;  alias, 0 drivers, strength-aware
v0x600000333210_0 .net "mem_in", 15 0, L_0x6000001315e0;  alias, 1 drivers
v0x6000003332a0_0 .net8 "mem_out", 15 0, p0x7fb80a076968;  alias, 0 drivers, strength-aware
v0x600000333330_0 .net8 "newPC_in", 15 0, p0x7fb80a07a538;  alias, 0 drivers, strength-aware
v0x6000003333c0_0 .net8 "newPC_out", 15 0, p0x7fb80a07a4d8;  alias, 0 drivers, strength-aware
v0x600000333450_0 .net8 "oldPC_in", 15 0, p0x7fb80a07e0a8;  alias, 0 drivers, strength-aware
v0x6000003334e0_0 .net8 "oldPC_out", 15 0, p0x7fb80a07e048;  alias, 0 drivers, strength-aware
v0x600000333570_0 .net "reg_dest_in", 3 0, L_0x6000001c8c80;  alias, 1 drivers
v0x600000333600_0 .net "reg_dest_out", 3 0, L_0x6000001df160;  alias, 1 drivers
v0x600000333690_0 .net "rst", 0 0, L_0x600001b1c700;  1 drivers
L_0x7fb80aa34020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000333720_0 .net "wen", 0 0, L_0x7fb80aa34020;  1 drivers
L_0x6000001df160 .concat [ 1 1 1 1], v0x600000331f80_0, v0x6000003322e0_0, v0x600000332640_0, v0x6000003329a0_0;
L_0x6000001df200 .part L_0x6000001c8c80, 0, 1;
L_0x6000001df2a0 .part L_0x6000001c8c80, 1, 1;
L_0x6000001df340 .part L_0x6000001c8c80, 2, 1;
L_0x6000001df3e0 .part L_0x6000001c8c80, 3, 1;
S_0x7fb80a78e700 .scope module, "ALUresult_reg" "Register" 15 47, 14 100 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000031ba80_0 .net8 "Bitline1", 15 0, p0x7fb80a06dc88;  alias, 0 drivers, strength-aware
o0x7fb80a06dcb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cf20 .island tran;
p0x7fb80a06dcb8 .port I0x60000311cf20, o0x7fb80a06dcb8;
v0x60000031bb10_0 .net8 "Bitline2", 15 0, p0x7fb80a06dcb8;  0 drivers, strength-aware
v0x60000031bba0_0 .net8 "D", 15 0, p0x7fb80a06dce8;  alias, 0 drivers, strength-aware
L_0x7fb80aa33e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000031bc30_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  1 drivers
L_0x7fb80aa33eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000031bcc0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  1 drivers
v0x60000031bd50_0 .net "WriteReg", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
v0x60000031bde0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031be70_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
L_0x6000001668a0 .part p0x7fb80a06dce8, 0, 1;
L_0x600000166940 .part p0x7fb80a06dce8, 1, 1;
L_0x6000001669e0 .part p0x7fb80a06dce8, 2, 1;
L_0x600000166a80 .part p0x7fb80a06dce8, 3, 1;
L_0x600000166b20 .part p0x7fb80a06dce8, 4, 1;
L_0x600000166bc0 .part p0x7fb80a06dce8, 5, 1;
L_0x600000166c60 .part p0x7fb80a06dce8, 6, 1;
L_0x600000166d00 .part p0x7fb80a06dce8, 7, 1;
L_0x600000166da0 .part p0x7fb80a06dce8, 8, 1;
L_0x600000166e40 .part p0x7fb80a06dce8, 9, 1;
L_0x600000166ee0 .part p0x7fb80a06dce8, 10, 1;
L_0x600000166f80 .part p0x7fb80a06dce8, 11, 1;
L_0x600000167020 .part p0x7fb80a06dce8, 12, 1;
L_0x6000001670c0 .part p0x7fb80a06dce8, 13, 1;
L_0x600000167160 .part p0x7fb80a06dce8, 14, 1;
L_0x600000167200 .part p0x7fb80a06dce8, 15, 1;
p0x7fb80a06a4a8 .port I0x60000311cf00, L_0x600001b34a10;
 .tranvp 16 1 0, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06a4a8;
p0x7fb80a06a898 .port I0x60000311cf00, L_0x600001b34af0;
 .tranvp 16 1 1, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06a898;
p0x7fb80a06ac28 .port I0x60000311cf00, L_0x600001b34bd0;
 .tranvp 16 1 2, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06ac28;
p0x7fb80a06afb8 .port I0x60000311cf00, L_0x600001b34cb0;
 .tranvp 16 1 3, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06afb8;
p0x7fb80a06b348 .port I0x60000311cf00, L_0x600001b34d90;
 .tranvp 16 1 4, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06b348;
p0x7fb80a06b6d8 .port I0x60000311cf00, L_0x600001b34e70;
 .tranvp 16 1 5, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06b6d8;
p0x7fb80a06ba68 .port I0x60000311cf00, L_0x600001b34f50;
 .tranvp 16 1 6, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06ba68;
p0x7fb80a06bdf8 .port I0x60000311cf00, L_0x600001b35030;
 .tranvp 16 1 7, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06bdf8;
p0x7fb80a06c188 .port I0x60000311cf00, L_0x600001b35110;
 .tranvp 16 1 8, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06c188;
p0x7fb80a06c518 .port I0x60000311cf00, L_0x600001b351f0;
 .tranvp 16 1 9, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06c518;
p0x7fb80a06c8a8 .port I0x60000311cf00, L_0x600001b352d0;
 .tranvp 16 1 10, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06c8a8;
p0x7fb80a06cc38 .port I0x60000311cf00, L_0x600001b353b0;
 .tranvp 16 1 11, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06cc38;
p0x7fb80a06cfc8 .port I0x60000311cf00, L_0x600001b35490;
 .tranvp 16 1 12, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06cfc8;
p0x7fb80a06d358 .port I0x60000311cf00, L_0x600001b35570;
 .tranvp 16 1 13, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06d358;
p0x7fb80a06d6e8 .port I0x60000311cf00, L_0x600001b35650;
 .tranvp 16 1 14, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06d6e8;
p0x7fb80a06da78 .port I0x60000311cf00, L_0x600001b35730;
 .tranvp 16 1 15, I0x60000311cf00, p0x7fb80a06dc88 p0x7fb80a06da78;
p0x7fb80a06a4d8 .port I0x60000311cf20, L_0x600001b34a80;
 .tranvp 16 1 0, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06a4d8;
p0x7fb80a06a8c8 .port I0x60000311cf20, L_0x600001b34b60;
 .tranvp 16 1 1, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06a8c8;
p0x7fb80a06ac58 .port I0x60000311cf20, L_0x600001b34c40;
 .tranvp 16 1 2, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06ac58;
p0x7fb80a06afe8 .port I0x60000311cf20, L_0x600001b34d20;
 .tranvp 16 1 3, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06afe8;
p0x7fb80a06b378 .port I0x60000311cf20, L_0x600001b34e00;
 .tranvp 16 1 4, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06b378;
p0x7fb80a06b708 .port I0x60000311cf20, L_0x600001b34ee0;
 .tranvp 16 1 5, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06b708;
p0x7fb80a06ba98 .port I0x60000311cf20, L_0x600001b34fc0;
 .tranvp 16 1 6, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06ba98;
p0x7fb80a06be28 .port I0x60000311cf20, L_0x600001b350a0;
 .tranvp 16 1 7, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06be28;
p0x7fb80a06c1b8 .port I0x60000311cf20, L_0x600001b35180;
 .tranvp 16 1 8, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06c1b8;
p0x7fb80a06c548 .port I0x60000311cf20, L_0x600001b35260;
 .tranvp 16 1 9, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06c548;
p0x7fb80a06c8d8 .port I0x60000311cf20, L_0x600001b35340;
 .tranvp 16 1 10, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06c8d8;
p0x7fb80a06cc68 .port I0x60000311cf20, L_0x600001b35420;
 .tranvp 16 1 11, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06cc68;
p0x7fb80a06cff8 .port I0x60000311cf20, L_0x600001b35500;
 .tranvp 16 1 12, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06cff8;
p0x7fb80a06d388 .port I0x60000311cf20, L_0x600001b355e0;
 .tranvp 16 1 13, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06d388;
p0x7fb80a06d718 .port I0x60000311cf20, L_0x600001b356c0;
 .tranvp 16 1 14, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06d718;
p0x7fb80a06daa8 .port I0x60000311cf20, L_0x600001b357a0;
 .tranvp 16 1 15, I0x60000311cf20, p0x7fb80a06dcb8 p0x7fb80a06daa8;
S_0x7fb80a78e870 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34a10 .functor BUFT 1, v0x600000302be0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06a568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34a80 .functor BUFT 1, o0x7fb80a06a568, C4<0>, C4<0>, C4<0>;
v0x600000302d00_0 .net8 "Bitline1", 0 0, p0x7fb80a06a4a8;  1 drivers, strength-aware
v0x600000302d90_0 .net8 "Bitline2", 0 0, p0x7fb80a06a4d8;  1 drivers, strength-aware
v0x600000302e20_0 .net "D", 0 0, L_0x6000001668a0;  1 drivers
v0x600000302eb0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x600000302f40_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x600000302fd0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000303060_0 name=_ivl_4
v0x6000003030f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000303180_0 .net "dffOut", 0 0, v0x600000302be0_0;  1 drivers
v0x600000303210_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a78e9e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78e870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003029a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000302a30_0 .net "d", 0 0, L_0x6000001668a0;  alias, 1 drivers
v0x600000302ac0_0 .net "q", 0 0, v0x600000302be0_0;  alias, 1 drivers
v0x600000302b50_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000302be0_0 .var "state", 0 0;
v0x600000302c70_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a78eb50 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34af0 .functor BUFT 1, v0x6000003034e0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06a8f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34b60 .functor BUFT 1, o0x7fb80a06a8f8, C4<0>, C4<0>, C4<0>;
v0x600000303600_0 .net8 "Bitline1", 0 0, p0x7fb80a06a898;  1 drivers, strength-aware
v0x600000303690_0 .net8 "Bitline2", 0 0, p0x7fb80a06a8c8;  1 drivers, strength-aware
v0x600000303720_0 .net "D", 0 0, L_0x600000166940;  1 drivers
v0x6000003037b0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x600000303840_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x6000003038d0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000303960_0 name=_ivl_4
v0x6000003039f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000303a80_0 .net "dffOut", 0 0, v0x6000003034e0_0;  1 drivers
v0x600000303b10_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a78ecc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78eb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003032a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000303330_0 .net "d", 0 0, L_0x600000166940;  alias, 1 drivers
v0x6000003033c0_0 .net "q", 0 0, v0x6000003034e0_0;  alias, 1 drivers
v0x600000303450_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003034e0_0 .var "state", 0 0;
v0x600000303570_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a78ee30 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34bd0 .functor BUFT 1, v0x600000303de0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06ac88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34c40 .functor BUFT 1, o0x7fb80a06ac88, C4<0>, C4<0>, C4<0>;
v0x600000303f00_0 .net8 "Bitline1", 0 0, p0x7fb80a06ac28;  1 drivers, strength-aware
v0x600000304000_0 .net8 "Bitline2", 0 0, p0x7fb80a06ac58;  1 drivers, strength-aware
v0x600000304090_0 .net "D", 0 0, L_0x6000001669e0;  1 drivers
v0x600000304120_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x6000003041b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x600000304240_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003042d0_0 name=_ivl_4
v0x600000304360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003043f0_0 .net "dffOut", 0 0, v0x600000303de0_0;  1 drivers
v0x600000304480_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a78efa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78ee30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000303ba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000303c30_0 .net "d", 0 0, L_0x6000001669e0;  alias, 1 drivers
v0x600000303cc0_0 .net "q", 0 0, v0x600000303de0_0;  alias, 1 drivers
v0x600000303d50_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000303de0_0 .var "state", 0 0;
v0x600000303e70_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a78f110 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34cb0 .functor BUFT 1, v0x600000304750_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06b018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34d20 .functor BUFT 1, o0x7fb80a06b018, C4<0>, C4<0>, C4<0>;
v0x600000304870_0 .net8 "Bitline1", 0 0, p0x7fb80a06afb8;  1 drivers, strength-aware
v0x600000304900_0 .net8 "Bitline2", 0 0, p0x7fb80a06afe8;  1 drivers, strength-aware
v0x600000304990_0 .net "D", 0 0, L_0x600000166a80;  1 drivers
v0x600000304a20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x600000304ab0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x600000304b40_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000304bd0_0 name=_ivl_4
v0x600000304c60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000304cf0_0 .net "dffOut", 0 0, v0x600000304750_0;  1 drivers
v0x600000304d80_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a78f280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78f110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000304510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003045a0_0 .net "d", 0 0, L_0x600000166a80;  alias, 1 drivers
v0x600000304630_0 .net "q", 0 0, v0x600000304750_0;  alias, 1 drivers
v0x6000003046c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000304750_0 .var "state", 0 0;
v0x6000003047e0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a78f3f0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34d90 .functor BUFT 1, v0x600000305050_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06b3a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34e00 .functor BUFT 1, o0x7fb80a06b3a8, C4<0>, C4<0>, C4<0>;
v0x600000305170_0 .net8 "Bitline1", 0 0, p0x7fb80a06b348;  1 drivers, strength-aware
v0x600000305200_0 .net8 "Bitline2", 0 0, p0x7fb80a06b378;  1 drivers, strength-aware
v0x600000305290_0 .net "D", 0 0, L_0x600000166b20;  1 drivers
v0x600000305320_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x6000003053b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x600000305440_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003054d0_0 name=_ivl_4
v0x600000305560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003055f0_0 .net "dffOut", 0 0, v0x600000305050_0;  1 drivers
v0x600000305680_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a78f560 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78f3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000304e10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000304ea0_0 .net "d", 0 0, L_0x600000166b20;  alias, 1 drivers
v0x600000304f30_0 .net "q", 0 0, v0x600000305050_0;  alias, 1 drivers
v0x600000304fc0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000305050_0 .var "state", 0 0;
v0x6000003050e0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a78f6d0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34e70 .functor BUFT 1, v0x600000305950_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06b738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34ee0 .functor BUFT 1, o0x7fb80a06b738, C4<0>, C4<0>, C4<0>;
v0x600000305a70_0 .net8 "Bitline1", 0 0, p0x7fb80a06b6d8;  1 drivers, strength-aware
v0x600000305b00_0 .net8 "Bitline2", 0 0, p0x7fb80a06b708;  1 drivers, strength-aware
v0x600000305b90_0 .net "D", 0 0, L_0x600000166bc0;  1 drivers
v0x600000305c20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x600000305cb0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x600000305d40_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000305dd0_0 name=_ivl_4
v0x600000305e60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000305ef0_0 .net "dffOut", 0 0, v0x600000305950_0;  1 drivers
v0x600000305f80_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a78f840 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000305710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003057a0_0 .net "d", 0 0, L_0x600000166bc0;  alias, 1 drivers
v0x600000305830_0 .net "q", 0 0, v0x600000305950_0;  alias, 1 drivers
v0x6000003058c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000305950_0 .var "state", 0 0;
v0x6000003059e0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a78f9b0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34f50 .functor BUFT 1, v0x600000306250_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06bac8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34fc0 .functor BUFT 1, o0x7fb80a06bac8, C4<0>, C4<0>, C4<0>;
v0x600000306370_0 .net8 "Bitline1", 0 0, p0x7fb80a06ba68;  1 drivers, strength-aware
v0x600000306400_0 .net8 "Bitline2", 0 0, p0x7fb80a06ba98;  1 drivers, strength-aware
v0x600000306490_0 .net "D", 0 0, L_0x600000166c60;  1 drivers
v0x600000306520_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x6000003065b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x600000306640_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003066d0_0 name=_ivl_4
v0x600000306760_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003067f0_0 .net "dffOut", 0 0, v0x600000306250_0;  1 drivers
v0x600000306880_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a78fb20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78f9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000306010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003060a0_0 .net "d", 0 0, L_0x600000166c60;  alias, 1 drivers
v0x600000306130_0 .net "q", 0 0, v0x600000306250_0;  alias, 1 drivers
v0x6000003061c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000306250_0 .var "state", 0 0;
v0x6000003062e0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a78fc90 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35030 .functor BUFT 1, v0x600000306b50_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06be58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b350a0 .functor BUFT 1, o0x7fb80a06be58, C4<0>, C4<0>, C4<0>;
v0x600000306c70_0 .net8 "Bitline1", 0 0, p0x7fb80a06bdf8;  1 drivers, strength-aware
v0x600000306d00_0 .net8 "Bitline2", 0 0, p0x7fb80a06be28;  1 drivers, strength-aware
v0x600000306d90_0 .net "D", 0 0, L_0x600000166d00;  1 drivers
v0x600000306e20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x600000306eb0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x600000306f40_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000306fd0_0 name=_ivl_4
v0x600000307060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003070f0_0 .net "dffOut", 0 0, v0x600000306b50_0;  1 drivers
v0x600000307180_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a78fe00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78fc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000306910_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003069a0_0 .net "d", 0 0, L_0x600000166d00;  alias, 1 drivers
v0x600000306a30_0 .net "q", 0 0, v0x600000306b50_0;  alias, 1 drivers
v0x600000306ac0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000306b50_0 .var "state", 0 0;
v0x600000306be0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a78ff70 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35110 .functor BUFT 1, v0x600000307450_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06c1e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35180 .functor BUFT 1, o0x7fb80a06c1e8, C4<0>, C4<0>, C4<0>;
v0x600000307570_0 .net8 "Bitline1", 0 0, p0x7fb80a06c188;  1 drivers, strength-aware
v0x600000307600_0 .net8 "Bitline2", 0 0, p0x7fb80a06c1b8;  1 drivers, strength-aware
v0x600000307690_0 .net "D", 0 0, L_0x600000166da0;  1 drivers
v0x600000307720_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x6000003077b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x600000307840_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003078d0_0 name=_ivl_4
v0x600000307960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003079f0_0 .net "dffOut", 0 0, v0x600000307450_0;  1 drivers
v0x600000307a80_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a7900e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a78ff70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000307210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003072a0_0 .net "d", 0 0, L_0x600000166da0;  alias, 1 drivers
v0x600000307330_0 .net "q", 0 0, v0x600000307450_0;  alias, 1 drivers
v0x6000003073c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000307450_0 .var "state", 0 0;
v0x6000003074e0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a790650 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b351f0 .functor BUFT 1, v0x600000307d50_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06c578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35260 .functor BUFT 1, o0x7fb80a06c578, C4<0>, C4<0>, C4<0>;
v0x600000307e70_0 .net8 "Bitline1", 0 0, p0x7fb80a06c518;  1 drivers, strength-aware
v0x600000307f00_0 .net8 "Bitline2", 0 0, p0x7fb80a06c548;  1 drivers, strength-aware
v0x600000318000_0 .net "D", 0 0, L_0x600000166e40;  1 drivers
v0x600000318090_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x600000318120_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x6000003181b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000318240_0 name=_ivl_4
v0x6000003182d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000318360_0 .net "dffOut", 0 0, v0x600000307d50_0;  1 drivers
v0x6000003183f0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a7907c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a790650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000307b10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000307ba0_0 .net "d", 0 0, L_0x600000166e40;  alias, 1 drivers
v0x600000307c30_0 .net "q", 0 0, v0x600000307d50_0;  alias, 1 drivers
v0x600000307cc0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000307d50_0 .var "state", 0 0;
v0x600000307de0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a790930 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b352d0 .functor BUFT 1, v0x6000003186c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06c908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35340 .functor BUFT 1, o0x7fb80a06c908, C4<0>, C4<0>, C4<0>;
v0x6000003187e0_0 .net8 "Bitline1", 0 0, p0x7fb80a06c8a8;  1 drivers, strength-aware
v0x600000318870_0 .net8 "Bitline2", 0 0, p0x7fb80a06c8d8;  1 drivers, strength-aware
v0x600000318900_0 .net "D", 0 0, L_0x600000166ee0;  1 drivers
v0x600000318990_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x600000318a20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x600000318ab0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000318b40_0 name=_ivl_4
v0x600000318bd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000318c60_0 .net "dffOut", 0 0, v0x6000003186c0_0;  1 drivers
v0x600000318cf0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a790aa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a790930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000318480_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000318510_0 .net "d", 0 0, L_0x600000166ee0;  alias, 1 drivers
v0x6000003185a0_0 .net "q", 0 0, v0x6000003186c0_0;  alias, 1 drivers
v0x600000318630_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003186c0_0 .var "state", 0 0;
v0x600000318750_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a790c10 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b353b0 .functor BUFT 1, v0x600000318fc0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06cc98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35420 .functor BUFT 1, o0x7fb80a06cc98, C4<0>, C4<0>, C4<0>;
v0x6000003190e0_0 .net8 "Bitline1", 0 0, p0x7fb80a06cc38;  1 drivers, strength-aware
v0x600000319170_0 .net8 "Bitline2", 0 0, p0x7fb80a06cc68;  1 drivers, strength-aware
v0x600000319200_0 .net "D", 0 0, L_0x600000166f80;  1 drivers
v0x600000319290_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x600000319320_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x6000003193b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000319440_0 name=_ivl_4
v0x6000003194d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000319560_0 .net "dffOut", 0 0, v0x600000318fc0_0;  1 drivers
v0x6000003195f0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a790d80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a790c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000318d80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000318e10_0 .net "d", 0 0, L_0x600000166f80;  alias, 1 drivers
v0x600000318ea0_0 .net "q", 0 0, v0x600000318fc0_0;  alias, 1 drivers
v0x600000318f30_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000318fc0_0 .var "state", 0 0;
v0x600000319050_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a790ef0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35490 .functor BUFT 1, v0x6000003198c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06d028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35500 .functor BUFT 1, o0x7fb80a06d028, C4<0>, C4<0>, C4<0>;
v0x6000003199e0_0 .net8 "Bitline1", 0 0, p0x7fb80a06cfc8;  1 drivers, strength-aware
v0x600000319a70_0 .net8 "Bitline2", 0 0, p0x7fb80a06cff8;  1 drivers, strength-aware
v0x600000319b00_0 .net "D", 0 0, L_0x600000167020;  1 drivers
v0x600000319b90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x600000319c20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x600000319cb0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000319d40_0 name=_ivl_4
v0x600000319dd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000319e60_0 .net "dffOut", 0 0, v0x6000003198c0_0;  1 drivers
v0x600000319ef0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a791060 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a790ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000319680_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000319710_0 .net "d", 0 0, L_0x600000167020;  alias, 1 drivers
v0x6000003197a0_0 .net "q", 0 0, v0x6000003198c0_0;  alias, 1 drivers
v0x600000319830_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003198c0_0 .var "state", 0 0;
v0x600000319950_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7911d0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35570 .functor BUFT 1, v0x60000031a1c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06d3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b355e0 .functor BUFT 1, o0x7fb80a06d3b8, C4<0>, C4<0>, C4<0>;
v0x60000031a2e0_0 .net8 "Bitline1", 0 0, p0x7fb80a06d358;  1 drivers, strength-aware
v0x60000031a370_0 .net8 "Bitline2", 0 0, p0x7fb80a06d388;  1 drivers, strength-aware
v0x60000031a400_0 .net "D", 0 0, L_0x6000001670c0;  1 drivers
v0x60000031a490_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x60000031a520_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x60000031a5b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031a640_0 name=_ivl_4
v0x60000031a6d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031a760_0 .net "dffOut", 0 0, v0x60000031a1c0_0;  1 drivers
v0x60000031a7f0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a791340 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7911d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000319f80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031a010_0 .net "d", 0 0, L_0x6000001670c0;  alias, 1 drivers
v0x60000031a0a0_0 .net "q", 0 0, v0x60000031a1c0_0;  alias, 1 drivers
v0x60000031a130_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031a1c0_0 .var "state", 0 0;
v0x60000031a250_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7914b0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35650 .functor BUFT 1, v0x60000031aac0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06d748 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b356c0 .functor BUFT 1, o0x7fb80a06d748, C4<0>, C4<0>, C4<0>;
v0x60000031abe0_0 .net8 "Bitline1", 0 0, p0x7fb80a06d6e8;  1 drivers, strength-aware
v0x60000031ac70_0 .net8 "Bitline2", 0 0, p0x7fb80a06d718;  1 drivers, strength-aware
v0x60000031ad00_0 .net "D", 0 0, L_0x600000167160;  1 drivers
v0x60000031ad90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x60000031ae20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x60000031aeb0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031af40_0 name=_ivl_4
v0x60000031afd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031b060_0 .net "dffOut", 0 0, v0x60000031aac0_0;  1 drivers
v0x60000031b0f0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a791620 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7914b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031a880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031a910_0 .net "d", 0 0, L_0x600000167160;  alias, 1 drivers
v0x60000031a9a0_0 .net "q", 0 0, v0x60000031aac0_0;  alias, 1 drivers
v0x60000031aa30_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031aac0_0 .var "state", 0 0;
v0x60000031ab50_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a791790 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a78e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35730 .functor BUFT 1, v0x60000031b3c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06dad8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b357a0 .functor BUFT 1, o0x7fb80a06dad8, C4<0>, C4<0>, C4<0>;
v0x60000031b4e0_0 .net8 "Bitline1", 0 0, p0x7fb80a06da78;  1 drivers, strength-aware
v0x60000031b570_0 .net8 "Bitline2", 0 0, p0x7fb80a06daa8;  1 drivers, strength-aware
v0x60000031b600_0 .net "D", 0 0, L_0x600000167200;  1 drivers
v0x60000031b690_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33e70;  alias, 1 drivers
v0x60000031b720_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33eb8;  alias, 1 drivers
v0x60000031b7b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031b840_0 name=_ivl_4
v0x60000031b8d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031b960_0 .net "dffOut", 0 0, v0x60000031b3c0_0;  1 drivers
v0x60000031b9f0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a791900 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a791790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031b180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031b210_0 .net "d", 0 0, L_0x600000167200;  alias, 1 drivers
v0x60000031b2a0_0 .net "q", 0 0, v0x60000031b3c0_0;  alias, 1 drivers
v0x60000031b330_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031b3c0_0 .var "state", 0 0;
v0x60000031b450_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a790250 .scope module, "MemtoReg_dff" "dff" 15 33, 14 2 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031bf00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031c000_0 .net "d", 0 0, L_0x600001b0d8f0;  alias, 1 drivers
v0x60000031c090_0 .net "q", 0 0, v0x60000031c1b0_0;  alias, 1 drivers
v0x60000031c120_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031c1b0_0 .var "state", 0 0;
v0x60000031c240_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7903c0 .scope module, "RegWrite_dff" "dff" 15 34, 14 2 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031c2d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031c360_0 .net "d", 0 0, v0x6000003cd9e0_0;  alias, 1 drivers
v0x60000031c3f0_0 .net "q", 0 0, v0x60000031c510_0;  alias, 1 drivers
v0x60000031c480_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031c510_0 .var "state", 0 0;
v0x60000031c5a0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a791e70 .scope module, "SavePC_dff" "dff" 15 35, 14 2 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031c630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031c6c0_0 .net "d", 0 0, L_0x600001b0d960;  alias, 1 drivers
v0x60000031c750_0 .net "q", 0 0, v0x60000031c870_0;  alias, 1 drivers
v0x60000031c7e0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031c870_0 .var "state", 0 0;
v0x60000031c900_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a791fe0 .scope module, "halt_dff" "dff" 15 32, 14 2 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031c990_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031ca20_0 .net "d", 0 0, L_0x600001b0d9d0;  alias, 1 drivers
v0x60000031cab0_0 .net "q", 0 0, v0x60000031cbd0_0;  alias, 1 drivers
v0x60000031cb40_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031cbd0_0 .var "state", 0 0;
v0x60000031cc60_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a792150 .scope module, "instruction_reg" "Register" 15 41, 14 100 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000315dd0_0 .net8 "Bitline1", 15 0, p0x7fb80a071df8;  alias, 0 drivers, strength-aware
o0x7fb80a071e28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311ce40 .island tran;
p0x7fb80a071e28 .port I0x60000311ce40, o0x7fb80a071e28;
v0x600000315e60_0 .net8 "Bitline2", 15 0, p0x7fb80a071e28;  0 drivers, strength-aware
v0x600000315ef0_0 .net8 "D", 15 0, p0x7fb80a071e58;  alias, 0 drivers, strength-aware
L_0x7fb80aa33d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000315f80_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  1 drivers
L_0x7fb80aa33d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000316010_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  1 drivers
v0x6000003160a0_0 .net "WriteReg", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
v0x600000316130_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003161c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
L_0x6000001df480 .part p0x7fb80a071e58, 0, 1;
L_0x6000001df520 .part p0x7fb80a071e58, 1, 1;
L_0x6000001df5c0 .part p0x7fb80a071e58, 2, 1;
L_0x6000001df660 .part p0x7fb80a071e58, 3, 1;
L_0x6000001df700 .part p0x7fb80a071e58, 4, 1;
L_0x6000001df7a0 .part p0x7fb80a071e58, 5, 1;
L_0x6000001df840 .part p0x7fb80a071e58, 6, 1;
L_0x6000001df8e0 .part p0x7fb80a071e58, 7, 1;
L_0x6000001df980 .part p0x7fb80a071e58, 8, 1;
L_0x6000001dfa20 .part p0x7fb80a071e58, 9, 1;
L_0x6000001dfac0 .part p0x7fb80a071e58, 10, 1;
L_0x6000001dfb60 .part p0x7fb80a071e58, 11, 1;
L_0x6000001dfc00 .part p0x7fb80a071e58, 12, 1;
L_0x6000001dfca0 .part p0x7fb80a071e58, 13, 1;
L_0x6000001dfd40 .part p0x7fb80a071e58, 14, 1;
L_0x6000001dfde0 .part p0x7fb80a071e58, 15, 1;
p0x7fb80a06e618 .port I0x60000311cdc0, L_0x600001b32df0;
 .tranvp 16 1 0, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a06e618;
p0x7fb80a06ea08 .port I0x60000311cdc0, L_0x600001b32ed0;
 .tranvp 16 1 1, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a06ea08;
p0x7fb80a06ed98 .port I0x60000311cdc0, L_0x600001b32fb0;
 .tranvp 16 1 2, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a06ed98;
p0x7fb80a06f128 .port I0x60000311cdc0, L_0x600001b33090;
 .tranvp 16 1 3, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a06f128;
p0x7fb80a06f4b8 .port I0x60000311cdc0, L_0x600001b33170;
 .tranvp 16 1 4, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a06f4b8;
p0x7fb80a06f848 .port I0x60000311cdc0, L_0x600001b33250;
 .tranvp 16 1 5, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a06f848;
p0x7fb80a06fbd8 .port I0x60000311cdc0, L_0x600001b33330;
 .tranvp 16 1 6, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a06fbd8;
p0x7fb80a06ff68 .port I0x60000311cdc0, L_0x600001b33410;
 .tranvp 16 1 7, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a06ff68;
p0x7fb80a0702f8 .port I0x60000311cdc0, L_0x600001b334f0;
 .tranvp 16 1 8, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a0702f8;
p0x7fb80a070688 .port I0x60000311cdc0, L_0x600001b335d0;
 .tranvp 16 1 9, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a070688;
p0x7fb80a070a18 .port I0x60000311cdc0, L_0x600001b336b0;
 .tranvp 16 1 10, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a070a18;
p0x7fb80a070da8 .port I0x60000311cdc0, L_0x600001b33790;
 .tranvp 16 1 11, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a070da8;
p0x7fb80a071138 .port I0x60000311cdc0, L_0x600001b33870;
 .tranvp 16 1 12, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a071138;
p0x7fb80a0714c8 .port I0x60000311cdc0, L_0x600001b33950;
 .tranvp 16 1 13, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a0714c8;
p0x7fb80a071858 .port I0x60000311cdc0, L_0x600001b33a30;
 .tranvp 16 1 14, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a071858;
p0x7fb80a071be8 .port I0x60000311cdc0, L_0x600001b33b10;
 .tranvp 16 1 15, I0x60000311cdc0, p0x7fb80a071df8 p0x7fb80a071be8;
p0x7fb80a06e648 .port I0x60000311ce40, L_0x600001b32e60;
 .tranvp 16 1 0, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a06e648;
p0x7fb80a06ea38 .port I0x60000311ce40, L_0x600001b32f40;
 .tranvp 16 1 1, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a06ea38;
p0x7fb80a06edc8 .port I0x60000311ce40, L_0x600001b33020;
 .tranvp 16 1 2, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a06edc8;
p0x7fb80a06f158 .port I0x60000311ce40, L_0x600001b33100;
 .tranvp 16 1 3, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a06f158;
p0x7fb80a06f4e8 .port I0x60000311ce40, L_0x600001b331e0;
 .tranvp 16 1 4, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a06f4e8;
p0x7fb80a06f878 .port I0x60000311ce40, L_0x600001b332c0;
 .tranvp 16 1 5, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a06f878;
p0x7fb80a06fc08 .port I0x60000311ce40, L_0x600001b333a0;
 .tranvp 16 1 6, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a06fc08;
p0x7fb80a06ff98 .port I0x60000311ce40, L_0x600001b33480;
 .tranvp 16 1 7, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a06ff98;
p0x7fb80a070328 .port I0x60000311ce40, L_0x600001b33560;
 .tranvp 16 1 8, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a070328;
p0x7fb80a0706b8 .port I0x60000311ce40, L_0x600001b33640;
 .tranvp 16 1 9, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a0706b8;
p0x7fb80a070a48 .port I0x60000311ce40, L_0x600001b33720;
 .tranvp 16 1 10, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a070a48;
p0x7fb80a070dd8 .port I0x60000311ce40, L_0x600001b33800;
 .tranvp 16 1 11, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a070dd8;
p0x7fb80a071168 .port I0x60000311ce40, L_0x600001b338e0;
 .tranvp 16 1 12, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a071168;
p0x7fb80a0714f8 .port I0x60000311ce40, L_0x600001b339c0;
 .tranvp 16 1 13, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a0714f8;
p0x7fb80a071888 .port I0x60000311ce40, L_0x600001b33aa0;
 .tranvp 16 1 14, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a071888;
p0x7fb80a071c18 .port I0x60000311ce40, L_0x600001b33b80;
 .tranvp 16 1 15, I0x60000311ce40, p0x7fb80a071e28 p0x7fb80a071c18;
S_0x7fb80a7922c0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32df0 .functor BUFT 1, v0x60000031cf30_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06e6d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32e60 .functor BUFT 1, o0x7fb80a06e6d8, C4<0>, C4<0>, C4<0>;
v0x60000031d050_0 .net8 "Bitline1", 0 0, p0x7fb80a06e618;  1 drivers, strength-aware
v0x60000031d0e0_0 .net8 "Bitline2", 0 0, p0x7fb80a06e648;  1 drivers, strength-aware
v0x60000031d170_0 .net "D", 0 0, L_0x6000001df480;  1 drivers
v0x60000031d200_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x60000031d290_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x60000031d320_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031d3b0_0 name=_ivl_4
v0x60000031d440_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031d4d0_0 .net "dffOut", 0 0, v0x60000031cf30_0;  1 drivers
v0x60000031d560_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a792430 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7922c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031ccf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031cd80_0 .net "d", 0 0, L_0x6000001df480;  alias, 1 drivers
v0x60000031ce10_0 .net "q", 0 0, v0x60000031cf30_0;  alias, 1 drivers
v0x60000031cea0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031cf30_0 .var "state", 0 0;
v0x60000031cfc0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7925a0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32ed0 .functor BUFT 1, v0x60000031d830_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06ea68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32f40 .functor BUFT 1, o0x7fb80a06ea68, C4<0>, C4<0>, C4<0>;
v0x60000031d950_0 .net8 "Bitline1", 0 0, p0x7fb80a06ea08;  1 drivers, strength-aware
v0x60000031d9e0_0 .net8 "Bitline2", 0 0, p0x7fb80a06ea38;  1 drivers, strength-aware
v0x60000031da70_0 .net "D", 0 0, L_0x6000001df520;  1 drivers
v0x60000031db00_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x60000031db90_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x60000031dc20_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031dcb0_0 name=_ivl_4
v0x60000031dd40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031ddd0_0 .net "dffOut", 0 0, v0x60000031d830_0;  1 drivers
v0x60000031de60_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a792710 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7925a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031d5f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031d680_0 .net "d", 0 0, L_0x6000001df520;  alias, 1 drivers
v0x60000031d710_0 .net "q", 0 0, v0x60000031d830_0;  alias, 1 drivers
v0x60000031d7a0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031d830_0 .var "state", 0 0;
v0x60000031d8c0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a792880 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32fb0 .functor BUFT 1, v0x60000031e130_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06edf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33020 .functor BUFT 1, o0x7fb80a06edf8, C4<0>, C4<0>, C4<0>;
v0x60000031e250_0 .net8 "Bitline1", 0 0, p0x7fb80a06ed98;  1 drivers, strength-aware
v0x60000031e2e0_0 .net8 "Bitline2", 0 0, p0x7fb80a06edc8;  1 drivers, strength-aware
v0x60000031e370_0 .net "D", 0 0, L_0x6000001df5c0;  1 drivers
v0x60000031e400_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x60000031e490_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x60000031e520_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031e5b0_0 name=_ivl_4
v0x60000031e640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031e6d0_0 .net "dffOut", 0 0, v0x60000031e130_0;  1 drivers
v0x60000031e760_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a7929f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a792880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031def0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031df80_0 .net "d", 0 0, L_0x6000001df5c0;  alias, 1 drivers
v0x60000031e010_0 .net "q", 0 0, v0x60000031e130_0;  alias, 1 drivers
v0x60000031e0a0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031e130_0 .var "state", 0 0;
v0x60000031e1c0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a792b60 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33090 .functor BUFT 1, v0x60000031ea30_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06f188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33100 .functor BUFT 1, o0x7fb80a06f188, C4<0>, C4<0>, C4<0>;
v0x60000031eb50_0 .net8 "Bitline1", 0 0, p0x7fb80a06f128;  1 drivers, strength-aware
v0x60000031ebe0_0 .net8 "Bitline2", 0 0, p0x7fb80a06f158;  1 drivers, strength-aware
v0x60000031ec70_0 .net "D", 0 0, L_0x6000001df660;  1 drivers
v0x60000031ed00_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x60000031ed90_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x60000031ee20_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031eeb0_0 name=_ivl_4
v0x60000031ef40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031efd0_0 .net "dffOut", 0 0, v0x60000031ea30_0;  1 drivers
v0x60000031f060_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a792cd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a792b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031e7f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031e880_0 .net "d", 0 0, L_0x6000001df660;  alias, 1 drivers
v0x60000031e910_0 .net "q", 0 0, v0x60000031ea30_0;  alias, 1 drivers
v0x60000031e9a0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031ea30_0 .var "state", 0 0;
v0x60000031eac0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a792e40 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33170 .functor BUFT 1, v0x60000031f330_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06f518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b331e0 .functor BUFT 1, o0x7fb80a06f518, C4<0>, C4<0>, C4<0>;
v0x60000031f450_0 .net8 "Bitline1", 0 0, p0x7fb80a06f4b8;  1 drivers, strength-aware
v0x60000031f4e0_0 .net8 "Bitline2", 0 0, p0x7fb80a06f4e8;  1 drivers, strength-aware
v0x60000031f570_0 .net "D", 0 0, L_0x6000001df700;  1 drivers
v0x60000031f600_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x60000031f690_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x60000031f720_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031f7b0_0 name=_ivl_4
v0x60000031f840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031f8d0_0 .net "dffOut", 0 0, v0x60000031f330_0;  1 drivers
v0x60000031f960_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a792fb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a792e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031f0f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031f180_0 .net "d", 0 0, L_0x6000001df700;  alias, 1 drivers
v0x60000031f210_0 .net "q", 0 0, v0x60000031f330_0;  alias, 1 drivers
v0x60000031f2a0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031f330_0 .var "state", 0 0;
v0x60000031f3c0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a793120 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33250 .functor BUFT 1, v0x60000031fc30_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06f8a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b332c0 .functor BUFT 1, o0x7fb80a06f8a8, C4<0>, C4<0>, C4<0>;
v0x60000031fd50_0 .net8 "Bitline1", 0 0, p0x7fb80a06f848;  1 drivers, strength-aware
v0x60000031fde0_0 .net8 "Bitline2", 0 0, p0x7fb80a06f878;  1 drivers, strength-aware
v0x60000031fe70_0 .net "D", 0 0, L_0x6000001df7a0;  1 drivers
v0x60000031ff00_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000310000_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000310090_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000310120_0 name=_ivl_4
v0x6000003101b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000310240_0 .net "dffOut", 0 0, v0x60000031fc30_0;  1 drivers
v0x6000003102d0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a793290 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a793120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031f9f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000031fa80_0 .net "d", 0 0, L_0x6000001df7a0;  alias, 1 drivers
v0x60000031fb10_0 .net "q", 0 0, v0x60000031fc30_0;  alias, 1 drivers
v0x60000031fba0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000031fc30_0 .var "state", 0 0;
v0x60000031fcc0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a793400 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33330 .functor BUFT 1, v0x6000003105a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06fc38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b333a0 .functor BUFT 1, o0x7fb80a06fc38, C4<0>, C4<0>, C4<0>;
v0x6000003106c0_0 .net8 "Bitline1", 0 0, p0x7fb80a06fbd8;  1 drivers, strength-aware
v0x600000310750_0 .net8 "Bitline2", 0 0, p0x7fb80a06fc08;  1 drivers, strength-aware
v0x6000003107e0_0 .net "D", 0 0, L_0x6000001df840;  1 drivers
v0x600000310870_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000310900_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000310990_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000310a20_0 name=_ivl_4
v0x600000310ab0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000310b40_0 .net "dffOut", 0 0, v0x6000003105a0_0;  1 drivers
v0x600000310bd0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a793570 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a793400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000310360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003103f0_0 .net "d", 0 0, L_0x6000001df840;  alias, 1 drivers
v0x600000310480_0 .net "q", 0 0, v0x6000003105a0_0;  alias, 1 drivers
v0x600000310510_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003105a0_0 .var "state", 0 0;
v0x600000310630_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7936e0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33410 .functor BUFT 1, v0x600000310ea0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a06ffc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33480 .functor BUFT 1, o0x7fb80a06ffc8, C4<0>, C4<0>, C4<0>;
v0x600000310fc0_0 .net8 "Bitline1", 0 0, p0x7fb80a06ff68;  1 drivers, strength-aware
v0x600000311050_0 .net8 "Bitline2", 0 0, p0x7fb80a06ff98;  1 drivers, strength-aware
v0x6000003110e0_0 .net "D", 0 0, L_0x6000001df8e0;  1 drivers
v0x600000311170_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000311200_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000311290_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000311320_0 name=_ivl_4
v0x6000003113b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000311440_0 .net "dffOut", 0 0, v0x600000310ea0_0;  1 drivers
v0x6000003114d0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a793850 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7936e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000310c60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000310cf0_0 .net "d", 0 0, L_0x6000001df8e0;  alias, 1 drivers
v0x600000310d80_0 .net "q", 0 0, v0x600000310ea0_0;  alias, 1 drivers
v0x600000310e10_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000310ea0_0 .var "state", 0 0;
v0x600000310f30_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7939c0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b334f0 .functor BUFT 1, v0x6000003117a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a070358 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33560 .functor BUFT 1, o0x7fb80a070358, C4<0>, C4<0>, C4<0>;
v0x6000003118c0_0 .net8 "Bitline1", 0 0, p0x7fb80a0702f8;  1 drivers, strength-aware
v0x600000311950_0 .net8 "Bitline2", 0 0, p0x7fb80a070328;  1 drivers, strength-aware
v0x6000003119e0_0 .net "D", 0 0, L_0x6000001df980;  1 drivers
v0x600000311a70_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000311b00_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000311b90_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000311c20_0 name=_ivl_4
v0x600000311cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000311d40_0 .net "dffOut", 0 0, v0x6000003117a0_0;  1 drivers
v0x600000311dd0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a793b30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7939c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000311560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003115f0_0 .net "d", 0 0, L_0x6000001df980;  alias, 1 drivers
v0x600000311680_0 .net "q", 0 0, v0x6000003117a0_0;  alias, 1 drivers
v0x600000311710_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003117a0_0 .var "state", 0 0;
v0x600000311830_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a793ca0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b335d0 .functor BUFT 1, v0x6000003120a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0706e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33640 .functor BUFT 1, o0x7fb80a0706e8, C4<0>, C4<0>, C4<0>;
v0x6000003121c0_0 .net8 "Bitline1", 0 0, p0x7fb80a070688;  1 drivers, strength-aware
v0x600000312250_0 .net8 "Bitline2", 0 0, p0x7fb80a0706b8;  1 drivers, strength-aware
v0x6000003122e0_0 .net "D", 0 0, L_0x6000001dfa20;  1 drivers
v0x600000312370_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000312400_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000312490_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000312520_0 name=_ivl_4
v0x6000003125b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000312640_0 .net "dffOut", 0 0, v0x6000003120a0_0;  1 drivers
v0x6000003126d0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a793e10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a793ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000311e60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000311ef0_0 .net "d", 0 0, L_0x6000001dfa20;  alias, 1 drivers
v0x600000311f80_0 .net "q", 0 0, v0x6000003120a0_0;  alias, 1 drivers
v0x600000312010_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003120a0_0 .var "state", 0 0;
v0x600000312130_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a793f80 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b336b0 .functor BUFT 1, v0x6000003129a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a070a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33720 .functor BUFT 1, o0x7fb80a070a78, C4<0>, C4<0>, C4<0>;
v0x600000312ac0_0 .net8 "Bitline1", 0 0, p0x7fb80a070a18;  1 drivers, strength-aware
v0x600000312b50_0 .net8 "Bitline2", 0 0, p0x7fb80a070a48;  1 drivers, strength-aware
v0x600000312be0_0 .net "D", 0 0, L_0x6000001dfac0;  1 drivers
v0x600000312c70_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000312d00_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000312d90_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000312e20_0 name=_ivl_4
v0x600000312eb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000312f40_0 .net "dffOut", 0 0, v0x6000003129a0_0;  1 drivers
v0x600000312fd0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a7940f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a793f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000312760_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003127f0_0 .net "d", 0 0, L_0x6000001dfac0;  alias, 1 drivers
v0x600000312880_0 .net "q", 0 0, v0x6000003129a0_0;  alias, 1 drivers
v0x600000312910_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003129a0_0 .var "state", 0 0;
v0x600000312a30_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a794260 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33790 .functor BUFT 1, v0x6000003132a0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a070e08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33800 .functor BUFT 1, o0x7fb80a070e08, C4<0>, C4<0>, C4<0>;
v0x6000003133c0_0 .net8 "Bitline1", 0 0, p0x7fb80a070da8;  1 drivers, strength-aware
v0x600000313450_0 .net8 "Bitline2", 0 0, p0x7fb80a070dd8;  1 drivers, strength-aware
v0x6000003134e0_0 .net "D", 0 0, L_0x6000001dfb60;  1 drivers
v0x600000313570_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000313600_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000313690_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000313720_0 name=_ivl_4
v0x6000003137b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000313840_0 .net "dffOut", 0 0, v0x6000003132a0_0;  1 drivers
v0x6000003138d0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a7943d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a794260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000313060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003130f0_0 .net "d", 0 0, L_0x6000001dfb60;  alias, 1 drivers
v0x600000313180_0 .net "q", 0 0, v0x6000003132a0_0;  alias, 1 drivers
v0x600000313210_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003132a0_0 .var "state", 0 0;
v0x600000313330_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a794540 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33870 .functor BUFT 1, v0x600000313ba0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a071198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b338e0 .functor BUFT 1, o0x7fb80a071198, C4<0>, C4<0>, C4<0>;
v0x600000313cc0_0 .net8 "Bitline1", 0 0, p0x7fb80a071138;  1 drivers, strength-aware
v0x600000313d50_0 .net8 "Bitline2", 0 0, p0x7fb80a071168;  1 drivers, strength-aware
v0x600000313de0_0 .net "D", 0 0, L_0x6000001dfc00;  1 drivers
v0x600000313e70_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000313f00_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000314000_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000314090_0 name=_ivl_4
v0x600000314120_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003141b0_0 .net "dffOut", 0 0, v0x600000313ba0_0;  1 drivers
v0x600000314240_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a7946b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a794540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000313960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003139f0_0 .net "d", 0 0, L_0x6000001dfc00;  alias, 1 drivers
v0x600000313a80_0 .net "q", 0 0, v0x600000313ba0_0;  alias, 1 drivers
v0x600000313b10_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000313ba0_0 .var "state", 0 0;
v0x600000313c30_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a794820 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33950 .functor BUFT 1, v0x600000314510_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a071528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b339c0 .functor BUFT 1, o0x7fb80a071528, C4<0>, C4<0>, C4<0>;
v0x600000314630_0 .net8 "Bitline1", 0 0, p0x7fb80a0714c8;  1 drivers, strength-aware
v0x6000003146c0_0 .net8 "Bitline2", 0 0, p0x7fb80a0714f8;  1 drivers, strength-aware
v0x600000314750_0 .net "D", 0 0, L_0x6000001dfca0;  1 drivers
v0x6000003147e0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000314870_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000314900_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000314990_0 name=_ivl_4
v0x600000314a20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000314ab0_0 .net "dffOut", 0 0, v0x600000314510_0;  1 drivers
v0x600000314b40_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a794990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a794820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003142d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000314360_0 .net "d", 0 0, L_0x6000001dfca0;  alias, 1 drivers
v0x6000003143f0_0 .net "q", 0 0, v0x600000314510_0;  alias, 1 drivers
v0x600000314480_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000314510_0 .var "state", 0 0;
v0x6000003145a0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a794b00 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33a30 .functor BUFT 1, v0x600000314e10_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0718b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33aa0 .functor BUFT 1, o0x7fb80a0718b8, C4<0>, C4<0>, C4<0>;
v0x600000314f30_0 .net8 "Bitline1", 0 0, p0x7fb80a071858;  1 drivers, strength-aware
v0x600000314fc0_0 .net8 "Bitline2", 0 0, p0x7fb80a071888;  1 drivers, strength-aware
v0x600000315050_0 .net "D", 0 0, L_0x6000001dfd40;  1 drivers
v0x6000003150e0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000315170_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000315200_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000315290_0 name=_ivl_4
v0x600000315320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003153b0_0 .net "dffOut", 0 0, v0x600000314e10_0;  1 drivers
v0x600000315440_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a794c70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a794b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000314bd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000314c60_0 .net "d", 0 0, L_0x6000001dfd40;  alias, 1 drivers
v0x600000314cf0_0 .net "q", 0 0, v0x600000314e10_0;  alias, 1 drivers
v0x600000314d80_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000314e10_0 .var "state", 0 0;
v0x600000314ea0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a794de0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a792150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33b10 .functor BUFT 1, v0x600000315710_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a071c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33b80 .functor BUFT 1, o0x7fb80a071c48, C4<0>, C4<0>, C4<0>;
v0x600000315830_0 .net8 "Bitline1", 0 0, p0x7fb80a071be8;  1 drivers, strength-aware
v0x6000003158c0_0 .net8 "Bitline2", 0 0, p0x7fb80a071c18;  1 drivers, strength-aware
v0x600000315950_0 .net "D", 0 0, L_0x6000001dfde0;  1 drivers
v0x6000003159e0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33d50;  alias, 1 drivers
v0x600000315a70_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33d98;  alias, 1 drivers
v0x600000315b00_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000315b90_0 name=_ivl_4
v0x600000315c20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000315cb0_0 .net "dffOut", 0 0, v0x600000315710_0;  1 drivers
v0x600000315d40_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a794f50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a794de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003154d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000315560_0 .net "d", 0 0, L_0x6000001dfde0;  alias, 1 drivers
v0x6000003155f0_0 .net "q", 0 0, v0x600000315710_0;  alias, 1 drivers
v0x600000315680_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000315710_0 .var "state", 0 0;
v0x6000003157a0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7954c0 .scope module, "mem_reg" "Register" 15 44, 14 100 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000352d90_0 .net8 "Bitline1", 15 0, p0x7fb80a076968;  alias, 0 drivers, strength-aware
o0x7fb80a076998 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cee0 .island tran;
p0x7fb80a076998 .port I0x60000311cee0, o0x7fb80a076998;
v0x600000352e20_0 .net8 "Bitline2", 15 0, p0x7fb80a076998;  0 drivers, strength-aware
v0x600000352eb0_0 .net "D", 15 0, L_0x6000001315e0;  alias, 1 drivers
L_0x7fb80aa33de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000352f40_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  1 drivers
L_0x7fb80aa33e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000352fd0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  1 drivers
v0x600000353060_0 .net "WriteReg", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
v0x6000003530f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000353180_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
L_0x600000166580 .part L_0x6000001315e0, 0, 1;
L_0x6000001650e0 .part L_0x6000001315e0, 1, 1;
L_0x600000165040 .part L_0x6000001315e0, 2, 1;
L_0x600000164fa0 .part L_0x6000001315e0, 3, 1;
L_0x600000164f00 .part L_0x6000001315e0, 4, 1;
L_0x600000164e60 .part L_0x6000001315e0, 5, 1;
L_0x600000164dc0 .part L_0x6000001315e0, 6, 1;
L_0x600000164d20 .part L_0x6000001315e0, 7, 1;
L_0x600000164c80 .part L_0x6000001315e0, 8, 1;
L_0x600000164be0 .part L_0x6000001315e0, 9, 1;
L_0x600000164b40 .part L_0x6000001315e0, 10, 1;
L_0x600000164aa0 .part L_0x6000001315e0, 11, 1;
L_0x600000166620 .part L_0x6000001315e0, 12, 1;
L_0x6000001666c0 .part L_0x6000001315e0, 13, 1;
L_0x600000166760 .part L_0x6000001315e0, 14, 1;
L_0x600000166800 .part L_0x6000001315e0, 15, 1;
p0x7fb80a073188 .port I0x60000311cea0, L_0x600001b33bf0;
 .tranvp 16 1 0, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a073188;
p0x7fb80a073578 .port I0x60000311cea0, L_0x600001b33cd0;
 .tranvp 16 1 1, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a073578;
p0x7fb80a073908 .port I0x60000311cea0, L_0x600001b33db0;
 .tranvp 16 1 2, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a073908;
p0x7fb80a073c98 .port I0x60000311cea0, L_0x600001b33e90;
 .tranvp 16 1 3, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a073c98;
p0x7fb80a074028 .port I0x60000311cea0, L_0x600001b33f70;
 .tranvp 16 1 4, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a074028;
p0x7fb80a0743b8 .port I0x60000311cea0, L_0x600001b34070;
 .tranvp 16 1 5, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a0743b8;
p0x7fb80a074748 .port I0x60000311cea0, L_0x600001b34150;
 .tranvp 16 1 6, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a074748;
p0x7fb80a074ad8 .port I0x60000311cea0, L_0x600001b34230;
 .tranvp 16 1 7, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a074ad8;
p0x7fb80a074e68 .port I0x60000311cea0, L_0x600001b34310;
 .tranvp 16 1 8, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a074e68;
p0x7fb80a0751f8 .port I0x60000311cea0, L_0x600001b343f0;
 .tranvp 16 1 9, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a0751f8;
p0x7fb80a075588 .port I0x60000311cea0, L_0x600001b344d0;
 .tranvp 16 1 10, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a075588;
p0x7fb80a075918 .port I0x60000311cea0, L_0x600001b345b0;
 .tranvp 16 1 11, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a075918;
p0x7fb80a075ca8 .port I0x60000311cea0, L_0x600001b34690;
 .tranvp 16 1 12, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a075ca8;
p0x7fb80a076038 .port I0x60000311cea0, L_0x600001b34770;
 .tranvp 16 1 13, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a076038;
p0x7fb80a0763c8 .port I0x60000311cea0, L_0x600001b34850;
 .tranvp 16 1 14, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a0763c8;
p0x7fb80a076758 .port I0x60000311cea0, L_0x600001b34930;
 .tranvp 16 1 15, I0x60000311cea0, p0x7fb80a076968 p0x7fb80a076758;
p0x7fb80a0731b8 .port I0x60000311cee0, L_0x600001b33c60;
 .tranvp 16 1 0, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a0731b8;
p0x7fb80a0735a8 .port I0x60000311cee0, L_0x600001b33d40;
 .tranvp 16 1 1, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a0735a8;
p0x7fb80a073938 .port I0x60000311cee0, L_0x600001b33e20;
 .tranvp 16 1 2, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a073938;
p0x7fb80a073cc8 .port I0x60000311cee0, L_0x600001b33f00;
 .tranvp 16 1 3, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a073cc8;
p0x7fb80a074058 .port I0x60000311cee0, L_0x600001b34000;
 .tranvp 16 1 4, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a074058;
p0x7fb80a0743e8 .port I0x60000311cee0, L_0x600001b340e0;
 .tranvp 16 1 5, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a0743e8;
p0x7fb80a074778 .port I0x60000311cee0, L_0x600001b341c0;
 .tranvp 16 1 6, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a074778;
p0x7fb80a074b08 .port I0x60000311cee0, L_0x600001b342a0;
 .tranvp 16 1 7, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a074b08;
p0x7fb80a074e98 .port I0x60000311cee0, L_0x600001b34380;
 .tranvp 16 1 8, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a074e98;
p0x7fb80a075228 .port I0x60000311cee0, L_0x600001b34460;
 .tranvp 16 1 9, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a075228;
p0x7fb80a0755b8 .port I0x60000311cee0, L_0x600001b34540;
 .tranvp 16 1 10, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a0755b8;
p0x7fb80a075948 .port I0x60000311cee0, L_0x600001b34620;
 .tranvp 16 1 11, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a075948;
p0x7fb80a075cd8 .port I0x60000311cee0, L_0x600001b34700;
 .tranvp 16 1 12, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a075cd8;
p0x7fb80a076068 .port I0x60000311cee0, L_0x600001b347e0;
 .tranvp 16 1 13, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a076068;
p0x7fb80a0763f8 .port I0x60000311cee0, L_0x600001b348c0;
 .tranvp 16 1 14, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a0763f8;
p0x7fb80a076788 .port I0x60000311cee0, L_0x600001b349a0;
 .tranvp 16 1 15, I0x60000311cee0, p0x7fb80a076998 p0x7fb80a076788;
S_0x7fb80a795630 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33bf0 .functor BUFT 1, v0x600000316490_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a073248 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33c60 .functor BUFT 1, o0x7fb80a073248, C4<0>, C4<0>, C4<0>;
v0x6000003165b0_0 .net8 "Bitline1", 0 0, p0x7fb80a073188;  1 drivers, strength-aware
v0x600000316640_0 .net8 "Bitline2", 0 0, p0x7fb80a0731b8;  1 drivers, strength-aware
v0x6000003166d0_0 .net "D", 0 0, L_0x600000166580;  1 drivers
v0x600000316760_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x6000003167f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x600000316880_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000316910_0 name=_ivl_4
v0x6000003169a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000316a30_0 .net "dffOut", 0 0, v0x600000316490_0;  1 drivers
v0x600000316ac0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a7957a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a795630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000316250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003162e0_0 .net "d", 0 0, L_0x600000166580;  alias, 1 drivers
v0x600000316370_0 .net "q", 0 0, v0x600000316490_0;  alias, 1 drivers
v0x600000316400_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000316490_0 .var "state", 0 0;
v0x600000316520_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a795910 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33cd0 .functor BUFT 1, v0x600000316d90_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0735d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33d40 .functor BUFT 1, o0x7fb80a0735d8, C4<0>, C4<0>, C4<0>;
v0x600000316eb0_0 .net8 "Bitline1", 0 0, p0x7fb80a073578;  1 drivers, strength-aware
v0x600000316f40_0 .net8 "Bitline2", 0 0, p0x7fb80a0735a8;  1 drivers, strength-aware
v0x600000316fd0_0 .net "D", 0 0, L_0x6000001650e0;  1 drivers
v0x600000317060_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x6000003170f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x600000317180_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000317210_0 name=_ivl_4
v0x6000003172a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000317330_0 .net "dffOut", 0 0, v0x600000316d90_0;  1 drivers
v0x6000003173c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a795a80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a795910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000316b50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000316be0_0 .net "d", 0 0, L_0x6000001650e0;  alias, 1 drivers
v0x600000316c70_0 .net "q", 0 0, v0x600000316d90_0;  alias, 1 drivers
v0x600000316d00_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000316d90_0 .var "state", 0 0;
v0x600000316e20_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a795bf0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33db0 .functor BUFT 1, v0x600000317690_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a073968 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33e20 .functor BUFT 1, o0x7fb80a073968, C4<0>, C4<0>, C4<0>;
v0x6000003177b0_0 .net8 "Bitline1", 0 0, p0x7fb80a073908;  1 drivers, strength-aware
v0x600000317840_0 .net8 "Bitline2", 0 0, p0x7fb80a073938;  1 drivers, strength-aware
v0x6000003178d0_0 .net "D", 0 0, L_0x600000165040;  1 drivers
v0x600000317960_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x6000003179f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x600000317a80_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000317b10_0 name=_ivl_4
v0x600000317ba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000317c30_0 .net "dffOut", 0 0, v0x600000317690_0;  1 drivers
v0x600000317cc0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a795d60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a795bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000317450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003174e0_0 .net "d", 0 0, L_0x600000165040;  alias, 1 drivers
v0x600000317570_0 .net "q", 0 0, v0x600000317690_0;  alias, 1 drivers
v0x600000317600_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000317690_0 .var "state", 0 0;
v0x600000317720_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a795ed0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33e90 .functor BUFT 1, v0x600000328000_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a073cf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b33f00 .functor BUFT 1, o0x7fb80a073cf8, C4<0>, C4<0>, C4<0>;
v0x600000328120_0 .net8 "Bitline1", 0 0, p0x7fb80a073c98;  1 drivers, strength-aware
v0x6000003281b0_0 .net8 "Bitline2", 0 0, p0x7fb80a073cc8;  1 drivers, strength-aware
v0x600000328240_0 .net "D", 0 0, L_0x600000164fa0;  1 drivers
v0x6000003282d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x600000328360_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x6000003283f0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000328480_0 name=_ivl_4
v0x600000328510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003285a0_0 .net "dffOut", 0 0, v0x600000328000_0;  1 drivers
v0x600000328630_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a796040 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a795ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000317d50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000317de0_0 .net "d", 0 0, L_0x600000164fa0;  alias, 1 drivers
v0x600000317e70_0 .net "q", 0 0, v0x600000328000_0;  alias, 1 drivers
v0x600000317f00_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000328000_0 .var "state", 0 0;
v0x600000328090_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7961b0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b33f70 .functor BUFT 1, v0x600000328900_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a074088 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34000 .functor BUFT 1, o0x7fb80a074088, C4<0>, C4<0>, C4<0>;
v0x600000328a20_0 .net8 "Bitline1", 0 0, p0x7fb80a074028;  1 drivers, strength-aware
v0x600000328ab0_0 .net8 "Bitline2", 0 0, p0x7fb80a074058;  1 drivers, strength-aware
v0x600000328b40_0 .net "D", 0 0, L_0x600000164f00;  1 drivers
v0x600000328bd0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x600000328c60_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x600000328cf0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000328d80_0 name=_ivl_4
v0x600000328e10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000328ea0_0 .net "dffOut", 0 0, v0x600000328900_0;  1 drivers
v0x600000328f30_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a796320 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7961b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003286c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000328750_0 .net "d", 0 0, L_0x600000164f00;  alias, 1 drivers
v0x6000003287e0_0 .net "q", 0 0, v0x600000328900_0;  alias, 1 drivers
v0x600000328870_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000328900_0 .var "state", 0 0;
v0x600000328990_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a796490 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34070 .functor BUFT 1, v0x600000329200_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a074418 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b340e0 .functor BUFT 1, o0x7fb80a074418, C4<0>, C4<0>, C4<0>;
v0x600000329320_0 .net8 "Bitline1", 0 0, p0x7fb80a0743b8;  1 drivers, strength-aware
v0x6000003293b0_0 .net8 "Bitline2", 0 0, p0x7fb80a0743e8;  1 drivers, strength-aware
v0x600000329440_0 .net "D", 0 0, L_0x600000164e60;  1 drivers
v0x6000003294d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x600000329560_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x6000003295f0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000329680_0 name=_ivl_4
v0x600000329710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003297a0_0 .net "dffOut", 0 0, v0x600000329200_0;  1 drivers
v0x600000329830_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a796600 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a796490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000328fc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000329050_0 .net "d", 0 0, L_0x600000164e60;  alias, 1 drivers
v0x6000003290e0_0 .net "q", 0 0, v0x600000329200_0;  alias, 1 drivers
v0x600000329170_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000329200_0 .var "state", 0 0;
v0x600000329290_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a796770 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34150 .functor BUFT 1, v0x600000329b00_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0747a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b341c0 .functor BUFT 1, o0x7fb80a0747a8, C4<0>, C4<0>, C4<0>;
v0x600000329c20_0 .net8 "Bitline1", 0 0, p0x7fb80a074748;  1 drivers, strength-aware
v0x600000329cb0_0 .net8 "Bitline2", 0 0, p0x7fb80a074778;  1 drivers, strength-aware
v0x600000329d40_0 .net "D", 0 0, L_0x600000164dc0;  1 drivers
v0x600000329dd0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x600000329e60_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x600000329ef0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000329f80_0 name=_ivl_4
v0x60000032a010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032a0a0_0 .net "dffOut", 0 0, v0x600000329b00_0;  1 drivers
v0x60000032a130_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a7968e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a796770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003298c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000329950_0 .net "d", 0 0, L_0x600000164dc0;  alias, 1 drivers
v0x6000003299e0_0 .net "q", 0 0, v0x600000329b00_0;  alias, 1 drivers
v0x600000329a70_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000329b00_0 .var "state", 0 0;
v0x600000329b90_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a796a50 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34230 .functor BUFT 1, v0x60000032a400_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a074b38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b342a0 .functor BUFT 1, o0x7fb80a074b38, C4<0>, C4<0>, C4<0>;
v0x60000032a520_0 .net8 "Bitline1", 0 0, p0x7fb80a074ad8;  1 drivers, strength-aware
v0x60000032a5b0_0 .net8 "Bitline2", 0 0, p0x7fb80a074b08;  1 drivers, strength-aware
v0x60000032a640_0 .net "D", 0 0, L_0x600000164d20;  1 drivers
v0x60000032a6d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x60000032a760_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x60000032a7f0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032a880_0 name=_ivl_4
v0x60000032a910_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032a9a0_0 .net "dffOut", 0 0, v0x60000032a400_0;  1 drivers
v0x60000032aa30_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a796bc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a796a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032a1c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032a250_0 .net "d", 0 0, L_0x600000164d20;  alias, 1 drivers
v0x60000032a2e0_0 .net "q", 0 0, v0x60000032a400_0;  alias, 1 drivers
v0x60000032a370_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000032a400_0 .var "state", 0 0;
v0x60000032a490_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a796d30 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34310 .functor BUFT 1, v0x60000032ad00_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a074ec8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34380 .functor BUFT 1, o0x7fb80a074ec8, C4<0>, C4<0>, C4<0>;
v0x60000032ae20_0 .net8 "Bitline1", 0 0, p0x7fb80a074e68;  1 drivers, strength-aware
v0x60000032aeb0_0 .net8 "Bitline2", 0 0, p0x7fb80a074e98;  1 drivers, strength-aware
v0x60000032af40_0 .net "D", 0 0, L_0x600000164c80;  1 drivers
v0x60000032afd0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x60000032b060_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x60000032b0f0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032b180_0 name=_ivl_4
v0x60000032b210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032b2a0_0 .net "dffOut", 0 0, v0x60000032ad00_0;  1 drivers
v0x60000032b330_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a796ea0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a796d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032aac0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032ab50_0 .net "d", 0 0, L_0x600000164c80;  alias, 1 drivers
v0x60000032abe0_0 .net "q", 0 0, v0x60000032ad00_0;  alias, 1 drivers
v0x60000032ac70_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000032ad00_0 .var "state", 0 0;
v0x60000032ad90_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a797010 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b343f0 .functor BUFT 1, v0x60000032b600_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a075258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34460 .functor BUFT 1, o0x7fb80a075258, C4<0>, C4<0>, C4<0>;
v0x60000032b720_0 .net8 "Bitline1", 0 0, p0x7fb80a0751f8;  1 drivers, strength-aware
v0x60000032b7b0_0 .net8 "Bitline2", 0 0, p0x7fb80a075228;  1 drivers, strength-aware
v0x60000032b840_0 .net "D", 0 0, L_0x600000164be0;  1 drivers
v0x60000032b8d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x60000032b960_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x60000032b9f0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032ba80_0 name=_ivl_4
v0x60000032bb10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032bba0_0 .net "dffOut", 0 0, v0x60000032b600_0;  1 drivers
v0x60000032bc30_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a797180 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a797010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032b3c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032b450_0 .net "d", 0 0, L_0x600000164be0;  alias, 1 drivers
v0x60000032b4e0_0 .net "q", 0 0, v0x60000032b600_0;  alias, 1 drivers
v0x60000032b570_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000032b600_0 .var "state", 0 0;
v0x60000032b690_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7972f0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b344d0 .functor BUFT 1, v0x60000032bf00_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0755e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34540 .functor BUFT 1, o0x7fb80a0755e8, C4<0>, C4<0>, C4<0>;
v0x60000032c090_0 .net8 "Bitline1", 0 0, p0x7fb80a075588;  1 drivers, strength-aware
v0x60000032c120_0 .net8 "Bitline2", 0 0, p0x7fb80a0755b8;  1 drivers, strength-aware
v0x60000032c1b0_0 .net "D", 0 0, L_0x600000164b40;  1 drivers
v0x60000032c240_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x60000032c2d0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x60000032c360_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032c3f0_0 name=_ivl_4
v0x60000032c480_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032c510_0 .net "dffOut", 0 0, v0x60000032bf00_0;  1 drivers
v0x60000032c5a0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a797460 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7972f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032bcc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032bd50_0 .net "d", 0 0, L_0x600000164b40;  alias, 1 drivers
v0x60000032bde0_0 .net "q", 0 0, v0x60000032bf00_0;  alias, 1 drivers
v0x60000032be70_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000032bf00_0 .var "state", 0 0;
v0x60000032c000_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7975d0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b345b0 .functor BUFT 1, v0x60000032c870_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a075978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34620 .functor BUFT 1, o0x7fb80a075978, C4<0>, C4<0>, C4<0>;
v0x60000032c990_0 .net8 "Bitline1", 0 0, p0x7fb80a075918;  1 drivers, strength-aware
v0x60000032ca20_0 .net8 "Bitline2", 0 0, p0x7fb80a075948;  1 drivers, strength-aware
v0x60000032cab0_0 .net "D", 0 0, L_0x600000164aa0;  1 drivers
v0x60000032cb40_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x60000032cbd0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x60000032cc60_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032ccf0_0 name=_ivl_4
v0x60000032cd80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032ce10_0 .net "dffOut", 0 0, v0x60000032c870_0;  1 drivers
v0x60000032cea0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a797740 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7975d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032c630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032c6c0_0 .net "d", 0 0, L_0x600000164aa0;  alias, 1 drivers
v0x60000032c750_0 .net "q", 0 0, v0x60000032c870_0;  alias, 1 drivers
v0x60000032c7e0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000032c870_0 .var "state", 0 0;
v0x60000032c900_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a7978b0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34690 .functor BUFT 1, v0x60000032d170_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a075d08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b34700 .functor BUFT 1, o0x7fb80a075d08, C4<0>, C4<0>, C4<0>;
v0x600000351950_0 .net8 "Bitline1", 0 0, p0x7fb80a075ca8;  1 drivers, strength-aware
v0x6000003517a0_0 .net8 "Bitline2", 0 0, p0x7fb80a075cd8;  1 drivers, strength-aware
v0x600000351560_0 .net "D", 0 0, L_0x600000166620;  1 drivers
v0x6000003513b0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x600000351170_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x600000350fc0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000350d80_0 name=_ivl_4
v0x600000350bd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003519e0_0 .net "dffOut", 0 0, v0x60000032d170_0;  1 drivers
v0x600000351a70_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a797a20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7978b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032cf30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032cfc0_0 .net "d", 0 0, L_0x600000166620;  alias, 1 drivers
v0x60000032d050_0 .net "q", 0 0, v0x60000032d170_0;  alias, 1 drivers
v0x60000032d0e0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000032d170_0 .var "state", 0 0;
v0x60000032d200_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1ffbe0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34770 .functor BUFT 1, v0x600000351440_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a076098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b347e0 .functor BUFT 1, o0x7fb80a076098, C4<0>, C4<0>, C4<0>;
v0x600000351200_0 .net8 "Bitline1", 0 0, p0x7fb80a076038;  1 drivers, strength-aware
v0x600000351290_0 .net8 "Bitline2", 0 0, p0x7fb80a076068;  1 drivers, strength-aware
v0x600000351050_0 .net "D", 0 0, L_0x6000001666c0;  1 drivers
v0x6000003510e0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x600000350e10_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x600000350ea0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000350c60_0 name=_ivl_4
v0x600000350cf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000350000_0 .net "dffOut", 0 0, v0x600000351440_0;  1 drivers
v0x600000350090_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1ff690 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1ffbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000351830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003518c0_0 .net "d", 0 0, L_0x6000001666c0;  alias, 1 drivers
v0x6000003515f0_0 .net "q", 0 0, v0x600000351440_0;  alias, 1 drivers
v0x600000351680_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000351440_0 .var "state", 0 0;
v0x6000003514d0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1ff140 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34850 .functor BUFT 1, v0x600000351dd0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a076428 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b348c0 .functor BUFT 1, o0x7fb80a076428, C4<0>, C4<0>, C4<0>;
v0x600000351ef0_0 .net8 "Bitline1", 0 0, p0x7fb80a0763c8;  1 drivers, strength-aware
v0x600000351f80_0 .net8 "Bitline2", 0 0, p0x7fb80a0763f8;  1 drivers, strength-aware
v0x600000352010_0 .net "D", 0 0, L_0x600000166760;  1 drivers
v0x6000003520a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x600000352130_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x6000003521c0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000352250_0 name=_ivl_4
v0x6000003522e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000352370_0 .net "dffOut", 0 0, v0x600000351dd0_0;  1 drivers
v0x600000352400_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1febf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1ff140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000351b90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000351c20_0 .net "d", 0 0, L_0x600000166760;  alias, 1 drivers
v0x600000351cb0_0 .net "q", 0 0, v0x600000351dd0_0;  alias, 1 drivers
v0x600000351d40_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000351dd0_0 .var "state", 0 0;
v0x600000351e60_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1fe6a0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b34930 .functor BUFT 1, v0x6000003526d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0767b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b349a0 .functor BUFT 1, o0x7fb80a0767b8, C4<0>, C4<0>, C4<0>;
v0x6000003527f0_0 .net8 "Bitline1", 0 0, p0x7fb80a076758;  1 drivers, strength-aware
v0x600000352880_0 .net8 "Bitline2", 0 0, p0x7fb80a076788;  1 drivers, strength-aware
v0x600000352910_0 .net "D", 0 0, L_0x600000166800;  1 drivers
v0x6000003529a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33de0;  alias, 1 drivers
v0x600000352a30_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33e28;  alias, 1 drivers
v0x600000352ac0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000352b50_0 name=_ivl_4
v0x600000352be0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000352c70_0 .net "dffOut", 0 0, v0x6000003526d0_0;  1 drivers
v0x600000352d00_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1fe150 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1fe6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000352490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000352520_0 .net "d", 0 0, L_0x600000166800;  alias, 1 drivers
v0x6000003525b0_0 .net "q", 0 0, v0x6000003526d0_0;  alias, 1 drivers
v0x600000352640_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003526d0_0 .var "state", 0 0;
v0x600000352760_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1fd160 .scope module, "newPC_reg" "Register" 15 53, 14 100 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000338360_0 .net8 "Bitline1", 15 0, p0x7fb80a07a4d8;  alias, 0 drivers, strength-aware
o0x7fb80a07a508 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cfa0 .island tran;
p0x7fb80a07a508 .port I0x60000311cfa0, o0x7fb80a07a508;
v0x6000003383f0_0 .net8 "Bitline2", 15 0, p0x7fb80a07a508;  0 drivers, strength-aware
v0x600000338480_0 .net8 "D", 15 0, p0x7fb80a07a538;  alias, 0 drivers, strength-aware
L_0x7fb80aa33f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000338510_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  1 drivers
L_0x7fb80aa33fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003385a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  1 drivers
v0x600000338630_0 .net "WriteReg", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
v0x6000003386c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000338750_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
L_0x6000001308c0 .part p0x7fb80a07a538, 0, 1;
L_0x600000130960 .part p0x7fb80a07a538, 1, 1;
L_0x600000130a00 .part p0x7fb80a07a538, 2, 1;
L_0x600000130aa0 .part p0x7fb80a07a538, 3, 1;
L_0x600000130b40 .part p0x7fb80a07a538, 4, 1;
L_0x600000130be0 .part p0x7fb80a07a538, 5, 1;
L_0x600000130c80 .part p0x7fb80a07a538, 6, 1;
L_0x600000130d20 .part p0x7fb80a07a538, 7, 1;
L_0x600000130dc0 .part p0x7fb80a07a538, 8, 1;
L_0x600000130e60 .part p0x7fb80a07a538, 9, 1;
L_0x600000130f00 .part p0x7fb80a07a538, 10, 1;
L_0x600000130fa0 .part p0x7fb80a07a538, 11, 1;
L_0x600000131040 .part p0x7fb80a07a538, 12, 1;
L_0x6000001310e0 .part p0x7fb80a07a538, 13, 1;
L_0x600000131180 .part p0x7fb80a07a538, 14, 1;
L_0x600000131220 .part p0x7fb80a07a538, 15, 1;
p0x7fb80a076cf8 .port I0x60000311cf80, L_0x600001b36610;
 .tranvp 16 1 0, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a076cf8;
p0x7fb80a0770e8 .port I0x60000311cf80, L_0x600001b366f0;
 .tranvp 16 1 1, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a0770e8;
p0x7fb80a077478 .port I0x60000311cf80, L_0x600001b367d0;
 .tranvp 16 1 2, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a077478;
p0x7fb80a077808 .port I0x60000311cf80, L_0x600001b368b0;
 .tranvp 16 1 3, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a077808;
p0x7fb80a077b98 .port I0x60000311cf80, L_0x600001b36990;
 .tranvp 16 1 4, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a077b98;
p0x7fb80a077f28 .port I0x60000311cf80, L_0x600001b36a70;
 .tranvp 16 1 5, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a077f28;
p0x7fb80a0782b8 .port I0x60000311cf80, L_0x600001b36b50;
 .tranvp 16 1 6, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a0782b8;
p0x7fb80a078648 .port I0x60000311cf80, L_0x600001b36c30;
 .tranvp 16 1 7, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a078648;
p0x7fb80a0789d8 .port I0x60000311cf80, L_0x600001b36d10;
 .tranvp 16 1 8, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a0789d8;
p0x7fb80a078d68 .port I0x60000311cf80, L_0x600001b36df0;
 .tranvp 16 1 9, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a078d68;
p0x7fb80a0790f8 .port I0x60000311cf80, L_0x600001b36ed0;
 .tranvp 16 1 10, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a0790f8;
p0x7fb80a079488 .port I0x60000311cf80, L_0x600001b36fb0;
 .tranvp 16 1 11, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a079488;
p0x7fb80a079818 .port I0x60000311cf80, L_0x600001b37090;
 .tranvp 16 1 12, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a079818;
p0x7fb80a079ba8 .port I0x60000311cf80, L_0x600001b37170;
 .tranvp 16 1 13, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a079ba8;
p0x7fb80a079f38 .port I0x60000311cf80, L_0x600001b37250;
 .tranvp 16 1 14, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a079f38;
p0x7fb80a07a2c8 .port I0x60000311cf80, L_0x600001b37330;
 .tranvp 16 1 15, I0x60000311cf80, p0x7fb80a07a4d8 p0x7fb80a07a2c8;
p0x7fb80a076d28 .port I0x60000311cfa0, L_0x600001b36680;
 .tranvp 16 1 0, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a076d28;
p0x7fb80a077118 .port I0x60000311cfa0, L_0x600001b36760;
 .tranvp 16 1 1, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a077118;
p0x7fb80a0774a8 .port I0x60000311cfa0, L_0x600001b36840;
 .tranvp 16 1 2, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a0774a8;
p0x7fb80a077838 .port I0x60000311cfa0, L_0x600001b36920;
 .tranvp 16 1 3, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a077838;
p0x7fb80a077bc8 .port I0x60000311cfa0, L_0x600001b36a00;
 .tranvp 16 1 4, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a077bc8;
p0x7fb80a077f58 .port I0x60000311cfa0, L_0x600001b36ae0;
 .tranvp 16 1 5, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a077f58;
p0x7fb80a0782e8 .port I0x60000311cfa0, L_0x600001b36bc0;
 .tranvp 16 1 6, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a0782e8;
p0x7fb80a078678 .port I0x60000311cfa0, L_0x600001b36ca0;
 .tranvp 16 1 7, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a078678;
p0x7fb80a078a08 .port I0x60000311cfa0, L_0x600001b36d80;
 .tranvp 16 1 8, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a078a08;
p0x7fb80a078d98 .port I0x60000311cfa0, L_0x600001b36e60;
 .tranvp 16 1 9, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a078d98;
p0x7fb80a079128 .port I0x60000311cfa0, L_0x600001b36f40;
 .tranvp 16 1 10, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a079128;
p0x7fb80a0794b8 .port I0x60000311cfa0, L_0x600001b37020;
 .tranvp 16 1 11, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a0794b8;
p0x7fb80a079848 .port I0x60000311cfa0, L_0x600001b37100;
 .tranvp 16 1 12, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a079848;
p0x7fb80a079bd8 .port I0x60000311cfa0, L_0x600001b371e0;
 .tranvp 16 1 13, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a079bd8;
p0x7fb80a079f68 .port I0x60000311cfa0, L_0x600001b372c0;
 .tranvp 16 1 14, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a079f68;
p0x7fb80a07a2f8 .port I0x60000311cfa0, L_0x600001b373a0;
 .tranvp 16 1 15, I0x60000311cfa0, p0x7fb80a07a508 p0x7fb80a07a2f8;
S_0x7fb80a1fcc10 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36610 .functor BUFT 1, v0x600000353450_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a076db8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36680 .functor BUFT 1, o0x7fb80a076db8, C4<0>, C4<0>, C4<0>;
v0x600000353570_0 .net8 "Bitline1", 0 0, p0x7fb80a076cf8;  1 drivers, strength-aware
v0x600000353600_0 .net8 "Bitline2", 0 0, p0x7fb80a076d28;  1 drivers, strength-aware
v0x600000353690_0 .net "D", 0 0, L_0x6000001308c0;  1 drivers
v0x600000353720_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x6000003537b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000353840_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003538d0_0 name=_ivl_4
v0x600000353960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003539f0_0 .net "dffOut", 0 0, v0x600000353450_0;  1 drivers
v0x600000353a80_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1fc6c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1fcc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000353210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003532a0_0 .net "d", 0 0, L_0x6000001308c0;  alias, 1 drivers
v0x600000353330_0 .net "q", 0 0, v0x600000353450_0;  alias, 1 drivers
v0x6000003533c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000353450_0 .var "state", 0 0;
v0x6000003534e0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1fc170 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b366f0 .functor BUFT 1, v0x600000353d50_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a077148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36760 .functor BUFT 1, o0x7fb80a077148, C4<0>, C4<0>, C4<0>;
v0x600000353e70_0 .net8 "Bitline1", 0 0, p0x7fb80a0770e8;  1 drivers, strength-aware
v0x600000353f00_0 .net8 "Bitline2", 0 0, p0x7fb80a077118;  1 drivers, strength-aware
v0x600000320000_0 .net "D", 0 0, L_0x600000130960;  1 drivers
v0x600000320090_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000320120_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x6000003201b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000320240_0 name=_ivl_4
v0x6000003202d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000320360_0 .net "dffOut", 0 0, v0x600000353d50_0;  1 drivers
v0x6000003203f0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1fbc20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1fc170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000353b10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000353ba0_0 .net "d", 0 0, L_0x600000130960;  alias, 1 drivers
v0x600000353c30_0 .net "q", 0 0, v0x600000353d50_0;  alias, 1 drivers
v0x600000353cc0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000353d50_0 .var "state", 0 0;
v0x600000353de0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1fb6d0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b367d0 .functor BUFT 1, v0x6000003206c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0774d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36840 .functor BUFT 1, o0x7fb80a0774d8, C4<0>, C4<0>, C4<0>;
v0x6000003207e0_0 .net8 "Bitline1", 0 0, p0x7fb80a077478;  1 drivers, strength-aware
v0x600000320870_0 .net8 "Bitline2", 0 0, p0x7fb80a0774a8;  1 drivers, strength-aware
v0x600000320900_0 .net "D", 0 0, L_0x600000130a00;  1 drivers
v0x600000320990_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000320a20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000320ab0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000320b40_0 name=_ivl_4
v0x600000320bd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000320c60_0 .net "dffOut", 0 0, v0x6000003206c0_0;  1 drivers
v0x600000320cf0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1fb180 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1fb6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000320480_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000320510_0 .net "d", 0 0, L_0x600000130a00;  alias, 1 drivers
v0x6000003205a0_0 .net "q", 0 0, v0x6000003206c0_0;  alias, 1 drivers
v0x600000320630_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003206c0_0 .var "state", 0 0;
v0x600000320750_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1fac30 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b368b0 .functor BUFT 1, v0x600000320fc0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a077868 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36920 .functor BUFT 1, o0x7fb80a077868, C4<0>, C4<0>, C4<0>;
v0x6000003210e0_0 .net8 "Bitline1", 0 0, p0x7fb80a077808;  1 drivers, strength-aware
v0x600000321170_0 .net8 "Bitline2", 0 0, p0x7fb80a077838;  1 drivers, strength-aware
v0x600000321200_0 .net "D", 0 0, L_0x600000130aa0;  1 drivers
v0x600000321290_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000321320_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x6000003213b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000321440_0 name=_ivl_4
v0x6000003214d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000321560_0 .net "dffOut", 0 0, v0x600000320fc0_0;  1 drivers
v0x6000003215f0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1fa6e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1fac30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000320d80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000320e10_0 .net "d", 0 0, L_0x600000130aa0;  alias, 1 drivers
v0x600000320ea0_0 .net "q", 0 0, v0x600000320fc0_0;  alias, 1 drivers
v0x600000320f30_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000320fc0_0 .var "state", 0 0;
v0x600000321050_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1fa190 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36990 .functor BUFT 1, v0x6000003218c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a077bf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36a00 .functor BUFT 1, o0x7fb80a077bf8, C4<0>, C4<0>, C4<0>;
v0x6000003219e0_0 .net8 "Bitline1", 0 0, p0x7fb80a077b98;  1 drivers, strength-aware
v0x600000321a70_0 .net8 "Bitline2", 0 0, p0x7fb80a077bc8;  1 drivers, strength-aware
v0x600000321b00_0 .net "D", 0 0, L_0x600000130b40;  1 drivers
v0x600000321b90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000321c20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000321cb0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000321d40_0 name=_ivl_4
v0x600000321dd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000321e60_0 .net "dffOut", 0 0, v0x6000003218c0_0;  1 drivers
v0x600000321ef0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f9c40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1fa190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000321680_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000321710_0 .net "d", 0 0, L_0x600000130b40;  alias, 1 drivers
v0x6000003217a0_0 .net "q", 0 0, v0x6000003218c0_0;  alias, 1 drivers
v0x600000321830_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003218c0_0 .var "state", 0 0;
v0x600000321950_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f96f0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36a70 .functor BUFT 1, v0x6000003221c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a077f88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36ae0 .functor BUFT 1, o0x7fb80a077f88, C4<0>, C4<0>, C4<0>;
v0x6000003222e0_0 .net8 "Bitline1", 0 0, p0x7fb80a077f28;  1 drivers, strength-aware
v0x600000322370_0 .net8 "Bitline2", 0 0, p0x7fb80a077f58;  1 drivers, strength-aware
v0x600000322400_0 .net "D", 0 0, L_0x600000130be0;  1 drivers
v0x600000322490_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000322520_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x6000003225b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000322640_0 name=_ivl_4
v0x6000003226d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000322760_0 .net "dffOut", 0 0, v0x6000003221c0_0;  1 drivers
v0x6000003227f0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f91a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f96f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000321f80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000322010_0 .net "d", 0 0, L_0x600000130be0;  alias, 1 drivers
v0x6000003220a0_0 .net "q", 0 0, v0x6000003221c0_0;  alias, 1 drivers
v0x600000322130_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003221c0_0 .var "state", 0 0;
v0x600000322250_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f8c50 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36b50 .functor BUFT 1, v0x600000322ac0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a078318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36bc0 .functor BUFT 1, o0x7fb80a078318, C4<0>, C4<0>, C4<0>;
v0x600000322be0_0 .net8 "Bitline1", 0 0, p0x7fb80a0782b8;  1 drivers, strength-aware
v0x600000322c70_0 .net8 "Bitline2", 0 0, p0x7fb80a0782e8;  1 drivers, strength-aware
v0x600000322d00_0 .net "D", 0 0, L_0x600000130c80;  1 drivers
v0x600000322d90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000322e20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000322eb0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000322f40_0 name=_ivl_4
v0x600000322fd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000323060_0 .net "dffOut", 0 0, v0x600000322ac0_0;  1 drivers
v0x6000003230f0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f8700 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f8c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000322880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000322910_0 .net "d", 0 0, L_0x600000130c80;  alias, 1 drivers
v0x6000003229a0_0 .net "q", 0 0, v0x600000322ac0_0;  alias, 1 drivers
v0x600000322a30_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000322ac0_0 .var "state", 0 0;
v0x600000322b50_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f81b0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36c30 .functor BUFT 1, v0x6000003233c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0786a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36ca0 .functor BUFT 1, o0x7fb80a0786a8, C4<0>, C4<0>, C4<0>;
v0x6000003234e0_0 .net8 "Bitline1", 0 0, p0x7fb80a078648;  1 drivers, strength-aware
v0x600000323570_0 .net8 "Bitline2", 0 0, p0x7fb80a078678;  1 drivers, strength-aware
v0x600000323600_0 .net "D", 0 0, L_0x600000130d20;  1 drivers
v0x600000323690_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000323720_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x6000003237b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000323840_0 name=_ivl_4
v0x6000003238d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000323960_0 .net "dffOut", 0 0, v0x6000003233c0_0;  1 drivers
v0x6000003239f0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f7c60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f81b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000323180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000323210_0 .net "d", 0 0, L_0x600000130d20;  alias, 1 drivers
v0x6000003232a0_0 .net "q", 0 0, v0x6000003233c0_0;  alias, 1 drivers
v0x600000323330_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003233c0_0 .var "state", 0 0;
v0x600000323450_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f7710 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36d10 .functor BUFT 1, v0x600000323cc0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a078a38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36d80 .functor BUFT 1, o0x7fb80a078a38, C4<0>, C4<0>, C4<0>;
v0x600000323de0_0 .net8 "Bitline1", 0 0, p0x7fb80a0789d8;  1 drivers, strength-aware
v0x600000323e70_0 .net8 "Bitline2", 0 0, p0x7fb80a078a08;  1 drivers, strength-aware
v0x600000323f00_0 .net "D", 0 0, L_0x600000130dc0;  1 drivers
v0x600000324000_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000324090_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000324120_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003241b0_0 name=_ivl_4
v0x600000324240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003242d0_0 .net "dffOut", 0 0, v0x600000323cc0_0;  1 drivers
v0x600000324360_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f71c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f7710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000323a80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000323b10_0 .net "d", 0 0, L_0x600000130dc0;  alias, 1 drivers
v0x600000323ba0_0 .net "q", 0 0, v0x600000323cc0_0;  alias, 1 drivers
v0x600000323c30_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000323cc0_0 .var "state", 0 0;
v0x600000323d50_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f6c70 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36df0 .functor BUFT 1, v0x600000324630_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a078dc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36e60 .functor BUFT 1, o0x7fb80a078dc8, C4<0>, C4<0>, C4<0>;
v0x600000324750_0 .net8 "Bitline1", 0 0, p0x7fb80a078d68;  1 drivers, strength-aware
v0x6000003247e0_0 .net8 "Bitline2", 0 0, p0x7fb80a078d98;  1 drivers, strength-aware
v0x600000324870_0 .net "D", 0 0, L_0x600000130e60;  1 drivers
v0x600000324900_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000324990_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000324a20_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000324ab0_0 name=_ivl_4
v0x600000324b40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000324bd0_0 .net "dffOut", 0 0, v0x600000324630_0;  1 drivers
v0x600000324c60_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f6720 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f6c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003243f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000324480_0 .net "d", 0 0, L_0x600000130e60;  alias, 1 drivers
v0x600000324510_0 .net "q", 0 0, v0x600000324630_0;  alias, 1 drivers
v0x6000003245a0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000324630_0 .var "state", 0 0;
v0x6000003246c0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f61d0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36ed0 .functor BUFT 1, v0x600000324f30_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a079158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36f40 .functor BUFT 1, o0x7fb80a079158, C4<0>, C4<0>, C4<0>;
v0x600000325050_0 .net8 "Bitline1", 0 0, p0x7fb80a0790f8;  1 drivers, strength-aware
v0x6000003250e0_0 .net8 "Bitline2", 0 0, p0x7fb80a079128;  1 drivers, strength-aware
v0x600000325170_0 .net "D", 0 0, L_0x600000130f00;  1 drivers
v0x600000325200_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000325290_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000325320_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003253b0_0 name=_ivl_4
v0x600000325440_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003254d0_0 .net "dffOut", 0 0, v0x600000324f30_0;  1 drivers
v0x600000325560_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f5c80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f61d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000324cf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000324d80_0 .net "d", 0 0, L_0x600000130f00;  alias, 1 drivers
v0x600000324e10_0 .net "q", 0 0, v0x600000324f30_0;  alias, 1 drivers
v0x600000324ea0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000324f30_0 .var "state", 0 0;
v0x600000324fc0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f5730 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36fb0 .functor BUFT 1, v0x600000325830_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0794e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b37020 .functor BUFT 1, o0x7fb80a0794e8, C4<0>, C4<0>, C4<0>;
v0x600000325950_0 .net8 "Bitline1", 0 0, p0x7fb80a079488;  1 drivers, strength-aware
v0x6000003259e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0794b8;  1 drivers, strength-aware
v0x600000325a70_0 .net "D", 0 0, L_0x600000130fa0;  1 drivers
v0x600000325b00_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000325b90_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000325c20_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000325cb0_0 name=_ivl_4
v0x600000325d40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000325dd0_0 .net "dffOut", 0 0, v0x600000325830_0;  1 drivers
v0x600000325e60_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f51e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f5730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003255f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000325680_0 .net "d", 0 0, L_0x600000130fa0;  alias, 1 drivers
v0x600000325710_0 .net "q", 0 0, v0x600000325830_0;  alias, 1 drivers
v0x6000003257a0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000325830_0 .var "state", 0 0;
v0x6000003258c0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f4c90 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b37090 .functor BUFT 1, v0x600000326130_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a079878 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b37100 .functor BUFT 1, o0x7fb80a079878, C4<0>, C4<0>, C4<0>;
v0x600000326250_0 .net8 "Bitline1", 0 0, p0x7fb80a079818;  1 drivers, strength-aware
v0x6000003262e0_0 .net8 "Bitline2", 0 0, p0x7fb80a079848;  1 drivers, strength-aware
v0x600000326370_0 .net "D", 0 0, L_0x600000131040;  1 drivers
v0x600000326400_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000326490_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000326520_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003265b0_0 name=_ivl_4
v0x600000326640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003266d0_0 .net "dffOut", 0 0, v0x600000326130_0;  1 drivers
v0x600000326760_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f4740 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f4c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000325ef0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000325f80_0 .net "d", 0 0, L_0x600000131040;  alias, 1 drivers
v0x600000326010_0 .net "q", 0 0, v0x600000326130_0;  alias, 1 drivers
v0x6000003260a0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000326130_0 .var "state", 0 0;
v0x6000003261c0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f41f0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b37170 .functor BUFT 1, v0x600000326a30_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a079c08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b371e0 .functor BUFT 1, o0x7fb80a079c08, C4<0>, C4<0>, C4<0>;
v0x600000326b50_0 .net8 "Bitline1", 0 0, p0x7fb80a079ba8;  1 drivers, strength-aware
v0x600000326be0_0 .net8 "Bitline2", 0 0, p0x7fb80a079bd8;  1 drivers, strength-aware
v0x600000326c70_0 .net "D", 0 0, L_0x6000001310e0;  1 drivers
v0x600000326d00_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000326d90_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000326e20_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000326eb0_0 name=_ivl_4
v0x600000326f40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000326fd0_0 .net "dffOut", 0 0, v0x600000326a30_0;  1 drivers
v0x600000327060_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f3ca0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f41f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003267f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000326880_0 .net "d", 0 0, L_0x6000001310e0;  alias, 1 drivers
v0x600000326910_0 .net "q", 0 0, v0x600000326a30_0;  alias, 1 drivers
v0x6000003269a0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000326a30_0 .var "state", 0 0;
v0x600000326ac0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f3750 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b37250 .functor BUFT 1, v0x600000327330_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a079f98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b372c0 .functor BUFT 1, o0x7fb80a079f98, C4<0>, C4<0>, C4<0>;
v0x600000327450_0 .net8 "Bitline1", 0 0, p0x7fb80a079f38;  1 drivers, strength-aware
v0x6000003274e0_0 .net8 "Bitline2", 0 0, p0x7fb80a079f68;  1 drivers, strength-aware
v0x600000327570_0 .net "D", 0 0, L_0x600000131180;  1 drivers
v0x600000327600_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000327690_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000327720_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003277b0_0 name=_ivl_4
v0x600000327840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003278d0_0 .net "dffOut", 0 0, v0x600000327330_0;  1 drivers
v0x600000327960_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f3200 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f3750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003270f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000327180_0 .net "d", 0 0, L_0x600000131180;  alias, 1 drivers
v0x600000327210_0 .net "q", 0 0, v0x600000327330_0;  alias, 1 drivers
v0x6000003272a0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000327330_0 .var "state", 0 0;
v0x6000003273c0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f2870 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1fd160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b37330 .functor BUFT 1, v0x600000327c30_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07a328 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b373a0 .functor BUFT 1, o0x7fb80a07a328, C4<0>, C4<0>, C4<0>;
v0x600000327d50_0 .net8 "Bitline1", 0 0, p0x7fb80a07a2c8;  1 drivers, strength-aware
v0x600000327de0_0 .net8 "Bitline2", 0 0, p0x7fb80a07a2f8;  1 drivers, strength-aware
v0x600000327e70_0 .net "D", 0 0, L_0x600000131220;  1 drivers
v0x600000327f00_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f90;  alias, 1 drivers
v0x600000338000_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33fd8;  alias, 1 drivers
v0x600000338090_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000338120_0 name=_ivl_4
v0x6000003381b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000338240_0 .net "dffOut", 0 0, v0x600000327c30_0;  1 drivers
v0x6000003382d0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f2320 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f2870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003279f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000327a80_0 .net "d", 0 0, L_0x600000131220;  alias, 1 drivers
v0x600000327b10_0 .net "q", 0 0, v0x600000327c30_0;  alias, 1 drivers
v0x600000327ba0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000327c30_0 .var "state", 0 0;
v0x600000327cc0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f1330 .scope module, "oldPC_reg" "Register" 15 50, 14 100 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003318c0_0 .net8 "Bitline1", 15 0, p0x7fb80a07e048;  alias, 0 drivers, strength-aware
o0x7fb80a07e078 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cf60 .island tran;
p0x7fb80a07e078 .port I0x60000311cf60, o0x7fb80a07e078;
v0x600000331950_0 .net8 "Bitline2", 15 0, p0x7fb80a07e078;  0 drivers, strength-aware
v0x6000003319e0_0 .net8 "D", 15 0, p0x7fb80a07e0a8;  alias, 0 drivers, strength-aware
L_0x7fb80aa33f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000331a70_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  1 drivers
L_0x7fb80aa33f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000331b00_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  1 drivers
v0x600000331b90_0 .net "WriteReg", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
v0x600000331c20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000331cb0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
L_0x600000105400 .part p0x7fb80a07e0a8, 0, 1;
L_0x600000105360 .part p0x7fb80a07e0a8, 1, 1;
L_0x6000001052c0 .part p0x7fb80a07e0a8, 2, 1;
L_0x600000105900 .part p0x7fb80a07e0a8, 3, 1;
L_0x600000105860 .part p0x7fb80a07e0a8, 4, 1;
L_0x6000001057c0 .part p0x7fb80a07e0a8, 5, 1;
L_0x600000105720 .part p0x7fb80a07e0a8, 6, 1;
L_0x600000106080 .part p0x7fb80a07e0a8, 7, 1;
L_0x600000105fe0 .part p0x7fb80a07e0a8, 8, 1;
L_0x600000105f40 .part p0x7fb80a07e0a8, 9, 1;
L_0x600000105ea0 .part p0x7fb80a07e0a8, 10, 1;
L_0x600000105e00 .part p0x7fb80a07e0a8, 11, 1;
L_0x600000105d60 .part p0x7fb80a07e0a8, 12, 1;
L_0x600000105cc0 .part p0x7fb80a07e0a8, 13, 1;
L_0x600000105c20 .part p0x7fb80a07e0a8, 14, 1;
L_0x600000105b80 .part p0x7fb80a07e0a8, 15, 1;
p0x7fb80a07a868 .port I0x60000311cf40, L_0x600001b35810;
 .tranvp 16 1 0, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07a868;
p0x7fb80a07ac58 .port I0x60000311cf40, L_0x600001b358f0;
 .tranvp 16 1 1, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07ac58;
p0x7fb80a07afe8 .port I0x60000311cf40, L_0x600001b359d0;
 .tranvp 16 1 2, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07afe8;
p0x7fb80a07b378 .port I0x60000311cf40, L_0x600001b35ab0;
 .tranvp 16 1 3, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07b378;
p0x7fb80a07b708 .port I0x60000311cf40, L_0x600001b35b90;
 .tranvp 16 1 4, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07b708;
p0x7fb80a07ba98 .port I0x60000311cf40, L_0x600001b35c70;
 .tranvp 16 1 5, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07ba98;
p0x7fb80a07be28 .port I0x60000311cf40, L_0x600001b35d50;
 .tranvp 16 1 6, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07be28;
p0x7fb80a07c1b8 .port I0x60000311cf40, L_0x600001b35e30;
 .tranvp 16 1 7, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07c1b8;
p0x7fb80a07c548 .port I0x60000311cf40, L_0x600001b35f10;
 .tranvp 16 1 8, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07c548;
p0x7fb80a07c8d8 .port I0x60000311cf40, L_0x600001b35ff0;
 .tranvp 16 1 9, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07c8d8;
p0x7fb80a07cc68 .port I0x60000311cf40, L_0x600001b360d0;
 .tranvp 16 1 10, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07cc68;
p0x7fb80a07cff8 .port I0x60000311cf40, L_0x600001b361b0;
 .tranvp 16 1 11, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07cff8;
p0x7fb80a07d388 .port I0x60000311cf40, L_0x600001b36290;
 .tranvp 16 1 12, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07d388;
p0x7fb80a07d718 .port I0x60000311cf40, L_0x600001b36370;
 .tranvp 16 1 13, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07d718;
p0x7fb80a07daa8 .port I0x60000311cf40, L_0x600001b36450;
 .tranvp 16 1 14, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07daa8;
p0x7fb80a07de38 .port I0x60000311cf40, L_0x600001b36530;
 .tranvp 16 1 15, I0x60000311cf40, p0x7fb80a07e048 p0x7fb80a07de38;
p0x7fb80a07a898 .port I0x60000311cf60, L_0x600001b35880;
 .tranvp 16 1 0, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07a898;
p0x7fb80a07ac88 .port I0x60000311cf60, L_0x600001b35960;
 .tranvp 16 1 1, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07ac88;
p0x7fb80a07b018 .port I0x60000311cf60, L_0x600001b35a40;
 .tranvp 16 1 2, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07b018;
p0x7fb80a07b3a8 .port I0x60000311cf60, L_0x600001b35b20;
 .tranvp 16 1 3, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07b3a8;
p0x7fb80a07b738 .port I0x60000311cf60, L_0x600001b35c00;
 .tranvp 16 1 4, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07b738;
p0x7fb80a07bac8 .port I0x60000311cf60, L_0x600001b35ce0;
 .tranvp 16 1 5, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07bac8;
p0x7fb80a07be58 .port I0x60000311cf60, L_0x600001b35dc0;
 .tranvp 16 1 6, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07be58;
p0x7fb80a07c1e8 .port I0x60000311cf60, L_0x600001b35ea0;
 .tranvp 16 1 7, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07c1e8;
p0x7fb80a07c578 .port I0x60000311cf60, L_0x600001b35f80;
 .tranvp 16 1 8, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07c578;
p0x7fb80a07c908 .port I0x60000311cf60, L_0x600001b36060;
 .tranvp 16 1 9, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07c908;
p0x7fb80a07cc98 .port I0x60000311cf60, L_0x600001b36140;
 .tranvp 16 1 10, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07cc98;
p0x7fb80a07d028 .port I0x60000311cf60, L_0x600001b36220;
 .tranvp 16 1 11, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07d028;
p0x7fb80a07d3b8 .port I0x60000311cf60, L_0x600001b36300;
 .tranvp 16 1 12, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07d3b8;
p0x7fb80a07d748 .port I0x60000311cf60, L_0x600001b363e0;
 .tranvp 16 1 13, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07d748;
p0x7fb80a07dad8 .port I0x60000311cf60, L_0x600001b364c0;
 .tranvp 16 1 14, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07dad8;
p0x7fb80a07de68 .port I0x60000311cf60, L_0x600001b365a0;
 .tranvp 16 1 15, I0x60000311cf60, p0x7fb80a07e078 p0x7fb80a07de68;
S_0x7fb80a1f0de0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35810 .functor BUFT 1, v0x600000338a20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07a928 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35880 .functor BUFT 1, o0x7fb80a07a928, C4<0>, C4<0>, C4<0>;
v0x600000338b40_0 .net8 "Bitline1", 0 0, p0x7fb80a07a868;  1 drivers, strength-aware
v0x600000338bd0_0 .net8 "Bitline2", 0 0, p0x7fb80a07a898;  1 drivers, strength-aware
v0x600000338c60_0 .net "D", 0 0, L_0x600000105400;  1 drivers
v0x600000338cf0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x600000338d80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x600000338e10_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000338ea0_0 name=_ivl_4
v0x600000338f30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000338fc0_0 .net "dffOut", 0 0, v0x600000338a20_0;  1 drivers
v0x600000339050_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1f0890 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f0de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003387e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000338870_0 .net "d", 0 0, L_0x600000105400;  alias, 1 drivers
v0x600000338900_0 .net "q", 0 0, v0x600000338a20_0;  alias, 1 drivers
v0x600000338990_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000338a20_0 .var "state", 0 0;
v0x600000338ab0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1f0340 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b358f0 .functor BUFT 1, v0x600000339320_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07acb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35960 .functor BUFT 1, o0x7fb80a07acb8, C4<0>, C4<0>, C4<0>;
v0x600000339440_0 .net8 "Bitline1", 0 0, p0x7fb80a07ac58;  1 drivers, strength-aware
v0x6000003394d0_0 .net8 "Bitline2", 0 0, p0x7fb80a07ac88;  1 drivers, strength-aware
v0x600000339560_0 .net "D", 0 0, L_0x600000105360;  1 drivers
v0x6000003395f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x600000339680_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x600000339710_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003397a0_0 name=_ivl_4
v0x600000339830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003398c0_0 .net "dffOut", 0 0, v0x600000339320_0;  1 drivers
v0x600000339950_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1efdf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f0340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003390e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000339170_0 .net "d", 0 0, L_0x600000105360;  alias, 1 drivers
v0x600000339200_0 .net "q", 0 0, v0x600000339320_0;  alias, 1 drivers
v0x600000339290_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000339320_0 .var "state", 0 0;
v0x6000003393b0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1ef8a0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b359d0 .functor BUFT 1, v0x600000339c20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07b048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35a40 .functor BUFT 1, o0x7fb80a07b048, C4<0>, C4<0>, C4<0>;
v0x600000339d40_0 .net8 "Bitline1", 0 0, p0x7fb80a07afe8;  1 drivers, strength-aware
v0x600000339dd0_0 .net8 "Bitline2", 0 0, p0x7fb80a07b018;  1 drivers, strength-aware
v0x600000339e60_0 .net "D", 0 0, L_0x6000001052c0;  1 drivers
v0x600000339ef0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x600000339f80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033a010_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033a0a0_0 name=_ivl_4
v0x60000033a130_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033a1c0_0 .net "dffOut", 0 0, v0x600000339c20_0;  1 drivers
v0x60000033a250_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1ef350 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1ef8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003399e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000339a70_0 .net "d", 0 0, L_0x6000001052c0;  alias, 1 drivers
v0x600000339b00_0 .net "q", 0 0, v0x600000339c20_0;  alias, 1 drivers
v0x600000339b90_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000339c20_0 .var "state", 0 0;
v0x600000339cb0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1eee00 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35ab0 .functor BUFT 1, v0x60000033a520_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07b3d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35b20 .functor BUFT 1, o0x7fb80a07b3d8, C4<0>, C4<0>, C4<0>;
v0x60000033a640_0 .net8 "Bitline1", 0 0, p0x7fb80a07b378;  1 drivers, strength-aware
v0x60000033a6d0_0 .net8 "Bitline2", 0 0, p0x7fb80a07b3a8;  1 drivers, strength-aware
v0x60000033a760_0 .net "D", 0 0, L_0x600000105900;  1 drivers
v0x60000033a7f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x60000033a880_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033a910_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033a9a0_0 name=_ivl_4
v0x60000033aa30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033aac0_0 .net "dffOut", 0 0, v0x60000033a520_0;  1 drivers
v0x60000033ab50_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1ee8b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1eee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033a2e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033a370_0 .net "d", 0 0, L_0x600000105900;  alias, 1 drivers
v0x60000033a400_0 .net "q", 0 0, v0x60000033a520_0;  alias, 1 drivers
v0x60000033a490_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000033a520_0 .var "state", 0 0;
v0x60000033a5b0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1ee360 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35b90 .functor BUFT 1, v0x60000033ae20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07b768 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35c00 .functor BUFT 1, o0x7fb80a07b768, C4<0>, C4<0>, C4<0>;
v0x60000033af40_0 .net8 "Bitline1", 0 0, p0x7fb80a07b708;  1 drivers, strength-aware
v0x60000033afd0_0 .net8 "Bitline2", 0 0, p0x7fb80a07b738;  1 drivers, strength-aware
v0x60000033b060_0 .net "D", 0 0, L_0x600000105860;  1 drivers
v0x60000033b0f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x60000033b180_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033b210_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033b2a0_0 name=_ivl_4
v0x60000033b330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033b3c0_0 .net "dffOut", 0 0, v0x60000033ae20_0;  1 drivers
v0x60000033b450_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1ede10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1ee360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033abe0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033ac70_0 .net "d", 0 0, L_0x600000105860;  alias, 1 drivers
v0x60000033ad00_0 .net "q", 0 0, v0x60000033ae20_0;  alias, 1 drivers
v0x60000033ad90_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000033ae20_0 .var "state", 0 0;
v0x60000033aeb0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1ed8c0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35c70 .functor BUFT 1, v0x60000033b720_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07baf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35ce0 .functor BUFT 1, o0x7fb80a07baf8, C4<0>, C4<0>, C4<0>;
v0x60000033b840_0 .net8 "Bitline1", 0 0, p0x7fb80a07ba98;  1 drivers, strength-aware
v0x60000033b8d0_0 .net8 "Bitline2", 0 0, p0x7fb80a07bac8;  1 drivers, strength-aware
v0x60000033b960_0 .net "D", 0 0, L_0x6000001057c0;  1 drivers
v0x60000033b9f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x60000033ba80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033bb10_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033bba0_0 name=_ivl_4
v0x60000033bc30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033bcc0_0 .net "dffOut", 0 0, v0x60000033b720_0;  1 drivers
v0x60000033bd50_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1ed370 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1ed8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033b4e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033b570_0 .net "d", 0 0, L_0x6000001057c0;  alias, 1 drivers
v0x60000033b600_0 .net "q", 0 0, v0x60000033b720_0;  alias, 1 drivers
v0x60000033b690_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000033b720_0 .var "state", 0 0;
v0x60000033b7b0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1ece20 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35d50 .functor BUFT 1, v0x60000033c090_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07be88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35dc0 .functor BUFT 1, o0x7fb80a07be88, C4<0>, C4<0>, C4<0>;
v0x60000033c1b0_0 .net8 "Bitline1", 0 0, p0x7fb80a07be28;  1 drivers, strength-aware
v0x60000033c240_0 .net8 "Bitline2", 0 0, p0x7fb80a07be58;  1 drivers, strength-aware
v0x60000033c2d0_0 .net "D", 0 0, L_0x600000105720;  1 drivers
v0x60000033c360_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x60000033c3f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033c480_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033c510_0 name=_ivl_4
v0x60000033c5a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033c630_0 .net "dffOut", 0 0, v0x60000033c090_0;  1 drivers
v0x60000033c6c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1ec8d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1ece20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033bde0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033be70_0 .net "d", 0 0, L_0x600000105720;  alias, 1 drivers
v0x60000033bf00_0 .net "q", 0 0, v0x60000033c090_0;  alias, 1 drivers
v0x60000033c000_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000033c090_0 .var "state", 0 0;
v0x60000033c120_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1ec380 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35e30 .functor BUFT 1, v0x60000033c990_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07c218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35ea0 .functor BUFT 1, o0x7fb80a07c218, C4<0>, C4<0>, C4<0>;
v0x60000033cab0_0 .net8 "Bitline1", 0 0, p0x7fb80a07c1b8;  1 drivers, strength-aware
v0x60000033cb40_0 .net8 "Bitline2", 0 0, p0x7fb80a07c1e8;  1 drivers, strength-aware
v0x60000033cbd0_0 .net "D", 0 0, L_0x600000106080;  1 drivers
v0x60000033cc60_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x60000033ccf0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033cd80_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033ce10_0 name=_ivl_4
v0x60000033cea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033cf30_0 .net "dffOut", 0 0, v0x60000033c990_0;  1 drivers
v0x60000033cfc0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1ebe30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1ec380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033c750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033c7e0_0 .net "d", 0 0, L_0x600000106080;  alias, 1 drivers
v0x60000033c870_0 .net "q", 0 0, v0x60000033c990_0;  alias, 1 drivers
v0x60000033c900_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000033c990_0 .var "state", 0 0;
v0x60000033ca20_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1eb8e0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35f10 .functor BUFT 1, v0x60000033d290_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07c5a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b35f80 .functor BUFT 1, o0x7fb80a07c5a8, C4<0>, C4<0>, C4<0>;
v0x60000033d3b0_0 .net8 "Bitline1", 0 0, p0x7fb80a07c548;  1 drivers, strength-aware
v0x60000033d440_0 .net8 "Bitline2", 0 0, p0x7fb80a07c578;  1 drivers, strength-aware
v0x60000033d4d0_0 .net "D", 0 0, L_0x600000105fe0;  1 drivers
v0x60000033d560_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x60000033d5f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033d680_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033d710_0 name=_ivl_4
v0x60000033d7a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033d830_0 .net "dffOut", 0 0, v0x60000033d290_0;  1 drivers
v0x60000033d8c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1eb390 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1eb8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033d050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033d0e0_0 .net "d", 0 0, L_0x600000105fe0;  alias, 1 drivers
v0x60000033d170_0 .net "q", 0 0, v0x60000033d290_0;  alias, 1 drivers
v0x60000033d200_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000033d290_0 .var "state", 0 0;
v0x60000033d320_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1eae40 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b35ff0 .functor BUFT 1, v0x60000033db90_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07c938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36060 .functor BUFT 1, o0x7fb80a07c938, C4<0>, C4<0>, C4<0>;
v0x60000033dcb0_0 .net8 "Bitline1", 0 0, p0x7fb80a07c8d8;  1 drivers, strength-aware
v0x60000033dd40_0 .net8 "Bitline2", 0 0, p0x7fb80a07c908;  1 drivers, strength-aware
v0x60000033ddd0_0 .net "D", 0 0, L_0x600000105f40;  1 drivers
v0x60000033de60_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x60000033def0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033df80_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033e010_0 name=_ivl_4
v0x60000033e0a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033e130_0 .net "dffOut", 0 0, v0x60000033db90_0;  1 drivers
v0x60000033e1c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1ea8f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1eae40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033d950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033d9e0_0 .net "d", 0 0, L_0x600000105f40;  alias, 1 drivers
v0x60000033da70_0 .net "q", 0 0, v0x60000033db90_0;  alias, 1 drivers
v0x60000033db00_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000033db90_0 .var "state", 0 0;
v0x60000033dc20_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a1d91a0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b360d0 .functor BUFT 1, v0x60000033e490_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07ccc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36140 .functor BUFT 1, o0x7fb80a07ccc8, C4<0>, C4<0>, C4<0>;
v0x60000033e5b0_0 .net8 "Bitline1", 0 0, p0x7fb80a07cc68;  1 drivers, strength-aware
v0x60000033e640_0 .net8 "Bitline2", 0 0, p0x7fb80a07cc98;  1 drivers, strength-aware
v0x60000033e6d0_0 .net "D", 0 0, L_0x600000105ea0;  1 drivers
v0x60000033e760_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x60000033e7f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033e880_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033e910_0 name=_ivl_4
v0x60000033e9a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033ea30_0 .net "dffOut", 0 0, v0x60000033e490_0;  1 drivers
v0x60000033eac0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a1e0460 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1d91a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033e250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033e2e0_0 .net "d", 0 0, L_0x600000105ea0;  alias, 1 drivers
v0x60000033e370_0 .net "q", 0 0, v0x60000033e490_0;  alias, 1 drivers
v0x60000033e400_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000033e490_0 .var "state", 0 0;
v0x60000033e520_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a9087b0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b361b0 .functor BUFT 1, v0x60000033ed90_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07d058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36220 .functor BUFT 1, o0x7fb80a07d058, C4<0>, C4<0>, C4<0>;
v0x60000033eeb0_0 .net8 "Bitline1", 0 0, p0x7fb80a07cff8;  1 drivers, strength-aware
v0x60000033ef40_0 .net8 "Bitline2", 0 0, p0x7fb80a07d028;  1 drivers, strength-aware
v0x60000033efd0_0 .net "D", 0 0, L_0x600000105e00;  1 drivers
v0x60000033f060_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x60000033f0f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033f180_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033f210_0 name=_ivl_4
v0x60000033f2a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033f330_0 .net "dffOut", 0 0, v0x60000033ed90_0;  1 drivers
v0x60000033f3c0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a908260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a9087b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033eb50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033ebe0_0 .net "d", 0 0, L_0x600000105e00;  alias, 1 drivers
v0x60000033ec70_0 .net "q", 0 0, v0x60000033ed90_0;  alias, 1 drivers
v0x60000033ed00_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000033ed90_0 .var "state", 0 0;
v0x60000033ee20_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a907d10 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36290 .functor BUFT 1, v0x60000033f690_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07d3e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b36300 .functor BUFT 1, o0x7fb80a07d3e8, C4<0>, C4<0>, C4<0>;
v0x60000033f7b0_0 .net8 "Bitline1", 0 0, p0x7fb80a07d388;  1 drivers, strength-aware
v0x60000033f840_0 .net8 "Bitline2", 0 0, p0x7fb80a07d3b8;  1 drivers, strength-aware
v0x60000033f8d0_0 .net "D", 0 0, L_0x600000105d60;  1 drivers
v0x60000033f960_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x60000033f9f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x60000033fa80_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033fb10_0 name=_ivl_4
v0x60000033fba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033fc30_0 .net "dffOut", 0 0, v0x60000033f690_0;  1 drivers
v0x60000033fcc0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a9077c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a907d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033f450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033f4e0_0 .net "d", 0 0, L_0x600000105d60;  alias, 1 drivers
v0x60000033f570_0 .net "q", 0 0, v0x60000033f690_0;  alias, 1 drivers
v0x60000033f600_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x60000033f690_0 .var "state", 0 0;
v0x60000033f720_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a907270 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36370 .functor BUFT 1, v0x600000330000_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07d778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b363e0 .functor BUFT 1, o0x7fb80a07d778, C4<0>, C4<0>, C4<0>;
v0x600000330120_0 .net8 "Bitline1", 0 0, p0x7fb80a07d718;  1 drivers, strength-aware
v0x6000003301b0_0 .net8 "Bitline2", 0 0, p0x7fb80a07d748;  1 drivers, strength-aware
v0x600000330240_0 .net "D", 0 0, L_0x600000105cc0;  1 drivers
v0x6000003302d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x600000330360_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x6000003303f0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000330480_0 name=_ivl_4
v0x600000330510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003305a0_0 .net "dffOut", 0 0, v0x600000330000_0;  1 drivers
v0x600000330630_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a906d20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a907270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033fd50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000033fde0_0 .net "d", 0 0, L_0x600000105cc0;  alias, 1 drivers
v0x60000033fe70_0 .net "q", 0 0, v0x600000330000_0;  alias, 1 drivers
v0x60000033ff00_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000330000_0 .var "state", 0 0;
v0x600000330090_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a9067d0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36450 .functor BUFT 1, v0x600000330900_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07db08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b364c0 .functor BUFT 1, o0x7fb80a07db08, C4<0>, C4<0>, C4<0>;
v0x600000330a20_0 .net8 "Bitline1", 0 0, p0x7fb80a07daa8;  1 drivers, strength-aware
v0x600000330ab0_0 .net8 "Bitline2", 0 0, p0x7fb80a07dad8;  1 drivers, strength-aware
v0x600000330b40_0 .net "D", 0 0, L_0x600000105c20;  1 drivers
v0x600000330bd0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x600000330c60_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x600000330cf0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000330d80_0 name=_ivl_4
v0x600000330e10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000330ea0_0 .net "dffOut", 0 0, v0x600000330900_0;  1 drivers
v0x600000330f30_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a906280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a9067d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003306c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000330750_0 .net "d", 0 0, L_0x600000105c20;  alias, 1 drivers
v0x6000003307e0_0 .net "q", 0 0, v0x600000330900_0;  alias, 1 drivers
v0x600000330870_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000330900_0 .var "state", 0 0;
v0x600000330990_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a905d30 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a1f1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b36530 .functor BUFT 1, v0x600000331200_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07de98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b365a0 .functor BUFT 1, o0x7fb80a07de98, C4<0>, C4<0>, C4<0>;
v0x600000331320_0 .net8 "Bitline1", 0 0, p0x7fb80a07de38;  1 drivers, strength-aware
v0x6000003313b0_0 .net8 "Bitline2", 0 0, p0x7fb80a07de68;  1 drivers, strength-aware
v0x600000331440_0 .net "D", 0 0, L_0x600000105b80;  1 drivers
v0x6000003314d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa33f00;  alias, 1 drivers
v0x600000331560_0 .net "ReadEnable2", 0 0, L_0x7fb80aa33f48;  alias, 1 drivers
v0x6000003315f0_0 .net "WriteEnable", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000331680_0 name=_ivl_4
v0x600000331710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003317a0_0 .net "dffOut", 0 0, v0x600000331200_0;  1 drivers
v0x600000331830_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
S_0x7fb80a9057e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a905d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000330fc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000331050_0 .net "d", 0 0, L_0x600000105b80;  alias, 1 drivers
v0x6000003310e0_0 .net "q", 0 0, v0x600000331200_0;  alias, 1 drivers
v0x600000331170_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000331200_0 .var "state", 0 0;
v0x600000331290_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a9047f0 .scope module, "reg_dest_dff[0]" "dff" 15 38, 14 2 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000331d40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000331dd0_0 .net "d", 0 0, L_0x6000001df200;  1 drivers
v0x600000331e60_0 .net "q", 0 0, v0x600000331f80_0;  1 drivers
v0x600000331ef0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000331f80_0 .var "state", 0 0;
v0x600000332010_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a9042a0 .scope module, "reg_dest_dff[1]" "dff" 15 38, 14 2 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003320a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000332130_0 .net "d", 0 0, L_0x6000001df2a0;  1 drivers
v0x6000003321c0_0 .net "q", 0 0, v0x6000003322e0_0;  1 drivers
v0x600000332250_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003322e0_0 .var "state", 0 0;
v0x600000332370_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a90da90 .scope module, "reg_dest_dff[2]" "dff" 15 38, 14 2 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000332400_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000332490_0 .net "d", 0 0, L_0x6000001df340;  1 drivers
v0x600000332520_0 .net "q", 0 0, v0x600000332640_0;  1 drivers
v0x6000003325b0_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x600000332640_0 .var "state", 0 0;
v0x6000003326d0_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a91f380 .scope module, "reg_dest_dff[3]" "dff" 15 38, 14 2 0, S_0x7fb80a78e350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000332760_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003327f0_0 .net "d", 0 0, L_0x6000001df3e0;  1 drivers
v0x600000332880_0 .net "q", 0 0, v0x6000003329a0_0;  1 drivers
v0x600000332910_0 .net "rst", 0 0, L_0x600001b1c700;  alias, 1 drivers
v0x6000003329a0_0 .var "state", 0 0;
v0x600000332a30_0 .net "wen", 0 0, L_0x7fb80aa34020;  alias, 1 drivers
S_0x7fb80a966ae0 .scope module, "X_M_flops0" "X_M_Flops" 4 259, 16 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /OUTPUT 1 "RegWrite_out";
    .port_info 5 /INPUT 1 "MemRead_in";
    .port_info 6 /OUTPUT 1 "MemRead_out";
    .port_info 7 /INPUT 1 "MemWrite_in";
    .port_info 8 /OUTPUT 1 "MemWrite_out";
    .port_info 9 /INPUT 1 "MemtoReg_in";
    .port_info 10 /OUTPUT 1 "MemtoReg_out";
    .port_info 11 /INPUT 1 "SavePC_in";
    .port_info 12 /OUTPUT 1 "SavePC_out";
    .port_info 13 /INPUT 1 "halt_in";
    .port_info 14 /OUTPUT 1 "halt_out";
    .port_info 15 /INPUT 16 "instruction_in";
    .port_info 16 /OUTPUT 16 "instruction_out";
    .port_info 17 /INPUT 16 "b_in";
    .port_info 18 /OUTPUT 16 "b_out";
    .port_info 19 /INPUT 16 "ALUresult_in";
    .port_info 20 /OUTPUT 16 "ALUresult_out";
    .port_info 21 /INPUT 16 "oldPC_in";
    .port_info 22 /OUTPUT 16 "oldPC_out";
    .port_info 23 /INPUT 16 "newPC_in";
    .port_info 24 /OUTPUT 16 "newPC_out";
    .port_info 25 /INPUT 4 "reg_dest_in";
    .port_info 26 /OUTPUT 4 "reg_dest_out";
    .port_info 27 /INPUT 4 "Source2_in";
    .port_info 28 /OUTPUT 4 "Source2_out";
v0x6000003e4cf0_0 .net "ALUresult_in", 15 0, L_0x6000001dcdc0;  alias, 1 drivers
v0x6000003e4d80_0 .net8 "ALUresult_out", 15 0, p0x7fb80a06dce8;  alias, 0 drivers, strength-aware
v0x6000003e4e10_0 .net "MemRead_in", 0 0, L_0x600001b7a840;  alias, 1 drivers
v0x6000003e4ea0_0 .net "MemRead_out", 0 0, v0x6000003ccfc0_0;  alias, 1 drivers
v0x6000003e4f30_0 .net "MemWrite_in", 0 0, L_0x600001b7a7d0;  alias, 1 drivers
v0x6000003e4fc0_0 .net "MemWrite_out", 0 0, v0x6000003cd320_0;  alias, 1 drivers
v0x6000003e5050_0 .net "MemtoReg_in", 0 0, L_0x600001b7a920;  alias, 1 drivers
v0x6000003e50e0_0 .net "MemtoReg_out", 0 0, L_0x600001b0d8f0;  alias, 1 drivers
v0x6000003e5170_0 .net "RegWrite_in", 0 0, L_0x600001b7a8b0;  alias, 1 drivers
v0x6000003e5200_0 .net "RegWrite_out", 0 0, v0x6000003cd9e0_0;  alias, 1 drivers
v0x6000003e5290_0 .net "SavePC_in", 0 0, L_0x600001b7a610;  alias, 1 drivers
v0x6000003e5320_0 .net "SavePC_out", 0 0, L_0x600001b0d960;  alias, 1 drivers
v0x6000003e53b0_0 .net "Source2_in", 3 0, L_0x60000016d860;  alias, 1 drivers
v0x6000003e5440_0 .net "Source2_out", 3 0, L_0x6000001c8fa0;  alias, 1 drivers
v0x6000003e54d0_0 .net "b_in", 15 0, L_0x6000001cc780;  alias, 1 drivers
v0x6000003e5560_0 .net8 "b_out", 15 0, p0x7fb80a086dd8;  alias, 0 drivers, strength-aware
v0x6000003e55f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e5680_0 .net "halt_in", 0 0, L_0x600001b7a5a0;  alias, 1 drivers
v0x6000003e5710_0 .net "halt_out", 0 0, L_0x600001b0d9d0;  alias, 1 drivers
v0x6000003e57a0_0 .net8 "instruction_in", 15 0, p0x7fb80a061aa8;  alias, 0 drivers, strength-aware
v0x6000003e5830_0 .net8 "instruction_out", 15 0, p0x7fb80a071e58;  alias, 0 drivers, strength-aware
v0x6000003e58c0_0 .net8 "newPC_in", 15 0, p0x7fb80a065618;  alias, 0 drivers, strength-aware
v0x6000003e5950_0 .net8 "newPC_out", 15 0, p0x7fb80a07a538;  alias, 0 drivers, strength-aware
v0x6000003e59e0_0 .net8 "oldPC_in", 15 0, p0x7fb80a069188;  alias, 0 drivers, strength-aware
v0x6000003e5a70_0 .net8 "oldPC_out", 15 0, p0x7fb80a07e0a8;  alias, 0 drivers, strength-aware
v0x6000003e5b00_0 .net "reg_dest_in", 3 0, L_0x60000016f2a0;  alias, 1 drivers
v0x6000003e5b90_0 .net "reg_dest_out", 3 0, L_0x6000001c8c80;  alias, 1 drivers
v0x6000003e5c20_0 .net "rst", 0 0, L_0x600001b10070;  1 drivers
L_0x7fb80aa32d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003e5cb0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  1 drivers
L_0x6000001c8c80 .concat [ 1 1 1 1], v0x6000003e41b0_0, v0x6000003e4510_0, v0x6000003e4870_0, v0x6000003e4bd0_0;
L_0x6000001c8d20 .part L_0x60000016f2a0, 0, 1;
L_0x6000001c8dc0 .part L_0x60000016f2a0, 1, 1;
L_0x6000001c8e60 .part L_0x60000016f2a0, 2, 1;
L_0x6000001c8f00 .part L_0x60000016f2a0, 3, 1;
L_0x6000001c8fa0 .concat [ 1 1 1 1], v0x6000003ce0a0_0, v0x6000003ce400_0, v0x6000003ce760_0, v0x6000003ceac0_0;
L_0x6000001c9040 .part L_0x60000016d860, 0, 1;
L_0x6000001c90e0 .part L_0x60000016d860, 1, 1;
L_0x6000001c9180 .part L_0x60000016d860, 2, 1;
L_0x6000001c9220 .part L_0x60000016d860, 3, 1;
S_0x7fb80a953b00 .scope module, "ALUresult_reg" "Register" 16 54, 14 100 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003cc900_0 .net8 "Bitline1", 15 0, p0x7fb80a06dce8;  alias, 0 drivers, strength-aware
o0x7fb80a0826c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311c960 .island tran;
p0x7fb80a0826c8 .port I0x60000311c960, o0x7fb80a0826c8;
v0x6000003cc990_0 .net8 "Bitline2", 15 0, p0x7fb80a0826c8;  0 drivers, strength-aware
v0x6000003cca20_0 .net "D", 15 0, L_0x6000001dcdc0;  alias, 1 drivers
L_0x7fb80aa32be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003ccab0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  1 drivers
L_0x7fb80aa32c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003ccb40_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  1 drivers
v0x6000003ccbd0_0 .net "WriteReg", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
v0x6000003ccc60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cccf0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
L_0x6000001ca6c0 .part L_0x6000001dcdc0, 0, 1;
L_0x6000001ca760 .part L_0x6000001dcdc0, 1, 1;
L_0x6000001ca800 .part L_0x6000001dcdc0, 2, 1;
L_0x6000001ca8a0 .part L_0x6000001dcdc0, 3, 1;
L_0x6000001ca940 .part L_0x6000001dcdc0, 4, 1;
L_0x6000001ca9e0 .part L_0x6000001dcdc0, 5, 1;
L_0x6000001caa80 .part L_0x6000001dcdc0, 6, 1;
L_0x6000001cab20 .part L_0x6000001dcdc0, 7, 1;
L_0x6000001cabc0 .part L_0x6000001dcdc0, 8, 1;
L_0x6000001cac60 .part L_0x6000001dcdc0, 9, 1;
L_0x6000001cad00 .part L_0x6000001dcdc0, 10, 1;
L_0x6000001cada0 .part L_0x6000001dcdc0, 11, 1;
L_0x6000001cae40 .part L_0x6000001dcdc0, 12, 1;
L_0x6000001caee0 .part L_0x6000001dcdc0, 13, 1;
L_0x6000001caf80 .part L_0x6000001dcdc0, 14, 1;
L_0x6000001cb020 .part L_0x6000001dcdc0, 15, 1;
p0x7fb80a07eee8 .port I0x60000311c820, L_0x600001b303f0;
 .tranvp 16 1 0, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a07eee8;
p0x7fb80a07f2d8 .port I0x60000311c820, L_0x600001b304d0;
 .tranvp 16 1 1, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a07f2d8;
p0x7fb80a07f668 .port I0x60000311c820, L_0x600001b305b0;
 .tranvp 16 1 2, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a07f668;
p0x7fb80a07f9f8 .port I0x60000311c820, L_0x600001b30690;
 .tranvp 16 1 3, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a07f9f8;
p0x7fb80a07fd88 .port I0x60000311c820, L_0x600001b30770;
 .tranvp 16 1 4, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a07fd88;
p0x7fb80a080118 .port I0x60000311c820, L_0x600001b30850;
 .tranvp 16 1 5, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a080118;
p0x7fb80a0804a8 .port I0x60000311c820, L_0x600001b30930;
 .tranvp 16 1 6, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a0804a8;
p0x7fb80a080838 .port I0x60000311c820, L_0x600001b30a10;
 .tranvp 16 1 7, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a080838;
p0x7fb80a080bc8 .port I0x60000311c820, L_0x600001b30af0;
 .tranvp 16 1 8, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a080bc8;
p0x7fb80a080f58 .port I0x60000311c820, L_0x600001b30bd0;
 .tranvp 16 1 9, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a080f58;
p0x7fb80a0812e8 .port I0x60000311c820, L_0x600001b30cb0;
 .tranvp 16 1 10, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a0812e8;
p0x7fb80a081678 .port I0x60000311c820, L_0x600001b30d90;
 .tranvp 16 1 11, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a081678;
p0x7fb80a081a08 .port I0x60000311c820, L_0x600001b30e70;
 .tranvp 16 1 12, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a081a08;
p0x7fb80a081d98 .port I0x60000311c820, L_0x600001b30f50;
 .tranvp 16 1 13, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a081d98;
p0x7fb80a082128 .port I0x60000311c820, L_0x600001b31030;
 .tranvp 16 1 14, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a082128;
p0x7fb80a0824b8 .port I0x60000311c820, L_0x600001b31110;
 .tranvp 16 1 15, I0x60000311c820, p0x7fb80a06dce8 p0x7fb80a0824b8;
p0x7fb80a07ef18 .port I0x60000311c960, L_0x600001b30460;
 .tranvp 16 1 0, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a07ef18;
p0x7fb80a07f308 .port I0x60000311c960, L_0x600001b30540;
 .tranvp 16 1 1, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a07f308;
p0x7fb80a07f698 .port I0x60000311c960, L_0x600001b30620;
 .tranvp 16 1 2, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a07f698;
p0x7fb80a07fa28 .port I0x60000311c960, L_0x600001b30700;
 .tranvp 16 1 3, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a07fa28;
p0x7fb80a07fdb8 .port I0x60000311c960, L_0x600001b307e0;
 .tranvp 16 1 4, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a07fdb8;
p0x7fb80a080148 .port I0x60000311c960, L_0x600001b308c0;
 .tranvp 16 1 5, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a080148;
p0x7fb80a0804d8 .port I0x60000311c960, L_0x600001b309a0;
 .tranvp 16 1 6, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a0804d8;
p0x7fb80a080868 .port I0x60000311c960, L_0x600001b30a80;
 .tranvp 16 1 7, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a080868;
p0x7fb80a080bf8 .port I0x60000311c960, L_0x600001b30b60;
 .tranvp 16 1 8, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a080bf8;
p0x7fb80a080f88 .port I0x60000311c960, L_0x600001b30c40;
 .tranvp 16 1 9, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a080f88;
p0x7fb80a081318 .port I0x60000311c960, L_0x600001b30d20;
 .tranvp 16 1 10, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a081318;
p0x7fb80a0816a8 .port I0x60000311c960, L_0x600001b30e00;
 .tranvp 16 1 11, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a0816a8;
p0x7fb80a081a38 .port I0x60000311c960, L_0x600001b30ee0;
 .tranvp 16 1 12, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a081a38;
p0x7fb80a081dc8 .port I0x60000311c960, L_0x600001b30fc0;
 .tranvp 16 1 13, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a081dc8;
p0x7fb80a082158 .port I0x60000311c960, L_0x600001b310a0;
 .tranvp 16 1 14, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a082158;
p0x7fb80a0824e8 .port I0x60000311c960, L_0x600001b31180;
 .tranvp 16 1 15, I0x60000311c960, p0x7fb80a0826c8 p0x7fb80a0824e8;
S_0x7fb80a9524b0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b303f0 .functor BUFT 1, v0x6000003339f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07efa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30460 .functor BUFT 1, o0x7fb80a07efa8, C4<0>, C4<0>, C4<0>;
v0x600000333b10_0 .net8 "Bitline1", 0 0, p0x7fb80a07eee8;  1 drivers, strength-aware
v0x600000333ba0_0 .net8 "Bitline2", 0 0, p0x7fb80a07ef18;  1 drivers, strength-aware
v0x600000333c30_0 .net "D", 0 0, L_0x6000001ca6c0;  1 drivers
v0x600000333cc0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x600000333d50_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x600000333de0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600000333e70_0 name=_ivl_4
v0x600000333f00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000334000_0 .net "dffOut", 0 0, v0x6000003339f0_0;  1 drivers
v0x600000334090_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a94b610 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a9524b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003337b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000333840_0 .net "d", 0 0, L_0x6000001ca6c0;  alias, 1 drivers
v0x6000003338d0_0 .net "q", 0 0, v0x6000003339f0_0;  alias, 1 drivers
v0x600000333960_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003339f0_0 .var "state", 0 0;
v0x600000333a80_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a946cc0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b304d0 .functor BUFT 1, v0x600000334360_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07f338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30540 .functor BUFT 1, o0x7fb80a07f338, C4<0>, C4<0>, C4<0>;
v0x600000334480_0 .net8 "Bitline1", 0 0, p0x7fb80a07f2d8;  1 drivers, strength-aware
v0x600000334510_0 .net8 "Bitline2", 0 0, p0x7fb80a07f308;  1 drivers, strength-aware
v0x6000003345a0_0 .net "D", 0 0, L_0x6000001ca760;  1 drivers
v0x600000334630_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003346c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x600000334750_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003347e0_0 name=_ivl_4
v0x600000334870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000334900_0 .net "dffOut", 0 0, v0x600000334360_0;  1 drivers
v0x600000334990_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a93e7f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a946cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000334120_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003341b0_0 .net "d", 0 0, L_0x6000001ca760;  alias, 1 drivers
v0x600000334240_0 .net "q", 0 0, v0x600000334360_0;  alias, 1 drivers
v0x6000003342d0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x600000334360_0 .var "state", 0 0;
v0x6000003343f0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a936320 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b305b0 .functor BUFT 1, v0x600000334c60_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07f6c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30620 .functor BUFT 1, o0x7fb80a07f6c8, C4<0>, C4<0>, C4<0>;
v0x600000334d80_0 .net8 "Bitline1", 0 0, p0x7fb80a07f668;  1 drivers, strength-aware
v0x600000334e10_0 .net8 "Bitline2", 0 0, p0x7fb80a07f698;  1 drivers, strength-aware
v0x600000334ea0_0 .net "D", 0 0, L_0x6000001ca800;  1 drivers
v0x600000334f30_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x600000334fc0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x600000335050_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003350e0_0 name=_ivl_4
v0x600000335170_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000335200_0 .net "dffOut", 0 0, v0x600000334c60_0;  1 drivers
v0x600000335290_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a924000 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a936320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000334a20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000334ab0_0 .net "d", 0 0, L_0x6000001ca800;  alias, 1 drivers
v0x600000334b40_0 .net "q", 0 0, v0x600000334c60_0;  alias, 1 drivers
v0x600000334bd0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x600000334c60_0 .var "state", 0 0;
v0x600000334cf0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a92c3c0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30690 .functor BUFT 1, v0x600000335560_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07fa58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30700 .functor BUFT 1, o0x7fb80a07fa58, C4<0>, C4<0>, C4<0>;
v0x600000335680_0 .net8 "Bitline1", 0 0, p0x7fb80a07f9f8;  1 drivers, strength-aware
v0x600000335710_0 .net8 "Bitline2", 0 0, p0x7fb80a07fa28;  1 drivers, strength-aware
v0x6000003357a0_0 .net "D", 0 0, L_0x6000001ca8a0;  1 drivers
v0x600000335830_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003358c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x600000335950_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003359e0_0 name=_ivl_4
v0x600000335a70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000335b00_0 .net "dffOut", 0 0, v0x600000335560_0;  1 drivers
v0x600000335b90_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a9281e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a92c3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000335320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003353b0_0 .net "d", 0 0, L_0x6000001ca8a0;  alias, 1 drivers
v0x600000335440_0 .net "q", 0 0, v0x600000335560_0;  alias, 1 drivers
v0x6000003354d0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x600000335560_0 .var "state", 0 0;
v0x6000003355f0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1d4720 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30770 .functor BUFT 1, v0x600000335e60_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a07fde8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b307e0 .functor BUFT 1, o0x7fb80a07fde8, C4<0>, C4<0>, C4<0>;
v0x600000335f80_0 .net8 "Bitline1", 0 0, p0x7fb80a07fd88;  1 drivers, strength-aware
v0x600000336010_0 .net8 "Bitline2", 0 0, p0x7fb80a07fdb8;  1 drivers, strength-aware
v0x6000003360a0_0 .net "D", 0 0, L_0x6000001ca940;  1 drivers
v0x600000336130_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003361c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x600000336250_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003362e0_0 name=_ivl_4
v0x600000336370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000336400_0 .net "dffOut", 0 0, v0x600000335e60_0;  1 drivers
v0x600000336490_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a10b670 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1d4720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000335c20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000335cb0_0 .net "d", 0 0, L_0x6000001ca940;  alias, 1 drivers
v0x600000335d40_0 .net "q", 0 0, v0x600000335e60_0;  alias, 1 drivers
v0x600000335dd0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x600000335e60_0 .var "state", 0 0;
v0x600000335ef0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a10b7e0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30850 .functor BUFT 1, v0x600000336760_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a080178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b308c0 .functor BUFT 1, o0x7fb80a080178, C4<0>, C4<0>, C4<0>;
v0x600000336880_0 .net8 "Bitline1", 0 0, p0x7fb80a080118;  1 drivers, strength-aware
v0x600000336910_0 .net8 "Bitline2", 0 0, p0x7fb80a080148;  1 drivers, strength-aware
v0x6000003369a0_0 .net "D", 0 0, L_0x6000001ca9e0;  1 drivers
v0x600000336a30_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x600000336ac0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x600000336b50_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600000336be0_0 name=_ivl_4
v0x600000336c70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000336d00_0 .net "dffOut", 0 0, v0x600000336760_0;  1 drivers
v0x600000336d90_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1d4a70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a10b7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000336520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003365b0_0 .net "d", 0 0, L_0x6000001ca9e0;  alias, 1 drivers
v0x600000336640_0 .net "q", 0 0, v0x600000336760_0;  alias, 1 drivers
v0x6000003366d0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x600000336760_0 .var "state", 0 0;
v0x6000003367f0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1d4be0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30930 .functor BUFT 1, v0x600000337060_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a080508 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b309a0 .functor BUFT 1, o0x7fb80a080508, C4<0>, C4<0>, C4<0>;
v0x600000337180_0 .net8 "Bitline1", 0 0, p0x7fb80a0804a8;  1 drivers, strength-aware
v0x600000337210_0 .net8 "Bitline2", 0 0, p0x7fb80a0804d8;  1 drivers, strength-aware
v0x6000003372a0_0 .net "D", 0 0, L_0x6000001caa80;  1 drivers
v0x600000337330_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003373c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x600000337450_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003374e0_0 name=_ivl_4
v0x600000337570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000337600_0 .net "dffOut", 0 0, v0x600000337060_0;  1 drivers
v0x600000337690_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1f2ba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1d4be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000336e20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000336eb0_0 .net "d", 0 0, L_0x6000001caa80;  alias, 1 drivers
v0x600000336f40_0 .net "q", 0 0, v0x600000337060_0;  alias, 1 drivers
v0x600000336fd0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x600000337060_0 .var "state", 0 0;
v0x6000003370f0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1f2d10 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30a10 .functor BUFT 1, v0x600000337960_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a080898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30a80 .functor BUFT 1, o0x7fb80a080898, C4<0>, C4<0>, C4<0>;
v0x600000337a80_0 .net8 "Bitline1", 0 0, p0x7fb80a080838;  1 drivers, strength-aware
v0x600000337b10_0 .net8 "Bitline2", 0 0, p0x7fb80a080868;  1 drivers, strength-aware
v0x600000337ba0_0 .net "D", 0 0, L_0x6000001cab20;  1 drivers
v0x600000337c30_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x600000337cc0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x600000337d50_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600000337de0_0 name=_ivl_4
v0x600000337e70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000337f00_0 .net "dffOut", 0 0, v0x600000337960_0;  1 drivers
v0x6000003c8000_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1cd020 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1f2d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000337720_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003377b0_0 .net "d", 0 0, L_0x6000001cab20;  alias, 1 drivers
v0x600000337840_0 .net "q", 0 0, v0x600000337960_0;  alias, 1 drivers
v0x6000003378d0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x600000337960_0 .var "state", 0 0;
v0x6000003379f0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1cd190 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30af0 .functor BUFT 1, v0x6000003c82d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a080c28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30b60 .functor BUFT 1, o0x7fb80a080c28, C4<0>, C4<0>, C4<0>;
v0x6000003c83f0_0 .net8 "Bitline1", 0 0, p0x7fb80a080bc8;  1 drivers, strength-aware
v0x6000003c8480_0 .net8 "Bitline2", 0 0, p0x7fb80a080bf8;  1 drivers, strength-aware
v0x6000003c8510_0 .net "D", 0 0, L_0x6000001cabc0;  1 drivers
v0x6000003c85a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003c8630_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x6000003c86c0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c8750_0 name=_ivl_4
v0x6000003c87e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c8870_0 .net "dffOut", 0 0, v0x6000003c82d0_0;  1 drivers
v0x6000003c8900_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1c75d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1cd190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c8090_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c8120_0 .net "d", 0 0, L_0x6000001cabc0;  alias, 1 drivers
v0x6000003c81b0_0 .net "q", 0 0, v0x6000003c82d0_0;  alias, 1 drivers
v0x6000003c8240_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c82d0_0 .var "state", 0 0;
v0x6000003c8360_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1c7740 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30bd0 .functor BUFT 1, v0x6000003c8bd0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a080fb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30c40 .functor BUFT 1, o0x7fb80a080fb8, C4<0>, C4<0>, C4<0>;
v0x6000003c8cf0_0 .net8 "Bitline1", 0 0, p0x7fb80a080f58;  1 drivers, strength-aware
v0x6000003c8d80_0 .net8 "Bitline2", 0 0, p0x7fb80a080f88;  1 drivers, strength-aware
v0x6000003c8e10_0 .net "D", 0 0, L_0x6000001cac60;  1 drivers
v0x6000003c8ea0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003c8f30_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x6000003c8fc0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c9050_0 name=_ivl_4
v0x6000003c90e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c9170_0 .net "dffOut", 0 0, v0x6000003c8bd0_0;  1 drivers
v0x6000003c9200_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1d8a30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1c7740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c8990_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c8a20_0 .net "d", 0 0, L_0x6000001cac60;  alias, 1 drivers
v0x6000003c8ab0_0 .net "q", 0 0, v0x6000003c8bd0_0;  alias, 1 drivers
v0x6000003c8b40_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c8bd0_0 .var "state", 0 0;
v0x6000003c8c60_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1d8ba0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30cb0 .functor BUFT 1, v0x6000003c94d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a081348 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30d20 .functor BUFT 1, o0x7fb80a081348, C4<0>, C4<0>, C4<0>;
v0x6000003c95f0_0 .net8 "Bitline1", 0 0, p0x7fb80a0812e8;  1 drivers, strength-aware
v0x6000003c9680_0 .net8 "Bitline2", 0 0, p0x7fb80a081318;  1 drivers, strength-aware
v0x6000003c9710_0 .net "D", 0 0, L_0x6000001cad00;  1 drivers
v0x6000003c97a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003c9830_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x6000003c98c0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c9950_0 name=_ivl_4
v0x6000003c99e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c9a70_0 .net "dffOut", 0 0, v0x6000003c94d0_0;  1 drivers
v0x6000003c9b00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a9505e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1d8ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c9290_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c9320_0 .net "d", 0 0, L_0x6000001cad00;  alias, 1 drivers
v0x6000003c93b0_0 .net "q", 0 0, v0x6000003c94d0_0;  alias, 1 drivers
v0x6000003c9440_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c94d0_0 .var "state", 0 0;
v0x6000003c9560_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a950750 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30d90 .functor BUFT 1, v0x6000003c9dd0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0816d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30e00 .functor BUFT 1, o0x7fb80a0816d8, C4<0>, C4<0>, C4<0>;
v0x6000003c9ef0_0 .net8 "Bitline1", 0 0, p0x7fb80a081678;  1 drivers, strength-aware
v0x6000003c9f80_0 .net8 "Bitline2", 0 0, p0x7fb80a0816a8;  1 drivers, strength-aware
v0x6000003ca010_0 .net "D", 0 0, L_0x6000001cada0;  1 drivers
v0x6000003ca0a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003ca130_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x6000003ca1c0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ca250_0 name=_ivl_4
v0x6000003ca2e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ca370_0 .net "dffOut", 0 0, v0x6000003c9dd0_0;  1 drivers
v0x6000003ca400_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a9429d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a950750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c9b90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c9c20_0 .net "d", 0 0, L_0x6000001cada0;  alias, 1 drivers
v0x6000003c9cb0_0 .net "q", 0 0, v0x6000003c9dd0_0;  alias, 1 drivers
v0x6000003c9d40_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c9dd0_0 .var "state", 0 0;
v0x6000003c9e60_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a942b40 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30e70 .functor BUFT 1, v0x6000003ca6d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a081a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30ee0 .functor BUFT 1, o0x7fb80a081a68, C4<0>, C4<0>, C4<0>;
v0x6000003ca7f0_0 .net8 "Bitline1", 0 0, p0x7fb80a081a08;  1 drivers, strength-aware
v0x6000003ca880_0 .net8 "Bitline2", 0 0, p0x7fb80a081a38;  1 drivers, strength-aware
v0x6000003ca910_0 .net "D", 0 0, L_0x6000001cae40;  1 drivers
v0x6000003ca9a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003caa30_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x6000003caac0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cab50_0 name=_ivl_4
v0x6000003cabe0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cac70_0 .net "dffOut", 0 0, v0x6000003ca6d0_0;  1 drivers
v0x6000003cad00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a93a500 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a942b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ca490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ca520_0 .net "d", 0 0, L_0x6000001cae40;  alias, 1 drivers
v0x6000003ca5b0_0 .net "q", 0 0, v0x6000003ca6d0_0;  alias, 1 drivers
v0x6000003ca640_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ca6d0_0 .var "state", 0 0;
v0x6000003ca760_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a93a670 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30f50 .functor BUFT 1, v0x6000003cafd0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a081df8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30fc0 .functor BUFT 1, o0x7fb80a081df8, C4<0>, C4<0>, C4<0>;
v0x6000003cb0f0_0 .net8 "Bitline1", 0 0, p0x7fb80a081d98;  1 drivers, strength-aware
v0x6000003cb180_0 .net8 "Bitline2", 0 0, p0x7fb80a081dc8;  1 drivers, strength-aware
v0x6000003cb210_0 .net "D", 0 0, L_0x6000001caee0;  1 drivers
v0x6000003cb2a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003cb330_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x6000003cb3c0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cb450_0 name=_ivl_4
v0x6000003cb4e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cb570_0 .net "dffOut", 0 0, v0x6000003cafd0_0;  1 drivers
v0x6000003cb600_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a94a730 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a93a670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cad90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cae20_0 .net "d", 0 0, L_0x6000001caee0;  alias, 1 drivers
v0x6000003caeb0_0 .net "q", 0 0, v0x6000003cafd0_0;  alias, 1 drivers
v0x6000003caf40_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003cafd0_0 .var "state", 0 0;
v0x6000003cb060_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a94a8a0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31030 .functor BUFT 1, v0x6000003cb8d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a082188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b310a0 .functor BUFT 1, o0x7fb80a082188, C4<0>, C4<0>, C4<0>;
v0x6000003cb9f0_0 .net8 "Bitline1", 0 0, p0x7fb80a082128;  1 drivers, strength-aware
v0x6000003cba80_0 .net8 "Bitline2", 0 0, p0x7fb80a082158;  1 drivers, strength-aware
v0x6000003cbb10_0 .net "D", 0 0, L_0x6000001caf80;  1 drivers
v0x6000003cbba0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003cbc30_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x6000003cbcc0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cbd50_0 name=_ivl_4
v0x6000003cbde0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cbe70_0 .net "dffOut", 0 0, v0x6000003cb8d0_0;  1 drivers
v0x6000003cbf00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a946550 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a94a8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cb690_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cb720_0 .net "d", 0 0, L_0x6000001caf80;  alias, 1 drivers
v0x6000003cb7b0_0 .net "q", 0 0, v0x6000003cb8d0_0;  alias, 1 drivers
v0x6000003cb840_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003cb8d0_0 .var "state", 0 0;
v0x6000003cb960_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a9466c0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a953b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31110 .functor BUFT 1, v0x6000003cc240_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a082518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31180 .functor BUFT 1, o0x7fb80a082518, C4<0>, C4<0>, C4<0>;
v0x6000003cc360_0 .net8 "Bitline1", 0 0, p0x7fb80a0824b8;  1 drivers, strength-aware
v0x6000003cc3f0_0 .net8 "Bitline2", 0 0, p0x7fb80a0824e8;  1 drivers, strength-aware
v0x6000003cc480_0 .net "D", 0 0, L_0x6000001cb020;  1 drivers
v0x6000003cc510_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32be0;  alias, 1 drivers
v0x6000003cc5a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32c28;  alias, 1 drivers
v0x6000003cc630_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cc6c0_0 name=_ivl_4
v0x6000003cc750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cc7e0_0 .net "dffOut", 0 0, v0x6000003cc240_0;  1 drivers
v0x6000003cc870_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a942260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a9466c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cc000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cc090_0 .net "d", 0 0, L_0x6000001cb020;  alias, 1 drivers
v0x6000003cc120_0 .net "q", 0 0, v0x6000003cc240_0;  alias, 1 drivers
v0x6000003cc1b0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003cc240_0 .var "state", 0 0;
v0x6000003cc2d0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a9423d0 .scope module, "MemRead_dff" "dff" 16 37, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ccd80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cce10_0 .net "d", 0 0, L_0x600001b7a840;  alias, 1 drivers
v0x6000003ccea0_0 .net "q", 0 0, v0x6000003ccfc0_0;  alias, 1 drivers
v0x6000003ccf30_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ccfc0_0 .var "state", 0 0;
v0x6000003cd050_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1c66f0 .scope module, "MemWrite_dff" "dff" 16 38, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cd0e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cd170_0 .net "d", 0 0, L_0x600001b7a7d0;  alias, 1 drivers
v0x6000003cd200_0 .net "q", 0 0, v0x6000003cd320_0;  alias, 1 drivers
v0x6000003cd290_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003cd320_0 .var "state", 0 0;
v0x6000003cd3b0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1c6860 .scope module, "MemtoReg_dff" "dff" 16 39, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b0d8f0 .functor BUFZ 1, v0x6000003cd680_0, C4<0>, C4<0>, C4<0>;
v0x6000003cd440_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cd4d0_0 .net "d", 0 0, L_0x600001b7a920;  alias, 1 drivers
v0x6000003cd560_0 .net "q", 0 0, L_0x600001b0d8f0;  alias, 1 drivers
v0x6000003cd5f0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003cd680_0 .var "state", 0 0;
v0x6000003cd710_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1dcc10 .scope module, "RegWrite_dff" "dff" 16 36, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cd7a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cd830_0 .net "d", 0 0, L_0x600001b7a8b0;  alias, 1 drivers
v0x6000003cd8c0_0 .net "q", 0 0, v0x6000003cd9e0_0;  alias, 1 drivers
v0x6000003cd950_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003cd9e0_0 .var "state", 0 0;
v0x6000003cda70_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1dcd80 .scope module, "SavePC_dff" "dff" 16 40, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b0d960 .functor BUFZ 1, v0x6000003cdd40_0, C4<0>, C4<0>, C4<0>;
v0x6000003cdb00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cdb90_0 .net "d", 0 0, L_0x600001b7a610;  alias, 1 drivers
v0x6000003cdc20_0 .net "q", 0 0, L_0x600001b0d960;  alias, 1 drivers
v0x6000003cdcb0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003cdd40_0 .var "state", 0 0;
v0x6000003cddd0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a935bb0 .scope module, "Source2_dff[0]" "dff" 16 45, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cde60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cdef0_0 .net "d", 0 0, L_0x6000001c9040;  1 drivers
v0x6000003cdf80_0 .net "q", 0 0, v0x6000003ce0a0_0;  1 drivers
v0x6000003ce010_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ce0a0_0 .var "state", 0 0;
v0x6000003ce130_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a935d20 .scope module, "Source2_dff[1]" "dff" 16 45, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ce1c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ce250_0 .net "d", 0 0, L_0x6000001c90e0;  1 drivers
v0x6000003ce2e0_0 .net "q", 0 0, v0x6000003ce400_0;  1 drivers
v0x6000003ce370_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ce400_0 .var "state", 0 0;
v0x6000003ce490_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a923890 .scope module, "Source2_dff[2]" "dff" 16 45, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ce520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ce5b0_0 .net "d", 0 0, L_0x6000001c9180;  1 drivers
v0x6000003ce640_0 .net "q", 0 0, v0x6000003ce760_0;  1 drivers
v0x6000003ce6d0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ce760_0 .var "state", 0 0;
v0x6000003ce7f0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a923a00 .scope module, "Source2_dff[3]" "dff" 16 45, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ce880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ce910_0 .net "d", 0 0, L_0x6000001c9220;  1 drivers
v0x6000003ce9a0_0 .net "q", 0 0, v0x6000003ceac0_0;  1 drivers
v0x6000003cea30_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ceac0_0 .var "state", 0 0;
v0x6000003ceb50_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a91fd10 .scope module, "b_reg" "Register" 16 51, 14 100 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000032f690_0 .net8 "Bitline1", 15 0, p0x7fb80a086dd8;  alias, 0 drivers, strength-aware
o0x7fb80a086e08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311c6c0 .island tran;
p0x7fb80a086e08 .port I0x60000311c6c0, o0x7fb80a086e08;
v0x60000032f720_0 .net8 "Bitline2", 15 0, p0x7fb80a086e08;  0 drivers, strength-aware
v0x60000032f7b0_0 .net "D", 15 0, L_0x6000001cc780;  alias, 1 drivers
L_0x7fb80aa32b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000032f840_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  1 drivers
L_0x7fb80aa32b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000032f8d0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  1 drivers
v0x60000032f960_0 .net "WriteReg", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
v0x60000032f9f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032fa80_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
L_0x6000001c9cc0 .part L_0x6000001cc780, 0, 1;
L_0x6000001c9d60 .part L_0x6000001cc780, 1, 1;
L_0x6000001c9e00 .part L_0x6000001cc780, 2, 1;
L_0x6000001c9ea0 .part L_0x6000001cc780, 3, 1;
L_0x6000001c9f40 .part L_0x6000001cc780, 4, 1;
L_0x6000001c9fe0 .part L_0x6000001cc780, 5, 1;
L_0x6000001ca080 .part L_0x6000001cc780, 6, 1;
L_0x6000001ca120 .part L_0x6000001cc780, 7, 1;
L_0x6000001ca1c0 .part L_0x6000001cc780, 8, 1;
L_0x6000001ca260 .part L_0x6000001cc780, 9, 1;
L_0x6000001ca300 .part L_0x6000001cc780, 10, 1;
L_0x6000001ca3a0 .part L_0x6000001cc780, 11, 1;
L_0x6000001ca440 .part L_0x6000001cc780, 12, 1;
L_0x6000001ca4e0 .part L_0x6000001cc780, 13, 1;
L_0x6000001ca580 .part L_0x6000001cc780, 14, 1;
L_0x6000001ca620 .part L_0x6000001cc780, 15, 1;
p0x7fb80a0835f8 .port I0x60000311c540, L_0x600001b3f5d0;
 .tranvp 16 1 0, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a0835f8;
p0x7fb80a0839e8 .port I0x60000311c540, L_0x600001b3f6b0;
 .tranvp 16 1 1, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a0839e8;
p0x7fb80a083d78 .port I0x60000311c540, L_0x600001b3f790;
 .tranvp 16 1 2, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a083d78;
p0x7fb80a084108 .port I0x60000311c540, L_0x600001b3f870;
 .tranvp 16 1 3, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a084108;
p0x7fb80a084498 .port I0x60000311c540, L_0x600001b3f950;
 .tranvp 16 1 4, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a084498;
p0x7fb80a084828 .port I0x60000311c540, L_0x600001b3fa30;
 .tranvp 16 1 5, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a084828;
p0x7fb80a084bb8 .port I0x60000311c540, L_0x600001b3fb10;
 .tranvp 16 1 6, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a084bb8;
p0x7fb80a084f48 .port I0x60000311c540, L_0x600001b3fbf0;
 .tranvp 16 1 7, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a084f48;
p0x7fb80a0852d8 .port I0x60000311c540, L_0x600001b3fcd0;
 .tranvp 16 1 8, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a0852d8;
p0x7fb80a085668 .port I0x60000311c540, L_0x600001b3fdb0;
 .tranvp 16 1 9, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a085668;
p0x7fb80a0859f8 .port I0x60000311c540, L_0x600001b3fe90;
 .tranvp 16 1 10, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a0859f8;
p0x7fb80a085d88 .port I0x60000311c540, L_0x600001b3ff70;
 .tranvp 16 1 11, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a085d88;
p0x7fb80a086118 .port I0x60000311c540, L_0x600001b30070;
 .tranvp 16 1 12, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a086118;
p0x7fb80a0864a8 .port I0x60000311c540, L_0x600001b30150;
 .tranvp 16 1 13, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a0864a8;
p0x7fb80a086838 .port I0x60000311c540, L_0x600001b30230;
 .tranvp 16 1 14, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a086838;
p0x7fb80a086bc8 .port I0x60000311c540, L_0x600001b30310;
 .tranvp 16 1 15, I0x60000311c540, p0x7fb80a086dd8 p0x7fb80a086bc8;
p0x7fb80a083628 .port I0x60000311c6c0, L_0x600001b3f640;
 .tranvp 16 1 0, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a083628;
p0x7fb80a083a18 .port I0x60000311c6c0, L_0x600001b3f720;
 .tranvp 16 1 1, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a083a18;
p0x7fb80a083da8 .port I0x60000311c6c0, L_0x600001b3f800;
 .tranvp 16 1 2, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a083da8;
p0x7fb80a084138 .port I0x60000311c6c0, L_0x600001b3f8e0;
 .tranvp 16 1 3, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a084138;
p0x7fb80a0844c8 .port I0x60000311c6c0, L_0x600001b3f9c0;
 .tranvp 16 1 4, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a0844c8;
p0x7fb80a084858 .port I0x60000311c6c0, L_0x600001b3faa0;
 .tranvp 16 1 5, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a084858;
p0x7fb80a084be8 .port I0x60000311c6c0, L_0x600001b3fb80;
 .tranvp 16 1 6, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a084be8;
p0x7fb80a084f78 .port I0x60000311c6c0, L_0x600001b3fc60;
 .tranvp 16 1 7, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a084f78;
p0x7fb80a085308 .port I0x60000311c6c0, L_0x600001b3fd40;
 .tranvp 16 1 8, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a085308;
p0x7fb80a085698 .port I0x60000311c6c0, L_0x600001b3fe20;
 .tranvp 16 1 9, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a085698;
p0x7fb80a085a28 .port I0x60000311c6c0, L_0x600001b3ff00;
 .tranvp 16 1 10, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a085a28;
p0x7fb80a085db8 .port I0x60000311c6c0, L_0x600001b30000;
 .tranvp 16 1 11, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a085db8;
p0x7fb80a086148 .port I0x60000311c6c0, L_0x600001b300e0;
 .tranvp 16 1 12, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a086148;
p0x7fb80a0864d8 .port I0x60000311c6c0, L_0x600001b301c0;
 .tranvp 16 1 13, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a0864d8;
p0x7fb80a086868 .port I0x60000311c6c0, L_0x600001b302a0;
 .tranvp 16 1 14, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a086868;
p0x7fb80a086bf8 .port I0x60000311c6c0, L_0x600001b30380;
 .tranvp 16 1 15, I0x60000311c6c0, p0x7fb80a086e08 p0x7fb80a086bf8;
S_0x7fb80a91fe80 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f5d0 .functor BUFT 1, v0x6000003cee20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0836b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f640 .functor BUFT 1, o0x7fb80a0836b8, C4<0>, C4<0>, C4<0>;
v0x6000003cef40_0 .net8 "Bitline1", 0 0, p0x7fb80a0835f8;  1 drivers, strength-aware
v0x6000003cefd0_0 .net8 "Bitline2", 0 0, p0x7fb80a083628;  1 drivers, strength-aware
v0x6000003cf060_0 .net "D", 0 0, L_0x6000001c9cc0;  1 drivers
v0x6000003cf0f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003cf180_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003cf210_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cf2a0_0 name=_ivl_4
v0x6000003cf330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cf3c0_0 .net "dffOut", 0 0, v0x6000003cee20_0;  1 drivers
v0x6000003cf450_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a92bc50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a91fe80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cebe0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cec70_0 .net "d", 0 0, L_0x6000001c9cc0;  alias, 1 drivers
v0x6000003ced00_0 .net "q", 0 0, v0x6000003cee20_0;  alias, 1 drivers
v0x6000003ced90_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003cee20_0 .var "state", 0 0;
v0x6000003ceeb0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a92bdc0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f6b0 .functor BUFT 1, v0x6000003cf720_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a083a48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f720 .functor BUFT 1, o0x7fb80a083a48, C4<0>, C4<0>, C4<0>;
v0x6000003cf840_0 .net8 "Bitline1", 0 0, p0x7fb80a0839e8;  1 drivers, strength-aware
v0x6000003cf8d0_0 .net8 "Bitline2", 0 0, p0x7fb80a083a18;  1 drivers, strength-aware
v0x6000003cf960_0 .net "D", 0 0, L_0x6000001c9d60;  1 drivers
v0x6000003cf9f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003cfa80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003cfb10_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cfba0_0 name=_ivl_4
v0x6000003cfc30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cfcc0_0 .net "dffOut", 0 0, v0x6000003cf720_0;  1 drivers
v0x6000003cfd50_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a927a70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a92bdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cf4e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cf570_0 .net "d", 0 0, L_0x6000001c9d60;  alias, 1 drivers
v0x6000003cf600_0 .net "q", 0 0, v0x6000003cf720_0;  alias, 1 drivers
v0x6000003cf690_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003cf720_0 .var "state", 0 0;
v0x6000003cf7b0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a927be0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f790 .functor BUFT 1, v0x6000003c0090_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a083dd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f800 .functor BUFT 1, o0x7fb80a083dd8, C4<0>, C4<0>, C4<0>;
v0x6000003c01b0_0 .net8 "Bitline1", 0 0, p0x7fb80a083d78;  1 drivers, strength-aware
v0x6000003c0240_0 .net8 "Bitline2", 0 0, p0x7fb80a083da8;  1 drivers, strength-aware
v0x6000003c02d0_0 .net "D", 0 0, L_0x6000001c9e00;  1 drivers
v0x6000003c0360_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003c03f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003c0480_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c0510_0 name=_ivl_4
v0x6000003c05a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c0630_0 .net "dffOut", 0 0, v0x6000003c0090_0;  1 drivers
v0x6000003c06c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1c7a10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a927be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cfde0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003cfe70_0 .net "d", 0 0, L_0x6000001c9e00;  alias, 1 drivers
v0x6000003cff00_0 .net "q", 0 0, v0x6000003c0090_0;  alias, 1 drivers
v0x6000003c0000_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c0090_0 .var "state", 0 0;
v0x6000003c0120_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1c7b80 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f870 .functor BUFT 1, v0x6000003c0990_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a084168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f8e0 .functor BUFT 1, o0x7fb80a084168, C4<0>, C4<0>, C4<0>;
v0x6000003c0ab0_0 .net8 "Bitline1", 0 0, p0x7fb80a084108;  1 drivers, strength-aware
v0x6000003c0b40_0 .net8 "Bitline2", 0 0, p0x7fb80a084138;  1 drivers, strength-aware
v0x6000003c0bd0_0 .net "D", 0 0, L_0x6000001c9ea0;  1 drivers
v0x6000003c0c60_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003c0cf0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003c0d80_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c0e10_0 name=_ivl_4
v0x6000003c0ea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c0f30_0 .net "dffOut", 0 0, v0x6000003c0990_0;  1 drivers
v0x6000003c0fc0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1c7cf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1c7b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c0750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c07e0_0 .net "d", 0 0, L_0x6000001c9ea0;  alias, 1 drivers
v0x6000003c0870_0 .net "q", 0 0, v0x6000003c0990_0;  alias, 1 drivers
v0x6000003c0900_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c0990_0 .var "state", 0 0;
v0x6000003c0a20_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1e3cb0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f950 .functor BUFT 1, v0x6000003c1290_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0844f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f9c0 .functor BUFT 1, o0x7fb80a0844f8, C4<0>, C4<0>, C4<0>;
v0x6000003c13b0_0 .net8 "Bitline1", 0 0, p0x7fb80a084498;  1 drivers, strength-aware
v0x6000003c1440_0 .net8 "Bitline2", 0 0, p0x7fb80a0844c8;  1 drivers, strength-aware
v0x6000003c14d0_0 .net "D", 0 0, L_0x6000001c9f40;  1 drivers
v0x6000003c1560_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003c15f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003c1680_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c1710_0 name=_ivl_4
v0x6000003c17a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c1830_0 .net "dffOut", 0 0, v0x6000003c1290_0;  1 drivers
v0x6000003c18c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1e3e20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1e3cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c1050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c10e0_0 .net "d", 0 0, L_0x6000001c9f40;  alias, 1 drivers
v0x6000003c1170_0 .net "q", 0 0, v0x6000003c1290_0;  alias, 1 drivers
v0x6000003c1200_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c1290_0 .var "state", 0 0;
v0x6000003c1320_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1e3f90 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3fa30 .functor BUFT 1, v0x6000003c1b90_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a084888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3faa0 .functor BUFT 1, o0x7fb80a084888, C4<0>, C4<0>, C4<0>;
v0x6000003c1cb0_0 .net8 "Bitline1", 0 0, p0x7fb80a084828;  1 drivers, strength-aware
v0x6000003c1d40_0 .net8 "Bitline2", 0 0, p0x7fb80a084858;  1 drivers, strength-aware
v0x6000003c1dd0_0 .net "D", 0 0, L_0x6000001c9fe0;  1 drivers
v0x6000003c1e60_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003c1ef0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003c1f80_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c2010_0 name=_ivl_4
v0x6000003c20a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c2130_0 .net "dffOut", 0 0, v0x6000003c1b90_0;  1 drivers
v0x6000003c21c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1d2b80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1e3f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c1950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c19e0_0 .net "d", 0 0, L_0x6000001c9fe0;  alias, 1 drivers
v0x6000003c1a70_0 .net "q", 0 0, v0x6000003c1b90_0;  alias, 1 drivers
v0x6000003c1b00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c1b90_0 .var "state", 0 0;
v0x6000003c1c20_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1d2cf0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3fb10 .functor BUFT 1, v0x6000003c2490_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a084c18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3fb80 .functor BUFT 1, o0x7fb80a084c18, C4<0>, C4<0>, C4<0>;
v0x6000003c25b0_0 .net8 "Bitline1", 0 0, p0x7fb80a084bb8;  1 drivers, strength-aware
v0x6000003c2640_0 .net8 "Bitline2", 0 0, p0x7fb80a084be8;  1 drivers, strength-aware
v0x6000003c26d0_0 .net "D", 0 0, L_0x6000001ca080;  1 drivers
v0x6000003c2760_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003c27f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003c2880_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c2910_0 name=_ivl_4
v0x6000003c29a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c2a30_0 .net "dffOut", 0 0, v0x6000003c2490_0;  1 drivers
v0x6000003c2ac0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1d2e60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1d2cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c2250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c22e0_0 .net "d", 0 0, L_0x6000001ca080;  alias, 1 drivers
v0x6000003c2370_0 .net "q", 0 0, v0x6000003c2490_0;  alias, 1 drivers
v0x6000003c2400_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c2490_0 .var "state", 0 0;
v0x6000003c2520_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1cd460 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3fbf0 .functor BUFT 1, v0x6000003c2d90_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a084fa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3fc60 .functor BUFT 1, o0x7fb80a084fa8, C4<0>, C4<0>, C4<0>;
v0x6000003c2eb0_0 .net8 "Bitline1", 0 0, p0x7fb80a084f48;  1 drivers, strength-aware
v0x6000003c2f40_0 .net8 "Bitline2", 0 0, p0x7fb80a084f78;  1 drivers, strength-aware
v0x6000003c2fd0_0 .net "D", 0 0, L_0x6000001ca120;  1 drivers
v0x6000003c3060_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003c30f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003c3180_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c3210_0 name=_ivl_4
v0x6000003c32a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c3330_0 .net "dffOut", 0 0, v0x6000003c2d90_0;  1 drivers
v0x6000003c33c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1cd5d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1cd460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c2b50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c2be0_0 .net "d", 0 0, L_0x6000001ca120;  alias, 1 drivers
v0x6000003c2c70_0 .net "q", 0 0, v0x6000003c2d90_0;  alias, 1 drivers
v0x6000003c2d00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c2d90_0 .var "state", 0 0;
v0x6000003c2e20_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1cd740 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3fcd0 .functor BUFT 1, v0x6000003c3690_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a085338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3fd40 .functor BUFT 1, o0x7fb80a085338, C4<0>, C4<0>, C4<0>;
v0x6000003c37b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0852d8;  1 drivers, strength-aware
v0x6000003c3840_0 .net8 "Bitline2", 0 0, p0x7fb80a085308;  1 drivers, strength-aware
v0x6000003c38d0_0 .net "D", 0 0, L_0x6000001ca1c0;  1 drivers
v0x6000003c3960_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003c39f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003c3a80_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c3b10_0 name=_ivl_4
v0x6000003c3ba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c3c30_0 .net "dffOut", 0 0, v0x6000003c3690_0;  1 drivers
v0x6000003c3cc0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1cd8b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1cd740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c3450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c34e0_0 .net "d", 0 0, L_0x6000001ca1c0;  alias, 1 drivers
v0x6000003c3570_0 .net "q", 0 0, v0x6000003c3690_0;  alias, 1 drivers
v0x6000003c3600_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c3690_0 .var "state", 0 0;
v0x6000003c3720_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1d2630 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3fdb0 .functor BUFT 1, v0x6000003c4000_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0856c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3fe20 .functor BUFT 1, o0x7fb80a0856c8, C4<0>, C4<0>, C4<0>;
v0x6000003c4120_0 .net8 "Bitline1", 0 0, p0x7fb80a085668;  1 drivers, strength-aware
v0x6000003c41b0_0 .net8 "Bitline2", 0 0, p0x7fb80a085698;  1 drivers, strength-aware
v0x6000003c4240_0 .net "D", 0 0, L_0x6000001ca260;  1 drivers
v0x6000003c42d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003c4360_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003c43f0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c4480_0 name=_ivl_4
v0x6000003c4510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c45a0_0 .net "dffOut", 0 0, v0x6000003c4000_0;  1 drivers
v0x6000003c4630_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1d27a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1d2630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c3d50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c3de0_0 .net "d", 0 0, L_0x6000001ca260;  alias, 1 drivers
v0x6000003c3e70_0 .net "q", 0 0, v0x6000003c4000_0;  alias, 1 drivers
v0x6000003c3f00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c4000_0 .var "state", 0 0;
v0x6000003c4090_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a1d20e0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3fe90 .functor BUFT 1, v0x6000003c4900_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a085a58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ff00 .functor BUFT 1, o0x7fb80a085a58, C4<0>, C4<0>, C4<0>;
v0x6000003c4a20_0 .net8 "Bitline1", 0 0, p0x7fb80a0859f8;  1 drivers, strength-aware
v0x6000003c4ab0_0 .net8 "Bitline2", 0 0, p0x7fb80a085a28;  1 drivers, strength-aware
v0x6000003c4b40_0 .net "D", 0 0, L_0x6000001ca300;  1 drivers
v0x6000003c4bd0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003c4c60_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x6000003c4cf0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c4d80_0 name=_ivl_4
v0x6000003415f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003413b0_0 .net "dffOut", 0 0, v0x6000003c4900_0;  1 drivers
v0x600000341200_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a1d2250 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a1d20e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c46c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003c4750_0 .net "d", 0 0, L_0x6000001ca300;  alias, 1 drivers
v0x6000003c47e0_0 .net "q", 0 0, v0x6000003c4900_0;  alias, 1 drivers
v0x6000003c4870_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003c4900_0 .var "state", 0 0;
v0x6000003c4990_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a2a8380 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ff70 .functor BUFT 1, v0x60000032d4d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a085de8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30000 .functor BUFT 1, o0x7fb80a085de8, C4<0>, C4<0>, C4<0>;
v0x60000032d5f0_0 .net8 "Bitline1", 0 0, p0x7fb80a085d88;  1 drivers, strength-aware
v0x60000032d680_0 .net8 "Bitline2", 0 0, p0x7fb80a085db8;  1 drivers, strength-aware
v0x60000032d710_0 .net "D", 0 0, L_0x6000001ca3a0;  1 drivers
v0x60000032d7a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x60000032d830_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x60000032d8c0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032d950_0 name=_ivl_4
v0x60000032d9e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032da70_0 .net "dffOut", 0 0, v0x60000032d4d0_0;  1 drivers
v0x60000032db00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a797b90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a2a8380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032d290_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032d320_0 .net "d", 0 0, L_0x6000001ca3a0;  alias, 1 drivers
v0x60000032d3b0_0 .net "q", 0 0, v0x60000032d4d0_0;  alias, 1 drivers
v0x60000032d440_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x60000032d4d0_0 .var "state", 0 0;
v0x60000032d560_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a506060 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30070 .functor BUFT 1, v0x600000354240_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a086178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b300e0 .functor BUFT 1, o0x7fb80a086178, C4<0>, C4<0>, C4<0>;
v0x600000354360_0 .net8 "Bitline1", 0 0, p0x7fb80a086118;  1 drivers, strength-aware
v0x6000003543f0_0 .net8 "Bitline2", 0 0, p0x7fb80a086148;  1 drivers, strength-aware
v0x600000354480_0 .net "D", 0 0, L_0x6000001ca440;  1 drivers
v0x600000354510_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x6000003545a0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x600000354630_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003546c0_0 name=_ivl_4
v0x600000354750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003547e0_0 .net "dffOut", 0 0, v0x600000354240_0;  1 drivers
v0x600000354870_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a506280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a506060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000354000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000354090_0 .net "d", 0 0, L_0x6000001ca440;  alias, 1 drivers
v0x600000354120_0 .net "q", 0 0, v0x600000354240_0;  alias, 1 drivers
v0x6000003541b0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x600000354240_0 .var "state", 0 0;
v0x6000003542d0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a5063f0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30150 .functor BUFT 1, v0x60000032ddd0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a086508 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b301c0 .functor BUFT 1, o0x7fb80a086508, C4<0>, C4<0>, C4<0>;
v0x60000032def0_0 .net8 "Bitline1", 0 0, p0x7fb80a0864a8;  1 drivers, strength-aware
v0x60000032df80_0 .net8 "Bitline2", 0 0, p0x7fb80a0864d8;  1 drivers, strength-aware
v0x60000032e010_0 .net "D", 0 0, L_0x6000001ca4e0;  1 drivers
v0x60000032e0a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x60000032e130_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x60000032e1c0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032e250_0 name=_ivl_4
v0x60000032e2e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032e370_0 .net "dffOut", 0 0, v0x60000032ddd0_0;  1 drivers
v0x60000032e400_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a797d00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a5063f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032db90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032dc20_0 .net "d", 0 0, L_0x6000001ca4e0;  alias, 1 drivers
v0x60000032dcb0_0 .net "q", 0 0, v0x60000032ddd0_0;  alias, 1 drivers
v0x60000032dd40_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x60000032ddd0_0 .var "state", 0 0;
v0x60000032de60_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a797e70 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30230 .functor BUFT 1, v0x60000032e6d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a086898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b302a0 .functor BUFT 1, o0x7fb80a086898, C4<0>, C4<0>, C4<0>;
v0x60000032e7f0_0 .net8 "Bitline1", 0 0, p0x7fb80a086838;  1 drivers, strength-aware
v0x60000032e880_0 .net8 "Bitline2", 0 0, p0x7fb80a086868;  1 drivers, strength-aware
v0x60000032e910_0 .net "D", 0 0, L_0x6000001ca580;  1 drivers
v0x60000032e9a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x60000032ea30_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x60000032eac0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032eb50_0 name=_ivl_4
v0x60000032ebe0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032ec70_0 .net "dffOut", 0 0, v0x60000032e6d0_0;  1 drivers
v0x60000032ed00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a797fe0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a797e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032e490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032e520_0 .net "d", 0 0, L_0x6000001ca580;  alias, 1 drivers
v0x60000032e5b0_0 .net "q", 0 0, v0x60000032e6d0_0;  alias, 1 drivers
v0x60000032e640_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x60000032e6d0_0 .var "state", 0 0;
v0x60000032e760_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a798150 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a91fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b30310 .functor BUFT 1, v0x60000032efd0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a086c28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b30380 .functor BUFT 1, o0x7fb80a086c28, C4<0>, C4<0>, C4<0>;
v0x60000032f0f0_0 .net8 "Bitline1", 0 0, p0x7fb80a086bc8;  1 drivers, strength-aware
v0x60000032f180_0 .net8 "Bitline2", 0 0, p0x7fb80a086bf8;  1 drivers, strength-aware
v0x60000032f210_0 .net "D", 0 0, L_0x6000001ca620;  1 drivers
v0x60000032f2a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32b50;  alias, 1 drivers
v0x60000032f330_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b98;  alias, 1 drivers
v0x60000032f3c0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032f450_0 name=_ivl_4
v0x60000032f4e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032f570_0 .net "dffOut", 0 0, v0x60000032efd0_0;  1 drivers
v0x60000032f600_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7982c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a798150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032ed90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032ee20_0 .net "d", 0 0, L_0x6000001ca620;  alias, 1 drivers
v0x60000032eeb0_0 .net "q", 0 0, v0x60000032efd0_0;  alias, 1 drivers
v0x60000032ef40_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x60000032efd0_0 .var "state", 0 0;
v0x60000032f060_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a798830 .scope module, "halt_dff" "dff" 16 41, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b0d9d0 .functor BUFZ 1, v0x60000032fd50_0, C4<0>, C4<0>, C4<0>;
v0x60000032fb10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032fba0_0 .net "d", 0 0, L_0x600001b7a5a0;  alias, 1 drivers
v0x60000032fc30_0 .net "q", 0 0, L_0x600001b0d9d0;  alias, 1 drivers
v0x60000032fcc0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x60000032fd50_0 .var "state", 0 0;
v0x60000032fde0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7989a0 .scope module, "instruction_reg" "Register" 16 48, 14 100 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003d0fc0_0 .net8 "Bitline1", 15 0, p0x7fb80a071e58;  alias, 0 drivers, strength-aware
o0x7fb80a08aa38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311c3a0 .island tran;
p0x7fb80a08aa38 .port I0x60000311c3a0, o0x7fb80a08aa38;
v0x6000003d1050_0 .net8 "Bitline2", 15 0, p0x7fb80a08aa38;  0 drivers, strength-aware
v0x6000003d10e0_0 .net8 "D", 15 0, p0x7fb80a061aa8;  alias, 0 drivers, strength-aware
L_0x7fb80aa32ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003d1170_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  1 drivers
L_0x7fb80aa32b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003d1200_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  1 drivers
v0x6000003d1290_0 .net "WriteReg", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
v0x6000003d1320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d13b0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
L_0x6000001c92c0 .part p0x7fb80a061aa8, 0, 1;
L_0x6000001c9360 .part p0x7fb80a061aa8, 1, 1;
L_0x6000001c9400 .part p0x7fb80a061aa8, 2, 1;
L_0x6000001c94a0 .part p0x7fb80a061aa8, 3, 1;
L_0x6000001c9540 .part p0x7fb80a061aa8, 4, 1;
L_0x6000001c95e0 .part p0x7fb80a061aa8, 5, 1;
L_0x6000001c9680 .part p0x7fb80a061aa8, 6, 1;
L_0x6000001c9720 .part p0x7fb80a061aa8, 7, 1;
L_0x6000001c97c0 .part p0x7fb80a061aa8, 8, 1;
L_0x6000001c9860 .part p0x7fb80a061aa8, 9, 1;
L_0x6000001c9900 .part p0x7fb80a061aa8, 10, 1;
L_0x6000001c99a0 .part p0x7fb80a061aa8, 11, 1;
L_0x6000001c9a40 .part p0x7fb80a061aa8, 12, 1;
L_0x6000001c9ae0 .part p0x7fb80a061aa8, 13, 1;
L_0x6000001c9b80 .part p0x7fb80a061aa8, 14, 1;
L_0x6000001c9c20 .part p0x7fb80a061aa8, 15, 1;
p0x7fb80a087258 .port I0x60000311c1e0, L_0x600001b3e7d0;
 .tranvp 16 1 0, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a087258;
p0x7fb80a087648 .port I0x60000311c1e0, L_0x600001b3e8b0;
 .tranvp 16 1 1, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a087648;
p0x7fb80a0879d8 .port I0x60000311c1e0, L_0x600001b3e990;
 .tranvp 16 1 2, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a0879d8;
p0x7fb80a087d68 .port I0x60000311c1e0, L_0x600001b3ea70;
 .tranvp 16 1 3, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a087d68;
p0x7fb80a0880f8 .port I0x60000311c1e0, L_0x600001b3eb50;
 .tranvp 16 1 4, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a0880f8;
p0x7fb80a088488 .port I0x60000311c1e0, L_0x600001b3ec30;
 .tranvp 16 1 5, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a088488;
p0x7fb80a088818 .port I0x60000311c1e0, L_0x600001b3ed10;
 .tranvp 16 1 6, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a088818;
p0x7fb80a088ba8 .port I0x60000311c1e0, L_0x600001b3edf0;
 .tranvp 16 1 7, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a088ba8;
p0x7fb80a088f38 .port I0x60000311c1e0, L_0x600001b3eed0;
 .tranvp 16 1 8, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a088f38;
p0x7fb80a0892c8 .port I0x60000311c1e0, L_0x600001b3efb0;
 .tranvp 16 1 9, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a0892c8;
p0x7fb80a089658 .port I0x60000311c1e0, L_0x600001b3f090;
 .tranvp 16 1 10, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a089658;
p0x7fb80a0899e8 .port I0x60000311c1e0, L_0x600001b3f170;
 .tranvp 16 1 11, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a0899e8;
p0x7fb80a089d78 .port I0x60000311c1e0, L_0x600001b3f250;
 .tranvp 16 1 12, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a089d78;
p0x7fb80a08a108 .port I0x60000311c1e0, L_0x600001b3f330;
 .tranvp 16 1 13, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a08a108;
p0x7fb80a08a498 .port I0x60000311c1e0, L_0x600001b3f410;
 .tranvp 16 1 14, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a08a498;
p0x7fb80a08a828 .port I0x60000311c1e0, L_0x600001b3f4f0;
 .tranvp 16 1 15, I0x60000311c1e0, p0x7fb80a071e58 p0x7fb80a08a828;
p0x7fb80a087288 .port I0x60000311c3a0, L_0x600001b3e840;
 .tranvp 16 1 0, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a087288;
p0x7fb80a087678 .port I0x60000311c3a0, L_0x600001b3e920;
 .tranvp 16 1 1, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a087678;
p0x7fb80a087a08 .port I0x60000311c3a0, L_0x600001b3ea00;
 .tranvp 16 1 2, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a087a08;
p0x7fb80a087d98 .port I0x60000311c3a0, L_0x600001b3eae0;
 .tranvp 16 1 3, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a087d98;
p0x7fb80a088128 .port I0x60000311c3a0, L_0x600001b3ebc0;
 .tranvp 16 1 4, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a088128;
p0x7fb80a0884b8 .port I0x60000311c3a0, L_0x600001b3eca0;
 .tranvp 16 1 5, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a0884b8;
p0x7fb80a088848 .port I0x60000311c3a0, L_0x600001b3ed80;
 .tranvp 16 1 6, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a088848;
p0x7fb80a088bd8 .port I0x60000311c3a0, L_0x600001b3ee60;
 .tranvp 16 1 7, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a088bd8;
p0x7fb80a088f68 .port I0x60000311c3a0, L_0x600001b3ef40;
 .tranvp 16 1 8, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a088f68;
p0x7fb80a0892f8 .port I0x60000311c3a0, L_0x600001b3f020;
 .tranvp 16 1 9, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a0892f8;
p0x7fb80a089688 .port I0x60000311c3a0, L_0x600001b3f100;
 .tranvp 16 1 10, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a089688;
p0x7fb80a089a18 .port I0x60000311c3a0, L_0x600001b3f1e0;
 .tranvp 16 1 11, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a089a18;
p0x7fb80a089da8 .port I0x60000311c3a0, L_0x600001b3f2c0;
 .tranvp 16 1 12, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a089da8;
p0x7fb80a08a138 .port I0x60000311c3a0, L_0x600001b3f3a0;
 .tranvp 16 1 13, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a08a138;
p0x7fb80a08a4c8 .port I0x60000311c3a0, L_0x600001b3f480;
 .tranvp 16 1 14, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a08a4c8;
p0x7fb80a08a858 .port I0x60000311c3a0, L_0x600001b3f560;
 .tranvp 16 1 15, I0x60000311c3a0, p0x7fb80a08aa38 p0x7fb80a08a858;
S_0x7fb80a798b10 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e7d0 .functor BUFT 1, v0x6000003d8120_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a087318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e840 .functor BUFT 1, o0x7fb80a087318, C4<0>, C4<0>, C4<0>;
v0x6000003d8240_0 .net8 "Bitline1", 0 0, p0x7fb80a087258;  1 drivers, strength-aware
v0x6000003d82d0_0 .net8 "Bitline2", 0 0, p0x7fb80a087288;  1 drivers, strength-aware
v0x6000003d8360_0 .net "D", 0 0, L_0x6000001c92c0;  1 drivers
v0x6000003d83f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003d8480_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003d8510_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d85a0_0 name=_ivl_4
v0x6000003d8630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d86c0_0 .net "dffOut", 0 0, v0x6000003d8120_0;  1 drivers
v0x6000003d8750_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a798c80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a798b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032fe70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000032ff00_0 .net "d", 0 0, L_0x6000001c92c0;  alias, 1 drivers
v0x6000003d8000_0 .net "q", 0 0, v0x6000003d8120_0;  alias, 1 drivers
v0x6000003d8090_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d8120_0 .var "state", 0 0;
v0x6000003d81b0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a798df0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e8b0 .functor BUFT 1, v0x6000003d8a20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0876a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3e920 .functor BUFT 1, o0x7fb80a0876a8, C4<0>, C4<0>, C4<0>;
v0x6000003d8b40_0 .net8 "Bitline1", 0 0, p0x7fb80a087648;  1 drivers, strength-aware
v0x6000003d8bd0_0 .net8 "Bitline2", 0 0, p0x7fb80a087678;  1 drivers, strength-aware
v0x6000003d8c60_0 .net "D", 0 0, L_0x6000001c9360;  1 drivers
v0x6000003d8cf0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003d8d80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003d8e10_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d8ea0_0 name=_ivl_4
v0x6000003d8f30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d8fc0_0 .net "dffOut", 0 0, v0x6000003d8a20_0;  1 drivers
v0x6000003d9050_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a798f60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a798df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d87e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d8870_0 .net "d", 0 0, L_0x6000001c9360;  alias, 1 drivers
v0x6000003d8900_0 .net "q", 0 0, v0x6000003d8a20_0;  alias, 1 drivers
v0x6000003d8990_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d8a20_0 .var "state", 0 0;
v0x6000003d8ab0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7990d0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3e990 .functor BUFT 1, v0x6000003d9320_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a087a38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ea00 .functor BUFT 1, o0x7fb80a087a38, C4<0>, C4<0>, C4<0>;
v0x6000003d9440_0 .net8 "Bitline1", 0 0, p0x7fb80a0879d8;  1 drivers, strength-aware
v0x6000003d94d0_0 .net8 "Bitline2", 0 0, p0x7fb80a087a08;  1 drivers, strength-aware
v0x6000003d9560_0 .net "D", 0 0, L_0x6000001c9400;  1 drivers
v0x6000003d95f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003d9680_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003d9710_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d97a0_0 name=_ivl_4
v0x6000003d9830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d98c0_0 .net "dffOut", 0 0, v0x6000003d9320_0;  1 drivers
v0x6000003d9950_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a799240 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7990d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d90e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d9170_0 .net "d", 0 0, L_0x6000001c9400;  alias, 1 drivers
v0x6000003d9200_0 .net "q", 0 0, v0x6000003d9320_0;  alias, 1 drivers
v0x6000003d9290_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d9320_0 .var "state", 0 0;
v0x6000003d93b0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7993b0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ea70 .functor BUFT 1, v0x6000003d9c20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a087dc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3eae0 .functor BUFT 1, o0x7fb80a087dc8, C4<0>, C4<0>, C4<0>;
v0x6000003d9d40_0 .net8 "Bitline1", 0 0, p0x7fb80a087d68;  1 drivers, strength-aware
v0x6000003d9dd0_0 .net8 "Bitline2", 0 0, p0x7fb80a087d98;  1 drivers, strength-aware
v0x6000003d9e60_0 .net "D", 0 0, L_0x6000001c94a0;  1 drivers
v0x6000003d9ef0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003d9f80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003da010_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003da0a0_0 name=_ivl_4
v0x6000003da130_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003da1c0_0 .net "dffOut", 0 0, v0x6000003d9c20_0;  1 drivers
v0x6000003da250_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a799520 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7993b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d99e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d9a70_0 .net "d", 0 0, L_0x6000001c94a0;  alias, 1 drivers
v0x6000003d9b00_0 .net "q", 0 0, v0x6000003d9c20_0;  alias, 1 drivers
v0x6000003d9b90_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d9c20_0 .var "state", 0 0;
v0x6000003d9cb0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a799690 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3eb50 .functor BUFT 1, v0x6000003da520_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a088158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ebc0 .functor BUFT 1, o0x7fb80a088158, C4<0>, C4<0>, C4<0>;
v0x6000003da640_0 .net8 "Bitline1", 0 0, p0x7fb80a0880f8;  1 drivers, strength-aware
v0x6000003da6d0_0 .net8 "Bitline2", 0 0, p0x7fb80a088128;  1 drivers, strength-aware
v0x6000003da760_0 .net "D", 0 0, L_0x6000001c9540;  1 drivers
v0x6000003da7f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003da880_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003da910_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003da9a0_0 name=_ivl_4
v0x6000003daa30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003daac0_0 .net "dffOut", 0 0, v0x6000003da520_0;  1 drivers
v0x6000003dab50_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a799800 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a799690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003da2e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003da370_0 .net "d", 0 0, L_0x6000001c9540;  alias, 1 drivers
v0x6000003da400_0 .net "q", 0 0, v0x6000003da520_0;  alias, 1 drivers
v0x6000003da490_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003da520_0 .var "state", 0 0;
v0x6000003da5b0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a799970 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ec30 .functor BUFT 1, v0x6000003dae20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0884e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3eca0 .functor BUFT 1, o0x7fb80a0884e8, C4<0>, C4<0>, C4<0>;
v0x6000003daf40_0 .net8 "Bitline1", 0 0, p0x7fb80a088488;  1 drivers, strength-aware
v0x6000003dafd0_0 .net8 "Bitline2", 0 0, p0x7fb80a0884b8;  1 drivers, strength-aware
v0x6000003db060_0 .net "D", 0 0, L_0x6000001c95e0;  1 drivers
v0x6000003db0f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003db180_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003db210_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003db2a0_0 name=_ivl_4
v0x6000003db330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003db3c0_0 .net "dffOut", 0 0, v0x6000003dae20_0;  1 drivers
v0x6000003db450_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a799ae0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a799970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dabe0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dac70_0 .net "d", 0 0, L_0x6000001c95e0;  alias, 1 drivers
v0x6000003dad00_0 .net "q", 0 0, v0x6000003dae20_0;  alias, 1 drivers
v0x6000003dad90_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003dae20_0 .var "state", 0 0;
v0x6000003daeb0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a799c50 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ed10 .functor BUFT 1, v0x6000003db720_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a088878 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ed80 .functor BUFT 1, o0x7fb80a088878, C4<0>, C4<0>, C4<0>;
v0x6000003db840_0 .net8 "Bitline1", 0 0, p0x7fb80a088818;  1 drivers, strength-aware
v0x6000003db8d0_0 .net8 "Bitline2", 0 0, p0x7fb80a088848;  1 drivers, strength-aware
v0x6000003db960_0 .net "D", 0 0, L_0x6000001c9680;  1 drivers
v0x6000003db9f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003dba80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003dbb10_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003dbba0_0 name=_ivl_4
v0x6000003dbc30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dbcc0_0 .net "dffOut", 0 0, v0x6000003db720_0;  1 drivers
v0x6000003dbd50_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a799dc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a799c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003db4e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003db570_0 .net "d", 0 0, L_0x6000001c9680;  alias, 1 drivers
v0x6000003db600_0 .net "q", 0 0, v0x6000003db720_0;  alias, 1 drivers
v0x6000003db690_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003db720_0 .var "state", 0 0;
v0x6000003db7b0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a799f30 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3edf0 .functor BUFT 1, v0x6000003dc090_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a088c08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ee60 .functor BUFT 1, o0x7fb80a088c08, C4<0>, C4<0>, C4<0>;
v0x6000003dc1b0_0 .net8 "Bitline1", 0 0, p0x7fb80a088ba8;  1 drivers, strength-aware
v0x6000003dc240_0 .net8 "Bitline2", 0 0, p0x7fb80a088bd8;  1 drivers, strength-aware
v0x6000003dc2d0_0 .net "D", 0 0, L_0x6000001c9720;  1 drivers
v0x6000003dc360_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003dc3f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003dc480_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003dc510_0 name=_ivl_4
v0x6000003dc5a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dc630_0 .net "dffOut", 0 0, v0x6000003dc090_0;  1 drivers
v0x6000003dc6c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79a0a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a799f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dbde0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dbe70_0 .net "d", 0 0, L_0x6000001c9720;  alias, 1 drivers
v0x6000003dbf00_0 .net "q", 0 0, v0x6000003dc090_0;  alias, 1 drivers
v0x6000003dc000_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003dc090_0 .var "state", 0 0;
v0x6000003dc120_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79a210 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3eed0 .functor BUFT 1, v0x6000003dc990_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a088f98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ef40 .functor BUFT 1, o0x7fb80a088f98, C4<0>, C4<0>, C4<0>;
v0x6000003dcab0_0 .net8 "Bitline1", 0 0, p0x7fb80a088f38;  1 drivers, strength-aware
v0x6000003dcb40_0 .net8 "Bitline2", 0 0, p0x7fb80a088f68;  1 drivers, strength-aware
v0x6000003dcbd0_0 .net "D", 0 0, L_0x6000001c97c0;  1 drivers
v0x6000003dcc60_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003dccf0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003dcd80_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003dce10_0 name=_ivl_4
v0x6000003dcea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dcf30_0 .net "dffOut", 0 0, v0x6000003dc990_0;  1 drivers
v0x6000003dcfc0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79a380 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79a210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dc750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dc7e0_0 .net "d", 0 0, L_0x6000001c97c0;  alias, 1 drivers
v0x6000003dc870_0 .net "q", 0 0, v0x6000003dc990_0;  alias, 1 drivers
v0x6000003dc900_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003dc990_0 .var "state", 0 0;
v0x6000003dca20_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79a4f0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3efb0 .functor BUFT 1, v0x6000003dd290_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a089328 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f020 .functor BUFT 1, o0x7fb80a089328, C4<0>, C4<0>, C4<0>;
v0x6000003dd3b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0892c8;  1 drivers, strength-aware
v0x6000003dd440_0 .net8 "Bitline2", 0 0, p0x7fb80a0892f8;  1 drivers, strength-aware
v0x6000003dd4d0_0 .net "D", 0 0, L_0x6000001c9860;  1 drivers
v0x6000003dd560_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003dd5f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003dd680_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003dd710_0 name=_ivl_4
v0x6000003dd7a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dd830_0 .net "dffOut", 0 0, v0x6000003dd290_0;  1 drivers
v0x6000003dd8c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79a660 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79a4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dd050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dd0e0_0 .net "d", 0 0, L_0x6000001c9860;  alias, 1 drivers
v0x6000003dd170_0 .net "q", 0 0, v0x6000003dd290_0;  alias, 1 drivers
v0x6000003dd200_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003dd290_0 .var "state", 0 0;
v0x6000003dd320_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79a7d0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f090 .functor BUFT 1, v0x6000003ddb90_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0896b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f100 .functor BUFT 1, o0x7fb80a0896b8, C4<0>, C4<0>, C4<0>;
v0x6000003ddcb0_0 .net8 "Bitline1", 0 0, p0x7fb80a089658;  1 drivers, strength-aware
v0x6000003ddd40_0 .net8 "Bitline2", 0 0, p0x7fb80a089688;  1 drivers, strength-aware
v0x6000003dddd0_0 .net "D", 0 0, L_0x6000001c9900;  1 drivers
v0x6000003dde60_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003ddef0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003ddf80_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003de010_0 name=_ivl_4
v0x6000003de0a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003de130_0 .net "dffOut", 0 0, v0x6000003ddb90_0;  1 drivers
v0x6000003de1c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79a940 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79a7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dd950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dd9e0_0 .net "d", 0 0, L_0x6000001c9900;  alias, 1 drivers
v0x6000003dda70_0 .net "q", 0 0, v0x6000003ddb90_0;  alias, 1 drivers
v0x6000003ddb00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ddb90_0 .var "state", 0 0;
v0x6000003ddc20_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79aab0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f170 .functor BUFT 1, v0x6000003de490_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a089a48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f1e0 .functor BUFT 1, o0x7fb80a089a48, C4<0>, C4<0>, C4<0>;
v0x6000003de5b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0899e8;  1 drivers, strength-aware
v0x6000003de640_0 .net8 "Bitline2", 0 0, p0x7fb80a089a18;  1 drivers, strength-aware
v0x6000003de6d0_0 .net "D", 0 0, L_0x6000001c99a0;  1 drivers
v0x6000003de760_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003de7f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003de880_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003de910_0 name=_ivl_4
v0x6000003de9a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dea30_0 .net "dffOut", 0 0, v0x6000003de490_0;  1 drivers
v0x6000003deac0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79ac20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79aab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003de250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003de2e0_0 .net "d", 0 0, L_0x6000001c99a0;  alias, 1 drivers
v0x6000003de370_0 .net "q", 0 0, v0x6000003de490_0;  alias, 1 drivers
v0x6000003de400_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003de490_0 .var "state", 0 0;
v0x6000003de520_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79ad90 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f250 .functor BUFT 1, v0x6000003ded90_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a089dd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f2c0 .functor BUFT 1, o0x7fb80a089dd8, C4<0>, C4<0>, C4<0>;
v0x6000003deeb0_0 .net8 "Bitline1", 0 0, p0x7fb80a089d78;  1 drivers, strength-aware
v0x6000003def40_0 .net8 "Bitline2", 0 0, p0x7fb80a089da8;  1 drivers, strength-aware
v0x6000003defd0_0 .net "D", 0 0, L_0x6000001c9a40;  1 drivers
v0x6000003df060_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003df0f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003df180_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003df210_0 name=_ivl_4
v0x6000003df2a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003df330_0 .net "dffOut", 0 0, v0x6000003ded90_0;  1 drivers
v0x6000003df3c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79af00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003deb50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003debe0_0 .net "d", 0 0, L_0x6000001c9a40;  alias, 1 drivers
v0x6000003dec70_0 .net "q", 0 0, v0x6000003ded90_0;  alias, 1 drivers
v0x6000003ded00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ded90_0 .var "state", 0 0;
v0x6000003dee20_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79b070 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f330 .functor BUFT 1, v0x6000003df690_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08a168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f3a0 .functor BUFT 1, o0x7fb80a08a168, C4<0>, C4<0>, C4<0>;
v0x6000003df7b0_0 .net8 "Bitline1", 0 0, p0x7fb80a08a108;  1 drivers, strength-aware
v0x6000003df840_0 .net8 "Bitline2", 0 0, p0x7fb80a08a138;  1 drivers, strength-aware
v0x6000003df8d0_0 .net "D", 0 0, L_0x6000001c9ae0;  1 drivers
v0x6000003df960_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003df9f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003dfa80_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003dfb10_0 name=_ivl_4
v0x6000003dfba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dfc30_0 .net "dffOut", 0 0, v0x6000003df690_0;  1 drivers
v0x6000003dfcc0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79b1e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79b070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003df450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003df4e0_0 .net "d", 0 0, L_0x6000001c9ae0;  alias, 1 drivers
v0x6000003df570_0 .net "q", 0 0, v0x6000003df690_0;  alias, 1 drivers
v0x6000003df600_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003df690_0 .var "state", 0 0;
v0x6000003df720_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79b350 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f410 .functor BUFT 1, v0x6000003d0000_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08a4f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f480 .functor BUFT 1, o0x7fb80a08a4f8, C4<0>, C4<0>, C4<0>;
v0x6000003d0120_0 .net8 "Bitline1", 0 0, p0x7fb80a08a498;  1 drivers, strength-aware
v0x6000003d01b0_0 .net8 "Bitline2", 0 0, p0x7fb80a08a4c8;  1 drivers, strength-aware
v0x6000003d0240_0 .net "D", 0 0, L_0x6000001c9b80;  1 drivers
v0x6000003d02d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003d0360_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003d03f0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d0480_0 name=_ivl_4
v0x6000003d0510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d05a0_0 .net "dffOut", 0 0, v0x6000003d0000_0;  1 drivers
v0x6000003d0630_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79b4c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79b350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dfd50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003dfde0_0 .net "d", 0 0, L_0x6000001c9b80;  alias, 1 drivers
v0x6000003dfe70_0 .net "q", 0 0, v0x6000003d0000_0;  alias, 1 drivers
v0x6000003dff00_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d0000_0 .var "state", 0 0;
v0x6000003d0090_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79b630 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7989a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3f4f0 .functor BUFT 1, v0x6000003d0900_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08a888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3f560 .functor BUFT 1, o0x7fb80a08a888, C4<0>, C4<0>, C4<0>;
v0x6000003d0a20_0 .net8 "Bitline1", 0 0, p0x7fb80a08a828;  1 drivers, strength-aware
v0x6000003d0ab0_0 .net8 "Bitline2", 0 0, p0x7fb80a08a858;  1 drivers, strength-aware
v0x6000003d0b40_0 .net "D", 0 0, L_0x6000001c9c20;  1 drivers
v0x6000003d0bd0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32ac0;  alias, 1 drivers
v0x6000003d0c60_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32b08;  alias, 1 drivers
v0x6000003d0cf0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d0d80_0 name=_ivl_4
v0x6000003d0e10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d0ea0_0 .net "dffOut", 0 0, v0x6000003d0900_0;  1 drivers
v0x6000003d0f30_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79b7a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79b630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d06c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d0750_0 .net "d", 0 0, L_0x6000001c9c20;  alias, 1 drivers
v0x6000003d07e0_0 .net "q", 0 0, v0x6000003d0900_0;  alias, 1 drivers
v0x6000003d0870_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d0900_0 .var "state", 0 0;
v0x6000003d0990_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79bd10 .scope module, "newPC_reg" "Register" 16 60, 14 100 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003ea520_0 .net8 "Bitline1", 15 0, p0x7fb80a07a538;  alias, 0 drivers, strength-aware
o0x7fb80a08e548 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cd20 .island tran;
p0x7fb80a08e548 .port I0x60000311cd20, o0x7fb80a08e548;
v0x6000003ea5b0_0 .net8 "Bitline2", 15 0, p0x7fb80a08e548;  0 drivers, strength-aware
v0x6000003ea640_0 .net8 "D", 15 0, p0x7fb80a065618;  alias, 0 drivers, strength-aware
L_0x7fb80aa32d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003ea6d0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  1 drivers
L_0x7fb80aa32d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003ea760_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  1 drivers
v0x6000003ea7f0_0 .net "WriteReg", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
v0x6000003ea880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ea910_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
L_0x6000001cbac0 .part p0x7fb80a065618, 0, 1;
L_0x6000001cbb60 .part p0x7fb80a065618, 1, 1;
L_0x6000001cbc00 .part p0x7fb80a065618, 2, 1;
L_0x6000001cbca0 .part p0x7fb80a065618, 3, 1;
L_0x6000001cbd40 .part p0x7fb80a065618, 4, 1;
L_0x6000001cbde0 .part p0x7fb80a065618, 5, 1;
L_0x6000001cbe80 .part p0x7fb80a065618, 6, 1;
L_0x6000001cbf20 .part p0x7fb80a065618, 7, 1;
L_0x6000001cc000 .part p0x7fb80a065618, 8, 1;
L_0x6000001cc0a0 .part p0x7fb80a065618, 9, 1;
L_0x6000001cc140 .part p0x7fb80a065618, 10, 1;
L_0x6000001cc1e0 .part p0x7fb80a065618, 11, 1;
L_0x6000001cc280 .part p0x7fb80a065618, 12, 1;
L_0x6000001cc320 .part p0x7fb80a065618, 13, 1;
L_0x6000001cc3c0 .part p0x7fb80a065618, 14, 1;
L_0x6000001cc460 .part p0x7fb80a065618, 15, 1;
p0x7fb80a08ad68 .port I0x60000311cc60, L_0x600001b31ff0;
 .tranvp 16 1 0, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08ad68;
p0x7fb80a08b158 .port I0x60000311cc60, L_0x600001b320d0;
 .tranvp 16 1 1, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08b158;
p0x7fb80a08b4e8 .port I0x60000311cc60, L_0x600001b321b0;
 .tranvp 16 1 2, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08b4e8;
p0x7fb80a08b878 .port I0x60000311cc60, L_0x600001b32290;
 .tranvp 16 1 3, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08b878;
p0x7fb80a08bc08 .port I0x60000311cc60, L_0x600001b32370;
 .tranvp 16 1 4, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08bc08;
p0x7fb80a08bf98 .port I0x60000311cc60, L_0x600001b32450;
 .tranvp 16 1 5, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08bf98;
p0x7fb80a08c328 .port I0x60000311cc60, L_0x600001b32530;
 .tranvp 16 1 6, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08c328;
p0x7fb80a08c6b8 .port I0x60000311cc60, L_0x600001b32610;
 .tranvp 16 1 7, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08c6b8;
p0x7fb80a08ca48 .port I0x60000311cc60, L_0x600001b326f0;
 .tranvp 16 1 8, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08ca48;
p0x7fb80a08cdd8 .port I0x60000311cc60, L_0x600001b327d0;
 .tranvp 16 1 9, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08cdd8;
p0x7fb80a08d168 .port I0x60000311cc60, L_0x600001b328b0;
 .tranvp 16 1 10, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08d168;
p0x7fb80a08d4f8 .port I0x60000311cc60, L_0x600001b32990;
 .tranvp 16 1 11, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08d4f8;
p0x7fb80a08d888 .port I0x60000311cc60, L_0x600001b32a70;
 .tranvp 16 1 12, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08d888;
p0x7fb80a08dc18 .port I0x60000311cc60, L_0x600001b32b50;
 .tranvp 16 1 13, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08dc18;
p0x7fb80a08dfa8 .port I0x60000311cc60, L_0x600001b32c30;
 .tranvp 16 1 14, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08dfa8;
p0x7fb80a08e338 .port I0x60000311cc60, L_0x600001b32d10;
 .tranvp 16 1 15, I0x60000311cc60, p0x7fb80a07a538 p0x7fb80a08e338;
p0x7fb80a08ad98 .port I0x60000311cd20, L_0x600001b32060;
 .tranvp 16 1 0, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08ad98;
p0x7fb80a08b188 .port I0x60000311cd20, L_0x600001b32140;
 .tranvp 16 1 1, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08b188;
p0x7fb80a08b518 .port I0x60000311cd20, L_0x600001b32220;
 .tranvp 16 1 2, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08b518;
p0x7fb80a08b8a8 .port I0x60000311cd20, L_0x600001b32300;
 .tranvp 16 1 3, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08b8a8;
p0x7fb80a08bc38 .port I0x60000311cd20, L_0x600001b323e0;
 .tranvp 16 1 4, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08bc38;
p0x7fb80a08bfc8 .port I0x60000311cd20, L_0x600001b324c0;
 .tranvp 16 1 5, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08bfc8;
p0x7fb80a08c358 .port I0x60000311cd20, L_0x600001b325a0;
 .tranvp 16 1 6, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08c358;
p0x7fb80a08c6e8 .port I0x60000311cd20, L_0x600001b32680;
 .tranvp 16 1 7, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08c6e8;
p0x7fb80a08ca78 .port I0x60000311cd20, L_0x600001b32760;
 .tranvp 16 1 8, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08ca78;
p0x7fb80a08ce08 .port I0x60000311cd20, L_0x600001b32840;
 .tranvp 16 1 9, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08ce08;
p0x7fb80a08d198 .port I0x60000311cd20, L_0x600001b32920;
 .tranvp 16 1 10, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08d198;
p0x7fb80a08d528 .port I0x60000311cd20, L_0x600001b32a00;
 .tranvp 16 1 11, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08d528;
p0x7fb80a08d8b8 .port I0x60000311cd20, L_0x600001b32ae0;
 .tranvp 16 1 12, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08d8b8;
p0x7fb80a08dc48 .port I0x60000311cd20, L_0x600001b32bc0;
 .tranvp 16 1 13, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08dc48;
p0x7fb80a08dfd8 .port I0x60000311cd20, L_0x600001b32ca0;
 .tranvp 16 1 14, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08dfd8;
p0x7fb80a08e368 .port I0x60000311cd20, L_0x600001b32d80;
 .tranvp 16 1 15, I0x60000311cd20, p0x7fb80a08e548 p0x7fb80a08e368;
S_0x7fb80a79be80 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31ff0 .functor BUFT 1, v0x6000003d1680_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08ae28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32060 .functor BUFT 1, o0x7fb80a08ae28, C4<0>, C4<0>, C4<0>;
v0x6000003d17a0_0 .net8 "Bitline1", 0 0, p0x7fb80a08ad68;  1 drivers, strength-aware
v0x6000003d1830_0 .net8 "Bitline2", 0 0, p0x7fb80a08ad98;  1 drivers, strength-aware
v0x6000003d18c0_0 .net "D", 0 0, L_0x6000001cbac0;  1 drivers
v0x6000003d1950_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d19e0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d1a70_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d1b00_0 name=_ivl_4
v0x6000003d1b90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d1c20_0 .net "dffOut", 0 0, v0x6000003d1680_0;  1 drivers
v0x6000003d1cb0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79bff0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79be80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d1440_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d14d0_0 .net "d", 0 0, L_0x6000001cbac0;  alias, 1 drivers
v0x6000003d1560_0 .net "q", 0 0, v0x6000003d1680_0;  alias, 1 drivers
v0x6000003d15f0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d1680_0 .var "state", 0 0;
v0x6000003d1710_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79c160 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b320d0 .functor BUFT 1, v0x6000003d1f80_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08b1b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32140 .functor BUFT 1, o0x7fb80a08b1b8, C4<0>, C4<0>, C4<0>;
v0x6000003d20a0_0 .net8 "Bitline1", 0 0, p0x7fb80a08b158;  1 drivers, strength-aware
v0x6000003d2130_0 .net8 "Bitline2", 0 0, p0x7fb80a08b188;  1 drivers, strength-aware
v0x6000003d21c0_0 .net "D", 0 0, L_0x6000001cbb60;  1 drivers
v0x6000003d2250_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d22e0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d2370_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d2400_0 name=_ivl_4
v0x6000003d2490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d2520_0 .net "dffOut", 0 0, v0x6000003d1f80_0;  1 drivers
v0x6000003d25b0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79c2d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79c160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d1d40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d1dd0_0 .net "d", 0 0, L_0x6000001cbb60;  alias, 1 drivers
v0x6000003d1e60_0 .net "q", 0 0, v0x6000003d1f80_0;  alias, 1 drivers
v0x6000003d1ef0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d1f80_0 .var "state", 0 0;
v0x6000003d2010_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79c440 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b321b0 .functor BUFT 1, v0x6000003d2880_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08b548 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32220 .functor BUFT 1, o0x7fb80a08b548, C4<0>, C4<0>, C4<0>;
v0x6000003d29a0_0 .net8 "Bitline1", 0 0, p0x7fb80a08b4e8;  1 drivers, strength-aware
v0x6000003d2a30_0 .net8 "Bitline2", 0 0, p0x7fb80a08b518;  1 drivers, strength-aware
v0x6000003d2ac0_0 .net "D", 0 0, L_0x6000001cbc00;  1 drivers
v0x6000003d2b50_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d2be0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d2c70_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d2d00_0 name=_ivl_4
v0x6000003d2d90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d2e20_0 .net "dffOut", 0 0, v0x6000003d2880_0;  1 drivers
v0x6000003d2eb0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79c5b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d2640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d26d0_0 .net "d", 0 0, L_0x6000001cbc00;  alias, 1 drivers
v0x6000003d2760_0 .net "q", 0 0, v0x6000003d2880_0;  alias, 1 drivers
v0x6000003d27f0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d2880_0 .var "state", 0 0;
v0x6000003d2910_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79c720 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32290 .functor BUFT 1, v0x6000003d3180_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08b8d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32300 .functor BUFT 1, o0x7fb80a08b8d8, C4<0>, C4<0>, C4<0>;
v0x6000003d32a0_0 .net8 "Bitline1", 0 0, p0x7fb80a08b878;  1 drivers, strength-aware
v0x6000003d3330_0 .net8 "Bitline2", 0 0, p0x7fb80a08b8a8;  1 drivers, strength-aware
v0x6000003d33c0_0 .net "D", 0 0, L_0x6000001cbca0;  1 drivers
v0x6000003d3450_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d34e0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d3570_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d3600_0 name=_ivl_4
v0x6000003d3690_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d3720_0 .net "dffOut", 0 0, v0x6000003d3180_0;  1 drivers
v0x6000003d37b0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79c890 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d2f40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d2fd0_0 .net "d", 0 0, L_0x6000001cbca0;  alias, 1 drivers
v0x6000003d3060_0 .net "q", 0 0, v0x6000003d3180_0;  alias, 1 drivers
v0x6000003d30f0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d3180_0 .var "state", 0 0;
v0x6000003d3210_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79ca00 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32370 .functor BUFT 1, v0x6000003d3a80_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08bc68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b323e0 .functor BUFT 1, o0x7fb80a08bc68, C4<0>, C4<0>, C4<0>;
v0x6000003d3ba0_0 .net8 "Bitline1", 0 0, p0x7fb80a08bc08;  1 drivers, strength-aware
v0x6000003d3c30_0 .net8 "Bitline2", 0 0, p0x7fb80a08bc38;  1 drivers, strength-aware
v0x6000003d3cc0_0 .net "D", 0 0, L_0x6000001cbd40;  1 drivers
v0x6000003d3d50_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d3de0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d3e70_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d3f00_0 name=_ivl_4
v0x6000003d4000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d4090_0 .net "dffOut", 0 0, v0x6000003d3a80_0;  1 drivers
v0x6000003d4120_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79cb70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79ca00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d3840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d38d0_0 .net "d", 0 0, L_0x6000001cbd40;  alias, 1 drivers
v0x6000003d3960_0 .net "q", 0 0, v0x6000003d3a80_0;  alias, 1 drivers
v0x6000003d39f0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d3a80_0 .var "state", 0 0;
v0x6000003d3b10_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79cce0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32450 .functor BUFT 1, v0x6000003d43f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08bff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b324c0 .functor BUFT 1, o0x7fb80a08bff8, C4<0>, C4<0>, C4<0>;
v0x6000003d4510_0 .net8 "Bitline1", 0 0, p0x7fb80a08bf98;  1 drivers, strength-aware
v0x6000003d45a0_0 .net8 "Bitline2", 0 0, p0x7fb80a08bfc8;  1 drivers, strength-aware
v0x6000003d4630_0 .net "D", 0 0, L_0x6000001cbde0;  1 drivers
v0x6000003d46c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d4750_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d47e0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d4870_0 name=_ivl_4
v0x6000003d4900_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d4990_0 .net "dffOut", 0 0, v0x6000003d43f0_0;  1 drivers
v0x6000003d4a20_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79ce50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79cce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d41b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d4240_0 .net "d", 0 0, L_0x6000001cbde0;  alias, 1 drivers
v0x6000003d42d0_0 .net "q", 0 0, v0x6000003d43f0_0;  alias, 1 drivers
v0x6000003d4360_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d43f0_0 .var "state", 0 0;
v0x6000003d4480_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79cfc0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32530 .functor BUFT 1, v0x6000003d4cf0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08c388 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b325a0 .functor BUFT 1, o0x7fb80a08c388, C4<0>, C4<0>, C4<0>;
v0x6000003d4e10_0 .net8 "Bitline1", 0 0, p0x7fb80a08c328;  1 drivers, strength-aware
v0x6000003d4ea0_0 .net8 "Bitline2", 0 0, p0x7fb80a08c358;  1 drivers, strength-aware
v0x6000003d4f30_0 .net "D", 0 0, L_0x6000001cbe80;  1 drivers
v0x6000003d4fc0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d5050_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d50e0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d5170_0 name=_ivl_4
v0x6000003d5200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d5290_0 .net "dffOut", 0 0, v0x6000003d4cf0_0;  1 drivers
v0x6000003d5320_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79d130 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79cfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d4ab0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d4b40_0 .net "d", 0 0, L_0x6000001cbe80;  alias, 1 drivers
v0x6000003d4bd0_0 .net "q", 0 0, v0x6000003d4cf0_0;  alias, 1 drivers
v0x6000003d4c60_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d4cf0_0 .var "state", 0 0;
v0x6000003d4d80_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79d2a0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32610 .functor BUFT 1, v0x6000003d55f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08c718 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32680 .functor BUFT 1, o0x7fb80a08c718, C4<0>, C4<0>, C4<0>;
v0x6000003d5710_0 .net8 "Bitline1", 0 0, p0x7fb80a08c6b8;  1 drivers, strength-aware
v0x6000003d57a0_0 .net8 "Bitline2", 0 0, p0x7fb80a08c6e8;  1 drivers, strength-aware
v0x6000003d5830_0 .net "D", 0 0, L_0x6000001cbf20;  1 drivers
v0x6000003d58c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d5950_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d59e0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d5a70_0 name=_ivl_4
v0x6000003d5b00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d5b90_0 .net "dffOut", 0 0, v0x6000003d55f0_0;  1 drivers
v0x6000003d5c20_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79d410 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79d2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d53b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d5440_0 .net "d", 0 0, L_0x6000001cbf20;  alias, 1 drivers
v0x6000003d54d0_0 .net "q", 0 0, v0x6000003d55f0_0;  alias, 1 drivers
v0x6000003d5560_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d55f0_0 .var "state", 0 0;
v0x6000003d5680_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79d580 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b326f0 .functor BUFT 1, v0x6000003d5ef0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08caa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32760 .functor BUFT 1, o0x7fb80a08caa8, C4<0>, C4<0>, C4<0>;
v0x6000003d6010_0 .net8 "Bitline1", 0 0, p0x7fb80a08ca48;  1 drivers, strength-aware
v0x6000003d60a0_0 .net8 "Bitline2", 0 0, p0x7fb80a08ca78;  1 drivers, strength-aware
v0x6000003d6130_0 .net "D", 0 0, L_0x6000001cc000;  1 drivers
v0x6000003d61c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d6250_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d62e0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d6370_0 name=_ivl_4
v0x6000003d6400_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d6490_0 .net "dffOut", 0 0, v0x6000003d5ef0_0;  1 drivers
v0x6000003d6520_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79d6f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79d580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d5cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d5d40_0 .net "d", 0 0, L_0x6000001cc000;  alias, 1 drivers
v0x6000003d5dd0_0 .net "q", 0 0, v0x6000003d5ef0_0;  alias, 1 drivers
v0x6000003d5e60_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d5ef0_0 .var "state", 0 0;
v0x6000003d5f80_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79d860 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b327d0 .functor BUFT 1, v0x6000003d67f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08ce38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32840 .functor BUFT 1, o0x7fb80a08ce38, C4<0>, C4<0>, C4<0>;
v0x6000003d6910_0 .net8 "Bitline1", 0 0, p0x7fb80a08cdd8;  1 drivers, strength-aware
v0x6000003d69a0_0 .net8 "Bitline2", 0 0, p0x7fb80a08ce08;  1 drivers, strength-aware
v0x6000003d6a30_0 .net "D", 0 0, L_0x6000001cc0a0;  1 drivers
v0x6000003d6ac0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d6b50_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d6be0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d6c70_0 name=_ivl_4
v0x6000003d6d00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d6d90_0 .net "dffOut", 0 0, v0x6000003d67f0_0;  1 drivers
v0x6000003d6e20_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79d9d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79d860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d65b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d6640_0 .net "d", 0 0, L_0x6000001cc0a0;  alias, 1 drivers
v0x6000003d66d0_0 .net "q", 0 0, v0x6000003d67f0_0;  alias, 1 drivers
v0x6000003d6760_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d67f0_0 .var "state", 0 0;
v0x6000003d6880_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79db40 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b328b0 .functor BUFT 1, v0x6000003d70f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08d1c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32920 .functor BUFT 1, o0x7fb80a08d1c8, C4<0>, C4<0>, C4<0>;
v0x6000003d7210_0 .net8 "Bitline1", 0 0, p0x7fb80a08d168;  1 drivers, strength-aware
v0x6000003d72a0_0 .net8 "Bitline2", 0 0, p0x7fb80a08d198;  1 drivers, strength-aware
v0x6000003d7330_0 .net "D", 0 0, L_0x6000001cc140;  1 drivers
v0x6000003d73c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d7450_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d74e0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d7570_0 name=_ivl_4
v0x6000003d7600_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d7690_0 .net "dffOut", 0 0, v0x6000003d70f0_0;  1 drivers
v0x6000003d7720_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79dcb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79db40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d6eb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d6f40_0 .net "d", 0 0, L_0x6000001cc140;  alias, 1 drivers
v0x6000003d6fd0_0 .net "q", 0 0, v0x6000003d70f0_0;  alias, 1 drivers
v0x6000003d7060_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d70f0_0 .var "state", 0 0;
v0x6000003d7180_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79de20 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32990 .functor BUFT 1, v0x6000003d79f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08d558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32a00 .functor BUFT 1, o0x7fb80a08d558, C4<0>, C4<0>, C4<0>;
v0x6000003d7b10_0 .net8 "Bitline1", 0 0, p0x7fb80a08d4f8;  1 drivers, strength-aware
v0x6000003d7ba0_0 .net8 "Bitline2", 0 0, p0x7fb80a08d528;  1 drivers, strength-aware
v0x6000003d7c30_0 .net "D", 0 0, L_0x6000001cc1e0;  1 drivers
v0x6000003d7cc0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003d7d50_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003d7de0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d7e70_0 name=_ivl_4
v0x6000003d7f00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e8000_0 .net "dffOut", 0 0, v0x6000003d79f0_0;  1 drivers
v0x6000003e8090_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79df90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79de20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d77b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003d7840_0 .net "d", 0 0, L_0x6000001cc1e0;  alias, 1 drivers
v0x6000003d78d0_0 .net "q", 0 0, v0x6000003d79f0_0;  alias, 1 drivers
v0x6000003d7960_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003d79f0_0 .var "state", 0 0;
v0x6000003d7a80_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79e100 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32a70 .functor BUFT 1, v0x6000003e8360_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08d8e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32ae0 .functor BUFT 1, o0x7fb80a08d8e8, C4<0>, C4<0>, C4<0>;
v0x6000003e8480_0 .net8 "Bitline1", 0 0, p0x7fb80a08d888;  1 drivers, strength-aware
v0x6000003e8510_0 .net8 "Bitline2", 0 0, p0x7fb80a08d8b8;  1 drivers, strength-aware
v0x6000003e85a0_0 .net "D", 0 0, L_0x6000001cc280;  1 drivers
v0x6000003e8630_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003e86c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003e8750_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003e87e0_0 name=_ivl_4
v0x6000003e8870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e8900_0 .net "dffOut", 0 0, v0x6000003e8360_0;  1 drivers
v0x6000003e8990_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79e270 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79e100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e8120_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e81b0_0 .net "d", 0 0, L_0x6000001cc280;  alias, 1 drivers
v0x6000003e8240_0 .net "q", 0 0, v0x6000003e8360_0;  alias, 1 drivers
v0x6000003e82d0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e8360_0 .var "state", 0 0;
v0x6000003e83f0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79e3e0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32b50 .functor BUFT 1, v0x6000003e8c60_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08dc78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32bc0 .functor BUFT 1, o0x7fb80a08dc78, C4<0>, C4<0>, C4<0>;
v0x6000003e8d80_0 .net8 "Bitline1", 0 0, p0x7fb80a08dc18;  1 drivers, strength-aware
v0x6000003e8e10_0 .net8 "Bitline2", 0 0, p0x7fb80a08dc48;  1 drivers, strength-aware
v0x6000003e8ea0_0 .net "D", 0 0, L_0x6000001cc320;  1 drivers
v0x6000003e8f30_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003e8fc0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003e9050_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003e90e0_0 name=_ivl_4
v0x6000003e9170_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e9200_0 .net "dffOut", 0 0, v0x6000003e8c60_0;  1 drivers
v0x6000003e9290_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79e550 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79e3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e8a20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e8ab0_0 .net "d", 0 0, L_0x6000001cc320;  alias, 1 drivers
v0x6000003e8b40_0 .net "q", 0 0, v0x6000003e8c60_0;  alias, 1 drivers
v0x6000003e8bd0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e8c60_0 .var "state", 0 0;
v0x6000003e8cf0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79e6c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32c30 .functor BUFT 1, v0x6000003e9560_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08e008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32ca0 .functor BUFT 1, o0x7fb80a08e008, C4<0>, C4<0>, C4<0>;
v0x6000003e9680_0 .net8 "Bitline1", 0 0, p0x7fb80a08dfa8;  1 drivers, strength-aware
v0x6000003e9710_0 .net8 "Bitline2", 0 0, p0x7fb80a08dfd8;  1 drivers, strength-aware
v0x6000003e97a0_0 .net "D", 0 0, L_0x6000001cc3c0;  1 drivers
v0x6000003e9830_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003e98c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003e9950_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003e99e0_0 name=_ivl_4
v0x6000003e9a70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e9b00_0 .net "dffOut", 0 0, v0x6000003e9560_0;  1 drivers
v0x6000003e9b90_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79e830 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79e6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e9320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e93b0_0 .net "d", 0 0, L_0x6000001cc3c0;  alias, 1 drivers
v0x6000003e9440_0 .net "q", 0 0, v0x6000003e9560_0;  alias, 1 drivers
v0x6000003e94d0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e9560_0 .var "state", 0 0;
v0x6000003e95f0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79e9a0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b32d10 .functor BUFT 1, v0x6000003e9e60_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08e398 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b32d80 .functor BUFT 1, o0x7fb80a08e398, C4<0>, C4<0>, C4<0>;
v0x6000003e9f80_0 .net8 "Bitline1", 0 0, p0x7fb80a08e338;  1 drivers, strength-aware
v0x6000003ea010_0 .net8 "Bitline2", 0 0, p0x7fb80a08e368;  1 drivers, strength-aware
v0x6000003ea0a0_0 .net "D", 0 0, L_0x6000001cc460;  1 drivers
v0x6000003ea130_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32d00;  alias, 1 drivers
v0x6000003ea1c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32d48;  alias, 1 drivers
v0x6000003ea250_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ea2e0_0 name=_ivl_4
v0x6000003ea370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ea400_0 .net "dffOut", 0 0, v0x6000003e9e60_0;  1 drivers
v0x6000003ea490_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79eb10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79e9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e9c20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e9cb0_0 .net "d", 0 0, L_0x6000001cc460;  alias, 1 drivers
v0x6000003e9d40_0 .net "q", 0 0, v0x6000003e9e60_0;  alias, 1 drivers
v0x6000003e9dd0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e9e60_0 .var "state", 0 0;
v0x6000003e9ef0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79f080 .scope module, "oldPC_reg" "Register" 16 57, 14 100 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003e3a80_0 .net8 "Bitline1", 15 0, p0x7fb80a07e0a8;  alias, 0 drivers, strength-aware
o0x7fb80a092058 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000311cb80 .island tran;
p0x7fb80a092058 .port I0x60000311cb80, o0x7fb80a092058;
v0x6000003e3b10_0 .net8 "Bitline2", 15 0, p0x7fb80a092058;  0 drivers, strength-aware
v0x6000003e3ba0_0 .net8 "D", 15 0, p0x7fb80a069188;  alias, 0 drivers, strength-aware
L_0x7fb80aa32c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003e3c30_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  1 drivers
L_0x7fb80aa32cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003e3cc0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  1 drivers
v0x6000003e3d50_0 .net "WriteReg", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
v0x6000003e3de0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e3e70_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
L_0x6000001cb0c0 .part p0x7fb80a069188, 0, 1;
L_0x6000001cb160 .part p0x7fb80a069188, 1, 1;
L_0x6000001cb200 .part p0x7fb80a069188, 2, 1;
L_0x6000001cb2a0 .part p0x7fb80a069188, 3, 1;
L_0x6000001cb340 .part p0x7fb80a069188, 4, 1;
L_0x6000001cb3e0 .part p0x7fb80a069188, 5, 1;
L_0x6000001cb480 .part p0x7fb80a069188, 6, 1;
L_0x6000001cb520 .part p0x7fb80a069188, 7, 1;
L_0x6000001cb5c0 .part p0x7fb80a069188, 8, 1;
L_0x6000001cb660 .part p0x7fb80a069188, 9, 1;
L_0x6000001cb700 .part p0x7fb80a069188, 10, 1;
L_0x6000001cb7a0 .part p0x7fb80a069188, 11, 1;
L_0x6000001cb840 .part p0x7fb80a069188, 12, 1;
L_0x6000001cb8e0 .part p0x7fb80a069188, 13, 1;
L_0x6000001cb980 .part p0x7fb80a069188, 14, 1;
L_0x6000001cba20 .part p0x7fb80a069188, 15, 1;
p0x7fb80a08e878 .port I0x60000311ca80, L_0x600001b311f0;
 .tranvp 16 1 0, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a08e878;
p0x7fb80a08ec68 .port I0x60000311ca80, L_0x600001b312d0;
 .tranvp 16 1 1, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a08ec68;
p0x7fb80a08eff8 .port I0x60000311ca80, L_0x600001b313b0;
 .tranvp 16 1 2, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a08eff8;
p0x7fb80a08f388 .port I0x60000311ca80, L_0x600001b31490;
 .tranvp 16 1 3, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a08f388;
p0x7fb80a08f718 .port I0x60000311ca80, L_0x600001b31570;
 .tranvp 16 1 4, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a08f718;
p0x7fb80a08faa8 .port I0x60000311ca80, L_0x600001b31650;
 .tranvp 16 1 5, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a08faa8;
p0x7fb80a08fe38 .port I0x60000311ca80, L_0x600001b31730;
 .tranvp 16 1 6, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a08fe38;
p0x7fb80a0901c8 .port I0x60000311ca80, L_0x600001b31810;
 .tranvp 16 1 7, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a0901c8;
p0x7fb80a090558 .port I0x60000311ca80, L_0x600001b318f0;
 .tranvp 16 1 8, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a090558;
p0x7fb80a0908e8 .port I0x60000311ca80, L_0x600001b319d0;
 .tranvp 16 1 9, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a0908e8;
p0x7fb80a090c78 .port I0x60000311ca80, L_0x600001b31ab0;
 .tranvp 16 1 10, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a090c78;
p0x7fb80a091008 .port I0x60000311ca80, L_0x600001b31b90;
 .tranvp 16 1 11, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a091008;
p0x7fb80a091398 .port I0x60000311ca80, L_0x600001b31c70;
 .tranvp 16 1 12, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a091398;
p0x7fb80a091728 .port I0x60000311ca80, L_0x600001b31d50;
 .tranvp 16 1 13, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a091728;
p0x7fb80a091ab8 .port I0x60000311ca80, L_0x600001b31e30;
 .tranvp 16 1 14, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a091ab8;
p0x7fb80a091e48 .port I0x60000311ca80, L_0x600001b31f10;
 .tranvp 16 1 15, I0x60000311ca80, p0x7fb80a07e0a8 p0x7fb80a091e48;
p0x7fb80a08e8a8 .port I0x60000311cb80, L_0x600001b31260;
 .tranvp 16 1 0, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a08e8a8;
p0x7fb80a08ec98 .port I0x60000311cb80, L_0x600001b31340;
 .tranvp 16 1 1, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a08ec98;
p0x7fb80a08f028 .port I0x60000311cb80, L_0x600001b31420;
 .tranvp 16 1 2, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a08f028;
p0x7fb80a08f3b8 .port I0x60000311cb80, L_0x600001b31500;
 .tranvp 16 1 3, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a08f3b8;
p0x7fb80a08f748 .port I0x60000311cb80, L_0x600001b315e0;
 .tranvp 16 1 4, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a08f748;
p0x7fb80a08fad8 .port I0x60000311cb80, L_0x600001b316c0;
 .tranvp 16 1 5, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a08fad8;
p0x7fb80a08fe68 .port I0x60000311cb80, L_0x600001b317a0;
 .tranvp 16 1 6, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a08fe68;
p0x7fb80a0901f8 .port I0x60000311cb80, L_0x600001b31880;
 .tranvp 16 1 7, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a0901f8;
p0x7fb80a090588 .port I0x60000311cb80, L_0x600001b31960;
 .tranvp 16 1 8, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a090588;
p0x7fb80a090918 .port I0x60000311cb80, L_0x600001b31a40;
 .tranvp 16 1 9, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a090918;
p0x7fb80a090ca8 .port I0x60000311cb80, L_0x600001b31b20;
 .tranvp 16 1 10, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a090ca8;
p0x7fb80a091038 .port I0x60000311cb80, L_0x600001b31c00;
 .tranvp 16 1 11, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a091038;
p0x7fb80a0913c8 .port I0x60000311cb80, L_0x600001b31ce0;
 .tranvp 16 1 12, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a0913c8;
p0x7fb80a091758 .port I0x60000311cb80, L_0x600001b31dc0;
 .tranvp 16 1 13, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a091758;
p0x7fb80a091ae8 .port I0x60000311cb80, L_0x600001b31ea0;
 .tranvp 16 1 14, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a091ae8;
p0x7fb80a091e78 .port I0x60000311cb80, L_0x600001b31f80;
 .tranvp 16 1 15, I0x60000311cb80, p0x7fb80a092058 p0x7fb80a091e78;
S_0x7fb80a79f1f0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b311f0 .functor BUFT 1, v0x6000003eabe0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08e938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31260 .functor BUFT 1, o0x7fb80a08e938, C4<0>, C4<0>, C4<0>;
v0x6000003ead00_0 .net8 "Bitline1", 0 0, p0x7fb80a08e878;  1 drivers, strength-aware
v0x6000003ead90_0 .net8 "Bitline2", 0 0, p0x7fb80a08e8a8;  1 drivers, strength-aware
v0x6000003eae20_0 .net "D", 0 0, L_0x6000001cb0c0;  1 drivers
v0x6000003eaeb0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003eaf40_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003eafd0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003eb060_0 name=_ivl_4
v0x6000003eb0f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003eb180_0 .net "dffOut", 0 0, v0x6000003eabe0_0;  1 drivers
v0x6000003eb210_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79f360 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79f1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ea9a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003eaa30_0 .net "d", 0 0, L_0x6000001cb0c0;  alias, 1 drivers
v0x6000003eaac0_0 .net "q", 0 0, v0x6000003eabe0_0;  alias, 1 drivers
v0x6000003eab50_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003eabe0_0 .var "state", 0 0;
v0x6000003eac70_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79f4d0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b312d0 .functor BUFT 1, v0x6000003eb4e0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08ecc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31340 .functor BUFT 1, o0x7fb80a08ecc8, C4<0>, C4<0>, C4<0>;
v0x6000003eb600_0 .net8 "Bitline1", 0 0, p0x7fb80a08ec68;  1 drivers, strength-aware
v0x6000003eb690_0 .net8 "Bitline2", 0 0, p0x7fb80a08ec98;  1 drivers, strength-aware
v0x6000003eb720_0 .net "D", 0 0, L_0x6000001cb160;  1 drivers
v0x6000003eb7b0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003eb840_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003eb8d0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003eb960_0 name=_ivl_4
v0x6000003eb9f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003eba80_0 .net "dffOut", 0 0, v0x6000003eb4e0_0;  1 drivers
v0x6000003ebb10_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79f640 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79f4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003eb2a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003eb330_0 .net "d", 0 0, L_0x6000001cb160;  alias, 1 drivers
v0x6000003eb3c0_0 .net "q", 0 0, v0x6000003eb4e0_0;  alias, 1 drivers
v0x6000003eb450_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003eb4e0_0 .var "state", 0 0;
v0x6000003eb570_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79f7b0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b313b0 .functor BUFT 1, v0x6000003ebde0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08f058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31420 .functor BUFT 1, o0x7fb80a08f058, C4<0>, C4<0>, C4<0>;
v0x6000003ebf00_0 .net8 "Bitline1", 0 0, p0x7fb80a08eff8;  1 drivers, strength-aware
v0x6000003ec000_0 .net8 "Bitline2", 0 0, p0x7fb80a08f028;  1 drivers, strength-aware
v0x6000003ec090_0 .net "D", 0 0, L_0x6000001cb200;  1 drivers
v0x6000003ec120_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003ec1b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003ec240_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ec2d0_0 name=_ivl_4
v0x6000003ec360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ec3f0_0 .net "dffOut", 0 0, v0x6000003ebde0_0;  1 drivers
v0x6000003ec480_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79f920 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79f7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ebba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ebc30_0 .net "d", 0 0, L_0x6000001cb200;  alias, 1 drivers
v0x6000003ebcc0_0 .net "q", 0 0, v0x6000003ebde0_0;  alias, 1 drivers
v0x6000003ebd50_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ebde0_0 .var "state", 0 0;
v0x6000003ebe70_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79fa90 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31490 .functor BUFT 1, v0x6000003ec750_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08f3e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31500 .functor BUFT 1, o0x7fb80a08f3e8, C4<0>, C4<0>, C4<0>;
v0x6000003ec870_0 .net8 "Bitline1", 0 0, p0x7fb80a08f388;  1 drivers, strength-aware
v0x6000003ec900_0 .net8 "Bitline2", 0 0, p0x7fb80a08f3b8;  1 drivers, strength-aware
v0x6000003ec990_0 .net "D", 0 0, L_0x6000001cb2a0;  1 drivers
v0x6000003eca20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003ecab0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003ecb40_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ecbd0_0 name=_ivl_4
v0x6000003ecc60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003eccf0_0 .net "dffOut", 0 0, v0x6000003ec750_0;  1 drivers
v0x6000003ecd80_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79fc00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79fa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ec510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ec5a0_0 .net "d", 0 0, L_0x6000001cb2a0;  alias, 1 drivers
v0x6000003ec630_0 .net "q", 0 0, v0x6000003ec750_0;  alias, 1 drivers
v0x6000003ec6c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ec750_0 .var "state", 0 0;
v0x6000003ec7e0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a79fd70 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31570 .functor BUFT 1, v0x6000003ed050_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08f778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b315e0 .functor BUFT 1, o0x7fb80a08f778, C4<0>, C4<0>, C4<0>;
v0x6000003ed170_0 .net8 "Bitline1", 0 0, p0x7fb80a08f718;  1 drivers, strength-aware
v0x6000003ed200_0 .net8 "Bitline2", 0 0, p0x7fb80a08f748;  1 drivers, strength-aware
v0x6000003ed290_0 .net "D", 0 0, L_0x6000001cb340;  1 drivers
v0x6000003ed320_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003ed3b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003ed440_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ed4d0_0 name=_ivl_4
v0x6000003ed560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ed5f0_0 .net "dffOut", 0 0, v0x6000003ed050_0;  1 drivers
v0x6000003ed680_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a79fee0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a79fd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ece10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ecea0_0 .net "d", 0 0, L_0x6000001cb340;  alias, 1 drivers
v0x6000003ecf30_0 .net "q", 0 0, v0x6000003ed050_0;  alias, 1 drivers
v0x6000003ecfc0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ed050_0 .var "state", 0 0;
v0x6000003ed0e0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a0050 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31650 .functor BUFT 1, v0x6000003ed950_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08fb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b316c0 .functor BUFT 1, o0x7fb80a08fb08, C4<0>, C4<0>, C4<0>;
v0x6000003eda70_0 .net8 "Bitline1", 0 0, p0x7fb80a08faa8;  1 drivers, strength-aware
v0x6000003edb00_0 .net8 "Bitline2", 0 0, p0x7fb80a08fad8;  1 drivers, strength-aware
v0x6000003edb90_0 .net "D", 0 0, L_0x6000001cb3e0;  1 drivers
v0x6000003edc20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003edcb0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003edd40_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003eddd0_0 name=_ivl_4
v0x6000003ede60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003edef0_0 .net "dffOut", 0 0, v0x6000003ed950_0;  1 drivers
v0x6000003edf80_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a01c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a0050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ed710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ed7a0_0 .net "d", 0 0, L_0x6000001cb3e0;  alias, 1 drivers
v0x6000003ed830_0 .net "q", 0 0, v0x6000003ed950_0;  alias, 1 drivers
v0x6000003ed8c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ed950_0 .var "state", 0 0;
v0x6000003ed9e0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a0330 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31730 .functor BUFT 1, v0x6000003ee250_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a08fe98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b317a0 .functor BUFT 1, o0x7fb80a08fe98, C4<0>, C4<0>, C4<0>;
v0x6000003ee370_0 .net8 "Bitline1", 0 0, p0x7fb80a08fe38;  1 drivers, strength-aware
v0x6000003ee400_0 .net8 "Bitline2", 0 0, p0x7fb80a08fe68;  1 drivers, strength-aware
v0x6000003ee490_0 .net "D", 0 0, L_0x6000001cb480;  1 drivers
v0x6000003ee520_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003ee5b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003ee640_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ee6d0_0 name=_ivl_4
v0x6000003ee760_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ee7f0_0 .net "dffOut", 0 0, v0x6000003ee250_0;  1 drivers
v0x6000003ee880_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a04a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a0330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ee010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ee0a0_0 .net "d", 0 0, L_0x6000001cb480;  alias, 1 drivers
v0x6000003ee130_0 .net "q", 0 0, v0x6000003ee250_0;  alias, 1 drivers
v0x6000003ee1c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ee250_0 .var "state", 0 0;
v0x6000003ee2e0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a0610 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31810 .functor BUFT 1, v0x6000003eeb50_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a090228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31880 .functor BUFT 1, o0x7fb80a090228, C4<0>, C4<0>, C4<0>;
v0x6000003eec70_0 .net8 "Bitline1", 0 0, p0x7fb80a0901c8;  1 drivers, strength-aware
v0x6000003eed00_0 .net8 "Bitline2", 0 0, p0x7fb80a0901f8;  1 drivers, strength-aware
v0x6000003eed90_0 .net "D", 0 0, L_0x6000001cb520;  1 drivers
v0x6000003eee20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003eeeb0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003eef40_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003eefd0_0 name=_ivl_4
v0x6000003ef060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ef0f0_0 .net "dffOut", 0 0, v0x6000003eeb50_0;  1 drivers
v0x6000003ef180_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a0780 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a0610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ee910_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ee9a0_0 .net "d", 0 0, L_0x6000001cb520;  alias, 1 drivers
v0x6000003eea30_0 .net "q", 0 0, v0x6000003eeb50_0;  alias, 1 drivers
v0x6000003eeac0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003eeb50_0 .var "state", 0 0;
v0x6000003eebe0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a08f0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b318f0 .functor BUFT 1, v0x6000003ef450_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0905b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31960 .functor BUFT 1, o0x7fb80a0905b8, C4<0>, C4<0>, C4<0>;
v0x6000003ef570_0 .net8 "Bitline1", 0 0, p0x7fb80a090558;  1 drivers, strength-aware
v0x6000003ef600_0 .net8 "Bitline2", 0 0, p0x7fb80a090588;  1 drivers, strength-aware
v0x6000003ef690_0 .net "D", 0 0, L_0x6000001cb5c0;  1 drivers
v0x6000003ef720_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003ef7b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003ef840_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ef8d0_0 name=_ivl_4
v0x6000003ef960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ef9f0_0 .net "dffOut", 0 0, v0x6000003ef450_0;  1 drivers
v0x6000003efa80_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a0a60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a08f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ef210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ef2a0_0 .net "d", 0 0, L_0x6000001cb5c0;  alias, 1 drivers
v0x6000003ef330_0 .net "q", 0 0, v0x6000003ef450_0;  alias, 1 drivers
v0x6000003ef3c0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003ef450_0 .var "state", 0 0;
v0x6000003ef4e0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a0bd0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b319d0 .functor BUFT 1, v0x6000003efd50_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a090948 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31a40 .functor BUFT 1, o0x7fb80a090948, C4<0>, C4<0>, C4<0>;
v0x6000003efe70_0 .net8 "Bitline1", 0 0, p0x7fb80a0908e8;  1 drivers, strength-aware
v0x6000003eff00_0 .net8 "Bitline2", 0 0, p0x7fb80a090918;  1 drivers, strength-aware
v0x6000003e0000_0 .net "D", 0 0, L_0x6000001cb660;  1 drivers
v0x6000003e0090_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003e0120_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003e01b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003e0240_0 name=_ivl_4
v0x6000003e02d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e0360_0 .net "dffOut", 0 0, v0x6000003efd50_0;  1 drivers
v0x6000003e03f0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a0d40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a0bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003efb10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003efba0_0 .net "d", 0 0, L_0x6000001cb660;  alias, 1 drivers
v0x6000003efc30_0 .net "q", 0 0, v0x6000003efd50_0;  alias, 1 drivers
v0x6000003efcc0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003efd50_0 .var "state", 0 0;
v0x6000003efde0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a0eb0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31ab0 .functor BUFT 1, v0x6000003e06c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a090cd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31b20 .functor BUFT 1, o0x7fb80a090cd8, C4<0>, C4<0>, C4<0>;
v0x6000003e07e0_0 .net8 "Bitline1", 0 0, p0x7fb80a090c78;  1 drivers, strength-aware
v0x6000003e0870_0 .net8 "Bitline2", 0 0, p0x7fb80a090ca8;  1 drivers, strength-aware
v0x6000003e0900_0 .net "D", 0 0, L_0x6000001cb700;  1 drivers
v0x6000003e0990_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003e0a20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003e0ab0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003e0b40_0 name=_ivl_4
v0x6000003e0bd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e0c60_0 .net "dffOut", 0 0, v0x6000003e06c0_0;  1 drivers
v0x6000003e0cf0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a1020 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a0eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e0480_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e0510_0 .net "d", 0 0, L_0x6000001cb700;  alias, 1 drivers
v0x6000003e05a0_0 .net "q", 0 0, v0x6000003e06c0_0;  alias, 1 drivers
v0x6000003e0630_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e06c0_0 .var "state", 0 0;
v0x6000003e0750_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a1190 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31b90 .functor BUFT 1, v0x6000003e0fc0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a091068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31c00 .functor BUFT 1, o0x7fb80a091068, C4<0>, C4<0>, C4<0>;
v0x6000003e10e0_0 .net8 "Bitline1", 0 0, p0x7fb80a091008;  1 drivers, strength-aware
v0x6000003e1170_0 .net8 "Bitline2", 0 0, p0x7fb80a091038;  1 drivers, strength-aware
v0x6000003e1200_0 .net "D", 0 0, L_0x6000001cb7a0;  1 drivers
v0x6000003e1290_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003e1320_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003e13b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003e1440_0 name=_ivl_4
v0x6000003e14d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e1560_0 .net "dffOut", 0 0, v0x6000003e0fc0_0;  1 drivers
v0x6000003e15f0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a1300 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a1190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e0d80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e0e10_0 .net "d", 0 0, L_0x6000001cb7a0;  alias, 1 drivers
v0x6000003e0ea0_0 .net "q", 0 0, v0x6000003e0fc0_0;  alias, 1 drivers
v0x6000003e0f30_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e0fc0_0 .var "state", 0 0;
v0x6000003e1050_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a1470 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31c70 .functor BUFT 1, v0x6000003e18c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0913f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31ce0 .functor BUFT 1, o0x7fb80a0913f8, C4<0>, C4<0>, C4<0>;
v0x6000003e19e0_0 .net8 "Bitline1", 0 0, p0x7fb80a091398;  1 drivers, strength-aware
v0x6000003e1a70_0 .net8 "Bitline2", 0 0, p0x7fb80a0913c8;  1 drivers, strength-aware
v0x6000003e1b00_0 .net "D", 0 0, L_0x6000001cb840;  1 drivers
v0x6000003e1b90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003e1c20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003e1cb0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003e1d40_0 name=_ivl_4
v0x6000003e1dd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e1e60_0 .net "dffOut", 0 0, v0x6000003e18c0_0;  1 drivers
v0x6000003e1ef0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a15e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a1470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e1680_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e1710_0 .net "d", 0 0, L_0x6000001cb840;  alias, 1 drivers
v0x6000003e17a0_0 .net "q", 0 0, v0x6000003e18c0_0;  alias, 1 drivers
v0x6000003e1830_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e18c0_0 .var "state", 0 0;
v0x6000003e1950_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a1750 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31d50 .functor BUFT 1, v0x6000003e21c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a091788 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31dc0 .functor BUFT 1, o0x7fb80a091788, C4<0>, C4<0>, C4<0>;
v0x6000003e22e0_0 .net8 "Bitline1", 0 0, p0x7fb80a091728;  1 drivers, strength-aware
v0x6000003e2370_0 .net8 "Bitline2", 0 0, p0x7fb80a091758;  1 drivers, strength-aware
v0x6000003e2400_0 .net "D", 0 0, L_0x6000001cb8e0;  1 drivers
v0x6000003e2490_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003e2520_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003e25b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003e2640_0 name=_ivl_4
v0x6000003e26d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e2760_0 .net "dffOut", 0 0, v0x6000003e21c0_0;  1 drivers
v0x6000003e27f0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a18c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a1750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e1f80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e2010_0 .net "d", 0 0, L_0x6000001cb8e0;  alias, 1 drivers
v0x6000003e20a0_0 .net "q", 0 0, v0x6000003e21c0_0;  alias, 1 drivers
v0x6000003e2130_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e21c0_0 .var "state", 0 0;
v0x6000003e2250_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a1a30 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31e30 .functor BUFT 1, v0x6000003e2ac0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a091b18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31ea0 .functor BUFT 1, o0x7fb80a091b18, C4<0>, C4<0>, C4<0>;
v0x6000003e2be0_0 .net8 "Bitline1", 0 0, p0x7fb80a091ab8;  1 drivers, strength-aware
v0x6000003e2c70_0 .net8 "Bitline2", 0 0, p0x7fb80a091ae8;  1 drivers, strength-aware
v0x6000003e2d00_0 .net "D", 0 0, L_0x6000001cb980;  1 drivers
v0x6000003e2d90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003e2e20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003e2eb0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003e2f40_0 name=_ivl_4
v0x6000003e2fd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e3060_0 .net "dffOut", 0 0, v0x6000003e2ac0_0;  1 drivers
v0x6000003e30f0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a1ba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a1a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e2880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e2910_0 .net "d", 0 0, L_0x6000001cb980;  alias, 1 drivers
v0x6000003e29a0_0 .net "q", 0 0, v0x6000003e2ac0_0;  alias, 1 drivers
v0x6000003e2a30_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e2ac0_0 .var "state", 0 0;
v0x6000003e2b50_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a1d10 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a79f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b31f10 .functor BUFT 1, v0x6000003e33c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a091ea8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b31f80 .functor BUFT 1, o0x7fb80a091ea8, C4<0>, C4<0>, C4<0>;
v0x6000003e34e0_0 .net8 "Bitline1", 0 0, p0x7fb80a091e48;  1 drivers, strength-aware
v0x6000003e3570_0 .net8 "Bitline2", 0 0, p0x7fb80a091e78;  1 drivers, strength-aware
v0x6000003e3600_0 .net "D", 0 0, L_0x6000001cba20;  1 drivers
v0x6000003e3690_0 .net "ReadEnable1", 0 0, L_0x7fb80aa32c70;  alias, 1 drivers
v0x6000003e3720_0 .net "ReadEnable2", 0 0, L_0x7fb80aa32cb8;  alias, 1 drivers
v0x6000003e37b0_0 .net "WriteEnable", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003e3840_0 name=_ivl_4
v0x6000003e38d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e3960_0 .net "dffOut", 0 0, v0x6000003e33c0_0;  1 drivers
v0x6000003e39f0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
S_0x7fb80a7a1e80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a1d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e3180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e3210_0 .net "d", 0 0, L_0x6000001cba20;  alias, 1 drivers
v0x6000003e32a0_0 .net "q", 0 0, v0x6000003e33c0_0;  alias, 1 drivers
v0x6000003e3330_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e33c0_0 .var "state", 0 0;
v0x6000003e3450_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a23f0 .scope module, "reg_dest_dff[0]" "dff" 16 44, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e3f00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e4000_0 .net "d", 0 0, L_0x6000001c8d20;  1 drivers
v0x6000003e4090_0 .net "q", 0 0, v0x6000003e41b0_0;  1 drivers
v0x6000003e4120_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e41b0_0 .var "state", 0 0;
v0x6000003e4240_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a2560 .scope module, "reg_dest_dff[1]" "dff" 16 44, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e42d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e4360_0 .net "d", 0 0, L_0x6000001c8dc0;  1 drivers
v0x6000003e43f0_0 .net "q", 0 0, v0x6000003e4510_0;  1 drivers
v0x6000003e4480_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e4510_0 .var "state", 0 0;
v0x6000003e45a0_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a26d0 .scope module, "reg_dest_dff[2]" "dff" 16 44, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e4630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e46c0_0 .net "d", 0 0, L_0x6000001c8e60;  1 drivers
v0x6000003e4750_0 .net "q", 0 0, v0x6000003e4870_0;  1 drivers
v0x6000003e47e0_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e4870_0 .var "state", 0 0;
v0x6000003e4900_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a2840 .scope module, "reg_dest_dff[3]" "dff" 16 44, 14 2 0, S_0x7fb80a966ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e4990_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003e4a20_0 .net "d", 0 0, L_0x6000001c8f00;  1 drivers
v0x6000003e4ab0_0 .net "q", 0 0, v0x6000003e4bd0_0;  1 drivers
v0x6000003e4b40_0 .net "rst", 0 0, L_0x600001b10070;  alias, 1 drivers
v0x6000003e4bd0_0 .var "state", 0 0;
v0x6000003e4c60_0 .net "wen", 0 0, L_0x7fb80aa32d90;  alias, 1 drivers
S_0x7fb80a7a29b0 .scope module, "branch0" "Branch" 4 136, 17 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_inst";
    .port_info 1 /INPUT 3 "cond";
    .port_info 2 /INPUT 3 "NVZflag";
    .port_info 3 /OUTPUT 1 "do_branch";
L_0x600001b78620 .functor NOT 1, L_0x600000161040, C4<0>, C4<0>, C4<0>;
L_0x600001b785b0 .functor AND 1, L_0x6000001610e0, L_0x600001b78620, C4<1>, C4<1>;
L_0x600001b78540 .functor AND 1, L_0x600000160fa0, L_0x600000160f00, C4<1>, C4<1>;
L_0x600001b784d0 .functor OR 1, L_0x600001b785b0, L_0x600001b78540, C4<0>, C4<0>;
L_0x600001b78460 .functor NOT 1, L_0x600000160dc0, C4<0>, C4<0>, C4<0>;
L_0x600001b783f0 .functor AND 1, L_0x600000160e60, L_0x600001b78460, C4<1>, C4<1>;
L_0x600001b78380 .functor NOT 1, L_0x600000160d20, C4<0>, C4<0>, C4<0>;
L_0x600001b78310 .functor AND 1, L_0x600001b783f0, L_0x600001b78380, C4<1>, C4<1>;
L_0x600001b782a0 .functor OR 1, L_0x600001b784d0, L_0x600001b78310, C4<0>, C4<0>;
L_0x600001b78230 .functor AND 1, L_0x600000160c80, L_0x600000160be0, C4<1>, C4<1>;
L_0x600001b781c0 .functor OR 1, L_0x600001b782a0, L_0x600001b78230, C4<0>, C4<0>;
L_0x600001b78150 .functor NOT 1, L_0x600000160a00, C4<0>, C4<0>, C4<0>;
L_0x600001b78070 .functor NOT 1, L_0x600000160960, C4<0>, C4<0>, C4<0>;
L_0x600001b7a300 .functor AND 1, L_0x600001b78150, L_0x600001b78070, C4<1>, C4<1>;
L_0x600001b7a290 .functor OR 1, L_0x600000160aa0, L_0x600001b7a300, C4<0>, C4<0>;
L_0x600001b78000 .functor AND 1, L_0x600000160b40, L_0x600001b7a290, C4<1>, C4<1>;
L_0x600001b7a220 .functor OR 1, L_0x600001b781c0, L_0x600001b78000, C4<0>, C4<0>;
L_0x600001b780e0 .functor OR 1, L_0x60000016f660, L_0x60000016f5c0, C4<0>, C4<0>;
L_0x600001b7a1b0 .functor AND 1, L_0x60000016f700, L_0x600001b780e0, C4<1>, C4<1>;
L_0x600001b7abc0 .functor OR 1, L_0x600001b7a220, L_0x600001b7a1b0, C4<0>, C4<0>;
L_0x600001b7ab50 .functor AND 1, L_0x60000016f480, L_0x60000016f3e0, C4<1>, C4<1>;
L_0x600001b7aae0 .functor OR 1, L_0x600001b7abc0, L_0x600001b7ab50, C4<0>, C4<0>;
L_0x600001b7aa70 .functor OR 1, L_0x600001b7aae0, L_0x60000016f520, C4<0>, C4<0>;
L_0x600001b7aa00 .functor AND 1, L_0x600000137200, L_0x600001b7aa70, C4<1>, C4<1>;
v0x6000003e5d40_0 .net "NVZflag", 2 0, L_0x600000136bc0;  alias, 1 drivers
v0x6000003e5dd0_0 .net *"_ivl_1", 0 0, L_0x6000001610e0;  1 drivers
v0x6000003e5e60_0 .net *"_ivl_10", 0 0, L_0x600000160fa0;  1 drivers
v0x6000003e5ef0_0 .net *"_ivl_13", 0 0, L_0x600000160f00;  1 drivers
v0x6000003e5f80_0 .net *"_ivl_14", 0 0, L_0x600001b78540;  1 drivers
v0x6000003e6010_0 .net *"_ivl_16", 0 0, L_0x600001b784d0;  1 drivers
L_0x7fb80aa31710 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000003e60a0_0 .net/2u *"_ivl_18", 2 0, L_0x7fb80aa31710;  1 drivers
v0x6000003e6130_0 .net *"_ivl_20", 0 0, L_0x600000160e60;  1 drivers
v0x6000003e61c0_0 .net *"_ivl_23", 0 0, L_0x600000160dc0;  1 drivers
v0x6000003e6250_0 .net *"_ivl_24", 0 0, L_0x600001b78460;  1 drivers
v0x6000003e62e0_0 .net *"_ivl_26", 0 0, L_0x600001b783f0;  1 drivers
v0x6000003e6370_0 .net *"_ivl_29", 0 0, L_0x600000160d20;  1 drivers
v0x6000003e6400_0 .net *"_ivl_3", 0 0, L_0x600000161040;  1 drivers
v0x6000003e6490_0 .net *"_ivl_30", 0 0, L_0x600001b78380;  1 drivers
v0x6000003e6520_0 .net *"_ivl_32", 0 0, L_0x600001b78310;  1 drivers
v0x6000003e65b0_0 .net *"_ivl_34", 0 0, L_0x600001b782a0;  1 drivers
L_0x7fb80aa31758 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000003e6640_0 .net/2u *"_ivl_36", 2 0, L_0x7fb80aa31758;  1 drivers
v0x6000003e66d0_0 .net *"_ivl_38", 0 0, L_0x600000160c80;  1 drivers
v0x6000003e6760_0 .net *"_ivl_4", 0 0, L_0x600001b78620;  1 drivers
v0x6000003e67f0_0 .net *"_ivl_41", 0 0, L_0x600000160be0;  1 drivers
v0x6000003e6880_0 .net *"_ivl_42", 0 0, L_0x600001b78230;  1 drivers
v0x6000003e6910_0 .net *"_ivl_44", 0 0, L_0x600001b781c0;  1 drivers
L_0x7fb80aa317a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000003e69a0_0 .net/2u *"_ivl_46", 2 0, L_0x7fb80aa317a0;  1 drivers
v0x6000003e6a30_0 .net *"_ivl_48", 0 0, L_0x600000160b40;  1 drivers
v0x6000003e6ac0_0 .net *"_ivl_51", 0 0, L_0x600000160aa0;  1 drivers
v0x6000003e6b50_0 .net *"_ivl_53", 0 0, L_0x600000160a00;  1 drivers
v0x6000003e6be0_0 .net *"_ivl_54", 0 0, L_0x600001b78150;  1 drivers
v0x6000003e6c70_0 .net *"_ivl_57", 0 0, L_0x600000160960;  1 drivers
v0x6000003e6d00_0 .net *"_ivl_58", 0 0, L_0x600001b78070;  1 drivers
v0x6000003e6d90_0 .net *"_ivl_6", 0 0, L_0x600001b785b0;  1 drivers
v0x6000003e6e20_0 .net *"_ivl_60", 0 0, L_0x600001b7a300;  1 drivers
v0x6000003e6eb0_0 .net *"_ivl_62", 0 0, L_0x600001b7a290;  1 drivers
v0x6000003e6f40_0 .net *"_ivl_64", 0 0, L_0x600001b78000;  1 drivers
v0x6000003e6fd0_0 .net *"_ivl_66", 0 0, L_0x600001b7a220;  1 drivers
L_0x7fb80aa317e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000003e7060_0 .net/2u *"_ivl_68", 2 0, L_0x7fb80aa317e8;  1 drivers
v0x6000003e70f0_0 .net *"_ivl_70", 0 0, L_0x60000016f700;  1 drivers
v0x6000003e7180_0 .net *"_ivl_73", 0 0, L_0x60000016f660;  1 drivers
v0x6000003e7210_0 .net *"_ivl_75", 0 0, L_0x60000016f5c0;  1 drivers
v0x6000003e72a0_0 .net *"_ivl_76", 0 0, L_0x600001b780e0;  1 drivers
v0x6000003e7330_0 .net *"_ivl_78", 0 0, L_0x600001b7a1b0;  1 drivers
L_0x7fb80aa316c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000003e73c0_0 .net/2u *"_ivl_8", 2 0, L_0x7fb80aa316c8;  1 drivers
v0x6000003e7450_0 .net *"_ivl_80", 0 0, L_0x600001b7abc0;  1 drivers
L_0x7fb80aa31830 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x6000003e74e0_0 .net/2u *"_ivl_82", 2 0, L_0x7fb80aa31830;  1 drivers
v0x6000003e7570_0 .net *"_ivl_84", 0 0, L_0x60000016f480;  1 drivers
v0x6000003e7600_0 .net *"_ivl_87", 0 0, L_0x60000016f3e0;  1 drivers
v0x6000003e7690_0 .net *"_ivl_88", 0 0, L_0x600001b7ab50;  1 drivers
v0x6000003e7720_0 .net *"_ivl_90", 0 0, L_0x600001b7aae0;  1 drivers
v0x6000003e77b0_0 .net *"_ivl_93", 0 0, L_0x60000016f520;  1 drivers
v0x6000003e7840_0 .net *"_ivl_94", 0 0, L_0x600001b7aa70;  1 drivers
v0x6000003e78d0_0 .net "branch_inst", 0 0, L_0x600000137200;  alias, 1 drivers
v0x6000003e7960_0 .net "cond", 2 0, L_0x600000136c60;  alias, 1 drivers
v0x6000003e79f0_0 .net "do_branch", 0 0, L_0x600001b7aa00;  alias, 1 drivers
L_0x6000001610e0 .reduce/nor L_0x600000136c60;
L_0x600000161040 .part L_0x600000136bc0, 0, 1;
L_0x600000160fa0 .cmp/eq 3, L_0x600000136c60, L_0x7fb80aa316c8;
L_0x600000160f00 .part L_0x600000136bc0, 0, 1;
L_0x600000160e60 .cmp/eq 3, L_0x600000136c60, L_0x7fb80aa31710;
L_0x600000160dc0 .part L_0x600000136bc0, 2, 1;
L_0x600000160d20 .part L_0x600000136bc0, 0, 1;
L_0x600000160c80 .cmp/eq 3, L_0x600000136c60, L_0x7fb80aa31758;
L_0x600000160be0 .part L_0x600000136bc0, 2, 1;
L_0x600000160b40 .cmp/eq 3, L_0x600000136c60, L_0x7fb80aa317a0;
L_0x600000160aa0 .part L_0x600000136bc0, 0, 1;
L_0x600000160a00 .part L_0x600000136bc0, 2, 1;
L_0x600000160960 .part L_0x600000136bc0, 0, 1;
L_0x60000016f700 .cmp/eq 3, L_0x600000136c60, L_0x7fb80aa317e8;
L_0x60000016f660 .part L_0x600000136bc0, 2, 1;
L_0x60000016f5c0 .part L_0x600000136bc0, 0, 1;
L_0x60000016f480 .cmp/eq 3, L_0x600000136c60, L_0x7fb80aa31830;
L_0x60000016f3e0 .part L_0x600000136bc0, 1, 1;
L_0x60000016f520 .reduce/and L_0x600000136c60;
S_0x7fb80a7a2d20 .scope module, "cla_br" "CLA_16bit" 4 133, 18 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000003f1050_0 .net "A", 15 0, L_0x60000010be80;  alias, 1 drivers
v0x6000003f10e0_0 .net "B", 15 0, L_0x60000010bc00;  alias, 1 drivers
v0x6000003f1170_0 .net "C0", 0 0, L_0x600001b4af40;  1 drivers
L_0x7fb80aa31680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003f1200_0 .net "Cin", 0 0, L_0x7fb80aa31680;  1 drivers
v0x6000003f1290_0 .net "Cout", 0 0, L_0x600001b78850;  1 drivers
v0x6000003f1320_0 .net "Sum", 15 0, L_0x600000161180;  alias, 1 drivers
L_0x600000174d20 .part L_0x60000010be80, 0, 8;
L_0x600000174c80 .part L_0x60000010bc00, 0, 8;
L_0x6000001612c0 .part L_0x60000010be80, 8, 8;
L_0x600000161220 .part L_0x60000010bc00, 8, 8;
L_0x600000161180 .concat8 [ 8 8 0 0], L_0x600000174dc0, L_0x600000162760;
S_0x7fb80a7a2e90 .scope module, "CLA8_0" "CLA_8bit" 18 11, 9 1 0, S_0x7fb80a7a2d20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000003fc240_0 .net "A", 7 0, L_0x600000174d20;  1 drivers
v0x6000003fc2d0_0 .net "B", 7 0, L_0x600000174c80;  1 drivers
v0x6000003fc360_0 .net "C0", 0 0, L_0x600001b4bf00;  1 drivers
v0x6000003fc3f0_0 .net "Cin", 0 0, L_0x7fb80aa31680;  alias, 1 drivers
v0x6000003fc480_0 .net "Cout", 0 0, L_0x600001b4af40;  alias, 1 drivers
v0x6000003fc510_0 .net "Sum", 7 0, L_0x600000174dc0;  1 drivers
L_0x600000176ee0 .part L_0x600000174d20, 0, 4;
L_0x600000176e40 .part L_0x600000174c80, 0, 4;
L_0x600000174f00 .part L_0x600000174d20, 4, 4;
L_0x600000174e60 .part L_0x600000174c80, 4, 4;
L_0x600000174dc0 .concat8 [ 4 4 0 0], L_0x600000176f80, L_0x600000174fa0;
S_0x7fb80a7a3000 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fb80a7a2e90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b4e8b0 .functor XOR 1, L_0x60000010bb60, L_0x600000109cc0, C4<0>, C4<0>;
L_0x600001b4e840 .functor XOR 1, L_0x600000109c20, L_0x600000109b80, C4<0>, C4<0>;
L_0x600001b4e7d0 .functor XOR 1, L_0x600000109ae0, L_0x600000109720, C4<0>, C4<0>;
L_0x600001b4e760 .functor XOR 1, L_0x6000001094a0, L_0x600000109680, C4<0>, C4<0>;
L_0x600001b4e6f0 .functor AND 1, L_0x6000001095e0, L_0x600000109540, C4<1>, C4<1>;
L_0x600001b4e680 .functor AND 1, L_0x600000177340, L_0x6000001772a0, C4<1>, C4<1>;
L_0x600001b4e5a0 .functor AND 1, L_0x600000177200, L_0x600000177160, C4<1>, C4<1>;
L_0x600001b4e610 .functor AND 1, L_0x6000001770c0, L_0x600000177020, C4<1>, C4<1>;
L_0x600001b4e530 .functor AND 1, L_0x7fb80aa31680, L_0x600001b4e8b0, C4<1>, C4<1>;
L_0x600001b4e4c0 .functor OR 1, L_0x600001b4e6f0, L_0x600001b4e530, C4<0>, C4<0>;
L_0x600001b4e450 .functor AND 1, L_0x600001b4e6f0, L_0x600001b4e840, C4<1>, C4<1>;
L_0x600001b4f410 .functor OR 1, L_0x600001b4e680, L_0x600001b4e450, C4<0>, C4<0>;
L_0x600001b4dce0 .functor AND 1, L_0x7fb80aa31680, L_0x600001b4e8b0, C4<1>, C4<1>;
L_0x600001b4dc00 .functor AND 1, L_0x600001b4dce0, L_0x600001b4e840, C4<1>, C4<1>;
L_0x600001b4db90 .functor OR 1, L_0x600001b4f410, L_0x600001b4dc00, C4<0>, C4<0>;
L_0x600001b4dc70 .functor AND 1, L_0x600001b4e680, L_0x600001b4e7d0, C4<1>, C4<1>;
L_0x600001b4db20 .functor OR 1, L_0x600001b4e5a0, L_0x600001b4dc70, C4<0>, C4<0>;
L_0x600001b4dab0 .functor AND 1, L_0x600001b4e6f0, L_0x600001b4e840, C4<1>, C4<1>;
L_0x600001b4da40 .functor AND 1, L_0x600001b4dab0, L_0x600001b4e7d0, C4<1>, C4<1>;
L_0x600001b4d9d0 .functor OR 1, L_0x600001b4db20, L_0x600001b4da40, C4<0>, C4<0>;
L_0x600001b4d960 .functor AND 1, L_0x7fb80aa31680, L_0x600001b4e8b0, C4<1>, C4<1>;
L_0x600001b4d8f0 .functor AND 1, L_0x600001b4d960, L_0x600001b4e840, C4<1>, C4<1>;
L_0x600001b4e300 .functor AND 1, L_0x600001b4d8f0, L_0x600001b4e7d0, C4<1>, C4<1>;
L_0x600001b4e290 .functor OR 1, L_0x600001b4d9d0, L_0x600001b4e300, C4<0>, C4<0>;
L_0x600001b4e220 .functor AND 1, L_0x600001b4e5a0, L_0x600001b4e760, C4<1>, C4<1>;
L_0x600001b4e1b0 .functor OR 1, L_0x600001b4e610, L_0x600001b4e220, C4<0>, C4<0>;
L_0x600001b4e140 .functor AND 1, L_0x600001b4e680, L_0x600001b4e7d0, C4<1>, C4<1>;
L_0x600001b4e0d0 .functor AND 1, L_0x600001b4e140, L_0x600001b4e760, C4<1>, C4<1>;
L_0x600001b4e060 .functor OR 1, L_0x600001b4e1b0, L_0x600001b4e0d0, C4<0>, C4<0>;
L_0x600001b4dff0 .functor AND 1, L_0x600001b4e6f0, L_0x600001b4e840, C4<1>, C4<1>;
L_0x600001b4df80 .functor AND 1, L_0x600001b4dff0, L_0x600001b4e7d0, C4<1>, C4<1>;
L_0x600001b4df10 .functor AND 1, L_0x600001b4df80, L_0x600001b4e760, C4<1>, C4<1>;
L_0x600001b4dea0 .functor OR 1, L_0x600001b4e060, L_0x600001b4df10, C4<0>, C4<0>;
L_0x600001b4de30 .functor AND 1, L_0x7fb80aa31680, L_0x600001b4e8b0, C4<1>, C4<1>;
L_0x600001b4ddc0 .functor AND 1, L_0x600001b4de30, L_0x600001b4e840, C4<1>, C4<1>;
L_0x600001b4dd50 .functor AND 1, L_0x600001b4ddc0, L_0x600001b4e7d0, C4<1>, C4<1>;
L_0x600001b4c930 .functor AND 1, L_0x600001b4dd50, L_0x600001b4e760, C4<1>, C4<1>;
L_0x600001b4bf70 .functor OR 1, L_0x600001b4dea0, L_0x600001b4c930, C4<0>, C4<0>;
L_0x600001b4bf00 .functor BUFZ 1, L_0x600001b4bf70, C4<0>, C4<0>, C4<0>;
L_0x600001b4be90 .functor XOR 1, L_0x600001b4e8b0, L_0x7fb80aa31680, C4<0>, C4<0>;
L_0x600001b4be20 .functor XOR 1, L_0x600001b4e840, L_0x600001b4e4c0, C4<0>, C4<0>;
L_0x600001b4bdb0 .functor XOR 1, L_0x600001b4e7d0, L_0x600001b4db90, C4<0>, C4<0>;
L_0x600001b4bd40 .functor XOR 1, L_0x600001b4e760, L_0x600001b4e290, C4<0>, C4<0>;
v0x6000003e7a80_0 .net "A", 3 0, L_0x600000176ee0;  1 drivers
v0x6000003e7b10_0 .net "B", 3 0, L_0x600000176e40;  1 drivers
v0x6000003e7ba0_0 .net "C0", 0 0, L_0x600001b4e4c0;  1 drivers
v0x6000003e7c30_0 .net "C1", 0 0, L_0x600001b4db90;  1 drivers
v0x6000003e7cc0_0 .net "C2", 0 0, L_0x600001b4e290;  1 drivers
v0x6000003e7d50_0 .net "C3", 0 0, L_0x600001b4bf70;  1 drivers
v0x6000003e7de0_0 .net "Cin", 0 0, L_0x7fb80aa31680;  alias, 1 drivers
v0x6000003e7e70_0 .net "Cout", 0 0, L_0x600001b4bf00;  alias, 1 drivers
v0x6000003e7f00_0 .net "G0", 0 0, L_0x600001b4e6f0;  1 drivers
v0x6000003f8000_0 .net "G1", 0 0, L_0x600001b4e680;  1 drivers
v0x6000003f8090_0 .net "G2", 0 0, L_0x600001b4e5a0;  1 drivers
v0x6000003f8120_0 .net "G3", 0 0, L_0x600001b4e610;  1 drivers
v0x6000003f81b0_0 .net "P0", 0 0, L_0x600001b4e8b0;  1 drivers
v0x6000003f8240_0 .net "P1", 0 0, L_0x600001b4e840;  1 drivers
v0x6000003f82d0_0 .net "P2", 0 0, L_0x600001b4e7d0;  1 drivers
v0x6000003f8360_0 .net "P3", 0 0, L_0x600001b4e760;  1 drivers
v0x6000003f83f0_0 .net "Sum", 3 0, L_0x600000176f80;  1 drivers
v0x6000003f8480_0 .net *"_ivl_1", 0 0, L_0x60000010bb60;  1 drivers
v0x6000003f8510_0 .net *"_ivl_100", 0 0, L_0x600001b4ddc0;  1 drivers
v0x6000003f85a0_0 .net *"_ivl_102", 0 0, L_0x600001b4dd50;  1 drivers
v0x6000003f8630_0 .net *"_ivl_104", 0 0, L_0x600001b4c930;  1 drivers
v0x6000003f86c0_0 .net *"_ivl_112", 0 0, L_0x600001b4be90;  1 drivers
v0x6000003f8750_0 .net *"_ivl_116", 0 0, L_0x600001b4be20;  1 drivers
v0x6000003f87e0_0 .net *"_ivl_120", 0 0, L_0x600001b4bdb0;  1 drivers
v0x6000003f8870_0 .net *"_ivl_125", 0 0, L_0x600001b4bd40;  1 drivers
v0x6000003f8900_0 .net *"_ivl_13", 0 0, L_0x600000109ae0;  1 drivers
v0x6000003f8990_0 .net *"_ivl_15", 0 0, L_0x600000109720;  1 drivers
v0x6000003f8a20_0 .net *"_ivl_19", 0 0, L_0x6000001094a0;  1 drivers
v0x6000003f8ab0_0 .net *"_ivl_21", 0 0, L_0x600000109680;  1 drivers
v0x6000003f8b40_0 .net *"_ivl_25", 0 0, L_0x6000001095e0;  1 drivers
v0x6000003f8bd0_0 .net *"_ivl_27", 0 0, L_0x600000109540;  1 drivers
v0x6000003f8c60_0 .net *"_ivl_3", 0 0, L_0x600000109cc0;  1 drivers
v0x6000003f8cf0_0 .net *"_ivl_31", 0 0, L_0x600000177340;  1 drivers
v0x6000003f8d80_0 .net *"_ivl_33", 0 0, L_0x6000001772a0;  1 drivers
v0x6000003f8e10_0 .net *"_ivl_37", 0 0, L_0x600000177200;  1 drivers
v0x6000003f8ea0_0 .net *"_ivl_39", 0 0, L_0x600000177160;  1 drivers
v0x6000003f8f30_0 .net *"_ivl_43", 0 0, L_0x6000001770c0;  1 drivers
v0x6000003f8fc0_0 .net *"_ivl_45", 0 0, L_0x600000177020;  1 drivers
v0x6000003f9050_0 .net *"_ivl_48", 0 0, L_0x600001b4e530;  1 drivers
v0x6000003f90e0_0 .net *"_ivl_52", 0 0, L_0x600001b4e450;  1 drivers
v0x6000003f9170_0 .net *"_ivl_54", 0 0, L_0x600001b4f410;  1 drivers
v0x6000003f9200_0 .net *"_ivl_56", 0 0, L_0x600001b4dce0;  1 drivers
v0x6000003f9290_0 .net *"_ivl_58", 0 0, L_0x600001b4dc00;  1 drivers
v0x6000003f9320_0 .net *"_ivl_62", 0 0, L_0x600001b4dc70;  1 drivers
v0x6000003f93b0_0 .net *"_ivl_64", 0 0, L_0x600001b4db20;  1 drivers
v0x6000003f9440_0 .net *"_ivl_66", 0 0, L_0x600001b4dab0;  1 drivers
v0x6000003f94d0_0 .net *"_ivl_68", 0 0, L_0x600001b4da40;  1 drivers
v0x6000003f9560_0 .net *"_ivl_7", 0 0, L_0x600000109c20;  1 drivers
v0x6000003f95f0_0 .net *"_ivl_70", 0 0, L_0x600001b4d9d0;  1 drivers
v0x6000003f9680_0 .net *"_ivl_72", 0 0, L_0x600001b4d960;  1 drivers
v0x6000003f9710_0 .net *"_ivl_74", 0 0, L_0x600001b4d8f0;  1 drivers
v0x6000003f97a0_0 .net *"_ivl_76", 0 0, L_0x600001b4e300;  1 drivers
v0x6000003f9830_0 .net *"_ivl_80", 0 0, L_0x600001b4e220;  1 drivers
v0x6000003f98c0_0 .net *"_ivl_82", 0 0, L_0x600001b4e1b0;  1 drivers
v0x6000003f9950_0 .net *"_ivl_84", 0 0, L_0x600001b4e140;  1 drivers
v0x6000003f99e0_0 .net *"_ivl_86", 0 0, L_0x600001b4e0d0;  1 drivers
v0x6000003f9a70_0 .net *"_ivl_88", 0 0, L_0x600001b4e060;  1 drivers
v0x6000003f9b00_0 .net *"_ivl_9", 0 0, L_0x600000109b80;  1 drivers
v0x6000003f9b90_0 .net *"_ivl_90", 0 0, L_0x600001b4dff0;  1 drivers
v0x6000003f9c20_0 .net *"_ivl_92", 0 0, L_0x600001b4df80;  1 drivers
v0x6000003f9cb0_0 .net *"_ivl_94", 0 0, L_0x600001b4df10;  1 drivers
v0x6000003f9d40_0 .net *"_ivl_96", 0 0, L_0x600001b4dea0;  1 drivers
v0x6000003f9dd0_0 .net *"_ivl_98", 0 0, L_0x600001b4de30;  1 drivers
L_0x60000010bb60 .part L_0x600000176ee0, 0, 1;
L_0x600000109cc0 .part L_0x600000176e40, 0, 1;
L_0x600000109c20 .part L_0x600000176ee0, 1, 1;
L_0x600000109b80 .part L_0x600000176e40, 1, 1;
L_0x600000109ae0 .part L_0x600000176ee0, 2, 1;
L_0x600000109720 .part L_0x600000176e40, 2, 1;
L_0x6000001094a0 .part L_0x600000176ee0, 3, 1;
L_0x600000109680 .part L_0x600000176e40, 3, 1;
L_0x6000001095e0 .part L_0x600000176ee0, 0, 1;
L_0x600000109540 .part L_0x600000176e40, 0, 1;
L_0x600000177340 .part L_0x600000176ee0, 1, 1;
L_0x6000001772a0 .part L_0x600000176e40, 1, 1;
L_0x600000177200 .part L_0x600000176ee0, 2, 1;
L_0x600000177160 .part L_0x600000176e40, 2, 1;
L_0x6000001770c0 .part L_0x600000176ee0, 3, 1;
L_0x600000177020 .part L_0x600000176e40, 3, 1;
L_0x600000176f80 .concat8 [ 1 1 1 1], L_0x600001b4be90, L_0x600001b4be20, L_0x600001b4bdb0, L_0x600001b4bd40;
S_0x7fb80a7a3370 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fb80a7a2e90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b4bcd0 .functor XOR 1, L_0x600000176da0, L_0x600000176d00, C4<0>, C4<0>;
L_0x600001b4bc60 .functor XOR 1, L_0x600000176c60, L_0x600000176bc0, C4<0>, C4<0>;
L_0x600001b4bbf0 .functor XOR 1, L_0x600000176b20, L_0x600000176a80, C4<0>, C4<0>;
L_0x600001b4bb80 .functor XOR 1, L_0x6000001769e0, L_0x600000175540, C4<0>, C4<0>;
L_0x600001b4bb10 .functor AND 1, L_0x6000001754a0, L_0x600000175400, C4<1>, C4<1>;
L_0x600001b4baa0 .functor AND 1, L_0x600000175360, L_0x6000001752c0, C4<1>, C4<1>;
L_0x600001b4b9c0 .functor AND 1, L_0x600000175220, L_0x600000175180, C4<1>, C4<1>;
L_0x600001b4ba30 .functor AND 1, L_0x6000001750e0, L_0x600000175040, C4<1>, C4<1>;
L_0x600001b4b950 .functor AND 1, L_0x600001b4bf00, L_0x600001b4bcd0, C4<1>, C4<1>;
L_0x600001b4b8e0 .functor OR 1, L_0x600001b4bb10, L_0x600001b4b950, C4<0>, C4<0>;
L_0x600001b4b870 .functor AND 1, L_0x600001b4bb10, L_0x600001b4bc60, C4<1>, C4<1>;
L_0x600001b4abc0 .functor OR 1, L_0x600001b4baa0, L_0x600001b4b870, C4<0>, C4<0>;
L_0x600001b4ab50 .functor AND 1, L_0x600001b4bf00, L_0x600001b4bcd0, C4<1>, C4<1>;
L_0x600001b4aa70 .functor AND 1, L_0x600001b4ab50, L_0x600001b4bc60, C4<1>, C4<1>;
L_0x600001b4b800 .functor OR 1, L_0x600001b4abc0, L_0x600001b4aa70, C4<0>, C4<0>;
L_0x600001b4aae0 .functor AND 1, L_0x600001b4baa0, L_0x600001b4bbf0, C4<1>, C4<1>;
L_0x600001b4b790 .functor OR 1, L_0x600001b4b9c0, L_0x600001b4aae0, C4<0>, C4<0>;
L_0x600001b4b720 .functor AND 1, L_0x600001b4bb10, L_0x600001b4bc60, C4<1>, C4<1>;
L_0x600001b4b6b0 .functor AND 1, L_0x600001b4b720, L_0x600001b4bbf0, C4<1>, C4<1>;
L_0x600001b4b640 .functor OR 1, L_0x600001b4b790, L_0x600001b4b6b0, C4<0>, C4<0>;
L_0x600001b4b5d0 .functor AND 1, L_0x600001b4bf00, L_0x600001b4bcd0, C4<1>, C4<1>;
L_0x600001b4b560 .functor AND 1, L_0x600001b4b5d0, L_0x600001b4bc60, C4<1>, C4<1>;
L_0x600001b4a990 .functor AND 1, L_0x600001b4b560, L_0x600001b4bbf0, C4<1>, C4<1>;
L_0x600001b4a840 .functor OR 1, L_0x600001b4b640, L_0x600001b4a990, C4<0>, C4<0>;
L_0x600001b4a7d0 .functor AND 1, L_0x600001b4b9c0, L_0x600001b4bb80, C4<1>, C4<1>;
L_0x600001b4b4f0 .functor OR 1, L_0x600001b4ba30, L_0x600001b4a7d0, C4<0>, C4<0>;
L_0x600001b4b480 .functor AND 1, L_0x600001b4baa0, L_0x600001b4bbf0, C4<1>, C4<1>;
L_0x600001b4b410 .functor AND 1, L_0x600001b4b480, L_0x600001b4bb80, C4<1>, C4<1>;
L_0x600001b4b3a0 .functor OR 1, L_0x600001b4b4f0, L_0x600001b4b410, C4<0>, C4<0>;
L_0x600001b4b330 .functor AND 1, L_0x600001b4bb10, L_0x600001b4bc60, C4<1>, C4<1>;
L_0x600001b4b2c0 .functor AND 1, L_0x600001b4b330, L_0x600001b4bbf0, C4<1>, C4<1>;
L_0x600001b4b250 .functor AND 1, L_0x600001b4b2c0, L_0x600001b4bb80, C4<1>, C4<1>;
L_0x600001b4b1e0 .functor OR 1, L_0x600001b4b3a0, L_0x600001b4b250, C4<0>, C4<0>;
L_0x600001b4b170 .functor AND 1, L_0x600001b4bf00, L_0x600001b4bcd0, C4<1>, C4<1>;
L_0x600001b4b100 .functor AND 1, L_0x600001b4b170, L_0x600001b4bc60, C4<1>, C4<1>;
L_0x600001b4b090 .functor AND 1, L_0x600001b4b100, L_0x600001b4bbf0, C4<1>, C4<1>;
L_0x600001b4b020 .functor AND 1, L_0x600001b4b090, L_0x600001b4bb80, C4<1>, C4<1>;
L_0x600001b4afb0 .functor OR 1, L_0x600001b4b1e0, L_0x600001b4b020, C4<0>, C4<0>;
L_0x600001b4af40 .functor BUFZ 1, L_0x600001b4afb0, C4<0>, C4<0>, C4<0>;
L_0x600001b4aed0 .functor XOR 1, L_0x600001b4bcd0, L_0x600001b4bf00, C4<0>, C4<0>;
L_0x600001b4ae60 .functor XOR 1, L_0x600001b4bc60, L_0x600001b4b8e0, C4<0>, C4<0>;
L_0x600001b4adf0 .functor XOR 1, L_0x600001b4bbf0, L_0x600001b4b800, C4<0>, C4<0>;
L_0x600001b4ad80 .functor XOR 1, L_0x600001b4bb80, L_0x600001b4a840, C4<0>, C4<0>;
v0x6000003f9e60_0 .net "A", 3 0, L_0x600000174f00;  1 drivers
v0x6000003f9ef0_0 .net "B", 3 0, L_0x600000174e60;  1 drivers
v0x6000003f9f80_0 .net "C0", 0 0, L_0x600001b4b8e0;  1 drivers
v0x6000003fa010_0 .net "C1", 0 0, L_0x600001b4b800;  1 drivers
v0x6000003fa0a0_0 .net "C2", 0 0, L_0x600001b4a840;  1 drivers
v0x6000003fa130_0 .net "C3", 0 0, L_0x600001b4afb0;  1 drivers
v0x6000003fa1c0_0 .net "Cin", 0 0, L_0x600001b4bf00;  alias, 1 drivers
v0x6000003fa250_0 .net "Cout", 0 0, L_0x600001b4af40;  alias, 1 drivers
v0x6000003fa2e0_0 .net "G0", 0 0, L_0x600001b4bb10;  1 drivers
v0x6000003fa370_0 .net "G1", 0 0, L_0x600001b4baa0;  1 drivers
v0x6000003fa400_0 .net "G2", 0 0, L_0x600001b4b9c0;  1 drivers
v0x6000003fa490_0 .net "G3", 0 0, L_0x600001b4ba30;  1 drivers
v0x6000003fa520_0 .net "P0", 0 0, L_0x600001b4bcd0;  1 drivers
v0x6000003fa5b0_0 .net "P1", 0 0, L_0x600001b4bc60;  1 drivers
v0x6000003fa640_0 .net "P2", 0 0, L_0x600001b4bbf0;  1 drivers
v0x6000003fa6d0_0 .net "P3", 0 0, L_0x600001b4bb80;  1 drivers
v0x6000003fa760_0 .net "Sum", 3 0, L_0x600000174fa0;  1 drivers
v0x6000003fa7f0_0 .net *"_ivl_1", 0 0, L_0x600000176da0;  1 drivers
v0x6000003fa880_0 .net *"_ivl_100", 0 0, L_0x600001b4b100;  1 drivers
v0x6000003fa910_0 .net *"_ivl_102", 0 0, L_0x600001b4b090;  1 drivers
v0x6000003fa9a0_0 .net *"_ivl_104", 0 0, L_0x600001b4b020;  1 drivers
v0x6000003faa30_0 .net *"_ivl_112", 0 0, L_0x600001b4aed0;  1 drivers
v0x6000003faac0_0 .net *"_ivl_116", 0 0, L_0x600001b4ae60;  1 drivers
v0x6000003fab50_0 .net *"_ivl_120", 0 0, L_0x600001b4adf0;  1 drivers
v0x6000003fabe0_0 .net *"_ivl_125", 0 0, L_0x600001b4ad80;  1 drivers
v0x6000003fac70_0 .net *"_ivl_13", 0 0, L_0x600000176b20;  1 drivers
v0x6000003fad00_0 .net *"_ivl_15", 0 0, L_0x600000176a80;  1 drivers
v0x6000003fad90_0 .net *"_ivl_19", 0 0, L_0x6000001769e0;  1 drivers
v0x6000003fae20_0 .net *"_ivl_21", 0 0, L_0x600000175540;  1 drivers
v0x6000003faeb0_0 .net *"_ivl_25", 0 0, L_0x6000001754a0;  1 drivers
v0x6000003faf40_0 .net *"_ivl_27", 0 0, L_0x600000175400;  1 drivers
v0x6000003fafd0_0 .net *"_ivl_3", 0 0, L_0x600000176d00;  1 drivers
v0x6000003fb060_0 .net *"_ivl_31", 0 0, L_0x600000175360;  1 drivers
v0x6000003fb0f0_0 .net *"_ivl_33", 0 0, L_0x6000001752c0;  1 drivers
v0x6000003fb180_0 .net *"_ivl_37", 0 0, L_0x600000175220;  1 drivers
v0x6000003fb210_0 .net *"_ivl_39", 0 0, L_0x600000175180;  1 drivers
v0x6000003fb2a0_0 .net *"_ivl_43", 0 0, L_0x6000001750e0;  1 drivers
v0x6000003fb330_0 .net *"_ivl_45", 0 0, L_0x600000175040;  1 drivers
v0x6000003fb3c0_0 .net *"_ivl_48", 0 0, L_0x600001b4b950;  1 drivers
v0x6000003fb450_0 .net *"_ivl_52", 0 0, L_0x600001b4b870;  1 drivers
v0x6000003fb4e0_0 .net *"_ivl_54", 0 0, L_0x600001b4abc0;  1 drivers
v0x6000003fb570_0 .net *"_ivl_56", 0 0, L_0x600001b4ab50;  1 drivers
v0x6000003fb600_0 .net *"_ivl_58", 0 0, L_0x600001b4aa70;  1 drivers
v0x6000003fb690_0 .net *"_ivl_62", 0 0, L_0x600001b4aae0;  1 drivers
v0x6000003fb720_0 .net *"_ivl_64", 0 0, L_0x600001b4b790;  1 drivers
v0x6000003fb7b0_0 .net *"_ivl_66", 0 0, L_0x600001b4b720;  1 drivers
v0x6000003fb840_0 .net *"_ivl_68", 0 0, L_0x600001b4b6b0;  1 drivers
v0x6000003fb8d0_0 .net *"_ivl_7", 0 0, L_0x600000176c60;  1 drivers
v0x6000003fb960_0 .net *"_ivl_70", 0 0, L_0x600001b4b640;  1 drivers
v0x6000003fb9f0_0 .net *"_ivl_72", 0 0, L_0x600001b4b5d0;  1 drivers
v0x6000003fba80_0 .net *"_ivl_74", 0 0, L_0x600001b4b560;  1 drivers
v0x6000003fbb10_0 .net *"_ivl_76", 0 0, L_0x600001b4a990;  1 drivers
v0x6000003fbba0_0 .net *"_ivl_80", 0 0, L_0x600001b4a7d0;  1 drivers
v0x6000003fbc30_0 .net *"_ivl_82", 0 0, L_0x600001b4b4f0;  1 drivers
v0x6000003fbcc0_0 .net *"_ivl_84", 0 0, L_0x600001b4b480;  1 drivers
v0x6000003fbd50_0 .net *"_ivl_86", 0 0, L_0x600001b4b410;  1 drivers
v0x6000003fbde0_0 .net *"_ivl_88", 0 0, L_0x600001b4b3a0;  1 drivers
v0x6000003fbe70_0 .net *"_ivl_9", 0 0, L_0x600000176bc0;  1 drivers
v0x6000003fbf00_0 .net *"_ivl_90", 0 0, L_0x600001b4b330;  1 drivers
v0x6000003fc000_0 .net *"_ivl_92", 0 0, L_0x600001b4b2c0;  1 drivers
v0x6000003fc090_0 .net *"_ivl_94", 0 0, L_0x600001b4b250;  1 drivers
v0x6000003fc120_0 .net *"_ivl_96", 0 0, L_0x600001b4b1e0;  1 drivers
v0x6000003fc1b0_0 .net *"_ivl_98", 0 0, L_0x600001b4b170;  1 drivers
L_0x600000176da0 .part L_0x600000174f00, 0, 1;
L_0x600000176d00 .part L_0x600000174e60, 0, 1;
L_0x600000176c60 .part L_0x600000174f00, 1, 1;
L_0x600000176bc0 .part L_0x600000174e60, 1, 1;
L_0x600000176b20 .part L_0x600000174f00, 2, 1;
L_0x600000176a80 .part L_0x600000174e60, 2, 1;
L_0x6000001769e0 .part L_0x600000174f00, 3, 1;
L_0x600000175540 .part L_0x600000174e60, 3, 1;
L_0x6000001754a0 .part L_0x600000174f00, 0, 1;
L_0x600000175400 .part L_0x600000174e60, 0, 1;
L_0x600000175360 .part L_0x600000174f00, 1, 1;
L_0x6000001752c0 .part L_0x600000174e60, 1, 1;
L_0x600000175220 .part L_0x600000174f00, 2, 1;
L_0x600000175180 .part L_0x600000174e60, 2, 1;
L_0x6000001750e0 .part L_0x600000174f00, 3, 1;
L_0x600000175040 .part L_0x600000174e60, 3, 1;
L_0x600000174fa0 .concat8 [ 1 1 1 1], L_0x600001b4aed0, L_0x600001b4ae60, L_0x600001b4adf0, L_0x600001b4ad80;
S_0x7fb80a7a36e0 .scope module, "CLA8_1" "CLA_8bit" 18 12, 9 1 0, S_0x7fb80a7a2d20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000003f0cf0_0 .net "A", 7 0, L_0x6000001612c0;  1 drivers
v0x6000003f0d80_0 .net "B", 7 0, L_0x600000161220;  1 drivers
v0x6000003f0e10_0 .net "C0", 0 0, L_0x600001b6c460;  1 drivers
v0x6000003f0ea0_0 .net "Cin", 0 0, L_0x600001b4af40;  alias, 1 drivers
v0x6000003f0f30_0 .net "Cout", 0 0, L_0x600001b78850;  alias, 1 drivers
v0x6000003f0fc0_0 .net "Sum", 7 0, L_0x600000162760;  1 drivers
L_0x60000017cf00 .part L_0x6000001612c0, 0, 4;
L_0x60000017ce60 .part L_0x600000161220, 0, 4;
L_0x6000001628a0 .part L_0x6000001612c0, 4, 4;
L_0x600000162800 .part L_0x600000161220, 4, 4;
L_0x600000162760 .concat8 [ 4 4 0 0], L_0x60000017e3a0, L_0x600000162940;
S_0x7fb80a7a3850 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fb80a7a36e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b4ad10 .functor XOR 1, L_0x600000174be0, L_0x60000017ed00, C4<0>, C4<0>;
L_0x600001b4aca0 .functor XOR 1, L_0x60000017ec60, L_0x60000017ebc0, C4<0>, C4<0>;
L_0x600001b4ac30 .functor XOR 1, L_0x60000017eb20, L_0x60000017ea80, C4<0>, C4<0>;
L_0x600001b4a920 .functor XOR 1, L_0x60000017e9e0, L_0x60000017e940, C4<0>, C4<0>;
L_0x600001b4a680 .functor AND 1, L_0x60000017e8a0, L_0x60000017e800, C4<1>, C4<1>;
L_0x600001b4a8b0 .functor AND 1, L_0x60000017e760, L_0x60000017e6c0, C4<1>, C4<1>;
L_0x600001b4a760 .functor AND 1, L_0x60000017e620, L_0x60000017e580, C4<1>, C4<1>;
L_0x600001b4a610 .functor AND 1, L_0x60000017e4e0, L_0x60000017e440, C4<1>, C4<1>;
L_0x600001b4a6f0 .functor AND 1, L_0x600001b4af40, L_0x600001b4ad10, C4<1>, C4<1>;
L_0x600001b4aa00 .functor OR 1, L_0x600001b4a680, L_0x600001b4a6f0, C4<0>, C4<0>;
L_0x600001b6d0a0 .functor AND 1, L_0x600001b4a680, L_0x600001b4aca0, C4<1>, C4<1>;
L_0x600001b6d030 .functor OR 1, L_0x600001b4a8b0, L_0x600001b6d0a0, C4<0>, C4<0>;
L_0x600001b6cfc0 .functor AND 1, L_0x600001b4af40, L_0x600001b4ad10, C4<1>, C4<1>;
L_0x600001b6cee0 .functor AND 1, L_0x600001b6cfc0, L_0x600001b4aca0, C4<1>, C4<1>;
L_0x600001b6ce70 .functor OR 1, L_0x600001b6d030, L_0x600001b6cee0, C4<0>, C4<0>;
L_0x600001b6cf50 .functor AND 1, L_0x600001b4a8b0, L_0x600001b4ac30, C4<1>, C4<1>;
L_0x600001b6ce00 .functor OR 1, L_0x600001b4a760, L_0x600001b6cf50, C4<0>, C4<0>;
L_0x600001b6cd90 .functor AND 1, L_0x600001b4a680, L_0x600001b4aca0, C4<1>, C4<1>;
L_0x600001b6cd20 .functor AND 1, L_0x600001b6cd90, L_0x600001b4ac30, C4<1>, C4<1>;
L_0x600001b6ccb0 .functor OR 1, L_0x600001b6ce00, L_0x600001b6cd20, C4<0>, C4<0>;
L_0x600001b6cc40 .functor AND 1, L_0x600001b4af40, L_0x600001b4ad10, C4<1>, C4<1>;
L_0x600001b6cbd0 .functor AND 1, L_0x600001b6cc40, L_0x600001b4aca0, C4<1>, C4<1>;
L_0x600001b6cb60 .functor AND 1, L_0x600001b6cbd0, L_0x600001b4ac30, C4<1>, C4<1>;
L_0x600001b6caf0 .functor OR 1, L_0x600001b6ccb0, L_0x600001b6cb60, C4<0>, C4<0>;
L_0x600001b6ca80 .functor AND 1, L_0x600001b4a760, L_0x600001b4a920, C4<1>, C4<1>;
L_0x600001b6ca10 .functor OR 1, L_0x600001b4a610, L_0x600001b6ca80, C4<0>, C4<0>;
L_0x600001b6c9a0 .functor AND 1, L_0x600001b4a8b0, L_0x600001b4ac30, C4<1>, C4<1>;
L_0x600001b6c930 .functor AND 1, L_0x600001b6c9a0, L_0x600001b4a920, C4<1>, C4<1>;
L_0x600001b6c8c0 .functor OR 1, L_0x600001b6ca10, L_0x600001b6c930, C4<0>, C4<0>;
L_0x600001b6c850 .functor AND 1, L_0x600001b4a680, L_0x600001b4aca0, C4<1>, C4<1>;
L_0x600001b6c7e0 .functor AND 1, L_0x600001b6c850, L_0x600001b4ac30, C4<1>, C4<1>;
L_0x600001b6c770 .functor AND 1, L_0x600001b6c7e0, L_0x600001b4a920, C4<1>, C4<1>;
L_0x600001b6c700 .functor OR 1, L_0x600001b6c8c0, L_0x600001b6c770, C4<0>, C4<0>;
L_0x600001b6c690 .functor AND 1, L_0x600001b4af40, L_0x600001b4ad10, C4<1>, C4<1>;
L_0x600001b6c620 .functor AND 1, L_0x600001b6c690, L_0x600001b4aca0, C4<1>, C4<1>;
L_0x600001b6c5b0 .functor AND 1, L_0x600001b6c620, L_0x600001b4ac30, C4<1>, C4<1>;
L_0x600001b6c540 .functor AND 1, L_0x600001b6c5b0, L_0x600001b4a920, C4<1>, C4<1>;
L_0x600001b6c4d0 .functor OR 1, L_0x600001b6c700, L_0x600001b6c540, C4<0>, C4<0>;
L_0x600001b6c460 .functor BUFZ 1, L_0x600001b6c4d0, C4<0>, C4<0>, C4<0>;
L_0x600001b6c3f0 .functor XOR 1, L_0x600001b4ad10, L_0x600001b4af40, C4<0>, C4<0>;
L_0x600001b6c380 .functor XOR 1, L_0x600001b4aca0, L_0x600001b4aa00, C4<0>, C4<0>;
L_0x600001b6c310 .functor XOR 1, L_0x600001b4ac30, L_0x600001b6ce70, C4<0>, C4<0>;
L_0x600001b6c2a0 .functor XOR 1, L_0x600001b4a920, L_0x600001b6caf0, C4<0>, C4<0>;
v0x6000003fc5a0_0 .net "A", 3 0, L_0x60000017cf00;  1 drivers
v0x6000003fc630_0 .net "B", 3 0, L_0x60000017ce60;  1 drivers
v0x6000003fc6c0_0 .net "C0", 0 0, L_0x600001b4aa00;  1 drivers
v0x6000003fc750_0 .net "C1", 0 0, L_0x600001b6ce70;  1 drivers
v0x6000003fc7e0_0 .net "C2", 0 0, L_0x600001b6caf0;  1 drivers
v0x6000003fc870_0 .net "C3", 0 0, L_0x600001b6c4d0;  1 drivers
v0x6000003fc900_0 .net "Cin", 0 0, L_0x600001b4af40;  alias, 1 drivers
v0x6000003fc990_0 .net "Cout", 0 0, L_0x600001b6c460;  alias, 1 drivers
v0x6000003fca20_0 .net "G0", 0 0, L_0x600001b4a680;  1 drivers
v0x6000003fcab0_0 .net "G1", 0 0, L_0x600001b4a8b0;  1 drivers
v0x6000003fcb40_0 .net "G2", 0 0, L_0x600001b4a760;  1 drivers
v0x6000003fcbd0_0 .net "G3", 0 0, L_0x600001b4a610;  1 drivers
v0x6000003fcc60_0 .net "P0", 0 0, L_0x600001b4ad10;  1 drivers
v0x6000003fccf0_0 .net "P1", 0 0, L_0x600001b4aca0;  1 drivers
v0x6000003fcd80_0 .net "P2", 0 0, L_0x600001b4ac30;  1 drivers
v0x6000003fce10_0 .net "P3", 0 0, L_0x600001b4a920;  1 drivers
v0x6000003fcea0_0 .net "Sum", 3 0, L_0x60000017e3a0;  1 drivers
v0x6000003fcf30_0 .net *"_ivl_1", 0 0, L_0x600000174be0;  1 drivers
v0x6000003fcfc0_0 .net *"_ivl_100", 0 0, L_0x600001b6c620;  1 drivers
v0x6000003fd050_0 .net *"_ivl_102", 0 0, L_0x600001b6c5b0;  1 drivers
v0x6000003fd0e0_0 .net *"_ivl_104", 0 0, L_0x600001b6c540;  1 drivers
v0x6000003fd170_0 .net *"_ivl_112", 0 0, L_0x600001b6c3f0;  1 drivers
v0x6000003fd200_0 .net *"_ivl_116", 0 0, L_0x600001b6c380;  1 drivers
v0x6000003fd290_0 .net *"_ivl_120", 0 0, L_0x600001b6c310;  1 drivers
v0x6000003fd320_0 .net *"_ivl_125", 0 0, L_0x600001b6c2a0;  1 drivers
v0x6000003fd3b0_0 .net *"_ivl_13", 0 0, L_0x60000017eb20;  1 drivers
v0x6000003fd440_0 .net *"_ivl_15", 0 0, L_0x60000017ea80;  1 drivers
v0x6000003fd4d0_0 .net *"_ivl_19", 0 0, L_0x60000017e9e0;  1 drivers
v0x6000003fd560_0 .net *"_ivl_21", 0 0, L_0x60000017e940;  1 drivers
v0x6000003fd5f0_0 .net *"_ivl_25", 0 0, L_0x60000017e8a0;  1 drivers
v0x6000003fd680_0 .net *"_ivl_27", 0 0, L_0x60000017e800;  1 drivers
v0x6000003fd710_0 .net *"_ivl_3", 0 0, L_0x60000017ed00;  1 drivers
v0x6000003fd7a0_0 .net *"_ivl_31", 0 0, L_0x60000017e760;  1 drivers
v0x6000003fd830_0 .net *"_ivl_33", 0 0, L_0x60000017e6c0;  1 drivers
v0x6000003fd8c0_0 .net *"_ivl_37", 0 0, L_0x60000017e620;  1 drivers
v0x6000003fd950_0 .net *"_ivl_39", 0 0, L_0x60000017e580;  1 drivers
v0x6000003fd9e0_0 .net *"_ivl_43", 0 0, L_0x60000017e4e0;  1 drivers
v0x6000003fda70_0 .net *"_ivl_45", 0 0, L_0x60000017e440;  1 drivers
v0x6000003fdb00_0 .net *"_ivl_48", 0 0, L_0x600001b4a6f0;  1 drivers
v0x6000003fdb90_0 .net *"_ivl_52", 0 0, L_0x600001b6d0a0;  1 drivers
v0x6000003fdc20_0 .net *"_ivl_54", 0 0, L_0x600001b6d030;  1 drivers
v0x6000003fdcb0_0 .net *"_ivl_56", 0 0, L_0x600001b6cfc0;  1 drivers
v0x6000003fdd40_0 .net *"_ivl_58", 0 0, L_0x600001b6cee0;  1 drivers
v0x6000003fddd0_0 .net *"_ivl_62", 0 0, L_0x600001b6cf50;  1 drivers
v0x6000003fde60_0 .net *"_ivl_64", 0 0, L_0x600001b6ce00;  1 drivers
v0x6000003fdef0_0 .net *"_ivl_66", 0 0, L_0x600001b6cd90;  1 drivers
v0x6000003fdf80_0 .net *"_ivl_68", 0 0, L_0x600001b6cd20;  1 drivers
v0x6000003fe010_0 .net *"_ivl_7", 0 0, L_0x60000017ec60;  1 drivers
v0x6000003fe0a0_0 .net *"_ivl_70", 0 0, L_0x600001b6ccb0;  1 drivers
v0x6000003fe130_0 .net *"_ivl_72", 0 0, L_0x600001b6cc40;  1 drivers
v0x6000003fe1c0_0 .net *"_ivl_74", 0 0, L_0x600001b6cbd0;  1 drivers
v0x6000003fe250_0 .net *"_ivl_76", 0 0, L_0x600001b6cb60;  1 drivers
v0x6000003fe2e0_0 .net *"_ivl_80", 0 0, L_0x600001b6ca80;  1 drivers
v0x6000003fe370_0 .net *"_ivl_82", 0 0, L_0x600001b6ca10;  1 drivers
v0x6000003fe400_0 .net *"_ivl_84", 0 0, L_0x600001b6c9a0;  1 drivers
v0x6000003fe490_0 .net *"_ivl_86", 0 0, L_0x600001b6c930;  1 drivers
v0x6000003fe520_0 .net *"_ivl_88", 0 0, L_0x600001b6c8c0;  1 drivers
v0x6000003fe5b0_0 .net *"_ivl_9", 0 0, L_0x60000017ebc0;  1 drivers
v0x6000003fe640_0 .net *"_ivl_90", 0 0, L_0x600001b6c850;  1 drivers
v0x6000003fe6d0_0 .net *"_ivl_92", 0 0, L_0x600001b6c7e0;  1 drivers
v0x6000003fe760_0 .net *"_ivl_94", 0 0, L_0x600001b6c770;  1 drivers
v0x6000003fe7f0_0 .net *"_ivl_96", 0 0, L_0x600001b6c700;  1 drivers
v0x6000003fe880_0 .net *"_ivl_98", 0 0, L_0x600001b6c690;  1 drivers
L_0x600000174be0 .part L_0x60000017cf00, 0, 1;
L_0x60000017ed00 .part L_0x60000017ce60, 0, 1;
L_0x60000017ec60 .part L_0x60000017cf00, 1, 1;
L_0x60000017ebc0 .part L_0x60000017ce60, 1, 1;
L_0x60000017eb20 .part L_0x60000017cf00, 2, 1;
L_0x60000017ea80 .part L_0x60000017ce60, 2, 1;
L_0x60000017e9e0 .part L_0x60000017cf00, 3, 1;
L_0x60000017e940 .part L_0x60000017ce60, 3, 1;
L_0x60000017e8a0 .part L_0x60000017cf00, 0, 1;
L_0x60000017e800 .part L_0x60000017ce60, 0, 1;
L_0x60000017e760 .part L_0x60000017cf00, 1, 1;
L_0x60000017e6c0 .part L_0x60000017ce60, 1, 1;
L_0x60000017e620 .part L_0x60000017cf00, 2, 1;
L_0x60000017e580 .part L_0x60000017ce60, 2, 1;
L_0x60000017e4e0 .part L_0x60000017cf00, 3, 1;
L_0x60000017e440 .part L_0x60000017ce60, 3, 1;
L_0x60000017e3a0 .concat8 [ 1 1 1 1], L_0x600001b6c3f0, L_0x600001b6c380, L_0x600001b6c310, L_0x600001b6c2a0;
S_0x7fb80a7a3bc0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fb80a7a36e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b6c230 .functor XOR 1, L_0x60000017cdc0, L_0x60000017cd20, C4<0>, C4<0>;
L_0x600001b6c1c0 .functor XOR 1, L_0x60000017cc80, L_0x60000017cbe0, C4<0>, C4<0>;
L_0x600001b6c150 .functor XOR 1, L_0x6000001630c0, L_0x600000163020, C4<0>, C4<0>;
L_0x600001b6c0e0 .functor XOR 1, L_0x600000162f80, L_0x600000162ee0, C4<0>, C4<0>;
L_0x600001b6c070 .functor AND 1, L_0x600000162e40, L_0x600000162da0, C4<1>, C4<1>;
L_0x600001b6c000 .functor AND 1, L_0x600000162d00, L_0x600000162c60, C4<1>, C4<1>;
L_0x600001b795e0 .functor AND 1, L_0x600000162bc0, L_0x600000162b20, C4<1>, C4<1>;
L_0x600001b79650 .functor AND 1, L_0x600000162a80, L_0x6000001629e0, C4<1>, C4<1>;
L_0x600001b79570 .functor AND 1, L_0x600001b6c460, L_0x600001b6c230, C4<1>, C4<1>;
L_0x600001b79500 .functor OR 1, L_0x600001b6c070, L_0x600001b79570, C4<0>, C4<0>;
L_0x600001b79490 .functor AND 1, L_0x600001b6c070, L_0x600001b6c1c0, C4<1>, C4<1>;
L_0x600001b79420 .functor OR 1, L_0x600001b6c000, L_0x600001b79490, C4<0>, C4<0>;
L_0x600001b793b0 .functor AND 1, L_0x600001b6c460, L_0x600001b6c230, C4<1>, C4<1>;
L_0x600001b792d0 .functor AND 1, L_0x600001b793b0, L_0x600001b6c1c0, C4<1>, C4<1>;
L_0x600001b79260 .functor OR 1, L_0x600001b79420, L_0x600001b792d0, C4<0>, C4<0>;
L_0x600001b79340 .functor AND 1, L_0x600001b6c000, L_0x600001b6c150, C4<1>, C4<1>;
L_0x600001b791f0 .functor OR 1, L_0x600001b795e0, L_0x600001b79340, C4<0>, C4<0>;
L_0x600001b79180 .functor AND 1, L_0x600001b6c070, L_0x600001b6c1c0, C4<1>, C4<1>;
L_0x600001b79110 .functor AND 1, L_0x600001b79180, L_0x600001b6c150, C4<1>, C4<1>;
L_0x600001b790a0 .functor OR 1, L_0x600001b791f0, L_0x600001b79110, C4<0>, C4<0>;
L_0x600001b79030 .functor AND 1, L_0x600001b6c460, L_0x600001b6c230, C4<1>, C4<1>;
L_0x600001b78fc0 .functor AND 1, L_0x600001b79030, L_0x600001b6c1c0, C4<1>, C4<1>;
L_0x600001b78f50 .functor AND 1, L_0x600001b78fc0, L_0x600001b6c150, C4<1>, C4<1>;
L_0x600001b78ee0 .functor OR 1, L_0x600001b790a0, L_0x600001b78f50, C4<0>, C4<0>;
L_0x600001b78e70 .functor AND 1, L_0x600001b795e0, L_0x600001b6c0e0, C4<1>, C4<1>;
L_0x600001b78e00 .functor OR 1, L_0x600001b79650, L_0x600001b78e70, C4<0>, C4<0>;
L_0x600001b78d90 .functor AND 1, L_0x600001b6c000, L_0x600001b6c150, C4<1>, C4<1>;
L_0x600001b78d20 .functor AND 1, L_0x600001b78d90, L_0x600001b6c0e0, C4<1>, C4<1>;
L_0x600001b78cb0 .functor OR 1, L_0x600001b78e00, L_0x600001b78d20, C4<0>, C4<0>;
L_0x600001b78c40 .functor AND 1, L_0x600001b6c070, L_0x600001b6c1c0, C4<1>, C4<1>;
L_0x600001b78bd0 .functor AND 1, L_0x600001b78c40, L_0x600001b6c150, C4<1>, C4<1>;
L_0x600001b78b60 .functor AND 1, L_0x600001b78bd0, L_0x600001b6c0e0, C4<1>, C4<1>;
L_0x600001b78af0 .functor OR 1, L_0x600001b78cb0, L_0x600001b78b60, C4<0>, C4<0>;
L_0x600001b78a80 .functor AND 1, L_0x600001b6c460, L_0x600001b6c230, C4<1>, C4<1>;
L_0x600001b78a10 .functor AND 1, L_0x600001b78a80, L_0x600001b6c1c0, C4<1>, C4<1>;
L_0x600001b789a0 .functor AND 1, L_0x600001b78a10, L_0x600001b6c150, C4<1>, C4<1>;
L_0x600001b78930 .functor AND 1, L_0x600001b789a0, L_0x600001b6c0e0, C4<1>, C4<1>;
L_0x600001b788c0 .functor OR 1, L_0x600001b78af0, L_0x600001b78930, C4<0>, C4<0>;
L_0x600001b78850 .functor BUFZ 1, L_0x600001b788c0, C4<0>, C4<0>, C4<0>;
L_0x600001b787e0 .functor XOR 1, L_0x600001b6c230, L_0x600001b6c460, C4<0>, C4<0>;
L_0x600001b78770 .functor XOR 1, L_0x600001b6c1c0, L_0x600001b79500, C4<0>, C4<0>;
L_0x600001b78700 .functor XOR 1, L_0x600001b6c150, L_0x600001b79260, C4<0>, C4<0>;
L_0x600001b78690 .functor XOR 1, L_0x600001b6c0e0, L_0x600001b78ee0, C4<0>, C4<0>;
v0x6000003fe910_0 .net "A", 3 0, L_0x6000001628a0;  1 drivers
v0x6000003fe9a0_0 .net "B", 3 0, L_0x600000162800;  1 drivers
v0x6000003fea30_0 .net "C0", 0 0, L_0x600001b79500;  1 drivers
v0x6000003feac0_0 .net "C1", 0 0, L_0x600001b79260;  1 drivers
v0x6000003feb50_0 .net "C2", 0 0, L_0x600001b78ee0;  1 drivers
v0x6000003febe0_0 .net "C3", 0 0, L_0x600001b788c0;  1 drivers
v0x6000003fec70_0 .net "Cin", 0 0, L_0x600001b6c460;  alias, 1 drivers
v0x6000003fed00_0 .net "Cout", 0 0, L_0x600001b78850;  alias, 1 drivers
v0x6000003fed90_0 .net "G0", 0 0, L_0x600001b6c070;  1 drivers
v0x6000003fee20_0 .net "G1", 0 0, L_0x600001b6c000;  1 drivers
v0x6000003feeb0_0 .net "G2", 0 0, L_0x600001b795e0;  1 drivers
v0x6000003fef40_0 .net "G3", 0 0, L_0x600001b79650;  1 drivers
v0x6000003fefd0_0 .net "P0", 0 0, L_0x600001b6c230;  1 drivers
v0x6000003ff060_0 .net "P1", 0 0, L_0x600001b6c1c0;  1 drivers
v0x6000003ff0f0_0 .net "P2", 0 0, L_0x600001b6c150;  1 drivers
v0x6000003ff180_0 .net "P3", 0 0, L_0x600001b6c0e0;  1 drivers
v0x6000003ff210_0 .net "Sum", 3 0, L_0x600000162940;  1 drivers
v0x6000003ff2a0_0 .net *"_ivl_1", 0 0, L_0x60000017cdc0;  1 drivers
v0x6000003ff330_0 .net *"_ivl_100", 0 0, L_0x600001b78a10;  1 drivers
v0x6000003ff3c0_0 .net *"_ivl_102", 0 0, L_0x600001b789a0;  1 drivers
v0x6000003ff450_0 .net *"_ivl_104", 0 0, L_0x600001b78930;  1 drivers
v0x6000003ff4e0_0 .net *"_ivl_112", 0 0, L_0x600001b787e0;  1 drivers
v0x6000003ff570_0 .net *"_ivl_116", 0 0, L_0x600001b78770;  1 drivers
v0x6000003ff600_0 .net *"_ivl_120", 0 0, L_0x600001b78700;  1 drivers
v0x6000003ff690_0 .net *"_ivl_125", 0 0, L_0x600001b78690;  1 drivers
v0x6000003ff720_0 .net *"_ivl_13", 0 0, L_0x6000001630c0;  1 drivers
v0x6000003ff7b0_0 .net *"_ivl_15", 0 0, L_0x600000163020;  1 drivers
v0x6000003ff840_0 .net *"_ivl_19", 0 0, L_0x600000162f80;  1 drivers
v0x6000003ff8d0_0 .net *"_ivl_21", 0 0, L_0x600000162ee0;  1 drivers
v0x6000003ff960_0 .net *"_ivl_25", 0 0, L_0x600000162e40;  1 drivers
v0x6000003ff9f0_0 .net *"_ivl_27", 0 0, L_0x600000162da0;  1 drivers
v0x6000003ffa80_0 .net *"_ivl_3", 0 0, L_0x60000017cd20;  1 drivers
v0x6000003ffb10_0 .net *"_ivl_31", 0 0, L_0x600000162d00;  1 drivers
v0x6000003ffba0_0 .net *"_ivl_33", 0 0, L_0x600000162c60;  1 drivers
v0x6000003ffc30_0 .net *"_ivl_37", 0 0, L_0x600000162bc0;  1 drivers
v0x6000003ffcc0_0 .net *"_ivl_39", 0 0, L_0x600000162b20;  1 drivers
v0x6000003ffd50_0 .net *"_ivl_43", 0 0, L_0x600000162a80;  1 drivers
v0x6000003ffde0_0 .net *"_ivl_45", 0 0, L_0x6000001629e0;  1 drivers
v0x6000003ffe70_0 .net *"_ivl_48", 0 0, L_0x600001b79570;  1 drivers
v0x6000003fff00_0 .net *"_ivl_52", 0 0, L_0x600001b79490;  1 drivers
v0x6000003f0000_0 .net *"_ivl_54", 0 0, L_0x600001b79420;  1 drivers
v0x6000003f0090_0 .net *"_ivl_56", 0 0, L_0x600001b793b0;  1 drivers
v0x6000003f0120_0 .net *"_ivl_58", 0 0, L_0x600001b792d0;  1 drivers
v0x6000003f01b0_0 .net *"_ivl_62", 0 0, L_0x600001b79340;  1 drivers
v0x6000003f0240_0 .net *"_ivl_64", 0 0, L_0x600001b791f0;  1 drivers
v0x6000003f02d0_0 .net *"_ivl_66", 0 0, L_0x600001b79180;  1 drivers
v0x6000003f0360_0 .net *"_ivl_68", 0 0, L_0x600001b79110;  1 drivers
v0x6000003f03f0_0 .net *"_ivl_7", 0 0, L_0x60000017cc80;  1 drivers
v0x6000003f0480_0 .net *"_ivl_70", 0 0, L_0x600001b790a0;  1 drivers
v0x6000003f0510_0 .net *"_ivl_72", 0 0, L_0x600001b79030;  1 drivers
v0x6000003f05a0_0 .net *"_ivl_74", 0 0, L_0x600001b78fc0;  1 drivers
v0x6000003f0630_0 .net *"_ivl_76", 0 0, L_0x600001b78f50;  1 drivers
v0x6000003f06c0_0 .net *"_ivl_80", 0 0, L_0x600001b78e70;  1 drivers
v0x6000003f0750_0 .net *"_ivl_82", 0 0, L_0x600001b78e00;  1 drivers
v0x6000003f07e0_0 .net *"_ivl_84", 0 0, L_0x600001b78d90;  1 drivers
v0x6000003f0870_0 .net *"_ivl_86", 0 0, L_0x600001b78d20;  1 drivers
v0x6000003f0900_0 .net *"_ivl_88", 0 0, L_0x600001b78cb0;  1 drivers
v0x6000003f0990_0 .net *"_ivl_9", 0 0, L_0x60000017cbe0;  1 drivers
v0x6000003f0a20_0 .net *"_ivl_90", 0 0, L_0x600001b78c40;  1 drivers
v0x6000003f0ab0_0 .net *"_ivl_92", 0 0, L_0x600001b78bd0;  1 drivers
v0x6000003f0b40_0 .net *"_ivl_94", 0 0, L_0x600001b78b60;  1 drivers
v0x6000003f0bd0_0 .net *"_ivl_96", 0 0, L_0x600001b78af0;  1 drivers
v0x6000003f0c60_0 .net *"_ivl_98", 0 0, L_0x600001b78a80;  1 drivers
L_0x60000017cdc0 .part L_0x6000001628a0, 0, 1;
L_0x60000017cd20 .part L_0x600000162800, 0, 1;
L_0x60000017cc80 .part L_0x6000001628a0, 1, 1;
L_0x60000017cbe0 .part L_0x600000162800, 1, 1;
L_0x6000001630c0 .part L_0x6000001628a0, 2, 1;
L_0x600000163020 .part L_0x600000162800, 2, 1;
L_0x600000162f80 .part L_0x6000001628a0, 3, 1;
L_0x600000162ee0 .part L_0x600000162800, 3, 1;
L_0x600000162e40 .part L_0x6000001628a0, 0, 1;
L_0x600000162da0 .part L_0x600000162800, 0, 1;
L_0x600000162d00 .part L_0x6000001628a0, 1, 1;
L_0x600000162c60 .part L_0x600000162800, 1, 1;
L_0x600000162bc0 .part L_0x6000001628a0, 2, 1;
L_0x600000162b20 .part L_0x600000162800, 2, 1;
L_0x600000162a80 .part L_0x6000001628a0, 3, 1;
L_0x6000001629e0 .part L_0x600000162800, 3, 1;
L_0x600000162940 .concat8 [ 1 1 1 1], L_0x600001b787e0, L_0x600001b78770, L_0x600001b78700, L_0x600001b78690;
S_0x7fb80a7a3f30 .scope module, "cla_inc" "CLA_16bit" 4 130, 18 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x60000038a910_0 .net "A", 15 0, L_0x600000101fe0;  alias, 1 drivers
L_0x7fb80aa315a8 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x60000038a9a0_0 .net "B", 15 0, L_0x7fb80aa315a8;  1 drivers
v0x60000038aa30_0 .net "C0", 0 0, L_0x600001b5b800;  1 drivers
L_0x7fb80aa315f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038aac0_0 .net "Cin", 0 0, L_0x7fb80aa315f0;  1 drivers
v0x60000038ab50_0 .net "Cout", 0 0, L_0x600001b4eb50;  1 drivers
v0x60000038abe0_0 .net "Sum", 15 0, L_0x60000010be80;  alias, 1 drivers
L_0x60000010f840 .part L_0x600000101fe0, 0, 8;
L_0x60000010f7a0 .part L_0x7fb80aa315a8, 0, 8;
L_0x6000001097c0 .part L_0x600000101fe0, 8, 8;
L_0x60000010bf20 .part L_0x7fb80aa315a8, 8, 8;
L_0x60000010be80 .concat8 [ 8 8 0 0], L_0x60000010f8e0, L_0x600000109d60;
S_0x7fb80a7a40a0 .scope module, "CLA8_0" "CLA_8bit" 18 11, 9 1 0, S_0x7fb80a7a3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000003f5b00_0 .net "A", 7 0, L_0x60000010f840;  1 drivers
v0x6000003f5b90_0 .net "B", 7 0, L_0x60000010f7a0;  1 drivers
v0x6000003f5c20_0 .net "C0", 0 0, L_0x600001b5d2d0;  1 drivers
v0x6000003f5cb0_0 .net "Cin", 0 0, L_0x7fb80aa315f0;  alias, 1 drivers
v0x6000003f5d40_0 .net "Cout", 0 0, L_0x600001b5b800;  alias, 1 drivers
v0x6000003f5dd0_0 .net "Sum", 7 0, L_0x60000010f8e0;  1 drivers
L_0x60000010c8c0 .part L_0x60000010f840, 0, 4;
L_0x60000010c820 .part L_0x60000010f7a0, 0, 4;
L_0x60000010fa20 .part L_0x60000010f840, 4, 4;
L_0x60000010f980 .part L_0x60000010f7a0, 4, 4;
L_0x60000010f8e0 .concat8 [ 4 4 0 0], L_0x60000010c960, L_0x60000010fac0;
S_0x7fb80a7a4210 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fb80a7a40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b5f9c0 .functor XOR 1, L_0x600000100500, L_0x600000100460, C4<0>, C4<0>;
L_0x600001b5f950 .functor XOR 1, L_0x600000103f20, L_0x600000103e80, C4<0>, C4<0>;
L_0x600001b5f8e0 .functor XOR 1, L_0x600000103de0, L_0x600000103d40, C4<0>, C4<0>;
L_0x600001b5f870 .functor XOR 1, L_0x600000103ca0, L_0x600000103c00, C4<0>, C4<0>;
L_0x600001b5f800 .functor AND 1, L_0x600000103b60, L_0x600000103ac0, C4<1>, C4<1>;
L_0x600001b5f790 .functor AND 1, L_0x600000103a20, L_0x600000103980, C4<1>, C4<1>;
L_0x600001b5f6b0 .functor AND 1, L_0x6000001038e0, L_0x60000010cb40, C4<1>, C4<1>;
L_0x600001b5f720 .functor AND 1, L_0x60000010caa0, L_0x60000010ca00, C4<1>, C4<1>;
L_0x600001b5f640 .functor AND 1, L_0x7fb80aa315f0, L_0x600001b5f9c0, C4<1>, C4<1>;
L_0x600001b5f5d0 .functor OR 1, L_0x600001b5f800, L_0x600001b5f640, C4<0>, C4<0>;
L_0x600001b5f560 .functor AND 1, L_0x600001b5f800, L_0x600001b5f950, C4<1>, C4<1>;
L_0x600001b5f4f0 .functor OR 1, L_0x600001b5f790, L_0x600001b5f560, C4<0>, C4<0>;
L_0x600001b5f480 .functor AND 1, L_0x7fb80aa315f0, L_0x600001b5f9c0, C4<1>, C4<1>;
L_0x600001b5f3a0 .functor AND 1, L_0x600001b5f480, L_0x600001b5f950, C4<1>, C4<1>;
L_0x600001b5f330 .functor OR 1, L_0x600001b5f4f0, L_0x600001b5f3a0, C4<0>, C4<0>;
L_0x600001b5f410 .functor AND 1, L_0x600001b5f790, L_0x600001b5f8e0, C4<1>, C4<1>;
L_0x600001b5f2c0 .functor OR 1, L_0x600001b5f6b0, L_0x600001b5f410, C4<0>, C4<0>;
L_0x600001b5f250 .functor AND 1, L_0x600001b5f800, L_0x600001b5f950, C4<1>, C4<1>;
L_0x600001b5f1e0 .functor AND 1, L_0x600001b5f250, L_0x600001b5f8e0, C4<1>, C4<1>;
L_0x600001b5f170 .functor OR 1, L_0x600001b5f2c0, L_0x600001b5f1e0, C4<0>, C4<0>;
L_0x600001b5f100 .functor AND 1, L_0x7fb80aa315f0, L_0x600001b5f9c0, C4<1>, C4<1>;
L_0x600001b5f090 .functor AND 1, L_0x600001b5f100, L_0x600001b5f950, C4<1>, C4<1>;
L_0x600001b5f020 .functor AND 1, L_0x600001b5f090, L_0x600001b5f8e0, C4<1>, C4<1>;
L_0x600001b5efb0 .functor OR 1, L_0x600001b5f170, L_0x600001b5f020, C4<0>, C4<0>;
L_0x600001b5ef40 .functor AND 1, L_0x600001b5f6b0, L_0x600001b5f870, C4<1>, C4<1>;
L_0x600001b5eed0 .functor OR 1, L_0x600001b5f720, L_0x600001b5ef40, C4<0>, C4<0>;
L_0x600001b5ee60 .functor AND 1, L_0x600001b5f790, L_0x600001b5f8e0, C4<1>, C4<1>;
L_0x600001b5edf0 .functor AND 1, L_0x600001b5ee60, L_0x600001b5f870, C4<1>, C4<1>;
L_0x600001b5ed80 .functor OR 1, L_0x600001b5eed0, L_0x600001b5edf0, C4<0>, C4<0>;
L_0x600001b5ed10 .functor AND 1, L_0x600001b5f800, L_0x600001b5f950, C4<1>, C4<1>;
L_0x600001b5cc40 .functor AND 1, L_0x600001b5ed10, L_0x600001b5f8e0, C4<1>, C4<1>;
L_0x600001b5cbd0 .functor AND 1, L_0x600001b5cc40, L_0x600001b5f870, C4<1>, C4<1>;
L_0x600001b5cb60 .functor OR 1, L_0x600001b5ed80, L_0x600001b5cbd0, C4<0>, C4<0>;
L_0x600001b5caf0 .functor AND 1, L_0x7fb80aa315f0, L_0x600001b5f9c0, C4<1>, C4<1>;
L_0x600001b5d490 .functor AND 1, L_0x600001b5caf0, L_0x600001b5f950, C4<1>, C4<1>;
L_0x600001b5d420 .functor AND 1, L_0x600001b5d490, L_0x600001b5f8e0, C4<1>, C4<1>;
L_0x600001b5d3b0 .functor AND 1, L_0x600001b5d420, L_0x600001b5f870, C4<1>, C4<1>;
L_0x600001b5d340 .functor OR 1, L_0x600001b5cb60, L_0x600001b5d3b0, C4<0>, C4<0>;
L_0x600001b5d2d0 .functor BUFZ 1, L_0x600001b5d340, C4<0>, C4<0>, C4<0>;
L_0x600001b5d260 .functor XOR 1, L_0x600001b5f9c0, L_0x7fb80aa315f0, C4<0>, C4<0>;
L_0x600001b5d1f0 .functor XOR 1, L_0x600001b5f950, L_0x600001b5f5d0, C4<0>, C4<0>;
L_0x600001b5d180 .functor XOR 1, L_0x600001b5f8e0, L_0x600001b5f330, C4<0>, C4<0>;
L_0x600001b5d110 .functor XOR 1, L_0x600001b5f870, L_0x600001b5efb0, C4<0>, C4<0>;
v0x6000003f13b0_0 .net "A", 3 0, L_0x60000010c8c0;  1 drivers
v0x6000003f1440_0 .net "B", 3 0, L_0x60000010c820;  1 drivers
v0x6000003f14d0_0 .net "C0", 0 0, L_0x600001b5f5d0;  1 drivers
v0x6000003f1560_0 .net "C1", 0 0, L_0x600001b5f330;  1 drivers
v0x6000003f15f0_0 .net "C2", 0 0, L_0x600001b5efb0;  1 drivers
v0x6000003f1680_0 .net "C3", 0 0, L_0x600001b5d340;  1 drivers
v0x6000003f1710_0 .net "Cin", 0 0, L_0x7fb80aa315f0;  alias, 1 drivers
v0x6000003f17a0_0 .net "Cout", 0 0, L_0x600001b5d2d0;  alias, 1 drivers
v0x6000003f1830_0 .net "G0", 0 0, L_0x600001b5f800;  1 drivers
v0x6000003f18c0_0 .net "G1", 0 0, L_0x600001b5f790;  1 drivers
v0x6000003f1950_0 .net "G2", 0 0, L_0x600001b5f6b0;  1 drivers
v0x6000003f19e0_0 .net "G3", 0 0, L_0x600001b5f720;  1 drivers
v0x6000003f1a70_0 .net "P0", 0 0, L_0x600001b5f9c0;  1 drivers
v0x6000003f1b00_0 .net "P1", 0 0, L_0x600001b5f950;  1 drivers
v0x6000003f1b90_0 .net "P2", 0 0, L_0x600001b5f8e0;  1 drivers
v0x6000003f1c20_0 .net "P3", 0 0, L_0x600001b5f870;  1 drivers
v0x6000003f1cb0_0 .net "Sum", 3 0, L_0x60000010c960;  1 drivers
v0x6000003f1d40_0 .net *"_ivl_1", 0 0, L_0x600000100500;  1 drivers
v0x6000003f1dd0_0 .net *"_ivl_100", 0 0, L_0x600001b5d490;  1 drivers
v0x6000003f1e60_0 .net *"_ivl_102", 0 0, L_0x600001b5d420;  1 drivers
v0x6000003f1ef0_0 .net *"_ivl_104", 0 0, L_0x600001b5d3b0;  1 drivers
v0x6000003f1f80_0 .net *"_ivl_112", 0 0, L_0x600001b5d260;  1 drivers
v0x6000003f2010_0 .net *"_ivl_116", 0 0, L_0x600001b5d1f0;  1 drivers
v0x6000003f20a0_0 .net *"_ivl_120", 0 0, L_0x600001b5d180;  1 drivers
v0x6000003f2130_0 .net *"_ivl_125", 0 0, L_0x600001b5d110;  1 drivers
v0x6000003f21c0_0 .net *"_ivl_13", 0 0, L_0x600000103de0;  1 drivers
v0x6000003f2250_0 .net *"_ivl_15", 0 0, L_0x600000103d40;  1 drivers
v0x6000003f22e0_0 .net *"_ivl_19", 0 0, L_0x600000103ca0;  1 drivers
v0x6000003f2370_0 .net *"_ivl_21", 0 0, L_0x600000103c00;  1 drivers
v0x6000003f2400_0 .net *"_ivl_25", 0 0, L_0x600000103b60;  1 drivers
v0x6000003f2490_0 .net *"_ivl_27", 0 0, L_0x600000103ac0;  1 drivers
v0x6000003f2520_0 .net *"_ivl_3", 0 0, L_0x600000100460;  1 drivers
v0x6000003f25b0_0 .net *"_ivl_31", 0 0, L_0x600000103a20;  1 drivers
v0x6000003f2640_0 .net *"_ivl_33", 0 0, L_0x600000103980;  1 drivers
v0x6000003f26d0_0 .net *"_ivl_37", 0 0, L_0x6000001038e0;  1 drivers
v0x6000003f2760_0 .net *"_ivl_39", 0 0, L_0x60000010cb40;  1 drivers
v0x6000003f27f0_0 .net *"_ivl_43", 0 0, L_0x60000010caa0;  1 drivers
v0x6000003f2880_0 .net *"_ivl_45", 0 0, L_0x60000010ca00;  1 drivers
v0x6000003f2910_0 .net *"_ivl_48", 0 0, L_0x600001b5f640;  1 drivers
v0x6000003f29a0_0 .net *"_ivl_52", 0 0, L_0x600001b5f560;  1 drivers
v0x6000003f2a30_0 .net *"_ivl_54", 0 0, L_0x600001b5f4f0;  1 drivers
v0x6000003f2ac0_0 .net *"_ivl_56", 0 0, L_0x600001b5f480;  1 drivers
v0x6000003f2b50_0 .net *"_ivl_58", 0 0, L_0x600001b5f3a0;  1 drivers
v0x6000003f2be0_0 .net *"_ivl_62", 0 0, L_0x600001b5f410;  1 drivers
v0x6000003f2c70_0 .net *"_ivl_64", 0 0, L_0x600001b5f2c0;  1 drivers
v0x6000003f2d00_0 .net *"_ivl_66", 0 0, L_0x600001b5f250;  1 drivers
v0x6000003f2d90_0 .net *"_ivl_68", 0 0, L_0x600001b5f1e0;  1 drivers
v0x6000003f2e20_0 .net *"_ivl_7", 0 0, L_0x600000103f20;  1 drivers
v0x6000003f2eb0_0 .net *"_ivl_70", 0 0, L_0x600001b5f170;  1 drivers
v0x6000003f2f40_0 .net *"_ivl_72", 0 0, L_0x600001b5f100;  1 drivers
v0x6000003f2fd0_0 .net *"_ivl_74", 0 0, L_0x600001b5f090;  1 drivers
v0x6000003f3060_0 .net *"_ivl_76", 0 0, L_0x600001b5f020;  1 drivers
v0x6000003f30f0_0 .net *"_ivl_80", 0 0, L_0x600001b5ef40;  1 drivers
v0x6000003f3180_0 .net *"_ivl_82", 0 0, L_0x600001b5eed0;  1 drivers
v0x6000003f3210_0 .net *"_ivl_84", 0 0, L_0x600001b5ee60;  1 drivers
v0x6000003f32a0_0 .net *"_ivl_86", 0 0, L_0x600001b5edf0;  1 drivers
v0x6000003f3330_0 .net *"_ivl_88", 0 0, L_0x600001b5ed80;  1 drivers
v0x6000003f33c0_0 .net *"_ivl_9", 0 0, L_0x600000103e80;  1 drivers
v0x6000003f3450_0 .net *"_ivl_90", 0 0, L_0x600001b5ed10;  1 drivers
v0x6000003f34e0_0 .net *"_ivl_92", 0 0, L_0x600001b5cc40;  1 drivers
v0x6000003f3570_0 .net *"_ivl_94", 0 0, L_0x600001b5cbd0;  1 drivers
v0x6000003f3600_0 .net *"_ivl_96", 0 0, L_0x600001b5cb60;  1 drivers
v0x6000003f3690_0 .net *"_ivl_98", 0 0, L_0x600001b5caf0;  1 drivers
L_0x600000100500 .part L_0x60000010c8c0, 0, 1;
L_0x600000100460 .part L_0x60000010c820, 0, 1;
L_0x600000103f20 .part L_0x60000010c8c0, 1, 1;
L_0x600000103e80 .part L_0x60000010c820, 1, 1;
L_0x600000103de0 .part L_0x60000010c8c0, 2, 1;
L_0x600000103d40 .part L_0x60000010c820, 2, 1;
L_0x600000103ca0 .part L_0x60000010c8c0, 3, 1;
L_0x600000103c00 .part L_0x60000010c820, 3, 1;
L_0x600000103b60 .part L_0x60000010c8c0, 0, 1;
L_0x600000103ac0 .part L_0x60000010c820, 0, 1;
L_0x600000103a20 .part L_0x60000010c8c0, 1, 1;
L_0x600000103980 .part L_0x60000010c820, 1, 1;
L_0x6000001038e0 .part L_0x60000010c8c0, 2, 1;
L_0x60000010cb40 .part L_0x60000010c820, 2, 1;
L_0x60000010caa0 .part L_0x60000010c8c0, 3, 1;
L_0x60000010ca00 .part L_0x60000010c820, 3, 1;
L_0x60000010c960 .concat8 [ 1 1 1 1], L_0x600001b5d260, L_0x600001b5d1f0, L_0x600001b5d180, L_0x600001b5d110;
S_0x7fb80a7a4580 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fb80a7a40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b5d0a0 .functor XOR 1, L_0x60000010c780, L_0x60000010c6e0, C4<0>, C4<0>;
L_0x600001b5d030 .functor XOR 1, L_0x60000010c640, L_0x60000010c5a0, C4<0>, C4<0>;
L_0x600001b5d960 .functor XOR 1, L_0x60000010c500, L_0x60000010c460, C4<0>, C4<0>;
L_0x600001b5d8f0 .functor XOR 1, L_0x60000010c3c0, L_0x60000010c320, C4<0>, C4<0>;
L_0x600001b5d880 .functor AND 1, L_0x60000010c280, L_0x60000010c1e0, C4<1>, C4<1>;
L_0x600001b5d810 .functor AND 1, L_0x60000010dfe0, L_0x60000010fde0, C4<1>, C4<1>;
L_0x600001b5d730 .functor AND 1, L_0x60000010fd40, L_0x60000010fca0, C4<1>, C4<1>;
L_0x600001b5d7a0 .functor AND 1, L_0x60000010fc00, L_0x60000010fb60, C4<1>, C4<1>;
L_0x600001b5d6c0 .functor AND 1, L_0x600001b5d2d0, L_0x600001b5d0a0, C4<1>, C4<1>;
L_0x600001b5d650 .functor OR 1, L_0x600001b5d880, L_0x600001b5d6c0, C4<0>, C4<0>;
L_0x600001b5d5e0 .functor AND 1, L_0x600001b5d880, L_0x600001b5d030, C4<1>, C4<1>;
L_0x600001b5d570 .functor OR 1, L_0x600001b5d810, L_0x600001b5d5e0, C4<0>, C4<0>;
L_0x600001b5d500 .functor AND 1, L_0x600001b5d2d0, L_0x600001b5d0a0, C4<1>, C4<1>;
L_0x600001b5cf50 .functor AND 1, L_0x600001b5d500, L_0x600001b5d030, C4<1>, C4<1>;
L_0x600001b5cee0 .functor OR 1, L_0x600001b5d570, L_0x600001b5cf50, C4<0>, C4<0>;
L_0x600001b5cfc0 .functor AND 1, L_0x600001b5d810, L_0x600001b5d960, C4<1>, C4<1>;
L_0x600001b5ce70 .functor OR 1, L_0x600001b5d730, L_0x600001b5cfc0, C4<0>, C4<0>;
L_0x600001b5ce00 .functor AND 1, L_0x600001b5d880, L_0x600001b5d030, C4<1>, C4<1>;
L_0x600001b5cd90 .functor AND 1, L_0x600001b5ce00, L_0x600001b5d960, C4<1>, C4<1>;
L_0x600001b5cd20 .functor OR 1, L_0x600001b5ce70, L_0x600001b5cd90, C4<0>, C4<0>;
L_0x600001b5ccb0 .functor AND 1, L_0x600001b5d2d0, L_0x600001b5d0a0, C4<1>, C4<1>;
L_0x600001b5bf70 .functor AND 1, L_0x600001b5ccb0, L_0x600001b5d030, C4<1>, C4<1>;
L_0x600001b5bf00 .functor AND 1, L_0x600001b5bf70, L_0x600001b5d960, C4<1>, C4<1>;
L_0x600001b5be90 .functor OR 1, L_0x600001b5cd20, L_0x600001b5bf00, C4<0>, C4<0>;
L_0x600001b5be20 .functor AND 1, L_0x600001b5d730, L_0x600001b5d8f0, C4<1>, C4<1>;
L_0x600001b5bdb0 .functor OR 1, L_0x600001b5d7a0, L_0x600001b5be20, C4<0>, C4<0>;
L_0x600001b5bd40 .functor AND 1, L_0x600001b5d810, L_0x600001b5d960, C4<1>, C4<1>;
L_0x600001b5bcd0 .functor AND 1, L_0x600001b5bd40, L_0x600001b5d8f0, C4<1>, C4<1>;
L_0x600001b5bc60 .functor OR 1, L_0x600001b5bdb0, L_0x600001b5bcd0, C4<0>, C4<0>;
L_0x600001b5bbf0 .functor AND 1, L_0x600001b5d880, L_0x600001b5d030, C4<1>, C4<1>;
L_0x600001b5bb80 .functor AND 1, L_0x600001b5bbf0, L_0x600001b5d960, C4<1>, C4<1>;
L_0x600001b5bb10 .functor AND 1, L_0x600001b5bb80, L_0x600001b5d8f0, C4<1>, C4<1>;
L_0x600001b5baa0 .functor OR 1, L_0x600001b5bc60, L_0x600001b5bb10, C4<0>, C4<0>;
L_0x600001b5ba30 .functor AND 1, L_0x600001b5d2d0, L_0x600001b5d0a0, C4<1>, C4<1>;
L_0x600001b5b9c0 .functor AND 1, L_0x600001b5ba30, L_0x600001b5d030, C4<1>, C4<1>;
L_0x600001b5b950 .functor AND 1, L_0x600001b5b9c0, L_0x600001b5d960, C4<1>, C4<1>;
L_0x600001b5b8e0 .functor AND 1, L_0x600001b5b950, L_0x600001b5d8f0, C4<1>, C4<1>;
L_0x600001b5b870 .functor OR 1, L_0x600001b5baa0, L_0x600001b5b8e0, C4<0>, C4<0>;
L_0x600001b5b800 .functor BUFZ 1, L_0x600001b5b870, C4<0>, C4<0>, C4<0>;
L_0x600001b5b790 .functor XOR 1, L_0x600001b5d0a0, L_0x600001b5d2d0, C4<0>, C4<0>;
L_0x600001b5b720 .functor XOR 1, L_0x600001b5d030, L_0x600001b5d650, C4<0>, C4<0>;
L_0x600001b5b6b0 .functor XOR 1, L_0x600001b5d960, L_0x600001b5cee0, C4<0>, C4<0>;
L_0x600001b5b640 .functor XOR 1, L_0x600001b5d8f0, L_0x600001b5be90, C4<0>, C4<0>;
v0x6000003f3720_0 .net "A", 3 0, L_0x60000010fa20;  1 drivers
v0x6000003f37b0_0 .net "B", 3 0, L_0x60000010f980;  1 drivers
v0x6000003f3840_0 .net "C0", 0 0, L_0x600001b5d650;  1 drivers
v0x6000003f38d0_0 .net "C1", 0 0, L_0x600001b5cee0;  1 drivers
v0x6000003f3960_0 .net "C2", 0 0, L_0x600001b5be90;  1 drivers
v0x6000003f39f0_0 .net "C3", 0 0, L_0x600001b5b870;  1 drivers
v0x6000003f3a80_0 .net "Cin", 0 0, L_0x600001b5d2d0;  alias, 1 drivers
v0x6000003f3b10_0 .net "Cout", 0 0, L_0x600001b5b800;  alias, 1 drivers
v0x6000003f3ba0_0 .net "G0", 0 0, L_0x600001b5d880;  1 drivers
v0x6000003f3c30_0 .net "G1", 0 0, L_0x600001b5d810;  1 drivers
v0x6000003f3cc0_0 .net "G2", 0 0, L_0x600001b5d730;  1 drivers
v0x6000003f3d50_0 .net "G3", 0 0, L_0x600001b5d7a0;  1 drivers
v0x6000003f3de0_0 .net "P0", 0 0, L_0x600001b5d0a0;  1 drivers
v0x6000003f3e70_0 .net "P1", 0 0, L_0x600001b5d030;  1 drivers
v0x6000003f3f00_0 .net "P2", 0 0, L_0x600001b5d960;  1 drivers
v0x6000003f4000_0 .net "P3", 0 0, L_0x600001b5d8f0;  1 drivers
v0x6000003f4090_0 .net "Sum", 3 0, L_0x60000010fac0;  1 drivers
v0x6000003f4120_0 .net *"_ivl_1", 0 0, L_0x60000010c780;  1 drivers
v0x6000003f41b0_0 .net *"_ivl_100", 0 0, L_0x600001b5b9c0;  1 drivers
v0x6000003f4240_0 .net *"_ivl_102", 0 0, L_0x600001b5b950;  1 drivers
v0x6000003f42d0_0 .net *"_ivl_104", 0 0, L_0x600001b5b8e0;  1 drivers
v0x6000003f4360_0 .net *"_ivl_112", 0 0, L_0x600001b5b790;  1 drivers
v0x6000003f43f0_0 .net *"_ivl_116", 0 0, L_0x600001b5b720;  1 drivers
v0x6000003f4480_0 .net *"_ivl_120", 0 0, L_0x600001b5b6b0;  1 drivers
v0x6000003f4510_0 .net *"_ivl_125", 0 0, L_0x600001b5b640;  1 drivers
v0x6000003f45a0_0 .net *"_ivl_13", 0 0, L_0x60000010c500;  1 drivers
v0x6000003f4630_0 .net *"_ivl_15", 0 0, L_0x60000010c460;  1 drivers
v0x6000003f46c0_0 .net *"_ivl_19", 0 0, L_0x60000010c3c0;  1 drivers
v0x6000003f4750_0 .net *"_ivl_21", 0 0, L_0x60000010c320;  1 drivers
v0x6000003f47e0_0 .net *"_ivl_25", 0 0, L_0x60000010c280;  1 drivers
v0x6000003f4870_0 .net *"_ivl_27", 0 0, L_0x60000010c1e0;  1 drivers
v0x6000003f4900_0 .net *"_ivl_3", 0 0, L_0x60000010c6e0;  1 drivers
v0x6000003f4990_0 .net *"_ivl_31", 0 0, L_0x60000010dfe0;  1 drivers
v0x6000003f4a20_0 .net *"_ivl_33", 0 0, L_0x60000010fde0;  1 drivers
v0x6000003f4ab0_0 .net *"_ivl_37", 0 0, L_0x60000010fd40;  1 drivers
v0x6000003f4b40_0 .net *"_ivl_39", 0 0, L_0x60000010fca0;  1 drivers
v0x6000003f4bd0_0 .net *"_ivl_43", 0 0, L_0x60000010fc00;  1 drivers
v0x6000003f4c60_0 .net *"_ivl_45", 0 0, L_0x60000010fb60;  1 drivers
v0x6000003f4cf0_0 .net *"_ivl_48", 0 0, L_0x600001b5d6c0;  1 drivers
v0x6000003f4d80_0 .net *"_ivl_52", 0 0, L_0x600001b5d5e0;  1 drivers
v0x6000003f4e10_0 .net *"_ivl_54", 0 0, L_0x600001b5d570;  1 drivers
v0x6000003f4ea0_0 .net *"_ivl_56", 0 0, L_0x600001b5d500;  1 drivers
v0x6000003f4f30_0 .net *"_ivl_58", 0 0, L_0x600001b5cf50;  1 drivers
v0x6000003f4fc0_0 .net *"_ivl_62", 0 0, L_0x600001b5cfc0;  1 drivers
v0x6000003f5050_0 .net *"_ivl_64", 0 0, L_0x600001b5ce70;  1 drivers
v0x6000003f50e0_0 .net *"_ivl_66", 0 0, L_0x600001b5ce00;  1 drivers
v0x6000003f5170_0 .net *"_ivl_68", 0 0, L_0x600001b5cd90;  1 drivers
v0x6000003f5200_0 .net *"_ivl_7", 0 0, L_0x60000010c640;  1 drivers
v0x6000003f5290_0 .net *"_ivl_70", 0 0, L_0x600001b5cd20;  1 drivers
v0x6000003f5320_0 .net *"_ivl_72", 0 0, L_0x600001b5ccb0;  1 drivers
v0x6000003f53b0_0 .net *"_ivl_74", 0 0, L_0x600001b5bf70;  1 drivers
v0x6000003f5440_0 .net *"_ivl_76", 0 0, L_0x600001b5bf00;  1 drivers
v0x6000003f54d0_0 .net *"_ivl_80", 0 0, L_0x600001b5be20;  1 drivers
v0x6000003f5560_0 .net *"_ivl_82", 0 0, L_0x600001b5bdb0;  1 drivers
v0x6000003f55f0_0 .net *"_ivl_84", 0 0, L_0x600001b5bd40;  1 drivers
v0x6000003f5680_0 .net *"_ivl_86", 0 0, L_0x600001b5bcd0;  1 drivers
v0x6000003f5710_0 .net *"_ivl_88", 0 0, L_0x600001b5bc60;  1 drivers
v0x6000003f57a0_0 .net *"_ivl_9", 0 0, L_0x60000010c5a0;  1 drivers
v0x6000003f5830_0 .net *"_ivl_90", 0 0, L_0x600001b5bbf0;  1 drivers
v0x6000003f58c0_0 .net *"_ivl_92", 0 0, L_0x600001b5bb80;  1 drivers
v0x6000003f5950_0 .net *"_ivl_94", 0 0, L_0x600001b5bb10;  1 drivers
v0x6000003f59e0_0 .net *"_ivl_96", 0 0, L_0x600001b5baa0;  1 drivers
v0x6000003f5a70_0 .net *"_ivl_98", 0 0, L_0x600001b5ba30;  1 drivers
L_0x60000010c780 .part L_0x60000010fa20, 0, 1;
L_0x60000010c6e0 .part L_0x60000010f980, 0, 1;
L_0x60000010c640 .part L_0x60000010fa20, 1, 1;
L_0x60000010c5a0 .part L_0x60000010f980, 1, 1;
L_0x60000010c500 .part L_0x60000010fa20, 2, 1;
L_0x60000010c460 .part L_0x60000010f980, 2, 1;
L_0x60000010c3c0 .part L_0x60000010fa20, 3, 1;
L_0x60000010c320 .part L_0x60000010f980, 3, 1;
L_0x60000010c280 .part L_0x60000010fa20, 0, 1;
L_0x60000010c1e0 .part L_0x60000010f980, 0, 1;
L_0x60000010dfe0 .part L_0x60000010fa20, 1, 1;
L_0x60000010fde0 .part L_0x60000010f980, 1, 1;
L_0x60000010fd40 .part L_0x60000010fa20, 2, 1;
L_0x60000010fca0 .part L_0x60000010f980, 2, 1;
L_0x60000010fc00 .part L_0x60000010fa20, 3, 1;
L_0x60000010fb60 .part L_0x60000010f980, 3, 1;
L_0x60000010fac0 .concat8 [ 1 1 1 1], L_0x600001b5b790, L_0x600001b5b720, L_0x600001b5b6b0, L_0x600001b5b640;
S_0x7fb80a7a48f0 .scope module, "CLA8_1" "CLA_8bit" 18 12, 9 1 0, S_0x7fb80a7a3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x60000038a5b0_0 .net "A", 7 0, L_0x6000001097c0;  1 drivers
v0x60000038a640_0 .net "B", 7 0, L_0x60000010bf20;  1 drivers
v0x60000038a6d0_0 .net "C0", 0 0, L_0x600001b41420;  1 drivers
v0x60000038a760_0 .net "Cin", 0 0, L_0x600001b5b800;  alias, 1 drivers
v0x60000038a7f0_0 .net "Cout", 0 0, L_0x600001b4eb50;  alias, 1 drivers
v0x60000038a880_0 .net "Sum", 7 0, L_0x600000109d60;  1 drivers
L_0x6000001088c0 .part L_0x6000001097c0, 0, 4;
L_0x600000108820 .part L_0x60000010bf20, 0, 4;
L_0x600000109ea0 .part L_0x6000001097c0, 4, 4;
L_0x600000109e00 .part L_0x60000010bf20, 4, 4;
L_0x600000109d60 .concat8 [ 4 4 0 0], L_0x600000108960, L_0x600000109f40;
S_0x7fb80a7a4a60 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7fb80a7a48f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b5b5d0 .functor XOR 1, L_0x60000010f700, L_0x60000010f660, C4<0>, C4<0>;
L_0x600001b5b560 .functor XOR 1, L_0x60000010f5c0, L_0x60000010f520, C4<0>, C4<0>;
L_0x600001b5b4f0 .functor XOR 1, L_0x60000010f480, L_0x600000109040, C4<0>, C4<0>;
L_0x600001b5b480 .functor XOR 1, L_0x600000108fa0, L_0x600000108f00, C4<0>, C4<0>;
L_0x600001b5a8b0 .functor AND 1, L_0x600000108e60, L_0x600000108dc0, C4<1>, C4<1>;
L_0x600001b5a840 .functor AND 1, L_0x600000108d20, L_0x600000108c80, C4<1>, C4<1>;
L_0x600001b5a760 .functor AND 1, L_0x600000108be0, L_0x600000108b40, C4<1>, C4<1>;
L_0x600001b5a7d0 .functor AND 1, L_0x600000108aa0, L_0x600000108a00, C4<1>, C4<1>;
L_0x600001b5a6f0 .functor AND 1, L_0x600001b5b800, L_0x600001b5b5d0, C4<1>, C4<1>;
L_0x600001b5a680 .functor OR 1, L_0x600001b5a8b0, L_0x600001b5a6f0, C4<0>, C4<0>;
L_0x600001b5a610 .functor AND 1, L_0x600001b5a8b0, L_0x600001b5b560, C4<1>, C4<1>;
L_0x600001b5a5a0 .functor OR 1, L_0x600001b5a840, L_0x600001b5a610, C4<0>, C4<0>;
L_0x600001b5a530 .functor AND 1, L_0x600001b5b800, L_0x600001b5b5d0, C4<1>, C4<1>;
L_0x600001b5a450 .functor AND 1, L_0x600001b5a530, L_0x600001b5b560, C4<1>, C4<1>;
L_0x600001b40a10 .functor OR 1, L_0x600001b5a5a0, L_0x600001b5a450, C4<0>, C4<0>;
L_0x600001b409a0 .functor AND 1, L_0x600001b5a840, L_0x600001b5b4f0, C4<1>, C4<1>;
L_0x600001b40930 .functor OR 1, L_0x600001b5a760, L_0x600001b409a0, C4<0>, C4<0>;
L_0x600001b408c0 .functor AND 1, L_0x600001b5a8b0, L_0x600001b5b560, C4<1>, C4<1>;
L_0x600001b40850 .functor AND 1, L_0x600001b408c0, L_0x600001b5b4f0, C4<1>, C4<1>;
L_0x600001b407e0 .functor OR 1, L_0x600001b40930, L_0x600001b40850, C4<0>, C4<0>;
L_0x600001b40770 .functor AND 1, L_0x600001b5b800, L_0x600001b5b5d0, C4<1>, C4<1>;
L_0x600001b40700 .functor AND 1, L_0x600001b40770, L_0x600001b5b560, C4<1>, C4<1>;
L_0x600001b40690 .functor AND 1, L_0x600001b40700, L_0x600001b5b4f0, C4<1>, C4<1>;
L_0x600001b40620 .functor OR 1, L_0x600001b407e0, L_0x600001b40690, C4<0>, C4<0>;
L_0x600001b405b0 .functor AND 1, L_0x600001b5a760, L_0x600001b5b480, C4<1>, C4<1>;
L_0x600001b40540 .functor OR 1, L_0x600001b5a7d0, L_0x600001b405b0, C4<0>, C4<0>;
L_0x600001b404d0 .functor AND 1, L_0x600001b5a840, L_0x600001b5b4f0, C4<1>, C4<1>;
L_0x600001b40460 .functor AND 1, L_0x600001b404d0, L_0x600001b5b480, C4<1>, C4<1>;
L_0x600001b403f0 .functor OR 1, L_0x600001b40540, L_0x600001b40460, C4<0>, C4<0>;
L_0x600001b40380 .functor AND 1, L_0x600001b5a8b0, L_0x600001b5b560, C4<1>, C4<1>;
L_0x600001b40310 .functor AND 1, L_0x600001b40380, L_0x600001b5b4f0, C4<1>, C4<1>;
L_0x600001b402a0 .functor AND 1, L_0x600001b40310, L_0x600001b5b480, C4<1>, C4<1>;
L_0x600001b40230 .functor OR 1, L_0x600001b403f0, L_0x600001b402a0, C4<0>, C4<0>;
L_0x600001b401c0 .functor AND 1, L_0x600001b5b800, L_0x600001b5b5d0, C4<1>, C4<1>;
L_0x600001b40150 .functor AND 1, L_0x600001b401c0, L_0x600001b5b560, C4<1>, C4<1>;
L_0x600001b400e0 .functor AND 1, L_0x600001b40150, L_0x600001b5b4f0, C4<1>, C4<1>;
L_0x600001b41500 .functor AND 1, L_0x600001b400e0, L_0x600001b5b480, C4<1>, C4<1>;
L_0x600001b41490 .functor OR 1, L_0x600001b40230, L_0x600001b41500, C4<0>, C4<0>;
L_0x600001b41420 .functor BUFZ 1, L_0x600001b41490, C4<0>, C4<0>, C4<0>;
L_0x600001b413b0 .functor XOR 1, L_0x600001b5b5d0, L_0x600001b5b800, C4<0>, C4<0>;
L_0x600001b41340 .functor XOR 1, L_0x600001b5b560, L_0x600001b5a680, C4<0>, C4<0>;
L_0x600001b412d0 .functor XOR 1, L_0x600001b5b4f0, L_0x600001b40a10, C4<0>, C4<0>;
L_0x600001b41260 .functor XOR 1, L_0x600001b5b480, L_0x600001b40620, C4<0>, C4<0>;
v0x6000003f5e60_0 .net "A", 3 0, L_0x6000001088c0;  1 drivers
v0x6000003f5ef0_0 .net "B", 3 0, L_0x600000108820;  1 drivers
v0x6000003f5f80_0 .net "C0", 0 0, L_0x600001b5a680;  1 drivers
v0x6000003f6010_0 .net "C1", 0 0, L_0x600001b40a10;  1 drivers
v0x6000003f60a0_0 .net "C2", 0 0, L_0x600001b40620;  1 drivers
v0x6000003f6130_0 .net "C3", 0 0, L_0x600001b41490;  1 drivers
v0x6000003f61c0_0 .net "Cin", 0 0, L_0x600001b5b800;  alias, 1 drivers
v0x6000003f6250_0 .net "Cout", 0 0, L_0x600001b41420;  alias, 1 drivers
v0x6000003f62e0_0 .net "G0", 0 0, L_0x600001b5a8b0;  1 drivers
v0x6000003f6370_0 .net "G1", 0 0, L_0x600001b5a840;  1 drivers
v0x6000003f6400_0 .net "G2", 0 0, L_0x600001b5a760;  1 drivers
v0x6000003f6490_0 .net "G3", 0 0, L_0x600001b5a7d0;  1 drivers
v0x6000003f6520_0 .net "P0", 0 0, L_0x600001b5b5d0;  1 drivers
v0x6000003f65b0_0 .net "P1", 0 0, L_0x600001b5b560;  1 drivers
v0x6000003f6640_0 .net "P2", 0 0, L_0x600001b5b4f0;  1 drivers
v0x6000003f66d0_0 .net "P3", 0 0, L_0x600001b5b480;  1 drivers
v0x6000003f6760_0 .net "Sum", 3 0, L_0x600000108960;  1 drivers
v0x6000003f67f0_0 .net *"_ivl_1", 0 0, L_0x60000010f700;  1 drivers
v0x6000003f6880_0 .net *"_ivl_100", 0 0, L_0x600001b40150;  1 drivers
v0x6000003f6910_0 .net *"_ivl_102", 0 0, L_0x600001b400e0;  1 drivers
v0x6000003f69a0_0 .net *"_ivl_104", 0 0, L_0x600001b41500;  1 drivers
v0x6000003f6a30_0 .net *"_ivl_112", 0 0, L_0x600001b413b0;  1 drivers
v0x6000003f6ac0_0 .net *"_ivl_116", 0 0, L_0x600001b41340;  1 drivers
v0x6000003f6b50_0 .net *"_ivl_120", 0 0, L_0x600001b412d0;  1 drivers
v0x6000003f6be0_0 .net *"_ivl_125", 0 0, L_0x600001b41260;  1 drivers
v0x6000003f6c70_0 .net *"_ivl_13", 0 0, L_0x60000010f480;  1 drivers
v0x6000003f6d00_0 .net *"_ivl_15", 0 0, L_0x600000109040;  1 drivers
v0x6000003f6d90_0 .net *"_ivl_19", 0 0, L_0x600000108fa0;  1 drivers
v0x6000003f6e20_0 .net *"_ivl_21", 0 0, L_0x600000108f00;  1 drivers
v0x6000003f6eb0_0 .net *"_ivl_25", 0 0, L_0x600000108e60;  1 drivers
v0x6000003f6f40_0 .net *"_ivl_27", 0 0, L_0x600000108dc0;  1 drivers
v0x6000003f6fd0_0 .net *"_ivl_3", 0 0, L_0x60000010f660;  1 drivers
v0x6000003f7060_0 .net *"_ivl_31", 0 0, L_0x600000108d20;  1 drivers
v0x6000003f70f0_0 .net *"_ivl_33", 0 0, L_0x600000108c80;  1 drivers
v0x6000003f7180_0 .net *"_ivl_37", 0 0, L_0x600000108be0;  1 drivers
v0x6000003f7210_0 .net *"_ivl_39", 0 0, L_0x600000108b40;  1 drivers
v0x6000003f72a0_0 .net *"_ivl_43", 0 0, L_0x600000108aa0;  1 drivers
v0x6000003f7330_0 .net *"_ivl_45", 0 0, L_0x600000108a00;  1 drivers
v0x6000003f73c0_0 .net *"_ivl_48", 0 0, L_0x600001b5a6f0;  1 drivers
v0x6000003f7450_0 .net *"_ivl_52", 0 0, L_0x600001b5a610;  1 drivers
v0x6000003f74e0_0 .net *"_ivl_54", 0 0, L_0x600001b5a5a0;  1 drivers
v0x6000003f7570_0 .net *"_ivl_56", 0 0, L_0x600001b5a530;  1 drivers
v0x6000003f7600_0 .net *"_ivl_58", 0 0, L_0x600001b5a450;  1 drivers
v0x6000003f7690_0 .net *"_ivl_62", 0 0, L_0x600001b409a0;  1 drivers
v0x6000003f7720_0 .net *"_ivl_64", 0 0, L_0x600001b40930;  1 drivers
v0x6000003f77b0_0 .net *"_ivl_66", 0 0, L_0x600001b408c0;  1 drivers
v0x6000003f7840_0 .net *"_ivl_68", 0 0, L_0x600001b40850;  1 drivers
v0x6000003f78d0_0 .net *"_ivl_7", 0 0, L_0x60000010f5c0;  1 drivers
v0x6000003f7960_0 .net *"_ivl_70", 0 0, L_0x600001b407e0;  1 drivers
v0x6000003f79f0_0 .net *"_ivl_72", 0 0, L_0x600001b40770;  1 drivers
v0x6000003f7a80_0 .net *"_ivl_74", 0 0, L_0x600001b40700;  1 drivers
v0x6000003f7b10_0 .net *"_ivl_76", 0 0, L_0x600001b40690;  1 drivers
v0x6000003f7ba0_0 .net *"_ivl_80", 0 0, L_0x600001b405b0;  1 drivers
v0x6000003f7c30_0 .net *"_ivl_82", 0 0, L_0x600001b40540;  1 drivers
v0x6000003f7cc0_0 .net *"_ivl_84", 0 0, L_0x600001b404d0;  1 drivers
v0x6000003f7d50_0 .net *"_ivl_86", 0 0, L_0x600001b40460;  1 drivers
v0x6000003f7de0_0 .net *"_ivl_88", 0 0, L_0x600001b403f0;  1 drivers
v0x6000003f7e70_0 .net *"_ivl_9", 0 0, L_0x60000010f520;  1 drivers
v0x6000003f7f00_0 .net *"_ivl_90", 0 0, L_0x600001b40380;  1 drivers
v0x600000388000_0 .net *"_ivl_92", 0 0, L_0x600001b40310;  1 drivers
v0x600000388090_0 .net *"_ivl_94", 0 0, L_0x600001b402a0;  1 drivers
v0x600000388120_0 .net *"_ivl_96", 0 0, L_0x600001b40230;  1 drivers
v0x6000003881b0_0 .net *"_ivl_98", 0 0, L_0x600001b401c0;  1 drivers
L_0x60000010f700 .part L_0x6000001088c0, 0, 1;
L_0x60000010f660 .part L_0x600000108820, 0, 1;
L_0x60000010f5c0 .part L_0x6000001088c0, 1, 1;
L_0x60000010f520 .part L_0x600000108820, 1, 1;
L_0x60000010f480 .part L_0x6000001088c0, 2, 1;
L_0x600000109040 .part L_0x600000108820, 2, 1;
L_0x600000108fa0 .part L_0x6000001088c0, 3, 1;
L_0x600000108f00 .part L_0x600000108820, 3, 1;
L_0x600000108e60 .part L_0x6000001088c0, 0, 1;
L_0x600000108dc0 .part L_0x600000108820, 0, 1;
L_0x600000108d20 .part L_0x6000001088c0, 1, 1;
L_0x600000108c80 .part L_0x600000108820, 1, 1;
L_0x600000108be0 .part L_0x6000001088c0, 2, 1;
L_0x600000108b40 .part L_0x600000108820, 2, 1;
L_0x600000108aa0 .part L_0x6000001088c0, 3, 1;
L_0x600000108a00 .part L_0x600000108820, 3, 1;
L_0x600000108960 .concat8 [ 1 1 1 1], L_0x600001b413b0, L_0x600001b41340, L_0x600001b412d0, L_0x600001b41260;
S_0x7fb80a7a4dd0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7fb80a7a48f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b411f0 .functor XOR 1, L_0x600000109a40, L_0x6000001099a0, C4<0>, C4<0>;
L_0x600001b41180 .functor XOR 1, L_0x600000109900, L_0x600000109860, C4<0>, C4<0>;
L_0x600001b41110 .functor XOR 1, L_0x60000010a6c0, L_0x60000010a620, C4<0>, C4<0>;
L_0x600001b410a0 .functor XOR 1, L_0x60000010a580, L_0x60000010a4e0, C4<0>, C4<0>;
L_0x600001b41030 .functor AND 1, L_0x60000010a440, L_0x60000010a3a0, C4<1>, C4<1>;
L_0x600001b40fc0 .functor AND 1, L_0x60000010a300, L_0x60000010a260, C4<1>, C4<1>;
L_0x600001b40ee0 .functor AND 1, L_0x60000010a1c0, L_0x60000010a120, C4<1>, C4<1>;
L_0x600001b40f50 .functor AND 1, L_0x60000010a080, L_0x600000109fe0, C4<1>, C4<1>;
L_0x600001b40e70 .functor AND 1, L_0x600001b41420, L_0x600001b411f0, C4<1>, C4<1>;
L_0x600001b41730 .functor OR 1, L_0x600001b41030, L_0x600001b40e70, C4<0>, C4<0>;
L_0x600001b416c0 .functor AND 1, L_0x600001b41030, L_0x600001b41180, C4<1>, C4<1>;
L_0x600001b41650 .functor OR 1, L_0x600001b40fc0, L_0x600001b416c0, C4<0>, C4<0>;
L_0x600001b415e0 .functor AND 1, L_0x600001b41420, L_0x600001b411f0, C4<1>, C4<1>;
L_0x600001b40e00 .functor AND 1, L_0x600001b415e0, L_0x600001b41180, C4<1>, C4<1>;
L_0x600001b40d90 .functor OR 1, L_0x600001b41650, L_0x600001b40e00, C4<0>, C4<0>;
L_0x600001b41570 .functor AND 1, L_0x600001b40fc0, L_0x600001b41110, C4<1>, C4<1>;
L_0x600001b40d20 .functor OR 1, L_0x600001b40ee0, L_0x600001b41570, C4<0>, C4<0>;
L_0x600001b40cb0 .functor AND 1, L_0x600001b41030, L_0x600001b41180, C4<1>, C4<1>;
L_0x600001b40c40 .functor AND 1, L_0x600001b40cb0, L_0x600001b41110, C4<1>, C4<1>;
L_0x600001b40bd0 .functor OR 1, L_0x600001b40d20, L_0x600001b40c40, C4<0>, C4<0>;
L_0x600001b40b60 .functor AND 1, L_0x600001b41420, L_0x600001b411f0, C4<1>, C4<1>;
L_0x600001b40af0 .functor AND 1, L_0x600001b40b60, L_0x600001b41180, C4<1>, C4<1>;
L_0x600001b40a80 .functor AND 1, L_0x600001b40af0, L_0x600001b41110, C4<1>, C4<1>;
L_0x600001b4f1e0 .functor OR 1, L_0x600001b40bd0, L_0x600001b40a80, C4<0>, C4<0>;
L_0x600001b4f170 .functor AND 1, L_0x600001b40ee0, L_0x600001b410a0, C4<1>, C4<1>;
L_0x600001b4f100 .functor OR 1, L_0x600001b40f50, L_0x600001b4f170, C4<0>, C4<0>;
L_0x600001b4f090 .functor AND 1, L_0x600001b40fc0, L_0x600001b41110, C4<1>, C4<1>;
L_0x600001b4f020 .functor AND 1, L_0x600001b4f090, L_0x600001b410a0, C4<1>, C4<1>;
L_0x600001b4efb0 .functor OR 1, L_0x600001b4f100, L_0x600001b4f020, C4<0>, C4<0>;
L_0x600001b4ef40 .functor AND 1, L_0x600001b41030, L_0x600001b41180, C4<1>, C4<1>;
L_0x600001b4eed0 .functor AND 1, L_0x600001b4ef40, L_0x600001b41110, C4<1>, C4<1>;
L_0x600001b4ee60 .functor AND 1, L_0x600001b4eed0, L_0x600001b410a0, C4<1>, C4<1>;
L_0x600001b4edf0 .functor OR 1, L_0x600001b4efb0, L_0x600001b4ee60, C4<0>, C4<0>;
L_0x600001b4ed80 .functor AND 1, L_0x600001b41420, L_0x600001b411f0, C4<1>, C4<1>;
L_0x600001b4ed10 .functor AND 1, L_0x600001b4ed80, L_0x600001b41180, C4<1>, C4<1>;
L_0x600001b4eca0 .functor AND 1, L_0x600001b4ed10, L_0x600001b41110, C4<1>, C4<1>;
L_0x600001b4ec30 .functor AND 1, L_0x600001b4eca0, L_0x600001b410a0, C4<1>, C4<1>;
L_0x600001b4ebc0 .functor OR 1, L_0x600001b4edf0, L_0x600001b4ec30, C4<0>, C4<0>;
L_0x600001b4eb50 .functor BUFZ 1, L_0x600001b4ebc0, C4<0>, C4<0>, C4<0>;
L_0x600001b4ea70 .functor XOR 1, L_0x600001b411f0, L_0x600001b41420, C4<0>, C4<0>;
L_0x600001b4ea00 .functor XOR 1, L_0x600001b41180, L_0x600001b41730, C4<0>, C4<0>;
L_0x600001b4e990 .functor XOR 1, L_0x600001b41110, L_0x600001b40d90, C4<0>, C4<0>;
L_0x600001b4e920 .functor XOR 1, L_0x600001b410a0, L_0x600001b4f1e0, C4<0>, C4<0>;
v0x600000388240_0 .net "A", 3 0, L_0x600000109ea0;  1 drivers
v0x6000003882d0_0 .net "B", 3 0, L_0x600000109e00;  1 drivers
v0x600000388360_0 .net "C0", 0 0, L_0x600001b41730;  1 drivers
v0x6000003883f0_0 .net "C1", 0 0, L_0x600001b40d90;  1 drivers
v0x600000388480_0 .net "C2", 0 0, L_0x600001b4f1e0;  1 drivers
v0x600000388510_0 .net "C3", 0 0, L_0x600001b4ebc0;  1 drivers
v0x6000003885a0_0 .net "Cin", 0 0, L_0x600001b41420;  alias, 1 drivers
v0x600000388630_0 .net "Cout", 0 0, L_0x600001b4eb50;  alias, 1 drivers
v0x6000003886c0_0 .net "G0", 0 0, L_0x600001b41030;  1 drivers
v0x600000388750_0 .net "G1", 0 0, L_0x600001b40fc0;  1 drivers
v0x6000003887e0_0 .net "G2", 0 0, L_0x600001b40ee0;  1 drivers
v0x600000388870_0 .net "G3", 0 0, L_0x600001b40f50;  1 drivers
v0x600000388900_0 .net "P0", 0 0, L_0x600001b411f0;  1 drivers
v0x600000388990_0 .net "P1", 0 0, L_0x600001b41180;  1 drivers
v0x600000388a20_0 .net "P2", 0 0, L_0x600001b41110;  1 drivers
v0x600000388ab0_0 .net "P3", 0 0, L_0x600001b410a0;  1 drivers
v0x600000388b40_0 .net "Sum", 3 0, L_0x600000109f40;  1 drivers
v0x600000388bd0_0 .net *"_ivl_1", 0 0, L_0x600000109a40;  1 drivers
v0x600000388c60_0 .net *"_ivl_100", 0 0, L_0x600001b4ed10;  1 drivers
v0x600000388cf0_0 .net *"_ivl_102", 0 0, L_0x600001b4eca0;  1 drivers
v0x600000388d80_0 .net *"_ivl_104", 0 0, L_0x600001b4ec30;  1 drivers
v0x600000388e10_0 .net *"_ivl_112", 0 0, L_0x600001b4ea70;  1 drivers
v0x600000388ea0_0 .net *"_ivl_116", 0 0, L_0x600001b4ea00;  1 drivers
v0x600000388f30_0 .net *"_ivl_120", 0 0, L_0x600001b4e990;  1 drivers
v0x600000388fc0_0 .net *"_ivl_125", 0 0, L_0x600001b4e920;  1 drivers
v0x600000389050_0 .net *"_ivl_13", 0 0, L_0x60000010a6c0;  1 drivers
v0x6000003890e0_0 .net *"_ivl_15", 0 0, L_0x60000010a620;  1 drivers
v0x600000389170_0 .net *"_ivl_19", 0 0, L_0x60000010a580;  1 drivers
v0x600000389200_0 .net *"_ivl_21", 0 0, L_0x60000010a4e0;  1 drivers
v0x600000389290_0 .net *"_ivl_25", 0 0, L_0x60000010a440;  1 drivers
v0x600000389320_0 .net *"_ivl_27", 0 0, L_0x60000010a3a0;  1 drivers
v0x6000003893b0_0 .net *"_ivl_3", 0 0, L_0x6000001099a0;  1 drivers
v0x600000389440_0 .net *"_ivl_31", 0 0, L_0x60000010a300;  1 drivers
v0x6000003894d0_0 .net *"_ivl_33", 0 0, L_0x60000010a260;  1 drivers
v0x600000389560_0 .net *"_ivl_37", 0 0, L_0x60000010a1c0;  1 drivers
v0x6000003895f0_0 .net *"_ivl_39", 0 0, L_0x60000010a120;  1 drivers
v0x600000389680_0 .net *"_ivl_43", 0 0, L_0x60000010a080;  1 drivers
v0x600000389710_0 .net *"_ivl_45", 0 0, L_0x600000109fe0;  1 drivers
v0x6000003897a0_0 .net *"_ivl_48", 0 0, L_0x600001b40e70;  1 drivers
v0x600000389830_0 .net *"_ivl_52", 0 0, L_0x600001b416c0;  1 drivers
v0x6000003898c0_0 .net *"_ivl_54", 0 0, L_0x600001b41650;  1 drivers
v0x600000389950_0 .net *"_ivl_56", 0 0, L_0x600001b415e0;  1 drivers
v0x6000003899e0_0 .net *"_ivl_58", 0 0, L_0x600001b40e00;  1 drivers
v0x600000389a70_0 .net *"_ivl_62", 0 0, L_0x600001b41570;  1 drivers
v0x600000389b00_0 .net *"_ivl_64", 0 0, L_0x600001b40d20;  1 drivers
v0x600000389b90_0 .net *"_ivl_66", 0 0, L_0x600001b40cb0;  1 drivers
v0x600000389c20_0 .net *"_ivl_68", 0 0, L_0x600001b40c40;  1 drivers
v0x600000389cb0_0 .net *"_ivl_7", 0 0, L_0x600000109900;  1 drivers
v0x600000389d40_0 .net *"_ivl_70", 0 0, L_0x600001b40bd0;  1 drivers
v0x600000389dd0_0 .net *"_ivl_72", 0 0, L_0x600001b40b60;  1 drivers
v0x600000389e60_0 .net *"_ivl_74", 0 0, L_0x600001b40af0;  1 drivers
v0x600000389ef0_0 .net *"_ivl_76", 0 0, L_0x600001b40a80;  1 drivers
v0x600000389f80_0 .net *"_ivl_80", 0 0, L_0x600001b4f170;  1 drivers
v0x60000038a010_0 .net *"_ivl_82", 0 0, L_0x600001b4f100;  1 drivers
v0x60000038a0a0_0 .net *"_ivl_84", 0 0, L_0x600001b4f090;  1 drivers
v0x60000038a130_0 .net *"_ivl_86", 0 0, L_0x600001b4f020;  1 drivers
v0x60000038a1c0_0 .net *"_ivl_88", 0 0, L_0x600001b4efb0;  1 drivers
v0x60000038a250_0 .net *"_ivl_9", 0 0, L_0x600000109860;  1 drivers
v0x60000038a2e0_0 .net *"_ivl_90", 0 0, L_0x600001b4ef40;  1 drivers
v0x60000038a370_0 .net *"_ivl_92", 0 0, L_0x600001b4eed0;  1 drivers
v0x60000038a400_0 .net *"_ivl_94", 0 0, L_0x600001b4ee60;  1 drivers
v0x60000038a490_0 .net *"_ivl_96", 0 0, L_0x600001b4edf0;  1 drivers
v0x60000038a520_0 .net *"_ivl_98", 0 0, L_0x600001b4ed80;  1 drivers
L_0x600000109a40 .part L_0x600000109ea0, 0, 1;
L_0x6000001099a0 .part L_0x600000109e00, 0, 1;
L_0x600000109900 .part L_0x600000109ea0, 1, 1;
L_0x600000109860 .part L_0x600000109e00, 1, 1;
L_0x60000010a6c0 .part L_0x600000109ea0, 2, 1;
L_0x60000010a620 .part L_0x600000109e00, 2, 1;
L_0x60000010a580 .part L_0x600000109ea0, 3, 1;
L_0x60000010a4e0 .part L_0x600000109e00, 3, 1;
L_0x60000010a440 .part L_0x600000109ea0, 0, 1;
L_0x60000010a3a0 .part L_0x600000109e00, 0, 1;
L_0x60000010a300 .part L_0x600000109ea0, 1, 1;
L_0x60000010a260 .part L_0x600000109e00, 1, 1;
L_0x60000010a1c0 .part L_0x600000109ea0, 2, 1;
L_0x60000010a120 .part L_0x600000109e00, 2, 1;
L_0x60000010a080 .part L_0x600000109ea0, 3, 1;
L_0x600000109fe0 .part L_0x600000109e00, 3, 1;
L_0x600000109f40 .concat8 [ 1 1 1 1], L_0x600001b4ea70, L_0x600001b4ea00, L_0x600001b4e990, L_0x600001b4e920;
S_0x7fb80a7a5140 .scope module, "control0" "Control" 4 248, 19 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 1 "ALUsrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "branch_inst";
    .port_info 8 /OUTPUT 1 "branch_src";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "PCs";
    .port_info 11 /OUTPUT 1 "LoadPartial";
    .port_info 12 /OUTPUT 1 "SavePC";
    .port_info 13 /OUTPUT 1 "Hlt";
    .port_info 14 /OUTPUT 1 "flagNV";
    .port_info 15 /OUTPUT 1 "flagZ";
L_0x600001b0d110 .functor NOT 1, L_0x600000137340, C4<0>, C4<0>, C4<0>;
L_0x600001b0d180 .functor AND 1, L_0x6000001373e0, L_0x600000137520, C4<1>, C4<1>;
L_0x600001b0d1f0 .functor OR 1, L_0x600001b0d110, L_0x600001b0d180, C4<0>, C4<0>;
L_0x600001b0d260 .functor OR 1, L_0x600001b0d1f0, L_0x6000001375c0, C4<0>, C4<0>;
L_0x600001b0d340 .functor OR 1, L_0x600001b0d260, L_0x600000137660, C4<0>, C4<0>;
L_0x600001b0d2d0 .functor NOT 1, L_0x600000137840, C4<0>, C4<0>, C4<0>;
L_0x600001b0d3b0 .functor AND 1, L_0x6000001377a0, L_0x600001b0d2d0, C4<1>, C4<1>;
L_0x600001b0d420 .functor OR 1, L_0x600001b0d340, L_0x600001b0d3b0, C4<0>, C4<0>;
L_0x600001b0d490 .functor NOT 1, L_0x6000001378e0, C4<0>, C4<0>, C4<0>;
L_0x600001b0d500 .functor OR 1, L_0x600001b0d490, L_0x600000137980, C4<0>, C4<0>;
L_0x7fb80aa32880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b0d570 .functor XNOR 1, L_0x6000001c83c0, L_0x7fb80aa32880, C4<0>, C4<0>;
L_0x600001b0d5e0 .functor AND 1, L_0x600001b0d570, L_0x6000001c8500, C4<1>, C4<1>;
L_0x600001b0d650 .functor NOT 1, L_0x6000001c8640, C4<0>, C4<0>, C4<0>;
L_0x600001b0d730 .functor NOT 1, L_0x6000001c8820, C4<0>, C4<0>, C4<0>;
L_0x600001b0d7a0 .functor AND 1, L_0x6000001c88c0, L_0x6000001c8a00, C4<1>, C4<1>;
v0x60000038ac70_0 .net "ALUOp", 2 0, L_0x6000001c8780;  1 drivers
v0x60000038ad00_0 .net "ALUsrc", 0 0, L_0x6000001c8b40;  alias, 1 drivers
v0x60000038ad90_0 .net "Hlt", 0 0, L_0x600000136ee0;  1 drivers
v0x60000038ae20_0 .net "LoadPartial", 0 0, L_0x6000001c8000;  alias, 1 drivers
v0x60000038aeb0_0 .net "MemRead", 0 0, L_0x600000137c00;  alias, 1 drivers
v0x60000038af40_0 .net "MemWrite", 0 0, L_0x600000137de0;  alias, 1 drivers
v0x60000038afd0_0 .net "MemtoReg", 0 0, L_0x600000137ca0;  alias, 1 drivers
v0x60000038b060_0 .net "PCs", 0 0, L_0x600000137020;  1 drivers
v0x60000038b0f0_0 .net "RegDst", 0 0, L_0x600000137a20;  alias, 1 drivers
v0x60000038b180_0 .net "RegWrite", 0 0, L_0x600001b0d420;  alias, 1 drivers
v0x60000038b210_0 .net "SavePC", 0 0, L_0x6000001c8140;  alias, 1 drivers
L_0x7fb80aa32520 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000038b2a0_0 .net/2u *"_ivl_100", 3 0, L_0x7fb80aa32520;  1 drivers
v0x60000038b330_0 .net *"_ivl_102", 0 0, L_0x600000137d40;  1 drivers
L_0x7fb80aa32568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038b3c0_0 .net/2u *"_ivl_104", 0 0, L_0x7fb80aa32568;  1 drivers
L_0x7fb80aa325b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038b450_0 .net/2u *"_ivl_106", 0 0, L_0x7fb80aa325b0;  1 drivers
v0x60000038b4e0_0 .net *"_ivl_111", 2 0, L_0x600000137e80;  1 drivers
L_0x7fb80aa325f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x60000038b570_0 .net/2u *"_ivl_112", 2 0, L_0x7fb80aa325f8;  1 drivers
v0x60000038b600_0 .net *"_ivl_114", 0 0, L_0x600000137f20;  1 drivers
L_0x7fb80aa32640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038b690_0 .net/2u *"_ivl_116", 0 0, L_0x7fb80aa32640;  1 drivers
L_0x7fb80aa32688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038b720_0 .net/2u *"_ivl_118", 0 0, L_0x7fb80aa32688;  1 drivers
L_0x7fb80aa326d0 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x60000038b7b0_0 .net/2u *"_ivl_122", 3 0, L_0x7fb80aa326d0;  1 drivers
v0x60000038b840_0 .net *"_ivl_124", 0 0, L_0x6000001c80a0;  1 drivers
L_0x7fb80aa32718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038b8d0_0 .net/2u *"_ivl_126", 0 0, L_0x7fb80aa32718;  1 drivers
L_0x7fb80aa32760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038b960_0 .net/2u *"_ivl_128", 0 0, L_0x7fb80aa32760;  1 drivers
v0x60000038b9f0_0 .net *"_ivl_13", 2 0, L_0x6000001370c0;  1 drivers
v0x60000038ba80_0 .net *"_ivl_133", 2 0, L_0x6000001c81e0;  1 drivers
L_0x7fb80aa327a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000038bb10_0 .net/2u *"_ivl_134", 2 0, L_0x7fb80aa327a8;  1 drivers
v0x60000038bba0_0 .net *"_ivl_136", 0 0, L_0x6000001c8280;  1 drivers
L_0x7fb80aa327f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038bc30_0 .net/2u *"_ivl_138", 0 0, L_0x7fb80aa327f0;  1 drivers
L_0x7fb80aa32130 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x60000038bcc0_0 .net/2u *"_ivl_14", 2 0, L_0x7fb80aa32130;  1 drivers
L_0x7fb80aa32838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038bd50_0 .net/2u *"_ivl_140", 0 0, L_0x7fb80aa32838;  1 drivers
v0x60000038bde0_0 .net *"_ivl_145", 0 0, L_0x6000001c83c0;  1 drivers
v0x60000038be70_0 .net/2u *"_ivl_146", 0 0, L_0x7fb80aa32880;  1 drivers
v0x60000038bf00_0 .net *"_ivl_148", 0 0, L_0x600001b0d570;  1 drivers
v0x60000038c000_0 .net *"_ivl_151", 1 0, L_0x6000001c8460;  1 drivers
L_0x7fb80aa328c8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x60000038c090_0 .net/2u *"_ivl_152", 1 0, L_0x7fb80aa328c8;  1 drivers
v0x60000038c120_0 .net *"_ivl_154", 0 0, L_0x6000001c8500;  1 drivers
v0x60000038c1b0_0 .net *"_ivl_156", 0 0, L_0x600001b0d5e0;  1 drivers
L_0x7fb80aa32910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038c240_0 .net/2u *"_ivl_158", 0 0, L_0x7fb80aa32910;  1 drivers
v0x60000038c2d0_0 .net *"_ivl_16", 0 0, L_0x600000137160;  1 drivers
L_0x7fb80aa32958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038c360_0 .net/2u *"_ivl_160", 0 0, L_0x7fb80aa32958;  1 drivers
v0x60000038c3f0_0 .net *"_ivl_165", 0 0, L_0x6000001c8640;  1 drivers
v0x60000038c480_0 .net *"_ivl_166", 0 0, L_0x600001b0d650;  1 drivers
v0x60000038c510_0 .net *"_ivl_169", 2 0, L_0x6000001c86e0;  1 drivers
L_0x7fb80aa329a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000038c5a0_0 .net/2u *"_ivl_170", 2 0, L_0x7fb80aa329a0;  1 drivers
v0x60000038c630_0 .net *"_ivl_175", 0 0, L_0x6000001c8820;  1 drivers
v0x60000038c6c0_0 .net *"_ivl_176", 0 0, L_0x600001b0d730;  1 drivers
v0x60000038c750_0 .net *"_ivl_179", 0 0, L_0x6000001c88c0;  1 drivers
L_0x7fb80aa32178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038c7e0_0 .net/2u *"_ivl_18", 0 0, L_0x7fb80aa32178;  1 drivers
v0x60000038c870_0 .net *"_ivl_181", 1 0, L_0x6000001c8960;  1 drivers
v0x60000038c900_0 .net *"_ivl_183", 0 0, L_0x6000001c8a00;  1 drivers
v0x60000038c990_0 .net *"_ivl_184", 0 0, L_0x600001b0d7a0;  1 drivers
L_0x7fb80aa329e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038ca20_0 .net/2u *"_ivl_186", 0 0, L_0x7fb80aa329e8;  1 drivers
L_0x7fb80aa32a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038cab0_0 .net/2u *"_ivl_188", 0 0, L_0x7fb80aa32a30;  1 drivers
v0x60000038cb40_0 .net *"_ivl_190", 0 0, L_0x6000001c8aa0;  1 drivers
L_0x7fb80aa32a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038cbd0_0 .net/2u *"_ivl_192", 0 0, L_0x7fb80aa32a78;  1 drivers
L_0x7fb80aa32058 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x60000038cc60_0 .net/2u *"_ivl_2", 3 0, L_0x7fb80aa32058;  1 drivers
L_0x7fb80aa321c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038ccf0_0 .net/2u *"_ivl_20", 0 0, L_0x7fb80aa321c0;  1 drivers
v0x60000038cd80_0 .net *"_ivl_27", 0 0, L_0x600000137340;  1 drivers
v0x60000038ce10_0 .net *"_ivl_28", 0 0, L_0x600001b0d110;  1 drivers
v0x60000038cea0_0 .net *"_ivl_31", 0 0, L_0x6000001373e0;  1 drivers
v0x60000038cf30_0 .net *"_ivl_33", 2 0, L_0x600000137480;  1 drivers
v0x60000038cfc0_0 .net *"_ivl_35", 0 0, L_0x600000137520;  1 drivers
v0x60000038d050_0 .net *"_ivl_36", 0 0, L_0x600001b0d180;  1 drivers
v0x60000038d0e0_0 .net *"_ivl_38", 0 0, L_0x600001b0d1f0;  1 drivers
v0x60000038d170_0 .net *"_ivl_4", 0 0, L_0x600000136f80;  1 drivers
L_0x7fb80aa32208 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x60000038d200_0 .net/2u *"_ivl_40", 3 0, L_0x7fb80aa32208;  1 drivers
v0x60000038d290_0 .net *"_ivl_42", 0 0, L_0x6000001375c0;  1 drivers
v0x60000038d320_0 .net *"_ivl_44", 0 0, L_0x600001b0d260;  1 drivers
L_0x7fb80aa32250 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x60000038d3b0_0 .net/2u *"_ivl_46", 3 0, L_0x7fb80aa32250;  1 drivers
v0x60000038d440_0 .net *"_ivl_48", 0 0, L_0x600000137660;  1 drivers
v0x60000038d4d0_0 .net *"_ivl_50", 0 0, L_0x600001b0d340;  1 drivers
v0x60000038d560_0 .net *"_ivl_53", 2 0, L_0x600000137700;  1 drivers
v0x60000038d5f0_0 .net *"_ivl_55", 0 0, L_0x6000001377a0;  1 drivers
v0x60000038d680_0 .net *"_ivl_57", 0 0, L_0x600000137840;  1 drivers
v0x60000038d710_0 .net *"_ivl_58", 0 0, L_0x600001b0d2d0;  1 drivers
L_0x7fb80aa320a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038d7a0_0 .net/2u *"_ivl_6", 0 0, L_0x7fb80aa320a0;  1 drivers
v0x60000038d830_0 .net *"_ivl_60", 0 0, L_0x600001b0d3b0;  1 drivers
v0x60000038d8c0_0 .net *"_ivl_65", 0 0, L_0x6000001378e0;  1 drivers
v0x60000038d950_0 .net *"_ivl_66", 0 0, L_0x600001b0d490;  1 drivers
L_0x7fb80aa32298 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x60000038d9e0_0 .net/2u *"_ivl_68", 3 0, L_0x7fb80aa32298;  1 drivers
v0x60000038da70_0 .net *"_ivl_70", 0 0, L_0x600000137980;  1 drivers
v0x60000038db00_0 .net *"_ivl_72", 0 0, L_0x600001b0d500;  1 drivers
L_0x7fb80aa322e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038db90_0 .net/2u *"_ivl_74", 0 0, L_0x7fb80aa322e0;  1 drivers
L_0x7fb80aa32328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038dc20_0 .net/2u *"_ivl_76", 0 0, L_0x7fb80aa32328;  1 drivers
L_0x7fb80aa320e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038dcb0_0 .net/2u *"_ivl_8", 0 0, L_0x7fb80aa320e8;  1 drivers
L_0x7fb80aa32370 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000038dd40_0 .net/2u *"_ivl_80", 3 0, L_0x7fb80aa32370;  1 drivers
v0x60000038ddd0_0 .net *"_ivl_82", 0 0, L_0x600000137b60;  1 drivers
L_0x7fb80aa323b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038de60_0 .net/2u *"_ivl_84", 0 0, L_0x7fb80aa323b8;  1 drivers
L_0x7fb80aa32400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038def0_0 .net/2u *"_ivl_86", 0 0, L_0x7fb80aa32400;  1 drivers
L_0x7fb80aa32448 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000038df80_0 .net/2u *"_ivl_90", 3 0, L_0x7fb80aa32448;  1 drivers
v0x60000038e010_0 .net *"_ivl_92", 0 0, L_0x600000137ac0;  1 drivers
L_0x7fb80aa32490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038e0a0_0 .net/2u *"_ivl_94", 0 0, L_0x7fb80aa32490;  1 drivers
L_0x7fb80aa324d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038e130_0 .net/2u *"_ivl_96", 0 0, L_0x7fb80aa324d8;  1 drivers
v0x60000038e1c0_0 .net "branch_inst", 0 0, L_0x600000137200;  alias, 1 drivers
v0x60000038e250_0 .net "branch_src", 0 0, L_0x6000001372a0;  alias, 1 drivers
v0x60000038e2e0_0 .net "flagNV", 0 0, L_0x6000001c8320;  alias, 1 drivers
v0x60000038e370_0 .net "flagZ", 0 0, L_0x6000001c85a0;  alias, 1 drivers
v0x60000038e400_0 .net "opcode", 3 0, L_0x6000001c8be0;  1 drivers
L_0x600000136ee0 .reduce/and L_0x6000001c8be0;
L_0x600000136f80 .cmp/eq 4, L_0x6000001c8be0, L_0x7fb80aa32058;
L_0x600000137020 .functor MUXZ 1, L_0x7fb80aa320e8, L_0x7fb80aa320a0, L_0x600000136f80, C4<>;
L_0x6000001370c0 .part L_0x6000001c8be0, 1, 3;
L_0x600000137160 .cmp/eq 3, L_0x6000001370c0, L_0x7fb80aa32130;
L_0x600000137200 .functor MUXZ 1, L_0x7fb80aa321c0, L_0x7fb80aa32178, L_0x600000137160, C4<>;
L_0x6000001372a0 .part L_0x6000001c8be0, 0, 1;
L_0x600000137340 .part L_0x6000001c8be0, 3, 1;
L_0x6000001373e0 .part L_0x6000001c8be0, 3, 1;
L_0x600000137480 .part L_0x6000001c8be0, 0, 3;
L_0x600000137520 .reduce/nor L_0x600000137480;
L_0x6000001375c0 .cmp/eq 4, L_0x6000001c8be0, L_0x7fb80aa32208;
L_0x600000137660 .cmp/eq 4, L_0x6000001c8be0, L_0x7fb80aa32250;
L_0x600000137700 .part L_0x6000001c8be0, 1, 3;
L_0x6000001377a0 .reduce/and L_0x600000137700;
L_0x600000137840 .part L_0x6000001c8be0, 0, 1;
L_0x6000001378e0 .part L_0x6000001c8be0, 3, 1;
L_0x600000137980 .cmp/eq 4, L_0x6000001c8be0, L_0x7fb80aa32298;
L_0x600000137a20 .functor MUXZ 1, L_0x7fb80aa32328, L_0x7fb80aa322e0, L_0x600001b0d500, C4<>;
L_0x600000137b60 .cmp/eq 4, L_0x6000001c8be0, L_0x7fb80aa32370;
L_0x600000137c00 .functor MUXZ 1, L_0x7fb80aa32400, L_0x7fb80aa323b8, L_0x600000137b60, C4<>;
L_0x600000137ac0 .cmp/eq 4, L_0x6000001c8be0, L_0x7fb80aa32448;
L_0x600000137ca0 .functor MUXZ 1, L_0x7fb80aa324d8, L_0x7fb80aa32490, L_0x600000137ac0, C4<>;
L_0x600000137d40 .cmp/eq 4, L_0x6000001c8be0, L_0x7fb80aa32520;
L_0x600000137de0 .functor MUXZ 1, L_0x7fb80aa325b0, L_0x7fb80aa32568, L_0x600000137d40, C4<>;
L_0x600000137e80 .part L_0x6000001c8be0, 1, 3;
L_0x600000137f20 .cmp/eq 3, L_0x600000137e80, L_0x7fb80aa325f8;
L_0x6000001c8000 .functor MUXZ 1, L_0x7fb80aa32688, L_0x7fb80aa32640, L_0x600000137f20, C4<>;
L_0x6000001c80a0 .cmp/eq 4, L_0x6000001c8be0, L_0x7fb80aa326d0;
L_0x6000001c8140 .functor MUXZ 1, L_0x7fb80aa32760, L_0x7fb80aa32718, L_0x6000001c80a0, C4<>;
L_0x6000001c81e0 .part L_0x6000001c8be0, 1, 3;
L_0x6000001c8280 .cmp/eq 3, L_0x6000001c81e0, L_0x7fb80aa327a8;
L_0x6000001c8320 .functor MUXZ 1, L_0x7fb80aa32838, L_0x7fb80aa327f0, L_0x6000001c8280, C4<>;
L_0x6000001c83c0 .part L_0x6000001c8be0, 3, 1;
L_0x6000001c8460 .part L_0x6000001c8be0, 0, 2;
L_0x6000001c8500 .cmp/ne 2, L_0x6000001c8460, L_0x7fb80aa328c8;
L_0x6000001c85a0 .functor MUXZ 1, L_0x7fb80aa32958, L_0x7fb80aa32910, L_0x600001b0d5e0, C4<>;
L_0x6000001c8640 .part L_0x6000001c8be0, 3, 1;
L_0x6000001c86e0 .part L_0x6000001c8be0, 0, 3;
L_0x6000001c8780 .functor MUXZ 3, L_0x7fb80aa329a0, L_0x6000001c86e0, L_0x600001b0d650, C4<>;
L_0x6000001c8820 .part L_0x6000001c8be0, 3, 1;
L_0x6000001c88c0 .part L_0x6000001c8be0, 2, 1;
L_0x6000001c8960 .part L_0x6000001c8be0, 0, 2;
L_0x6000001c8a00 .reduce/nand L_0x6000001c8960;
L_0x6000001c8aa0 .functor MUXZ 1, L_0x7fb80aa32a30, L_0x7fb80aa329e8, L_0x600001b0d7a0, C4<>;
L_0x6000001c8b40 .functor MUXZ 1, L_0x7fb80aa32a78, L_0x6000001c8aa0, L_0x600001b0d730, C4<>;
S_0x7fb80a7a5430 .scope module, "data_memory" "memory1d" 4 341, 20 73 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x600002a72e80 .param/l "ADDR_WIDTH" 0 20 75, +C4<00000000000000000000000000010000>;
L_0x600001b1c7e0 .functor NOT 1, v0x6000003cd320_0, C4<0>, C4<0>, C4<0>;
L_0x600001b1c850 .functor AND 1, L_0x600001b1c8c0, L_0x600001b1c7e0, C4<1>, C4<1>;
v0x60000038e490_0 .net *"_ivl_0", 0 0, L_0x600001b1c7e0;  1 drivers
L_0x7fb80aa34068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000038e520_0 .net *"_ivl_11", 2 0, L_0x7fb80aa34068;  1 drivers
v0x60000038e5b0_0 .net *"_ivl_12", 15 0, L_0x600000131540;  1 drivers
L_0x7fb80aa340b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000038e640_0 .net/2u *"_ivl_14", 15 0, L_0x7fb80aa340b0;  1 drivers
v0x60000038e6d0_0 .net *"_ivl_2", 0 0, L_0x600001b1c850;  1 drivers
v0x60000038e760_0 .net *"_ivl_4", 15 0, L_0x600000131360;  1 drivers
v0x60000038e7f0_0 .net *"_ivl_7", 14 0, L_0x600000131400;  1 drivers
v0x60000038e880_0 .net *"_ivl_8", 17 0, L_0x6000001314a0;  1 drivers
v0x60000038e910_0 .net "addr", 15 0, L_0x600001b1c770;  alias, 1 drivers
v0x60000038e9a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000038ea30_0 .net "data_in", 15 0, L_0x6000001312c0;  alias, 1 drivers
v0x60000038eac0_0 .net "data_out", 15 0, L_0x6000001315e0;  alias, 1 drivers
v0x60000038eb50_0 .net "enable", 0 0, L_0x600001b1c8c0;  1 drivers
v0x60000038ebe0_0 .var "loaded", 0 0;
v0x60000038ec70 .array "mem", 65535 0, 15 0;
v0x60000038ed00_0 .net "rst", 0 0, L_0x600001b1c930;  1 drivers
v0x60000038ed90_0 .net "wr", 0 0, v0x6000003cd320_0;  alias, 1 drivers
L_0x600000131360 .array/port v0x60000038ec70, L_0x6000001314a0;
L_0x600000131400 .part L_0x600001b1c770, 1, 15;
L_0x6000001314a0 .concat [ 15 3 0 0], L_0x600000131400, L_0x7fb80aa34068;
L_0x600000131540 .concat [ 16 0 0 0], L_0x600000131360;
L_0x6000001315e0 .functor MUXZ 16, L_0x7fb80aa340b0, L_0x600000131540, L_0x600001b1c850, C4<>;
S_0x7fb80a7a5630 .scope module, "fdFlop" "F_D_Flops" 4 99, 21 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 16 "instruction_in";
    .port_info 4 /INPUT 16 "oldPC_in";
    .port_info 5 /INPUT 16 "newPC_in";
    .port_info 6 /OUTPUT 16 "instruction_out";
    .port_info 7 /OUTPUT 16 "oldPC_out";
    .port_info 8 /OUTPUT 16 "newPC_out";
    .port_info 9 /OUTPUT 1 "stopPC";
v0x6000003ab8d0_0 .net *"_ivl_1", 3 0, L_0x600000119b80;  1 drivers
L_0x7fb80aa31008 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x6000003ab960_0 .net/2u *"_ivl_2", 3 0, L_0x7fb80aa31008;  1 drivers
v0x6000003ab9f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003aba80_0 .net "currentHalt", 0 0, L_0x600000119c20;  1 drivers
v0x6000003abb10_0 .net "instruction_in", 15 0, L_0x600000101ae0;  alias, 1 drivers
v0x6000003abba0_0 .net8 "instruction_out", 15 0, p0x7fb80a061b08;  alias, 0 drivers, strength-aware
v0x6000003abc30_0 .net "newPC_in", 15 0, L_0x60000010be80;  alias, 1 drivers
v0x6000003abcc0_0 .net8 "newPC_out", 15 0, p0x7fb80a065678;  alias, 0 drivers, strength-aware
v0x6000003abd50_0 .net "oldPC_in", 15 0, L_0x600000101fe0;  alias, 1 drivers
v0x6000003abde0_0 .net8 "oldPC_out", 15 0, p0x7fb80a0691e8;  alias, 0 drivers, strength-aware
v0x6000003abe70_0 .net "rst", 0 0, L_0x600001b57100;  1 drivers
v0x6000003abf00_0 .net "stopPC", 0 0, L_0x600001b542a0;  alias, 1 drivers
v0x6000003ac000_0 .net "wen", 0 0, L_0x600001b57170;  1 drivers
L_0x600000119b80 .part L_0x600000101ae0, 12, 4;
L_0x600000119c20 .cmp/eq 4, L_0x600000119b80, L_0x7fb80aa31008;
S_0x7fb80a7a57a0 .scope module, "currentlyHalted" "BitReg" 21 24, 14 20 0, S_0x7fb80a7a5630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001b54310 .functor NOT 1, v0x6000000f9320_0, C4<0>, C4<0>, C4<0>;
L_0x600001b54a10 .functor NOT 1, v0x6000000f9320_0, C4<0>, C4<0>, C4<0>;
v0x60000038f4e0_0 .net "D", 0 0, L_0x600000119c20;  alias, 1 drivers
v0x60000038f570_0 .net "Q", 0 0, L_0x600001b542a0;  alias, 1 drivers
v0x60000038f600_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000038f690_0 .net "interQ", 0 0, L_0x600001b54380;  1 drivers
v0x60000038f720_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000038f7b0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a5910 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7fb80a7a57a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b54380 .functor BUFZ 1, v0x60000038f060_0, C4<0>, C4<0>, C4<0>;
v0x60000038ee20_0 .net "clk", 0 0, L_0x600001b54310;  1 drivers
v0x60000038eeb0_0 .net "d", 0 0, L_0x600000119c20;  alias, 1 drivers
v0x60000038ef40_0 .net "q", 0 0, L_0x600001b54380;  alias, 1 drivers
v0x60000038efd0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000038f060_0 .var "state", 0 0;
v0x60000038f0f0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
E_0x600002a73500 .event posedge, v0x60000038ee20_0;
S_0x7fb80a7a5a80 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7fb80a7a57a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b542a0 .functor BUFZ 1, v0x60000038f3c0_0, C4<0>, C4<0>, C4<0>;
v0x60000038f180_0 .net "clk", 0 0, L_0x600001b54a10;  1 drivers
v0x60000038f210_0 .net "d", 0 0, L_0x600001b54380;  alias, 1 drivers
v0x60000038f2a0_0 .net "q", 0 0, L_0x600001b542a0;  alias, 1 drivers
v0x60000038f330_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000038f3c0_0 .var "state", 0 0;
v0x60000038f450_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
E_0x600002a73640 .event posedge, v0x60000038f180_0;
S_0x7fb80a7a5bf0 .scope module, "reg_inst" "Register" 21 27, 14 100 0, S_0x7fb80a7a5630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000398990_0 .net8 "Bitline1", 15 0, p0x7fb80a061b08;  alias, 0 drivers, strength-aware
o0x7fb80a09fa68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003001720 .island tran;
p0x7fb80a09fa68 .port I0x600003001720, o0x7fb80a09fa68;
v0x600000398a20_0 .net8 "Bitline2", 15 0, p0x7fb80a09fa68;  0 drivers, strength-aware
v0x600000398ab0_0 .net "D", 15 0, L_0x600000101ae0;  alias, 1 drivers
L_0x7fb80aa31050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000398b40_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  1 drivers
L_0x7fb80aa31098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000398bd0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  1 drivers
v0x600000398c60_0 .net "WriteReg", 0 0, L_0x600001b57170;  alias, 1 drivers
v0x600000398cf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000398d80_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
L_0x6000001186e0 .part L_0x600000101ae0, 0, 1;
L_0x600000118640 .part L_0x600000101ae0, 1, 1;
L_0x6000001185a0 .part L_0x600000101ae0, 2, 1;
L_0x600000118500 .part L_0x600000101ae0, 3, 1;
L_0x600000118460 .part L_0x600000101ae0, 4, 1;
L_0x6000001183c0 .part L_0x600000101ae0, 5, 1;
L_0x600000118320 .part L_0x600000101ae0, 6, 1;
L_0x600000118280 .part L_0x600000101ae0, 7, 1;
L_0x6000001181e0 .part L_0x600000101ae0, 8, 1;
L_0x600000118140 .part L_0x600000101ae0, 9, 1;
L_0x6000001180a0 .part L_0x600000101ae0, 10, 1;
L_0x600000118000 .part L_0x600000101ae0, 11, 1;
L_0x600000119cc0 .part L_0x600000101ae0, 12, 1;
L_0x600000119d60 .part L_0x600000101ae0, 13, 1;
L_0x600000119e00 .part L_0x600000101ae0, 14, 1;
L_0x600000119ea0 .part L_0x600000101ae0, 15, 1;
p0x7fb80a09c288 .port I0x6000030015e0, L_0x600001b1cd90;
 .tranvp 16 1 0, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09c288;
p0x7fb80a09c678 .port I0x6000030015e0, L_0x600001b1ce70;
 .tranvp 16 1 1, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09c678;
p0x7fb80a09ca08 .port I0x6000030015e0, L_0x600001b1cf50;
 .tranvp 16 1 2, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09ca08;
p0x7fb80a09cd98 .port I0x6000030015e0, L_0x600001b1d030;
 .tranvp 16 1 3, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09cd98;
p0x7fb80a09d128 .port I0x6000030015e0, L_0x600001b1d110;
 .tranvp 16 1 4, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09d128;
p0x7fb80a09d4b8 .port I0x6000030015e0, L_0x600001b1d1f0;
 .tranvp 16 1 5, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09d4b8;
p0x7fb80a09d848 .port I0x6000030015e0, L_0x600001b1d2d0;
 .tranvp 16 1 6, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09d848;
p0x7fb80a09dbd8 .port I0x6000030015e0, L_0x600001b1d3b0;
 .tranvp 16 1 7, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09dbd8;
p0x7fb80a09df68 .port I0x6000030015e0, L_0x600001b1d490;
 .tranvp 16 1 8, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09df68;
p0x7fb80a09e2f8 .port I0x6000030015e0, L_0x600001b1d570;
 .tranvp 16 1 9, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09e2f8;
p0x7fb80a09e688 .port I0x6000030015e0, L_0x600001b1d650;
 .tranvp 16 1 10, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09e688;
p0x7fb80a09ea18 .port I0x6000030015e0, L_0x600001b1d730;
 .tranvp 16 1 11, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09ea18;
p0x7fb80a09eda8 .port I0x6000030015e0, L_0x600001b1d810;
 .tranvp 16 1 12, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09eda8;
p0x7fb80a09f138 .port I0x6000030015e0, L_0x600001b1d8f0;
 .tranvp 16 1 13, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09f138;
p0x7fb80a09f4c8 .port I0x6000030015e0, L_0x600001b1d9d0;
 .tranvp 16 1 14, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09f4c8;
p0x7fb80a09f858 .port I0x6000030015e0, L_0x600001b1dab0;
 .tranvp 16 1 15, I0x6000030015e0, p0x7fb80a061b08 p0x7fb80a09f858;
p0x7fb80a09c2b8 .port I0x600003001720, L_0x600001b1ce00;
 .tranvp 16 1 0, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09c2b8;
p0x7fb80a09c6a8 .port I0x600003001720, L_0x600001b1cee0;
 .tranvp 16 1 1, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09c6a8;
p0x7fb80a09ca38 .port I0x600003001720, L_0x600001b1cfc0;
 .tranvp 16 1 2, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09ca38;
p0x7fb80a09cdc8 .port I0x600003001720, L_0x600001b1d0a0;
 .tranvp 16 1 3, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09cdc8;
p0x7fb80a09d158 .port I0x600003001720, L_0x600001b1d180;
 .tranvp 16 1 4, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09d158;
p0x7fb80a09d4e8 .port I0x600003001720, L_0x600001b1d260;
 .tranvp 16 1 5, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09d4e8;
p0x7fb80a09d878 .port I0x600003001720, L_0x600001b1d340;
 .tranvp 16 1 6, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09d878;
p0x7fb80a09dc08 .port I0x600003001720, L_0x600001b1d420;
 .tranvp 16 1 7, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09dc08;
p0x7fb80a09df98 .port I0x600003001720, L_0x600001b1d500;
 .tranvp 16 1 8, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09df98;
p0x7fb80a09e328 .port I0x600003001720, L_0x600001b1d5e0;
 .tranvp 16 1 9, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09e328;
p0x7fb80a09e6b8 .port I0x600003001720, L_0x600001b1d6c0;
 .tranvp 16 1 10, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09e6b8;
p0x7fb80a09ea48 .port I0x600003001720, L_0x600001b1d7a0;
 .tranvp 16 1 11, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09ea48;
p0x7fb80a09edd8 .port I0x600003001720, L_0x600001b1d880;
 .tranvp 16 1 12, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09edd8;
p0x7fb80a09f168 .port I0x600003001720, L_0x600001b1d960;
 .tranvp 16 1 13, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09f168;
p0x7fb80a09f4f8 .port I0x600003001720, L_0x600001b1da40;
 .tranvp 16 1 14, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09f4f8;
p0x7fb80a09f888 .port I0x600003001720, L_0x600001b1db20;
 .tranvp 16 1 15, I0x600003001720, p0x7fb80a09fa68 p0x7fb80a09f888;
S_0x7fb80a7a5d60 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1cd90 .functor BUFT 1, v0x60000038fa80_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09c348 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1ce00 .functor BUFT 1, o0x7fb80a09c348, C4<0>, C4<0>, C4<0>;
v0x60000038fba0_0 .net8 "Bitline1", 0 0, p0x7fb80a09c288;  1 drivers, strength-aware
v0x60000038fc30_0 .net8 "Bitline2", 0 0, p0x7fb80a09c2b8;  1 drivers, strength-aware
v0x60000038fcc0_0 .net "D", 0 0, L_0x6000001186e0;  1 drivers
v0x60000038fd50_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x60000038fde0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x60000038fe70_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000038ff00_0 name=_ivl_4
v0x600000380000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000380090_0 .net "dffOut", 0 0, v0x60000038fa80_0;  1 drivers
v0x600000380120_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a5ed0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038f840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000038f8d0_0 .net "d", 0 0, L_0x6000001186e0;  alias, 1 drivers
v0x60000038f960_0 .net "q", 0 0, v0x60000038fa80_0;  alias, 1 drivers
v0x60000038f9f0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000038fa80_0 .var "state", 0 0;
v0x60000038fb10_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a6040 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1ce70 .functor BUFT 1, v0x6000003803f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09c6d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1cee0 .functor BUFT 1, o0x7fb80a09c6d8, C4<0>, C4<0>, C4<0>;
v0x600000380510_0 .net8 "Bitline1", 0 0, p0x7fb80a09c678;  1 drivers, strength-aware
v0x6000003805a0_0 .net8 "Bitline2", 0 0, p0x7fb80a09c6a8;  1 drivers, strength-aware
v0x600000380630_0 .net "D", 0 0, L_0x600000118640;  1 drivers
v0x6000003806c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000380750_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x6000003807e0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000380870_0 name=_ivl_4
v0x600000380900_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000380990_0 .net "dffOut", 0 0, v0x6000003803f0_0;  1 drivers
v0x600000380a20_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a61b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a6040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003801b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000380240_0 .net "d", 0 0, L_0x600000118640;  alias, 1 drivers
v0x6000003802d0_0 .net "q", 0 0, v0x6000003803f0_0;  alias, 1 drivers
v0x600000380360_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003803f0_0 .var "state", 0 0;
v0x600000380480_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a6320 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1cf50 .functor BUFT 1, v0x600000380cf0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09ca68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1cfc0 .functor BUFT 1, o0x7fb80a09ca68, C4<0>, C4<0>, C4<0>;
v0x600000380e10_0 .net8 "Bitline1", 0 0, p0x7fb80a09ca08;  1 drivers, strength-aware
v0x600000380ea0_0 .net8 "Bitline2", 0 0, p0x7fb80a09ca38;  1 drivers, strength-aware
v0x600000380f30_0 .net "D", 0 0, L_0x6000001185a0;  1 drivers
v0x600000380fc0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000381050_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x6000003810e0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000381170_0 name=_ivl_4
v0x600000381200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000381290_0 .net "dffOut", 0 0, v0x600000380cf0_0;  1 drivers
v0x600000381320_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a6490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a6320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000380ab0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000380b40_0 .net "d", 0 0, L_0x6000001185a0;  alias, 1 drivers
v0x600000380bd0_0 .net "q", 0 0, v0x600000380cf0_0;  alias, 1 drivers
v0x600000380c60_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000380cf0_0 .var "state", 0 0;
v0x600000380d80_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a6600 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d030 .functor BUFT 1, v0x6000003815f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09cdf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d0a0 .functor BUFT 1, o0x7fb80a09cdf8, C4<0>, C4<0>, C4<0>;
v0x600000381710_0 .net8 "Bitline1", 0 0, p0x7fb80a09cd98;  1 drivers, strength-aware
v0x6000003817a0_0 .net8 "Bitline2", 0 0, p0x7fb80a09cdc8;  1 drivers, strength-aware
v0x600000381830_0 .net "D", 0 0, L_0x600000118500;  1 drivers
v0x6000003818c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000381950_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x6000003819e0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000381a70_0 name=_ivl_4
v0x600000381b00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000381b90_0 .net "dffOut", 0 0, v0x6000003815f0_0;  1 drivers
v0x600000381c20_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a6770 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a6600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003813b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000381440_0 .net "d", 0 0, L_0x600000118500;  alias, 1 drivers
v0x6000003814d0_0 .net "q", 0 0, v0x6000003815f0_0;  alias, 1 drivers
v0x600000381560_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003815f0_0 .var "state", 0 0;
v0x600000381680_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a68e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d110 .functor BUFT 1, v0x600000381ef0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09d188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d180 .functor BUFT 1, o0x7fb80a09d188, C4<0>, C4<0>, C4<0>;
v0x600000382010_0 .net8 "Bitline1", 0 0, p0x7fb80a09d128;  1 drivers, strength-aware
v0x6000003820a0_0 .net8 "Bitline2", 0 0, p0x7fb80a09d158;  1 drivers, strength-aware
v0x600000382130_0 .net "D", 0 0, L_0x600000118460;  1 drivers
v0x6000003821c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000382250_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x6000003822e0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000382370_0 name=_ivl_4
v0x600000382400_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000382490_0 .net "dffOut", 0 0, v0x600000381ef0_0;  1 drivers
v0x600000382520_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a6a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a68e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000381cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000381d40_0 .net "d", 0 0, L_0x600000118460;  alias, 1 drivers
v0x600000381dd0_0 .net "q", 0 0, v0x600000381ef0_0;  alias, 1 drivers
v0x600000381e60_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000381ef0_0 .var "state", 0 0;
v0x600000381f80_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a6bc0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d1f0 .functor BUFT 1, v0x6000003827f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09d518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d260 .functor BUFT 1, o0x7fb80a09d518, C4<0>, C4<0>, C4<0>;
v0x600000382910_0 .net8 "Bitline1", 0 0, p0x7fb80a09d4b8;  1 drivers, strength-aware
v0x6000003829a0_0 .net8 "Bitline2", 0 0, p0x7fb80a09d4e8;  1 drivers, strength-aware
v0x600000382a30_0 .net "D", 0 0, L_0x6000001183c0;  1 drivers
v0x600000382ac0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000382b50_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x600000382be0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000382c70_0 name=_ivl_4
v0x600000382d00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000382d90_0 .net "dffOut", 0 0, v0x6000003827f0_0;  1 drivers
v0x600000382e20_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a6d30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a6bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003825b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000382640_0 .net "d", 0 0, L_0x6000001183c0;  alias, 1 drivers
v0x6000003826d0_0 .net "q", 0 0, v0x6000003827f0_0;  alias, 1 drivers
v0x600000382760_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003827f0_0 .var "state", 0 0;
v0x600000382880_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a6ea0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d2d0 .functor BUFT 1, v0x6000003830f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09d8a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d340 .functor BUFT 1, o0x7fb80a09d8a8, C4<0>, C4<0>, C4<0>;
v0x600000383210_0 .net8 "Bitline1", 0 0, p0x7fb80a09d848;  1 drivers, strength-aware
v0x6000003832a0_0 .net8 "Bitline2", 0 0, p0x7fb80a09d878;  1 drivers, strength-aware
v0x600000383330_0 .net "D", 0 0, L_0x600000118320;  1 drivers
v0x6000003833c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000383450_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x6000003834e0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000383570_0 name=_ivl_4
v0x600000383600_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000383690_0 .net "dffOut", 0 0, v0x6000003830f0_0;  1 drivers
v0x600000383720_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a7010 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a6ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000382eb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000382f40_0 .net "d", 0 0, L_0x600000118320;  alias, 1 drivers
v0x600000382fd0_0 .net "q", 0 0, v0x6000003830f0_0;  alias, 1 drivers
v0x600000383060_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003830f0_0 .var "state", 0 0;
v0x600000383180_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a7580 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d3b0 .functor BUFT 1, v0x6000003839f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09dc38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d420 .functor BUFT 1, o0x7fb80a09dc38, C4<0>, C4<0>, C4<0>;
v0x600000383b10_0 .net8 "Bitline1", 0 0, p0x7fb80a09dbd8;  1 drivers, strength-aware
v0x600000383ba0_0 .net8 "Bitline2", 0 0, p0x7fb80a09dc08;  1 drivers, strength-aware
v0x600000383c30_0 .net "D", 0 0, L_0x600000118280;  1 drivers
v0x600000383cc0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000383d50_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x600000383de0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000383e70_0 name=_ivl_4
v0x600000383f00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000384000_0 .net "dffOut", 0 0, v0x6000003839f0_0;  1 drivers
v0x600000384090_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a76f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a7580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003837b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000383840_0 .net "d", 0 0, L_0x600000118280;  alias, 1 drivers
v0x6000003838d0_0 .net "q", 0 0, v0x6000003839f0_0;  alias, 1 drivers
v0x600000383960_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003839f0_0 .var "state", 0 0;
v0x600000383a80_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a7860 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d490 .functor BUFT 1, v0x600000384360_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09dfc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d500 .functor BUFT 1, o0x7fb80a09dfc8, C4<0>, C4<0>, C4<0>;
v0x600000384480_0 .net8 "Bitline1", 0 0, p0x7fb80a09df68;  1 drivers, strength-aware
v0x600000384510_0 .net8 "Bitline2", 0 0, p0x7fb80a09df98;  1 drivers, strength-aware
v0x6000003845a0_0 .net "D", 0 0, L_0x6000001181e0;  1 drivers
v0x600000384630_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x6000003846c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x600000384750_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003847e0_0 name=_ivl_4
v0x600000384870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000384900_0 .net "dffOut", 0 0, v0x600000384360_0;  1 drivers
v0x600000384990_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a79d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a7860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000384120_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003841b0_0 .net "d", 0 0, L_0x6000001181e0;  alias, 1 drivers
v0x600000384240_0 .net "q", 0 0, v0x600000384360_0;  alias, 1 drivers
v0x6000003842d0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000384360_0 .var "state", 0 0;
v0x6000003843f0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a7b40 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d570 .functor BUFT 1, v0x600000384c60_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09e358 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d5e0 .functor BUFT 1, o0x7fb80a09e358, C4<0>, C4<0>, C4<0>;
v0x600000384d80_0 .net8 "Bitline1", 0 0, p0x7fb80a09e2f8;  1 drivers, strength-aware
v0x600000384e10_0 .net8 "Bitline2", 0 0, p0x7fb80a09e328;  1 drivers, strength-aware
v0x600000384ea0_0 .net "D", 0 0, L_0x600000118140;  1 drivers
v0x600000384f30_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000384fc0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x600000385050_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003850e0_0 name=_ivl_4
v0x600000385170_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000385200_0 .net "dffOut", 0 0, v0x600000384c60_0;  1 drivers
v0x600000385290_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a7cb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a7b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000384a20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000384ab0_0 .net "d", 0 0, L_0x600000118140;  alias, 1 drivers
v0x600000384b40_0 .net "q", 0 0, v0x600000384c60_0;  alias, 1 drivers
v0x600000384bd0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000384c60_0 .var "state", 0 0;
v0x600000384cf0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a7e20 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d650 .functor BUFT 1, v0x600000385560_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09e6e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d6c0 .functor BUFT 1, o0x7fb80a09e6e8, C4<0>, C4<0>, C4<0>;
v0x600000385680_0 .net8 "Bitline1", 0 0, p0x7fb80a09e688;  1 drivers, strength-aware
v0x600000385710_0 .net8 "Bitline2", 0 0, p0x7fb80a09e6b8;  1 drivers, strength-aware
v0x6000003857a0_0 .net "D", 0 0, L_0x6000001180a0;  1 drivers
v0x600000385830_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x6000003858c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x600000385950_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003859e0_0 name=_ivl_4
v0x600000385a70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000385b00_0 .net "dffOut", 0 0, v0x600000385560_0;  1 drivers
v0x600000385b90_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a7f90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a7e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000385320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003853b0_0 .net "d", 0 0, L_0x6000001180a0;  alias, 1 drivers
v0x600000385440_0 .net "q", 0 0, v0x600000385560_0;  alias, 1 drivers
v0x6000003854d0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000385560_0 .var "state", 0 0;
v0x6000003855f0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a8100 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d730 .functor BUFT 1, v0x600000385e60_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09ea78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d7a0 .functor BUFT 1, o0x7fb80a09ea78, C4<0>, C4<0>, C4<0>;
v0x600000385f80_0 .net8 "Bitline1", 0 0, p0x7fb80a09ea18;  1 drivers, strength-aware
v0x600000386010_0 .net8 "Bitline2", 0 0, p0x7fb80a09ea48;  1 drivers, strength-aware
v0x6000003860a0_0 .net "D", 0 0, L_0x600000118000;  1 drivers
v0x600000386130_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x6000003861c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x600000386250_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003862e0_0 name=_ivl_4
v0x600000386370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000386400_0 .net "dffOut", 0 0, v0x600000385e60_0;  1 drivers
v0x600000386490_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a8270 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a8100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000385c20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000385cb0_0 .net "d", 0 0, L_0x600000118000;  alias, 1 drivers
v0x600000385d40_0 .net "q", 0 0, v0x600000385e60_0;  alias, 1 drivers
v0x600000385dd0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000385e60_0 .var "state", 0 0;
v0x600000385ef0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a83e0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d810 .functor BUFT 1, v0x600000386760_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09ee08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d880 .functor BUFT 1, o0x7fb80a09ee08, C4<0>, C4<0>, C4<0>;
v0x600000386880_0 .net8 "Bitline1", 0 0, p0x7fb80a09eda8;  1 drivers, strength-aware
v0x600000386910_0 .net8 "Bitline2", 0 0, p0x7fb80a09edd8;  1 drivers, strength-aware
v0x6000003869a0_0 .net "D", 0 0, L_0x600000119cc0;  1 drivers
v0x600000386a30_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000386ac0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x600000386b50_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000386be0_0 name=_ivl_4
v0x600000386c70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000386d00_0 .net "dffOut", 0 0, v0x600000386760_0;  1 drivers
v0x600000386d90_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a8550 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a83e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000386520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003865b0_0 .net "d", 0 0, L_0x600000119cc0;  alias, 1 drivers
v0x600000386640_0 .net "q", 0 0, v0x600000386760_0;  alias, 1 drivers
v0x6000003866d0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000386760_0 .var "state", 0 0;
v0x6000003867f0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a86c0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d8f0 .functor BUFT 1, v0x600000387060_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09f198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1d960 .functor BUFT 1, o0x7fb80a09f198, C4<0>, C4<0>, C4<0>;
v0x600000387180_0 .net8 "Bitline1", 0 0, p0x7fb80a09f138;  1 drivers, strength-aware
v0x600000387210_0 .net8 "Bitline2", 0 0, p0x7fb80a09f168;  1 drivers, strength-aware
v0x6000003872a0_0 .net "D", 0 0, L_0x600000119d60;  1 drivers
v0x600000387330_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x6000003873c0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x600000387450_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003874e0_0 name=_ivl_4
v0x600000387570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000387600_0 .net "dffOut", 0 0, v0x600000387060_0;  1 drivers
v0x600000387690_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a8830 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a86c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000386e20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000386eb0_0 .net "d", 0 0, L_0x600000119d60;  alias, 1 drivers
v0x600000386f40_0 .net "q", 0 0, v0x600000387060_0;  alias, 1 drivers
v0x600000386fd0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000387060_0 .var "state", 0 0;
v0x6000003870f0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a89a0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1d9d0 .functor BUFT 1, v0x600000387960_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09f528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1da40 .functor BUFT 1, o0x7fb80a09f528, C4<0>, C4<0>, C4<0>;
v0x600000387a80_0 .net8 "Bitline1", 0 0, p0x7fb80a09f4c8;  1 drivers, strength-aware
v0x600000387b10_0 .net8 "Bitline2", 0 0, p0x7fb80a09f4f8;  1 drivers, strength-aware
v0x600000387ba0_0 .net "D", 0 0, L_0x600000119e00;  1 drivers
v0x600000387c30_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000387cc0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x600000387d50_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000387de0_0 name=_ivl_4
v0x600000387e70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000387f00_0 .net "dffOut", 0 0, v0x600000387960_0;  1 drivers
v0x600000398000_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a8b10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a89a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000387720_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003877b0_0 .net "d", 0 0, L_0x600000119e00;  alias, 1 drivers
v0x600000387840_0 .net "q", 0 0, v0x600000387960_0;  alias, 1 drivers
v0x6000003878d0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000387960_0 .var "state", 0 0;
v0x6000003879f0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a7180 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1dab0 .functor BUFT 1, v0x6000003982d0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09f8b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1db20 .functor BUFT 1, o0x7fb80a09f8b8, C4<0>, C4<0>, C4<0>;
v0x6000003983f0_0 .net8 "Bitline1", 0 0, p0x7fb80a09f858;  1 drivers, strength-aware
v0x600000398480_0 .net8 "Bitline2", 0 0, p0x7fb80a09f888;  1 drivers, strength-aware
v0x600000398510_0 .net "D", 0 0, L_0x600000119ea0;  1 drivers
v0x6000003985a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31050;  alias, 1 drivers
v0x600000398630_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31098;  alias, 1 drivers
v0x6000003986c0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000398750_0 name=_ivl_4
v0x6000003987e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000398870_0 .net "dffOut", 0 0, v0x6000003982d0_0;  1 drivers
v0x600000398900_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a72f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a7180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000398090_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000398120_0 .net "d", 0 0, L_0x600000119ea0;  alias, 1 drivers
v0x6000003981b0_0 .net "q", 0 0, v0x6000003982d0_0;  alias, 1 drivers
v0x600000398240_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003982d0_0 .var "state", 0 0;
v0x600000398360_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a9080 .scope module, "reg_newPC" "Register" 21 35, 14 100 0, S_0x7fb80a7a5630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000391ef0_0 .net8 "Bitline1", 15 0, p0x7fb80a065678;  alias, 0 drivers, strength-aware
o0x7fb80a0a45a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003001b40 .island tran;
p0x7fb80a0a45a8 .port I0x600003001b40, o0x7fb80a0a45a8;
v0x600000391f80_0 .net8 "Bitline2", 15 0, p0x7fb80a0a45a8;  0 drivers, strength-aware
v0x600000392010_0 .net "D", 15 0, L_0x60000010be80;  alias, 1 drivers
L_0x7fb80aa31170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003920a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  1 drivers
L_0x7fb80aa311b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000392130_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  1 drivers
v0x6000003921c0_0 .net "WriteReg", 0 0, L_0x600001b57170;  alias, 1 drivers
v0x600000392250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003922e0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
L_0x60000011a940 .part L_0x60000010be80, 0, 1;
L_0x60000011a9e0 .part L_0x60000010be80, 1, 1;
L_0x60000011aa80 .part L_0x60000010be80, 2, 1;
L_0x60000011ab20 .part L_0x60000010be80, 3, 1;
L_0x60000011abc0 .part L_0x60000010be80, 4, 1;
L_0x60000011ac60 .part L_0x60000010be80, 5, 1;
L_0x60000011ad00 .part L_0x60000010be80, 6, 1;
L_0x60000011ada0 .part L_0x60000010be80, 7, 1;
L_0x60000011ae40 .part L_0x60000010be80, 8, 1;
L_0x60000011aee0 .part L_0x60000010be80, 9, 1;
L_0x60000011af80 .part L_0x60000010be80, 10, 1;
L_0x60000011b020 .part L_0x60000010be80, 11, 1;
L_0x60000011b0c0 .part L_0x60000010be80, 12, 1;
L_0x60000011b160 .part L_0x60000010be80, 13, 1;
L_0x60000011b200 .part L_0x60000010be80, 14, 1;
L_0x60000011b2a0 .part L_0x60000010be80, 15, 1;
p0x7fb80a09fdc8 .port I0x600003001a00, L_0x600001b1e990;
 .tranvp 16 1 0, I0x600003001a00, p0x7fb80a065678 p0x7fb80a09fdc8;
p0x7fb80a0a01b8 .port I0x600003001a00, L_0x600001b1ea70;
 .tranvp 16 1 1, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a01b8;
p0x7fb80a0a0548 .port I0x600003001a00, L_0x600001b1eb50;
 .tranvp 16 1 2, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a0548;
p0x7fb80a0a08d8 .port I0x600003001a00, L_0x600001b1ec30;
 .tranvp 16 1 3, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a08d8;
p0x7fb80a0a0c68 .port I0x600003001a00, L_0x600001b1ed10;
 .tranvp 16 1 4, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a0c68;
p0x7fb80a0a0ff8 .port I0x600003001a00, L_0x600001b1edf0;
 .tranvp 16 1 5, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a0ff8;
p0x7fb80a0a1388 .port I0x600003001a00, L_0x600001b1eed0;
 .tranvp 16 1 6, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a1388;
p0x7fb80a0a1718 .port I0x600003001a00, L_0x600001b1efb0;
 .tranvp 16 1 7, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a1718;
p0x7fb80a0a1aa8 .port I0x600003001a00, L_0x600001b1f090;
 .tranvp 16 1 8, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a1aa8;
p0x7fb80a0a1e38 .port I0x600003001a00, L_0x600001b1f170;
 .tranvp 16 1 9, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a1e38;
p0x7fb80a0a21c8 .port I0x600003001a00, L_0x600001b1f250;
 .tranvp 16 1 10, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a21c8;
p0x7fb80a0a2558 .port I0x600003001a00, L_0x600001b1f330;
 .tranvp 16 1 11, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a2558;
p0x7fb80a0a28e8 .port I0x600003001a00, L_0x600001b1f410;
 .tranvp 16 1 12, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a28e8;
p0x7fb80a0a2c78 .port I0x600003001a00, L_0x600001b1f4f0;
 .tranvp 16 1 13, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a2c78;
p0x7fb80a0a4008 .port I0x600003001a00, L_0x600001b1f5d0;
 .tranvp 16 1 14, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a4008;
p0x7fb80a0a4398 .port I0x600003001a00, L_0x600001b1f6b0;
 .tranvp 16 1 15, I0x600003001a00, p0x7fb80a065678 p0x7fb80a0a4398;
p0x7fb80a09fdf8 .port I0x600003001b40, L_0x600001b1ea00;
 .tranvp 16 1 0, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a09fdf8;
p0x7fb80a0a01e8 .port I0x600003001b40, L_0x600001b1eae0;
 .tranvp 16 1 1, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a01e8;
p0x7fb80a0a0578 .port I0x600003001b40, L_0x600001b1ebc0;
 .tranvp 16 1 2, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a0578;
p0x7fb80a0a0908 .port I0x600003001b40, L_0x600001b1eca0;
 .tranvp 16 1 3, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a0908;
p0x7fb80a0a0c98 .port I0x600003001b40, L_0x600001b1ed80;
 .tranvp 16 1 4, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a0c98;
p0x7fb80a0a1028 .port I0x600003001b40, L_0x600001b1ee60;
 .tranvp 16 1 5, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a1028;
p0x7fb80a0a13b8 .port I0x600003001b40, L_0x600001b1ef40;
 .tranvp 16 1 6, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a13b8;
p0x7fb80a0a1748 .port I0x600003001b40, L_0x600001b1f020;
 .tranvp 16 1 7, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a1748;
p0x7fb80a0a1ad8 .port I0x600003001b40, L_0x600001b1f100;
 .tranvp 16 1 8, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a1ad8;
p0x7fb80a0a1e68 .port I0x600003001b40, L_0x600001b1f1e0;
 .tranvp 16 1 9, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a1e68;
p0x7fb80a0a21f8 .port I0x600003001b40, L_0x600001b1f2c0;
 .tranvp 16 1 10, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a21f8;
p0x7fb80a0a2588 .port I0x600003001b40, L_0x600001b1f3a0;
 .tranvp 16 1 11, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a2588;
p0x7fb80a0a2918 .port I0x600003001b40, L_0x600001b1f480;
 .tranvp 16 1 12, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a2918;
p0x7fb80a0a2ca8 .port I0x600003001b40, L_0x600001b1f560;
 .tranvp 16 1 13, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a2ca8;
p0x7fb80a0a4038 .port I0x600003001b40, L_0x600001b1f640;
 .tranvp 16 1 14, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a4038;
p0x7fb80a0a43c8 .port I0x600003001b40, L_0x600001b1f720;
 .tranvp 16 1 15, I0x600003001b40, p0x7fb80a0a45a8 p0x7fb80a0a43c8;
S_0x7fb80a7a91f0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e990 .functor BUFT 1, v0x600000399050_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a09fe88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1ea00 .functor BUFT 1, o0x7fb80a09fe88, C4<0>, C4<0>, C4<0>;
v0x600000399170_0 .net8 "Bitline1", 0 0, p0x7fb80a09fdc8;  1 drivers, strength-aware
v0x600000399200_0 .net8 "Bitline2", 0 0, p0x7fb80a09fdf8;  1 drivers, strength-aware
v0x600000399290_0 .net "D", 0 0, L_0x60000011a940;  1 drivers
v0x600000399320_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x6000003993b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x600000399440_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003994d0_0 name=_ivl_4
v0x600000399560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003995f0_0 .net "dffOut", 0 0, v0x600000399050_0;  1 drivers
v0x600000399680_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a9360 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a91f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000398e10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000398ea0_0 .net "d", 0 0, L_0x60000011a940;  alias, 1 drivers
v0x600000398f30_0 .net "q", 0 0, v0x600000399050_0;  alias, 1 drivers
v0x600000398fc0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000399050_0 .var "state", 0 0;
v0x6000003990e0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a94d0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1ea70 .functor BUFT 1, v0x600000399950_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a0218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1eae0 .functor BUFT 1, o0x7fb80a0a0218, C4<0>, C4<0>, C4<0>;
v0x600000399a70_0 .net8 "Bitline1", 0 0, p0x7fb80a0a01b8;  1 drivers, strength-aware
v0x600000399b00_0 .net8 "Bitline2", 0 0, p0x7fb80a0a01e8;  1 drivers, strength-aware
v0x600000399b90_0 .net "D", 0 0, L_0x60000011a9e0;  1 drivers
v0x600000399c20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x600000399cb0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x600000399d40_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000399dd0_0 name=_ivl_4
v0x600000399e60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000399ef0_0 .net "dffOut", 0 0, v0x600000399950_0;  1 drivers
v0x600000399f80_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a9640 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a94d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000399710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003997a0_0 .net "d", 0 0, L_0x60000011a9e0;  alias, 1 drivers
v0x600000399830_0 .net "q", 0 0, v0x600000399950_0;  alias, 1 drivers
v0x6000003998c0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000399950_0 .var "state", 0 0;
v0x6000003999e0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a97b0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1eb50 .functor BUFT 1, v0x60000039a250_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a05a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1ebc0 .functor BUFT 1, o0x7fb80a0a05a8, C4<0>, C4<0>, C4<0>;
v0x60000039a370_0 .net8 "Bitline1", 0 0, p0x7fb80a0a0548;  1 drivers, strength-aware
v0x60000039a400_0 .net8 "Bitline2", 0 0, p0x7fb80a0a0578;  1 drivers, strength-aware
v0x60000039a490_0 .net "D", 0 0, L_0x60000011aa80;  1 drivers
v0x60000039a520_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x60000039a5b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x60000039a640_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039a6d0_0 name=_ivl_4
v0x60000039a760_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039a7f0_0 .net "dffOut", 0 0, v0x60000039a250_0;  1 drivers
v0x60000039a880_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a9920 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a97b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039a010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039a0a0_0 .net "d", 0 0, L_0x60000011aa80;  alias, 1 drivers
v0x60000039a130_0 .net "q", 0 0, v0x60000039a250_0;  alias, 1 drivers
v0x60000039a1c0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039a250_0 .var "state", 0 0;
v0x60000039a2e0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a9a90 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1ec30 .functor BUFT 1, v0x60000039ab50_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a0938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1eca0 .functor BUFT 1, o0x7fb80a0a0938, C4<0>, C4<0>, C4<0>;
v0x60000039ac70_0 .net8 "Bitline1", 0 0, p0x7fb80a0a08d8;  1 drivers, strength-aware
v0x60000039ad00_0 .net8 "Bitline2", 0 0, p0x7fb80a0a0908;  1 drivers, strength-aware
v0x60000039ad90_0 .net "D", 0 0, L_0x60000011ab20;  1 drivers
v0x60000039ae20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x60000039aeb0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x60000039af40_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039afd0_0 name=_ivl_4
v0x60000039b060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039b0f0_0 .net "dffOut", 0 0, v0x60000039ab50_0;  1 drivers
v0x60000039b180_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a9c00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a9a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039a910_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039a9a0_0 .net "d", 0 0, L_0x60000011ab20;  alias, 1 drivers
v0x60000039aa30_0 .net "q", 0 0, v0x60000039ab50_0;  alias, 1 drivers
v0x60000039aac0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039ab50_0 .var "state", 0 0;
v0x60000039abe0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7a9d70 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1ed10 .functor BUFT 1, v0x60000039b450_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a0cc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1ed80 .functor BUFT 1, o0x7fb80a0a0cc8, C4<0>, C4<0>, C4<0>;
v0x60000039b570_0 .net8 "Bitline1", 0 0, p0x7fb80a0a0c68;  1 drivers, strength-aware
v0x60000039b600_0 .net8 "Bitline2", 0 0, p0x7fb80a0a0c98;  1 drivers, strength-aware
v0x60000039b690_0 .net "D", 0 0, L_0x60000011abc0;  1 drivers
v0x60000039b720_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x60000039b7b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x60000039b840_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039b8d0_0 name=_ivl_4
v0x60000039b960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039b9f0_0 .net "dffOut", 0 0, v0x60000039b450_0;  1 drivers
v0x60000039ba80_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7a9ee0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7a9d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039b210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039b2a0_0 .net "d", 0 0, L_0x60000011abc0;  alias, 1 drivers
v0x60000039b330_0 .net "q", 0 0, v0x60000039b450_0;  alias, 1 drivers
v0x60000039b3c0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039b450_0 .var "state", 0 0;
v0x60000039b4e0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7aa050 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1edf0 .functor BUFT 1, v0x60000039bd50_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a1058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1ee60 .functor BUFT 1, o0x7fb80a0a1058, C4<0>, C4<0>, C4<0>;
v0x60000039be70_0 .net8 "Bitline1", 0 0, p0x7fb80a0a0ff8;  1 drivers, strength-aware
v0x60000039bf00_0 .net8 "Bitline2", 0 0, p0x7fb80a0a1028;  1 drivers, strength-aware
v0x60000039c000_0 .net "D", 0 0, L_0x60000011ac60;  1 drivers
v0x60000039c090_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x60000039c120_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x60000039c1b0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039c240_0 name=_ivl_4
v0x60000039c2d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039c360_0 .net "dffOut", 0 0, v0x60000039bd50_0;  1 drivers
v0x60000039c3f0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7aa1c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7aa050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039bb10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039bba0_0 .net "d", 0 0, L_0x60000011ac60;  alias, 1 drivers
v0x60000039bc30_0 .net "q", 0 0, v0x60000039bd50_0;  alias, 1 drivers
v0x60000039bcc0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039bd50_0 .var "state", 0 0;
v0x60000039bde0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7aa330 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1eed0 .functor BUFT 1, v0x60000039c6c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a13e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1ef40 .functor BUFT 1, o0x7fb80a0a13e8, C4<0>, C4<0>, C4<0>;
v0x60000039c7e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a1388;  1 drivers, strength-aware
v0x60000039c870_0 .net8 "Bitline2", 0 0, p0x7fb80a0a13b8;  1 drivers, strength-aware
v0x60000039c900_0 .net "D", 0 0, L_0x60000011ad00;  1 drivers
v0x60000039c990_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x60000039ca20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x60000039cab0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039cb40_0 name=_ivl_4
v0x60000039cbd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039cc60_0 .net "dffOut", 0 0, v0x60000039c6c0_0;  1 drivers
v0x60000039ccf0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7aa4a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7aa330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039c480_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039c510_0 .net "d", 0 0, L_0x60000011ad00;  alias, 1 drivers
v0x60000039c5a0_0 .net "q", 0 0, v0x60000039c6c0_0;  alias, 1 drivers
v0x60000039c630_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039c6c0_0 .var "state", 0 0;
v0x60000039c750_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7aa610 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1efb0 .functor BUFT 1, v0x60000039cfc0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a1778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f020 .functor BUFT 1, o0x7fb80a0a1778, C4<0>, C4<0>, C4<0>;
v0x60000039d0e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a1718;  1 drivers, strength-aware
v0x60000039d170_0 .net8 "Bitline2", 0 0, p0x7fb80a0a1748;  1 drivers, strength-aware
v0x60000039d200_0 .net "D", 0 0, L_0x60000011ada0;  1 drivers
v0x60000039d290_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x60000039d320_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x60000039d3b0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039d440_0 name=_ivl_4
v0x60000039d4d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039d560_0 .net "dffOut", 0 0, v0x60000039cfc0_0;  1 drivers
v0x60000039d5f0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7aa780 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7aa610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039cd80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039ce10_0 .net "d", 0 0, L_0x60000011ada0;  alias, 1 drivers
v0x60000039cea0_0 .net "q", 0 0, v0x60000039cfc0_0;  alias, 1 drivers
v0x60000039cf30_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039cfc0_0 .var "state", 0 0;
v0x60000039d050_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7aa8f0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f090 .functor BUFT 1, v0x60000039d8c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a1b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f100 .functor BUFT 1, o0x7fb80a0a1b08, C4<0>, C4<0>, C4<0>;
v0x60000039d9e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a1aa8;  1 drivers, strength-aware
v0x60000039da70_0 .net8 "Bitline2", 0 0, p0x7fb80a0a1ad8;  1 drivers, strength-aware
v0x60000039db00_0 .net "D", 0 0, L_0x60000011ae40;  1 drivers
v0x60000039db90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x60000039dc20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x60000039dcb0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039dd40_0 name=_ivl_4
v0x60000039ddd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039de60_0 .net "dffOut", 0 0, v0x60000039d8c0_0;  1 drivers
v0x60000039def0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7aaa60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7aa8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039d680_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039d710_0 .net "d", 0 0, L_0x60000011ae40;  alias, 1 drivers
v0x60000039d7a0_0 .net "q", 0 0, v0x60000039d8c0_0;  alias, 1 drivers
v0x60000039d830_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039d8c0_0 .var "state", 0 0;
v0x60000039d950_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7aabd0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f170 .functor BUFT 1, v0x60000039e1c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a1e98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f1e0 .functor BUFT 1, o0x7fb80a0a1e98, C4<0>, C4<0>, C4<0>;
v0x60000039e2e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a1e38;  1 drivers, strength-aware
v0x60000039e370_0 .net8 "Bitline2", 0 0, p0x7fb80a0a1e68;  1 drivers, strength-aware
v0x60000039e400_0 .net "D", 0 0, L_0x60000011aee0;  1 drivers
v0x60000039e490_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x60000039e520_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x60000039e5b0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039e640_0 name=_ivl_4
v0x60000039e6d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039e760_0 .net "dffOut", 0 0, v0x60000039e1c0_0;  1 drivers
v0x60000039e7f0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7aad40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7aabd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039df80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039e010_0 .net "d", 0 0, L_0x60000011aee0;  alias, 1 drivers
v0x60000039e0a0_0 .net "q", 0 0, v0x60000039e1c0_0;  alias, 1 drivers
v0x60000039e130_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039e1c0_0 .var "state", 0 0;
v0x60000039e250_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7aaeb0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f250 .functor BUFT 1, v0x60000039eac0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a2228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f2c0 .functor BUFT 1, o0x7fb80a0a2228, C4<0>, C4<0>, C4<0>;
v0x60000039ebe0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a21c8;  1 drivers, strength-aware
v0x60000039ec70_0 .net8 "Bitline2", 0 0, p0x7fb80a0a21f8;  1 drivers, strength-aware
v0x60000039ed00_0 .net "D", 0 0, L_0x60000011af80;  1 drivers
v0x60000039ed90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x60000039ee20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x60000039eeb0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039ef40_0 name=_ivl_4
v0x60000039efd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039f060_0 .net "dffOut", 0 0, v0x60000039eac0_0;  1 drivers
v0x60000039f0f0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ab020 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7aaeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039e880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039e910_0 .net "d", 0 0, L_0x60000011af80;  alias, 1 drivers
v0x60000039e9a0_0 .net "q", 0 0, v0x60000039eac0_0;  alias, 1 drivers
v0x60000039ea30_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039eac0_0 .var "state", 0 0;
v0x60000039eb50_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ab190 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f330 .functor BUFT 1, v0x60000039f3c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a25b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f3a0 .functor BUFT 1, o0x7fb80a0a25b8, C4<0>, C4<0>, C4<0>;
v0x60000039f4e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a2558;  1 drivers, strength-aware
v0x60000039f570_0 .net8 "Bitline2", 0 0, p0x7fb80a0a2588;  1 drivers, strength-aware
v0x60000039f600_0 .net "D", 0 0, L_0x60000011b020;  1 drivers
v0x60000039f690_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x60000039f720_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x60000039f7b0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039f840_0 name=_ivl_4
v0x60000039f8d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039f960_0 .net "dffOut", 0 0, v0x60000039f3c0_0;  1 drivers
v0x60000039f9f0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ab300 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ab190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039f180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039f210_0 .net "d", 0 0, L_0x60000011b020;  alias, 1 drivers
v0x60000039f2a0_0 .net "q", 0 0, v0x60000039f3c0_0;  alias, 1 drivers
v0x60000039f330_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039f3c0_0 .var "state", 0 0;
v0x60000039f450_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ab470 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f410 .functor BUFT 1, v0x60000039fcc0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a2948 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f480 .functor BUFT 1, o0x7fb80a0a2948, C4<0>, C4<0>, C4<0>;
v0x60000039fde0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a28e8;  1 drivers, strength-aware
v0x60000039fe70_0 .net8 "Bitline2", 0 0, p0x7fb80a0a2918;  1 drivers, strength-aware
v0x60000039ff00_0 .net "D", 0 0, L_0x60000011b0c0;  1 drivers
v0x600000390000_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x600000390090_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x600000390120_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003901b0_0 name=_ivl_4
v0x600000390240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003902d0_0 .net "dffOut", 0 0, v0x60000039fcc0_0;  1 drivers
v0x600000390360_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ab5e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ab470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039fa80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000039fb10_0 .net "d", 0 0, L_0x60000011b0c0;  alias, 1 drivers
v0x60000039fba0_0 .net "q", 0 0, v0x60000039fcc0_0;  alias, 1 drivers
v0x60000039fc30_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x60000039fcc0_0 .var "state", 0 0;
v0x60000039fd50_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ab750 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f4f0 .functor BUFT 1, v0x600000390630_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a2cd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f560 .functor BUFT 1, o0x7fb80a0a2cd8, C4<0>, C4<0>, C4<0>;
v0x600000390750_0 .net8 "Bitline1", 0 0, p0x7fb80a0a2c78;  1 drivers, strength-aware
v0x6000003907e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0a2ca8;  1 drivers, strength-aware
v0x600000390870_0 .net "D", 0 0, L_0x60000011b160;  1 drivers
v0x600000390900_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x600000390990_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x600000390a20_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000390ab0_0 name=_ivl_4
v0x600000390b40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000390bd0_0 .net "dffOut", 0 0, v0x600000390630_0;  1 drivers
v0x600000390c60_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ab8c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ab750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003903f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000390480_0 .net "d", 0 0, L_0x60000011b160;  alias, 1 drivers
v0x600000390510_0 .net "q", 0 0, v0x600000390630_0;  alias, 1 drivers
v0x6000003905a0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000390630_0 .var "state", 0 0;
v0x6000003906c0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7aba30 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f5d0 .functor BUFT 1, v0x600000390f30_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a4068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f640 .functor BUFT 1, o0x7fb80a0a4068, C4<0>, C4<0>, C4<0>;
v0x600000391050_0 .net8 "Bitline1", 0 0, p0x7fb80a0a4008;  1 drivers, strength-aware
v0x6000003910e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0a4038;  1 drivers, strength-aware
v0x600000391170_0 .net "D", 0 0, L_0x60000011b200;  1 drivers
v0x600000391200_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x600000391290_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x600000391320_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003913b0_0 name=_ivl_4
v0x600000391440_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003914d0_0 .net "dffOut", 0 0, v0x600000390f30_0;  1 drivers
v0x600000391560_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7abba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7aba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000390cf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000390d80_0 .net "d", 0 0, L_0x60000011b200;  alias, 1 drivers
v0x600000390e10_0 .net "q", 0 0, v0x600000390f30_0;  alias, 1 drivers
v0x600000390ea0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000390f30_0 .var "state", 0 0;
v0x600000390fc0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7abd10 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7a9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f6b0 .functor BUFT 1, v0x600000391830_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a43f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f720 .functor BUFT 1, o0x7fb80a0a43f8, C4<0>, C4<0>, C4<0>;
v0x600000391950_0 .net8 "Bitline1", 0 0, p0x7fb80a0a4398;  1 drivers, strength-aware
v0x6000003919e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0a43c8;  1 drivers, strength-aware
v0x600000391a70_0 .net "D", 0 0, L_0x60000011b2a0;  1 drivers
v0x600000391b00_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31170;  alias, 1 drivers
v0x600000391b90_0 .net "ReadEnable2", 0 0, L_0x7fb80aa311b8;  alias, 1 drivers
v0x600000391c20_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000391cb0_0 name=_ivl_4
v0x600000391d40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000391dd0_0 .net "dffOut", 0 0, v0x600000391830_0;  1 drivers
v0x600000391e60_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7abe80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7abd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003915f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000391680_0 .net "d", 0 0, L_0x60000011b2a0;  alias, 1 drivers
v0x600000391710_0 .net "q", 0 0, v0x600000391830_0;  alias, 1 drivers
v0x6000003917a0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000391830_0 .var "state", 0 0;
v0x6000003918c0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ac3f0 .scope module, "reg_oldPC" "Register" 21 31, 14 100 0, S_0x7fb80a7a5630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003ab450_0 .net8 "Bitline1", 15 0, p0x7fb80a0691e8;  alias, 0 drivers, strength-aware
o0x7fb80a0a80b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000030018a0 .island tran;
p0x7fb80a0a80b8 .port I0x6000030018a0, o0x7fb80a0a80b8;
v0x6000003ab4e0_0 .net8 "Bitline2", 15 0, p0x7fb80a0a80b8;  0 drivers, strength-aware
v0x6000003ab570_0 .net "D", 15 0, L_0x600000101fe0;  alias, 1 drivers
L_0x7fb80aa310e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003ab600_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  1 drivers
L_0x7fb80aa31128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003ab690_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  1 drivers
v0x6000003ab720_0 .net "WriteReg", 0 0, L_0x600001b57170;  alias, 1 drivers
v0x6000003ab7b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ab840_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
L_0x600000119f40 .part L_0x600000101fe0, 0, 1;
L_0x600000119fe0 .part L_0x600000101fe0, 1, 1;
L_0x60000011a080 .part L_0x600000101fe0, 2, 1;
L_0x60000011a120 .part L_0x600000101fe0, 3, 1;
L_0x60000011a1c0 .part L_0x600000101fe0, 4, 1;
L_0x60000011a260 .part L_0x600000101fe0, 5, 1;
L_0x60000011a300 .part L_0x600000101fe0, 6, 1;
L_0x60000011a3a0 .part L_0x600000101fe0, 7, 1;
L_0x60000011a440 .part L_0x600000101fe0, 8, 1;
L_0x60000011a4e0 .part L_0x600000101fe0, 9, 1;
L_0x60000011a580 .part L_0x600000101fe0, 10, 1;
L_0x60000011a620 .part L_0x600000101fe0, 11, 1;
L_0x60000011a6c0 .part L_0x600000101fe0, 12, 1;
L_0x60000011a760 .part L_0x600000101fe0, 13, 1;
L_0x60000011a800 .part L_0x600000101fe0, 14, 1;
L_0x60000011a8a0 .part L_0x600000101fe0, 15, 1;
p0x7fb80a0a48d8 .port I0x600003001700, L_0x600001b1db90;
 .tranvp 16 1 0, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a48d8;
p0x7fb80a0a4cc8 .port I0x600003001700, L_0x600001b1dc70;
 .tranvp 16 1 1, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a4cc8;
p0x7fb80a0a5058 .port I0x600003001700, L_0x600001b1dd50;
 .tranvp 16 1 2, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a5058;
p0x7fb80a0a53e8 .port I0x600003001700, L_0x600001b1de30;
 .tranvp 16 1 3, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a53e8;
p0x7fb80a0a5778 .port I0x600003001700, L_0x600001b1df10;
 .tranvp 16 1 4, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a5778;
p0x7fb80a0a5b08 .port I0x600003001700, L_0x600001b1dff0;
 .tranvp 16 1 5, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a5b08;
p0x7fb80a0a5e98 .port I0x600003001700, L_0x600001b1e0d0;
 .tranvp 16 1 6, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a5e98;
p0x7fb80a0a6228 .port I0x600003001700, L_0x600001b1e1b0;
 .tranvp 16 1 7, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a6228;
p0x7fb80a0a65b8 .port I0x600003001700, L_0x600001b1e290;
 .tranvp 16 1 8, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a65b8;
p0x7fb80a0a6948 .port I0x600003001700, L_0x600001b1e370;
 .tranvp 16 1 9, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a6948;
p0x7fb80a0a6cd8 .port I0x600003001700, L_0x600001b1e450;
 .tranvp 16 1 10, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a6cd8;
p0x7fb80a0a7068 .port I0x600003001700, L_0x600001b1e530;
 .tranvp 16 1 11, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a7068;
p0x7fb80a0a73f8 .port I0x600003001700, L_0x600001b1e610;
 .tranvp 16 1 12, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a73f8;
p0x7fb80a0a7788 .port I0x600003001700, L_0x600001b1e6f0;
 .tranvp 16 1 13, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a7788;
p0x7fb80a0a7b18 .port I0x600003001700, L_0x600001b1e7d0;
 .tranvp 16 1 14, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a7b18;
p0x7fb80a0a7ea8 .port I0x600003001700, L_0x600001b1e8b0;
 .tranvp 16 1 15, I0x600003001700, p0x7fb80a0691e8 p0x7fb80a0a7ea8;
p0x7fb80a0a4908 .port I0x6000030018a0, L_0x600001b1dc00;
 .tranvp 16 1 0, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a4908;
p0x7fb80a0a4cf8 .port I0x6000030018a0, L_0x600001b1dce0;
 .tranvp 16 1 1, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a4cf8;
p0x7fb80a0a5088 .port I0x6000030018a0, L_0x600001b1ddc0;
 .tranvp 16 1 2, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a5088;
p0x7fb80a0a5418 .port I0x6000030018a0, L_0x600001b1dea0;
 .tranvp 16 1 3, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a5418;
p0x7fb80a0a57a8 .port I0x6000030018a0, L_0x600001b1df80;
 .tranvp 16 1 4, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a57a8;
p0x7fb80a0a5b38 .port I0x6000030018a0, L_0x600001b1e060;
 .tranvp 16 1 5, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a5b38;
p0x7fb80a0a5ec8 .port I0x6000030018a0, L_0x600001b1e140;
 .tranvp 16 1 6, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a5ec8;
p0x7fb80a0a6258 .port I0x6000030018a0, L_0x600001b1e220;
 .tranvp 16 1 7, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a6258;
p0x7fb80a0a65e8 .port I0x6000030018a0, L_0x600001b1e300;
 .tranvp 16 1 8, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a65e8;
p0x7fb80a0a6978 .port I0x6000030018a0, L_0x600001b1e3e0;
 .tranvp 16 1 9, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a6978;
p0x7fb80a0a6d08 .port I0x6000030018a0, L_0x600001b1e4c0;
 .tranvp 16 1 10, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a6d08;
p0x7fb80a0a7098 .port I0x6000030018a0, L_0x600001b1e5a0;
 .tranvp 16 1 11, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a7098;
p0x7fb80a0a7428 .port I0x6000030018a0, L_0x600001b1e680;
 .tranvp 16 1 12, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a7428;
p0x7fb80a0a77b8 .port I0x6000030018a0, L_0x600001b1e760;
 .tranvp 16 1 13, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a77b8;
p0x7fb80a0a7b48 .port I0x6000030018a0, L_0x600001b1e840;
 .tranvp 16 1 14, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a7b48;
p0x7fb80a0a7ed8 .port I0x6000030018a0, L_0x600001b1e920;
 .tranvp 16 1 15, I0x6000030018a0, p0x7fb80a0a80b8 p0x7fb80a0a7ed8;
S_0x7fb80a7ac560 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1db90 .functor BUFT 1, v0x6000003925b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a4998 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1dc00 .functor BUFT 1, o0x7fb80a0a4998, C4<0>, C4<0>, C4<0>;
v0x6000003926d0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a48d8;  1 drivers, strength-aware
v0x600000392760_0 .net8 "Bitline2", 0 0, p0x7fb80a0a4908;  1 drivers, strength-aware
v0x6000003927f0_0 .net "D", 0 0, L_0x600000119f40;  1 drivers
v0x600000392880_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x600000392910_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x6000003929a0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000392a30_0 name=_ivl_4
v0x600000392ac0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000392b50_0 .net "dffOut", 0 0, v0x6000003925b0_0;  1 drivers
v0x600000392be0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ac6d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ac560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000392370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000392400_0 .net "d", 0 0, L_0x600000119f40;  alias, 1 drivers
v0x600000392490_0 .net "q", 0 0, v0x6000003925b0_0;  alias, 1 drivers
v0x600000392520_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003925b0_0 .var "state", 0 0;
v0x600000392640_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ac840 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1dc70 .functor BUFT 1, v0x600000392eb0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a4d28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1dce0 .functor BUFT 1, o0x7fb80a0a4d28, C4<0>, C4<0>, C4<0>;
v0x600000392fd0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a4cc8;  1 drivers, strength-aware
v0x600000393060_0 .net8 "Bitline2", 0 0, p0x7fb80a0a4cf8;  1 drivers, strength-aware
v0x6000003930f0_0 .net "D", 0 0, L_0x600000119fe0;  1 drivers
v0x600000393180_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x600000393210_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x6000003932a0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000393330_0 name=_ivl_4
v0x6000003933c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000393450_0 .net "dffOut", 0 0, v0x600000392eb0_0;  1 drivers
v0x6000003934e0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ac9b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ac840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000392c70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000392d00_0 .net "d", 0 0, L_0x600000119fe0;  alias, 1 drivers
v0x600000392d90_0 .net "q", 0 0, v0x600000392eb0_0;  alias, 1 drivers
v0x600000392e20_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000392eb0_0 .var "state", 0 0;
v0x600000392f40_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7acb20 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1dd50 .functor BUFT 1, v0x6000003937b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a50b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1ddc0 .functor BUFT 1, o0x7fb80a0a50b8, C4<0>, C4<0>, C4<0>;
v0x6000003938d0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a5058;  1 drivers, strength-aware
v0x600000393960_0 .net8 "Bitline2", 0 0, p0x7fb80a0a5088;  1 drivers, strength-aware
v0x6000003939f0_0 .net "D", 0 0, L_0x60000011a080;  1 drivers
v0x600000393a80_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x600000393b10_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x600000393ba0_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000393c30_0 name=_ivl_4
v0x600000393cc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000393d50_0 .net "dffOut", 0 0, v0x6000003937b0_0;  1 drivers
v0x600000393de0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7acc90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7acb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000393570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000393600_0 .net "d", 0 0, L_0x60000011a080;  alias, 1 drivers
v0x600000393690_0 .net "q", 0 0, v0x6000003937b0_0;  alias, 1 drivers
v0x600000393720_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003937b0_0 .var "state", 0 0;
v0x600000393840_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ace00 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1de30 .functor BUFT 1, v0x600000394120_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a5448 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1dea0 .functor BUFT 1, o0x7fb80a0a5448, C4<0>, C4<0>, C4<0>;
v0x600000394240_0 .net8 "Bitline1", 0 0, p0x7fb80a0a53e8;  1 drivers, strength-aware
v0x6000003942d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0a5418;  1 drivers, strength-aware
v0x600000394360_0 .net "D", 0 0, L_0x60000011a120;  1 drivers
v0x6000003943f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x600000394480_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x600000394510_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003945a0_0 name=_ivl_4
v0x600000394630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003946c0_0 .net "dffOut", 0 0, v0x600000394120_0;  1 drivers
v0x600000394750_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7acf70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ace00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000393e70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000393f00_0 .net "d", 0 0, L_0x60000011a120;  alias, 1 drivers
v0x600000394000_0 .net "q", 0 0, v0x600000394120_0;  alias, 1 drivers
v0x600000394090_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000394120_0 .var "state", 0 0;
v0x6000003941b0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ad0e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1df10 .functor BUFT 1, v0x600000394a20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a57d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1df80 .functor BUFT 1, o0x7fb80a0a57d8, C4<0>, C4<0>, C4<0>;
v0x600000394b40_0 .net8 "Bitline1", 0 0, p0x7fb80a0a5778;  1 drivers, strength-aware
v0x600000394bd0_0 .net8 "Bitline2", 0 0, p0x7fb80a0a57a8;  1 drivers, strength-aware
v0x600000394c60_0 .net "D", 0 0, L_0x60000011a1c0;  1 drivers
v0x600000394cf0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x600000394d80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x600000394e10_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000394ea0_0 name=_ivl_4
v0x600000394f30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000394fc0_0 .net "dffOut", 0 0, v0x600000394a20_0;  1 drivers
v0x600000395050_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ad250 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ad0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003947e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000394870_0 .net "d", 0 0, L_0x60000011a1c0;  alias, 1 drivers
v0x600000394900_0 .net "q", 0 0, v0x600000394a20_0;  alias, 1 drivers
v0x600000394990_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000394a20_0 .var "state", 0 0;
v0x600000394ab0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ad3c0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1dff0 .functor BUFT 1, v0x600000395320_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a5b68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e060 .functor BUFT 1, o0x7fb80a0a5b68, C4<0>, C4<0>, C4<0>;
v0x600000395440_0 .net8 "Bitline1", 0 0, p0x7fb80a0a5b08;  1 drivers, strength-aware
v0x6000003954d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0a5b38;  1 drivers, strength-aware
v0x600000395560_0 .net "D", 0 0, L_0x60000011a260;  1 drivers
v0x6000003955f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x600000395680_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x600000395710_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003957a0_0 name=_ivl_4
v0x600000395830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003958c0_0 .net "dffOut", 0 0, v0x600000395320_0;  1 drivers
v0x600000395950_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ad530 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ad3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003950e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000395170_0 .net "d", 0 0, L_0x60000011a260;  alias, 1 drivers
v0x600000395200_0 .net "q", 0 0, v0x600000395320_0;  alias, 1 drivers
v0x600000395290_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000395320_0 .var "state", 0 0;
v0x6000003953b0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ad6a0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e0d0 .functor BUFT 1, v0x600000395c20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a5ef8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e140 .functor BUFT 1, o0x7fb80a0a5ef8, C4<0>, C4<0>, C4<0>;
v0x600000395d40_0 .net8 "Bitline1", 0 0, p0x7fb80a0a5e98;  1 drivers, strength-aware
v0x600000395dd0_0 .net8 "Bitline2", 0 0, p0x7fb80a0a5ec8;  1 drivers, strength-aware
v0x600000395e60_0 .net "D", 0 0, L_0x60000011a300;  1 drivers
v0x600000395ef0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x600000395f80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x600000396010_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003960a0_0 name=_ivl_4
v0x600000396130_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003961c0_0 .net "dffOut", 0 0, v0x600000395c20_0;  1 drivers
v0x600000396250_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ad810 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ad6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003959e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000395a70_0 .net "d", 0 0, L_0x60000011a300;  alias, 1 drivers
v0x600000395b00_0 .net "q", 0 0, v0x600000395c20_0;  alias, 1 drivers
v0x600000395b90_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000395c20_0 .var "state", 0 0;
v0x600000395cb0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ad980 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e1b0 .functor BUFT 1, v0x600000396520_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a6288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e220 .functor BUFT 1, o0x7fb80a0a6288, C4<0>, C4<0>, C4<0>;
v0x600000396640_0 .net8 "Bitline1", 0 0, p0x7fb80a0a6228;  1 drivers, strength-aware
v0x6000003966d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0a6258;  1 drivers, strength-aware
v0x600000396760_0 .net "D", 0 0, L_0x60000011a3a0;  1 drivers
v0x6000003967f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x600000396880_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x600000396910_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003969a0_0 name=_ivl_4
v0x600000396a30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000396ac0_0 .net "dffOut", 0 0, v0x600000396520_0;  1 drivers
v0x600000396b50_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7adaf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ad980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003962e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000396370_0 .net "d", 0 0, L_0x60000011a3a0;  alias, 1 drivers
v0x600000396400_0 .net "q", 0 0, v0x600000396520_0;  alias, 1 drivers
v0x600000396490_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000396520_0 .var "state", 0 0;
v0x6000003965b0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7adc60 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e290 .functor BUFT 1, v0x600000396e20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a6618 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e300 .functor BUFT 1, o0x7fb80a0a6618, C4<0>, C4<0>, C4<0>;
v0x600000396f40_0 .net8 "Bitline1", 0 0, p0x7fb80a0a65b8;  1 drivers, strength-aware
v0x600000396fd0_0 .net8 "Bitline2", 0 0, p0x7fb80a0a65e8;  1 drivers, strength-aware
v0x600000397060_0 .net "D", 0 0, L_0x60000011a440;  1 drivers
v0x6000003970f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x600000397180_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x600000397210_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003972a0_0 name=_ivl_4
v0x600000397330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003973c0_0 .net "dffOut", 0 0, v0x600000396e20_0;  1 drivers
v0x600000397450_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7addd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7adc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000396be0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000396c70_0 .net "d", 0 0, L_0x60000011a440;  alias, 1 drivers
v0x600000396d00_0 .net "q", 0 0, v0x600000396e20_0;  alias, 1 drivers
v0x600000396d90_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000396e20_0 .var "state", 0 0;
v0x600000396eb0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7adf40 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e370 .functor BUFT 1, v0x600000397720_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a69a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e3e0 .functor BUFT 1, o0x7fb80a0a69a8, C4<0>, C4<0>, C4<0>;
v0x600000397840_0 .net8 "Bitline1", 0 0, p0x7fb80a0a6948;  1 drivers, strength-aware
v0x6000003978d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0a6978;  1 drivers, strength-aware
v0x600000397960_0 .net "D", 0 0, L_0x60000011a4e0;  1 drivers
v0x6000003979f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x600000397a80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x600000397b10_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x600000397ba0_0 name=_ivl_4
v0x600000397c30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000397cc0_0 .net "dffOut", 0 0, v0x600000397720_0;  1 drivers
v0x600000397d50_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ae0b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7adf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003974e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000397570_0 .net "d", 0 0, L_0x60000011a4e0;  alias, 1 drivers
v0x600000397600_0 .net "q", 0 0, v0x600000397720_0;  alias, 1 drivers
v0x600000397690_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x600000397720_0 .var "state", 0 0;
v0x6000003977b0_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ae220 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e450 .functor BUFT 1, v0x6000003a8090_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a6d38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e4c0 .functor BUFT 1, o0x7fb80a0a6d38, C4<0>, C4<0>, C4<0>;
v0x6000003a81b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a6cd8;  1 drivers, strength-aware
v0x6000003a8240_0 .net8 "Bitline2", 0 0, p0x7fb80a0a6d08;  1 drivers, strength-aware
v0x6000003a82d0_0 .net "D", 0 0, L_0x60000011a580;  1 drivers
v0x6000003a8360_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x6000003a83f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x6000003a8480_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a8510_0 name=_ivl_4
v0x6000003a85a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003a8630_0 .net "dffOut", 0 0, v0x6000003a8090_0;  1 drivers
v0x6000003a86c0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ae390 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ae220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000397de0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000397e70_0 .net "d", 0 0, L_0x60000011a580;  alias, 1 drivers
v0x600000397f00_0 .net "q", 0 0, v0x6000003a8090_0;  alias, 1 drivers
v0x6000003a8000_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003a8090_0 .var "state", 0 0;
v0x6000003a8120_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ae500 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e530 .functor BUFT 1, v0x6000003a8990_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a70c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e5a0 .functor BUFT 1, o0x7fb80a0a70c8, C4<0>, C4<0>, C4<0>;
v0x6000003a8ab0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a7068;  1 drivers, strength-aware
v0x6000003a8b40_0 .net8 "Bitline2", 0 0, p0x7fb80a0a7098;  1 drivers, strength-aware
v0x6000003a8bd0_0 .net "D", 0 0, L_0x60000011a620;  1 drivers
v0x6000003a8c60_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x6000003a8cf0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x6000003a8d80_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a8e10_0 name=_ivl_4
v0x6000003a8ea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003a8f30_0 .net "dffOut", 0 0, v0x6000003a8990_0;  1 drivers
v0x6000003a8fc0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ae670 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ae500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a8750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003a87e0_0 .net "d", 0 0, L_0x60000011a620;  alias, 1 drivers
v0x6000003a8870_0 .net "q", 0 0, v0x6000003a8990_0;  alias, 1 drivers
v0x6000003a8900_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003a8990_0 .var "state", 0 0;
v0x6000003a8a20_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7ae7e0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e610 .functor BUFT 1, v0x6000003a9290_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a7458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e680 .functor BUFT 1, o0x7fb80a0a7458, C4<0>, C4<0>, C4<0>;
v0x6000003a93b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a73f8;  1 drivers, strength-aware
v0x6000003a9440_0 .net8 "Bitline2", 0 0, p0x7fb80a0a7428;  1 drivers, strength-aware
v0x6000003a94d0_0 .net "D", 0 0, L_0x60000011a6c0;  1 drivers
v0x6000003a9560_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x6000003a95f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x6000003a9680_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a9710_0 name=_ivl_4
v0x6000003a97a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003a9830_0 .net "dffOut", 0 0, v0x6000003a9290_0;  1 drivers
v0x6000003a98c0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7ae950 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ae7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a9050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003a90e0_0 .net "d", 0 0, L_0x60000011a6c0;  alias, 1 drivers
v0x6000003a9170_0 .net "q", 0 0, v0x6000003a9290_0;  alias, 1 drivers
v0x6000003a9200_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003a9290_0 .var "state", 0 0;
v0x6000003a9320_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7aeac0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e6f0 .functor BUFT 1, v0x6000003a9b90_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a77e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e760 .functor BUFT 1, o0x7fb80a0a77e8, C4<0>, C4<0>, C4<0>;
v0x6000003a9cb0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a7788;  1 drivers, strength-aware
v0x6000003a9d40_0 .net8 "Bitline2", 0 0, p0x7fb80a0a77b8;  1 drivers, strength-aware
v0x6000003a9dd0_0 .net "D", 0 0, L_0x60000011a760;  1 drivers
v0x6000003a9e60_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x6000003a9ef0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x6000003a9f80_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003aa010_0 name=_ivl_4
v0x6000003aa0a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003aa130_0 .net "dffOut", 0 0, v0x6000003a9b90_0;  1 drivers
v0x6000003aa1c0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7aec30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7aeac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a9950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003a99e0_0 .net "d", 0 0, L_0x60000011a760;  alias, 1 drivers
v0x6000003a9a70_0 .net "q", 0 0, v0x6000003a9b90_0;  alias, 1 drivers
v0x6000003a9b00_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003a9b90_0 .var "state", 0 0;
v0x6000003a9c20_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7aeda0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e7d0 .functor BUFT 1, v0x6000003aa490_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a7b78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e840 .functor BUFT 1, o0x7fb80a0a7b78, C4<0>, C4<0>, C4<0>;
v0x6000003aa5b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a7b18;  1 drivers, strength-aware
v0x6000003aa640_0 .net8 "Bitline2", 0 0, p0x7fb80a0a7b48;  1 drivers, strength-aware
v0x6000003aa6d0_0 .net "D", 0 0, L_0x60000011a800;  1 drivers
v0x6000003aa760_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x6000003aa7f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x6000003aa880_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003aa910_0 name=_ivl_4
v0x6000003aa9a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003aaa30_0 .net "dffOut", 0 0, v0x6000003aa490_0;  1 drivers
v0x6000003aaac0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7aef10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7aeda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003aa250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003aa2e0_0 .net "d", 0 0, L_0x60000011a800;  alias, 1 drivers
v0x6000003aa370_0 .net "q", 0 0, v0x6000003aa490_0;  alias, 1 drivers
v0x6000003aa400_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003aa490_0 .var "state", 0 0;
v0x6000003aa520_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7af080 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7ac3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1e8b0 .functor BUFT 1, v0x6000003aad90_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0a7f08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1e920 .functor BUFT 1, o0x7fb80a0a7f08, C4<0>, C4<0>, C4<0>;
v0x6000003aaeb0_0 .net8 "Bitline1", 0 0, p0x7fb80a0a7ea8;  1 drivers, strength-aware
v0x6000003aaf40_0 .net8 "Bitline2", 0 0, p0x7fb80a0a7ed8;  1 drivers, strength-aware
v0x6000003aafd0_0 .net "D", 0 0, L_0x60000011a8a0;  1 drivers
v0x6000003ab060_0 .net "ReadEnable1", 0 0, L_0x7fb80aa310e0;  alias, 1 drivers
v0x6000003ab0f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31128;  alias, 1 drivers
v0x6000003ab180_0 .net "WriteEnable", 0 0, L_0x600001b57170;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ab210_0 name=_ivl_4
v0x6000003ab2a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ab330_0 .net "dffOut", 0 0, v0x6000003aad90_0;  1 drivers
v0x6000003ab3c0_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
S_0x7fb80a7af1f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7af080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003aab50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003aabe0_0 .net "d", 0 0, L_0x60000011a8a0;  alias, 1 drivers
v0x6000003aac70_0 .net "q", 0 0, v0x6000003aad90_0;  alias, 1 drivers
v0x6000003aad00_0 .net "rst", 0 0, L_0x600001b57100;  alias, 1 drivers
v0x6000003aad90_0 .var "state", 0 0;
v0x6000003aae20_0 .net "wen", 0 0, L_0x600001b57170;  alias, 1 drivers
S_0x7fb80a7af760 .scope module, "flg_reg0" "FLAG_reg" 4 213, 22 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 3 "flags";
    .port_info 5 /OUTPUT 1 "N_flag";
    .port_info 6 /OUTPUT 1 "Z_flag";
    .port_info 7 /OUTPUT 1 "V_flag";
L_0x600001b0c770 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b0c7e0 .functor AND 1, L_0x600001b0cee0, L_0x600000136260, C4<1>, C4<1>;
L_0x600001b0ca10 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b0ca80 .functor AND 1, L_0x600001b0cee0, L_0x600000136440, C4<1>, C4<1>;
L_0x600001b0ccb0 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b0cd20 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b0cd90 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b0ce00 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
v0x6000003adef0_0 .net "N_flag", 0 0, L_0x600000136760;  1 drivers
v0x6000003adf80_0 .net "V_flag", 0 0, L_0x6000001368a0;  1 drivers
v0x6000003ae010_0 .net "Z_flag", 0 0, L_0x6000001369e0;  1 drivers
v0x6000003ae0a0_0 .net *"_ivl_15", 1 0, L_0x6000001363a0;  1 drivers
v0x6000003ae130_0 .net *"_ivl_17", 0 0, L_0x600000136440;  1 drivers
v0x6000003ae1c0_0 .net *"_ivl_3", 1 0, L_0x6000001361c0;  1 drivers
v0x6000003ae250_0 .net *"_ivl_31", 0 0, L_0x600001b0cd20;  1 drivers
L_0x7fb80aa31f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003ae2e0_0 .net/2u *"_ivl_33", 0 0, L_0x7fb80aa31f38;  1 drivers
v0x6000003ae370_0 .net *"_ivl_36", 0 0, L_0x6000001366c0;  1 drivers
v0x6000003ae400_0 .net *"_ivl_39", 0 0, L_0x600001b0cd90;  1 drivers
L_0x7fb80aa31f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003ae490_0 .net/2u *"_ivl_41", 0 0, L_0x7fb80aa31f80;  1 drivers
v0x6000003ae520_0 .net *"_ivl_44", 0 0, L_0x600000136800;  1 drivers
v0x6000003ae5b0_0 .net *"_ivl_47", 0 0, L_0x600001b0ce00;  1 drivers
L_0x7fb80aa31fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003ae640_0 .net/2u *"_ivl_49", 0 0, L_0x7fb80aa31fc8;  1 drivers
v0x6000003ae6d0_0 .net *"_ivl_5", 0 0, L_0x600000136260;  1 drivers
v0x6000003ae760_0 .net *"_ivl_52", 0 0, L_0x600000136940;  1 drivers
v0x6000003ae7f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ae880_0 .net "en", 0 0, L_0x600001b0cee0;  1 drivers
v0x6000003ae910_0 .net "flagOuputs", 2 0, L_0x600000136620;  1 drivers
v0x6000003ae9a0_0 .net "flags", 2 0, L_0x6000001de4e0;  alias, 1 drivers
v0x6000003aea30_0 .net "opcode", 2 0, L_0x600000136b20;  1 drivers
v0x6000003aeac0_0 .net "rst_n", 0 0, v0x6000000f94d0_0;  alias, 1 drivers
L_0x6000001361c0 .part L_0x600000136b20, 1, 2;
L_0x600000136260 .reduce/nor L_0x6000001361c0;
L_0x600000136300 .part L_0x6000001de4e0, 2, 1;
L_0x6000001363a0 .part L_0x600000136b20, 1, 2;
L_0x600000136440 .reduce/nor L_0x6000001363a0;
L_0x6000001364e0 .part L_0x6000001de4e0, 1, 1;
L_0x600000136580 .part L_0x6000001de4e0, 0, 1;
L_0x600000136620 .concat8 [ 1 1 1 0], v0x6000003ada70_0, v0x6000003ad050_0, v0x6000003ac630_0;
L_0x6000001366c0 .part L_0x600000136620, 2, 1;
L_0x600000136760 .functor MUXZ 1, L_0x6000001366c0, L_0x7fb80aa31f38, L_0x600001b0cd20, C4<>;
L_0x600000136800 .part L_0x600000136620, 1, 1;
L_0x6000001368a0 .functor MUXZ 1, L_0x600000136800, L_0x7fb80aa31f80, L_0x600001b0cd90, C4<>;
L_0x600000136940 .part L_0x600000136620, 0, 1;
L_0x6000001369e0 .functor MUXZ 1, L_0x600000136940, L_0x7fb80aa31fc8, L_0x600001b0ce00, C4<>;
S_0x7fb80a7af8d0 .scope module, "regn" "BitReg" 22 12, 14 20 0, S_0x7fb80a7af760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001b0c620 .functor NOT 1, v0x6000000f9320_0, C4<0>, C4<0>, C4<0>;
L_0x600001b0c700 .functor NOT 1, v0x6000000f9320_0, C4<0>, C4<0>, C4<0>;
v0x6000003ac750_0 .net "D", 0 0, L_0x600000136300;  1 drivers
v0x6000003ac7e0_0 .net "Q", 0 0, v0x6000003ac630_0;  1 drivers
v0x6000003ac870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ac900_0 .net "interQ", 0 0, L_0x600001b0c5b0;  1 drivers
v0x6000003ac990_0 .net "rst", 0 0, L_0x600001b0c770;  1 drivers
v0x6000003aca20_0 .net "wen", 0 0, L_0x600001b0c7e0;  1 drivers
S_0x7fb80a7afa40 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7fb80a7af8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b0c5b0 .functor BUFZ 1, v0x6000003ac2d0_0, C4<0>, C4<0>, C4<0>;
v0x6000003ac090_0 .net "clk", 0 0, L_0x600001b0c620;  1 drivers
v0x6000003ac120_0 .net "d", 0 0, L_0x600000136300;  alias, 1 drivers
v0x6000003ac1b0_0 .net "q", 0 0, L_0x600001b0c5b0;  alias, 1 drivers
v0x6000003ac240_0 .net "rst", 0 0, L_0x600001b0c770;  alias, 1 drivers
v0x6000003ac2d0_0 .var "state", 0 0;
v0x6000003ac360_0 .net "wen", 0 0, L_0x600001b0c7e0;  alias, 1 drivers
E_0x600002a09280 .event posedge, v0x6000003ac090_0;
S_0x7fb80a7afbb0 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7fb80a7af8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ac3f0_0 .net "clk", 0 0, L_0x600001b0c700;  1 drivers
v0x6000003ac480_0 .net "d", 0 0, L_0x600001b0c5b0;  alias, 1 drivers
v0x6000003ac510_0 .net "q", 0 0, v0x6000003ac630_0;  alias, 1 drivers
v0x6000003ac5a0_0 .net "rst", 0 0, L_0x600001b0c770;  alias, 1 drivers
v0x6000003ac630_0 .var "state", 0 0;
v0x6000003ac6c0_0 .net "wen", 0 0, L_0x600001b0c7e0;  alias, 1 drivers
E_0x600002a09300 .event posedge, v0x6000003ac3f0_0;
S_0x7fb80a7afd20 .scope module, "regv" "BitReg" 22 14, 14 20 0, S_0x7fb80a7af760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001b0c8c0 .functor NOT 1, v0x6000000f9320_0, C4<0>, C4<0>, C4<0>;
L_0x600001b0c9a0 .functor NOT 1, v0x6000000f9320_0, C4<0>, C4<0>, C4<0>;
v0x6000003ad170_0 .net "D", 0 0, L_0x6000001364e0;  1 drivers
v0x6000003ad200_0 .net "Q", 0 0, v0x6000003ad050_0;  1 drivers
v0x6000003ad290_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003ad320_0 .net "interQ", 0 0, L_0x600001b0c850;  1 drivers
v0x6000003ad3b0_0 .net "rst", 0 0, L_0x600001b0ca10;  1 drivers
v0x6000003ad440_0 .net "wen", 0 0, L_0x600001b0ca80;  1 drivers
S_0x7fb80a7afe90 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7fb80a7afd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b0c850 .functor BUFZ 1, v0x6000003accf0_0, C4<0>, C4<0>, C4<0>;
v0x6000003acab0_0 .net "clk", 0 0, L_0x600001b0c8c0;  1 drivers
v0x6000003acb40_0 .net "d", 0 0, L_0x6000001364e0;  alias, 1 drivers
v0x6000003acbd0_0 .net "q", 0 0, L_0x600001b0c850;  alias, 1 drivers
v0x6000003acc60_0 .net "rst", 0 0, L_0x600001b0ca10;  alias, 1 drivers
v0x6000003accf0_0 .var "state", 0 0;
v0x6000003acd80_0 .net "wen", 0 0, L_0x600001b0ca80;  alias, 1 drivers
E_0x600002a09480 .event posedge, v0x6000003acab0_0;
S_0x7fb80a7b0000 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7fb80a7afd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ace10_0 .net "clk", 0 0, L_0x600001b0c9a0;  1 drivers
v0x6000003acea0_0 .net "d", 0 0, L_0x600001b0c850;  alias, 1 drivers
v0x6000003acf30_0 .net "q", 0 0, v0x6000003ad050_0;  alias, 1 drivers
v0x6000003acfc0_0 .net "rst", 0 0, L_0x600001b0ca10;  alias, 1 drivers
v0x6000003ad050_0 .var "state", 0 0;
v0x6000003ad0e0_0 .net "wen", 0 0, L_0x600001b0ca80;  alias, 1 drivers
E_0x600002a09500 .event posedge, v0x6000003ace10_0;
S_0x7fb80a7b0170 .scope module, "regz" "BitReg" 22 16, 14 20 0, S_0x7fb80a7af760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001b0cb60 .functor NOT 1, v0x6000000f9320_0, C4<0>, C4<0>, C4<0>;
L_0x600001b0cc40 .functor NOT 1, v0x6000000f9320_0, C4<0>, C4<0>, C4<0>;
v0x6000003adb90_0 .net "D", 0 0, L_0x600000136580;  1 drivers
v0x6000003adc20_0 .net "Q", 0 0, v0x6000003ada70_0;  1 drivers
v0x6000003adcb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003add40_0 .net "interQ", 0 0, L_0x600001b0caf0;  1 drivers
v0x6000003addd0_0 .net "rst", 0 0, L_0x600001b0ccb0;  1 drivers
v0x6000003ade60_0 .net "wen", 0 0, L_0x600001b0cee0;  alias, 1 drivers
S_0x7fb80a7b02e0 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7fb80a7b0170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b0caf0 .functor BUFZ 1, v0x6000003ad710_0, C4<0>, C4<0>, C4<0>;
v0x6000003ad4d0_0 .net "clk", 0 0, L_0x600001b0cb60;  1 drivers
v0x6000003ad560_0 .net "d", 0 0, L_0x600000136580;  alias, 1 drivers
v0x6000003ad5f0_0 .net "q", 0 0, L_0x600001b0caf0;  alias, 1 drivers
v0x6000003ad680_0 .net "rst", 0 0, L_0x600001b0ccb0;  alias, 1 drivers
v0x6000003ad710_0 .var "state", 0 0;
v0x6000003ad7a0_0 .net "wen", 0 0, L_0x600001b0cee0;  alias, 1 drivers
E_0x600002a09680 .event posedge, v0x6000003ad4d0_0;
S_0x7fb80a7b0450 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7fb80a7b0170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ad830_0 .net "clk", 0 0, L_0x600001b0cc40;  1 drivers
v0x6000003ad8c0_0 .net "d", 0 0, L_0x600001b0caf0;  alias, 1 drivers
v0x6000003ad950_0 .net "q", 0 0, v0x6000003ada70_0;  alias, 1 drivers
v0x6000003ad9e0_0 .net "rst", 0 0, L_0x600001b0ccb0;  alias, 1 drivers
v0x6000003ada70_0 .var "state", 0 0;
v0x6000003adb00_0 .net "wen", 0 0, L_0x600001b0cee0;  alias, 1 drivers
E_0x600002a09700 .event posedge, v0x6000003ad830_0;
S_0x7fb80a7b05c0 .scope module, "frwd_unit" "Forwarding_Unit" 4 301, 23 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X_M_RegWrite";
    .port_info 1 /INPUT 1 "X_M_MemWrite";
    .port_info 2 /INPUT 1 "M_W_RegWrite";
    .port_info 3 /INPUT 4 "X_M_reg_dest";
    .port_info 4 /INPUT 4 "M_W_reg_dest";
    .port_info 5 /INPUT 4 "D_X_reg_source1";
    .port_info 6 /INPUT 4 "D_X_reg_source2";
    .port_info 7 /INPUT 4 "X_M_reg_source2";
    .port_info 8 /OUTPUT 1 "EXtoEX_frwdA";
    .port_info 9 /OUTPUT 1 "EXtoEX_frwdB";
    .port_info 10 /OUTPUT 1 "MEMtoMEM_frwdB";
    .port_info 11 /OUTPUT 1 "MEMtoEX_frwdA";
    .port_info 12 /OUTPUT 1 "MEMtoEX_frwdB";
L_0x600001b22990 .functor AND 1, v0x6000003cd9e0_0, L_0x6000001de620, C4<1>, C4<1>;
L_0x600001b22a00 .functor NOT 1, L_0x6000001de6c0, C4<0>, C4<0>, C4<0>;
L_0x600001b22a70 .functor AND 1, L_0x600001b22990, L_0x600001b22a00, C4<1>, C4<1>;
L_0x600001b22ae0 .functor AND 1, v0x6000003cd9e0_0, L_0x6000001de760, C4<1>, C4<1>;
L_0x600001b22b50 .functor NOT 1, L_0x6000001de800, C4<0>, C4<0>, C4<0>;
L_0x600001b22bc0 .functor AND 1, L_0x600001b22ae0, L_0x600001b22b50, C4<1>, C4<1>;
L_0x600001b22c30 .functor AND 1, v0x6000003cd320_0, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b22ca0 .functor AND 1, L_0x600001b22c30, L_0x6000001de8a0, C4<1>, C4<1>;
L_0x600001b22d10 .functor NOT 1, L_0x6000001de940, C4<0>, C4<0>, C4<0>;
L_0x600001b22d80 .functor AND 1, L_0x600001b22ca0, L_0x600001b22d10, C4<1>, C4<1>;
L_0x600001b22df0 .functor AND 1, v0x60000031c510_0, L_0x6000001de9e0, C4<1>, C4<1>;
L_0x600001b22e60 .functor AND 1, v0x6000003cd9e0_0, L_0x6000001dea80, C4<1>, C4<1>;
L_0x600001b22ed0 .functor AND 1, L_0x600001b22e60, L_0x6000001deb20, C4<1>, C4<1>;
L_0x600001b22fb0 .functor NOT 1, L_0x600001b22ed0, C4<0>, C4<0>, C4<0>;
L_0x600001b23020 .functor AND 1, L_0x600001b22df0, L_0x600001b22fb0, C4<1>, C4<1>;
L_0x600001b22f40 .functor NOT 1, L_0x6000001debc0, C4<0>, C4<0>, C4<0>;
L_0x600001b23090 .functor AND 1, L_0x600001b23020, L_0x600001b22f40, C4<1>, C4<1>;
L_0x600001b23100 .functor AND 1, v0x60000031c510_0, L_0x6000001dec60, C4<1>, C4<1>;
L_0x600001b23170 .functor AND 1, v0x6000003cd9e0_0, L_0x6000001ded00, C4<1>, C4<1>;
L_0x600001b23250 .functor AND 1, L_0x600001b23170, L_0x6000001dee40, C4<1>, C4<1>;
L_0x600001b232c0 .functor NOT 1, L_0x600001b23250, C4<0>, C4<0>, C4<0>;
L_0x600001b23330 .functor AND 1, L_0x600001b23100, L_0x600001b232c0, C4<1>, C4<1>;
L_0x600001b233a0 .functor NOT 1, L_0x6000001deda0, C4<0>, C4<0>, C4<0>;
L_0x600001b23410 .functor AND 1, L_0x600001b23330, L_0x600001b233a0, C4<1>, C4<1>;
v0x6000003aeb50_0 .net "D_X_reg_source1", 3 0, L_0x60000016db80;  alias, 1 drivers
v0x6000003aebe0_0 .net "D_X_reg_source2", 3 0, L_0x60000016d860;  alias, 1 drivers
v0x6000003aec70_0 .net "EXtoEX_frwdA", 0 0, L_0x600001b22a70;  alias, 1 drivers
v0x6000003aed00_0 .net "EXtoEX_frwdB", 0 0, L_0x600001b22bc0;  alias, 1 drivers
v0x6000003aed90_0 .net "MEMtoEX_frwdA", 0 0, L_0x600001b23090;  alias, 1 drivers
v0x6000003aee20_0 .net "MEMtoEX_frwdB", 0 0, L_0x600001b23410;  alias, 1 drivers
v0x6000003aeeb0_0 .net "MEMtoMEM_frwdB", 0 0, L_0x600001b22d80;  alias, 1 drivers
v0x6000003aef40_0 .net "M_W_RegWrite", 0 0, v0x60000031c510_0;  alias, 1 drivers
v0x6000003aefd0_0 .net "M_W_reg_dest", 3 0, L_0x6000001df160;  alias, 1 drivers
v0x6000003af060_0 .net "X_M_MemWrite", 0 0, v0x6000003cd320_0;  alias, 1 drivers
v0x6000003af0f0_0 .net "X_M_RegWrite", 0 0, v0x6000003cd9e0_0;  alias, 1 drivers
v0x6000003af180_0 .net "X_M_reg_dest", 3 0, L_0x6000001c8c80;  alias, 1 drivers
v0x6000003af210_0 .net "X_M_reg_source2", 3 0, L_0x6000001c8fa0;  alias, 1 drivers
v0x6000003af2a0_0 .net *"_ivl_0", 0 0, L_0x6000001de620;  1 drivers
v0x6000003af330_0 .net *"_ivl_12", 0 0, L_0x6000001de760;  1 drivers
v0x6000003af3c0_0 .net *"_ivl_14", 0 0, L_0x600001b22ae0;  1 drivers
L_0x7fb80aa33ba0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003af450_0 .net/2u *"_ivl_16", 3 0, L_0x7fb80aa33ba0;  1 drivers
v0x6000003af4e0_0 .net *"_ivl_18", 0 0, L_0x6000001de800;  1 drivers
v0x6000003af570_0 .net *"_ivl_2", 0 0, L_0x600001b22990;  1 drivers
v0x6000003af600_0 .net *"_ivl_20", 0 0, L_0x600001b22b50;  1 drivers
v0x6000003af690_0 .net *"_ivl_24", 0 0, L_0x600001b22c30;  1 drivers
v0x6000003af720_0 .net *"_ivl_26", 0 0, L_0x6000001de8a0;  1 drivers
v0x6000003af7b0_0 .net *"_ivl_28", 0 0, L_0x600001b22ca0;  1 drivers
L_0x7fb80aa33be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003af840_0 .net/2u *"_ivl_30", 3 0, L_0x7fb80aa33be8;  1 drivers
v0x6000003af8d0_0 .net *"_ivl_32", 0 0, L_0x6000001de940;  1 drivers
v0x6000003af960_0 .net *"_ivl_34", 0 0, L_0x600001b22d10;  1 drivers
v0x6000003af9f0_0 .net *"_ivl_38", 0 0, L_0x6000001de9e0;  1 drivers
L_0x7fb80aa33b58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003afa80_0 .net/2u *"_ivl_4", 3 0, L_0x7fb80aa33b58;  1 drivers
v0x6000003afb10_0 .net *"_ivl_40", 0 0, L_0x600001b22df0;  1 drivers
v0x6000003afba0_0 .net *"_ivl_42", 0 0, L_0x6000001dea80;  1 drivers
v0x6000003afc30_0 .net *"_ivl_44", 0 0, L_0x600001b22e60;  1 drivers
L_0x7fb80aa33c30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003afcc0_0 .net/2u *"_ivl_46", 3 0, L_0x7fb80aa33c30;  1 drivers
v0x6000003afd50_0 .net *"_ivl_48", 0 0, L_0x6000001deb20;  1 drivers
v0x6000003afde0_0 .net *"_ivl_50", 0 0, L_0x600001b22ed0;  1 drivers
v0x6000003afe70_0 .net *"_ivl_52", 0 0, L_0x600001b22fb0;  1 drivers
v0x6000003aff00_0 .net *"_ivl_54", 0 0, L_0x600001b23020;  1 drivers
L_0x7fb80aa33c78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003a0000_0 .net/2u *"_ivl_56", 3 0, L_0x7fb80aa33c78;  1 drivers
v0x6000003a0090_0 .net *"_ivl_58", 0 0, L_0x6000001debc0;  1 drivers
v0x6000003a0120_0 .net *"_ivl_6", 0 0, L_0x6000001de6c0;  1 drivers
v0x6000003a01b0_0 .net *"_ivl_60", 0 0, L_0x600001b22f40;  1 drivers
v0x6000003a0240_0 .net *"_ivl_64", 0 0, L_0x6000001dec60;  1 drivers
v0x6000003a02d0_0 .net *"_ivl_66", 0 0, L_0x600001b23100;  1 drivers
v0x6000003a0360_0 .net *"_ivl_68", 0 0, L_0x6000001ded00;  1 drivers
v0x6000003a03f0_0 .net *"_ivl_70", 0 0, L_0x600001b23170;  1 drivers
L_0x7fb80aa33cc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003a0480_0 .net/2u *"_ivl_72", 3 0, L_0x7fb80aa33cc0;  1 drivers
v0x6000003a0510_0 .net *"_ivl_74", 0 0, L_0x6000001dee40;  1 drivers
v0x6000003a05a0_0 .net *"_ivl_76", 0 0, L_0x600001b23250;  1 drivers
v0x6000003a0630_0 .net *"_ivl_78", 0 0, L_0x600001b232c0;  1 drivers
v0x6000003a06c0_0 .net *"_ivl_8", 0 0, L_0x600001b22a00;  1 drivers
v0x6000003a0750_0 .net *"_ivl_80", 0 0, L_0x600001b23330;  1 drivers
L_0x7fb80aa33d08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003a07e0_0 .net/2u *"_ivl_82", 3 0, L_0x7fb80aa33d08;  1 drivers
v0x6000003a0870_0 .net *"_ivl_84", 0 0, L_0x6000001deda0;  1 drivers
v0x6000003a0900_0 .net *"_ivl_86", 0 0, L_0x600001b233a0;  1 drivers
L_0x6000001de620 .cmp/eq 4, L_0x6000001c8c80, L_0x60000016db80;
L_0x6000001de6c0 .cmp/eq 4, L_0x60000016db80, L_0x7fb80aa33b58;
L_0x6000001de760 .cmp/eq 4, L_0x6000001c8c80, L_0x60000016d860;
L_0x6000001de800 .cmp/eq 4, L_0x60000016d860, L_0x7fb80aa33ba0;
L_0x6000001de8a0 .cmp/eq 4, L_0x6000001df160, L_0x6000001c8fa0;
L_0x6000001de940 .cmp/eq 4, L_0x6000001df160, L_0x7fb80aa33be8;
L_0x6000001de9e0 .cmp/eq 4, L_0x6000001df160, L_0x60000016db80;
L_0x6000001dea80 .cmp/eq 4, L_0x6000001c8c80, L_0x60000016db80;
L_0x6000001deb20 .cmp/ne 4, L_0x6000001c8c80, L_0x7fb80aa33c30;
L_0x6000001debc0 .cmp/eq 4, L_0x6000001df160, L_0x7fb80aa33c78;
L_0x6000001dec60 .cmp/eq 4, L_0x6000001df160, L_0x60000016d860;
L_0x6000001ded00 .cmp/eq 4, L_0x6000001c8c80, L_0x60000016d860;
L_0x6000001dee40 .cmp/ne 4, L_0x6000001c8c80, L_0x7fb80aa33cc0;
L_0x6000001deda0 .cmp/eq 4, L_0x6000001df160, L_0x7fb80aa33d08;
S_0x7fb80a7b0930 .scope module, "hazard_detect0" "Data_Hazard_Detect" 4 218, 24 6 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 4 "D_X_destination_reg";
    .port_info 2 /INPUT 4 "D_source_reg";
    .port_info 3 /OUTPUT 1 "stall";
L_0x600001b0cf50 .functor AND 1, L_0x600000136d00, L_0x600000136da0, C4<1>, C4<1>;
v0x6000003a0990_0 .net "D_X_destination_reg", 3 0, L_0x60000016f2a0;  alias, 1 drivers
v0x6000003a0a20_0 .net "D_source_reg", 3 0, L_0x6000001588c0;  alias, 1 drivers
L_0x7fb80aa32010 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000003a0ab0_0 .net/2u *"_ivl_0", 3 0, L_0x7fb80aa32010;  1 drivers
v0x6000003a0b40_0 .net *"_ivl_2", 0 0, L_0x600000136d00;  1 drivers
v0x6000003a0bd0_0 .net *"_ivl_4", 0 0, L_0x600000136da0;  1 drivers
v0x6000003a0c60_0 .net "opcode", 3 0, L_0x600000136e40;  1 drivers
v0x6000003a0cf0_0 .net "stall", 0 0, L_0x600001b0cf50;  alias, 1 drivers
L_0x600000136d00 .cmp/eq 4, L_0x600000136e40, L_0x7fb80aa32010;
L_0x600000136da0 .cmp/eq 4, L_0x60000016f2a0, L_0x6000001588c0;
S_0x7fb80a7b0aa0 .scope module, "inst_memory" "memory1c" 4 123, 20 31 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x600002a099c0 .param/l "ADDR_WIDTH" 0 20 33, +C4<00000000000000000000000000010000>;
L_0x7fb80aa314d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b5faa0 .functor NOT 1, L_0x7fb80aa314d0, C4<0>, C4<0>, C4<0>;
L_0x7fb80aa31488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600001b5fa30 .functor AND 1, L_0x7fb80aa31488, L_0x600001b5faa0, C4<1>, C4<1>;
v0x6000003a0d80_0 .net *"_ivl_0", 0 0, L_0x600001b5faa0;  1 drivers
L_0x7fb80aa313b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000003a0e10_0 .net *"_ivl_11", 2 0, L_0x7fb80aa313b0;  1 drivers
v0x6000003a0ea0_0 .net *"_ivl_12", 15 0, L_0x600000101b80;  1 drivers
L_0x7fb80aa313f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000003a0f30_0 .net/2u *"_ivl_14", 15 0, L_0x7fb80aa313f8;  1 drivers
v0x6000003a0fc0_0 .net *"_ivl_2", 0 0, L_0x600001b5fa30;  1 drivers
v0x6000003a1050_0 .net *"_ivl_4", 15 0, L_0x600000101d60;  1 drivers
v0x6000003a10e0_0 .net *"_ivl_7", 14 0, L_0x600000101cc0;  1 drivers
v0x6000003a1170_0 .net *"_ivl_8", 17 0, L_0x600000101c20;  1 drivers
v0x6000003a1200_0 .net "addr", 15 0, L_0x600000101fe0;  alias, 1 drivers
v0x6000003a1290_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
L_0x7fb80aa31440 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000003a1320_0 .net "data_in", 15 0, L_0x7fb80aa31440;  1 drivers
v0x6000003a13b0_0 .net "data_out", 15 0, L_0x600000101ae0;  alias, 1 drivers
v0x6000003a1440_0 .net "enable", 0 0, L_0x7fb80aa31488;  1 drivers
v0x6000003a14d0_0 .var "loaded", 0 0;
v0x6000003a1560 .array "mem", 65535 0, 15 0;
L_0x7fb80aa31518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003a15f0_0 .net "rst", 0 0, L_0x7fb80aa31518;  1 drivers
v0x6000003a1680_0 .net "wr", 0 0, L_0x7fb80aa314d0;  1 drivers
L_0x600000101d60 .array/port v0x6000003a1560, L_0x600000101c20;
L_0x600000101cc0 .part L_0x600000101fe0, 1, 15;
L_0x600000101c20 .concat [ 15 3 0 0], L_0x600000101cc0, L_0x7fb80aa313b0;
L_0x600000101b80 .concat [ 16 0 0 0], L_0x600000101d60;
L_0x600000101ae0 .functor MUXZ 16, L_0x7fb80aa313f8, L_0x600000101b80, L_0x600001b5fa30, C4<>;
S_0x7fb80a7b0c10 .scope module, "pc0" "PC" 4 118, 25 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "next";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "PC";
L_0x600001b578e0 .functor NOT 1, v0x6000000f9320_0, C4<0>, C4<0>, C4<0>;
L_0x600001b57950 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b579c0 .functor NOT 1, v0x6000000f9320_0, C4<0>, C4<0>, C4<0>;
L_0x600001b57a30 .functor AND 1, L_0x600001b5fb80, L_0x600001b579c0, C4<1>, C4<1>;
L_0x600001b5fdb0 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b5fd40 .functor AND 1, L_0x600001b5fb80, v0x6000000f9320_0, C4<1>, C4<1>;
L_0x600001b5fcd0 .functor NOT 1, v0x6000000f94d0_0, C4<0>, C4<0>, C4<0>;
v0x6000003b3330_0 .net "PC", 15 0, L_0x600000101fe0;  alias, 1 drivers
v0x6000003b33c0_0 .net *"_ivl_20", 0 0, L_0x600001b5fcd0;  1 drivers
L_0x7fb80aa31320 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000003b3450_0 .net/2u *"_ivl_22", 15 0, L_0x7fb80aa31320;  1 drivers
v0x6000003b34e0_0 .net *"_ivl_25", 0 0, L_0x600000102120;  1 drivers
L_0x7fb80aa31368 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000003b3570_0 .net/2u *"_ivl_26", 15 0, L_0x7fb80aa31368;  1 drivers
v0x6000003b3600_0 .net *"_ivl_28", 15 0, L_0x600000102080;  1 drivers
v0x6000003b3690_0 .net *"_ivl_4", 0 0, L_0x600001b579c0;  1 drivers
o0x7fb80a0ae1a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003001d60 .island tran;
p0x7fb80a0ae1a8 .port I0x600003001d60, o0x7fb80a0ae1a8;
v0x6000003b3720_0 .net8 "blank1", 15 0, p0x7fb80a0ae1a8;  0 drivers, strength-aware
o0x7fb80a0b1d78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003001f00 .island tran;
p0x7fb80a0b1d78 .port I0x600003001f00, o0x7fb80a0b1d78;
v0x6000003b37b0_0 .net8 "blank2", 15 0, p0x7fb80a0b1d78;  0 drivers, strength-aware
v0x6000003b3840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b38d0_0 .net "en", 0 0, L_0x600001b5fb80;  1 drivers
o0x7fb80a0ae178 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003001c60 .island tran;
p0x7fb80a0ae178 .port I0x600003001c60, o0x7fb80a0ae178;
v0x6000003b3960_0 .net8 "internalPC1", 15 0, p0x7fb80a0ae178;  0 drivers, strength-aware
o0x7fb80a0b1d48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003001e40 .island tran;
p0x7fb80a0b1d48 .port I0x600003001e40, o0x7fb80a0b1d48;
v0x6000003b39f0_0 .net8 "internalPC2", 15 0, p0x7fb80a0b1d48;  0 drivers, strength-aware
v0x6000003b3a80_0 .net "next", 15 0, L_0x600000101e00;  alias, 1 drivers
v0x6000003b3b10_0 .net "rst_n", 0 0, v0x6000000f94d0_0;  alias, 1 drivers
L_0x600000102120 .reduce/and p0x7fb80a0b1d48;
L_0x600000102080 .functor MUXZ 16, p0x7fb80a0b1d48, L_0x7fb80aa31368, L_0x600000102120, C4<>;
L_0x600000101fe0 .functor MUXZ 16, L_0x600000102080, L_0x7fb80aa31320, L_0x600001b5fcd0, C4<>;
S_0x7fb80a7b0d80 .scope module, "reg0" "Register" 25 11, 14 100 0, S_0x7fb80a7b0c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003ba7f0_0 .net8 "Bitline1", 15 0, p0x7fb80a0ae178;  alias, 0 drivers, strength-aware
v0x6000003ba880_0 .net8 "Bitline2", 15 0, p0x7fb80a0ae1a8;  alias, 0 drivers, strength-aware
v0x6000003ba910_0 .net "D", 15 0, L_0x600000101e00;  alias, 1 drivers
L_0x7fb80aa31200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003ba9a0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  1 drivers
L_0x7fb80aa31248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003baa30_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  1 drivers
v0x6000003baac0_0 .net "WriteReg", 0 0, L_0x600001b57a30;  1 drivers
v0x6000003bab50_0 .net "clk", 0 0, L_0x600001b578e0;  1 drivers
v0x6000003babe0_0 .net "rst", 0 0, L_0x600001b57950;  1 drivers
L_0x60000011b340 .part L_0x600000101e00, 0, 1;
L_0x60000011b3e0 .part L_0x600000101e00, 1, 1;
L_0x60000011b480 .part L_0x600000101e00, 2, 1;
L_0x60000011b520 .part L_0x600000101e00, 3, 1;
L_0x60000011b5c0 .part L_0x600000101e00, 4, 1;
L_0x60000011b660 .part L_0x600000101e00, 5, 1;
L_0x60000011b700 .part L_0x600000101e00, 6, 1;
L_0x60000011b7a0 .part L_0x600000101e00, 7, 1;
L_0x60000011b840 .part L_0x600000101e00, 8, 1;
L_0x60000011b8e0 .part L_0x600000101e00, 9, 1;
L_0x60000011b980 .part L_0x600000101e00, 10, 1;
L_0x60000011ba20 .part L_0x600000101e00, 11, 1;
L_0x60000011bac0 .part L_0x600000101e00, 12, 1;
L_0x60000011bb60 .part L_0x600000101e00, 13, 1;
L_0x60000011bc00 .part L_0x600000101e00, 14, 1;
L_0x60000011bca0 .part L_0x600000101e00, 15, 1;
p0x7fb80a0aa998 .port I0x600003001c60, L_0x600001b1f790;
 .tranvp 16 1 0, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0aa998;
p0x7fb80a0aad88 .port I0x600003001c60, L_0x600001b1f870;
 .tranvp 16 1 1, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0aad88;
p0x7fb80a0ab118 .port I0x600003001c60, L_0x600001b1f950;
 .tranvp 16 1 2, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0ab118;
p0x7fb80a0ab4a8 .port I0x600003001c60, L_0x600001b1fa30;
 .tranvp 16 1 3, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0ab4a8;
p0x7fb80a0ab838 .port I0x600003001c60, L_0x600001b1fb10;
 .tranvp 16 1 4, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0ab838;
p0x7fb80a0abbc8 .port I0x600003001c60, L_0x600001b1fbf0;
 .tranvp 16 1 5, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0abbc8;
p0x7fb80a0abf58 .port I0x600003001c60, L_0x600001b1fcd0;
 .tranvp 16 1 6, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0abf58;
p0x7fb80a0ac2e8 .port I0x600003001c60, L_0x600001b1fdb0;
 .tranvp 16 1 7, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0ac2e8;
p0x7fb80a0ac678 .port I0x600003001c60, L_0x600001b1fe90;
 .tranvp 16 1 8, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0ac678;
p0x7fb80a0aca08 .port I0x600003001c60, L_0x600001b1ff70;
 .tranvp 16 1 9, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0aca08;
p0x7fb80a0acd98 .port I0x600003001c60, L_0x600001b38070;
 .tranvp 16 1 10, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0acd98;
p0x7fb80a0ad128 .port I0x600003001c60, L_0x600001b38150;
 .tranvp 16 1 11, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0ad128;
p0x7fb80a0ad4b8 .port I0x600003001c60, L_0x600001b38230;
 .tranvp 16 1 12, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0ad4b8;
p0x7fb80a0ad848 .port I0x600003001c60, L_0x600001b38310;
 .tranvp 16 1 13, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0ad848;
p0x7fb80a0adbd8 .port I0x600003001c60, L_0x600001b383f0;
 .tranvp 16 1 14, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0adbd8;
p0x7fb80a0adf68 .port I0x600003001c60, L_0x600001b384d0;
 .tranvp 16 1 15, I0x600003001c60, p0x7fb80a0ae178 p0x7fb80a0adf68;
p0x7fb80a0aa9c8 .port I0x600003001d60, L_0x600001b1f800;
 .tranvp 16 1 0, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0aa9c8;
p0x7fb80a0aadb8 .port I0x600003001d60, L_0x600001b1f8e0;
 .tranvp 16 1 1, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0aadb8;
p0x7fb80a0ab148 .port I0x600003001d60, L_0x600001b1f9c0;
 .tranvp 16 1 2, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0ab148;
p0x7fb80a0ab4d8 .port I0x600003001d60, L_0x600001b1faa0;
 .tranvp 16 1 3, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0ab4d8;
p0x7fb80a0ab868 .port I0x600003001d60, L_0x600001b1fb80;
 .tranvp 16 1 4, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0ab868;
p0x7fb80a0abbf8 .port I0x600003001d60, L_0x600001b1fc60;
 .tranvp 16 1 5, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0abbf8;
p0x7fb80a0abf88 .port I0x600003001d60, L_0x600001b1fd40;
 .tranvp 16 1 6, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0abf88;
p0x7fb80a0ac318 .port I0x600003001d60, L_0x600001b1fe20;
 .tranvp 16 1 7, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0ac318;
p0x7fb80a0ac6a8 .port I0x600003001d60, L_0x600001b1ff00;
 .tranvp 16 1 8, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0ac6a8;
p0x7fb80a0aca38 .port I0x600003001d60, L_0x600001b38000;
 .tranvp 16 1 9, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0aca38;
p0x7fb80a0acdc8 .port I0x600003001d60, L_0x600001b380e0;
 .tranvp 16 1 10, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0acdc8;
p0x7fb80a0ad158 .port I0x600003001d60, L_0x600001b381c0;
 .tranvp 16 1 11, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0ad158;
p0x7fb80a0ad4e8 .port I0x600003001d60, L_0x600001b382a0;
 .tranvp 16 1 12, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0ad4e8;
p0x7fb80a0ad878 .port I0x600003001d60, L_0x600001b38380;
 .tranvp 16 1 13, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0ad878;
p0x7fb80a0adc08 .port I0x600003001d60, L_0x600001b38460;
 .tranvp 16 1 14, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0adc08;
p0x7fb80a0adf98 .port I0x600003001d60, L_0x600001b38540;
 .tranvp 16 1 15, I0x600003001d60, p0x7fb80a0ae1a8 p0x7fb80a0adf98;
S_0x7fb80a7b0ef0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f790 .functor BUFT 1, v0x6000003a1950_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0aaa58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f800 .functor BUFT 1, o0x7fb80a0aaa58, C4<0>, C4<0>, C4<0>;
v0x6000003a1a70_0 .net8 "Bitline1", 0 0, p0x7fb80a0aa998;  1 drivers, strength-aware
v0x6000003a1b00_0 .net8 "Bitline2", 0 0, p0x7fb80a0aa9c8;  1 drivers, strength-aware
v0x6000003a1b90_0 .net "D", 0 0, L_0x60000011b340;  1 drivers
v0x6000003a1c20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a1cb0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a1d40_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a1dd0_0 name=_ivl_4
v0x6000003a1e60_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a1ef0_0 .net "dffOut", 0 0, v0x6000003a1950_0;  1 drivers
v0x6000003a1f80_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b1060 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b0ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a1710_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a17a0_0 .net "d", 0 0, L_0x60000011b340;  alias, 1 drivers
v0x6000003a1830_0 .net "q", 0 0, v0x6000003a1950_0;  alias, 1 drivers
v0x6000003a18c0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a1950_0 .var "state", 0 0;
v0x6000003a19e0_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
E_0x600002a09b40 .event posedge, v0x6000003a1710_0;
S_0x7fb80a7b11d0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f870 .functor BUFT 1, v0x6000003a2250_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0aade8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f8e0 .functor BUFT 1, o0x7fb80a0aade8, C4<0>, C4<0>, C4<0>;
v0x6000003a2370_0 .net8 "Bitline1", 0 0, p0x7fb80a0aad88;  1 drivers, strength-aware
v0x6000003a2400_0 .net8 "Bitline2", 0 0, p0x7fb80a0aadb8;  1 drivers, strength-aware
v0x6000003a2490_0 .net "D", 0 0, L_0x60000011b3e0;  1 drivers
v0x6000003a2520_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a25b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a2640_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a26d0_0 name=_ivl_4
v0x6000003a2760_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a27f0_0 .net "dffOut", 0 0, v0x6000003a2250_0;  1 drivers
v0x6000003a2880_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b1340 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b11d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a2010_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a20a0_0 .net "d", 0 0, L_0x60000011b3e0;  alias, 1 drivers
v0x6000003a2130_0 .net "q", 0 0, v0x6000003a2250_0;  alias, 1 drivers
v0x6000003a21c0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a2250_0 .var "state", 0 0;
v0x6000003a22e0_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b14b0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1f950 .functor BUFT 1, v0x6000003a2b50_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0ab178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1f9c0 .functor BUFT 1, o0x7fb80a0ab178, C4<0>, C4<0>, C4<0>;
v0x6000003a2c70_0 .net8 "Bitline1", 0 0, p0x7fb80a0ab118;  1 drivers, strength-aware
v0x6000003a2d00_0 .net8 "Bitline2", 0 0, p0x7fb80a0ab148;  1 drivers, strength-aware
v0x6000003a2d90_0 .net "D", 0 0, L_0x60000011b480;  1 drivers
v0x6000003a2e20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a2eb0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a2f40_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a2fd0_0 name=_ivl_4
v0x6000003a3060_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a30f0_0 .net "dffOut", 0 0, v0x6000003a2b50_0;  1 drivers
v0x6000003a3180_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b1620 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b14b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a2910_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a29a0_0 .net "d", 0 0, L_0x60000011b480;  alias, 1 drivers
v0x6000003a2a30_0 .net "q", 0 0, v0x6000003a2b50_0;  alias, 1 drivers
v0x6000003a2ac0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a2b50_0 .var "state", 0 0;
v0x6000003a2be0_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b1790 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1fa30 .functor BUFT 1, v0x6000003a3450_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0ab508 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1faa0 .functor BUFT 1, o0x7fb80a0ab508, C4<0>, C4<0>, C4<0>;
v0x6000003a3570_0 .net8 "Bitline1", 0 0, p0x7fb80a0ab4a8;  1 drivers, strength-aware
v0x6000003a3600_0 .net8 "Bitline2", 0 0, p0x7fb80a0ab4d8;  1 drivers, strength-aware
v0x6000003a3690_0 .net "D", 0 0, L_0x60000011b520;  1 drivers
v0x6000003a3720_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a37b0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a3840_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a38d0_0 name=_ivl_4
v0x6000003a3960_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a39f0_0 .net "dffOut", 0 0, v0x6000003a3450_0;  1 drivers
v0x6000003a3a80_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b1900 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b1790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a3210_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a32a0_0 .net "d", 0 0, L_0x60000011b520;  alias, 1 drivers
v0x6000003a3330_0 .net "q", 0 0, v0x6000003a3450_0;  alias, 1 drivers
v0x6000003a33c0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a3450_0 .var "state", 0 0;
v0x6000003a34e0_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b1a70 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1fb10 .functor BUFT 1, v0x6000003a3d50_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0ab898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1fb80 .functor BUFT 1, o0x7fb80a0ab898, C4<0>, C4<0>, C4<0>;
v0x6000003a3e70_0 .net8 "Bitline1", 0 0, p0x7fb80a0ab838;  1 drivers, strength-aware
v0x6000003a3f00_0 .net8 "Bitline2", 0 0, p0x7fb80a0ab868;  1 drivers, strength-aware
v0x6000003a4000_0 .net "D", 0 0, L_0x60000011b5c0;  1 drivers
v0x6000003a4090_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a4120_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a41b0_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a4240_0 name=_ivl_4
v0x6000003a42d0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a4360_0 .net "dffOut", 0 0, v0x6000003a3d50_0;  1 drivers
v0x6000003a43f0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b1be0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b1a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a3b10_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a3ba0_0 .net "d", 0 0, L_0x60000011b5c0;  alias, 1 drivers
v0x6000003a3c30_0 .net "q", 0 0, v0x6000003a3d50_0;  alias, 1 drivers
v0x6000003a3cc0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a3d50_0 .var "state", 0 0;
v0x6000003a3de0_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b1d50 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1fbf0 .functor BUFT 1, v0x6000003a46c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0abc28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1fc60 .functor BUFT 1, o0x7fb80a0abc28, C4<0>, C4<0>, C4<0>;
v0x6000003a47e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0abbc8;  1 drivers, strength-aware
v0x6000003a4870_0 .net8 "Bitline2", 0 0, p0x7fb80a0abbf8;  1 drivers, strength-aware
v0x6000003a4900_0 .net "D", 0 0, L_0x60000011b660;  1 drivers
v0x6000003a4990_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a4a20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a4ab0_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a4b40_0 name=_ivl_4
v0x6000003a4bd0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a4c60_0 .net "dffOut", 0 0, v0x6000003a46c0_0;  1 drivers
v0x6000003a4cf0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b1ec0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b1d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a4480_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a4510_0 .net "d", 0 0, L_0x60000011b660;  alias, 1 drivers
v0x6000003a45a0_0 .net "q", 0 0, v0x6000003a46c0_0;  alias, 1 drivers
v0x6000003a4630_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a46c0_0 .var "state", 0 0;
v0x6000003a4750_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b2030 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1fcd0 .functor BUFT 1, v0x6000003a4fc0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0abfb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1fd40 .functor BUFT 1, o0x7fb80a0abfb8, C4<0>, C4<0>, C4<0>;
v0x6000003a50e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0abf58;  1 drivers, strength-aware
v0x6000003a5170_0 .net8 "Bitline2", 0 0, p0x7fb80a0abf88;  1 drivers, strength-aware
v0x6000003a5200_0 .net "D", 0 0, L_0x60000011b700;  1 drivers
v0x6000003a5290_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a5320_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a53b0_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a5440_0 name=_ivl_4
v0x6000003a54d0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a5560_0 .net "dffOut", 0 0, v0x6000003a4fc0_0;  1 drivers
v0x6000003a55f0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b21a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b2030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a4d80_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a4e10_0 .net "d", 0 0, L_0x60000011b700;  alias, 1 drivers
v0x6000003a4ea0_0 .net "q", 0 0, v0x6000003a4fc0_0;  alias, 1 drivers
v0x6000003a4f30_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a4fc0_0 .var "state", 0 0;
v0x6000003a5050_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b2310 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1fdb0 .functor BUFT 1, v0x6000003a58c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0ac348 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1fe20 .functor BUFT 1, o0x7fb80a0ac348, C4<0>, C4<0>, C4<0>;
v0x6000003a59e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0ac2e8;  1 drivers, strength-aware
v0x6000003a5a70_0 .net8 "Bitline2", 0 0, p0x7fb80a0ac318;  1 drivers, strength-aware
v0x6000003a5b00_0 .net "D", 0 0, L_0x60000011b7a0;  1 drivers
v0x6000003a5b90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a5c20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a5cb0_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a5d40_0 name=_ivl_4
v0x6000003a5dd0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a5e60_0 .net "dffOut", 0 0, v0x6000003a58c0_0;  1 drivers
v0x6000003a5ef0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b2480 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b2310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a5680_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a5710_0 .net "d", 0 0, L_0x60000011b7a0;  alias, 1 drivers
v0x6000003a57a0_0 .net "q", 0 0, v0x6000003a58c0_0;  alias, 1 drivers
v0x6000003a5830_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a58c0_0 .var "state", 0 0;
v0x6000003a5950_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b25f0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1fe90 .functor BUFT 1, v0x6000003a61c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0ac6d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b1ff00 .functor BUFT 1, o0x7fb80a0ac6d8, C4<0>, C4<0>, C4<0>;
v0x6000003a62e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0ac678;  1 drivers, strength-aware
v0x6000003a6370_0 .net8 "Bitline2", 0 0, p0x7fb80a0ac6a8;  1 drivers, strength-aware
v0x6000003a6400_0 .net "D", 0 0, L_0x60000011b840;  1 drivers
v0x6000003a6490_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a6520_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a65b0_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a6640_0 name=_ivl_4
v0x6000003a66d0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a6760_0 .net "dffOut", 0 0, v0x6000003a61c0_0;  1 drivers
v0x6000003a67f0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b2760 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b25f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a5f80_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a6010_0 .net "d", 0 0, L_0x60000011b840;  alias, 1 drivers
v0x6000003a60a0_0 .net "q", 0 0, v0x6000003a61c0_0;  alias, 1 drivers
v0x6000003a6130_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a61c0_0 .var "state", 0 0;
v0x6000003a6250_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b2ed0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b1ff70 .functor BUFT 1, v0x6000003a6ac0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0aca68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38000 .functor BUFT 1, o0x7fb80a0aca68, C4<0>, C4<0>, C4<0>;
v0x6000003a6be0_0 .net8 "Bitline1", 0 0, p0x7fb80a0aca08;  1 drivers, strength-aware
v0x6000003a6c70_0 .net8 "Bitline2", 0 0, p0x7fb80a0aca38;  1 drivers, strength-aware
v0x6000003a6d00_0 .net "D", 0 0, L_0x60000011b8e0;  1 drivers
v0x6000003a6d90_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a6e20_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a6eb0_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a6f40_0 name=_ivl_4
v0x6000003a6fd0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a7060_0 .net "dffOut", 0 0, v0x6000003a6ac0_0;  1 drivers
v0x6000003a70f0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b3040 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b2ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a6880_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a6910_0 .net "d", 0 0, L_0x60000011b8e0;  alias, 1 drivers
v0x6000003a69a0_0 .net "q", 0 0, v0x6000003a6ac0_0;  alias, 1 drivers
v0x6000003a6a30_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a6ac0_0 .var "state", 0 0;
v0x6000003a6b50_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b31b0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38070 .functor BUFT 1, v0x6000003a73c0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0acdf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b380e0 .functor BUFT 1, o0x7fb80a0acdf8, C4<0>, C4<0>, C4<0>;
v0x6000003a74e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0acd98;  1 drivers, strength-aware
v0x6000003a7570_0 .net8 "Bitline2", 0 0, p0x7fb80a0acdc8;  1 drivers, strength-aware
v0x6000003a7600_0 .net "D", 0 0, L_0x60000011b980;  1 drivers
v0x6000003a7690_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003a7720_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003a77b0_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a7840_0 name=_ivl_4
v0x6000003a78d0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a7960_0 .net "dffOut", 0 0, v0x6000003a73c0_0;  1 drivers
v0x6000003a79f0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b3320 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b31b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a7180_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a7210_0 .net "d", 0 0, L_0x60000011b980;  alias, 1 drivers
v0x6000003a72a0_0 .net "q", 0 0, v0x6000003a73c0_0;  alias, 1 drivers
v0x6000003a7330_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a73c0_0 .var "state", 0 0;
v0x6000003a7450_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b3490 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38150 .functor BUFT 1, v0x6000003a7cc0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0ad188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b381c0 .functor BUFT 1, o0x7fb80a0ad188, C4<0>, C4<0>, C4<0>;
v0x6000003a7de0_0 .net8 "Bitline1", 0 0, p0x7fb80a0ad128;  1 drivers, strength-aware
v0x6000003a7e70_0 .net8 "Bitline2", 0 0, p0x7fb80a0ad158;  1 drivers, strength-aware
v0x6000003a7f00_0 .net "D", 0 0, L_0x60000011ba20;  1 drivers
v0x6000003b8000_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003b8090_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003b8120_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b81b0_0 name=_ivl_4
v0x6000003b8240_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003b82d0_0 .net "dffOut", 0 0, v0x6000003a7cc0_0;  1 drivers
v0x6000003b8360_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b3600 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b3490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a7a80_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003a7b10_0 .net "d", 0 0, L_0x60000011ba20;  alias, 1 drivers
v0x6000003a7ba0_0 .net "q", 0 0, v0x6000003a7cc0_0;  alias, 1 drivers
v0x6000003a7c30_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003a7cc0_0 .var "state", 0 0;
v0x6000003a7d50_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b3770 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38230 .functor BUFT 1, v0x6000003b8630_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0ad518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b382a0 .functor BUFT 1, o0x7fb80a0ad518, C4<0>, C4<0>, C4<0>;
v0x6000003b8750_0 .net8 "Bitline1", 0 0, p0x7fb80a0ad4b8;  1 drivers, strength-aware
v0x6000003b87e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0ad4e8;  1 drivers, strength-aware
v0x6000003b8870_0 .net "D", 0 0, L_0x60000011bac0;  1 drivers
v0x6000003b8900_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003b8990_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003b8a20_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b8ab0_0 name=_ivl_4
v0x6000003b8b40_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003b8bd0_0 .net "dffOut", 0 0, v0x6000003b8630_0;  1 drivers
v0x6000003b8c60_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b38e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b3770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b83f0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003b8480_0 .net "d", 0 0, L_0x60000011bac0;  alias, 1 drivers
v0x6000003b8510_0 .net "q", 0 0, v0x6000003b8630_0;  alias, 1 drivers
v0x6000003b85a0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003b8630_0 .var "state", 0 0;
v0x6000003b86c0_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b3a50 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38310 .functor BUFT 1, v0x6000003b8f30_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0ad8a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38380 .functor BUFT 1, o0x7fb80a0ad8a8, C4<0>, C4<0>, C4<0>;
v0x6000003b9050_0 .net8 "Bitline1", 0 0, p0x7fb80a0ad848;  1 drivers, strength-aware
v0x6000003b90e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0ad878;  1 drivers, strength-aware
v0x6000003b9170_0 .net "D", 0 0, L_0x60000011bb60;  1 drivers
v0x6000003b9200_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003b9290_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003b9320_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b93b0_0 name=_ivl_4
v0x6000003b9440_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003b94d0_0 .net "dffOut", 0 0, v0x6000003b8f30_0;  1 drivers
v0x6000003b9560_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b3bc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b3a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b8cf0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003b8d80_0 .net "d", 0 0, L_0x60000011bb60;  alias, 1 drivers
v0x6000003b8e10_0 .net "q", 0 0, v0x6000003b8f30_0;  alias, 1 drivers
v0x6000003b8ea0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003b8f30_0 .var "state", 0 0;
v0x6000003b8fc0_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b3d30 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b383f0 .functor BUFT 1, v0x6000003b9830_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0adc38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38460 .functor BUFT 1, o0x7fb80a0adc38, C4<0>, C4<0>, C4<0>;
v0x6000003b9950_0 .net8 "Bitline1", 0 0, p0x7fb80a0adbd8;  1 drivers, strength-aware
v0x6000003b99e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0adc08;  1 drivers, strength-aware
v0x6000003b9a70_0 .net "D", 0 0, L_0x60000011bc00;  1 drivers
v0x6000003b9b00_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003b9b90_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003b9c20_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b9cb0_0 name=_ivl_4
v0x6000003b9d40_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003b9dd0_0 .net "dffOut", 0 0, v0x6000003b9830_0;  1 drivers
v0x6000003b9e60_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b3ea0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b95f0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003b9680_0 .net "d", 0 0, L_0x60000011bc00;  alias, 1 drivers
v0x6000003b9710_0 .net "q", 0 0, v0x6000003b9830_0;  alias, 1 drivers
v0x6000003b97a0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003b9830_0 .var "state", 0 0;
v0x6000003b98c0_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b4010 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b384d0 .functor BUFT 1, v0x6000003ba130_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0adfc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38540 .functor BUFT 1, o0x7fb80a0adfc8, C4<0>, C4<0>, C4<0>;
v0x6000003ba250_0 .net8 "Bitline1", 0 0, p0x7fb80a0adf68;  1 drivers, strength-aware
v0x6000003ba2e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0adf98;  1 drivers, strength-aware
v0x6000003ba370_0 .net "D", 0 0, L_0x60000011bca0;  1 drivers
v0x6000003ba400_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31200;  alias, 1 drivers
v0x6000003ba490_0 .net "ReadEnable2", 0 0, L_0x7fb80aa31248;  alias, 1 drivers
v0x6000003ba520_0 .net "WriteEnable", 0 0, L_0x600001b57a30;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ba5b0_0 name=_ivl_4
v0x6000003ba640_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003ba6d0_0 .net "dffOut", 0 0, v0x6000003ba130_0;  1 drivers
v0x6000003ba760_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
S_0x7fb80a7b4180 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b4010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b9ef0_0 .net "clk", 0 0, L_0x600001b578e0;  alias, 1 drivers
v0x6000003b9f80_0 .net "d", 0 0, L_0x60000011bca0;  alias, 1 drivers
v0x6000003ba010_0 .net "q", 0 0, v0x6000003ba130_0;  alias, 1 drivers
v0x6000003ba0a0_0 .net "rst", 0 0, L_0x600001b57950;  alias, 1 drivers
v0x6000003ba130_0 .var "state", 0 0;
v0x6000003ba1c0_0 .net "wen", 0 0, L_0x600001b57a30;  alias, 1 drivers
S_0x7fb80a7b28d0 .scope module, "reg1" "Register" 25 22, 14 100 0, S_0x7fb80a7b0c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003b2eb0_0 .net8 "Bitline1", 15 0, p0x7fb80a0b1d48;  alias, 0 drivers, strength-aware
v0x6000003b2f40_0 .net8 "Bitline2", 15 0, p0x7fb80a0b1d78;  alias, 0 drivers, strength-aware
v0x6000003b2fd0_0 .net8 "D", 15 0, p0x7fb80a0ae178;  alias, 0 drivers, strength-aware
L_0x7fb80aa31290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003b3060_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  1 drivers
L_0x7fb80aa312d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003b30f0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  1 drivers
v0x6000003b3180_0 .net "WriteReg", 0 0, L_0x600001b5fd40;  1 drivers
v0x6000003b3210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b32a0_0 .net "rst", 0 0, L_0x600001b5fdb0;  1 drivers
L_0x60000011bd40 .part p0x7fb80a0ae178, 0, 1;
L_0x60000011bde0 .part p0x7fb80a0ae178, 1, 1;
L_0x60000011be80 .part p0x7fb80a0ae178, 2, 1;
L_0x60000011bf20 .part p0x7fb80a0ae178, 3, 1;
L_0x6000001003c0 .part p0x7fb80a0ae178, 4, 1;
L_0x600000100320 .part p0x7fb80a0ae178, 5, 1;
L_0x600000100280 .part p0x7fb80a0ae178, 6, 1;
L_0x6000001001e0 .part p0x7fb80a0ae178, 7, 1;
L_0x600000100140 .part p0x7fb80a0ae178, 8, 1;
L_0x6000001000a0 .part p0x7fb80a0ae178, 9, 1;
L_0x600000100000 .part p0x7fb80a0ae178, 10, 1;
L_0x600000102440 .part p0x7fb80a0ae178, 11, 1;
L_0x6000001023a0 .part p0x7fb80a0ae178, 12, 1;
L_0x600000102300 .part p0x7fb80a0ae178, 13, 1;
L_0x600000102260 .part p0x7fb80a0ae178, 14, 1;
L_0x6000001021c0 .part p0x7fb80a0ae178, 15, 1;
p0x7fb80a0ae568 .port I0x600003001e40, L_0x600001b385b0;
 .tranvp 16 1 0, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0ae568;
p0x7fb80a0ae958 .port I0x600003001e40, L_0x600001b38690;
 .tranvp 16 1 1, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0ae958;
p0x7fb80a0aece8 .port I0x600003001e40, L_0x600001b38770;
 .tranvp 16 1 2, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0aece8;
p0x7fb80a0af078 .port I0x600003001e40, L_0x600001b38850;
 .tranvp 16 1 3, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0af078;
p0x7fb80a0af408 .port I0x600003001e40, L_0x600001b38930;
 .tranvp 16 1 4, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0af408;
p0x7fb80a0af798 .port I0x600003001e40, L_0x600001b38a10;
 .tranvp 16 1 5, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0af798;
p0x7fb80a0afb28 .port I0x600003001e40, L_0x600001b38af0;
 .tranvp 16 1 6, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0afb28;
p0x7fb80a0afeb8 .port I0x600003001e40, L_0x600001b38bd0;
 .tranvp 16 1 7, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0afeb8;
p0x7fb80a0b0248 .port I0x600003001e40, L_0x600001b38cb0;
 .tranvp 16 1 8, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0b0248;
p0x7fb80a0b05d8 .port I0x600003001e40, L_0x600001b38d90;
 .tranvp 16 1 9, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0b05d8;
p0x7fb80a0b0968 .port I0x600003001e40, L_0x600001b38e70;
 .tranvp 16 1 10, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0b0968;
p0x7fb80a0b0cf8 .port I0x600003001e40, L_0x600001b38f50;
 .tranvp 16 1 11, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0b0cf8;
p0x7fb80a0b1088 .port I0x600003001e40, L_0x600001b39030;
 .tranvp 16 1 12, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0b1088;
p0x7fb80a0b1418 .port I0x600003001e40, L_0x600001b39110;
 .tranvp 16 1 13, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0b1418;
p0x7fb80a0b17a8 .port I0x600003001e40, L_0x600001b391f0;
 .tranvp 16 1 14, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0b17a8;
p0x7fb80a0b1b38 .port I0x600003001e40, L_0x600001b392d0;
 .tranvp 16 1 15, I0x600003001e40, p0x7fb80a0b1d48 p0x7fb80a0b1b38;
p0x7fb80a0ae598 .port I0x600003001f00, L_0x600001b38620;
 .tranvp 16 1 0, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0ae598;
p0x7fb80a0ae988 .port I0x600003001f00, L_0x600001b38700;
 .tranvp 16 1 1, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0ae988;
p0x7fb80a0aed18 .port I0x600003001f00, L_0x600001b387e0;
 .tranvp 16 1 2, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0aed18;
p0x7fb80a0af0a8 .port I0x600003001f00, L_0x600001b388c0;
 .tranvp 16 1 3, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0af0a8;
p0x7fb80a0af438 .port I0x600003001f00, L_0x600001b389a0;
 .tranvp 16 1 4, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0af438;
p0x7fb80a0af7c8 .port I0x600003001f00, L_0x600001b38a80;
 .tranvp 16 1 5, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0af7c8;
p0x7fb80a0afb58 .port I0x600003001f00, L_0x600001b38b60;
 .tranvp 16 1 6, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0afb58;
p0x7fb80a0afee8 .port I0x600003001f00, L_0x600001b38c40;
 .tranvp 16 1 7, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0afee8;
p0x7fb80a0b0278 .port I0x600003001f00, L_0x600001b38d20;
 .tranvp 16 1 8, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0b0278;
p0x7fb80a0b0608 .port I0x600003001f00, L_0x600001b38e00;
 .tranvp 16 1 9, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0b0608;
p0x7fb80a0b0998 .port I0x600003001f00, L_0x600001b38ee0;
 .tranvp 16 1 10, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0b0998;
p0x7fb80a0b0d28 .port I0x600003001f00, L_0x600001b38fc0;
 .tranvp 16 1 11, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0b0d28;
p0x7fb80a0b10b8 .port I0x600003001f00, L_0x600001b390a0;
 .tranvp 16 1 12, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0b10b8;
p0x7fb80a0b1448 .port I0x600003001f00, L_0x600001b39180;
 .tranvp 16 1 13, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0b1448;
p0x7fb80a0b17d8 .port I0x600003001f00, L_0x600001b39260;
 .tranvp 16 1 14, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0b17d8;
p0x7fb80a0b1b68 .port I0x600003001f00, L_0x600001b39340;
 .tranvp 16 1 15, I0x600003001f00, p0x7fb80a0b1d78 p0x7fb80a0b1b68;
S_0x7fb80a7b2a40 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b385b0 .functor BUFT 1, v0x6000003baeb0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0ae628 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38620 .functor BUFT 1, o0x7fb80a0ae628, C4<0>, C4<0>, C4<0>;
v0x6000003bafd0_0 .net8 "Bitline1", 0 0, p0x7fb80a0ae568;  1 drivers, strength-aware
v0x6000003bb060_0 .net8 "Bitline2", 0 0, p0x7fb80a0ae598;  1 drivers, strength-aware
v0x6000003bb0f0_0 .net "D", 0 0, L_0x60000011bd40;  1 drivers
v0x6000003bb180_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003bb210_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003bb2a0_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bb330_0 name=_ivl_4
v0x6000003bb3c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bb450_0 .net "dffOut", 0 0, v0x6000003baeb0_0;  1 drivers
v0x6000003bb4e0_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b2bb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b2a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bac70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bad00_0 .net "d", 0 0, L_0x60000011bd40;  alias, 1 drivers
v0x6000003bad90_0 .net "q", 0 0, v0x6000003baeb0_0;  alias, 1 drivers
v0x6000003bae20_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003baeb0_0 .var "state", 0 0;
v0x6000003baf40_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b2d20 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38690 .functor BUFT 1, v0x6000003bb7b0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0ae9b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38700 .functor BUFT 1, o0x7fb80a0ae9b8, C4<0>, C4<0>, C4<0>;
v0x6000003bb8d0_0 .net8 "Bitline1", 0 0, p0x7fb80a0ae958;  1 drivers, strength-aware
v0x6000003bb960_0 .net8 "Bitline2", 0 0, p0x7fb80a0ae988;  1 drivers, strength-aware
v0x6000003bb9f0_0 .net "D", 0 0, L_0x60000011bde0;  1 drivers
v0x6000003bba80_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003bbb10_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003bbba0_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bbc30_0 name=_ivl_4
v0x6000003bbcc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bbd50_0 .net "dffOut", 0 0, v0x6000003bb7b0_0;  1 drivers
v0x6000003bbde0_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b46f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b2d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bb570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bb600_0 .net "d", 0 0, L_0x60000011bde0;  alias, 1 drivers
v0x6000003bb690_0 .net "q", 0 0, v0x6000003bb7b0_0;  alias, 1 drivers
v0x6000003bb720_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003bb7b0_0 .var "state", 0 0;
v0x6000003bb840_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b4860 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38770 .functor BUFT 1, v0x6000003bc120_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0aed48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b387e0 .functor BUFT 1, o0x7fb80a0aed48, C4<0>, C4<0>, C4<0>;
v0x6000003bc240_0 .net8 "Bitline1", 0 0, p0x7fb80a0aece8;  1 drivers, strength-aware
v0x6000003bc2d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0aed18;  1 drivers, strength-aware
v0x6000003bc360_0 .net "D", 0 0, L_0x60000011be80;  1 drivers
v0x6000003bc3f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003bc480_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003bc510_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bc5a0_0 name=_ivl_4
v0x6000003bc630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bc6c0_0 .net "dffOut", 0 0, v0x6000003bc120_0;  1 drivers
v0x6000003bc750_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b49d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b4860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bbe70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bbf00_0 .net "d", 0 0, L_0x60000011be80;  alias, 1 drivers
v0x6000003bc000_0 .net "q", 0 0, v0x6000003bc120_0;  alias, 1 drivers
v0x6000003bc090_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003bc120_0 .var "state", 0 0;
v0x6000003bc1b0_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b4b40 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38850 .functor BUFT 1, v0x6000003bca20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0af0d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b388c0 .functor BUFT 1, o0x7fb80a0af0d8, C4<0>, C4<0>, C4<0>;
v0x6000003bcb40_0 .net8 "Bitline1", 0 0, p0x7fb80a0af078;  1 drivers, strength-aware
v0x6000003bcbd0_0 .net8 "Bitline2", 0 0, p0x7fb80a0af0a8;  1 drivers, strength-aware
v0x6000003bcc60_0 .net "D", 0 0, L_0x60000011bf20;  1 drivers
v0x6000003bccf0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003bcd80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003bce10_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bcea0_0 name=_ivl_4
v0x6000003bcf30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bcfc0_0 .net "dffOut", 0 0, v0x6000003bca20_0;  1 drivers
v0x6000003bd050_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b4cb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b4b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bc7e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bc870_0 .net "d", 0 0, L_0x60000011bf20;  alias, 1 drivers
v0x6000003bc900_0 .net "q", 0 0, v0x6000003bca20_0;  alias, 1 drivers
v0x6000003bc990_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003bca20_0 .var "state", 0 0;
v0x6000003bcab0_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b4e20 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38930 .functor BUFT 1, v0x6000003bd320_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0af468 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b389a0 .functor BUFT 1, o0x7fb80a0af468, C4<0>, C4<0>, C4<0>;
v0x6000003bd440_0 .net8 "Bitline1", 0 0, p0x7fb80a0af408;  1 drivers, strength-aware
v0x6000003bd4d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0af438;  1 drivers, strength-aware
v0x6000003bd560_0 .net "D", 0 0, L_0x6000001003c0;  1 drivers
v0x6000003bd5f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003bd680_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003bd710_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bd7a0_0 name=_ivl_4
v0x6000003bd830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bd8c0_0 .net "dffOut", 0 0, v0x6000003bd320_0;  1 drivers
v0x6000003bd950_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b4f90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b4e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bd0e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bd170_0 .net "d", 0 0, L_0x6000001003c0;  alias, 1 drivers
v0x6000003bd200_0 .net "q", 0 0, v0x6000003bd320_0;  alias, 1 drivers
v0x6000003bd290_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003bd320_0 .var "state", 0 0;
v0x6000003bd3b0_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b5100 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38a10 .functor BUFT 1, v0x6000003bdc20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0af7f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38a80 .functor BUFT 1, o0x7fb80a0af7f8, C4<0>, C4<0>, C4<0>;
v0x6000003bdd40_0 .net8 "Bitline1", 0 0, p0x7fb80a0af798;  1 drivers, strength-aware
v0x6000003bddd0_0 .net8 "Bitline2", 0 0, p0x7fb80a0af7c8;  1 drivers, strength-aware
v0x6000003bde60_0 .net "D", 0 0, L_0x600000100320;  1 drivers
v0x6000003bdef0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003bdf80_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003be010_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003be0a0_0 name=_ivl_4
v0x6000003be130_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003be1c0_0 .net "dffOut", 0 0, v0x6000003bdc20_0;  1 drivers
v0x6000003be250_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b5270 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b5100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bd9e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bda70_0 .net "d", 0 0, L_0x600000100320;  alias, 1 drivers
v0x6000003bdb00_0 .net "q", 0 0, v0x6000003bdc20_0;  alias, 1 drivers
v0x6000003bdb90_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003bdc20_0 .var "state", 0 0;
v0x6000003bdcb0_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b53e0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38af0 .functor BUFT 1, v0x6000003be520_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0afb88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38b60 .functor BUFT 1, o0x7fb80a0afb88, C4<0>, C4<0>, C4<0>;
v0x6000003be640_0 .net8 "Bitline1", 0 0, p0x7fb80a0afb28;  1 drivers, strength-aware
v0x6000003be6d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0afb58;  1 drivers, strength-aware
v0x6000003be760_0 .net "D", 0 0, L_0x600000100280;  1 drivers
v0x6000003be7f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003be880_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003be910_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003be9a0_0 name=_ivl_4
v0x6000003bea30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003beac0_0 .net "dffOut", 0 0, v0x6000003be520_0;  1 drivers
v0x6000003beb50_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b5550 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b53e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003be2e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003be370_0 .net "d", 0 0, L_0x600000100280;  alias, 1 drivers
v0x6000003be400_0 .net "q", 0 0, v0x6000003be520_0;  alias, 1 drivers
v0x6000003be490_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003be520_0 .var "state", 0 0;
v0x6000003be5b0_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b56c0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38bd0 .functor BUFT 1, v0x6000003bee20_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0aff18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38c40 .functor BUFT 1, o0x7fb80a0aff18, C4<0>, C4<0>, C4<0>;
v0x6000003bef40_0 .net8 "Bitline1", 0 0, p0x7fb80a0afeb8;  1 drivers, strength-aware
v0x6000003befd0_0 .net8 "Bitline2", 0 0, p0x7fb80a0afee8;  1 drivers, strength-aware
v0x6000003bf060_0 .net "D", 0 0, L_0x6000001001e0;  1 drivers
v0x6000003bf0f0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003bf180_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003bf210_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bf2a0_0 name=_ivl_4
v0x6000003bf330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bf3c0_0 .net "dffOut", 0 0, v0x6000003bee20_0;  1 drivers
v0x6000003bf450_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b5830 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b56c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bebe0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bec70_0 .net "d", 0 0, L_0x6000001001e0;  alias, 1 drivers
v0x6000003bed00_0 .net "q", 0 0, v0x6000003bee20_0;  alias, 1 drivers
v0x6000003bed90_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003bee20_0 .var "state", 0 0;
v0x6000003beeb0_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b59a0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38cb0 .functor BUFT 1, v0x6000003bf720_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0b02a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38d20 .functor BUFT 1, o0x7fb80a0b02a8, C4<0>, C4<0>, C4<0>;
v0x600000340fc0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b0248;  1 drivers, strength-aware
v0x600000340e10_0 .net8 "Bitline2", 0 0, p0x7fb80a0b0278;  1 drivers, strength-aware
v0x600000340bd0_0 .net "D", 0 0, L_0x600000100140;  1 drivers
v0x600000340a20_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003407e0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x600000340630_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003403f0_0 name=_ivl_4
v0x600000340240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000340000_0 .net "dffOut", 0 0, v0x6000003bf720_0;  1 drivers
v0x600000341680_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b5b10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b59a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bf4e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bf570_0 .net "d", 0 0, L_0x600000100140;  alias, 1 drivers
v0x6000003bf600_0 .net "q", 0 0, v0x6000003bf720_0;  alias, 1 drivers
v0x6000003bf690_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003bf720_0 .var "state", 0 0;
v0x6000003bf7b0_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a2a21c0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38d90 .functor BUFT 1, v0x600000341320_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0b0638 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38e00 .functor BUFT 1, o0x7fb80a0b0638, C4<0>, C4<0>, C4<0>;
v0x6000003410e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b05d8;  1 drivers, strength-aware
v0x600000340ea0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b0608;  1 drivers, strength-aware
v0x600000340f30_0 .net "D", 0 0, L_0x6000001000a0;  1 drivers
v0x600000340c60_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x600000340cf0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x600000340ab0_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000340b40_0 name=_ivl_4
v0x600000340870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000340900_0 .net "dffOut", 0 0, v0x600000341320_0;  1 drivers
v0x6000003406c0_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a489a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a2a21c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000341710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000341440_0 .net "d", 0 0, L_0x6000001000a0;  alias, 1 drivers
v0x6000003414d0_0 .net "q", 0 0, v0x600000341320_0;  alias, 1 drivers
v0x600000341290_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x600000341320_0 .var "state", 0 0;
v0x600000341050_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b6080 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38e70 .functor BUFT 1, v0x6000003bfa80_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0b09c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38ee0 .functor BUFT 1, o0x7fb80a0b09c8, C4<0>, C4<0>, C4<0>;
v0x6000003bfba0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b0968;  1 drivers, strength-aware
v0x6000003bfc30_0 .net8 "Bitline2", 0 0, p0x7fb80a0b0998;  1 drivers, strength-aware
v0x6000003bfcc0_0 .net "D", 0 0, L_0x600000100000;  1 drivers
v0x6000003bfd50_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003bfde0_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003bfe70_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bff00_0 name=_ivl_4
v0x6000003b0000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b0090_0 .net "dffOut", 0 0, v0x6000003bfa80_0;  1 drivers
v0x6000003b0120_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b61f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b6080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bf840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003bf8d0_0 .net "d", 0 0, L_0x600000100000;  alias, 1 drivers
v0x6000003bf960_0 .net "q", 0 0, v0x6000003bfa80_0;  alias, 1 drivers
v0x6000003bf9f0_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003bfa80_0 .var "state", 0 0;
v0x6000003bfb10_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b6360 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b38f50 .functor BUFT 1, v0x6000003b03f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0b0d58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b38fc0 .functor BUFT 1, o0x7fb80a0b0d58, C4<0>, C4<0>, C4<0>;
v0x6000003b0510_0 .net8 "Bitline1", 0 0, p0x7fb80a0b0cf8;  1 drivers, strength-aware
v0x6000003b05a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b0d28;  1 drivers, strength-aware
v0x6000003b0630_0 .net "D", 0 0, L_0x600000102440;  1 drivers
v0x6000003b06c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003b0750_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003b07e0_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b0870_0 name=_ivl_4
v0x6000003b0900_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b0990_0 .net "dffOut", 0 0, v0x6000003b03f0_0;  1 drivers
v0x6000003b0a20_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b64d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b6360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b01b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b0240_0 .net "d", 0 0, L_0x600000102440;  alias, 1 drivers
v0x6000003b02d0_0 .net "q", 0 0, v0x6000003b03f0_0;  alias, 1 drivers
v0x6000003b0360_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003b03f0_0 .var "state", 0 0;
v0x6000003b0480_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b6640 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39030 .functor BUFT 1, v0x6000003b0cf0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0b10e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b390a0 .functor BUFT 1, o0x7fb80a0b10e8, C4<0>, C4<0>, C4<0>;
v0x6000003b0e10_0 .net8 "Bitline1", 0 0, p0x7fb80a0b1088;  1 drivers, strength-aware
v0x6000003b0ea0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b10b8;  1 drivers, strength-aware
v0x6000003b0f30_0 .net "D", 0 0, L_0x6000001023a0;  1 drivers
v0x6000003b0fc0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003b1050_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003b10e0_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b1170_0 name=_ivl_4
v0x6000003b1200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b1290_0 .net "dffOut", 0 0, v0x6000003b0cf0_0;  1 drivers
v0x6000003b1320_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b67b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b6640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b0ab0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b0b40_0 .net "d", 0 0, L_0x6000001023a0;  alias, 1 drivers
v0x6000003b0bd0_0 .net "q", 0 0, v0x6000003b0cf0_0;  alias, 1 drivers
v0x6000003b0c60_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003b0cf0_0 .var "state", 0 0;
v0x6000003b0d80_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b6920 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b39110 .functor BUFT 1, v0x6000003b15f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0b1478 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39180 .functor BUFT 1, o0x7fb80a0b1478, C4<0>, C4<0>, C4<0>;
v0x6000003b1710_0 .net8 "Bitline1", 0 0, p0x7fb80a0b1418;  1 drivers, strength-aware
v0x6000003b17a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b1448;  1 drivers, strength-aware
v0x6000003b1830_0 .net "D", 0 0, L_0x600000102300;  1 drivers
v0x6000003b18c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003b1950_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003b19e0_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b1a70_0 name=_ivl_4
v0x6000003b1b00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b1b90_0 .net "dffOut", 0 0, v0x6000003b15f0_0;  1 drivers
v0x6000003b1c20_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b6a90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b6920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b13b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b1440_0 .net "d", 0 0, L_0x600000102300;  alias, 1 drivers
v0x6000003b14d0_0 .net "q", 0 0, v0x6000003b15f0_0;  alias, 1 drivers
v0x6000003b1560_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003b15f0_0 .var "state", 0 0;
v0x6000003b1680_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b6c00 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b391f0 .functor BUFT 1, v0x6000003b1ef0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0b1808 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39260 .functor BUFT 1, o0x7fb80a0b1808, C4<0>, C4<0>, C4<0>;
v0x6000003b2010_0 .net8 "Bitline1", 0 0, p0x7fb80a0b17a8;  1 drivers, strength-aware
v0x6000003b20a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b17d8;  1 drivers, strength-aware
v0x6000003b2130_0 .net "D", 0 0, L_0x600000102260;  1 drivers
v0x6000003b21c0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003b2250_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003b22e0_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b2370_0 name=_ivl_4
v0x6000003b2400_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b2490_0 .net "dffOut", 0 0, v0x6000003b1ef0_0;  1 drivers
v0x6000003b2520_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b6d70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b6c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b1cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b1d40_0 .net "d", 0 0, L_0x600000102260;  alias, 1 drivers
v0x6000003b1dd0_0 .net "q", 0 0, v0x6000003b1ef0_0;  alias, 1 drivers
v0x6000003b1e60_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003b1ef0_0 .var "state", 0 0;
v0x6000003b1f80_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b6ee0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b392d0 .functor BUFT 1, v0x6000003b27f0_0, C4<0>, C4<0>, C4<0>;
o0x7fb80a0b1b98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b39340 .functor BUFT 1, o0x7fb80a0b1b98, C4<0>, C4<0>, C4<0>;
v0x6000003b2910_0 .net8 "Bitline1", 0 0, p0x7fb80a0b1b38;  1 drivers, strength-aware
v0x6000003b29a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b1b68;  1 drivers, strength-aware
v0x6000003b2a30_0 .net "D", 0 0, L_0x6000001021c0;  1 drivers
v0x6000003b2ac0_0 .net "ReadEnable1", 0 0, L_0x7fb80aa31290;  alias, 1 drivers
v0x6000003b2b50_0 .net "ReadEnable2", 0 0, L_0x7fb80aa312d8;  alias, 1 drivers
v0x6000003b2be0_0 .net "WriteEnable", 0 0, L_0x600001b5fd40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b2c70_0 name=_ivl_4
v0x6000003b2d00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b2d90_0 .net "dffOut", 0 0, v0x6000003b27f0_0;  1 drivers
v0x6000003b2e20_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
S_0x7fb80a7b7050 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b6ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b25b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003b2640_0 .net "d", 0 0, L_0x6000001021c0;  alias, 1 drivers
v0x6000003b26d0_0 .net "q", 0 0, v0x6000003b27f0_0;  alias, 1 drivers
v0x6000003b2760_0 .net "rst", 0 0, L_0x600001b5fdb0;  alias, 1 drivers
v0x6000003b27f0_0 .var "state", 0 0;
v0x6000003b2880_0 .net "wen", 0 0, L_0x600001b5fd40;  alias, 1 drivers
S_0x7fb80a7b5c80 .scope module, "rf_0" "RegisterFile" 4 208, 26 1 0, S_0x7fb80a35eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "SrcReg1";
    .port_info 3 /INPUT 4 "SrcReg2";
    .port_info 4 /INPUT 4 "DstReg";
    .port_info 5 /INPUT 1 "WriteReg";
    .port_info 6 /INPUT 16 "DstData";
    .port_info 7 /INOUT 16 "SrcData1";
    .port_info 8 /INOUT 16 "SrcData2";
v0x6000000ee880_0 .net "DstData", 15 0, L_0x600000131720;  alias, 1 drivers
v0x6000000ee910_0 .net "DstReg", 3 0, L_0x6000001df160;  alias, 1 drivers
v0x6000000ee9a0_0 .net "ReadLine1", 15 0, L_0x600000140960;  1 drivers
v0x6000000eea30_0 .net "ReadLine2", 15 0, L_0x600000110280;  1 drivers
v0x6000000eeac0_0 .net "SrcData1", 15 0, L_0x600000135fe0;  alias, 1 drivers
v0x6000000eeb50_0 .net "SrcData2", 15 0, L_0x600000136120;  alias, 1 drivers
v0x6000000eebe0_0 .net "SrcReg1", 3 0, L_0x6000001588c0;  alias, 1 drivers
v0x6000000eec70_0 .net "SrcReg2", 3 0, L_0x6000001586e0;  alias, 1 drivers
v0x6000000eed00_0 .net "WriteLine", 15 0, L_0x600000113f20;  1 drivers
v0x6000000eed90_0 .net "WriteReg", 0 0, v0x60000031c510_0;  alias, 1 drivers
v0x6000000eee20_0 .net *"_ivl_49", 0 0, L_0x600000135f40;  1 drivers
L_0x7fb80aa31ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000eeeb0_0 .net/2u *"_ivl_50", 15 0, L_0x7fb80aa31ea8;  1 drivers
v0x6000000eef40_0 .net *"_ivl_55", 0 0, L_0x600000136080;  1 drivers
L_0x7fb80aa31ef0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000eefd0_0 .net/2u *"_ivl_56", 15 0, L_0x7fb80aa31ef0;  1 drivers
v0x6000000ef060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
o0x7fb80a0b9548 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300f340 .island tran;
p0x7fb80a0b9548 .port I0x60000300f340, o0x7fb80a0b9548;
v0x6000000ef0f0_0 .net8 "imm1", 15 0, p0x7fb80a0b9548;  0 drivers, strength-aware
o0x7fb80a0b9578 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300bc00 .island tran;
p0x7fb80a0b9578 .port I0x60000300bc00, o0x7fb80a0b9578;
v0x6000000ef180_0 .net8 "imm2", 15 0, p0x7fb80a0b9578;  0 drivers, strength-aware
v0x6000000ef210_0 .net "rst", 0 0, L_0x600001b0c540;  1 drivers
L_0x600000134140 .part L_0x600000113f20, 0, 1;
L_0x6000001341e0 .part L_0x600000113f20, 1, 1;
L_0x600000134280 .part L_0x600000113f20, 2, 1;
L_0x600000134320 .part L_0x600000113f20, 3, 1;
L_0x6000001343c0 .part L_0x600000113f20, 4, 1;
L_0x600000134460 .part L_0x600000113f20, 5, 1;
L_0x600000134500 .part L_0x600000113f20, 6, 1;
L_0x6000001345a0 .part L_0x600000113f20, 7, 1;
L_0x600000134640 .part L_0x600000113f20, 8, 1;
L_0x6000001346e0 .part L_0x600000113f20, 9, 1;
L_0x600000134780 .part L_0x600000113f20, 10, 1;
L_0x600000134820 .part L_0x600000113f20, 11, 1;
L_0x6000001348c0 .part L_0x600000113f20, 12, 1;
L_0x600000134960 .part L_0x600000113f20, 13, 1;
L_0x600000134a00 .part L_0x600000113f20, 14, 1;
L_0x600000134aa0 .part L_0x600000113f20, 15, 1;
L_0x600000134b40 .part L_0x600000140960, 0, 1;
L_0x600000134be0 .part L_0x600000140960, 1, 1;
L_0x600000134c80 .part L_0x600000140960, 2, 1;
L_0x600000134dc0 .part L_0x600000140960, 3, 1;
L_0x600000134e60 .part L_0x600000140960, 4, 1;
L_0x600000134d20 .part L_0x600000140960, 5, 1;
L_0x600000134f00 .part L_0x600000140960, 6, 1;
L_0x600000134fa0 .part L_0x600000140960, 7, 1;
L_0x600000135040 .part L_0x600000140960, 8, 1;
L_0x6000001350e0 .part L_0x600000140960, 9, 1;
L_0x600000135180 .part L_0x600000140960, 10, 1;
L_0x600000135220 .part L_0x600000140960, 11, 1;
L_0x6000001352c0 .part L_0x600000140960, 12, 1;
L_0x600000135360 .part L_0x600000140960, 13, 1;
L_0x600000135400 .part L_0x600000140960, 14, 1;
L_0x6000001354a0 .part L_0x600000140960, 15, 1;
L_0x600000135540 .part L_0x600000110280, 0, 1;
L_0x6000001355e0 .part L_0x600000110280, 1, 1;
L_0x600000135680 .part L_0x600000110280, 2, 1;
L_0x600000135720 .part L_0x600000110280, 3, 1;
L_0x6000001357c0 .part L_0x600000110280, 4, 1;
L_0x600000135860 .part L_0x600000110280, 5, 1;
L_0x600000135900 .part L_0x600000110280, 6, 1;
L_0x6000001359a0 .part L_0x600000110280, 7, 1;
L_0x600000135a40 .part L_0x600000110280, 8, 1;
L_0x600000135ae0 .part L_0x600000110280, 9, 1;
L_0x600000135b80 .part L_0x600000110280, 10, 1;
L_0x600000135c20 .part L_0x600000110280, 11, 1;
L_0x600000135cc0 .part L_0x600000110280, 12, 1;
L_0x600000135d60 .part L_0x600000110280, 13, 1;
L_0x600000135e00 .part L_0x600000110280, 14, 1;
L_0x600000135ea0 .part L_0x600000110280, 15, 1;
L_0x600000135f40 .reduce/nor L_0x6000001588c0;
L_0x600000135fe0 .functor MUXZ 16, p0x7fb80a0b9548, L_0x7fb80aa31ea8, L_0x600000135f40, C4<>;
L_0x600000136080 .reduce/nor L_0x6000001586e0;
L_0x600000136120 .functor MUXZ 16, p0x7fb80a0b9578, L_0x7fb80aa31ef0, L_0x600000136080, C4<>;
S_0x7fb80a7b5df0 .scope module, "readDecoder1" "ReadDecoder_4_16" 26 18, 14 53 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x600001b01420 .functor AND 1, L_0x600000159ea0, L_0x600000159e00, C4<1>, C4<1>;
L_0x600001b01490 .functor AND 1, L_0x600001b01420, L_0x600000159d60, C4<1>, C4<1>;
L_0x600001b01500 .functor AND 1, L_0x600001b01490, L_0x600000158500, C4<1>, C4<1>;
L_0x600001b01570 .functor AND 1, L_0x600000158140, L_0x600000158460, C4<1>, C4<1>;
L_0x600001b015e0 .functor AND 1, L_0x600001b01570, L_0x6000001580a0, C4<1>, C4<1>;
L_0x600001b01650 .functor AND 1, L_0x600001b015e0, L_0x6000001581e0, C4<1>, C4<1>;
L_0x600001b016c0 .functor AND 1, L_0x600000158640, L_0x600000145f40, C4<1>, C4<1>;
L_0x600001b017a0 .functor AND 1, L_0x600001b016c0, L_0x600000145e00, C4<1>, C4<1>;
L_0x600001b01810 .functor AND 1, L_0x600001b017a0, L_0x600000145d60, C4<1>, C4<1>;
L_0x600001b01730 .functor AND 1, L_0x600000145cc0, L_0x600000145c20, C4<1>, C4<1>;
L_0x600001b01880 .functor AND 1, L_0x600001b01730, L_0x600000145ae0, C4<1>, C4<1>;
L_0x600001b018f0 .functor AND 1, L_0x600001b01880, L_0x600000145900, C4<1>, C4<1>;
L_0x600001b01960 .functor AND 1, L_0x600000145860, L_0x6000001457c0, C4<1>, C4<1>;
L_0x600001b01a40 .functor AND 1, L_0x600001b01960, L_0x600000145720, C4<1>, C4<1>;
L_0x600001b01ab0 .functor AND 1, L_0x600001b01a40, L_0x600000145680, C4<1>, C4<1>;
L_0x600001b019d0 .functor AND 1, L_0x6000001455e0, L_0x6000001440a0, C4<1>, C4<1>;
L_0x600001b01b20 .functor AND 1, L_0x600001b019d0, L_0x600000144000, C4<1>, C4<1>;
L_0x600001b01b90 .functor AND 1, L_0x600001b01b20, L_0x600000147ac0, C4<1>, C4<1>;
L_0x600001b01c00 .functor AND 1, L_0x600000147a20, L_0x6000001478e0, C4<1>, C4<1>;
L_0x600001b01c70 .functor AND 1, L_0x600001b01c00, L_0x600000147700, C4<1>, C4<1>;
L_0x600001b01ce0 .functor AND 1, L_0x600001b01c70, L_0x600000147660, C4<1>, C4<1>;
L_0x600001b01d50 .functor AND 1, L_0x600000147840, L_0x600000147520, C4<1>, C4<1>;
L_0x600001b01dc0 .functor AND 1, L_0x600001b01d50, L_0x600000143de0, C4<1>, C4<1>;
L_0x600001b01e30 .functor AND 1, L_0x600001b01dc0, L_0x600000143ca0, C4<1>, C4<1>;
L_0x600001b01ea0 .functor AND 1, L_0x600000143b60, L_0x600000143ac0, C4<1>, C4<1>;
L_0x600001b01f10 .functor AND 1, L_0x600001b01ea0, L_0x600000143a20, C4<1>, C4<1>;
L_0x600001b01f80 .functor AND 1, L_0x600001b01f10, L_0x600000143980, C4<1>, C4<1>;
L_0x600001b01ff0 .functor AND 1, L_0x600000143840, L_0x6000001437a0, C4<1>, C4<1>;
L_0x600001b02060 .functor AND 1, L_0x600001b01ff0, L_0x600000143700, C4<1>, C4<1>;
L_0x600001b020d0 .functor AND 1, L_0x600001b02060, L_0x6000001435c0, C4<1>, C4<1>;
L_0x600001b02140 .functor AND 1, L_0x600000143480, L_0x600000141fe0, C4<1>, C4<1>;
L_0x600001b021b0 .functor AND 1, L_0x600001b02140, L_0x600000141ea0, C4<1>, C4<1>;
L_0x600001b02220 .functor AND 1, L_0x600001b021b0, L_0x600000141e00, C4<1>, C4<1>;
L_0x600001b02290 .functor AND 1, L_0x600000141cc0, L_0x600000141c20, C4<1>, C4<1>;
L_0x600001b02300 .functor AND 1, L_0x600001b02290, L_0x600000141ae0, C4<1>, C4<1>;
L_0x600001b02370 .functor AND 1, L_0x600001b02300, L_0x6000001419a0, C4<1>, C4<1>;
L_0x600001b023e0 .functor AND 1, L_0x600000141860, L_0x600000141720, C4<1>, C4<1>;
L_0x600001b02450 .functor AND 1, L_0x600001b023e0, L_0x600000141680, C4<1>, C4<1>;
L_0x600001b024c0 .functor AND 1, L_0x600001b02450, L_0x6000001400a0, C4<1>, C4<1>;
L_0x600001b02530 .functor AND 1, L_0x600000140320, L_0x6000001401e0, C4<1>, C4<1>;
L_0x600001b025a0 .functor AND 1, L_0x600001b02530, L_0x600000140140, C4<1>, C4<1>;
L_0x600001b02610 .functor AND 1, L_0x600001b025a0, L_0x600000140e60, C4<1>, C4<1>;
L_0x600001b02680 .functor AND 1, L_0x600000140d20, L_0x600000140be0, C4<1>, C4<1>;
L_0x600001b026f0 .functor AND 1, L_0x600001b02680, L_0x600000140aa0, C4<1>, C4<1>;
L_0x600001b02760 .functor AND 1, L_0x600001b026f0, L_0x600000140a00, C4<1>, C4<1>;
L_0x600001b027d0 .functor AND 1, L_0x6000001415e0, L_0x6000001414a0, C4<1>, C4<1>;
L_0x600001b02840 .functor AND 1, L_0x600001b027d0, L_0x600000141360, C4<1>, C4<1>;
L_0x600001b028b0 .functor AND 1, L_0x600001b02840, L_0x600000141220, C4<1>, C4<1>;
v0x6000003b3ba0_0 .net "RegId", 3 0, L_0x6000001588c0;  alias, 1 drivers
v0x6000003b3c30_0 .net "Wordline", 15 0, L_0x600000140960;  alias, 1 drivers
v0x6000003b3cc0_0 .net *"_ivl_101", 0 0, L_0x600000144000;  1 drivers
v0x6000003b3d50_0 .net *"_ivl_103", 0 0, L_0x600001b01b20;  1 drivers
v0x6000003b3de0_0 .net *"_ivl_105", 0 0, L_0x6000001473e0;  1 drivers
v0x6000003b3e70_0 .net *"_ivl_107", 0 0, L_0x600000147ac0;  1 drivers
v0x6000003b3f00_0 .net *"_ivl_109", 0 0, L_0x600001b01b90;  1 drivers
v0x6000003b4000_0 .net *"_ivl_11", 0 0, L_0x600001b01490;  1 drivers
v0x6000003b4090_0 .net *"_ivl_113", 0 0, L_0x600000147a20;  1 drivers
v0x6000003b4120_0 .net *"_ivl_115", 0 0, L_0x600000147980;  1 drivers
v0x6000003b41b0_0 .net *"_ivl_117", 0 0, L_0x6000001478e0;  1 drivers
v0x6000003b4240_0 .net *"_ivl_119", 0 0, L_0x600001b01c00;  1 drivers
v0x6000003b42d0_0 .net *"_ivl_121", 0 0, L_0x6000001477a0;  1 drivers
v0x6000003b4360_0 .net *"_ivl_123", 0 0, L_0x600000147700;  1 drivers
v0x6000003b43f0_0 .net *"_ivl_125", 0 0, L_0x600001b01c70;  1 drivers
v0x6000003b4480_0 .net *"_ivl_127", 0 0, L_0x600000147660;  1 drivers
v0x6000003b4510_0 .net *"_ivl_129", 0 0, L_0x600001b01ce0;  1 drivers
v0x6000003b45a0_0 .net *"_ivl_13", 0 0, L_0x600000158500;  1 drivers
v0x6000003b4630_0 .net *"_ivl_133", 0 0, L_0x600000147840;  1 drivers
v0x6000003b46c0_0 .net *"_ivl_135", 0 0, L_0x6000001475c0;  1 drivers
v0x6000003b4750_0 .net *"_ivl_137", 0 0, L_0x600000147520;  1 drivers
v0x6000003b47e0_0 .net *"_ivl_139", 0 0, L_0x600001b01d50;  1 drivers
v0x6000003b4870_0 .net *"_ivl_141", 0 0, L_0x600000147480;  1 drivers
v0x6000003b4900_0 .net *"_ivl_143", 0 0, L_0x600000143de0;  1 drivers
v0x6000003b4990_0 .net *"_ivl_145", 0 0, L_0x600001b01dc0;  1 drivers
v0x6000003b4a20_0 .net *"_ivl_147", 0 0, L_0x600000143d40;  1 drivers
v0x6000003b4ab0_0 .net *"_ivl_149", 0 0, L_0x600000143ca0;  1 drivers
v0x6000003b4b40_0 .net *"_ivl_15", 0 0, L_0x600001b01500;  1 drivers
v0x6000003b4bd0_0 .net *"_ivl_151", 0 0, L_0x600001b01e30;  1 drivers
v0x6000003b4c60_0 .net *"_ivl_155", 0 0, L_0x600000143c00;  1 drivers
v0x6000003b4cf0_0 .net *"_ivl_157", 0 0, L_0x600000143b60;  1 drivers
v0x6000003b4d80_0 .net *"_ivl_159", 0 0, L_0x600000143ac0;  1 drivers
v0x6000003b4e10_0 .net *"_ivl_161", 0 0, L_0x600001b01ea0;  1 drivers
v0x6000003b4ea0_0 .net *"_ivl_163", 0 0, L_0x600000143a20;  1 drivers
v0x6000003b4f30_0 .net *"_ivl_165", 0 0, L_0x600001b01f10;  1 drivers
v0x6000003b4fc0_0 .net *"_ivl_167", 0 0, L_0x600000143980;  1 drivers
v0x6000003b5050_0 .net *"_ivl_169", 0 0, L_0x600001b01f80;  1 drivers
v0x6000003b50e0_0 .net *"_ivl_173", 0 0, L_0x6000001438e0;  1 drivers
v0x6000003b5170_0 .net *"_ivl_175", 0 0, L_0x600000143840;  1 drivers
v0x6000003b5200_0 .net *"_ivl_177", 0 0, L_0x6000001437a0;  1 drivers
v0x6000003b5290_0 .net *"_ivl_179", 0 0, L_0x600001b01ff0;  1 drivers
v0x6000003b5320_0 .net *"_ivl_181", 0 0, L_0x600000143700;  1 drivers
v0x6000003b53b0_0 .net *"_ivl_183", 0 0, L_0x600001b02060;  1 drivers
v0x6000003b5440_0 .net *"_ivl_185", 0 0, L_0x600000143660;  1 drivers
v0x6000003b54d0_0 .net *"_ivl_187", 0 0, L_0x6000001435c0;  1 drivers
v0x6000003b5560_0 .net *"_ivl_189", 0 0, L_0x600001b020d0;  1 drivers
v0x6000003b55f0_0 .net *"_ivl_19", 0 0, L_0x600000158140;  1 drivers
v0x6000003b5680_0 .net *"_ivl_193", 0 0, L_0x600000143520;  1 drivers
v0x6000003b5710_0 .net *"_ivl_195", 0 0, L_0x600000143480;  1 drivers
v0x6000003b57a0_0 .net *"_ivl_197", 0 0, L_0x600000141fe0;  1 drivers
v0x6000003b5830_0 .net *"_ivl_199", 0 0, L_0x600001b02140;  1 drivers
v0x6000003b58c0_0 .net *"_ivl_201", 0 0, L_0x600000141f40;  1 drivers
v0x6000003b5950_0 .net *"_ivl_203", 0 0, L_0x600000141ea0;  1 drivers
v0x6000003b59e0_0 .net *"_ivl_205", 0 0, L_0x600001b021b0;  1 drivers
v0x6000003b5a70_0 .net *"_ivl_207", 0 0, L_0x600000141e00;  1 drivers
v0x6000003b5b00_0 .net *"_ivl_209", 0 0, L_0x600001b02220;  1 drivers
v0x6000003b5b90_0 .net *"_ivl_21", 0 0, L_0x600000158460;  1 drivers
v0x6000003b5c20_0 .net *"_ivl_213", 0 0, L_0x600000141d60;  1 drivers
v0x6000003b5cb0_0 .net *"_ivl_215", 0 0, L_0x600000141cc0;  1 drivers
v0x6000003b5d40_0 .net *"_ivl_217", 0 0, L_0x600000141c20;  1 drivers
v0x6000003b5dd0_0 .net *"_ivl_219", 0 0, L_0x600001b02290;  1 drivers
v0x6000003b5e60_0 .net *"_ivl_221", 0 0, L_0x600000141b80;  1 drivers
v0x6000003b5ef0_0 .net *"_ivl_223", 0 0, L_0x600000141ae0;  1 drivers
v0x6000003b5f80_0 .net *"_ivl_225", 0 0, L_0x600001b02300;  1 drivers
v0x6000003b6010_0 .net *"_ivl_227", 0 0, L_0x600000141a40;  1 drivers
v0x6000003b60a0_0 .net *"_ivl_229", 0 0, L_0x6000001419a0;  1 drivers
v0x6000003b6130_0 .net *"_ivl_23", 0 0, L_0x600001b01570;  1 drivers
v0x6000003b61c0_0 .net *"_ivl_231", 0 0, L_0x600001b02370;  1 drivers
v0x6000003b6250_0 .net *"_ivl_235", 0 0, L_0x600000141900;  1 drivers
v0x6000003b62e0_0 .net *"_ivl_237", 0 0, L_0x600000141860;  1 drivers
v0x6000003b6370_0 .net *"_ivl_239", 0 0, L_0x6000001417c0;  1 drivers
v0x6000003b6400_0 .net *"_ivl_241", 0 0, L_0x600000141720;  1 drivers
v0x6000003b6490_0 .net *"_ivl_243", 0 0, L_0x600001b023e0;  1 drivers
v0x6000003b6520_0 .net *"_ivl_245", 0 0, L_0x600000141680;  1 drivers
v0x6000003b65b0_0 .net *"_ivl_247", 0 0, L_0x600001b02450;  1 drivers
v0x6000003b6640_0 .net *"_ivl_249", 0 0, L_0x6000001400a0;  1 drivers
v0x6000003b66d0_0 .net *"_ivl_25", 0 0, L_0x6000001580a0;  1 drivers
v0x6000003b6760_0 .net *"_ivl_251", 0 0, L_0x600001b024c0;  1 drivers
v0x6000003b67f0_0 .net *"_ivl_255", 0 0, L_0x600000140000;  1 drivers
v0x6000003b6880_0 .net *"_ivl_257", 0 0, L_0x600000140320;  1 drivers
v0x6000003b6910_0 .net *"_ivl_259", 0 0, L_0x600000140280;  1 drivers
v0x6000003b69a0_0 .net *"_ivl_261", 0 0, L_0x6000001401e0;  1 drivers
v0x6000003b6a30_0 .net *"_ivl_263", 0 0, L_0x600001b02530;  1 drivers
v0x6000003b6ac0_0 .net *"_ivl_265", 0 0, L_0x600000140140;  1 drivers
v0x6000003b6b50_0 .net *"_ivl_267", 0 0, L_0x600001b025a0;  1 drivers
v0x6000003b6be0_0 .net *"_ivl_269", 0 0, L_0x600000140f00;  1 drivers
v0x6000003b6c70_0 .net *"_ivl_27", 0 0, L_0x600001b015e0;  1 drivers
v0x6000003b6d00_0 .net *"_ivl_271", 0 0, L_0x600000140e60;  1 drivers
v0x6000003b6d90_0 .net *"_ivl_273", 0 0, L_0x600001b02610;  1 drivers
v0x6000003b6e20_0 .net *"_ivl_277", 0 0, L_0x600000140dc0;  1 drivers
v0x6000003b6eb0_0 .net *"_ivl_279", 0 0, L_0x600000140d20;  1 drivers
v0x6000003b6f40_0 .net *"_ivl_281", 0 0, L_0x600000140c80;  1 drivers
v0x6000003b6fd0_0 .net *"_ivl_283", 0 0, L_0x600000140be0;  1 drivers
v0x6000003b7060_0 .net *"_ivl_285", 0 0, L_0x600001b02680;  1 drivers
v0x6000003b70f0_0 .net *"_ivl_287", 0 0, L_0x600000140b40;  1 drivers
v0x6000003b7180_0 .net *"_ivl_289", 0 0, L_0x600000140aa0;  1 drivers
v0x6000003b7210_0 .net *"_ivl_29", 0 0, L_0x600000158280;  1 drivers
v0x6000003b72a0_0 .net *"_ivl_291", 0 0, L_0x600001b026f0;  1 drivers
v0x6000003b7330_0 .net *"_ivl_293", 0 0, L_0x600000140a00;  1 drivers
v0x6000003b73c0_0 .net *"_ivl_295", 0 0, L_0x600001b02760;  1 drivers
v0x6000003b7450_0 .net *"_ivl_3", 0 0, L_0x600000159ea0;  1 drivers
v0x6000003b74e0_0 .net *"_ivl_300", 0 0, L_0x6000001408c0;  1 drivers
v0x6000003b7570_0 .net *"_ivl_302", 0 0, L_0x6000001415e0;  1 drivers
v0x6000003b7600_0 .net *"_ivl_304", 0 0, L_0x600000141540;  1 drivers
v0x6000003b7690_0 .net *"_ivl_306", 0 0, L_0x6000001414a0;  1 drivers
v0x6000003b7720_0 .net *"_ivl_308", 0 0, L_0x600001b027d0;  1 drivers
v0x6000003b77b0_0 .net *"_ivl_31", 0 0, L_0x6000001581e0;  1 drivers
v0x6000003b7840_0 .net *"_ivl_310", 0 0, L_0x600000141400;  1 drivers
v0x6000003b78d0_0 .net *"_ivl_312", 0 0, L_0x600000141360;  1 drivers
v0x6000003b7960_0 .net *"_ivl_314", 0 0, L_0x600001b02840;  1 drivers
v0x6000003b79f0_0 .net *"_ivl_316", 0 0, L_0x6000001412c0;  1 drivers
v0x6000003b7a80_0 .net *"_ivl_318", 0 0, L_0x600000141220;  1 drivers
v0x6000003b7b10_0 .net *"_ivl_320", 0 0, L_0x600001b028b0;  1 drivers
v0x6000003b7ba0_0 .net *"_ivl_33", 0 0, L_0x600001b01650;  1 drivers
v0x6000003b7c30_0 .net *"_ivl_37", 0 0, L_0x600000158640;  1 drivers
v0x6000003b7cc0_0 .net *"_ivl_39", 0 0, L_0x600000145f40;  1 drivers
v0x6000003b7d50_0 .net *"_ivl_41", 0 0, L_0x600001b016c0;  1 drivers
v0x6000003b7de0_0 .net *"_ivl_43", 0 0, L_0x600000145ea0;  1 drivers
v0x6000003b7e70_0 .net *"_ivl_45", 0 0, L_0x600000145e00;  1 drivers
v0x6000003b7f00_0 .net *"_ivl_47", 0 0, L_0x600001b017a0;  1 drivers
v0x600000048000_0 .net *"_ivl_49", 0 0, L_0x600000145d60;  1 drivers
v0x600000048090_0 .net *"_ivl_5", 0 0, L_0x600000159e00;  1 drivers
v0x600000048120_0 .net *"_ivl_51", 0 0, L_0x600001b01810;  1 drivers
v0x6000000481b0_0 .net *"_ivl_55", 0 0, L_0x600000145cc0;  1 drivers
v0x600000048240_0 .net *"_ivl_57", 0 0, L_0x600000145c20;  1 drivers
v0x6000000482d0_0 .net *"_ivl_59", 0 0, L_0x600001b01730;  1 drivers
v0x600000048360_0 .net *"_ivl_61", 0 0, L_0x600000145b80;  1 drivers
v0x6000000483f0_0 .net *"_ivl_63", 0 0, L_0x600000145ae0;  1 drivers
v0x600000048480_0 .net *"_ivl_65", 0 0, L_0x600001b01880;  1 drivers
v0x600000048510_0 .net *"_ivl_67", 0 0, L_0x600000145a40;  1 drivers
v0x6000000485a0_0 .net *"_ivl_69", 0 0, L_0x600000145900;  1 drivers
v0x600000048630_0 .net *"_ivl_7", 0 0, L_0x600001b01420;  1 drivers
v0x6000000486c0_0 .net *"_ivl_71", 0 0, L_0x600001b018f0;  1 drivers
v0x600000048750_0 .net *"_ivl_75", 0 0, L_0x600000145860;  1 drivers
v0x6000000487e0_0 .net *"_ivl_77", 0 0, L_0x6000001459a0;  1 drivers
v0x600000048870_0 .net *"_ivl_79", 0 0, L_0x6000001457c0;  1 drivers
v0x600000048900_0 .net *"_ivl_81", 0 0, L_0x600001b01960;  1 drivers
v0x600000048990_0 .net *"_ivl_83", 0 0, L_0x600000145720;  1 drivers
v0x600000048a20_0 .net *"_ivl_85", 0 0, L_0x600001b01a40;  1 drivers
v0x600000048ab0_0 .net *"_ivl_87", 0 0, L_0x600000145680;  1 drivers
v0x600000048b40_0 .net *"_ivl_89", 0 0, L_0x600001b01ab0;  1 drivers
v0x600000048bd0_0 .net *"_ivl_9", 0 0, L_0x600000159d60;  1 drivers
v0x600000048c60_0 .net *"_ivl_93", 0 0, L_0x6000001455e0;  1 drivers
v0x600000048cf0_0 .net *"_ivl_95", 0 0, L_0x600000144140;  1 drivers
v0x600000048d80_0 .net *"_ivl_97", 0 0, L_0x6000001440a0;  1 drivers
v0x600000048e10_0 .net *"_ivl_99", 0 0, L_0x600001b019d0;  1 drivers
L_0x600000159ea0 .part L_0x6000001588c0, 3, 1;
L_0x600000159e00 .part L_0x6000001588c0, 2, 1;
L_0x600000159d60 .part L_0x6000001588c0, 1, 1;
L_0x600000158500 .part L_0x6000001588c0, 0, 1;
L_0x600000158140 .part L_0x6000001588c0, 3, 1;
L_0x600000158460 .part L_0x6000001588c0, 2, 1;
L_0x6000001580a0 .part L_0x6000001588c0, 1, 1;
L_0x600000158280 .part L_0x6000001588c0, 0, 1;
L_0x6000001581e0 .reduce/nor L_0x600000158280;
L_0x600000158640 .part L_0x6000001588c0, 3, 1;
L_0x600000145f40 .part L_0x6000001588c0, 2, 1;
L_0x600000145ea0 .part L_0x6000001588c0, 1, 1;
L_0x600000145e00 .reduce/nor L_0x600000145ea0;
L_0x600000145d60 .part L_0x6000001588c0, 0, 1;
L_0x600000145cc0 .part L_0x6000001588c0, 3, 1;
L_0x600000145c20 .part L_0x6000001588c0, 2, 1;
L_0x600000145b80 .part L_0x6000001588c0, 1, 1;
L_0x600000145ae0 .reduce/nor L_0x600000145b80;
L_0x600000145a40 .part L_0x6000001588c0, 0, 1;
L_0x600000145900 .reduce/nor L_0x600000145a40;
L_0x600000145860 .part L_0x6000001588c0, 3, 1;
L_0x6000001459a0 .part L_0x6000001588c0, 2, 1;
L_0x6000001457c0 .reduce/nor L_0x6000001459a0;
L_0x600000145720 .part L_0x6000001588c0, 1, 1;
L_0x600000145680 .part L_0x6000001588c0, 0, 1;
L_0x6000001455e0 .part L_0x6000001588c0, 3, 1;
L_0x600000144140 .part L_0x6000001588c0, 2, 1;
L_0x6000001440a0 .reduce/nor L_0x600000144140;
L_0x600000144000 .part L_0x6000001588c0, 1, 1;
L_0x6000001473e0 .part L_0x6000001588c0, 0, 1;
L_0x600000147ac0 .reduce/nor L_0x6000001473e0;
L_0x600000147a20 .part L_0x6000001588c0, 3, 1;
L_0x600000147980 .part L_0x6000001588c0, 2, 1;
L_0x6000001478e0 .reduce/nor L_0x600000147980;
L_0x6000001477a0 .part L_0x6000001588c0, 1, 1;
L_0x600000147700 .reduce/nor L_0x6000001477a0;
L_0x600000147660 .part L_0x6000001588c0, 0, 1;
L_0x600000147840 .part L_0x6000001588c0, 3, 1;
L_0x6000001475c0 .part L_0x6000001588c0, 2, 1;
L_0x600000147520 .reduce/nor L_0x6000001475c0;
L_0x600000147480 .part L_0x6000001588c0, 1, 1;
L_0x600000143de0 .reduce/nor L_0x600000147480;
L_0x600000143d40 .part L_0x6000001588c0, 0, 1;
L_0x600000143ca0 .reduce/nor L_0x600000143d40;
L_0x600000143c00 .part L_0x6000001588c0, 3, 1;
L_0x600000143b60 .reduce/nor L_0x600000143c00;
L_0x600000143ac0 .part L_0x6000001588c0, 2, 1;
L_0x600000143a20 .part L_0x6000001588c0, 1, 1;
L_0x600000143980 .part L_0x6000001588c0, 0, 1;
L_0x6000001438e0 .part L_0x6000001588c0, 3, 1;
L_0x600000143840 .reduce/nor L_0x6000001438e0;
L_0x6000001437a0 .part L_0x6000001588c0, 2, 1;
L_0x600000143700 .part L_0x6000001588c0, 1, 1;
L_0x600000143660 .part L_0x6000001588c0, 0, 1;
L_0x6000001435c0 .reduce/nor L_0x600000143660;
L_0x600000143520 .part L_0x6000001588c0, 3, 1;
L_0x600000143480 .reduce/nor L_0x600000143520;
L_0x600000141fe0 .part L_0x6000001588c0, 2, 1;
L_0x600000141f40 .part L_0x6000001588c0, 1, 1;
L_0x600000141ea0 .reduce/nor L_0x600000141f40;
L_0x600000141e00 .part L_0x6000001588c0, 0, 1;
L_0x600000141d60 .part L_0x6000001588c0, 3, 1;
L_0x600000141cc0 .reduce/nor L_0x600000141d60;
L_0x600000141c20 .part L_0x6000001588c0, 2, 1;
L_0x600000141b80 .part L_0x6000001588c0, 1, 1;
L_0x600000141ae0 .reduce/nor L_0x600000141b80;
L_0x600000141a40 .part L_0x6000001588c0, 0, 1;
L_0x6000001419a0 .reduce/nor L_0x600000141a40;
L_0x600000141900 .part L_0x6000001588c0, 3, 1;
L_0x600000141860 .reduce/nor L_0x600000141900;
L_0x6000001417c0 .part L_0x6000001588c0, 2, 1;
L_0x600000141720 .reduce/nor L_0x6000001417c0;
L_0x600000141680 .part L_0x6000001588c0, 1, 1;
L_0x6000001400a0 .part L_0x6000001588c0, 0, 1;
L_0x600000140000 .part L_0x6000001588c0, 3, 1;
L_0x600000140320 .reduce/nor L_0x600000140000;
L_0x600000140280 .part L_0x6000001588c0, 2, 1;
L_0x6000001401e0 .reduce/nor L_0x600000140280;
L_0x600000140140 .part L_0x6000001588c0, 1, 1;
L_0x600000140f00 .part L_0x6000001588c0, 0, 1;
L_0x600000140e60 .reduce/nor L_0x600000140f00;
L_0x600000140dc0 .part L_0x6000001588c0, 3, 1;
L_0x600000140d20 .reduce/nor L_0x600000140dc0;
L_0x600000140c80 .part L_0x6000001588c0, 2, 1;
L_0x600000140be0 .reduce/nor L_0x600000140c80;
L_0x600000140b40 .part L_0x6000001588c0, 1, 1;
L_0x600000140aa0 .reduce/nor L_0x600000140b40;
L_0x600000140a00 .part L_0x6000001588c0, 0, 1;
LS_0x600000140960_0_0 .concat8 [ 1 1 1 1], L_0x600001b028b0, L_0x600001b02760, L_0x600001b02610, L_0x600001b024c0;
LS_0x600000140960_0_4 .concat8 [ 1 1 1 1], L_0x600001b02370, L_0x600001b02220, L_0x600001b020d0, L_0x600001b01f80;
LS_0x600000140960_0_8 .concat8 [ 1 1 1 1], L_0x600001b01e30, L_0x600001b01ce0, L_0x600001b01b90, L_0x600001b01ab0;
LS_0x600000140960_0_12 .concat8 [ 1 1 1 1], L_0x600001b018f0, L_0x600001b01810, L_0x600001b01650, L_0x600001b01500;
L_0x600000140960 .concat8 [ 4 4 4 4], LS_0x600000140960_0_0, LS_0x600000140960_0_4, LS_0x600000140960_0_8, LS_0x600000140960_0_12;
L_0x6000001408c0 .part L_0x6000001588c0, 3, 1;
L_0x6000001415e0 .reduce/nor L_0x6000001408c0;
L_0x600000141540 .part L_0x6000001588c0, 2, 1;
L_0x6000001414a0 .reduce/nor L_0x600000141540;
L_0x600000141400 .part L_0x6000001588c0, 1, 1;
L_0x600000141360 .reduce/nor L_0x600000141400;
L_0x6000001412c0 .part L_0x6000001588c0, 0, 1;
L_0x600000141220 .reduce/nor L_0x6000001412c0;
S_0x7fb80a7b75c0 .scope module, "readDecoder2" "ReadDecoder_4_16" 26 19, 14 53 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x600001b02920 .functor AND 1, L_0x600000141180, L_0x6000001410e0, C4<1>, C4<1>;
L_0x600001b02990 .functor AND 1, L_0x600001b02920, L_0x600000141040, C4<1>, C4<1>;
L_0x600001b02a00 .functor AND 1, L_0x600001b02990, L_0x600000140fa0, C4<1>, C4<1>;
L_0x600001b02a70 .functor AND 1, L_0x600000140820, L_0x600000140780, C4<1>, C4<1>;
L_0x600001b02ae0 .functor AND 1, L_0x600001b02a70, L_0x6000001406e0, C4<1>, C4<1>;
L_0x600001b02b50 .functor AND 1, L_0x600001b02ae0, L_0x6000001405a0, C4<1>, C4<1>;
L_0x600001b02bc0 .functor AND 1, L_0x600000140500, L_0x600000140460, C4<1>, C4<1>;
L_0x600001b02ca0 .functor AND 1, L_0x600001b02bc0, L_0x60000014e260, C4<1>, C4<1>;
L_0x600001b02d10 .functor AND 1, L_0x600001b02ca0, L_0x60000014e1c0, C4<1>, C4<1>;
L_0x600001b02c30 .functor AND 1, L_0x60000014e120, L_0x60000014e080, C4<1>, C4<1>;
L_0x600001b02d80 .functor AND 1, L_0x600001b02c30, L_0x60000014df40, C4<1>, C4<1>;
L_0x600001b02df0 .functor AND 1, L_0x600001b02d80, L_0x60000014c960, C4<1>, C4<1>;
L_0x600001b02e60 .functor AND 1, L_0x60000014c8c0, L_0x60000014c820, C4<1>, C4<1>;
L_0x600001b02f40 .functor AND 1, L_0x600001b02e60, L_0x60000014c780, C4<1>, C4<1>;
L_0x600001b02fb0 .functor AND 1, L_0x600001b02f40, L_0x60000014c6e0, C4<1>, C4<1>;
L_0x600001b02ed0 .functor AND 1, L_0x60000014c640, L_0x60000014c500, C4<1>, C4<1>;
L_0x600001b03020 .functor AND 1, L_0x600001b02ed0, L_0x60000014c460, C4<1>, C4<1>;
L_0x600001b03090 .functor AND 1, L_0x600001b03020, L_0x60000014c320, C4<1>, C4<1>;
L_0x600001b03100 .functor AND 1, L_0x60000014c280, L_0x60000014c140, C4<1>, C4<1>;
L_0x600001b03170 .functor AND 1, L_0x600001b03100, L_0x60000014fde0, C4<1>, C4<1>;
L_0x600001b031e0 .functor AND 1, L_0x600001b03170, L_0x60000014fd40, C4<1>, C4<1>;
L_0x600001b03250 .functor AND 1, L_0x60000014ff20, L_0x60000014e800, C4<1>, C4<1>;
L_0x600001b032c0 .functor AND 1, L_0x600001b03250, L_0x60000014e6c0, C4<1>, C4<1>;
L_0x600001b03330 .functor AND 1, L_0x600001b032c0, L_0x60000014e580, C4<1>, C4<1>;
L_0x600001b033a0 .functor AND 1, L_0x60000014e440, L_0x60000014e3a0, C4<1>, C4<1>;
L_0x600001b03410 .functor AND 1, L_0x600001b033a0, L_0x60000014e300, C4<1>, C4<1>;
L_0x600001b03480 .functor AND 1, L_0x600001b03410, L_0x60000014bf20, C4<1>, C4<1>;
L_0x600001b034f0 .functor AND 1, L_0x60000014bde0, L_0x60000014bd40, C4<1>, C4<1>;
L_0x600001b03560 .functor AND 1, L_0x600001b034f0, L_0x60000014bca0, C4<1>, C4<1>;
L_0x600001b035d0 .functor AND 1, L_0x600001b03560, L_0x60000014bb60, C4<1>, C4<1>;
L_0x600001b03640 .functor AND 1, L_0x60000014ba20, L_0x60000014b980, C4<1>, C4<1>;
L_0x600001b036b0 .functor AND 1, L_0x600001b03640, L_0x60000014b840, C4<1>, C4<1>;
L_0x600001b03720 .functor AND 1, L_0x600001b036b0, L_0x600000148640, C4<1>, C4<1>;
L_0x600001b03790 .functor AND 1, L_0x600000148500, L_0x600000148460, C4<1>, C4<1>;
L_0x600001b03800 .functor AND 1, L_0x600001b03790, L_0x600000148320, C4<1>, C4<1>;
L_0x600001b03870 .functor AND 1, L_0x600001b03800, L_0x6000001481e0, C4<1>, C4<1>;
L_0x600001b038e0 .functor AND 1, L_0x6000001480a0, L_0x60000014a260, C4<1>, C4<1>;
L_0x600001b03950 .functor AND 1, L_0x600001b038e0, L_0x60000014a1c0, C4<1>, C4<1>;
L_0x600001b039c0 .functor AND 1, L_0x600001b03950, L_0x60000014a120, C4<1>, C4<1>;
L_0x600001b03a30 .functor AND 1, L_0x600000149fe0, L_0x600000149ea0, C4<1>, C4<1>;
L_0x600001b03aa0 .functor AND 1, L_0x600001b03a30, L_0x600000149e00, C4<1>, C4<1>;
L_0x600001b03b10 .functor AND 1, L_0x600001b03aa0, L_0x600000149cc0, C4<1>, C4<1>;
L_0x600001b03b80 .functor AND 1, L_0x600000149b80, L_0x600000110000, C4<1>, C4<1>;
L_0x600001b03bf0 .functor AND 1, L_0x600001b03b80, L_0x600000110140, C4<1>, C4<1>;
L_0x600001b03c60 .functor AND 1, L_0x600001b03bf0, L_0x6000001101e0, C4<1>, C4<1>;
L_0x600001b03cd0 .functor AND 1, L_0x6000001103c0, L_0x600000110500, C4<1>, C4<1>;
L_0x600001b03d40 .functor AND 1, L_0x600001b03cd0, L_0x600000110640, C4<1>, C4<1>;
L_0x600001b03db0 .functor AND 1, L_0x600001b03d40, L_0x600000110780, C4<1>, C4<1>;
v0x600000048ea0_0 .net "RegId", 3 0, L_0x6000001586e0;  alias, 1 drivers
v0x600000048f30_0 .net "Wordline", 15 0, L_0x600000110280;  alias, 1 drivers
v0x600000048fc0_0 .net *"_ivl_101", 0 0, L_0x60000014c460;  1 drivers
v0x600000049050_0 .net *"_ivl_103", 0 0, L_0x600001b03020;  1 drivers
v0x6000000490e0_0 .net *"_ivl_105", 0 0, L_0x60000014c3c0;  1 drivers
v0x600000049170_0 .net *"_ivl_107", 0 0, L_0x60000014c320;  1 drivers
v0x600000049200_0 .net *"_ivl_109", 0 0, L_0x600001b03090;  1 drivers
v0x600000049290_0 .net *"_ivl_11", 0 0, L_0x600001b02990;  1 drivers
v0x600000049320_0 .net *"_ivl_113", 0 0, L_0x60000014c280;  1 drivers
v0x6000000493b0_0 .net *"_ivl_115", 0 0, L_0x60000014c1e0;  1 drivers
v0x600000049440_0 .net *"_ivl_117", 0 0, L_0x60000014c140;  1 drivers
v0x6000000494d0_0 .net *"_ivl_119", 0 0, L_0x600001b03100;  1 drivers
v0x600000049560_0 .net *"_ivl_121", 0 0, L_0x60000014fe80;  1 drivers
v0x6000000495f0_0 .net *"_ivl_123", 0 0, L_0x60000014fde0;  1 drivers
v0x600000049680_0 .net *"_ivl_125", 0 0, L_0x600001b03170;  1 drivers
v0x600000049710_0 .net *"_ivl_127", 0 0, L_0x60000014fd40;  1 drivers
v0x6000000497a0_0 .net *"_ivl_129", 0 0, L_0x600001b031e0;  1 drivers
v0x600000049830_0 .net *"_ivl_13", 0 0, L_0x600000140fa0;  1 drivers
v0x6000000498c0_0 .net *"_ivl_133", 0 0, L_0x60000014ff20;  1 drivers
v0x600000049950_0 .net *"_ivl_135", 0 0, L_0x60000014fca0;  1 drivers
v0x6000000499e0_0 .net *"_ivl_137", 0 0, L_0x60000014e800;  1 drivers
v0x600000049a70_0 .net *"_ivl_139", 0 0, L_0x600001b03250;  1 drivers
v0x600000049b00_0 .net *"_ivl_141", 0 0, L_0x60000014e760;  1 drivers
v0x600000049b90_0 .net *"_ivl_143", 0 0, L_0x60000014e6c0;  1 drivers
v0x600000049c20_0 .net *"_ivl_145", 0 0, L_0x600001b032c0;  1 drivers
v0x600000049cb0_0 .net *"_ivl_147", 0 0, L_0x60000014e620;  1 drivers
v0x600000049d40_0 .net *"_ivl_149", 0 0, L_0x60000014e580;  1 drivers
v0x600000049dd0_0 .net *"_ivl_15", 0 0, L_0x600001b02a00;  1 drivers
v0x600000049e60_0 .net *"_ivl_151", 0 0, L_0x600001b03330;  1 drivers
v0x600000049ef0_0 .net *"_ivl_155", 0 0, L_0x60000014e4e0;  1 drivers
v0x600000049f80_0 .net *"_ivl_157", 0 0, L_0x60000014e440;  1 drivers
v0x60000004a010_0 .net *"_ivl_159", 0 0, L_0x60000014e3a0;  1 drivers
v0x60000004a0a0_0 .net *"_ivl_161", 0 0, L_0x600001b033a0;  1 drivers
v0x60000004a130_0 .net *"_ivl_163", 0 0, L_0x60000014e300;  1 drivers
v0x60000004a1c0_0 .net *"_ivl_165", 0 0, L_0x600001b03410;  1 drivers
v0x60000004a250_0 .net *"_ivl_167", 0 0, L_0x60000014bf20;  1 drivers
v0x60000004a2e0_0 .net *"_ivl_169", 0 0, L_0x600001b03480;  1 drivers
v0x60000004a370_0 .net *"_ivl_173", 0 0, L_0x60000014be80;  1 drivers
v0x60000004a400_0 .net *"_ivl_175", 0 0, L_0x60000014bde0;  1 drivers
v0x60000004a490_0 .net *"_ivl_177", 0 0, L_0x60000014bd40;  1 drivers
v0x60000004a520_0 .net *"_ivl_179", 0 0, L_0x600001b034f0;  1 drivers
v0x60000004a5b0_0 .net *"_ivl_181", 0 0, L_0x60000014bca0;  1 drivers
v0x60000004a640_0 .net *"_ivl_183", 0 0, L_0x600001b03560;  1 drivers
v0x60000004a6d0_0 .net *"_ivl_185", 0 0, L_0x60000014bc00;  1 drivers
v0x60000004a760_0 .net *"_ivl_187", 0 0, L_0x60000014bb60;  1 drivers
v0x60000004a7f0_0 .net *"_ivl_189", 0 0, L_0x600001b035d0;  1 drivers
v0x60000004a880_0 .net *"_ivl_19", 0 0, L_0x600000140820;  1 drivers
v0x60000004a910_0 .net *"_ivl_193", 0 0, L_0x60000014bac0;  1 drivers
v0x60000004a9a0_0 .net *"_ivl_195", 0 0, L_0x60000014ba20;  1 drivers
v0x60000004aa30_0 .net *"_ivl_197", 0 0, L_0x60000014b980;  1 drivers
v0x60000004aac0_0 .net *"_ivl_199", 0 0, L_0x600001b03640;  1 drivers
v0x60000004ab50_0 .net *"_ivl_201", 0 0, L_0x60000014b8e0;  1 drivers
v0x60000004abe0_0 .net *"_ivl_203", 0 0, L_0x60000014b840;  1 drivers
v0x60000004ac70_0 .net *"_ivl_205", 0 0, L_0x600001b036b0;  1 drivers
v0x60000004ad00_0 .net *"_ivl_207", 0 0, L_0x600000148640;  1 drivers
v0x60000004ad90_0 .net *"_ivl_209", 0 0, L_0x600001b03720;  1 drivers
v0x60000004ae20_0 .net *"_ivl_21", 0 0, L_0x600000140780;  1 drivers
v0x60000004aeb0_0 .net *"_ivl_213", 0 0, L_0x6000001485a0;  1 drivers
v0x60000004af40_0 .net *"_ivl_215", 0 0, L_0x600000148500;  1 drivers
v0x60000004afd0_0 .net *"_ivl_217", 0 0, L_0x600000148460;  1 drivers
v0x60000004b060_0 .net *"_ivl_219", 0 0, L_0x600001b03790;  1 drivers
v0x60000004b0f0_0 .net *"_ivl_221", 0 0, L_0x6000001483c0;  1 drivers
v0x60000004b180_0 .net *"_ivl_223", 0 0, L_0x600000148320;  1 drivers
v0x60000004b210_0 .net *"_ivl_225", 0 0, L_0x600001b03800;  1 drivers
v0x60000004b2a0_0 .net *"_ivl_227", 0 0, L_0x600000148280;  1 drivers
v0x60000004b330_0 .net *"_ivl_229", 0 0, L_0x6000001481e0;  1 drivers
v0x60000004b3c0_0 .net *"_ivl_23", 0 0, L_0x600001b02a70;  1 drivers
v0x60000004b450_0 .net *"_ivl_231", 0 0, L_0x600001b03870;  1 drivers
v0x60000004b4e0_0 .net *"_ivl_235", 0 0, L_0x600000148140;  1 drivers
v0x60000004b570_0 .net *"_ivl_237", 0 0, L_0x6000001480a0;  1 drivers
v0x60000004b600_0 .net *"_ivl_239", 0 0, L_0x60000014a300;  1 drivers
v0x60000004b690_0 .net *"_ivl_241", 0 0, L_0x60000014a260;  1 drivers
v0x60000004b720_0 .net *"_ivl_243", 0 0, L_0x600001b038e0;  1 drivers
v0x60000004b7b0_0 .net *"_ivl_245", 0 0, L_0x60000014a1c0;  1 drivers
v0x60000004b840_0 .net *"_ivl_247", 0 0, L_0x600001b03950;  1 drivers
v0x60000004b8d0_0 .net *"_ivl_249", 0 0, L_0x60000014a120;  1 drivers
v0x60000004b960_0 .net *"_ivl_25", 0 0, L_0x6000001406e0;  1 drivers
v0x60000004b9f0_0 .net *"_ivl_251", 0 0, L_0x600001b039c0;  1 drivers
v0x60000004ba80_0 .net *"_ivl_255", 0 0, L_0x60000014a080;  1 drivers
v0x60000004bb10_0 .net *"_ivl_257", 0 0, L_0x600000149fe0;  1 drivers
v0x60000004bba0_0 .net *"_ivl_259", 0 0, L_0x600000149f40;  1 drivers
v0x60000004bc30_0 .net *"_ivl_261", 0 0, L_0x600000149ea0;  1 drivers
v0x60000004bcc0_0 .net *"_ivl_263", 0 0, L_0x600001b03a30;  1 drivers
v0x60000004bd50_0 .net *"_ivl_265", 0 0, L_0x600000149e00;  1 drivers
v0x60000004bde0_0 .net *"_ivl_267", 0 0, L_0x600001b03aa0;  1 drivers
v0x60000004be70_0 .net *"_ivl_269", 0 0, L_0x600000149d60;  1 drivers
v0x60000004bf00_0 .net *"_ivl_27", 0 0, L_0x600001b02ae0;  1 drivers
v0x60000004c000_0 .net *"_ivl_271", 0 0, L_0x600000149cc0;  1 drivers
v0x60000004c090_0 .net *"_ivl_273", 0 0, L_0x600001b03b10;  1 drivers
v0x60000004c120_0 .net *"_ivl_277", 0 0, L_0x600000149c20;  1 drivers
v0x60000004c1b0_0 .net *"_ivl_279", 0 0, L_0x600000149b80;  1 drivers
v0x60000004c240_0 .net *"_ivl_281", 0 0, L_0x600000149ae0;  1 drivers
v0x60000004c2d0_0 .net *"_ivl_283", 0 0, L_0x600000110000;  1 drivers
v0x60000004c360_0 .net *"_ivl_285", 0 0, L_0x600001b03b80;  1 drivers
v0x60000004c3f0_0 .net *"_ivl_287", 0 0, L_0x6000001100a0;  1 drivers
v0x60000004c480_0 .net *"_ivl_289", 0 0, L_0x600000110140;  1 drivers
v0x60000004c510_0 .net *"_ivl_29", 0 0, L_0x600000140640;  1 drivers
v0x60000004c5a0_0 .net *"_ivl_291", 0 0, L_0x600001b03bf0;  1 drivers
v0x60000004c630_0 .net *"_ivl_293", 0 0, L_0x6000001101e0;  1 drivers
v0x60000004c6c0_0 .net *"_ivl_295", 0 0, L_0x600001b03c60;  1 drivers
v0x60000004c750_0 .net *"_ivl_3", 0 0, L_0x600000141180;  1 drivers
v0x60000004c7e0_0 .net *"_ivl_300", 0 0, L_0x600000110320;  1 drivers
v0x60000004c870_0 .net *"_ivl_302", 0 0, L_0x6000001103c0;  1 drivers
v0x60000004c900_0 .net *"_ivl_304", 0 0, L_0x600000110460;  1 drivers
v0x60000004c990_0 .net *"_ivl_306", 0 0, L_0x600000110500;  1 drivers
v0x60000004ca20_0 .net *"_ivl_308", 0 0, L_0x600001b03cd0;  1 drivers
v0x60000004cab0_0 .net *"_ivl_31", 0 0, L_0x6000001405a0;  1 drivers
v0x60000004cb40_0 .net *"_ivl_310", 0 0, L_0x6000001105a0;  1 drivers
v0x60000004cbd0_0 .net *"_ivl_312", 0 0, L_0x600000110640;  1 drivers
v0x60000004cc60_0 .net *"_ivl_314", 0 0, L_0x600001b03d40;  1 drivers
v0x60000004ccf0_0 .net *"_ivl_316", 0 0, L_0x6000001106e0;  1 drivers
v0x60000004cd80_0 .net *"_ivl_318", 0 0, L_0x600000110780;  1 drivers
v0x60000004ce10_0 .net *"_ivl_320", 0 0, L_0x600001b03db0;  1 drivers
v0x60000004cea0_0 .net *"_ivl_33", 0 0, L_0x600001b02b50;  1 drivers
v0x60000004cf30_0 .net *"_ivl_37", 0 0, L_0x600000140500;  1 drivers
v0x60000004cfc0_0 .net *"_ivl_39", 0 0, L_0x600000140460;  1 drivers
v0x60000004d050_0 .net *"_ivl_41", 0 0, L_0x600001b02bc0;  1 drivers
v0x60000004d0e0_0 .net *"_ivl_43", 0 0, L_0x6000001403c0;  1 drivers
v0x60000004d170_0 .net *"_ivl_45", 0 0, L_0x60000014e260;  1 drivers
v0x60000004d200_0 .net *"_ivl_47", 0 0, L_0x600001b02ca0;  1 drivers
v0x60000004d290_0 .net *"_ivl_49", 0 0, L_0x60000014e1c0;  1 drivers
v0x60000004d320_0 .net *"_ivl_5", 0 0, L_0x6000001410e0;  1 drivers
v0x60000004d3b0_0 .net *"_ivl_51", 0 0, L_0x600001b02d10;  1 drivers
v0x60000004d440_0 .net *"_ivl_55", 0 0, L_0x60000014e120;  1 drivers
v0x60000004d4d0_0 .net *"_ivl_57", 0 0, L_0x60000014e080;  1 drivers
v0x60000004d560_0 .net *"_ivl_59", 0 0, L_0x600001b02c30;  1 drivers
v0x60000004d5f0_0 .net *"_ivl_61", 0 0, L_0x60000014dfe0;  1 drivers
v0x60000004d680_0 .net *"_ivl_63", 0 0, L_0x60000014df40;  1 drivers
v0x60000004d710_0 .net *"_ivl_65", 0 0, L_0x600001b02d80;  1 drivers
v0x60000004d7a0_0 .net *"_ivl_67", 0 0, L_0x60000014caa0;  1 drivers
v0x60000004d830_0 .net *"_ivl_69", 0 0, L_0x60000014c960;  1 drivers
v0x60000004d8c0_0 .net *"_ivl_7", 0 0, L_0x600001b02920;  1 drivers
v0x60000004d950_0 .net *"_ivl_71", 0 0, L_0x600001b02df0;  1 drivers
v0x60000004d9e0_0 .net *"_ivl_75", 0 0, L_0x60000014c8c0;  1 drivers
v0x60000004da70_0 .net *"_ivl_77", 0 0, L_0x60000014ca00;  1 drivers
v0x60000004db00_0 .net *"_ivl_79", 0 0, L_0x60000014c820;  1 drivers
v0x60000004db90_0 .net *"_ivl_81", 0 0, L_0x600001b02e60;  1 drivers
v0x60000004dc20_0 .net *"_ivl_83", 0 0, L_0x60000014c780;  1 drivers
v0x60000004dcb0_0 .net *"_ivl_85", 0 0, L_0x600001b02f40;  1 drivers
v0x60000004dd40_0 .net *"_ivl_87", 0 0, L_0x60000014c6e0;  1 drivers
v0x60000004ddd0_0 .net *"_ivl_89", 0 0, L_0x600001b02fb0;  1 drivers
v0x60000004de60_0 .net *"_ivl_9", 0 0, L_0x600000141040;  1 drivers
v0x60000004def0_0 .net *"_ivl_93", 0 0, L_0x60000014c640;  1 drivers
v0x60000004df80_0 .net *"_ivl_95", 0 0, L_0x60000014c5a0;  1 drivers
v0x60000004e010_0 .net *"_ivl_97", 0 0, L_0x60000014c500;  1 drivers
v0x60000004e0a0_0 .net *"_ivl_99", 0 0, L_0x600001b02ed0;  1 drivers
L_0x600000141180 .part L_0x6000001586e0, 3, 1;
L_0x6000001410e0 .part L_0x6000001586e0, 2, 1;
L_0x600000141040 .part L_0x6000001586e0, 1, 1;
L_0x600000140fa0 .part L_0x6000001586e0, 0, 1;
L_0x600000140820 .part L_0x6000001586e0, 3, 1;
L_0x600000140780 .part L_0x6000001586e0, 2, 1;
L_0x6000001406e0 .part L_0x6000001586e0, 1, 1;
L_0x600000140640 .part L_0x6000001586e0, 0, 1;
L_0x6000001405a0 .reduce/nor L_0x600000140640;
L_0x600000140500 .part L_0x6000001586e0, 3, 1;
L_0x600000140460 .part L_0x6000001586e0, 2, 1;
L_0x6000001403c0 .part L_0x6000001586e0, 1, 1;
L_0x60000014e260 .reduce/nor L_0x6000001403c0;
L_0x60000014e1c0 .part L_0x6000001586e0, 0, 1;
L_0x60000014e120 .part L_0x6000001586e0, 3, 1;
L_0x60000014e080 .part L_0x6000001586e0, 2, 1;
L_0x60000014dfe0 .part L_0x6000001586e0, 1, 1;
L_0x60000014df40 .reduce/nor L_0x60000014dfe0;
L_0x60000014caa0 .part L_0x6000001586e0, 0, 1;
L_0x60000014c960 .reduce/nor L_0x60000014caa0;
L_0x60000014c8c0 .part L_0x6000001586e0, 3, 1;
L_0x60000014ca00 .part L_0x6000001586e0, 2, 1;
L_0x60000014c820 .reduce/nor L_0x60000014ca00;
L_0x60000014c780 .part L_0x6000001586e0, 1, 1;
L_0x60000014c6e0 .part L_0x6000001586e0, 0, 1;
L_0x60000014c640 .part L_0x6000001586e0, 3, 1;
L_0x60000014c5a0 .part L_0x6000001586e0, 2, 1;
L_0x60000014c500 .reduce/nor L_0x60000014c5a0;
L_0x60000014c460 .part L_0x6000001586e0, 1, 1;
L_0x60000014c3c0 .part L_0x6000001586e0, 0, 1;
L_0x60000014c320 .reduce/nor L_0x60000014c3c0;
L_0x60000014c280 .part L_0x6000001586e0, 3, 1;
L_0x60000014c1e0 .part L_0x6000001586e0, 2, 1;
L_0x60000014c140 .reduce/nor L_0x60000014c1e0;
L_0x60000014fe80 .part L_0x6000001586e0, 1, 1;
L_0x60000014fde0 .reduce/nor L_0x60000014fe80;
L_0x60000014fd40 .part L_0x6000001586e0, 0, 1;
L_0x60000014ff20 .part L_0x6000001586e0, 3, 1;
L_0x60000014fca0 .part L_0x6000001586e0, 2, 1;
L_0x60000014e800 .reduce/nor L_0x60000014fca0;
L_0x60000014e760 .part L_0x6000001586e0, 1, 1;
L_0x60000014e6c0 .reduce/nor L_0x60000014e760;
L_0x60000014e620 .part L_0x6000001586e0, 0, 1;
L_0x60000014e580 .reduce/nor L_0x60000014e620;
L_0x60000014e4e0 .part L_0x6000001586e0, 3, 1;
L_0x60000014e440 .reduce/nor L_0x60000014e4e0;
L_0x60000014e3a0 .part L_0x6000001586e0, 2, 1;
L_0x60000014e300 .part L_0x6000001586e0, 1, 1;
L_0x60000014bf20 .part L_0x6000001586e0, 0, 1;
L_0x60000014be80 .part L_0x6000001586e0, 3, 1;
L_0x60000014bde0 .reduce/nor L_0x60000014be80;
L_0x60000014bd40 .part L_0x6000001586e0, 2, 1;
L_0x60000014bca0 .part L_0x6000001586e0, 1, 1;
L_0x60000014bc00 .part L_0x6000001586e0, 0, 1;
L_0x60000014bb60 .reduce/nor L_0x60000014bc00;
L_0x60000014bac0 .part L_0x6000001586e0, 3, 1;
L_0x60000014ba20 .reduce/nor L_0x60000014bac0;
L_0x60000014b980 .part L_0x6000001586e0, 2, 1;
L_0x60000014b8e0 .part L_0x6000001586e0, 1, 1;
L_0x60000014b840 .reduce/nor L_0x60000014b8e0;
L_0x600000148640 .part L_0x6000001586e0, 0, 1;
L_0x6000001485a0 .part L_0x6000001586e0, 3, 1;
L_0x600000148500 .reduce/nor L_0x6000001485a0;
L_0x600000148460 .part L_0x6000001586e0, 2, 1;
L_0x6000001483c0 .part L_0x6000001586e0, 1, 1;
L_0x600000148320 .reduce/nor L_0x6000001483c0;
L_0x600000148280 .part L_0x6000001586e0, 0, 1;
L_0x6000001481e0 .reduce/nor L_0x600000148280;
L_0x600000148140 .part L_0x6000001586e0, 3, 1;
L_0x6000001480a0 .reduce/nor L_0x600000148140;
L_0x60000014a300 .part L_0x6000001586e0, 2, 1;
L_0x60000014a260 .reduce/nor L_0x60000014a300;
L_0x60000014a1c0 .part L_0x6000001586e0, 1, 1;
L_0x60000014a120 .part L_0x6000001586e0, 0, 1;
L_0x60000014a080 .part L_0x6000001586e0, 3, 1;
L_0x600000149fe0 .reduce/nor L_0x60000014a080;
L_0x600000149f40 .part L_0x6000001586e0, 2, 1;
L_0x600000149ea0 .reduce/nor L_0x600000149f40;
L_0x600000149e00 .part L_0x6000001586e0, 1, 1;
L_0x600000149d60 .part L_0x6000001586e0, 0, 1;
L_0x600000149cc0 .reduce/nor L_0x600000149d60;
L_0x600000149c20 .part L_0x6000001586e0, 3, 1;
L_0x600000149b80 .reduce/nor L_0x600000149c20;
L_0x600000149ae0 .part L_0x6000001586e0, 2, 1;
L_0x600000110000 .reduce/nor L_0x600000149ae0;
L_0x6000001100a0 .part L_0x6000001586e0, 1, 1;
L_0x600000110140 .reduce/nor L_0x6000001100a0;
L_0x6000001101e0 .part L_0x6000001586e0, 0, 1;
LS_0x600000110280_0_0 .concat8 [ 1 1 1 1], L_0x600001b03db0, L_0x600001b03c60, L_0x600001b03b10, L_0x600001b039c0;
LS_0x600000110280_0_4 .concat8 [ 1 1 1 1], L_0x600001b03870, L_0x600001b03720, L_0x600001b035d0, L_0x600001b03480;
LS_0x600000110280_0_8 .concat8 [ 1 1 1 1], L_0x600001b03330, L_0x600001b031e0, L_0x600001b03090, L_0x600001b02fb0;
LS_0x600000110280_0_12 .concat8 [ 1 1 1 1], L_0x600001b02df0, L_0x600001b02d10, L_0x600001b02b50, L_0x600001b02a00;
L_0x600000110280 .concat8 [ 4 4 4 4], LS_0x600000110280_0_0, LS_0x600000110280_0_4, LS_0x600000110280_0_8, LS_0x600000110280_0_12;
L_0x600000110320 .part L_0x6000001586e0, 3, 1;
L_0x6000001103c0 .reduce/nor L_0x600000110320;
L_0x600000110460 .part L_0x6000001586e0, 2, 1;
L_0x600000110500 .reduce/nor L_0x600000110460;
L_0x6000001105a0 .part L_0x6000001586e0, 1, 1;
L_0x600000110640 .reduce/nor L_0x6000001105a0;
L_0x6000001106e0 .part L_0x6000001586e0, 0, 1;
L_0x600000110780 .reduce/nor L_0x6000001106e0;
S_0x7fb80a7b7730 .scope module, "regArray[0]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000047b10_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x600000047ba0_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x600000047c30_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x600000047cc0_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  1 drivers
v0x600000047d50_0 .net "ReadEnable2", 0 0, L_0x600000135540;  1 drivers
v0x600000047de0_0 .net "WriteReg", 0 0, L_0x600000134140;  1 drivers
v0x600000047e70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000047f00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000115900 .part L_0x600000131720, 0, 1;
L_0x6000001159a0 .part L_0x600000131720, 1, 1;
L_0x600000115a40 .part L_0x600000131720, 2, 1;
L_0x600000115ae0 .part L_0x600000131720, 3, 1;
L_0x600000115b80 .part L_0x600000131720, 4, 1;
L_0x600000115c20 .part L_0x600000131720, 5, 1;
L_0x600000115cc0 .part L_0x600000131720, 6, 1;
L_0x600000115d60 .part L_0x600000131720, 7, 1;
L_0x600000115e00 .part L_0x600000131720, 8, 1;
L_0x600000115ea0 .part L_0x600000131720, 9, 1;
L_0x600000115f40 .part L_0x600000131720, 10, 1;
L_0x600000115fe0 .part L_0x600000131720, 11, 1;
L_0x600000116080 .part L_0x600000131720, 12, 1;
L_0x600000116120 .part L_0x600000131720, 13, 1;
L_0x6000001161c0 .part L_0x600000131720, 14, 1;
L_0x600000116260 .part L_0x600000131720, 15, 1;
p0x7fb80a0b5a68 .port I0x60000300f340, L_0x600000114500;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b5a68;
p0x7fb80a0b5e88 .port I0x60000300f340, L_0x600000114640;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b5e88;
p0x7fb80a0b6248 .port I0x60000300f340, L_0x600000114780;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b6248;
p0x7fb80a0b6608 .port I0x60000300f340, L_0x6000001148c0;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b6608;
p0x7fb80a0b69c8 .port I0x60000300f340, L_0x600000114a00;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b69c8;
p0x7fb80a0b6d88 .port I0x60000300f340, L_0x600000114b40;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b6d88;
p0x7fb80a0b7148 .port I0x60000300f340, L_0x600000114c80;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b7148;
p0x7fb80a0b7508 .port I0x60000300f340, L_0x600000114dc0;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b7508;
p0x7fb80a0b78c8 .port I0x60000300f340, L_0x600000114f00;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b78c8;
p0x7fb80a0b7c88 .port I0x60000300f340, L_0x600000115040;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b7c88;
p0x7fb80a0b8048 .port I0x60000300f340, L_0x600000115180;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b8048;
p0x7fb80a0b8408 .port I0x60000300f340, L_0x6000001152c0;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b8408;
p0x7fb80a0b87c8 .port I0x60000300f340, L_0x600000115400;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b87c8;
p0x7fb80a0b8b88 .port I0x60000300f340, L_0x600000115540;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b8b88;
p0x7fb80a0b8f48 .port I0x60000300f340, L_0x600000115680;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b8f48;
p0x7fb80a0b9308 .port I0x60000300f340, L_0x6000001157c0;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b9308;
p0x7fb80a0b5a98 .port I0x60000300bc00, L_0x6000001145a0;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b5a98;
p0x7fb80a0b5eb8 .port I0x60000300bc00, L_0x6000001146e0;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b5eb8;
p0x7fb80a0b6278 .port I0x60000300bc00, L_0x600000114820;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b6278;
p0x7fb80a0b6638 .port I0x60000300bc00, L_0x600000114960;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b6638;
p0x7fb80a0b69f8 .port I0x60000300bc00, L_0x600000114aa0;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b69f8;
p0x7fb80a0b6db8 .port I0x60000300bc00, L_0x600000114be0;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b6db8;
p0x7fb80a0b7178 .port I0x60000300bc00, L_0x600000114d20;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b7178;
p0x7fb80a0b7538 .port I0x60000300bc00, L_0x600000114e60;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b7538;
p0x7fb80a0b78f8 .port I0x60000300bc00, L_0x600000114fa0;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b78f8;
p0x7fb80a0b7cb8 .port I0x60000300bc00, L_0x6000001150e0;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b7cb8;
p0x7fb80a0b8078 .port I0x60000300bc00, L_0x600000115220;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b8078;
p0x7fb80a0b8438 .port I0x60000300bc00, L_0x600000115360;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b8438;
p0x7fb80a0b87f8 .port I0x60000300bc00, L_0x6000001154a0;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b87f8;
p0x7fb80a0b8bb8 .port I0x60000300bc00, L_0x6000001155e0;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b8bb8;
p0x7fb80a0b8f78 .port I0x60000300bc00, L_0x600000115720;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b8f78;
p0x7fb80a0b9338 .port I0x60000300bc00, L_0x600000115860;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b9338;
S_0x7fb80a7b79c0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004e490_0 .net8 "Bitline1", 0 0, p0x7fb80a0b5a68;  1 drivers, strength-aware
v0x60000004e520_0 .net8 "Bitline2", 0 0, p0x7fb80a0b5a98;  1 drivers, strength-aware
v0x60000004e5b0_0 .net "D", 0 0, L_0x600000115900;  1 drivers
v0x60000004e640_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x60000004e6d0_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x60000004e760_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b5b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004e7f0_0 name=_ivl_0
o0x7fb80a0b5b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004e880_0 name=_ivl_4
v0x60000004e910_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000004e9a0_0 .net "dffOut", 0 0, v0x60000004e370_0;  1 drivers
v0x60000004ea30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000114500 .functor MUXZ 1, o0x7fb80a0b5b28, v0x60000004e370_0, L_0x600000134b40, C4<>;
L_0x6000001145a0 .functor MUXZ 1, o0x7fb80a0b5b58, v0x60000004e370_0, L_0x600000135540, C4<>;
S_0x7fb80a7b7b30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b79c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004e130_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000004e1c0_0 .net "d", 0 0, L_0x600000115900;  alias, 1 drivers
v0x60000004e250_0 .net "q", 0 0, v0x60000004e370_0;  alias, 1 drivers
v0x60000004e2e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000004e370_0 .var "state", 0 0;
v0x60000004e400_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b7ca0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004ee20_0 .net8 "Bitline1", 0 0, p0x7fb80a0b5e88;  1 drivers, strength-aware
v0x60000004eeb0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b5eb8;  1 drivers, strength-aware
v0x60000004ef40_0 .net "D", 0 0, L_0x6000001159a0;  1 drivers
v0x60000004efd0_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x60000004f060_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x60000004f0f0_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b5ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004f180_0 name=_ivl_0
o0x7fb80a0b5f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004f210_0 name=_ivl_4
v0x60000004f2a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000004f330_0 .net "dffOut", 0 0, v0x60000004ed00_0;  1 drivers
v0x60000004f3c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000114640 .functor MUXZ 1, o0x7fb80a0b5ee8, v0x60000004ed00_0, L_0x600000134b40, C4<>;
L_0x6000001146e0 .functor MUXZ 1, o0x7fb80a0b5f18, v0x60000004ed00_0, L_0x600000135540, C4<>;
S_0x7fb80a7b7e10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b7ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004eac0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000004eb50_0 .net "d", 0 0, L_0x6000001159a0;  alias, 1 drivers
v0x60000004ebe0_0 .net "q", 0 0, v0x60000004ed00_0;  alias, 1 drivers
v0x60000004ec70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000004ed00_0 .var "state", 0 0;
v0x60000004ed90_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b7f80 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004f7b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b6248;  1 drivers, strength-aware
v0x60000004f840_0 .net8 "Bitline2", 0 0, p0x7fb80a0b6278;  1 drivers, strength-aware
v0x60000004f8d0_0 .net "D", 0 0, L_0x600000115a40;  1 drivers
v0x60000004f960_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x60000004f9f0_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x60000004fa80_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b62a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004fb10_0 name=_ivl_0
o0x7fb80a0b62d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004fba0_0 name=_ivl_4
v0x60000004fc30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000004fcc0_0 .net "dffOut", 0 0, v0x60000004f690_0;  1 drivers
v0x60000004fd50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000114780 .functor MUXZ 1, o0x7fb80a0b62a8, v0x60000004f690_0, L_0x600000134b40, C4<>;
L_0x600000114820 .functor MUXZ 1, o0x7fb80a0b62d8, v0x60000004f690_0, L_0x600000135540, C4<>;
S_0x7fb80a7b80f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b7f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004f450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000004f4e0_0 .net "d", 0 0, L_0x600000115a40;  alias, 1 drivers
v0x60000004f570_0 .net "q", 0 0, v0x60000004f690_0;  alias, 1 drivers
v0x60000004f600_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000004f690_0 .var "state", 0 0;
v0x60000004f720_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b8260 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000401b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b6608;  1 drivers, strength-aware
v0x600000040240_0 .net8 "Bitline2", 0 0, p0x7fb80a0b6638;  1 drivers, strength-aware
v0x6000000402d0_0 .net "D", 0 0, L_0x600000115ae0;  1 drivers
v0x600000040360_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x6000000403f0_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000040480_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b6668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000040510_0 name=_ivl_0
o0x7fb80a0b6698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000405a0_0 name=_ivl_4
v0x600000040630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000406c0_0 .net "dffOut", 0 0, v0x600000040090_0;  1 drivers
v0x600000040750_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001148c0 .functor MUXZ 1, o0x7fb80a0b6668, v0x600000040090_0, L_0x600000134b40, C4<>;
L_0x600000114960 .functor MUXZ 1, o0x7fb80a0b6698, v0x600000040090_0, L_0x600000135540, C4<>;
S_0x7fb80a7b83d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b8260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004fde0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000004fe70_0 .net "d", 0 0, L_0x600000115ae0;  alias, 1 drivers
v0x60000004ff00_0 .net "q", 0 0, v0x600000040090_0;  alias, 1 drivers
v0x600000040000_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000040090_0 .var "state", 0 0;
v0x600000040120_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b8540 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000040b40_0 .net8 "Bitline1", 0 0, p0x7fb80a0b69c8;  1 drivers, strength-aware
v0x600000040bd0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b69f8;  1 drivers, strength-aware
v0x600000040c60_0 .net "D", 0 0, L_0x600000115b80;  1 drivers
v0x600000040cf0_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x600000040d80_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000040e10_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b6a28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000040ea0_0 name=_ivl_0
o0x7fb80a0b6a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000040f30_0 name=_ivl_4
v0x600000040fc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000041050_0 .net "dffOut", 0 0, v0x600000040a20_0;  1 drivers
v0x6000000410e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000114a00 .functor MUXZ 1, o0x7fb80a0b6a28, v0x600000040a20_0, L_0x600000134b40, C4<>;
L_0x600000114aa0 .functor MUXZ 1, o0x7fb80a0b6a58, v0x600000040a20_0, L_0x600000135540, C4<>;
S_0x7fb80a7b86b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b8540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000407e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000040870_0 .net "d", 0 0, L_0x600000115b80;  alias, 1 drivers
v0x600000040900_0 .net "q", 0 0, v0x600000040a20_0;  alias, 1 drivers
v0x600000040990_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000040a20_0 .var "state", 0 0;
v0x600000040ab0_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b8820 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000414d0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b6d88;  1 drivers, strength-aware
v0x600000041560_0 .net8 "Bitline2", 0 0, p0x7fb80a0b6db8;  1 drivers, strength-aware
v0x6000000415f0_0 .net "D", 0 0, L_0x600000115c20;  1 drivers
v0x600000041680_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x600000041710_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x6000000417a0_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b6de8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000041830_0 name=_ivl_0
o0x7fb80a0b6e18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000418c0_0 name=_ivl_4
v0x600000041950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000419e0_0 .net "dffOut", 0 0, v0x6000000413b0_0;  1 drivers
v0x600000041a70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000114b40 .functor MUXZ 1, o0x7fb80a0b6de8, v0x6000000413b0_0, L_0x600000134b40, C4<>;
L_0x600000114be0 .functor MUXZ 1, o0x7fb80a0b6e18, v0x6000000413b0_0, L_0x600000135540, C4<>;
S_0x7fb80a7b8990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b8820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000041170_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000041200_0 .net "d", 0 0, L_0x600000115c20;  alias, 1 drivers
v0x600000041290_0 .net "q", 0 0, v0x6000000413b0_0;  alias, 1 drivers
v0x600000041320_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000413b0_0 .var "state", 0 0;
v0x600000041440_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b8b00 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000041e60_0 .net8 "Bitline1", 0 0, p0x7fb80a0b7148;  1 drivers, strength-aware
v0x600000041ef0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b7178;  1 drivers, strength-aware
v0x600000041f80_0 .net "D", 0 0, L_0x600000115cc0;  1 drivers
v0x600000042010_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x6000000420a0_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000042130_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b71a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000421c0_0 name=_ivl_0
o0x7fb80a0b71d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000042250_0 name=_ivl_4
v0x6000000422e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000042370_0 .net "dffOut", 0 0, v0x600000041d40_0;  1 drivers
v0x600000042400_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000114c80 .functor MUXZ 1, o0x7fb80a0b71a8, v0x600000041d40_0, L_0x600000134b40, C4<>;
L_0x600000114d20 .functor MUXZ 1, o0x7fb80a0b71d8, v0x600000041d40_0, L_0x600000135540, C4<>;
S_0x7fb80a7b8c70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b8b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000041b00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000041b90_0 .net "d", 0 0, L_0x600000115cc0;  alias, 1 drivers
v0x600000041c20_0 .net "q", 0 0, v0x600000041d40_0;  alias, 1 drivers
v0x600000041cb0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000041d40_0 .var "state", 0 0;
v0x600000041dd0_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b8de0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000427f0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b7508;  1 drivers, strength-aware
v0x600000042880_0 .net8 "Bitline2", 0 0, p0x7fb80a0b7538;  1 drivers, strength-aware
v0x600000042910_0 .net "D", 0 0, L_0x600000115d60;  1 drivers
v0x6000000429a0_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x600000042a30_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000042ac0_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b7568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000042b50_0 name=_ivl_0
o0x7fb80a0b7598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000042be0_0 name=_ivl_4
v0x600000042c70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000042d00_0 .net "dffOut", 0 0, v0x6000000426d0_0;  1 drivers
v0x600000042d90_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000114dc0 .functor MUXZ 1, o0x7fb80a0b7568, v0x6000000426d0_0, L_0x600000134b40, C4<>;
L_0x600000114e60 .functor MUXZ 1, o0x7fb80a0b7598, v0x6000000426d0_0, L_0x600000135540, C4<>;
S_0x7fb80a7b8f50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b8de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000042490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000042520_0 .net "d", 0 0, L_0x600000115d60;  alias, 1 drivers
v0x6000000425b0_0 .net "q", 0 0, v0x6000000426d0_0;  alias, 1 drivers
v0x600000042640_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000426d0_0 .var "state", 0 0;
v0x600000042760_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b90c0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000043180_0 .net8 "Bitline1", 0 0, p0x7fb80a0b78c8;  1 drivers, strength-aware
v0x600000043210_0 .net8 "Bitline2", 0 0, p0x7fb80a0b78f8;  1 drivers, strength-aware
v0x6000000432a0_0 .net "D", 0 0, L_0x600000115e00;  1 drivers
v0x600000043330_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x6000000433c0_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000043450_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b7928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000434e0_0 name=_ivl_0
o0x7fb80a0b7958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000043570_0 name=_ivl_4
v0x600000043600_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000043690_0 .net "dffOut", 0 0, v0x600000043060_0;  1 drivers
v0x600000043720_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000114f00 .functor MUXZ 1, o0x7fb80a0b7928, v0x600000043060_0, L_0x600000134b40, C4<>;
L_0x600000114fa0 .functor MUXZ 1, o0x7fb80a0b7958, v0x600000043060_0, L_0x600000135540, C4<>;
S_0x7fb80a7b9230 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b90c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000042e20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000042eb0_0 .net "d", 0 0, L_0x600000115e00;  alias, 1 drivers
v0x600000042f40_0 .net "q", 0 0, v0x600000043060_0;  alias, 1 drivers
v0x600000042fd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000043060_0 .var "state", 0 0;
v0x6000000430f0_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b97a0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000043b10_0 .net8 "Bitline1", 0 0, p0x7fb80a0b7c88;  1 drivers, strength-aware
v0x600000043ba0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b7cb8;  1 drivers, strength-aware
v0x600000043c30_0 .net "D", 0 0, L_0x600000115ea0;  1 drivers
v0x600000043cc0_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x600000043d50_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000043de0_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b7ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000043e70_0 name=_ivl_0
o0x7fb80a0b7d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000043f00_0 name=_ivl_4
v0x600000044000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000044090_0 .net "dffOut", 0 0, v0x6000000439f0_0;  1 drivers
v0x600000044120_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000115040 .functor MUXZ 1, o0x7fb80a0b7ce8, v0x6000000439f0_0, L_0x600000134b40, C4<>;
L_0x6000001150e0 .functor MUXZ 1, o0x7fb80a0b7d18, v0x6000000439f0_0, L_0x600000135540, C4<>;
S_0x7fb80a7b9910 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b97a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000437b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000043840_0 .net "d", 0 0, L_0x600000115ea0;  alias, 1 drivers
v0x6000000438d0_0 .net "q", 0 0, v0x6000000439f0_0;  alias, 1 drivers
v0x600000043960_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000439f0_0 .var "state", 0 0;
v0x600000043a80_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b9a80 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000044510_0 .net8 "Bitline1", 0 0, p0x7fb80a0b8048;  1 drivers, strength-aware
v0x6000000445a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b8078;  1 drivers, strength-aware
v0x600000044630_0 .net "D", 0 0, L_0x600000115f40;  1 drivers
v0x6000000446c0_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x600000044750_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x6000000447e0_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b80a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000044870_0 name=_ivl_0
o0x7fb80a0b80d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000044900_0 name=_ivl_4
v0x600000044990_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000044a20_0 .net "dffOut", 0 0, v0x6000000443f0_0;  1 drivers
v0x600000044ab0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000115180 .functor MUXZ 1, o0x7fb80a0b80a8, v0x6000000443f0_0, L_0x600000134b40, C4<>;
L_0x600000115220 .functor MUXZ 1, o0x7fb80a0b80d8, v0x6000000443f0_0, L_0x600000135540, C4<>;
S_0x7fb80a7b9bf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b9a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000441b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000044240_0 .net "d", 0 0, L_0x600000115f40;  alias, 1 drivers
v0x6000000442d0_0 .net "q", 0 0, v0x6000000443f0_0;  alias, 1 drivers
v0x600000044360_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000443f0_0 .var "state", 0 0;
v0x600000044480_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b9d60 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000044ea0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b8408;  1 drivers, strength-aware
v0x600000044f30_0 .net8 "Bitline2", 0 0, p0x7fb80a0b8438;  1 drivers, strength-aware
v0x600000044fc0_0 .net "D", 0 0, L_0x600000115fe0;  1 drivers
v0x600000045050_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x6000000450e0_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000045170_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b8468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000045200_0 name=_ivl_0
o0x7fb80a0b8498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000045290_0 name=_ivl_4
v0x600000045320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000453b0_0 .net "dffOut", 0 0, v0x600000044d80_0;  1 drivers
v0x600000045440_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001152c0 .functor MUXZ 1, o0x7fb80a0b8468, v0x600000044d80_0, L_0x600000134b40, C4<>;
L_0x600000115360 .functor MUXZ 1, o0x7fb80a0b8498, v0x600000044d80_0, L_0x600000135540, C4<>;
S_0x7fb80a7b9ed0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b9d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000044b40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000044bd0_0 .net "d", 0 0, L_0x600000115fe0;  alias, 1 drivers
v0x600000044c60_0 .net "q", 0 0, v0x600000044d80_0;  alias, 1 drivers
v0x600000044cf0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000044d80_0 .var "state", 0 0;
v0x600000044e10_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7ba040 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000045830_0 .net8 "Bitline1", 0 0, p0x7fb80a0b87c8;  1 drivers, strength-aware
v0x6000000458c0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b87f8;  1 drivers, strength-aware
v0x600000045950_0 .net "D", 0 0, L_0x600000116080;  1 drivers
v0x6000000459e0_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x600000045a70_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000045b00_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b8828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000045b90_0 name=_ivl_0
o0x7fb80a0b8858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000045c20_0 name=_ivl_4
v0x600000045cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000045d40_0 .net "dffOut", 0 0, v0x600000045710_0;  1 drivers
v0x600000045dd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000115400 .functor MUXZ 1, o0x7fb80a0b8828, v0x600000045710_0, L_0x600000134b40, C4<>;
L_0x6000001154a0 .functor MUXZ 1, o0x7fb80a0b8858, v0x600000045710_0, L_0x600000135540, C4<>;
S_0x7fb80a7ba1b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ba040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000454d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000045560_0 .net "d", 0 0, L_0x600000116080;  alias, 1 drivers
v0x6000000455f0_0 .net "q", 0 0, v0x600000045710_0;  alias, 1 drivers
v0x600000045680_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000045710_0 .var "state", 0 0;
v0x6000000457a0_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7ba320 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000461c0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b8b88;  1 drivers, strength-aware
v0x600000046250_0 .net8 "Bitline2", 0 0, p0x7fb80a0b8bb8;  1 drivers, strength-aware
v0x6000000462e0_0 .net "D", 0 0, L_0x600000116120;  1 drivers
v0x600000046370_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x600000046400_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000046490_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b8be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000046520_0 name=_ivl_0
o0x7fb80a0b8c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000465b0_0 name=_ivl_4
v0x600000046640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000466d0_0 .net "dffOut", 0 0, v0x6000000460a0_0;  1 drivers
v0x600000046760_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000115540 .functor MUXZ 1, o0x7fb80a0b8be8, v0x6000000460a0_0, L_0x600000134b40, C4<>;
L_0x6000001155e0 .functor MUXZ 1, o0x7fb80a0b8c18, v0x6000000460a0_0, L_0x600000135540, C4<>;
S_0x7fb80a7ba490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ba320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000045e60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000045ef0_0 .net "d", 0 0, L_0x600000116120;  alias, 1 drivers
v0x600000045f80_0 .net "q", 0 0, v0x6000000460a0_0;  alias, 1 drivers
v0x600000046010_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000460a0_0 .var "state", 0 0;
v0x600000046130_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7ba600 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000046b50_0 .net8 "Bitline1", 0 0, p0x7fb80a0b8f48;  1 drivers, strength-aware
v0x600000046be0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b8f78;  1 drivers, strength-aware
v0x600000046c70_0 .net "D", 0 0, L_0x6000001161c0;  1 drivers
v0x600000046d00_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x600000046d90_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000046e20_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b8fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000046eb0_0 name=_ivl_0
o0x7fb80a0b8fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000046f40_0 name=_ivl_4
v0x600000046fd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000047060_0 .net "dffOut", 0 0, v0x600000046a30_0;  1 drivers
v0x6000000470f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000115680 .functor MUXZ 1, o0x7fb80a0b8fa8, v0x600000046a30_0, L_0x600000134b40, C4<>;
L_0x600000115720 .functor MUXZ 1, o0x7fb80a0b8fd8, v0x600000046a30_0, L_0x600000135540, C4<>;
S_0x7fb80a7ba770 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ba600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000467f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000046880_0 .net "d", 0 0, L_0x6000001161c0;  alias, 1 drivers
v0x600000046910_0 .net "q", 0 0, v0x600000046a30_0;  alias, 1 drivers
v0x6000000469a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000046a30_0 .var "state", 0 0;
v0x600000046ac0_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7ba8e0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000474e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b9308;  1 drivers, strength-aware
v0x600000047570_0 .net8 "Bitline2", 0 0, p0x7fb80a0b9338;  1 drivers, strength-aware
v0x600000047600_0 .net "D", 0 0, L_0x600000116260;  1 drivers
v0x600000047690_0 .net "ReadEnable1", 0 0, L_0x600000134b40;  alias, 1 drivers
v0x600000047720_0 .net "ReadEnable2", 0 0, L_0x600000135540;  alias, 1 drivers
v0x6000000477b0_0 .net "WriteEnable", 0 0, L_0x600000134140;  alias, 1 drivers
o0x7fb80a0b9368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000047840_0 name=_ivl_0
o0x7fb80a0b9398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000478d0_0 name=_ivl_4
v0x600000047960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000479f0_0 .net "dffOut", 0 0, v0x6000000473c0_0;  1 drivers
v0x600000047a80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001157c0 .functor MUXZ 1, o0x7fb80a0b9368, v0x6000000473c0_0, L_0x600000134b40, C4<>;
L_0x600000115860 .functor MUXZ 1, o0x7fb80a0b9398, v0x6000000473c0_0, L_0x600000135540, C4<>;
S_0x7fb80a7baa50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ba8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000047180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000047210_0 .net "d", 0 0, L_0x600000116260;  alias, 1 drivers
v0x6000000472a0_0 .net "q", 0 0, v0x6000000473c0_0;  alias, 1 drivers
v0x600000047330_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000473c0_0 .var "state", 0 0;
v0x600000047450_0 .net "wen", 0 0, L_0x600000134140;  alias, 1 drivers
S_0x7fb80a7b93a0 .scope module, "regArray[1]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000519e0_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x600000051a70_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x600000051b00_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x600000051b90_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  1 drivers
v0x600000051c20_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  1 drivers
v0x600000051cb0_0 .net "WriteReg", 0 0, L_0x6000001341e0;  1 drivers
v0x600000051d40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000051dd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000117700 .part L_0x600000131720, 0, 1;
L_0x6000001177a0 .part L_0x600000131720, 1, 1;
L_0x600000117840 .part L_0x600000131720, 2, 1;
L_0x6000001178e0 .part L_0x600000131720, 3, 1;
L_0x600000117980 .part L_0x600000131720, 4, 1;
L_0x600000117a20 .part L_0x600000131720, 5, 1;
L_0x600000117ac0 .part L_0x600000131720, 6, 1;
L_0x600000117b60 .part L_0x600000131720, 7, 1;
L_0x600000117c00 .part L_0x600000131720, 8, 1;
L_0x600000117ca0 .part L_0x600000131720, 9, 1;
L_0x600000117d40 .part L_0x600000131720, 10, 1;
L_0x600000117de0 .part L_0x600000131720, 11, 1;
L_0x600000117e80 .part L_0x600000131720, 12, 1;
L_0x600000117f20 .part L_0x600000131720, 13, 1;
L_0x600000128000 .part L_0x600000131720, 14, 1;
L_0x6000001280a0 .part L_0x600000131720, 15, 1;
p0x7fb80a0b9908 .port I0x60000300f340, L_0x600000116300;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b9908;
p0x7fb80a0b9d28 .port I0x60000300f340, L_0x600000116440;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0b9d28;
p0x7fb80a0ba0e8 .port I0x60000300f340, L_0x600000116580;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0ba0e8;
p0x7fb80a0ba4a8 .port I0x60000300f340, L_0x6000001166c0;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0ba4a8;
p0x7fb80a0ba868 .port I0x60000300f340, L_0x600000116800;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0ba868;
p0x7fb80a0bac28 .port I0x60000300f340, L_0x600000116940;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bac28;
p0x7fb80a0bafe8 .port I0x60000300f340, L_0x600000116a80;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bafe8;
p0x7fb80a0bb3a8 .port I0x60000300f340, L_0x600000116bc0;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bb3a8;
p0x7fb80a0bb768 .port I0x60000300f340, L_0x600000116d00;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bb768;
p0x7fb80a0bbb28 .port I0x60000300f340, L_0x600000116e40;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bbb28;
p0x7fb80a0bbee8 .port I0x60000300f340, L_0x600000116f80;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bbee8;
p0x7fb80a0bc2a8 .port I0x60000300f340, L_0x6000001170c0;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bc2a8;
p0x7fb80a0bc668 .port I0x60000300f340, L_0x600000117200;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bc668;
p0x7fb80a0bca28 .port I0x60000300f340, L_0x600000117340;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bca28;
p0x7fb80a0bcde8 .port I0x60000300f340, L_0x600000117480;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bcde8;
p0x7fb80a0bd1a8 .port I0x60000300f340, L_0x6000001175c0;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bd1a8;
p0x7fb80a0b9938 .port I0x60000300bc00, L_0x6000001163a0;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b9938;
p0x7fb80a0b9d58 .port I0x60000300bc00, L_0x6000001164e0;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0b9d58;
p0x7fb80a0ba118 .port I0x60000300bc00, L_0x600000116620;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0ba118;
p0x7fb80a0ba4d8 .port I0x60000300bc00, L_0x600000116760;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0ba4d8;
p0x7fb80a0ba898 .port I0x60000300bc00, L_0x6000001168a0;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0ba898;
p0x7fb80a0bac58 .port I0x60000300bc00, L_0x6000001169e0;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bac58;
p0x7fb80a0bb018 .port I0x60000300bc00, L_0x600000116b20;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bb018;
p0x7fb80a0bb3d8 .port I0x60000300bc00, L_0x600000116c60;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bb3d8;
p0x7fb80a0bb798 .port I0x60000300bc00, L_0x600000116da0;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bb798;
p0x7fb80a0bbb58 .port I0x60000300bc00, L_0x600000116ee0;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bbb58;
p0x7fb80a0bbf18 .port I0x60000300bc00, L_0x600000117020;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bbf18;
p0x7fb80a0bc2d8 .port I0x60000300bc00, L_0x600000117160;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bc2d8;
p0x7fb80a0bc698 .port I0x60000300bc00, L_0x6000001172a0;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bc698;
p0x7fb80a0bca58 .port I0x60000300bc00, L_0x6000001173e0;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bca58;
p0x7fb80a0bce18 .port I0x60000300bc00, L_0x600000117520;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bce18;
p0x7fb80a0bd1d8 .port I0x60000300bc00, L_0x600000117660;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bd1d8;
S_0x7fb80a7b9510 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000058360_0 .net8 "Bitline1", 0 0, p0x7fb80a0b9908;  1 drivers, strength-aware
v0x6000000583f0_0 .net8 "Bitline2", 0 0, p0x7fb80a0b9938;  1 drivers, strength-aware
v0x600000058480_0 .net "D", 0 0, L_0x600000117700;  1 drivers
v0x600000058510_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x6000000585a0_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x600000058630_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0b99c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000586c0_0 name=_ivl_0
o0x7fb80a0b99f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000058750_0 name=_ivl_4
v0x6000000587e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000058870_0 .net "dffOut", 0 0, v0x600000058240_0;  1 drivers
v0x600000058900_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000116300 .functor MUXZ 1, o0x7fb80a0b99c8, v0x600000058240_0, L_0x600000134be0, C4<>;
L_0x6000001163a0 .functor MUXZ 1, o0x7fb80a0b99f8, v0x600000058240_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bafc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7b9510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000058000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000058090_0 .net "d", 0 0, L_0x600000117700;  alias, 1 drivers
v0x600000058120_0 .net "q", 0 0, v0x600000058240_0;  alias, 1 drivers
v0x6000000581b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000058240_0 .var "state", 0 0;
v0x6000000582d0_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bb130 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000058cf0_0 .net8 "Bitline1", 0 0, p0x7fb80a0b9d28;  1 drivers, strength-aware
v0x600000058d80_0 .net8 "Bitline2", 0 0, p0x7fb80a0b9d58;  1 drivers, strength-aware
v0x600000058e10_0 .net "D", 0 0, L_0x6000001177a0;  1 drivers
v0x600000058ea0_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x600000058f30_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x600000058fc0_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0b9d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000059050_0 name=_ivl_0
o0x7fb80a0b9db8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000590e0_0 name=_ivl_4
v0x600000059170_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000059200_0 .net "dffOut", 0 0, v0x600000058bd0_0;  1 drivers
v0x600000059290_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000116440 .functor MUXZ 1, o0x7fb80a0b9d88, v0x600000058bd0_0, L_0x600000134be0, C4<>;
L_0x6000001164e0 .functor MUXZ 1, o0x7fb80a0b9db8, v0x600000058bd0_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bb2a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bb130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000058990_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000058a20_0 .net "d", 0 0, L_0x6000001177a0;  alias, 1 drivers
v0x600000058ab0_0 .net "q", 0 0, v0x600000058bd0_0;  alias, 1 drivers
v0x600000058b40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000058bd0_0 .var "state", 0 0;
v0x600000058c60_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bb410 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000059680_0 .net8 "Bitline1", 0 0, p0x7fb80a0ba0e8;  1 drivers, strength-aware
v0x600000059710_0 .net8 "Bitline2", 0 0, p0x7fb80a0ba118;  1 drivers, strength-aware
v0x6000000597a0_0 .net "D", 0 0, L_0x600000117840;  1 drivers
v0x600000059830_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x6000000598c0_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x600000059950_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0ba148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000599e0_0 name=_ivl_0
o0x7fb80a0ba178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000059a70_0 name=_ivl_4
v0x600000059b00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000059b90_0 .net "dffOut", 0 0, v0x600000059560_0;  1 drivers
v0x600000059c20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000116580 .functor MUXZ 1, o0x7fb80a0ba148, v0x600000059560_0, L_0x600000134be0, C4<>;
L_0x600000116620 .functor MUXZ 1, o0x7fb80a0ba178, v0x600000059560_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bb580 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bb410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000059320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000593b0_0 .net "d", 0 0, L_0x600000117840;  alias, 1 drivers
v0x600000059440_0 .net "q", 0 0, v0x600000059560_0;  alias, 1 drivers
v0x6000000594d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000059560_0 .var "state", 0 0;
v0x6000000595f0_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bb6f0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005a010_0 .net8 "Bitline1", 0 0, p0x7fb80a0ba4a8;  1 drivers, strength-aware
v0x60000005a0a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0ba4d8;  1 drivers, strength-aware
v0x60000005a130_0 .net "D", 0 0, L_0x6000001178e0;  1 drivers
v0x60000005a1c0_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x60000005a250_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x60000005a2e0_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0ba508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005a370_0 name=_ivl_0
o0x7fb80a0ba538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005a400_0 name=_ivl_4
v0x60000005a490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005a520_0 .net "dffOut", 0 0, v0x600000059ef0_0;  1 drivers
v0x60000005a5b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001166c0 .functor MUXZ 1, o0x7fb80a0ba508, v0x600000059ef0_0, L_0x600000134be0, C4<>;
L_0x600000116760 .functor MUXZ 1, o0x7fb80a0ba538, v0x600000059ef0_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bb860 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bb6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000059cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000059d40_0 .net "d", 0 0, L_0x6000001178e0;  alias, 1 drivers
v0x600000059dd0_0 .net "q", 0 0, v0x600000059ef0_0;  alias, 1 drivers
v0x600000059e60_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000059ef0_0 .var "state", 0 0;
v0x600000059f80_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bb9d0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005a9a0_0 .net8 "Bitline1", 0 0, p0x7fb80a0ba868;  1 drivers, strength-aware
v0x60000005aa30_0 .net8 "Bitline2", 0 0, p0x7fb80a0ba898;  1 drivers, strength-aware
v0x60000005aac0_0 .net "D", 0 0, L_0x600000117980;  1 drivers
v0x60000005ab50_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x60000005abe0_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x60000005ac70_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0ba8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005ad00_0 name=_ivl_0
o0x7fb80a0ba8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005ad90_0 name=_ivl_4
v0x60000005ae20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005aeb0_0 .net "dffOut", 0 0, v0x60000005a880_0;  1 drivers
v0x60000005af40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000116800 .functor MUXZ 1, o0x7fb80a0ba8c8, v0x60000005a880_0, L_0x600000134be0, C4<>;
L_0x6000001168a0 .functor MUXZ 1, o0x7fb80a0ba8f8, v0x60000005a880_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bbb40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bb9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005a640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005a6d0_0 .net "d", 0 0, L_0x600000117980;  alias, 1 drivers
v0x60000005a760_0 .net "q", 0 0, v0x60000005a880_0;  alias, 1 drivers
v0x60000005a7f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000005a880_0 .var "state", 0 0;
v0x60000005a910_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bbcb0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005b330_0 .net8 "Bitline1", 0 0, p0x7fb80a0bac28;  1 drivers, strength-aware
v0x60000005b3c0_0 .net8 "Bitline2", 0 0, p0x7fb80a0bac58;  1 drivers, strength-aware
v0x60000005b450_0 .net "D", 0 0, L_0x600000117a20;  1 drivers
v0x60000005b4e0_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x60000005b570_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x60000005b600_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bac88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005b690_0 name=_ivl_0
o0x7fb80a0bacb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005b720_0 name=_ivl_4
v0x60000005b7b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005b840_0 .net "dffOut", 0 0, v0x60000005b210_0;  1 drivers
v0x60000005b8d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000116940 .functor MUXZ 1, o0x7fb80a0bac88, v0x60000005b210_0, L_0x600000134be0, C4<>;
L_0x6000001169e0 .functor MUXZ 1, o0x7fb80a0bacb8, v0x60000005b210_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bbe20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bbcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005afd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005b060_0 .net "d", 0 0, L_0x600000117a20;  alias, 1 drivers
v0x60000005b0f0_0 .net "q", 0 0, v0x60000005b210_0;  alias, 1 drivers
v0x60000005b180_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000005b210_0 .var "state", 0 0;
v0x60000005b2a0_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bbf90 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005bcc0_0 .net8 "Bitline1", 0 0, p0x7fb80a0bafe8;  1 drivers, strength-aware
v0x60000005bd50_0 .net8 "Bitline2", 0 0, p0x7fb80a0bb018;  1 drivers, strength-aware
v0x60000005bde0_0 .net "D", 0 0, L_0x600000117ac0;  1 drivers
v0x60000005be70_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x60000005bf00_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x60000005c000_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bb048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005c090_0 name=_ivl_0
o0x7fb80a0bb078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005c120_0 name=_ivl_4
v0x60000005c1b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005c240_0 .net "dffOut", 0 0, v0x60000005bba0_0;  1 drivers
v0x60000005c2d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000116a80 .functor MUXZ 1, o0x7fb80a0bb048, v0x60000005bba0_0, L_0x600000134be0, C4<>;
L_0x600000116b20 .functor MUXZ 1, o0x7fb80a0bb078, v0x60000005bba0_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bc100 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bbf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005b960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005b9f0_0 .net "d", 0 0, L_0x600000117ac0;  alias, 1 drivers
v0x60000005ba80_0 .net "q", 0 0, v0x60000005bba0_0;  alias, 1 drivers
v0x60000005bb10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000005bba0_0 .var "state", 0 0;
v0x60000005bc30_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bc270 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005c6c0_0 .net8 "Bitline1", 0 0, p0x7fb80a0bb3a8;  1 drivers, strength-aware
v0x60000005c750_0 .net8 "Bitline2", 0 0, p0x7fb80a0bb3d8;  1 drivers, strength-aware
v0x60000005c7e0_0 .net "D", 0 0, L_0x600000117b60;  1 drivers
v0x60000005c870_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x60000005c900_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x60000005c990_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bb408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005ca20_0 name=_ivl_0
o0x7fb80a0bb438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005cab0_0 name=_ivl_4
v0x60000005cb40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005cbd0_0 .net "dffOut", 0 0, v0x60000005c5a0_0;  1 drivers
v0x60000005cc60_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000116bc0 .functor MUXZ 1, o0x7fb80a0bb408, v0x60000005c5a0_0, L_0x600000134be0, C4<>;
L_0x600000116c60 .functor MUXZ 1, o0x7fb80a0bb438, v0x60000005c5a0_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bc3e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bc270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005c360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005c3f0_0 .net "d", 0 0, L_0x600000117b60;  alias, 1 drivers
v0x60000005c480_0 .net "q", 0 0, v0x60000005c5a0_0;  alias, 1 drivers
v0x60000005c510_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000005c5a0_0 .var "state", 0 0;
v0x60000005c630_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bc550 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005d050_0 .net8 "Bitline1", 0 0, p0x7fb80a0bb768;  1 drivers, strength-aware
v0x60000005d0e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0bb798;  1 drivers, strength-aware
v0x60000005d170_0 .net "D", 0 0, L_0x600000117c00;  1 drivers
v0x60000005d200_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x60000005d290_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x60000005d320_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bb7c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005d3b0_0 name=_ivl_0
o0x7fb80a0bb7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005d440_0 name=_ivl_4
v0x60000005d4d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005d560_0 .net "dffOut", 0 0, v0x60000005cf30_0;  1 drivers
v0x60000005d5f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000116d00 .functor MUXZ 1, o0x7fb80a0bb7c8, v0x60000005cf30_0, L_0x600000134be0, C4<>;
L_0x600000116da0 .functor MUXZ 1, o0x7fb80a0bb7f8, v0x60000005cf30_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bc6c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bc550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005ccf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005cd80_0 .net "d", 0 0, L_0x600000117c00;  alias, 1 drivers
v0x60000005ce10_0 .net "q", 0 0, v0x60000005cf30_0;  alias, 1 drivers
v0x60000005cea0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000005cf30_0 .var "state", 0 0;
v0x60000005cfc0_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bca30 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005d9e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0bbb28;  1 drivers, strength-aware
v0x60000005da70_0 .net8 "Bitline2", 0 0, p0x7fb80a0bbb58;  1 drivers, strength-aware
v0x60000005db00_0 .net "D", 0 0, L_0x600000117ca0;  1 drivers
v0x60000005db90_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x60000005dc20_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x60000005dcb0_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bbb88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005dd40_0 name=_ivl_0
o0x7fb80a0bbbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005ddd0_0 name=_ivl_4
v0x60000005de60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005def0_0 .net "dffOut", 0 0, v0x60000005d8c0_0;  1 drivers
v0x60000005df80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000116e40 .functor MUXZ 1, o0x7fb80a0bbb88, v0x60000005d8c0_0, L_0x600000134be0, C4<>;
L_0x600000116ee0 .functor MUXZ 1, o0x7fb80a0bbbb8, v0x60000005d8c0_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bcba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005d680_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005d710_0 .net "d", 0 0, L_0x600000117ca0;  alias, 1 drivers
v0x60000005d7a0_0 .net "q", 0 0, v0x60000005d8c0_0;  alias, 1 drivers
v0x60000005d830_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000005d8c0_0 .var "state", 0 0;
v0x60000005d950_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bcd10 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005e370_0 .net8 "Bitline1", 0 0, p0x7fb80a0bbee8;  1 drivers, strength-aware
v0x60000005e400_0 .net8 "Bitline2", 0 0, p0x7fb80a0bbf18;  1 drivers, strength-aware
v0x60000005e490_0 .net "D", 0 0, L_0x600000117d40;  1 drivers
v0x60000005e520_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x60000005e5b0_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x60000005e640_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bbf48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005e6d0_0 name=_ivl_0
o0x7fb80a0bbf78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005e760_0 name=_ivl_4
v0x60000005e7f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005e880_0 .net "dffOut", 0 0, v0x60000005e250_0;  1 drivers
v0x60000005e910_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000116f80 .functor MUXZ 1, o0x7fb80a0bbf48, v0x60000005e250_0, L_0x600000134be0, C4<>;
L_0x600000117020 .functor MUXZ 1, o0x7fb80a0bbf78, v0x60000005e250_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bce80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bcd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005e010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005e0a0_0 .net "d", 0 0, L_0x600000117d40;  alias, 1 drivers
v0x60000005e130_0 .net "q", 0 0, v0x60000005e250_0;  alias, 1 drivers
v0x60000005e1c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000005e250_0 .var "state", 0 0;
v0x60000005e2e0_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bcff0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005ed00_0 .net8 "Bitline1", 0 0, p0x7fb80a0bc2a8;  1 drivers, strength-aware
v0x60000005ed90_0 .net8 "Bitline2", 0 0, p0x7fb80a0bc2d8;  1 drivers, strength-aware
v0x60000005ee20_0 .net "D", 0 0, L_0x600000117de0;  1 drivers
v0x60000005eeb0_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x60000005ef40_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x60000005efd0_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bc308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005f060_0 name=_ivl_0
o0x7fb80a0bc338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005f0f0_0 name=_ivl_4
v0x60000005f180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005f210_0 .net "dffOut", 0 0, v0x60000005ebe0_0;  1 drivers
v0x60000005f2a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001170c0 .functor MUXZ 1, o0x7fb80a0bc308, v0x60000005ebe0_0, L_0x600000134be0, C4<>;
L_0x600000117160 .functor MUXZ 1, o0x7fb80a0bc338, v0x60000005ebe0_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bd160 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bcff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005e9a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005ea30_0 .net "d", 0 0, L_0x600000117de0;  alias, 1 drivers
v0x60000005eac0_0 .net "q", 0 0, v0x60000005ebe0_0;  alias, 1 drivers
v0x60000005eb50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000005ebe0_0 .var "state", 0 0;
v0x60000005ec70_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bd2d0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005f690_0 .net8 "Bitline1", 0 0, p0x7fb80a0bc668;  1 drivers, strength-aware
v0x60000005f720_0 .net8 "Bitline2", 0 0, p0x7fb80a0bc698;  1 drivers, strength-aware
v0x60000005f7b0_0 .net "D", 0 0, L_0x600000117e80;  1 drivers
v0x60000005f840_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x60000005f8d0_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x60000005f960_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bc6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005f9f0_0 name=_ivl_0
o0x7fb80a0bc6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005fa80_0 name=_ivl_4
v0x60000005fb10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005fba0_0 .net "dffOut", 0 0, v0x60000005f570_0;  1 drivers
v0x60000005fc30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000117200 .functor MUXZ 1, o0x7fb80a0bc6c8, v0x60000005f570_0, L_0x600000134be0, C4<>;
L_0x6000001172a0 .functor MUXZ 1, o0x7fb80a0bc6f8, v0x60000005f570_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bd440 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bd2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005f330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005f3c0_0 .net "d", 0 0, L_0x600000117e80;  alias, 1 drivers
v0x60000005f450_0 .net "q", 0 0, v0x60000005f570_0;  alias, 1 drivers
v0x60000005f4e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000005f570_0 .var "state", 0 0;
v0x60000005f600_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bd5b0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000050090_0 .net8 "Bitline1", 0 0, p0x7fb80a0bca28;  1 drivers, strength-aware
v0x600000050120_0 .net8 "Bitline2", 0 0, p0x7fb80a0bca58;  1 drivers, strength-aware
v0x6000000501b0_0 .net "D", 0 0, L_0x600000117f20;  1 drivers
v0x600000050240_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x6000000502d0_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x600000050360_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bca88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000503f0_0 name=_ivl_0
o0x7fb80a0bcab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000050480_0 name=_ivl_4
v0x600000050510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000505a0_0 .net "dffOut", 0 0, v0x60000005ff00_0;  1 drivers
v0x600000050630_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000117340 .functor MUXZ 1, o0x7fb80a0bca88, v0x60000005ff00_0, L_0x600000134be0, C4<>;
L_0x6000001173e0 .functor MUXZ 1, o0x7fb80a0bcab8, v0x60000005ff00_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bd720 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bd5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005fcc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000005fd50_0 .net "d", 0 0, L_0x600000117f20;  alias, 1 drivers
v0x60000005fde0_0 .net "q", 0 0, v0x60000005ff00_0;  alias, 1 drivers
v0x60000005fe70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000005ff00_0 .var "state", 0 0;
v0x600000050000_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bd890 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000050a20_0 .net8 "Bitline1", 0 0, p0x7fb80a0bcde8;  1 drivers, strength-aware
v0x600000050ab0_0 .net8 "Bitline2", 0 0, p0x7fb80a0bce18;  1 drivers, strength-aware
v0x600000050b40_0 .net "D", 0 0, L_0x600000128000;  1 drivers
v0x600000050bd0_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x600000050c60_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x600000050cf0_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bce48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000050d80_0 name=_ivl_0
o0x7fb80a0bce78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000050e10_0 name=_ivl_4
v0x600000050ea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000050f30_0 .net "dffOut", 0 0, v0x600000050900_0;  1 drivers
v0x600000050fc0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000117480 .functor MUXZ 1, o0x7fb80a0bce48, v0x600000050900_0, L_0x600000134be0, C4<>;
L_0x600000117520 .functor MUXZ 1, o0x7fb80a0bce78, v0x600000050900_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bda00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bd890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000506c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000050750_0 .net "d", 0 0, L_0x600000128000;  alias, 1 drivers
v0x6000000507e0_0 .net "q", 0 0, v0x600000050900_0;  alias, 1 drivers
v0x600000050870_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000050900_0 .var "state", 0 0;
v0x600000050990_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bdb70 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000513b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0bd1a8;  1 drivers, strength-aware
v0x600000051440_0 .net8 "Bitline2", 0 0, p0x7fb80a0bd1d8;  1 drivers, strength-aware
v0x6000000514d0_0 .net "D", 0 0, L_0x6000001280a0;  1 drivers
v0x600000051560_0 .net "ReadEnable1", 0 0, L_0x600000134be0;  alias, 1 drivers
v0x6000000515f0_0 .net "ReadEnable2", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x600000051680_0 .net "WriteEnable", 0 0, L_0x6000001341e0;  alias, 1 drivers
o0x7fb80a0bd208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000051710_0 name=_ivl_0
o0x7fb80a0bd238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000517a0_0 name=_ivl_4
v0x600000051830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000518c0_0 .net "dffOut", 0 0, v0x600000051290_0;  1 drivers
v0x600000051950_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001175c0 .functor MUXZ 1, o0x7fb80a0bd208, v0x600000051290_0, L_0x600000134be0, C4<>;
L_0x600000117660 .functor MUXZ 1, o0x7fb80a0bd238, v0x600000051290_0, L_0x6000001355e0, C4<>;
S_0x7fb80a7bdce0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bdb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000051050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000510e0_0 .net "d", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x600000051170_0 .net "q", 0 0, v0x600000051290_0;  alias, 1 drivers
v0x600000051200_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000051290_0 .var "state", 0 0;
v0x600000051320_0 .net "wen", 0 0, L_0x6000001341e0;  alias, 1 drivers
S_0x7fb80a7bc830 .scope module, "regArray[2]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000341830_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x6000003418c0_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x600000341950_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x6000003419e0_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  1 drivers
v0x600000341a70_0 .net "ReadEnable2", 0 0, L_0x600000135680;  1 drivers
v0x600000341b00_0 .net "WriteReg", 0 0, L_0x600000134280;  1 drivers
v0x600000341b90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000341c20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000129540 .part L_0x600000131720, 0, 1;
L_0x6000001295e0 .part L_0x600000131720, 1, 1;
L_0x600000129680 .part L_0x600000131720, 2, 1;
L_0x600000129720 .part L_0x600000131720, 3, 1;
L_0x6000001297c0 .part L_0x600000131720, 4, 1;
L_0x600000129860 .part L_0x600000131720, 5, 1;
L_0x600000129900 .part L_0x600000131720, 6, 1;
L_0x6000001299a0 .part L_0x600000131720, 7, 1;
L_0x600000129a40 .part L_0x600000131720, 8, 1;
L_0x600000129ae0 .part L_0x600000131720, 9, 1;
L_0x600000129b80 .part L_0x600000131720, 10, 1;
L_0x600000129c20 .part L_0x600000131720, 11, 1;
L_0x600000129cc0 .part L_0x600000131720, 12, 1;
L_0x600000129d60 .part L_0x600000131720, 13, 1;
L_0x600000129e00 .part L_0x600000131720, 14, 1;
L_0x600000129ea0 .part L_0x600000131720, 15, 1;
p0x7fb80a0bd718 .port I0x60000300f340, L_0x600000128140;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bd718;
p0x7fb80a0bdb38 .port I0x60000300f340, L_0x600000128280;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bdb38;
p0x7fb80a0bdef8 .port I0x60000300f340, L_0x6000001283c0;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bdef8;
p0x7fb80a0be2b8 .port I0x60000300f340, L_0x600000128500;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0be2b8;
p0x7fb80a0be678 .port I0x60000300f340, L_0x600000128640;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0be678;
p0x7fb80a0bea38 .port I0x60000300f340, L_0x600000128780;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bea38;
p0x7fb80a0bedf8 .port I0x60000300f340, L_0x6000001288c0;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bedf8;
p0x7fb80a0bf1b8 .port I0x60000300f340, L_0x600000128a00;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bf1b8;
p0x7fb80a0bf578 .port I0x60000300f340, L_0x600000128b40;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bf578;
p0x7fb80a0bf938 .port I0x60000300f340, L_0x600000128c80;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bf938;
p0x7fb80a0bfcf8 .port I0x60000300f340, L_0x600000128dc0;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0bfcf8;
p0x7fb80a0c00b8 .port I0x60000300f340, L_0x600000128f00;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c00b8;
p0x7fb80a0c0478 .port I0x60000300f340, L_0x600000129040;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c0478;
p0x7fb80a0c0838 .port I0x60000300f340, L_0x600000129180;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c0838;
p0x7fb80a0c0bf8 .port I0x60000300f340, L_0x6000001292c0;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c0bf8;
p0x7fb80a0c0fb8 .port I0x60000300f340, L_0x600000129400;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c0fb8;
p0x7fb80a0bd748 .port I0x60000300bc00, L_0x6000001281e0;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bd748;
p0x7fb80a0bdb68 .port I0x60000300bc00, L_0x600000128320;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bdb68;
p0x7fb80a0bdf28 .port I0x60000300bc00, L_0x600000128460;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bdf28;
p0x7fb80a0be2e8 .port I0x60000300bc00, L_0x6000001285a0;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0be2e8;
p0x7fb80a0be6a8 .port I0x60000300bc00, L_0x6000001286e0;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0be6a8;
p0x7fb80a0bea68 .port I0x60000300bc00, L_0x600000128820;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bea68;
p0x7fb80a0bee28 .port I0x60000300bc00, L_0x600000128960;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bee28;
p0x7fb80a0bf1e8 .port I0x60000300bc00, L_0x600000128aa0;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bf1e8;
p0x7fb80a0bf5a8 .port I0x60000300bc00, L_0x600000128be0;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bf5a8;
p0x7fb80a0bf968 .port I0x60000300bc00, L_0x600000128d20;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bf968;
p0x7fb80a0bfd28 .port I0x60000300bc00, L_0x600000128e60;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0bfd28;
p0x7fb80a0c00e8 .port I0x60000300bc00, L_0x600000128fa0;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c00e8;
p0x7fb80a0c04a8 .port I0x60000300bc00, L_0x6000001290e0;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c04a8;
p0x7fb80a0c0868 .port I0x60000300bc00, L_0x600000129220;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c0868;
p0x7fb80a0c0c28 .port I0x60000300bc00, L_0x600000129360;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c0c28;
p0x7fb80a0c0fe8 .port I0x60000300bc00, L_0x6000001294a0;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c0fe8;
S_0x7fb80a7be250 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000521c0_0 .net8 "Bitline1", 0 0, p0x7fb80a0bd718;  1 drivers, strength-aware
v0x600000052250_0 .net8 "Bitline2", 0 0, p0x7fb80a0bd748;  1 drivers, strength-aware
v0x6000000522e0_0 .net "D", 0 0, L_0x600000129540;  1 drivers
v0x600000052370_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000052400_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000052490_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0bd7d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000052520_0 name=_ivl_0
o0x7fb80a0bd808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000525b0_0 name=_ivl_4
v0x600000052640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000526d0_0 .net "dffOut", 0 0, v0x6000000520a0_0;  1 drivers
v0x600000052760_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000128140 .functor MUXZ 1, o0x7fb80a0bd7d8, v0x6000000520a0_0, L_0x600000134c80, C4<>;
L_0x6000001281e0 .functor MUXZ 1, o0x7fb80a0bd808, v0x6000000520a0_0, L_0x600000135680, C4<>;
S_0x7fb80a7be3c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7be250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000051e60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000051ef0_0 .net "d", 0 0, L_0x600000129540;  alias, 1 drivers
v0x600000051f80_0 .net "q", 0 0, v0x6000000520a0_0;  alias, 1 drivers
v0x600000052010_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000520a0_0 .var "state", 0 0;
v0x600000052130_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7be530 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000052b50_0 .net8 "Bitline1", 0 0, p0x7fb80a0bdb38;  1 drivers, strength-aware
v0x600000052be0_0 .net8 "Bitline2", 0 0, p0x7fb80a0bdb68;  1 drivers, strength-aware
v0x600000052c70_0 .net "D", 0 0, L_0x6000001295e0;  1 drivers
v0x600000052d00_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000052d90_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000052e20_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0bdb98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000052eb0_0 name=_ivl_0
o0x7fb80a0bdbc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000052f40_0 name=_ivl_4
v0x600000052fd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000053060_0 .net "dffOut", 0 0, v0x600000052a30_0;  1 drivers
v0x6000000530f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000128280 .functor MUXZ 1, o0x7fb80a0bdb98, v0x600000052a30_0, L_0x600000134c80, C4<>;
L_0x600000128320 .functor MUXZ 1, o0x7fb80a0bdbc8, v0x600000052a30_0, L_0x600000135680, C4<>;
S_0x7fb80a7be6a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7be530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000527f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000052880_0 .net "d", 0 0, L_0x6000001295e0;  alias, 1 drivers
v0x600000052910_0 .net "q", 0 0, v0x600000052a30_0;  alias, 1 drivers
v0x6000000529a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000052a30_0 .var "state", 0 0;
v0x600000052ac0_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7be810 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000534e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0bdef8;  1 drivers, strength-aware
v0x600000053570_0 .net8 "Bitline2", 0 0, p0x7fb80a0bdf28;  1 drivers, strength-aware
v0x600000053600_0 .net "D", 0 0, L_0x600000129680;  1 drivers
v0x600000053690_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000053720_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x6000000537b0_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0bdf58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000053840_0 name=_ivl_0
o0x7fb80a0bdf88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000538d0_0 name=_ivl_4
v0x600000053960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000539f0_0 .net "dffOut", 0 0, v0x6000000533c0_0;  1 drivers
v0x600000053a80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001283c0 .functor MUXZ 1, o0x7fb80a0bdf58, v0x6000000533c0_0, L_0x600000134c80, C4<>;
L_0x600000128460 .functor MUXZ 1, o0x7fb80a0bdf88, v0x6000000533c0_0, L_0x600000135680, C4<>;
S_0x7fb80a7be980 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7be810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000053180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000053210_0 .net "d", 0 0, L_0x600000129680;  alias, 1 drivers
v0x6000000532a0_0 .net "q", 0 0, v0x6000000533c0_0;  alias, 1 drivers
v0x600000053330_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000533c0_0 .var "state", 0 0;
v0x600000053450_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7beaf0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000053e70_0 .net8 "Bitline1", 0 0, p0x7fb80a0be2b8;  1 drivers, strength-aware
v0x600000053f00_0 .net8 "Bitline2", 0 0, p0x7fb80a0be2e8;  1 drivers, strength-aware
v0x600000054000_0 .net "D", 0 0, L_0x600000129720;  1 drivers
v0x600000054090_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000054120_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x6000000541b0_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0be318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000054240_0 name=_ivl_0
o0x7fb80a0be348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000542d0_0 name=_ivl_4
v0x600000054360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000543f0_0 .net "dffOut", 0 0, v0x600000053d50_0;  1 drivers
v0x600000054480_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000128500 .functor MUXZ 1, o0x7fb80a0be318, v0x600000053d50_0, L_0x600000134c80, C4<>;
L_0x6000001285a0 .functor MUXZ 1, o0x7fb80a0be348, v0x600000053d50_0, L_0x600000135680, C4<>;
S_0x7fb80a7bec60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7beaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000053b10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000053ba0_0 .net "d", 0 0, L_0x600000129720;  alias, 1 drivers
v0x600000053c30_0 .net "q", 0 0, v0x600000053d50_0;  alias, 1 drivers
v0x600000053cc0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000053d50_0 .var "state", 0 0;
v0x600000053de0_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7bedd0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000054870_0 .net8 "Bitline1", 0 0, p0x7fb80a0be678;  1 drivers, strength-aware
v0x600000054900_0 .net8 "Bitline2", 0 0, p0x7fb80a0be6a8;  1 drivers, strength-aware
v0x600000054990_0 .net "D", 0 0, L_0x6000001297c0;  1 drivers
v0x600000054a20_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000054ab0_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000054b40_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0be6d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000054bd0_0 name=_ivl_0
o0x7fb80a0be708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000054c60_0 name=_ivl_4
v0x600000054cf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000054d80_0 .net "dffOut", 0 0, v0x600000054750_0;  1 drivers
v0x600000054e10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000128640 .functor MUXZ 1, o0x7fb80a0be6d8, v0x600000054750_0, L_0x600000134c80, C4<>;
L_0x6000001286e0 .functor MUXZ 1, o0x7fb80a0be708, v0x600000054750_0, L_0x600000135680, C4<>;
S_0x7fb80a7bef40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bedd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000054510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000545a0_0 .net "d", 0 0, L_0x6000001297c0;  alias, 1 drivers
v0x600000054630_0 .net "q", 0 0, v0x600000054750_0;  alias, 1 drivers
v0x6000000546c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000054750_0 .var "state", 0 0;
v0x6000000547e0_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7bf0b0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000055200_0 .net8 "Bitline1", 0 0, p0x7fb80a0bea38;  1 drivers, strength-aware
v0x600000055290_0 .net8 "Bitline2", 0 0, p0x7fb80a0bea68;  1 drivers, strength-aware
v0x600000055320_0 .net "D", 0 0, L_0x600000129860;  1 drivers
v0x6000000553b0_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000055440_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x6000000554d0_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0bea98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000055560_0 name=_ivl_0
o0x7fb80a0beac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000555f0_0 name=_ivl_4
v0x600000055680_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000055710_0 .net "dffOut", 0 0, v0x6000000550e0_0;  1 drivers
v0x6000000557a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000128780 .functor MUXZ 1, o0x7fb80a0bea98, v0x6000000550e0_0, L_0x600000134c80, C4<>;
L_0x600000128820 .functor MUXZ 1, o0x7fb80a0beac8, v0x6000000550e0_0, L_0x600000135680, C4<>;
S_0x7fb80a7bf220 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bf0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000054ea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000054f30_0 .net "d", 0 0, L_0x600000129860;  alias, 1 drivers
v0x600000054fc0_0 .net "q", 0 0, v0x6000000550e0_0;  alias, 1 drivers
v0x600000055050_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000550e0_0 .var "state", 0 0;
v0x600000055170_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7bf390 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000055b90_0 .net8 "Bitline1", 0 0, p0x7fb80a0bedf8;  1 drivers, strength-aware
v0x600000055c20_0 .net8 "Bitline2", 0 0, p0x7fb80a0bee28;  1 drivers, strength-aware
v0x600000055cb0_0 .net "D", 0 0, L_0x600000129900;  1 drivers
v0x600000055d40_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000055dd0_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000055e60_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0bee58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000055ef0_0 name=_ivl_0
o0x7fb80a0bee88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000055f80_0 name=_ivl_4
v0x600000056010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000560a0_0 .net "dffOut", 0 0, v0x600000055a70_0;  1 drivers
v0x600000056130_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001288c0 .functor MUXZ 1, o0x7fb80a0bee58, v0x600000055a70_0, L_0x600000134c80, C4<>;
L_0x600000128960 .functor MUXZ 1, o0x7fb80a0bee88, v0x600000055a70_0, L_0x600000135680, C4<>;
S_0x7fb80a7bf500 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bf390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000055830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000558c0_0 .net "d", 0 0, L_0x600000129900;  alias, 1 drivers
v0x600000055950_0 .net "q", 0 0, v0x600000055a70_0;  alias, 1 drivers
v0x6000000559e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000055a70_0 .var "state", 0 0;
v0x600000055b00_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7bf670 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000056520_0 .net8 "Bitline1", 0 0, p0x7fb80a0bf1b8;  1 drivers, strength-aware
v0x6000000565b0_0 .net8 "Bitline2", 0 0, p0x7fb80a0bf1e8;  1 drivers, strength-aware
v0x600000056640_0 .net "D", 0 0, L_0x6000001299a0;  1 drivers
v0x6000000566d0_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000056760_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x6000000567f0_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0bf218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000056880_0 name=_ivl_0
o0x7fb80a0bf248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000056910_0 name=_ivl_4
v0x6000000569a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000056a30_0 .net "dffOut", 0 0, v0x600000056400_0;  1 drivers
v0x600000056ac0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000128a00 .functor MUXZ 1, o0x7fb80a0bf218, v0x600000056400_0, L_0x600000134c80, C4<>;
L_0x600000128aa0 .functor MUXZ 1, o0x7fb80a0bf248, v0x600000056400_0, L_0x600000135680, C4<>;
S_0x7fb80a7bf7e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bf670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000561c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000056250_0 .net "d", 0 0, L_0x6000001299a0;  alias, 1 drivers
v0x6000000562e0_0 .net "q", 0 0, v0x600000056400_0;  alias, 1 drivers
v0x600000056370_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000056400_0 .var "state", 0 0;
v0x600000056490_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7bf950 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000056eb0_0 .net8 "Bitline1", 0 0, p0x7fb80a0bf578;  1 drivers, strength-aware
v0x600000056f40_0 .net8 "Bitline2", 0 0, p0x7fb80a0bf5a8;  1 drivers, strength-aware
v0x600000056fd0_0 .net "D", 0 0, L_0x600000129a40;  1 drivers
v0x600000057060_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x6000000570f0_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000057180_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0bf5d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000057210_0 name=_ivl_0
o0x7fb80a0bf608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000572a0_0 name=_ivl_4
v0x600000057330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000573c0_0 .net "dffOut", 0 0, v0x600000056d90_0;  1 drivers
v0x600000057450_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000128b40 .functor MUXZ 1, o0x7fb80a0bf5d8, v0x600000056d90_0, L_0x600000134c80, C4<>;
L_0x600000128be0 .functor MUXZ 1, o0x7fb80a0bf608, v0x600000056d90_0, L_0x600000135680, C4<>;
S_0x7fb80a7bfac0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bf950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000056b50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000056be0_0 .net "d", 0 0, L_0x600000129a40;  alias, 1 drivers
v0x600000056c70_0 .net "q", 0 0, v0x600000056d90_0;  alias, 1 drivers
v0x600000056d00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000056d90_0 .var "state", 0 0;
v0x600000056e20_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7bfe30 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000057840_0 .net8 "Bitline1", 0 0, p0x7fb80a0bf938;  1 drivers, strength-aware
v0x6000000578d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0bf968;  1 drivers, strength-aware
v0x600000057960_0 .net "D", 0 0, L_0x600000129ae0;  1 drivers
v0x6000000579f0_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000057a80_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000057b10_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0bf998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000057ba0_0 name=_ivl_0
o0x7fb80a0bf9c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000057c30_0 name=_ivl_4
v0x600000057cc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000057d50_0 .net "dffOut", 0 0, v0x600000057720_0;  1 drivers
v0x600000057de0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000128c80 .functor MUXZ 1, o0x7fb80a0bf998, v0x600000057720_0, L_0x600000134c80, C4<>;
L_0x600000128d20 .functor MUXZ 1, o0x7fb80a0bf9c8, v0x600000057720_0, L_0x600000135680, C4<>;
S_0x7fb80a7bffa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bfe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000574e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000057570_0 .net "d", 0 0, L_0x600000129ae0;  alias, 1 drivers
v0x600000057600_0 .net "q", 0 0, v0x600000057720_0;  alias, 1 drivers
v0x600000057690_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000057720_0 .var "state", 0 0;
v0x6000000577b0_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7c0110 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000068240_0 .net8 "Bitline1", 0 0, p0x7fb80a0bfcf8;  1 drivers, strength-aware
v0x6000000682d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0bfd28;  1 drivers, strength-aware
v0x600000068360_0 .net "D", 0 0, L_0x600000129b80;  1 drivers
v0x6000000683f0_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000068480_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000068510_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0bfd58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000685a0_0 name=_ivl_0
o0x7fb80a0bfd88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000068630_0 name=_ivl_4
v0x6000000686c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000068750_0 .net "dffOut", 0 0, v0x600000068120_0;  1 drivers
v0x6000000687e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000128dc0 .functor MUXZ 1, o0x7fb80a0bfd58, v0x600000068120_0, L_0x600000134c80, C4<>;
L_0x600000128e60 .functor MUXZ 1, o0x7fb80a0bfd88, v0x600000068120_0, L_0x600000135680, C4<>;
S_0x7fb80a7c0280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c0110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000057e70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000057f00_0 .net "d", 0 0, L_0x600000129b80;  alias, 1 drivers
v0x600000068000_0 .net "q", 0 0, v0x600000068120_0;  alias, 1 drivers
v0x600000068090_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000068120_0 .var "state", 0 0;
v0x6000000681b0_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7c03f0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000068bd0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c00b8;  1 drivers, strength-aware
v0x600000068c60_0 .net8 "Bitline2", 0 0, p0x7fb80a0c00e8;  1 drivers, strength-aware
v0x600000068cf0_0 .net "D", 0 0, L_0x600000129c20;  1 drivers
v0x600000068d80_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000068e10_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000068ea0_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0c0118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000068f30_0 name=_ivl_0
o0x7fb80a0c0148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000068fc0_0 name=_ivl_4
v0x600000069050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000690e0_0 .net "dffOut", 0 0, v0x600000068ab0_0;  1 drivers
v0x600000069170_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000128f00 .functor MUXZ 1, o0x7fb80a0c0118, v0x600000068ab0_0, L_0x600000134c80, C4<>;
L_0x600000128fa0 .functor MUXZ 1, o0x7fb80a0c0148, v0x600000068ab0_0, L_0x600000135680, C4<>;
S_0x7fb80a7c0560 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c03f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000068870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000068900_0 .net "d", 0 0, L_0x600000129c20;  alias, 1 drivers
v0x600000068990_0 .net "q", 0 0, v0x600000068ab0_0;  alias, 1 drivers
v0x600000068a20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000068ab0_0 .var "state", 0 0;
v0x600000068b40_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7c06d0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000069560_0 .net8 "Bitline1", 0 0, p0x7fb80a0c0478;  1 drivers, strength-aware
v0x6000000695f0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c04a8;  1 drivers, strength-aware
v0x600000069680_0 .net "D", 0 0, L_0x600000129cc0;  1 drivers
v0x600000069710_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x6000000697a0_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000069830_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0c04d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000698c0_0 name=_ivl_0
o0x7fb80a0c0508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000069950_0 name=_ivl_4
v0x6000000699e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000069a70_0 .net "dffOut", 0 0, v0x600000069440_0;  1 drivers
v0x600000069b00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000129040 .functor MUXZ 1, o0x7fb80a0c04d8, v0x600000069440_0, L_0x600000134c80, C4<>;
L_0x6000001290e0 .functor MUXZ 1, o0x7fb80a0c0508, v0x600000069440_0, L_0x600000135680, C4<>;
S_0x7fb80a7c0840 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c06d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000069200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000069290_0 .net "d", 0 0, L_0x600000129cc0;  alias, 1 drivers
v0x600000069320_0 .net "q", 0 0, v0x600000069440_0;  alias, 1 drivers
v0x6000000693b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000069440_0 .var "state", 0 0;
v0x6000000694d0_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7c09b0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000069ef0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c0838;  1 drivers, strength-aware
v0x600000069f80_0 .net8 "Bitline2", 0 0, p0x7fb80a0c0868;  1 drivers, strength-aware
v0x60000006a010_0 .net "D", 0 0, L_0x600000129d60;  1 drivers
v0x60000006a0a0_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x60000006a130_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x60000006a1c0_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0c0898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006a250_0 name=_ivl_0
o0x7fb80a0c08c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006a2e0_0 name=_ivl_4
v0x60000006a370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006a400_0 .net "dffOut", 0 0, v0x600000069dd0_0;  1 drivers
v0x60000006a490_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000129180 .functor MUXZ 1, o0x7fb80a0c0898, v0x600000069dd0_0, L_0x600000134c80, C4<>;
L_0x600000129220 .functor MUXZ 1, o0x7fb80a0c08c8, v0x600000069dd0_0, L_0x600000135680, C4<>;
S_0x7fb80a7c0b20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c09b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000069b90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000069c20_0 .net "d", 0 0, L_0x600000129d60;  alias, 1 drivers
v0x600000069cb0_0 .net "q", 0 0, v0x600000069dd0_0;  alias, 1 drivers
v0x600000069d40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000069dd0_0 .var "state", 0 0;
v0x600000069e60_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7c0c90 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006a880_0 .net8 "Bitline1", 0 0, p0x7fb80a0c0bf8;  1 drivers, strength-aware
v0x60000006a910_0 .net8 "Bitline2", 0 0, p0x7fb80a0c0c28;  1 drivers, strength-aware
v0x60000006a9a0_0 .net "D", 0 0, L_0x600000129e00;  1 drivers
v0x60000006aa30_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x60000006aac0_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x60000006ab50_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0c0c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006abe0_0 name=_ivl_0
o0x7fb80a0c0c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006ac70_0 name=_ivl_4
v0x60000006ad00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006ad90_0 .net "dffOut", 0 0, v0x60000006a760_0;  1 drivers
v0x60000006ae20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001292c0 .functor MUXZ 1, o0x7fb80a0c0c58, v0x60000006a760_0, L_0x600000134c80, C4<>;
L_0x600000129360 .functor MUXZ 1, o0x7fb80a0c0c88, v0x60000006a760_0, L_0x600000135680, C4<>;
S_0x7fb80a7c0e00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c0c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006a520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006a5b0_0 .net "d", 0 0, L_0x600000129e00;  alias, 1 drivers
v0x60000006a640_0 .net "q", 0 0, v0x60000006a760_0;  alias, 1 drivers
v0x60000006a6d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000006a760_0 .var "state", 0 0;
v0x60000006a7f0_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a7c0f70 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7bc830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003c4e10_0 .net8 "Bitline1", 0 0, p0x7fb80a0c0fb8;  1 drivers, strength-aware
v0x6000003c4ea0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c0fe8;  1 drivers, strength-aware
v0x6000003c4f30_0 .net "D", 0 0, L_0x600000129ea0;  1 drivers
v0x6000003c4fc0_0 .net "ReadEnable1", 0 0, L_0x600000134c80;  alias, 1 drivers
v0x600000340750_0 .net "ReadEnable2", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000340480_0 .net "WriteEnable", 0 0, L_0x600000134280;  alias, 1 drivers
o0x7fb80a0c1018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000340510_0 name=_ivl_0
o0x7fb80a0c1048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003402d0_0 name=_ivl_4
v0x600000340360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000340090_0 .net "dffOut", 0 0, v0x60000006b0f0_0;  1 drivers
v0x600000340120_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000129400 .functor MUXZ 1, o0x7fb80a0c1018, v0x60000006b0f0_0, L_0x600000134c80, C4<>;
L_0x6000001294a0 .functor MUXZ 1, o0x7fb80a0c1048, v0x60000006b0f0_0, L_0x600000135680, C4<>;
S_0x7fb80a7c10e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c0f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006aeb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006af40_0 .net "d", 0 0, L_0x600000129ea0;  alias, 1 drivers
v0x60000006afd0_0 .net "q", 0 0, v0x60000006b0f0_0;  alias, 1 drivers
v0x60000006b060_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000006b0f0_0 .var "state", 0 0;
v0x60000006b180_0 .net "wen", 0 0, L_0x600000134280;  alias, 1 drivers
S_0x7fb80a47eb00 .scope module, "regArray[3]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000062eb0_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x600000062f40_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x600000062fd0_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x600000063060_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  1 drivers
v0x6000000630f0_0 .net "ReadEnable2", 0 0, L_0x600000135720;  1 drivers
v0x600000063180_0 .net "WriteReg", 0 0, L_0x600000134320;  1 drivers
v0x600000063210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000632a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012b340 .part L_0x600000131720, 0, 1;
L_0x60000012b3e0 .part L_0x600000131720, 1, 1;
L_0x60000012b480 .part L_0x600000131720, 2, 1;
L_0x60000012b520 .part L_0x600000131720, 3, 1;
L_0x60000012b5c0 .part L_0x600000131720, 4, 1;
L_0x60000012b660 .part L_0x600000131720, 5, 1;
L_0x60000012b700 .part L_0x600000131720, 6, 1;
L_0x60000012b7a0 .part L_0x600000131720, 7, 1;
L_0x60000012b840 .part L_0x600000131720, 8, 1;
L_0x60000012b8e0 .part L_0x600000131720, 9, 1;
L_0x60000012b980 .part L_0x600000131720, 10, 1;
L_0x60000012ba20 .part L_0x600000131720, 11, 1;
L_0x60000012bac0 .part L_0x600000131720, 12, 1;
L_0x60000012bb60 .part L_0x600000131720, 13, 1;
L_0x60000012bc00 .part L_0x600000131720, 14, 1;
L_0x60000012bca0 .part L_0x600000131720, 15, 1;
p0x7fb80a0c1528 .port I0x60000300f340, L_0x600000129f40;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c1528;
p0x7fb80a0c1948 .port I0x60000300f340, L_0x60000012a080;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c1948;
p0x7fb80a0c1d08 .port I0x60000300f340, L_0x60000012a1c0;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c1d08;
p0x7fb80a0c20c8 .port I0x60000300f340, L_0x60000012a300;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c20c8;
p0x7fb80a0c2488 .port I0x60000300f340, L_0x60000012a440;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c2488;
p0x7fb80a0c2848 .port I0x60000300f340, L_0x60000012a580;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c2848;
p0x7fb80a0c2c08 .port I0x60000300f340, L_0x60000012a6c0;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c2c08;
p0x7fb80a0c2fc8 .port I0x60000300f340, L_0x60000012a800;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c2fc8;
p0x7fb80a0c3388 .port I0x60000300f340, L_0x60000012a940;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c3388;
p0x7fb80a0c3748 .port I0x60000300f340, L_0x60000012aa80;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c3748;
p0x7fb80a0c3b08 .port I0x60000300f340, L_0x60000012abc0;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c3b08;
p0x7fb80a0c3ec8 .port I0x60000300f340, L_0x60000012ad00;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c3ec8;
p0x7fb80a0c4288 .port I0x60000300f340, L_0x60000012ae40;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c4288;
p0x7fb80a0c4648 .port I0x60000300f340, L_0x60000012af80;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c4648;
p0x7fb80a0c4a08 .port I0x60000300f340, L_0x60000012b0c0;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c4a08;
p0x7fb80a0c4dc8 .port I0x60000300f340, L_0x60000012b200;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c4dc8;
p0x7fb80a0c1558 .port I0x60000300bc00, L_0x600000129fe0;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c1558;
p0x7fb80a0c1978 .port I0x60000300bc00, L_0x60000012a120;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c1978;
p0x7fb80a0c1d38 .port I0x60000300bc00, L_0x60000012a260;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c1d38;
p0x7fb80a0c20f8 .port I0x60000300bc00, L_0x60000012a3a0;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c20f8;
p0x7fb80a0c24b8 .port I0x60000300bc00, L_0x60000012a4e0;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c24b8;
p0x7fb80a0c2878 .port I0x60000300bc00, L_0x60000012a620;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c2878;
p0x7fb80a0c2c38 .port I0x60000300bc00, L_0x60000012a760;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c2c38;
p0x7fb80a0c2ff8 .port I0x60000300bc00, L_0x60000012a8a0;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c2ff8;
p0x7fb80a0c33b8 .port I0x60000300bc00, L_0x60000012a9e0;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c33b8;
p0x7fb80a0c3778 .port I0x60000300bc00, L_0x60000012ab20;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c3778;
p0x7fb80a0c3b38 .port I0x60000300bc00, L_0x60000012ac60;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c3b38;
p0x7fb80a0c3ef8 .port I0x60000300bc00, L_0x60000012ada0;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c3ef8;
p0x7fb80a0c42b8 .port I0x60000300bc00, L_0x60000012aee0;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c42b8;
p0x7fb80a0c4678 .port I0x60000300bc00, L_0x60000012b020;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c4678;
p0x7fb80a0c4a38 .port I0x60000300bc00, L_0x60000012b160;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c4a38;
p0x7fb80a0c4df8 .port I0x60000300bc00, L_0x60000012b2a0;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c4df8;
S_0x7fb80a47e5b0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000342010_0 .net8 "Bitline1", 0 0, p0x7fb80a0c1528;  1 drivers, strength-aware
v0x6000003420a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c1558;  1 drivers, strength-aware
v0x600000342130_0 .net "D", 0 0, L_0x60000012b340;  1 drivers
v0x6000003421c0_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x600000342250_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x6000003422e0_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c15e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000342370_0 name=_ivl_0
o0x7fb80a0c1618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000342400_0 name=_ivl_4
v0x600000342490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000342520_0 .net "dffOut", 0 0, v0x600000341ef0_0;  1 drivers
v0x6000003425b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000129f40 .functor MUXZ 1, o0x7fb80a0c15e8, v0x600000341ef0_0, L_0x600000134dc0, C4<>;
L_0x600000129fe0 .functor MUXZ 1, o0x7fb80a0c1618, v0x600000341ef0_0, L_0x600000135720, C4<>;
S_0x7fb80a47e060 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a47e5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000341cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000341d40_0 .net "d", 0 0, L_0x60000012b340;  alias, 1 drivers
v0x600000341dd0_0 .net "q", 0 0, v0x600000341ef0_0;  alias, 1 drivers
v0x600000341e60_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000341ef0_0 .var "state", 0 0;
v0x600000341f80_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a47db10 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003429a0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c1948;  1 drivers, strength-aware
v0x600000342a30_0 .net8 "Bitline2", 0 0, p0x7fb80a0c1978;  1 drivers, strength-aware
v0x600000342ac0_0 .net "D", 0 0, L_0x60000012b3e0;  1 drivers
v0x600000342b50_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x600000342be0_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x600000342c70_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c19a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000342d00_0 name=_ivl_0
o0x7fb80a0c19d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000342d90_0 name=_ivl_4
v0x600000342e20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000342eb0_0 .net "dffOut", 0 0, v0x600000342880_0;  1 drivers
v0x600000342f40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012a080 .functor MUXZ 1, o0x7fb80a0c19a8, v0x600000342880_0, L_0x600000134dc0, C4<>;
L_0x60000012a120 .functor MUXZ 1, o0x7fb80a0c19d8, v0x600000342880_0, L_0x600000135720, C4<>;
S_0x7fb80a47d5c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a47db10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000342640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000003426d0_0 .net "d", 0 0, L_0x60000012b3e0;  alias, 1 drivers
v0x600000342760_0 .net "q", 0 0, v0x600000342880_0;  alias, 1 drivers
v0x6000003427f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000342880_0 .var "state", 0 0;
v0x600000342910_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a47d070 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000343330_0 .net8 "Bitline1", 0 0, p0x7fb80a0c1d08;  1 drivers, strength-aware
v0x6000003433c0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c1d38;  1 drivers, strength-aware
v0x600000343450_0 .net "D", 0 0, L_0x60000012b480;  1 drivers
v0x6000003434e0_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x600000343570_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x600000343600_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c1d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000343690_0 name=_ivl_0
o0x7fb80a0c1d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000343720_0 name=_ivl_4
v0x6000003437b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000343840_0 .net "dffOut", 0 0, v0x600000343210_0;  1 drivers
v0x6000003438d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012a1c0 .functor MUXZ 1, o0x7fb80a0c1d68, v0x600000343210_0, L_0x600000134dc0, C4<>;
L_0x60000012a260 .functor MUXZ 1, o0x7fb80a0c1d98, v0x600000343210_0, L_0x600000135720, C4<>;
S_0x7fb80a47cb20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a47d070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000342fd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000343060_0 .net "d", 0 0, L_0x60000012b480;  alias, 1 drivers
v0x6000003430f0_0 .net "q", 0 0, v0x600000343210_0;  alias, 1 drivers
v0x600000343180_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000343210_0 .var "state", 0 0;
v0x6000003432a0_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a47c5d0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006b4e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c20c8;  1 drivers, strength-aware
v0x60000006b570_0 .net8 "Bitline2", 0 0, p0x7fb80a0c20f8;  1 drivers, strength-aware
v0x60000006b600_0 .net "D", 0 0, L_0x60000012b520;  1 drivers
v0x60000006b690_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x60000006b720_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x60000006b7b0_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c2128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006b840_0 name=_ivl_0
o0x7fb80a0c2158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006b8d0_0 name=_ivl_4
v0x60000006b960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006b9f0_0 .net "dffOut", 0 0, v0x60000006b3c0_0;  1 drivers
v0x60000006ba80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012a300 .functor MUXZ 1, o0x7fb80a0c2128, v0x60000006b3c0_0, L_0x600000134dc0, C4<>;
L_0x60000012a3a0 .functor MUXZ 1, o0x7fb80a0c2158, v0x60000006b3c0_0, L_0x600000135720, C4<>;
S_0x7fb80a47c080 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a47c5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000343960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006b210_0 .net "d", 0 0, L_0x60000012b520;  alias, 1 drivers
v0x60000006b2a0_0 .net "q", 0 0, v0x60000006b3c0_0;  alias, 1 drivers
v0x60000006b330_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000006b3c0_0 .var "state", 0 0;
v0x60000006b450_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7bfc30 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006be70_0 .net8 "Bitline1", 0 0, p0x7fb80a0c2488;  1 drivers, strength-aware
v0x60000006bf00_0 .net8 "Bitline2", 0 0, p0x7fb80a0c24b8;  1 drivers, strength-aware
v0x60000006c000_0 .net "D", 0 0, L_0x60000012b5c0;  1 drivers
v0x60000006c090_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x60000006c120_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x60000006c1b0_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c24e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006c240_0 name=_ivl_0
o0x7fb80a0c2518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006c2d0_0 name=_ivl_4
v0x60000006c360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006c3f0_0 .net "dffOut", 0 0, v0x60000006bd50_0;  1 drivers
v0x60000006c480_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012a440 .functor MUXZ 1, o0x7fb80a0c24e8, v0x60000006bd50_0, L_0x600000134dc0, C4<>;
L_0x60000012a4e0 .functor MUXZ 1, o0x7fb80a0c2518, v0x60000006bd50_0, L_0x600000135720, C4<>;
S_0x7fb80a7c1250 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7bfc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006bb10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006bba0_0 .net "d", 0 0, L_0x60000012b5c0;  alias, 1 drivers
v0x60000006bc30_0 .net "q", 0 0, v0x60000006bd50_0;  alias, 1 drivers
v0x60000006bcc0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000006bd50_0 .var "state", 0 0;
v0x60000006bde0_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c13c0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006c870_0 .net8 "Bitline1", 0 0, p0x7fb80a0c2848;  1 drivers, strength-aware
v0x60000006c900_0 .net8 "Bitline2", 0 0, p0x7fb80a0c2878;  1 drivers, strength-aware
v0x60000006c990_0 .net "D", 0 0, L_0x60000012b660;  1 drivers
v0x60000006ca20_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x60000006cab0_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x60000006cb40_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c28a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006cbd0_0 name=_ivl_0
o0x7fb80a0c28d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006cc60_0 name=_ivl_4
v0x60000006ccf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006cd80_0 .net "dffOut", 0 0, v0x60000006c750_0;  1 drivers
v0x60000006ce10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012a580 .functor MUXZ 1, o0x7fb80a0c28a8, v0x60000006c750_0, L_0x600000134dc0, C4<>;
L_0x60000012a620 .functor MUXZ 1, o0x7fb80a0c28d8, v0x60000006c750_0, L_0x600000135720, C4<>;
S_0x7fb80a7c1530 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c13c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006c510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006c5a0_0 .net "d", 0 0, L_0x60000012b660;  alias, 1 drivers
v0x60000006c630_0 .net "q", 0 0, v0x60000006c750_0;  alias, 1 drivers
v0x60000006c6c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000006c750_0 .var "state", 0 0;
v0x60000006c7e0_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c16a0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006d200_0 .net8 "Bitline1", 0 0, p0x7fb80a0c2c08;  1 drivers, strength-aware
v0x60000006d290_0 .net8 "Bitline2", 0 0, p0x7fb80a0c2c38;  1 drivers, strength-aware
v0x60000006d320_0 .net "D", 0 0, L_0x60000012b700;  1 drivers
v0x60000006d3b0_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x60000006d440_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x60000006d4d0_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c2c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006d560_0 name=_ivl_0
o0x7fb80a0c2c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006d5f0_0 name=_ivl_4
v0x60000006d680_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006d710_0 .net "dffOut", 0 0, v0x60000006d0e0_0;  1 drivers
v0x60000006d7a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012a6c0 .functor MUXZ 1, o0x7fb80a0c2c68, v0x60000006d0e0_0, L_0x600000134dc0, C4<>;
L_0x60000012a760 .functor MUXZ 1, o0x7fb80a0c2c98, v0x60000006d0e0_0, L_0x600000135720, C4<>;
S_0x7fb80a7c1810 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c16a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006cea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006cf30_0 .net "d", 0 0, L_0x60000012b700;  alias, 1 drivers
v0x60000006cfc0_0 .net "q", 0 0, v0x60000006d0e0_0;  alias, 1 drivers
v0x60000006d050_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000006d0e0_0 .var "state", 0 0;
v0x60000006d170_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c1980 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006db90_0 .net8 "Bitline1", 0 0, p0x7fb80a0c2fc8;  1 drivers, strength-aware
v0x60000006dc20_0 .net8 "Bitline2", 0 0, p0x7fb80a0c2ff8;  1 drivers, strength-aware
v0x60000006dcb0_0 .net "D", 0 0, L_0x60000012b7a0;  1 drivers
v0x60000006dd40_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x60000006ddd0_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x60000006de60_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c3028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006def0_0 name=_ivl_0
o0x7fb80a0c3058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006df80_0 name=_ivl_4
v0x60000006e010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006e0a0_0 .net "dffOut", 0 0, v0x60000006da70_0;  1 drivers
v0x60000006e130_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012a800 .functor MUXZ 1, o0x7fb80a0c3028, v0x60000006da70_0, L_0x600000134dc0, C4<>;
L_0x60000012a8a0 .functor MUXZ 1, o0x7fb80a0c3058, v0x60000006da70_0, L_0x600000135720, C4<>;
S_0x7fb80a7c1af0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c1980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006d830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006d8c0_0 .net "d", 0 0, L_0x60000012b7a0;  alias, 1 drivers
v0x60000006d950_0 .net "q", 0 0, v0x60000006da70_0;  alias, 1 drivers
v0x60000006d9e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000006da70_0 .var "state", 0 0;
v0x60000006db00_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c1c60 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006e520_0 .net8 "Bitline1", 0 0, p0x7fb80a0c3388;  1 drivers, strength-aware
v0x60000006e5b0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c33b8;  1 drivers, strength-aware
v0x60000006e640_0 .net "D", 0 0, L_0x60000012b840;  1 drivers
v0x60000006e6d0_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x60000006e760_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x60000006e7f0_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c33e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006e880_0 name=_ivl_0
o0x7fb80a0c3418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006e910_0 name=_ivl_4
v0x60000006e9a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006ea30_0 .net "dffOut", 0 0, v0x60000006e400_0;  1 drivers
v0x60000006eac0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012a940 .functor MUXZ 1, o0x7fb80a0c33e8, v0x60000006e400_0, L_0x600000134dc0, C4<>;
L_0x60000012a9e0 .functor MUXZ 1, o0x7fb80a0c3418, v0x60000006e400_0, L_0x600000135720, C4<>;
S_0x7fb80a7c1dd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c1c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006e1c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006e250_0 .net "d", 0 0, L_0x60000012b840;  alias, 1 drivers
v0x60000006e2e0_0 .net "q", 0 0, v0x60000006e400_0;  alias, 1 drivers
v0x60000006e370_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000006e400_0 .var "state", 0 0;
v0x60000006e490_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c2140 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006eeb0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c3748;  1 drivers, strength-aware
v0x60000006ef40_0 .net8 "Bitline2", 0 0, p0x7fb80a0c3778;  1 drivers, strength-aware
v0x60000006efd0_0 .net "D", 0 0, L_0x60000012b8e0;  1 drivers
v0x60000006f060_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x60000006f0f0_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x60000006f180_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c37a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006f210_0 name=_ivl_0
o0x7fb80a0c37d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006f2a0_0 name=_ivl_4
v0x60000006f330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006f3c0_0 .net "dffOut", 0 0, v0x60000006ed90_0;  1 drivers
v0x60000006f450_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012aa80 .functor MUXZ 1, o0x7fb80a0c37a8, v0x60000006ed90_0, L_0x600000134dc0, C4<>;
L_0x60000012ab20 .functor MUXZ 1, o0x7fb80a0c37d8, v0x60000006ed90_0, L_0x600000135720, C4<>;
S_0x7fb80a7c22b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c2140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006eb50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006ebe0_0 .net "d", 0 0, L_0x60000012b8e0;  alias, 1 drivers
v0x60000006ec70_0 .net "q", 0 0, v0x60000006ed90_0;  alias, 1 drivers
v0x60000006ed00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000006ed90_0 .var "state", 0 0;
v0x60000006ee20_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c2420 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006f840_0 .net8 "Bitline1", 0 0, p0x7fb80a0c3b08;  1 drivers, strength-aware
v0x60000006f8d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c3b38;  1 drivers, strength-aware
v0x60000006f960_0 .net "D", 0 0, L_0x60000012b980;  1 drivers
v0x60000006f9f0_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x60000006fa80_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x60000006fb10_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c3b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006fba0_0 name=_ivl_0
o0x7fb80a0c3b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006fc30_0 name=_ivl_4
v0x60000006fcc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006fd50_0 .net "dffOut", 0 0, v0x60000006f720_0;  1 drivers
v0x60000006fde0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012abc0 .functor MUXZ 1, o0x7fb80a0c3b68, v0x60000006f720_0, L_0x600000134dc0, C4<>;
L_0x60000012ac60 .functor MUXZ 1, o0x7fb80a0c3b98, v0x60000006f720_0, L_0x600000135720, C4<>;
S_0x7fb80a7c2590 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c2420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006f4e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006f570_0 .net "d", 0 0, L_0x60000012b980;  alias, 1 drivers
v0x60000006f600_0 .net "q", 0 0, v0x60000006f720_0;  alias, 1 drivers
v0x60000006f690_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000006f720_0 .var "state", 0 0;
v0x60000006f7b0_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c2700 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000060240_0 .net8 "Bitline1", 0 0, p0x7fb80a0c3ec8;  1 drivers, strength-aware
v0x6000000602d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c3ef8;  1 drivers, strength-aware
v0x600000060360_0 .net "D", 0 0, L_0x60000012ba20;  1 drivers
v0x6000000603f0_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x600000060480_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x600000060510_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c3f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000605a0_0 name=_ivl_0
o0x7fb80a0c3f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000060630_0 name=_ivl_4
v0x6000000606c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000060750_0 .net "dffOut", 0 0, v0x600000060120_0;  1 drivers
v0x6000000607e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012ad00 .functor MUXZ 1, o0x7fb80a0c3f28, v0x600000060120_0, L_0x600000134dc0, C4<>;
L_0x60000012ada0 .functor MUXZ 1, o0x7fb80a0c3f58, v0x600000060120_0, L_0x600000135720, C4<>;
S_0x7fb80a7c2870 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c2700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006fe70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000006ff00_0 .net "d", 0 0, L_0x60000012ba20;  alias, 1 drivers
v0x600000060000_0 .net "q", 0 0, v0x600000060120_0;  alias, 1 drivers
v0x600000060090_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000060120_0 .var "state", 0 0;
v0x6000000601b0_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c29e0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000060bd0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c4288;  1 drivers, strength-aware
v0x600000060c60_0 .net8 "Bitline2", 0 0, p0x7fb80a0c42b8;  1 drivers, strength-aware
v0x600000060cf0_0 .net "D", 0 0, L_0x60000012bac0;  1 drivers
v0x600000060d80_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x600000060e10_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x600000060ea0_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c42e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000060f30_0 name=_ivl_0
o0x7fb80a0c4318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000060fc0_0 name=_ivl_4
v0x600000061050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000610e0_0 .net "dffOut", 0 0, v0x600000060ab0_0;  1 drivers
v0x600000061170_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012ae40 .functor MUXZ 1, o0x7fb80a0c42e8, v0x600000060ab0_0, L_0x600000134dc0, C4<>;
L_0x60000012aee0 .functor MUXZ 1, o0x7fb80a0c4318, v0x600000060ab0_0, L_0x600000135720, C4<>;
S_0x7fb80a7c2b50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c29e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000060870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000060900_0 .net "d", 0 0, L_0x60000012bac0;  alias, 1 drivers
v0x600000060990_0 .net "q", 0 0, v0x600000060ab0_0;  alias, 1 drivers
v0x600000060a20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000060ab0_0 .var "state", 0 0;
v0x600000060b40_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c2cc0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000061560_0 .net8 "Bitline1", 0 0, p0x7fb80a0c4648;  1 drivers, strength-aware
v0x6000000615f0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c4678;  1 drivers, strength-aware
v0x600000061680_0 .net "D", 0 0, L_0x60000012bb60;  1 drivers
v0x600000061710_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x6000000617a0_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x600000061830_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c46a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000618c0_0 name=_ivl_0
o0x7fb80a0c46d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000061950_0 name=_ivl_4
v0x6000000619e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000061a70_0 .net "dffOut", 0 0, v0x600000061440_0;  1 drivers
v0x600000061b00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012af80 .functor MUXZ 1, o0x7fb80a0c46a8, v0x600000061440_0, L_0x600000134dc0, C4<>;
L_0x60000012b020 .functor MUXZ 1, o0x7fb80a0c46d8, v0x600000061440_0, L_0x600000135720, C4<>;
S_0x7fb80a7c2e30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c2cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000061200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000061290_0 .net "d", 0 0, L_0x60000012bb60;  alias, 1 drivers
v0x600000061320_0 .net "q", 0 0, v0x600000061440_0;  alias, 1 drivers
v0x6000000613b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000061440_0 .var "state", 0 0;
v0x6000000614d0_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c2fa0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000061ef0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c4a08;  1 drivers, strength-aware
v0x600000061f80_0 .net8 "Bitline2", 0 0, p0x7fb80a0c4a38;  1 drivers, strength-aware
v0x600000062010_0 .net "D", 0 0, L_0x60000012bc00;  1 drivers
v0x6000000620a0_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x600000062130_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x6000000621c0_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c4a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000062250_0 name=_ivl_0
o0x7fb80a0c4a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000622e0_0 name=_ivl_4
v0x600000062370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000062400_0 .net "dffOut", 0 0, v0x600000061dd0_0;  1 drivers
v0x600000062490_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012b0c0 .functor MUXZ 1, o0x7fb80a0c4a68, v0x600000061dd0_0, L_0x600000134dc0, C4<>;
L_0x60000012b160 .functor MUXZ 1, o0x7fb80a0c4a98, v0x600000061dd0_0, L_0x600000135720, C4<>;
S_0x7fb80a7c3110 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c2fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000061b90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000061c20_0 .net "d", 0 0, L_0x60000012bc00;  alias, 1 drivers
v0x600000061cb0_0 .net "q", 0 0, v0x600000061dd0_0;  alias, 1 drivers
v0x600000061d40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000061dd0_0 .var "state", 0 0;
v0x600000061e60_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c3280 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a47eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000062880_0 .net8 "Bitline1", 0 0, p0x7fb80a0c4dc8;  1 drivers, strength-aware
v0x600000062910_0 .net8 "Bitline2", 0 0, p0x7fb80a0c4df8;  1 drivers, strength-aware
v0x6000000629a0_0 .net "D", 0 0, L_0x60000012bca0;  1 drivers
v0x600000062a30_0 .net "ReadEnable1", 0 0, L_0x600000134dc0;  alias, 1 drivers
v0x600000062ac0_0 .net "ReadEnable2", 0 0, L_0x600000135720;  alias, 1 drivers
v0x600000062b50_0 .net "WriteEnable", 0 0, L_0x600000134320;  alias, 1 drivers
o0x7fb80a0c4e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000062be0_0 name=_ivl_0
o0x7fb80a0c4e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000062c70_0 name=_ivl_4
v0x600000062d00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000062d90_0 .net "dffOut", 0 0, v0x600000062760_0;  1 drivers
v0x600000062e20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012b200 .functor MUXZ 1, o0x7fb80a0c4e28, v0x600000062760_0, L_0x600000134dc0, C4<>;
L_0x60000012b2a0 .functor MUXZ 1, o0x7fb80a0c4e58, v0x600000062760_0, L_0x600000135720, C4<>;
S_0x7fb80a7c33f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c3280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000062520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000625b0_0 .net "d", 0 0, L_0x60000012bca0;  alias, 1 drivers
v0x600000062640_0 .net "q", 0 0, v0x600000062760_0;  alias, 1 drivers
v0x6000000626d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000062760_0 .var "state", 0 0;
v0x6000000627f0_0 .net "wen", 0 0, L_0x600000134320;  alias, 1 drivers
S_0x7fb80a7c1f40 .scope module, "regArray[4]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000007cd80_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x60000007ce10_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x60000007cea0_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x60000007cf30_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  1 drivers
v0x60000007cfc0_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  1 drivers
v0x60000007d050_0 .net "WriteReg", 0 0, L_0x6000001343c0;  1 drivers
v0x60000007d0e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007d170_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012d180 .part L_0x600000131720, 0, 1;
L_0x60000012d220 .part L_0x600000131720, 1, 1;
L_0x60000012d2c0 .part L_0x600000131720, 2, 1;
L_0x60000012d360 .part L_0x600000131720, 3, 1;
L_0x60000012d400 .part L_0x600000131720, 4, 1;
L_0x60000012d4a0 .part L_0x600000131720, 5, 1;
L_0x60000012d540 .part L_0x600000131720, 6, 1;
L_0x60000012d5e0 .part L_0x600000131720, 7, 1;
L_0x60000012d680 .part L_0x600000131720, 8, 1;
L_0x60000012d720 .part L_0x600000131720, 9, 1;
L_0x60000012d7c0 .part L_0x600000131720, 10, 1;
L_0x60000012d860 .part L_0x600000131720, 11, 1;
L_0x60000012d900 .part L_0x600000131720, 12, 1;
L_0x60000012d9a0 .part L_0x600000131720, 13, 1;
L_0x60000012da40 .part L_0x600000131720, 14, 1;
L_0x60000012dae0 .part L_0x600000131720, 15, 1;
p0x7fb80a0c5338 .port I0x60000300f340, L_0x60000012bd40;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c5338;
p0x7fb80a0c5758 .port I0x60000300f340, L_0x60000012be80;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c5758;
p0x7fb80a0c5b18 .port I0x60000300f340, L_0x60000012c000;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c5b18;
p0x7fb80a0c5ed8 .port I0x60000300f340, L_0x60000012c140;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c5ed8;
p0x7fb80a0c6298 .port I0x60000300f340, L_0x60000012c280;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c6298;
p0x7fb80a0c6658 .port I0x60000300f340, L_0x60000012c3c0;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c6658;
p0x7fb80a0c6a18 .port I0x60000300f340, L_0x60000012c500;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c6a18;
p0x7fb80a0c6dd8 .port I0x60000300f340, L_0x60000012c640;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c6dd8;
p0x7fb80a0c7198 .port I0x60000300f340, L_0x60000012c780;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c7198;
p0x7fb80a0c7558 .port I0x60000300f340, L_0x60000012c8c0;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c7558;
p0x7fb80a0c7918 .port I0x60000300f340, L_0x60000012ca00;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c7918;
p0x7fb80a0c7cd8 .port I0x60000300f340, L_0x60000012cb40;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c7cd8;
p0x7fb80a0c8098 .port I0x60000300f340, L_0x60000012cc80;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c8098;
p0x7fb80a0c8458 .port I0x60000300f340, L_0x60000012cdc0;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c8458;
p0x7fb80a0c8818 .port I0x60000300f340, L_0x60000012cf00;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c8818;
p0x7fb80a0c8bd8 .port I0x60000300f340, L_0x60000012d040;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c8bd8;
p0x7fb80a0c5368 .port I0x60000300bc00, L_0x60000012bde0;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c5368;
p0x7fb80a0c5788 .port I0x60000300bc00, L_0x60000012bf20;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c5788;
p0x7fb80a0c5b48 .port I0x60000300bc00, L_0x60000012c0a0;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c5b48;
p0x7fb80a0c5f08 .port I0x60000300bc00, L_0x60000012c1e0;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c5f08;
p0x7fb80a0c62c8 .port I0x60000300bc00, L_0x60000012c320;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c62c8;
p0x7fb80a0c6688 .port I0x60000300bc00, L_0x60000012c460;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c6688;
p0x7fb80a0c6a48 .port I0x60000300bc00, L_0x60000012c5a0;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c6a48;
p0x7fb80a0c6e08 .port I0x60000300bc00, L_0x60000012c6e0;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c6e08;
p0x7fb80a0c71c8 .port I0x60000300bc00, L_0x60000012c820;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c71c8;
p0x7fb80a0c7588 .port I0x60000300bc00, L_0x60000012c960;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c7588;
p0x7fb80a0c7948 .port I0x60000300bc00, L_0x60000012caa0;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c7948;
p0x7fb80a0c7d08 .port I0x60000300bc00, L_0x60000012cbe0;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c7d08;
p0x7fb80a0c80c8 .port I0x60000300bc00, L_0x60000012cd20;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c80c8;
p0x7fb80a0c8488 .port I0x60000300bc00, L_0x60000012ce60;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c8488;
p0x7fb80a0c8848 .port I0x60000300bc00, L_0x60000012cfa0;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c8848;
p0x7fb80a0c8c08 .port I0x60000300bc00, L_0x60000012d0e0;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c8c08;
S_0x7fb80a7c3960 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000063690_0 .net8 "Bitline1", 0 0, p0x7fb80a0c5338;  1 drivers, strength-aware
v0x600000063720_0 .net8 "Bitline2", 0 0, p0x7fb80a0c5368;  1 drivers, strength-aware
v0x6000000637b0_0 .net "D", 0 0, L_0x60000012d180;  1 drivers
v0x600000063840_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x6000000638d0_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x600000063960_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c53f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000639f0_0 name=_ivl_0
o0x7fb80a0c5428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000063a80_0 name=_ivl_4
v0x600000063b10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000063ba0_0 .net "dffOut", 0 0, v0x600000063570_0;  1 drivers
v0x600000063c30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012bd40 .functor MUXZ 1, o0x7fb80a0c53f8, v0x600000063570_0, L_0x600000134e60, C4<>;
L_0x60000012bde0 .functor MUXZ 1, o0x7fb80a0c5428, v0x600000063570_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c3ad0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c3960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000063330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000633c0_0 .net "d", 0 0, L_0x60000012d180;  alias, 1 drivers
v0x600000063450_0 .net "q", 0 0, v0x600000063570_0;  alias, 1 drivers
v0x6000000634e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000063570_0 .var "state", 0 0;
v0x600000063600_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c3c40 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000064090_0 .net8 "Bitline1", 0 0, p0x7fb80a0c5758;  1 drivers, strength-aware
v0x600000064120_0 .net8 "Bitline2", 0 0, p0x7fb80a0c5788;  1 drivers, strength-aware
v0x6000000641b0_0 .net "D", 0 0, L_0x60000012d220;  1 drivers
v0x600000064240_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x6000000642d0_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x600000064360_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c57b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000643f0_0 name=_ivl_0
o0x7fb80a0c57e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000064480_0 name=_ivl_4
v0x600000064510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000645a0_0 .net "dffOut", 0 0, v0x600000063f00_0;  1 drivers
v0x600000064630_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012be80 .functor MUXZ 1, o0x7fb80a0c57b8, v0x600000063f00_0, L_0x600000134e60, C4<>;
L_0x60000012bf20 .functor MUXZ 1, o0x7fb80a0c57e8, v0x600000063f00_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c3db0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c3c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000063cc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000063d50_0 .net "d", 0 0, L_0x60000012d220;  alias, 1 drivers
v0x600000063de0_0 .net "q", 0 0, v0x600000063f00_0;  alias, 1 drivers
v0x600000063e70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000063f00_0 .var "state", 0 0;
v0x600000064000_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c3f20 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000064a20_0 .net8 "Bitline1", 0 0, p0x7fb80a0c5b18;  1 drivers, strength-aware
v0x600000064ab0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c5b48;  1 drivers, strength-aware
v0x600000064b40_0 .net "D", 0 0, L_0x60000012d2c0;  1 drivers
v0x600000064bd0_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x600000064c60_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x600000064cf0_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c5b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000064d80_0 name=_ivl_0
o0x7fb80a0c5ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000064e10_0 name=_ivl_4
v0x600000064ea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000064f30_0 .net "dffOut", 0 0, v0x600000064900_0;  1 drivers
v0x600000064fc0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012c000 .functor MUXZ 1, o0x7fb80a0c5b78, v0x600000064900_0, L_0x600000134e60, C4<>;
L_0x60000012c0a0 .functor MUXZ 1, o0x7fb80a0c5ba8, v0x600000064900_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c4090 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c3f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000646c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000064750_0 .net "d", 0 0, L_0x60000012d2c0;  alias, 1 drivers
v0x6000000647e0_0 .net "q", 0 0, v0x600000064900_0;  alias, 1 drivers
v0x600000064870_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000064900_0 .var "state", 0 0;
v0x600000064990_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c4200 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000653b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c5ed8;  1 drivers, strength-aware
v0x600000065440_0 .net8 "Bitline2", 0 0, p0x7fb80a0c5f08;  1 drivers, strength-aware
v0x6000000654d0_0 .net "D", 0 0, L_0x60000012d360;  1 drivers
v0x600000065560_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x6000000655f0_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x600000065680_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c5f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000065710_0 name=_ivl_0
o0x7fb80a0c5f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000657a0_0 name=_ivl_4
v0x600000065830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000658c0_0 .net "dffOut", 0 0, v0x600000065290_0;  1 drivers
v0x600000065950_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012c140 .functor MUXZ 1, o0x7fb80a0c5f38, v0x600000065290_0, L_0x600000134e60, C4<>;
L_0x60000012c1e0 .functor MUXZ 1, o0x7fb80a0c5f68, v0x600000065290_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c4370 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c4200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000065050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000650e0_0 .net "d", 0 0, L_0x60000012d360;  alias, 1 drivers
v0x600000065170_0 .net "q", 0 0, v0x600000065290_0;  alias, 1 drivers
v0x600000065200_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000065290_0 .var "state", 0 0;
v0x600000065320_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c44e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000065d40_0 .net8 "Bitline1", 0 0, p0x7fb80a0c6298;  1 drivers, strength-aware
v0x600000065dd0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c62c8;  1 drivers, strength-aware
v0x600000065e60_0 .net "D", 0 0, L_0x60000012d400;  1 drivers
v0x600000065ef0_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x600000065f80_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x600000066010_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c62f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000660a0_0 name=_ivl_0
o0x7fb80a0c6328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000066130_0 name=_ivl_4
v0x6000000661c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000066250_0 .net "dffOut", 0 0, v0x600000065c20_0;  1 drivers
v0x6000000662e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012c280 .functor MUXZ 1, o0x7fb80a0c62f8, v0x600000065c20_0, L_0x600000134e60, C4<>;
L_0x60000012c320 .functor MUXZ 1, o0x7fb80a0c6328, v0x600000065c20_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c4650 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c44e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000659e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000065a70_0 .net "d", 0 0, L_0x60000012d400;  alias, 1 drivers
v0x600000065b00_0 .net "q", 0 0, v0x600000065c20_0;  alias, 1 drivers
v0x600000065b90_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000065c20_0 .var "state", 0 0;
v0x600000065cb0_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c47c0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000666d0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c6658;  1 drivers, strength-aware
v0x600000066760_0 .net8 "Bitline2", 0 0, p0x7fb80a0c6688;  1 drivers, strength-aware
v0x6000000667f0_0 .net "D", 0 0, L_0x60000012d4a0;  1 drivers
v0x600000066880_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x600000066910_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x6000000669a0_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c66b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000066a30_0 name=_ivl_0
o0x7fb80a0c66e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000066ac0_0 name=_ivl_4
v0x600000066b50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000066be0_0 .net "dffOut", 0 0, v0x6000000665b0_0;  1 drivers
v0x600000066c70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012c3c0 .functor MUXZ 1, o0x7fb80a0c66b8, v0x6000000665b0_0, L_0x600000134e60, C4<>;
L_0x60000012c460 .functor MUXZ 1, o0x7fb80a0c66e8, v0x6000000665b0_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c4930 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c47c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000066370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000066400_0 .net "d", 0 0, L_0x60000012d4a0;  alias, 1 drivers
v0x600000066490_0 .net "q", 0 0, v0x6000000665b0_0;  alias, 1 drivers
v0x600000066520_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000665b0_0 .var "state", 0 0;
v0x600000066640_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c4aa0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000067060_0 .net8 "Bitline1", 0 0, p0x7fb80a0c6a18;  1 drivers, strength-aware
v0x6000000670f0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c6a48;  1 drivers, strength-aware
v0x600000067180_0 .net "D", 0 0, L_0x60000012d540;  1 drivers
v0x600000067210_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x6000000672a0_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x600000067330_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c6a78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000673c0_0 name=_ivl_0
o0x7fb80a0c6aa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000067450_0 name=_ivl_4
v0x6000000674e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000067570_0 .net "dffOut", 0 0, v0x600000066f40_0;  1 drivers
v0x600000067600_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012c500 .functor MUXZ 1, o0x7fb80a0c6a78, v0x600000066f40_0, L_0x600000134e60, C4<>;
L_0x60000012c5a0 .functor MUXZ 1, o0x7fb80a0c6aa8, v0x600000066f40_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c4c10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c4aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000066d00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000066d90_0 .net "d", 0 0, L_0x60000012d540;  alias, 1 drivers
v0x600000066e20_0 .net "q", 0 0, v0x600000066f40_0;  alias, 1 drivers
v0x600000066eb0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000066f40_0 .var "state", 0 0;
v0x600000066fd0_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c4d80 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000679f0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c6dd8;  1 drivers, strength-aware
v0x600000067a80_0 .net8 "Bitline2", 0 0, p0x7fb80a0c6e08;  1 drivers, strength-aware
v0x600000067b10_0 .net "D", 0 0, L_0x60000012d5e0;  1 drivers
v0x600000067ba0_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x600000067c30_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x600000067cc0_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c6e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000067d50_0 name=_ivl_0
o0x7fb80a0c6e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000067de0_0 name=_ivl_4
v0x600000067e70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000067f00_0 .net "dffOut", 0 0, v0x6000000678d0_0;  1 drivers
v0x600000078000_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012c640 .functor MUXZ 1, o0x7fb80a0c6e38, v0x6000000678d0_0, L_0x600000134e60, C4<>;
L_0x60000012c6e0 .functor MUXZ 1, o0x7fb80a0c6e68, v0x6000000678d0_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c4ef0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c4d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000067690_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000067720_0 .net "d", 0 0, L_0x60000012d5e0;  alias, 1 drivers
v0x6000000677b0_0 .net "q", 0 0, v0x6000000678d0_0;  alias, 1 drivers
v0x600000067840_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000678d0_0 .var "state", 0 0;
v0x600000067960_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c5060 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000783f0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c7198;  1 drivers, strength-aware
v0x600000078480_0 .net8 "Bitline2", 0 0, p0x7fb80a0c71c8;  1 drivers, strength-aware
v0x600000078510_0 .net "D", 0 0, L_0x60000012d680;  1 drivers
v0x6000000785a0_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x600000078630_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x6000000786c0_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c71f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000078750_0 name=_ivl_0
o0x7fb80a0c7228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000787e0_0 name=_ivl_4
v0x600000078870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000078900_0 .net "dffOut", 0 0, v0x6000000782d0_0;  1 drivers
v0x600000078990_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012c780 .functor MUXZ 1, o0x7fb80a0c71f8, v0x6000000782d0_0, L_0x600000134e60, C4<>;
L_0x60000012c820 .functor MUXZ 1, o0x7fb80a0c7228, v0x6000000782d0_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c51d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c5060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000078090_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000078120_0 .net "d", 0 0, L_0x60000012d680;  alias, 1 drivers
v0x6000000781b0_0 .net "q", 0 0, v0x6000000782d0_0;  alias, 1 drivers
v0x600000078240_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000782d0_0 .var "state", 0 0;
v0x600000078360_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c5540 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000078d80_0 .net8 "Bitline1", 0 0, p0x7fb80a0c7558;  1 drivers, strength-aware
v0x600000078e10_0 .net8 "Bitline2", 0 0, p0x7fb80a0c7588;  1 drivers, strength-aware
v0x600000078ea0_0 .net "D", 0 0, L_0x60000012d720;  1 drivers
v0x600000078f30_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x600000078fc0_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x600000079050_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c75b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000790e0_0 name=_ivl_0
o0x7fb80a0c75e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000079170_0 name=_ivl_4
v0x600000079200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000079290_0 .net "dffOut", 0 0, v0x600000078c60_0;  1 drivers
v0x600000079320_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012c8c0 .functor MUXZ 1, o0x7fb80a0c75b8, v0x600000078c60_0, L_0x600000134e60, C4<>;
L_0x60000012c960 .functor MUXZ 1, o0x7fb80a0c75e8, v0x600000078c60_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c56b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c5540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000078a20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000078ab0_0 .net "d", 0 0, L_0x60000012d720;  alias, 1 drivers
v0x600000078b40_0 .net "q", 0 0, v0x600000078c60_0;  alias, 1 drivers
v0x600000078bd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000078c60_0 .var "state", 0 0;
v0x600000078cf0_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c5820 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000079710_0 .net8 "Bitline1", 0 0, p0x7fb80a0c7918;  1 drivers, strength-aware
v0x6000000797a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c7948;  1 drivers, strength-aware
v0x600000079830_0 .net "D", 0 0, L_0x60000012d7c0;  1 drivers
v0x6000000798c0_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x600000079950_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x6000000799e0_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c7978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000079a70_0 name=_ivl_0
o0x7fb80a0c79a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000079b00_0 name=_ivl_4
v0x600000079b90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000079c20_0 .net "dffOut", 0 0, v0x6000000795f0_0;  1 drivers
v0x600000079cb0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012ca00 .functor MUXZ 1, o0x7fb80a0c7978, v0x6000000795f0_0, L_0x600000134e60, C4<>;
L_0x60000012caa0 .functor MUXZ 1, o0x7fb80a0c79a8, v0x6000000795f0_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c5990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c5820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000793b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000079440_0 .net "d", 0 0, L_0x60000012d7c0;  alias, 1 drivers
v0x6000000794d0_0 .net "q", 0 0, v0x6000000795f0_0;  alias, 1 drivers
v0x600000079560_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000795f0_0 .var "state", 0 0;
v0x600000079680_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c5b00 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007a0a0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c7cd8;  1 drivers, strength-aware
v0x60000007a130_0 .net8 "Bitline2", 0 0, p0x7fb80a0c7d08;  1 drivers, strength-aware
v0x60000007a1c0_0 .net "D", 0 0, L_0x60000012d860;  1 drivers
v0x60000007a250_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x60000007a2e0_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x60000007a370_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c7d38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007a400_0 name=_ivl_0
o0x7fb80a0c7d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007a490_0 name=_ivl_4
v0x60000007a520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007a5b0_0 .net "dffOut", 0 0, v0x600000079f80_0;  1 drivers
v0x60000007a640_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012cb40 .functor MUXZ 1, o0x7fb80a0c7d38, v0x600000079f80_0, L_0x600000134e60, C4<>;
L_0x60000012cbe0 .functor MUXZ 1, o0x7fb80a0c7d68, v0x600000079f80_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c5c70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c5b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000079d40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000079dd0_0 .net "d", 0 0, L_0x60000012d860;  alias, 1 drivers
v0x600000079e60_0 .net "q", 0 0, v0x600000079f80_0;  alias, 1 drivers
v0x600000079ef0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000079f80_0 .var "state", 0 0;
v0x60000007a010_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c5de0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007aa30_0 .net8 "Bitline1", 0 0, p0x7fb80a0c8098;  1 drivers, strength-aware
v0x60000007aac0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c80c8;  1 drivers, strength-aware
v0x60000007ab50_0 .net "D", 0 0, L_0x60000012d900;  1 drivers
v0x60000007abe0_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x60000007ac70_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x60000007ad00_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c80f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007ad90_0 name=_ivl_0
o0x7fb80a0c8128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007ae20_0 name=_ivl_4
v0x60000007aeb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007af40_0 .net "dffOut", 0 0, v0x60000007a910_0;  1 drivers
v0x60000007afd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012cc80 .functor MUXZ 1, o0x7fb80a0c80f8, v0x60000007a910_0, L_0x600000134e60, C4<>;
L_0x60000012cd20 .functor MUXZ 1, o0x7fb80a0c8128, v0x60000007a910_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c5f50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c5de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007a6d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007a760_0 .net "d", 0 0, L_0x60000012d900;  alias, 1 drivers
v0x60000007a7f0_0 .net "q", 0 0, v0x60000007a910_0;  alias, 1 drivers
v0x60000007a880_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000007a910_0 .var "state", 0 0;
v0x60000007a9a0_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c60c0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007b3c0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c8458;  1 drivers, strength-aware
v0x60000007b450_0 .net8 "Bitline2", 0 0, p0x7fb80a0c8488;  1 drivers, strength-aware
v0x60000007b4e0_0 .net "D", 0 0, L_0x60000012d9a0;  1 drivers
v0x60000007b570_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x60000007b600_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x60000007b690_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c84b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007b720_0 name=_ivl_0
o0x7fb80a0c84e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007b7b0_0 name=_ivl_4
v0x60000007b840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007b8d0_0 .net "dffOut", 0 0, v0x60000007b2a0_0;  1 drivers
v0x60000007b960_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012cdc0 .functor MUXZ 1, o0x7fb80a0c84b8, v0x60000007b2a0_0, L_0x600000134e60, C4<>;
L_0x60000012ce60 .functor MUXZ 1, o0x7fb80a0c84e8, v0x60000007b2a0_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c6230 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c60c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007b060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007b0f0_0 .net "d", 0 0, L_0x60000012d9a0;  alias, 1 drivers
v0x60000007b180_0 .net "q", 0 0, v0x60000007b2a0_0;  alias, 1 drivers
v0x60000007b210_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000007b2a0_0 .var "state", 0 0;
v0x60000007b330_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c63a0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007bd50_0 .net8 "Bitline1", 0 0, p0x7fb80a0c8818;  1 drivers, strength-aware
v0x60000007bde0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c8848;  1 drivers, strength-aware
v0x60000007be70_0 .net "D", 0 0, L_0x60000012da40;  1 drivers
v0x60000007bf00_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x60000007c000_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x60000007c090_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c8878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007c120_0 name=_ivl_0
o0x7fb80a0c88a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007c1b0_0 name=_ivl_4
v0x60000007c240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007c2d0_0 .net "dffOut", 0 0, v0x60000007bc30_0;  1 drivers
v0x60000007c360_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012cf00 .functor MUXZ 1, o0x7fb80a0c8878, v0x60000007bc30_0, L_0x600000134e60, C4<>;
L_0x60000012cfa0 .functor MUXZ 1, o0x7fb80a0c88a8, v0x60000007bc30_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c6510 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c63a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007b9f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007ba80_0 .net "d", 0 0, L_0x60000012da40;  alias, 1 drivers
v0x60000007bb10_0 .net "q", 0 0, v0x60000007bc30_0;  alias, 1 drivers
v0x60000007bba0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000007bc30_0 .var "state", 0 0;
v0x60000007bcc0_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c6680 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007c750_0 .net8 "Bitline1", 0 0, p0x7fb80a0c8bd8;  1 drivers, strength-aware
v0x60000007c7e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c8c08;  1 drivers, strength-aware
v0x60000007c870_0 .net "D", 0 0, L_0x60000012dae0;  1 drivers
v0x60000007c900_0 .net "ReadEnable1", 0 0, L_0x600000134e60;  alias, 1 drivers
v0x60000007c990_0 .net "ReadEnable2", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x60000007ca20_0 .net "WriteEnable", 0 0, L_0x6000001343c0;  alias, 1 drivers
o0x7fb80a0c8c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007cab0_0 name=_ivl_0
o0x7fb80a0c8c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007cb40_0 name=_ivl_4
v0x60000007cbd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007cc60_0 .net "dffOut", 0 0, v0x60000007c630_0;  1 drivers
v0x60000007ccf0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012d040 .functor MUXZ 1, o0x7fb80a0c8c38, v0x60000007c630_0, L_0x600000134e60, C4<>;
L_0x60000012d0e0 .functor MUXZ 1, o0x7fb80a0c8c68, v0x60000007c630_0, L_0x6000001357c0, C4<>;
S_0x7fb80a7c67f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c6680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007c3f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007c480_0 .net "d", 0 0, L_0x60000012dae0;  alias, 1 drivers
v0x60000007c510_0 .net "q", 0 0, v0x60000007c630_0;  alias, 1 drivers
v0x60000007c5a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000007c630_0 .var "state", 0 0;
v0x60000007c6c0_0 .net "wen", 0 0, L_0x6000001343c0;  alias, 1 drivers
S_0x7fb80a7c5340 .scope module, "regArray[5]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000076be0_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x600000076c70_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x600000076d00_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x600000076d90_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  1 drivers
v0x600000076e20_0 .net "ReadEnable2", 0 0, L_0x600000135860;  1 drivers
v0x600000076eb0_0 .net "WriteReg", 0 0, L_0x600000134460;  1 drivers
v0x600000076f40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000076fd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012ef80 .part L_0x600000131720, 0, 1;
L_0x60000012f020 .part L_0x600000131720, 1, 1;
L_0x60000012f0c0 .part L_0x600000131720, 2, 1;
L_0x60000012f160 .part L_0x600000131720, 3, 1;
L_0x60000012f200 .part L_0x600000131720, 4, 1;
L_0x60000012f2a0 .part L_0x600000131720, 5, 1;
L_0x60000012f340 .part L_0x600000131720, 6, 1;
L_0x60000012f3e0 .part L_0x600000131720, 7, 1;
L_0x60000012f480 .part L_0x600000131720, 8, 1;
L_0x60000012f520 .part L_0x600000131720, 9, 1;
L_0x60000012f5c0 .part L_0x600000131720, 10, 1;
L_0x60000012f660 .part L_0x600000131720, 11, 1;
L_0x60000012f700 .part L_0x600000131720, 12, 1;
L_0x60000012f7a0 .part L_0x600000131720, 13, 1;
L_0x60000012f840 .part L_0x600000131720, 14, 1;
L_0x60000012f8e0 .part L_0x600000131720, 15, 1;
p0x7fb80a0c9148 .port I0x60000300f340, L_0x60000012db80;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c9148;
p0x7fb80a0c9568 .port I0x60000300f340, L_0x60000012dcc0;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c9568;
p0x7fb80a0c9928 .port I0x60000300f340, L_0x60000012de00;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c9928;
p0x7fb80a0c9ce8 .port I0x60000300f340, L_0x60000012df40;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0c9ce8;
p0x7fb80a0ca0a8 .port I0x60000300f340, L_0x60000012e080;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0ca0a8;
p0x7fb80a0ca468 .port I0x60000300f340, L_0x60000012e1c0;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0ca468;
p0x7fb80a0ca828 .port I0x60000300f340, L_0x60000012e300;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0ca828;
p0x7fb80a0cabe8 .port I0x60000300f340, L_0x60000012e440;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cabe8;
p0x7fb80a0cafa8 .port I0x60000300f340, L_0x60000012e580;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cafa8;
p0x7fb80a0cb368 .port I0x60000300f340, L_0x60000012e6c0;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cb368;
p0x7fb80a0cb728 .port I0x60000300f340, L_0x60000012e800;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cb728;
p0x7fb80a0cbae8 .port I0x60000300f340, L_0x60000012e940;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cbae8;
p0x7fb80a0cbea8 .port I0x60000300f340, L_0x60000012ea80;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cbea8;
p0x7fb80a0cc268 .port I0x60000300f340, L_0x60000012ebc0;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cc268;
p0x7fb80a0cc628 .port I0x60000300f340, L_0x60000012ed00;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cc628;
p0x7fb80a0cc9e8 .port I0x60000300f340, L_0x60000012ee40;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cc9e8;
p0x7fb80a0c9178 .port I0x60000300bc00, L_0x60000012dc20;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c9178;
p0x7fb80a0c9598 .port I0x60000300bc00, L_0x60000012dd60;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c9598;
p0x7fb80a0c9958 .port I0x60000300bc00, L_0x60000012dea0;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c9958;
p0x7fb80a0c9d18 .port I0x60000300bc00, L_0x60000012dfe0;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0c9d18;
p0x7fb80a0ca0d8 .port I0x60000300bc00, L_0x60000012e120;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0ca0d8;
p0x7fb80a0ca498 .port I0x60000300bc00, L_0x60000012e260;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0ca498;
p0x7fb80a0ca858 .port I0x60000300bc00, L_0x60000012e3a0;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0ca858;
p0x7fb80a0cac18 .port I0x60000300bc00, L_0x60000012e4e0;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cac18;
p0x7fb80a0cafd8 .port I0x60000300bc00, L_0x60000012e620;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cafd8;
p0x7fb80a0cb398 .port I0x60000300bc00, L_0x60000012e760;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cb398;
p0x7fb80a0cb758 .port I0x60000300bc00, L_0x60000012e8a0;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cb758;
p0x7fb80a0cbb18 .port I0x60000300bc00, L_0x60000012e9e0;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cbb18;
p0x7fb80a0cbed8 .port I0x60000300bc00, L_0x60000012eb20;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cbed8;
p0x7fb80a0cc298 .port I0x60000300bc00, L_0x60000012ec60;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cc298;
p0x7fb80a0cc658 .port I0x60000300bc00, L_0x60000012eda0;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cc658;
p0x7fb80a0cca18 .port I0x60000300bc00, L_0x60000012eee0;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cca18;
S_0x7fb80a7c6d60 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007d560_0 .net8 "Bitline1", 0 0, p0x7fb80a0c9148;  1 drivers, strength-aware
v0x60000007d5f0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c9178;  1 drivers, strength-aware
v0x60000007d680_0 .net "D", 0 0, L_0x60000012ef80;  1 drivers
v0x60000007d710_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x60000007d7a0_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x60000007d830_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0c9208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007d8c0_0 name=_ivl_0
o0x7fb80a0c9238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007d950_0 name=_ivl_4
v0x60000007d9e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007da70_0 .net "dffOut", 0 0, v0x60000007d440_0;  1 drivers
v0x60000007db00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012db80 .functor MUXZ 1, o0x7fb80a0c9208, v0x60000007d440_0, L_0x600000134d20, C4<>;
L_0x60000012dc20 .functor MUXZ 1, o0x7fb80a0c9238, v0x60000007d440_0, L_0x600000135860, C4<>;
S_0x7fb80a7c6ed0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c6d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007d200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007d290_0 .net "d", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x60000007d320_0 .net "q", 0 0, v0x60000007d440_0;  alias, 1 drivers
v0x60000007d3b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000007d440_0 .var "state", 0 0;
v0x60000007d4d0_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c7040 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007def0_0 .net8 "Bitline1", 0 0, p0x7fb80a0c9568;  1 drivers, strength-aware
v0x60000007df80_0 .net8 "Bitline2", 0 0, p0x7fb80a0c9598;  1 drivers, strength-aware
v0x60000007e010_0 .net "D", 0 0, L_0x60000012f020;  1 drivers
v0x60000007e0a0_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x60000007e130_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x60000007e1c0_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0c95c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007e250_0 name=_ivl_0
o0x7fb80a0c95f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007e2e0_0 name=_ivl_4
v0x60000007e370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007e400_0 .net "dffOut", 0 0, v0x60000007ddd0_0;  1 drivers
v0x60000007e490_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012dcc0 .functor MUXZ 1, o0x7fb80a0c95c8, v0x60000007ddd0_0, L_0x600000134d20, C4<>;
L_0x60000012dd60 .functor MUXZ 1, o0x7fb80a0c95f8, v0x60000007ddd0_0, L_0x600000135860, C4<>;
S_0x7fb80a7c71b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c7040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007db90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007dc20_0 .net "d", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x60000007dcb0_0 .net "q", 0 0, v0x60000007ddd0_0;  alias, 1 drivers
v0x60000007dd40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000007ddd0_0 .var "state", 0 0;
v0x60000007de60_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c7320 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007e880_0 .net8 "Bitline1", 0 0, p0x7fb80a0c9928;  1 drivers, strength-aware
v0x60000007e910_0 .net8 "Bitline2", 0 0, p0x7fb80a0c9958;  1 drivers, strength-aware
v0x60000007e9a0_0 .net "D", 0 0, L_0x60000012f0c0;  1 drivers
v0x60000007ea30_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x60000007eac0_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x60000007eb50_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0c9988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007ebe0_0 name=_ivl_0
o0x7fb80a0c99b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007ec70_0 name=_ivl_4
v0x60000007ed00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007ed90_0 .net "dffOut", 0 0, v0x60000007e760_0;  1 drivers
v0x60000007ee20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012de00 .functor MUXZ 1, o0x7fb80a0c9988, v0x60000007e760_0, L_0x600000134d20, C4<>;
L_0x60000012dea0 .functor MUXZ 1, o0x7fb80a0c99b8, v0x60000007e760_0, L_0x600000135860, C4<>;
S_0x7fb80a7c7490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c7320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007e520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007e5b0_0 .net "d", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000007e640_0 .net "q", 0 0, v0x60000007e760_0;  alias, 1 drivers
v0x60000007e6d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000007e760_0 .var "state", 0 0;
v0x60000007e7f0_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c7600 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007f210_0 .net8 "Bitline1", 0 0, p0x7fb80a0c9ce8;  1 drivers, strength-aware
v0x60000007f2a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0c9d18;  1 drivers, strength-aware
v0x60000007f330_0 .net "D", 0 0, L_0x60000012f160;  1 drivers
v0x60000007f3c0_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x60000007f450_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x60000007f4e0_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0c9d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007f570_0 name=_ivl_0
o0x7fb80a0c9d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007f600_0 name=_ivl_4
v0x60000007f690_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007f720_0 .net "dffOut", 0 0, v0x60000007f0f0_0;  1 drivers
v0x60000007f7b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012df40 .functor MUXZ 1, o0x7fb80a0c9d48, v0x60000007f0f0_0, L_0x600000134d20, C4<>;
L_0x60000012dfe0 .functor MUXZ 1, o0x7fb80a0c9d78, v0x60000007f0f0_0, L_0x600000135860, C4<>;
S_0x7fb80a7c7770 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c7600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007eeb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007ef40_0 .net "d", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x60000007efd0_0 .net "q", 0 0, v0x60000007f0f0_0;  alias, 1 drivers
v0x60000007f060_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000007f0f0_0 .var "state", 0 0;
v0x60000007f180_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c78e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007fba0_0 .net8 "Bitline1", 0 0, p0x7fb80a0ca0a8;  1 drivers, strength-aware
v0x60000007fc30_0 .net8 "Bitline2", 0 0, p0x7fb80a0ca0d8;  1 drivers, strength-aware
v0x60000007fcc0_0 .net "D", 0 0, L_0x60000012f200;  1 drivers
v0x60000007fd50_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x60000007fde0_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x60000007fe70_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0ca108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007ff00_0 name=_ivl_0
o0x7fb80a0ca138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000070000_0 name=_ivl_4
v0x600000070090_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000070120_0 .net "dffOut", 0 0, v0x60000007fa80_0;  1 drivers
v0x6000000701b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012e080 .functor MUXZ 1, o0x7fb80a0ca108, v0x60000007fa80_0, L_0x600000134d20, C4<>;
L_0x60000012e120 .functor MUXZ 1, o0x7fb80a0ca138, v0x60000007fa80_0, L_0x600000135860, C4<>;
S_0x7fb80a7c7a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c78e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007f840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000007f8d0_0 .net "d", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x60000007f960_0 .net "q", 0 0, v0x60000007fa80_0;  alias, 1 drivers
v0x60000007f9f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000007fa80_0 .var "state", 0 0;
v0x60000007fb10_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c7bc0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000705a0_0 .net8 "Bitline1", 0 0, p0x7fb80a0ca468;  1 drivers, strength-aware
v0x600000070630_0 .net8 "Bitline2", 0 0, p0x7fb80a0ca498;  1 drivers, strength-aware
v0x6000000706c0_0 .net "D", 0 0, L_0x60000012f2a0;  1 drivers
v0x600000070750_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x6000000707e0_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000070870_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0ca4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000070900_0 name=_ivl_0
o0x7fb80a0ca4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000070990_0 name=_ivl_4
v0x600000070a20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000070ab0_0 .net "dffOut", 0 0, v0x600000070480_0;  1 drivers
v0x600000070b40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012e1c0 .functor MUXZ 1, o0x7fb80a0ca4c8, v0x600000070480_0, L_0x600000134d20, C4<>;
L_0x60000012e260 .functor MUXZ 1, o0x7fb80a0ca4f8, v0x600000070480_0, L_0x600000135860, C4<>;
S_0x7fb80a7c7d30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c7bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000070240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000702d0_0 .net "d", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x600000070360_0 .net "q", 0 0, v0x600000070480_0;  alias, 1 drivers
v0x6000000703f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000070480_0 .var "state", 0 0;
v0x600000070510_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c7ea0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000070f30_0 .net8 "Bitline1", 0 0, p0x7fb80a0ca828;  1 drivers, strength-aware
v0x600000070fc0_0 .net8 "Bitline2", 0 0, p0x7fb80a0ca858;  1 drivers, strength-aware
v0x600000071050_0 .net "D", 0 0, L_0x60000012f340;  1 drivers
v0x6000000710e0_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x600000071170_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000071200_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0ca888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000071290_0 name=_ivl_0
o0x7fb80a0ca8b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000071320_0 name=_ivl_4
v0x6000000713b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000071440_0 .net "dffOut", 0 0, v0x600000070e10_0;  1 drivers
v0x6000000714d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012e300 .functor MUXZ 1, o0x7fb80a0ca888, v0x600000070e10_0, L_0x600000134d20, C4<>;
L_0x60000012e3a0 .functor MUXZ 1, o0x7fb80a0ca8b8, v0x600000070e10_0, L_0x600000135860, C4<>;
S_0x7fb80a7c8010 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c7ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000070bd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000070c60_0 .net "d", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x600000070cf0_0 .net "q", 0 0, v0x600000070e10_0;  alias, 1 drivers
v0x600000070d80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000070e10_0 .var "state", 0 0;
v0x600000070ea0_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c8180 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000718c0_0 .net8 "Bitline1", 0 0, p0x7fb80a0cabe8;  1 drivers, strength-aware
v0x600000071950_0 .net8 "Bitline2", 0 0, p0x7fb80a0cac18;  1 drivers, strength-aware
v0x6000000719e0_0 .net "D", 0 0, L_0x60000012f3e0;  1 drivers
v0x600000071a70_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x600000071b00_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000071b90_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0cac48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000071c20_0 name=_ivl_0
o0x7fb80a0cac78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000071cb0_0 name=_ivl_4
v0x600000071d40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000071dd0_0 .net "dffOut", 0 0, v0x6000000717a0_0;  1 drivers
v0x600000071e60_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012e440 .functor MUXZ 1, o0x7fb80a0cac48, v0x6000000717a0_0, L_0x600000134d20, C4<>;
L_0x60000012e4e0 .functor MUXZ 1, o0x7fb80a0cac78, v0x6000000717a0_0, L_0x600000135860, C4<>;
S_0x7fb80a7c82f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c8180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000071560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000715f0_0 .net "d", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x600000071680_0 .net "q", 0 0, v0x6000000717a0_0;  alias, 1 drivers
v0x600000071710_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000717a0_0 .var "state", 0 0;
v0x600000071830_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c8460 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000072250_0 .net8 "Bitline1", 0 0, p0x7fb80a0cafa8;  1 drivers, strength-aware
v0x6000000722e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0cafd8;  1 drivers, strength-aware
v0x600000072370_0 .net "D", 0 0, L_0x60000012f480;  1 drivers
v0x600000072400_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x600000072490_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000072520_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0cb008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000725b0_0 name=_ivl_0
o0x7fb80a0cb038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000072640_0 name=_ivl_4
v0x6000000726d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000072760_0 .net "dffOut", 0 0, v0x600000072130_0;  1 drivers
v0x6000000727f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012e580 .functor MUXZ 1, o0x7fb80a0cb008, v0x600000072130_0, L_0x600000134d20, C4<>;
L_0x60000012e620 .functor MUXZ 1, o0x7fb80a0cb038, v0x600000072130_0, L_0x600000135860, C4<>;
S_0x7fb80a7c85d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c8460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000071ef0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000071f80_0 .net "d", 0 0, L_0x60000012f480;  alias, 1 drivers
v0x600000072010_0 .net "q", 0 0, v0x600000072130_0;  alias, 1 drivers
v0x6000000720a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000072130_0 .var "state", 0 0;
v0x6000000721c0_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c8940 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000072be0_0 .net8 "Bitline1", 0 0, p0x7fb80a0cb368;  1 drivers, strength-aware
v0x600000072c70_0 .net8 "Bitline2", 0 0, p0x7fb80a0cb398;  1 drivers, strength-aware
v0x600000072d00_0 .net "D", 0 0, L_0x60000012f520;  1 drivers
v0x600000072d90_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x600000072e20_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000072eb0_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0cb3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000072f40_0 name=_ivl_0
o0x7fb80a0cb3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000072fd0_0 name=_ivl_4
v0x600000073060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000730f0_0 .net "dffOut", 0 0, v0x600000072ac0_0;  1 drivers
v0x600000073180_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012e6c0 .functor MUXZ 1, o0x7fb80a0cb3c8, v0x600000072ac0_0, L_0x600000134d20, C4<>;
L_0x60000012e760 .functor MUXZ 1, o0x7fb80a0cb3f8, v0x600000072ac0_0, L_0x600000135860, C4<>;
S_0x7fb80a7c8ab0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c8940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000072880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000072910_0 .net "d", 0 0, L_0x60000012f520;  alias, 1 drivers
v0x6000000729a0_0 .net "q", 0 0, v0x600000072ac0_0;  alias, 1 drivers
v0x600000072a30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000072ac0_0 .var "state", 0 0;
v0x600000072b50_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c8c20 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000073570_0 .net8 "Bitline1", 0 0, p0x7fb80a0cb728;  1 drivers, strength-aware
v0x600000073600_0 .net8 "Bitline2", 0 0, p0x7fb80a0cb758;  1 drivers, strength-aware
v0x600000073690_0 .net "D", 0 0, L_0x60000012f5c0;  1 drivers
v0x600000073720_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x6000000737b0_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000073840_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0cb788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000738d0_0 name=_ivl_0
o0x7fb80a0cb7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000073960_0 name=_ivl_4
v0x6000000739f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000073a80_0 .net "dffOut", 0 0, v0x600000073450_0;  1 drivers
v0x600000073b10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012e800 .functor MUXZ 1, o0x7fb80a0cb788, v0x600000073450_0, L_0x600000134d20, C4<>;
L_0x60000012e8a0 .functor MUXZ 1, o0x7fb80a0cb7b8, v0x600000073450_0, L_0x600000135860, C4<>;
S_0x7fb80a7c8d90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c8c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000073210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000732a0_0 .net "d", 0 0, L_0x60000012f5c0;  alias, 1 drivers
v0x600000073330_0 .net "q", 0 0, v0x600000073450_0;  alias, 1 drivers
v0x6000000733c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000073450_0 .var "state", 0 0;
v0x6000000734e0_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c8f00 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000073f00_0 .net8 "Bitline1", 0 0, p0x7fb80a0cbae8;  1 drivers, strength-aware
v0x600000074000_0 .net8 "Bitline2", 0 0, p0x7fb80a0cbb18;  1 drivers, strength-aware
v0x600000074090_0 .net "D", 0 0, L_0x60000012f660;  1 drivers
v0x600000074120_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x6000000741b0_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000074240_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0cbb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000742d0_0 name=_ivl_0
o0x7fb80a0cbb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000074360_0 name=_ivl_4
v0x6000000743f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000074480_0 .net "dffOut", 0 0, v0x600000073de0_0;  1 drivers
v0x600000074510_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012e940 .functor MUXZ 1, o0x7fb80a0cbb48, v0x600000073de0_0, L_0x600000134d20, C4<>;
L_0x60000012e9e0 .functor MUXZ 1, o0x7fb80a0cbb78, v0x600000073de0_0, L_0x600000135860, C4<>;
S_0x7fb80a7c9070 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c8f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000073ba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000073c30_0 .net "d", 0 0, L_0x60000012f660;  alias, 1 drivers
v0x600000073cc0_0 .net "q", 0 0, v0x600000073de0_0;  alias, 1 drivers
v0x600000073d50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000073de0_0 .var "state", 0 0;
v0x600000073e70_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c91e0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000074900_0 .net8 "Bitline1", 0 0, p0x7fb80a0cbea8;  1 drivers, strength-aware
v0x600000074990_0 .net8 "Bitline2", 0 0, p0x7fb80a0cbed8;  1 drivers, strength-aware
v0x600000074a20_0 .net "D", 0 0, L_0x60000012f700;  1 drivers
v0x600000074ab0_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x600000074b40_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000074bd0_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0cbf08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000074c60_0 name=_ivl_0
o0x7fb80a0cbf38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000074cf0_0 name=_ivl_4
v0x600000074d80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000074e10_0 .net "dffOut", 0 0, v0x6000000747e0_0;  1 drivers
v0x600000074ea0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012ea80 .functor MUXZ 1, o0x7fb80a0cbf08, v0x6000000747e0_0, L_0x600000134d20, C4<>;
L_0x60000012eb20 .functor MUXZ 1, o0x7fb80a0cbf38, v0x6000000747e0_0, L_0x600000135860, C4<>;
S_0x7fb80a7c9350 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c91e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000745a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000074630_0 .net "d", 0 0, L_0x60000012f700;  alias, 1 drivers
v0x6000000746c0_0 .net "q", 0 0, v0x6000000747e0_0;  alias, 1 drivers
v0x600000074750_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000747e0_0 .var "state", 0 0;
v0x600000074870_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c94c0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000075290_0 .net8 "Bitline1", 0 0, p0x7fb80a0cc268;  1 drivers, strength-aware
v0x600000075320_0 .net8 "Bitline2", 0 0, p0x7fb80a0cc298;  1 drivers, strength-aware
v0x6000000753b0_0 .net "D", 0 0, L_0x60000012f7a0;  1 drivers
v0x600000075440_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x6000000754d0_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000075560_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0cc2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000755f0_0 name=_ivl_0
o0x7fb80a0cc2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000075680_0 name=_ivl_4
v0x600000075710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000757a0_0 .net "dffOut", 0 0, v0x600000075170_0;  1 drivers
v0x600000075830_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012ebc0 .functor MUXZ 1, o0x7fb80a0cc2c8, v0x600000075170_0, L_0x600000134d20, C4<>;
L_0x60000012ec60 .functor MUXZ 1, o0x7fb80a0cc2f8, v0x600000075170_0, L_0x600000135860, C4<>;
S_0x7fb80a7c9630 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c94c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000074f30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000074fc0_0 .net "d", 0 0, L_0x60000012f7a0;  alias, 1 drivers
v0x600000075050_0 .net "q", 0 0, v0x600000075170_0;  alias, 1 drivers
v0x6000000750e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000075170_0 .var "state", 0 0;
v0x600000075200_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c97a0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000075c20_0 .net8 "Bitline1", 0 0, p0x7fb80a0cc628;  1 drivers, strength-aware
v0x600000075cb0_0 .net8 "Bitline2", 0 0, p0x7fb80a0cc658;  1 drivers, strength-aware
v0x600000075d40_0 .net "D", 0 0, L_0x60000012f840;  1 drivers
v0x600000075dd0_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x600000075e60_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000075ef0_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0cc688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000075f80_0 name=_ivl_0
o0x7fb80a0cc6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000076010_0 name=_ivl_4
v0x6000000760a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000076130_0 .net "dffOut", 0 0, v0x600000075b00_0;  1 drivers
v0x6000000761c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012ed00 .functor MUXZ 1, o0x7fb80a0cc688, v0x600000075b00_0, L_0x600000134d20, C4<>;
L_0x60000012eda0 .functor MUXZ 1, o0x7fb80a0cc6b8, v0x600000075b00_0, L_0x600000135860, C4<>;
S_0x7fb80a7c9910 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c97a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000758c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000075950_0 .net "d", 0 0, L_0x60000012f840;  alias, 1 drivers
v0x6000000759e0_0 .net "q", 0 0, v0x600000075b00_0;  alias, 1 drivers
v0x600000075a70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000075b00_0 .var "state", 0 0;
v0x600000075b90_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c9a80 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000765b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0cc9e8;  1 drivers, strength-aware
v0x600000076640_0 .net8 "Bitline2", 0 0, p0x7fb80a0cca18;  1 drivers, strength-aware
v0x6000000766d0_0 .net "D", 0 0, L_0x60000012f8e0;  1 drivers
v0x600000076760_0 .net "ReadEnable1", 0 0, L_0x600000134d20;  alias, 1 drivers
v0x6000000767f0_0 .net "ReadEnable2", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000076880_0 .net "WriteEnable", 0 0, L_0x600000134460;  alias, 1 drivers
o0x7fb80a0cca48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000076910_0 name=_ivl_0
o0x7fb80a0cca78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000769a0_0 name=_ivl_4
v0x600000076a30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000076ac0_0 .net "dffOut", 0 0, v0x600000076490_0;  1 drivers
v0x600000076b50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012ee40 .functor MUXZ 1, o0x7fb80a0cca48, v0x600000076490_0, L_0x600000134d20, C4<>;
L_0x60000012eee0 .functor MUXZ 1, o0x7fb80a0cca78, v0x600000076490_0, L_0x600000135860, C4<>;
S_0x7fb80a7c9bf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7c9a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000076250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000762e0_0 .net "d", 0 0, L_0x60000012f8e0;  alias, 1 drivers
v0x600000076370_0 .net "q", 0 0, v0x600000076490_0;  alias, 1 drivers
v0x600000076400_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000076490_0 .var "state", 0 0;
v0x600000076520_0 .net "wen", 0 0, L_0x600000134460;  alias, 1 drivers
S_0x7fb80a7c8740 .scope module, "regArray[6]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000000ab0_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x600000000b40_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x600000000bd0_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x600000000c60_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  1 drivers
v0x600000000cf0_0 .net "ReadEnable2", 0 0, L_0x600000135900;  1 drivers
v0x600000000d80_0 .net "WriteReg", 0 0, L_0x600000134500;  1 drivers
v0x600000000e10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000000ea0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000120dc0 .part L_0x600000131720, 0, 1;
L_0x600000120e60 .part L_0x600000131720, 1, 1;
L_0x600000120f00 .part L_0x600000131720, 2, 1;
L_0x600000120fa0 .part L_0x600000131720, 3, 1;
L_0x600000121040 .part L_0x600000131720, 4, 1;
L_0x6000001210e0 .part L_0x600000131720, 5, 1;
L_0x600000121180 .part L_0x600000131720, 6, 1;
L_0x600000121220 .part L_0x600000131720, 7, 1;
L_0x6000001212c0 .part L_0x600000131720, 8, 1;
L_0x600000121360 .part L_0x600000131720, 9, 1;
L_0x600000121400 .part L_0x600000131720, 10, 1;
L_0x6000001214a0 .part L_0x600000131720, 11, 1;
L_0x600000121540 .part L_0x600000131720, 12, 1;
L_0x6000001215e0 .part L_0x600000131720, 13, 1;
L_0x600000121680 .part L_0x600000131720, 14, 1;
L_0x600000121720 .part L_0x600000131720, 15, 1;
p0x7fb80a0ccf58 .port I0x60000300f340, L_0x60000012f980;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0ccf58;
p0x7fb80a0cd378 .port I0x60000300f340, L_0x60000012fac0;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cd378;
p0x7fb80a0cd738 .port I0x60000300f340, L_0x60000012fc00;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cd738;
p0x7fb80a0cdaf8 .port I0x60000300f340, L_0x60000012fd40;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cdaf8;
p0x7fb80a0cdeb8 .port I0x60000300f340, L_0x60000012fe80;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cdeb8;
p0x7fb80a0ce278 .port I0x60000300f340, L_0x600000120000;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0ce278;
p0x7fb80a0ce638 .port I0x60000300f340, L_0x600000120140;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0ce638;
p0x7fb80a0ce9f8 .port I0x60000300f340, L_0x600000120280;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0ce9f8;
p0x7fb80a0cedb8 .port I0x60000300f340, L_0x6000001203c0;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cedb8;
p0x7fb80a0cf178 .port I0x60000300f340, L_0x600000120500;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cf178;
p0x7fb80a0cf538 .port I0x60000300f340, L_0x600000120640;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cf538;
p0x7fb80a0cf8f8 .port I0x60000300f340, L_0x600000120780;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cf8f8;
p0x7fb80a0cfcb8 .port I0x60000300f340, L_0x6000001208c0;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0cfcb8;
p0x7fb80a0d0078 .port I0x60000300f340, L_0x600000120a00;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d0078;
p0x7fb80a0d0438 .port I0x60000300f340, L_0x600000120b40;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d0438;
p0x7fb80a0d07f8 .port I0x60000300f340, L_0x600000120c80;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d07f8;
p0x7fb80a0ccf88 .port I0x60000300bc00, L_0x60000012fa20;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0ccf88;
p0x7fb80a0cd3a8 .port I0x60000300bc00, L_0x60000012fb60;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cd3a8;
p0x7fb80a0cd768 .port I0x60000300bc00, L_0x60000012fca0;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cd768;
p0x7fb80a0cdb28 .port I0x60000300bc00, L_0x60000012fde0;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cdb28;
p0x7fb80a0cdee8 .port I0x60000300bc00, L_0x60000012ff20;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cdee8;
p0x7fb80a0ce2a8 .port I0x60000300bc00, L_0x6000001200a0;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0ce2a8;
p0x7fb80a0ce668 .port I0x60000300bc00, L_0x6000001201e0;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0ce668;
p0x7fb80a0cea28 .port I0x60000300bc00, L_0x600000120320;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cea28;
p0x7fb80a0cede8 .port I0x60000300bc00, L_0x600000120460;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cede8;
p0x7fb80a0cf1a8 .port I0x60000300bc00, L_0x6000001205a0;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cf1a8;
p0x7fb80a0cf568 .port I0x60000300bc00, L_0x6000001206e0;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cf568;
p0x7fb80a0cf928 .port I0x60000300bc00, L_0x600000120820;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cf928;
p0x7fb80a0cfce8 .port I0x60000300bc00, L_0x600000120960;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0cfce8;
p0x7fb80a0d00a8 .port I0x60000300bc00, L_0x600000120aa0;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d00a8;
p0x7fb80a0d0468 .port I0x60000300bc00, L_0x600000120be0;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d0468;
p0x7fb80a0d0828 .port I0x60000300bc00, L_0x600000120d20;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d0828;
S_0x7fb80a7ca160 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000773c0_0 .net8 "Bitline1", 0 0, p0x7fb80a0ccf58;  1 drivers, strength-aware
v0x600000077450_0 .net8 "Bitline2", 0 0, p0x7fb80a0ccf88;  1 drivers, strength-aware
v0x6000000774e0_0 .net "D", 0 0, L_0x600000120dc0;  1 drivers
v0x600000077570_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x600000077600_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x600000077690_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cd018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000077720_0 name=_ivl_0
o0x7fb80a0cd048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000777b0_0 name=_ivl_4
v0x600000077840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000778d0_0 .net "dffOut", 0 0, v0x6000000772a0_0;  1 drivers
v0x600000077960_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012f980 .functor MUXZ 1, o0x7fb80a0cd018, v0x6000000772a0_0, L_0x600000134f00, C4<>;
L_0x60000012fa20 .functor MUXZ 1, o0x7fb80a0cd048, v0x6000000772a0_0, L_0x600000135900, C4<>;
S_0x7fb80a7ca2d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ca160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000077060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000770f0_0 .net "d", 0 0, L_0x600000120dc0;  alias, 1 drivers
v0x600000077180_0 .net "q", 0 0, v0x6000000772a0_0;  alias, 1 drivers
v0x600000077210_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000772a0_0 .var "state", 0 0;
v0x600000077330_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7ca440 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000077d50_0 .net8 "Bitline1", 0 0, p0x7fb80a0cd378;  1 drivers, strength-aware
v0x600000077de0_0 .net8 "Bitline2", 0 0, p0x7fb80a0cd3a8;  1 drivers, strength-aware
v0x600000077e70_0 .net "D", 0 0, L_0x600000120e60;  1 drivers
v0x600000077f00_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x600000008000_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x600000008090_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cd3d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000008120_0 name=_ivl_0
o0x7fb80a0cd408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000081b0_0 name=_ivl_4
v0x600000008240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000082d0_0 .net "dffOut", 0 0, v0x600000077c30_0;  1 drivers
v0x600000008360_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012fac0 .functor MUXZ 1, o0x7fb80a0cd3d8, v0x600000077c30_0, L_0x600000134f00, C4<>;
L_0x60000012fb60 .functor MUXZ 1, o0x7fb80a0cd408, v0x600000077c30_0, L_0x600000135900, C4<>;
S_0x7fb80a7ca5b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ca440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000779f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000077a80_0 .net "d", 0 0, L_0x600000120e60;  alias, 1 drivers
v0x600000077b10_0 .net "q", 0 0, v0x600000077c30_0;  alias, 1 drivers
v0x600000077ba0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000077c30_0 .var "state", 0 0;
v0x600000077cc0_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7ca720 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000008750_0 .net8 "Bitline1", 0 0, p0x7fb80a0cd738;  1 drivers, strength-aware
v0x6000000087e0_0 .net8 "Bitline2", 0 0, p0x7fb80a0cd768;  1 drivers, strength-aware
v0x600000008870_0 .net "D", 0 0, L_0x600000120f00;  1 drivers
v0x600000008900_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x600000008990_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x600000008a20_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cd798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000008ab0_0 name=_ivl_0
o0x7fb80a0cd7c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000008b40_0 name=_ivl_4
v0x600000008bd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000008c60_0 .net "dffOut", 0 0, v0x600000008630_0;  1 drivers
v0x600000008cf0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012fc00 .functor MUXZ 1, o0x7fb80a0cd798, v0x600000008630_0, L_0x600000134f00, C4<>;
L_0x60000012fca0 .functor MUXZ 1, o0x7fb80a0cd7c8, v0x600000008630_0, L_0x600000135900, C4<>;
S_0x7fb80a7ca890 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ca720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000083f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000008480_0 .net "d", 0 0, L_0x600000120f00;  alias, 1 drivers
v0x600000008510_0 .net "q", 0 0, v0x600000008630_0;  alias, 1 drivers
v0x6000000085a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000008630_0 .var "state", 0 0;
v0x6000000086c0_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7caa00 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000090e0_0 .net8 "Bitline1", 0 0, p0x7fb80a0cdaf8;  1 drivers, strength-aware
v0x600000009170_0 .net8 "Bitline2", 0 0, p0x7fb80a0cdb28;  1 drivers, strength-aware
v0x600000009200_0 .net "D", 0 0, L_0x600000120fa0;  1 drivers
v0x600000009290_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x600000009320_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x6000000093b0_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cdb58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000009440_0 name=_ivl_0
o0x7fb80a0cdb88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000094d0_0 name=_ivl_4
v0x600000009560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000095f0_0 .net "dffOut", 0 0, v0x600000008fc0_0;  1 drivers
v0x600000009680_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012fd40 .functor MUXZ 1, o0x7fb80a0cdb58, v0x600000008fc0_0, L_0x600000134f00, C4<>;
L_0x60000012fde0 .functor MUXZ 1, o0x7fb80a0cdb88, v0x600000008fc0_0, L_0x600000135900, C4<>;
S_0x7fb80a7cab70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7caa00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000008d80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000008e10_0 .net "d", 0 0, L_0x600000120fa0;  alias, 1 drivers
v0x600000008ea0_0 .net "q", 0 0, v0x600000008fc0_0;  alias, 1 drivers
v0x600000008f30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000008fc0_0 .var "state", 0 0;
v0x600000009050_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cace0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000009a70_0 .net8 "Bitline1", 0 0, p0x7fb80a0cdeb8;  1 drivers, strength-aware
v0x600000009b00_0 .net8 "Bitline2", 0 0, p0x7fb80a0cdee8;  1 drivers, strength-aware
v0x600000009b90_0 .net "D", 0 0, L_0x600000121040;  1 drivers
v0x600000009c20_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x600000009cb0_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x600000009d40_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cdf18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000009dd0_0 name=_ivl_0
o0x7fb80a0cdf48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000009e60_0 name=_ivl_4
v0x600000009ef0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000009f80_0 .net "dffOut", 0 0, v0x600000009950_0;  1 drivers
v0x60000000a010_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000012fe80 .functor MUXZ 1, o0x7fb80a0cdf18, v0x600000009950_0, L_0x600000134f00, C4<>;
L_0x60000012ff20 .functor MUXZ 1, o0x7fb80a0cdf48, v0x600000009950_0, L_0x600000135900, C4<>;
S_0x7fb80a7cae50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cace0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000009710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000097a0_0 .net "d", 0 0, L_0x600000121040;  alias, 1 drivers
v0x600000009830_0 .net "q", 0 0, v0x600000009950_0;  alias, 1 drivers
v0x6000000098c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000009950_0 .var "state", 0 0;
v0x6000000099e0_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cafc0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000a400_0 .net8 "Bitline1", 0 0, p0x7fb80a0ce278;  1 drivers, strength-aware
v0x60000000a490_0 .net8 "Bitline2", 0 0, p0x7fb80a0ce2a8;  1 drivers, strength-aware
v0x60000000a520_0 .net "D", 0 0, L_0x6000001210e0;  1 drivers
v0x60000000a5b0_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x60000000a640_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x60000000a6d0_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0ce2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000a760_0 name=_ivl_0
o0x7fb80a0ce308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000a7f0_0 name=_ivl_4
v0x60000000a880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000a910_0 .net "dffOut", 0 0, v0x60000000a2e0_0;  1 drivers
v0x60000000a9a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000120000 .functor MUXZ 1, o0x7fb80a0ce2d8, v0x60000000a2e0_0, L_0x600000134f00, C4<>;
L_0x6000001200a0 .functor MUXZ 1, o0x7fb80a0ce308, v0x60000000a2e0_0, L_0x600000135900, C4<>;
S_0x7fb80a7cb130 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cafc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000a0a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000a130_0 .net "d", 0 0, L_0x6000001210e0;  alias, 1 drivers
v0x60000000a1c0_0 .net "q", 0 0, v0x60000000a2e0_0;  alias, 1 drivers
v0x60000000a250_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000000a2e0_0 .var "state", 0 0;
v0x60000000a370_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cb2a0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000ad90_0 .net8 "Bitline1", 0 0, p0x7fb80a0ce638;  1 drivers, strength-aware
v0x60000000ae20_0 .net8 "Bitline2", 0 0, p0x7fb80a0ce668;  1 drivers, strength-aware
v0x60000000aeb0_0 .net "D", 0 0, L_0x600000121180;  1 drivers
v0x60000000af40_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x60000000afd0_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x60000000b060_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0ce698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000b0f0_0 name=_ivl_0
o0x7fb80a0ce6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000b180_0 name=_ivl_4
v0x60000000b210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000b2a0_0 .net "dffOut", 0 0, v0x60000000ac70_0;  1 drivers
v0x60000000b330_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000120140 .functor MUXZ 1, o0x7fb80a0ce698, v0x60000000ac70_0, L_0x600000134f00, C4<>;
L_0x6000001201e0 .functor MUXZ 1, o0x7fb80a0ce6c8, v0x60000000ac70_0, L_0x600000135900, C4<>;
S_0x7fb80a7cb410 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cb2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000aa30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000aac0_0 .net "d", 0 0, L_0x600000121180;  alias, 1 drivers
v0x60000000ab50_0 .net "q", 0 0, v0x60000000ac70_0;  alias, 1 drivers
v0x60000000abe0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000000ac70_0 .var "state", 0 0;
v0x60000000ad00_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cb580 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000b720_0 .net8 "Bitline1", 0 0, p0x7fb80a0ce9f8;  1 drivers, strength-aware
v0x60000000b7b0_0 .net8 "Bitline2", 0 0, p0x7fb80a0cea28;  1 drivers, strength-aware
v0x60000000b840_0 .net "D", 0 0, L_0x600000121220;  1 drivers
v0x60000000b8d0_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x60000000b960_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x60000000b9f0_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cea58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000ba80_0 name=_ivl_0
o0x7fb80a0cea88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000bb10_0 name=_ivl_4
v0x60000000bba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000bc30_0 .net "dffOut", 0 0, v0x60000000b600_0;  1 drivers
v0x60000000bcc0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000120280 .functor MUXZ 1, o0x7fb80a0cea58, v0x60000000b600_0, L_0x600000134f00, C4<>;
L_0x600000120320 .functor MUXZ 1, o0x7fb80a0cea88, v0x60000000b600_0, L_0x600000135900, C4<>;
S_0x7fb80a7cb6f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cb580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000b3c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000b450_0 .net "d", 0 0, L_0x600000121220;  alias, 1 drivers
v0x60000000b4e0_0 .net "q", 0 0, v0x60000000b600_0;  alias, 1 drivers
v0x60000000b570_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000000b600_0 .var "state", 0 0;
v0x60000000b690_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cb860 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000c120_0 .net8 "Bitline1", 0 0, p0x7fb80a0cedb8;  1 drivers, strength-aware
v0x60000000c1b0_0 .net8 "Bitline2", 0 0, p0x7fb80a0cede8;  1 drivers, strength-aware
v0x60000000c240_0 .net "D", 0 0, L_0x6000001212c0;  1 drivers
v0x60000000c2d0_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x60000000c360_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x60000000c3f0_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cee18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000c480_0 name=_ivl_0
o0x7fb80a0cee48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000c510_0 name=_ivl_4
v0x60000000c5a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000c630_0 .net "dffOut", 0 0, v0x60000000c000_0;  1 drivers
v0x60000000c6c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001203c0 .functor MUXZ 1, o0x7fb80a0cee18, v0x60000000c000_0, L_0x600000134f00, C4<>;
L_0x600000120460 .functor MUXZ 1, o0x7fb80a0cee48, v0x60000000c000_0, L_0x600000135900, C4<>;
S_0x7fb80a7cb9d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cb860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000bd50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000bde0_0 .net "d", 0 0, L_0x6000001212c0;  alias, 1 drivers
v0x60000000be70_0 .net "q", 0 0, v0x60000000c000_0;  alias, 1 drivers
v0x60000000bf00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000000c000_0 .var "state", 0 0;
v0x60000000c090_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cbd40 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000cab0_0 .net8 "Bitline1", 0 0, p0x7fb80a0cf178;  1 drivers, strength-aware
v0x60000000cb40_0 .net8 "Bitline2", 0 0, p0x7fb80a0cf1a8;  1 drivers, strength-aware
v0x60000000cbd0_0 .net "D", 0 0, L_0x600000121360;  1 drivers
v0x60000000cc60_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x60000000ccf0_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x60000000cd80_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cf1d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000ce10_0 name=_ivl_0
o0x7fb80a0cf208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000cea0_0 name=_ivl_4
v0x60000000cf30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000cfc0_0 .net "dffOut", 0 0, v0x60000000c990_0;  1 drivers
v0x60000000d050_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000120500 .functor MUXZ 1, o0x7fb80a0cf1d8, v0x60000000c990_0, L_0x600000134f00, C4<>;
L_0x6000001205a0 .functor MUXZ 1, o0x7fb80a0cf208, v0x60000000c990_0, L_0x600000135900, C4<>;
S_0x7fb80a7cbeb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cbd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000c750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000c7e0_0 .net "d", 0 0, L_0x600000121360;  alias, 1 drivers
v0x60000000c870_0 .net "q", 0 0, v0x60000000c990_0;  alias, 1 drivers
v0x60000000c900_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000000c990_0 .var "state", 0 0;
v0x60000000ca20_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cc020 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000d440_0 .net8 "Bitline1", 0 0, p0x7fb80a0cf538;  1 drivers, strength-aware
v0x60000000d4d0_0 .net8 "Bitline2", 0 0, p0x7fb80a0cf568;  1 drivers, strength-aware
v0x60000000d560_0 .net "D", 0 0, L_0x600000121400;  1 drivers
v0x60000000d5f0_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x60000000d680_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x60000000d710_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cf598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000d7a0_0 name=_ivl_0
o0x7fb80a0cf5c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000d830_0 name=_ivl_4
v0x60000000d8c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000d950_0 .net "dffOut", 0 0, v0x60000000d320_0;  1 drivers
v0x60000000d9e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000120640 .functor MUXZ 1, o0x7fb80a0cf598, v0x60000000d320_0, L_0x600000134f00, C4<>;
L_0x6000001206e0 .functor MUXZ 1, o0x7fb80a0cf5c8, v0x60000000d320_0, L_0x600000135900, C4<>;
S_0x7fb80a7cc190 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cc020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000d0e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000d170_0 .net "d", 0 0, L_0x600000121400;  alias, 1 drivers
v0x60000000d200_0 .net "q", 0 0, v0x60000000d320_0;  alias, 1 drivers
v0x60000000d290_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000000d320_0 .var "state", 0 0;
v0x60000000d3b0_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cc300 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000ddd0_0 .net8 "Bitline1", 0 0, p0x7fb80a0cf8f8;  1 drivers, strength-aware
v0x60000000de60_0 .net8 "Bitline2", 0 0, p0x7fb80a0cf928;  1 drivers, strength-aware
v0x60000000def0_0 .net "D", 0 0, L_0x6000001214a0;  1 drivers
v0x60000000df80_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x60000000e010_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x60000000e0a0_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cf958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000e130_0 name=_ivl_0
o0x7fb80a0cf988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000e1c0_0 name=_ivl_4
v0x60000000e250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000e2e0_0 .net "dffOut", 0 0, v0x60000000dcb0_0;  1 drivers
v0x60000000e370_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000120780 .functor MUXZ 1, o0x7fb80a0cf958, v0x60000000dcb0_0, L_0x600000134f00, C4<>;
L_0x600000120820 .functor MUXZ 1, o0x7fb80a0cf988, v0x60000000dcb0_0, L_0x600000135900, C4<>;
S_0x7fb80a7cc470 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cc300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000da70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000db00_0 .net "d", 0 0, L_0x6000001214a0;  alias, 1 drivers
v0x60000000db90_0 .net "q", 0 0, v0x60000000dcb0_0;  alias, 1 drivers
v0x60000000dc20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000000dcb0_0 .var "state", 0 0;
v0x60000000dd40_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cc5e0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000e760_0 .net8 "Bitline1", 0 0, p0x7fb80a0cfcb8;  1 drivers, strength-aware
v0x60000000e7f0_0 .net8 "Bitline2", 0 0, p0x7fb80a0cfce8;  1 drivers, strength-aware
v0x60000000e880_0 .net "D", 0 0, L_0x600000121540;  1 drivers
v0x60000000e910_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x60000000e9a0_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x60000000ea30_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0cfd18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000eac0_0 name=_ivl_0
o0x7fb80a0cfd48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000eb50_0 name=_ivl_4
v0x60000000ebe0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000ec70_0 .net "dffOut", 0 0, v0x60000000e640_0;  1 drivers
v0x60000000ed00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001208c0 .functor MUXZ 1, o0x7fb80a0cfd18, v0x60000000e640_0, L_0x600000134f00, C4<>;
L_0x600000120960 .functor MUXZ 1, o0x7fb80a0cfd48, v0x60000000e640_0, L_0x600000135900, C4<>;
S_0x7fb80a7cc750 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cc5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000e400_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000e490_0 .net "d", 0 0, L_0x600000121540;  alias, 1 drivers
v0x60000000e520_0 .net "q", 0 0, v0x60000000e640_0;  alias, 1 drivers
v0x60000000e5b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000000e640_0 .var "state", 0 0;
v0x60000000e6d0_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cc8c0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000f0f0_0 .net8 "Bitline1", 0 0, p0x7fb80a0d0078;  1 drivers, strength-aware
v0x60000000f180_0 .net8 "Bitline2", 0 0, p0x7fb80a0d00a8;  1 drivers, strength-aware
v0x60000000f210_0 .net "D", 0 0, L_0x6000001215e0;  1 drivers
v0x60000000f2a0_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x60000000f330_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x60000000f3c0_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0d00d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000f450_0 name=_ivl_0
o0x7fb80a0d0108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000f4e0_0 name=_ivl_4
v0x60000000f570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000f600_0 .net "dffOut", 0 0, v0x60000000efd0_0;  1 drivers
v0x60000000f690_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000120a00 .functor MUXZ 1, o0x7fb80a0d00d8, v0x60000000efd0_0, L_0x600000134f00, C4<>;
L_0x600000120aa0 .functor MUXZ 1, o0x7fb80a0d0108, v0x60000000efd0_0, L_0x600000135900, C4<>;
S_0x7fb80a7cca30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cc8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000ed90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000ee20_0 .net "d", 0 0, L_0x6000001215e0;  alias, 1 drivers
v0x60000000eeb0_0 .net "q", 0 0, v0x60000000efd0_0;  alias, 1 drivers
v0x60000000ef40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000000efd0_0 .var "state", 0 0;
v0x60000000f060_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7ccba0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000fa80_0 .net8 "Bitline1", 0 0, p0x7fb80a0d0438;  1 drivers, strength-aware
v0x60000000fb10_0 .net8 "Bitline2", 0 0, p0x7fb80a0d0468;  1 drivers, strength-aware
v0x60000000fba0_0 .net "D", 0 0, L_0x600000121680;  1 drivers
v0x60000000fc30_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x60000000fcc0_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x60000000fd50_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0d0498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000fde0_0 name=_ivl_0
o0x7fb80a0d04c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000fe70_0 name=_ivl_4
v0x60000000ff00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000000000_0 .net "dffOut", 0 0, v0x60000000f960_0;  1 drivers
v0x600000000090_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000120b40 .functor MUXZ 1, o0x7fb80a0d0498, v0x60000000f960_0, L_0x600000134f00, C4<>;
L_0x600000120be0 .functor MUXZ 1, o0x7fb80a0d04c8, v0x60000000f960_0, L_0x600000135900, C4<>;
S_0x7fb80a7ccd10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ccba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000f720_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000000f7b0_0 .net "d", 0 0, L_0x600000121680;  alias, 1 drivers
v0x60000000f840_0 .net "q", 0 0, v0x60000000f960_0;  alias, 1 drivers
v0x60000000f8d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000000f960_0 .var "state", 0 0;
v0x60000000f9f0_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cce80 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7c8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000000480_0 .net8 "Bitline1", 0 0, p0x7fb80a0d07f8;  1 drivers, strength-aware
v0x600000000510_0 .net8 "Bitline2", 0 0, p0x7fb80a0d0828;  1 drivers, strength-aware
v0x6000000005a0_0 .net "D", 0 0, L_0x600000121720;  1 drivers
v0x600000000630_0 .net "ReadEnable1", 0 0, L_0x600000134f00;  alias, 1 drivers
v0x6000000006c0_0 .net "ReadEnable2", 0 0, L_0x600000135900;  alias, 1 drivers
v0x600000000750_0 .net "WriteEnable", 0 0, L_0x600000134500;  alias, 1 drivers
o0x7fb80a0d0858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000007e0_0 name=_ivl_0
o0x7fb80a0d0888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000000870_0 name=_ivl_4
v0x600000000900_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000000990_0 .net "dffOut", 0 0, v0x600000000360_0;  1 drivers
v0x600000000a20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000120c80 .functor MUXZ 1, o0x7fb80a0d0858, v0x600000000360_0, L_0x600000134f00, C4<>;
L_0x600000120d20 .functor MUXZ 1, o0x7fb80a0d0888, v0x600000000360_0, L_0x600000135900, C4<>;
S_0x7fb80a7ccff0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cce80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000000120_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000001b0_0 .net "d", 0 0, L_0x600000121720;  alias, 1 drivers
v0x600000000240_0 .net "q", 0 0, v0x600000000360_0;  alias, 1 drivers
v0x6000000002d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000000360_0 .var "state", 0 0;
v0x6000000003f0_0 .net "wen", 0 0, L_0x600000134500;  alias, 1 drivers
S_0x7fb80a7cbb40 .scope module, "regArray[7]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000001a910_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x60000001a9a0_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x60000001aa30_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x60000001aac0_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  1 drivers
v0x60000001ab50_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  1 drivers
v0x60000001abe0_0 .net "WriteReg", 0 0, L_0x6000001345a0;  1 drivers
v0x60000001ac70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001ad00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000122bc0 .part L_0x600000131720, 0, 1;
L_0x600000122c60 .part L_0x600000131720, 1, 1;
L_0x600000122d00 .part L_0x600000131720, 2, 1;
L_0x600000122da0 .part L_0x600000131720, 3, 1;
L_0x600000122e40 .part L_0x600000131720, 4, 1;
L_0x600000122ee0 .part L_0x600000131720, 5, 1;
L_0x600000122f80 .part L_0x600000131720, 6, 1;
L_0x600000123020 .part L_0x600000131720, 7, 1;
L_0x6000001230c0 .part L_0x600000131720, 8, 1;
L_0x600000123160 .part L_0x600000131720, 9, 1;
L_0x600000123200 .part L_0x600000131720, 10, 1;
L_0x6000001232a0 .part L_0x600000131720, 11, 1;
L_0x600000123340 .part L_0x600000131720, 12, 1;
L_0x6000001233e0 .part L_0x600000131720, 13, 1;
L_0x600000123480 .part L_0x600000131720, 14, 1;
L_0x600000123520 .part L_0x600000131720, 15, 1;
p0x7fb80a0d0d68 .port I0x60000300f340, L_0x6000001217c0;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d0d68;
p0x7fb80a0d1188 .port I0x60000300f340, L_0x600000121900;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d1188;
p0x7fb80a0d1548 .port I0x60000300f340, L_0x600000121a40;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d1548;
p0x7fb80a0d1908 .port I0x60000300f340, L_0x600000121b80;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d1908;
p0x7fb80a0d1cc8 .port I0x60000300f340, L_0x600000121cc0;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d1cc8;
p0x7fb80a0d2088 .port I0x60000300f340, L_0x600000121e00;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d2088;
p0x7fb80a0d2448 .port I0x60000300f340, L_0x600000121f40;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d2448;
p0x7fb80a0d2808 .port I0x60000300f340, L_0x600000122080;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d2808;
p0x7fb80a0d2bc8 .port I0x60000300f340, L_0x6000001221c0;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d2bc8;
p0x7fb80a0d2f88 .port I0x60000300f340, L_0x600000122300;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d2f88;
p0x7fb80a0d3348 .port I0x60000300f340, L_0x600000122440;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d3348;
p0x7fb80a0d3708 .port I0x60000300f340, L_0x600000122580;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d3708;
p0x7fb80a0d3ac8 .port I0x60000300f340, L_0x6000001226c0;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d3ac8;
p0x7fb80a0d3e88 .port I0x60000300f340, L_0x600000122800;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80a0d3e88;
p0x7fb80aa00248 .port I0x60000300f340, L_0x600000122940;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa00248;
p0x7fb80aa00608 .port I0x60000300f340, L_0x600000122a80;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa00608;
p0x7fb80a0d0d98 .port I0x60000300bc00, L_0x600000121860;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d0d98;
p0x7fb80a0d11b8 .port I0x60000300bc00, L_0x6000001219a0;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d11b8;
p0x7fb80a0d1578 .port I0x60000300bc00, L_0x600000121ae0;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d1578;
p0x7fb80a0d1938 .port I0x60000300bc00, L_0x600000121c20;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d1938;
p0x7fb80a0d1cf8 .port I0x60000300bc00, L_0x600000121d60;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d1cf8;
p0x7fb80a0d20b8 .port I0x60000300bc00, L_0x600000121ea0;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d20b8;
p0x7fb80a0d2478 .port I0x60000300bc00, L_0x600000121fe0;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d2478;
p0x7fb80a0d2838 .port I0x60000300bc00, L_0x600000122120;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d2838;
p0x7fb80a0d2bf8 .port I0x60000300bc00, L_0x600000122260;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d2bf8;
p0x7fb80a0d2fb8 .port I0x60000300bc00, L_0x6000001223a0;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d2fb8;
p0x7fb80a0d3378 .port I0x60000300bc00, L_0x6000001224e0;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d3378;
p0x7fb80a0d3738 .port I0x60000300bc00, L_0x600000122620;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d3738;
p0x7fb80a0d3af8 .port I0x60000300bc00, L_0x600000122760;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d3af8;
p0x7fb80a0d3eb8 .port I0x60000300bc00, L_0x6000001228a0;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80a0d3eb8;
p0x7fb80aa00278 .port I0x60000300bc00, L_0x6000001229e0;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa00278;
p0x7fb80aa00638 .port I0x60000300bc00, L_0x600000122b20;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa00638;
S_0x7fb80a7cd560 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000001290_0 .net8 "Bitline1", 0 0, p0x7fb80a0d0d68;  1 drivers, strength-aware
v0x600000001320_0 .net8 "Bitline2", 0 0, p0x7fb80a0d0d98;  1 drivers, strength-aware
v0x6000000013b0_0 .net "D", 0 0, L_0x600000122bc0;  1 drivers
v0x600000001440_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x6000000014d0_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000001560_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d0e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000015f0_0 name=_ivl_0
o0x7fb80a0d0e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000001680_0 name=_ivl_4
v0x600000001710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000017a0_0 .net "dffOut", 0 0, v0x600000001170_0;  1 drivers
v0x600000001830_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001217c0 .functor MUXZ 1, o0x7fb80a0d0e28, v0x600000001170_0, L_0x600000134fa0, C4<>;
L_0x600000121860 .functor MUXZ 1, o0x7fb80a0d0e58, v0x600000001170_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7cd6d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cd560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000000f30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000000fc0_0 .net "d", 0 0, L_0x600000122bc0;  alias, 1 drivers
v0x600000001050_0 .net "q", 0 0, v0x600000001170_0;  alias, 1 drivers
v0x6000000010e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000001170_0 .var "state", 0 0;
v0x600000001200_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cd840 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000001c20_0 .net8 "Bitline1", 0 0, p0x7fb80a0d1188;  1 drivers, strength-aware
v0x600000001cb0_0 .net8 "Bitline2", 0 0, p0x7fb80a0d11b8;  1 drivers, strength-aware
v0x600000001d40_0 .net "D", 0 0, L_0x600000122c60;  1 drivers
v0x600000001dd0_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000001e60_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000001ef0_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d11e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000001f80_0 name=_ivl_0
o0x7fb80a0d1218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000002010_0 name=_ivl_4
v0x6000000020a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000002130_0 .net "dffOut", 0 0, v0x600000001b00_0;  1 drivers
v0x6000000021c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000121900 .functor MUXZ 1, o0x7fb80a0d11e8, v0x600000001b00_0, L_0x600000134fa0, C4<>;
L_0x6000001219a0 .functor MUXZ 1, o0x7fb80a0d1218, v0x600000001b00_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7cd9b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cd840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000018c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000001950_0 .net "d", 0 0, L_0x600000122c60;  alias, 1 drivers
v0x6000000019e0_0 .net "q", 0 0, v0x600000001b00_0;  alias, 1 drivers
v0x600000001a70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000001b00_0 .var "state", 0 0;
v0x600000001b90_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cdb20 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000025b0_0 .net8 "Bitline1", 0 0, p0x7fb80a0d1548;  1 drivers, strength-aware
v0x600000002640_0 .net8 "Bitline2", 0 0, p0x7fb80a0d1578;  1 drivers, strength-aware
v0x6000000026d0_0 .net "D", 0 0, L_0x600000122d00;  1 drivers
v0x600000002760_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x6000000027f0_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000002880_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d15a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000002910_0 name=_ivl_0
o0x7fb80a0d15d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000029a0_0 name=_ivl_4
v0x600000002a30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000002ac0_0 .net "dffOut", 0 0, v0x600000002490_0;  1 drivers
v0x600000002b50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000121a40 .functor MUXZ 1, o0x7fb80a0d15a8, v0x600000002490_0, L_0x600000134fa0, C4<>;
L_0x600000121ae0 .functor MUXZ 1, o0x7fb80a0d15d8, v0x600000002490_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7cdc90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cdb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000002250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000022e0_0 .net "d", 0 0, L_0x600000122d00;  alias, 1 drivers
v0x600000002370_0 .net "q", 0 0, v0x600000002490_0;  alias, 1 drivers
v0x600000002400_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000002490_0 .var "state", 0 0;
v0x600000002520_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cde00 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000002f40_0 .net8 "Bitline1", 0 0, p0x7fb80a0d1908;  1 drivers, strength-aware
v0x600000002fd0_0 .net8 "Bitline2", 0 0, p0x7fb80a0d1938;  1 drivers, strength-aware
v0x600000003060_0 .net "D", 0 0, L_0x600000122da0;  1 drivers
v0x6000000030f0_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000003180_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000003210_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d1968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000032a0_0 name=_ivl_0
o0x7fb80a0d1998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000003330_0 name=_ivl_4
v0x6000000033c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000003450_0 .net "dffOut", 0 0, v0x600000002e20_0;  1 drivers
v0x6000000034e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000121b80 .functor MUXZ 1, o0x7fb80a0d1968, v0x600000002e20_0, L_0x600000134fa0, C4<>;
L_0x600000121c20 .functor MUXZ 1, o0x7fb80a0d1998, v0x600000002e20_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7cdf70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cde00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000002be0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000002c70_0 .net "d", 0 0, L_0x600000122da0;  alias, 1 drivers
v0x600000002d00_0 .net "q", 0 0, v0x600000002e20_0;  alias, 1 drivers
v0x600000002d90_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000002e20_0 .var "state", 0 0;
v0x600000002eb0_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7ce0e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000038d0_0 .net8 "Bitline1", 0 0, p0x7fb80a0d1cc8;  1 drivers, strength-aware
v0x600000003960_0 .net8 "Bitline2", 0 0, p0x7fb80a0d1cf8;  1 drivers, strength-aware
v0x6000000039f0_0 .net "D", 0 0, L_0x600000122e40;  1 drivers
v0x600000003a80_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000003b10_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000003ba0_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d1d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000003c30_0 name=_ivl_0
o0x7fb80a0d1d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000003cc0_0 name=_ivl_4
v0x600000003d50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000003de0_0 .net "dffOut", 0 0, v0x6000000037b0_0;  1 drivers
v0x600000003e70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000121cc0 .functor MUXZ 1, o0x7fb80a0d1d28, v0x6000000037b0_0, L_0x600000134fa0, C4<>;
L_0x600000121d60 .functor MUXZ 1, o0x7fb80a0d1d58, v0x6000000037b0_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7ce250 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ce0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000003570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000003600_0 .net "d", 0 0, L_0x600000122e40;  alias, 1 drivers
v0x600000003690_0 .net "q", 0 0, v0x6000000037b0_0;  alias, 1 drivers
v0x600000003720_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000037b0_0 .var "state", 0 0;
v0x600000003840_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7ce3c0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000042d0_0 .net8 "Bitline1", 0 0, p0x7fb80a0d2088;  1 drivers, strength-aware
v0x600000004360_0 .net8 "Bitline2", 0 0, p0x7fb80a0d20b8;  1 drivers, strength-aware
v0x6000000043f0_0 .net "D", 0 0, L_0x600000122ee0;  1 drivers
v0x600000004480_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000004510_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x6000000045a0_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d20e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000004630_0 name=_ivl_0
o0x7fb80a0d2118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000046c0_0 name=_ivl_4
v0x600000004750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000047e0_0 .net "dffOut", 0 0, v0x6000000041b0_0;  1 drivers
v0x600000004870_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000121e00 .functor MUXZ 1, o0x7fb80a0d20e8, v0x6000000041b0_0, L_0x600000134fa0, C4<>;
L_0x600000121ea0 .functor MUXZ 1, o0x7fb80a0d2118, v0x6000000041b0_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7ce530 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ce3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000003f00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000004000_0 .net "d", 0 0, L_0x600000122ee0;  alias, 1 drivers
v0x600000004090_0 .net "q", 0 0, v0x6000000041b0_0;  alias, 1 drivers
v0x600000004120_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000041b0_0 .var "state", 0 0;
v0x600000004240_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7ce6a0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000004c60_0 .net8 "Bitline1", 0 0, p0x7fb80a0d2448;  1 drivers, strength-aware
v0x600000004cf0_0 .net8 "Bitline2", 0 0, p0x7fb80a0d2478;  1 drivers, strength-aware
v0x600000004d80_0 .net "D", 0 0, L_0x600000122f80;  1 drivers
v0x600000004e10_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000004ea0_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000004f30_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d24a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000004fc0_0 name=_ivl_0
o0x7fb80a0d24d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000005050_0 name=_ivl_4
v0x6000000050e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000005170_0 .net "dffOut", 0 0, v0x600000004b40_0;  1 drivers
v0x600000005200_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000121f40 .functor MUXZ 1, o0x7fb80a0d24a8, v0x600000004b40_0, L_0x600000134fa0, C4<>;
L_0x600000121fe0 .functor MUXZ 1, o0x7fb80a0d24d8, v0x600000004b40_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7ce810 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ce6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000004900_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000004990_0 .net "d", 0 0, L_0x600000122f80;  alias, 1 drivers
v0x600000004a20_0 .net "q", 0 0, v0x600000004b40_0;  alias, 1 drivers
v0x600000004ab0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000004b40_0 .var "state", 0 0;
v0x600000004bd0_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7ce980 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000055f0_0 .net8 "Bitline1", 0 0, p0x7fb80a0d2808;  1 drivers, strength-aware
v0x600000005680_0 .net8 "Bitline2", 0 0, p0x7fb80a0d2838;  1 drivers, strength-aware
v0x600000005710_0 .net "D", 0 0, L_0x600000123020;  1 drivers
v0x6000000057a0_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000005830_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x6000000058c0_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d2868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000005950_0 name=_ivl_0
o0x7fb80a0d2898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000059e0_0 name=_ivl_4
v0x600000005a70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000005b00_0 .net "dffOut", 0 0, v0x6000000054d0_0;  1 drivers
v0x600000005b90_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000122080 .functor MUXZ 1, o0x7fb80a0d2868, v0x6000000054d0_0, L_0x600000134fa0, C4<>;
L_0x600000122120 .functor MUXZ 1, o0x7fb80a0d2898, v0x6000000054d0_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7ceaf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ce980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000005290_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000005320_0 .net "d", 0 0, L_0x600000123020;  alias, 1 drivers
v0x6000000053b0_0 .net "q", 0 0, v0x6000000054d0_0;  alias, 1 drivers
v0x600000005440_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000054d0_0 .var "state", 0 0;
v0x600000005560_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cec60 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000005f80_0 .net8 "Bitline1", 0 0, p0x7fb80a0d2bc8;  1 drivers, strength-aware
v0x600000006010_0 .net8 "Bitline2", 0 0, p0x7fb80a0d2bf8;  1 drivers, strength-aware
v0x6000000060a0_0 .net "D", 0 0, L_0x6000001230c0;  1 drivers
v0x600000006130_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x6000000061c0_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000006250_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d2c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000062e0_0 name=_ivl_0
o0x7fb80a0d2c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000006370_0 name=_ivl_4
v0x600000006400_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000006490_0 .net "dffOut", 0 0, v0x600000005e60_0;  1 drivers
v0x600000006520_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001221c0 .functor MUXZ 1, o0x7fb80a0d2c28, v0x600000005e60_0, L_0x600000134fa0, C4<>;
L_0x600000122260 .functor MUXZ 1, o0x7fb80a0d2c58, v0x600000005e60_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7cedd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cec60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000005c20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000005cb0_0 .net "d", 0 0, L_0x6000001230c0;  alias, 1 drivers
v0x600000005d40_0 .net "q", 0 0, v0x600000005e60_0;  alias, 1 drivers
v0x600000005dd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000005e60_0 .var "state", 0 0;
v0x600000005ef0_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cf140 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000006910_0 .net8 "Bitline1", 0 0, p0x7fb80a0d2f88;  1 drivers, strength-aware
v0x6000000069a0_0 .net8 "Bitline2", 0 0, p0x7fb80a0d2fb8;  1 drivers, strength-aware
v0x600000006a30_0 .net "D", 0 0, L_0x600000123160;  1 drivers
v0x600000006ac0_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000006b50_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000006be0_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d2fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000006c70_0 name=_ivl_0
o0x7fb80a0d3018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000006d00_0 name=_ivl_4
v0x600000006d90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000006e20_0 .net "dffOut", 0 0, v0x6000000067f0_0;  1 drivers
v0x600000006eb0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000122300 .functor MUXZ 1, o0x7fb80a0d2fe8, v0x6000000067f0_0, L_0x600000134fa0, C4<>;
L_0x6000001223a0 .functor MUXZ 1, o0x7fb80a0d3018, v0x6000000067f0_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7cf2b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cf140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000065b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000006640_0 .net "d", 0 0, L_0x600000123160;  alias, 1 drivers
v0x6000000066d0_0 .net "q", 0 0, v0x6000000067f0_0;  alias, 1 drivers
v0x600000006760_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000067f0_0 .var "state", 0 0;
v0x600000006880_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cf420 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000072a0_0 .net8 "Bitline1", 0 0, p0x7fb80a0d3348;  1 drivers, strength-aware
v0x600000007330_0 .net8 "Bitline2", 0 0, p0x7fb80a0d3378;  1 drivers, strength-aware
v0x6000000073c0_0 .net "D", 0 0, L_0x600000123200;  1 drivers
v0x600000007450_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x6000000074e0_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000007570_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d33a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000007600_0 name=_ivl_0
o0x7fb80a0d33d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000007690_0 name=_ivl_4
v0x600000007720_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000077b0_0 .net "dffOut", 0 0, v0x600000007180_0;  1 drivers
v0x600000007840_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000122440 .functor MUXZ 1, o0x7fb80a0d33a8, v0x600000007180_0, L_0x600000134fa0, C4<>;
L_0x6000001224e0 .functor MUXZ 1, o0x7fb80a0d33d8, v0x600000007180_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7cf590 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cf420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000006f40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000006fd0_0 .net "d", 0 0, L_0x600000123200;  alias, 1 drivers
v0x600000007060_0 .net "q", 0 0, v0x600000007180_0;  alias, 1 drivers
v0x6000000070f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000007180_0 .var "state", 0 0;
v0x600000007210_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cf700 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000007c30_0 .net8 "Bitline1", 0 0, p0x7fb80a0d3708;  1 drivers, strength-aware
v0x600000007cc0_0 .net8 "Bitline2", 0 0, p0x7fb80a0d3738;  1 drivers, strength-aware
v0x600000007d50_0 .net "D", 0 0, L_0x6000001232a0;  1 drivers
v0x600000007de0_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000007e70_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000007f00_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d3768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000018000_0 name=_ivl_0
o0x7fb80a0d3798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000018090_0 name=_ivl_4
v0x600000018120_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000181b0_0 .net "dffOut", 0 0, v0x600000007b10_0;  1 drivers
v0x600000018240_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000122580 .functor MUXZ 1, o0x7fb80a0d3768, v0x600000007b10_0, L_0x600000134fa0, C4<>;
L_0x600000122620 .functor MUXZ 1, o0x7fb80a0d3798, v0x600000007b10_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7cf870 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cf700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000078d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000007960_0 .net "d", 0 0, L_0x6000001232a0;  alias, 1 drivers
v0x6000000079f0_0 .net "q", 0 0, v0x600000007b10_0;  alias, 1 drivers
v0x600000007a80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000007b10_0 .var "state", 0 0;
v0x600000007ba0_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cf9e0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000018630_0 .net8 "Bitline1", 0 0, p0x7fb80a0d3ac8;  1 drivers, strength-aware
v0x6000000186c0_0 .net8 "Bitline2", 0 0, p0x7fb80a0d3af8;  1 drivers, strength-aware
v0x600000018750_0 .net "D", 0 0, L_0x600000123340;  1 drivers
v0x6000000187e0_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000018870_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000018900_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d3b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000018990_0 name=_ivl_0
o0x7fb80a0d3b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000018a20_0 name=_ivl_4
v0x600000018ab0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000018b40_0 .net "dffOut", 0 0, v0x600000018510_0;  1 drivers
v0x600000018bd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001226c0 .functor MUXZ 1, o0x7fb80a0d3b28, v0x600000018510_0, L_0x600000134fa0, C4<>;
L_0x600000122760 .functor MUXZ 1, o0x7fb80a0d3b58, v0x600000018510_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7cfb50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cf9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000182d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000018360_0 .net "d", 0 0, L_0x600000123340;  alias, 1 drivers
v0x6000000183f0_0 .net "q", 0 0, v0x600000018510_0;  alias, 1 drivers
v0x600000018480_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000018510_0 .var "state", 0 0;
v0x6000000185a0_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cfcc0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000018fc0_0 .net8 "Bitline1", 0 0, p0x7fb80a0d3e88;  1 drivers, strength-aware
v0x600000019050_0 .net8 "Bitline2", 0 0, p0x7fb80a0d3eb8;  1 drivers, strength-aware
v0x6000000190e0_0 .net "D", 0 0, L_0x6000001233e0;  1 drivers
v0x600000019170_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000019200_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000019290_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80a0d3ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000019320_0 name=_ivl_0
o0x7fb80a0d3f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000193b0_0 name=_ivl_4
v0x600000019440_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000194d0_0 .net "dffOut", 0 0, v0x600000018ea0_0;  1 drivers
v0x600000019560_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000122800 .functor MUXZ 1, o0x7fb80a0d3ee8, v0x600000018ea0_0, L_0x600000134fa0, C4<>;
L_0x6000001228a0 .functor MUXZ 1, o0x7fb80a0d3f18, v0x600000018ea0_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7cfe30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cfcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000018c60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000018cf0_0 .net "d", 0 0, L_0x6000001233e0;  alias, 1 drivers
v0x600000018d80_0 .net "q", 0 0, v0x600000018ea0_0;  alias, 1 drivers
v0x600000018e10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000018ea0_0 .var "state", 0 0;
v0x600000018f30_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cffa0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000019950_0 .net8 "Bitline1", 0 0, p0x7fb80aa00248;  1 drivers, strength-aware
v0x6000000199e0_0 .net8 "Bitline2", 0 0, p0x7fb80aa00278;  1 drivers, strength-aware
v0x600000019a70_0 .net "D", 0 0, L_0x600000123480;  1 drivers
v0x600000019b00_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x600000019b90_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000019c20_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80aa002a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000019cb0_0 name=_ivl_0
o0x7fb80aa002d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000019d40_0 name=_ivl_4
v0x600000019dd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000019e60_0 .net "dffOut", 0 0, v0x600000019830_0;  1 drivers
v0x600000019ef0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000122940 .functor MUXZ 1, o0x7fb80aa002a8, v0x600000019830_0, L_0x600000134fa0, C4<>;
L_0x6000001229e0 .functor MUXZ 1, o0x7fb80aa002d8, v0x600000019830_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7d0110 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7cffa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000195f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000019680_0 .net "d", 0 0, L_0x600000123480;  alias, 1 drivers
v0x600000019710_0 .net "q", 0 0, v0x600000019830_0;  alias, 1 drivers
v0x6000000197a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000019830_0 .var "state", 0 0;
v0x6000000198c0_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7d0280 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cbb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001a2e0_0 .net8 "Bitline1", 0 0, p0x7fb80aa00608;  1 drivers, strength-aware
v0x60000001a370_0 .net8 "Bitline2", 0 0, p0x7fb80aa00638;  1 drivers, strength-aware
v0x60000001a400_0 .net "D", 0 0, L_0x600000123520;  1 drivers
v0x60000001a490_0 .net "ReadEnable1", 0 0, L_0x600000134fa0;  alias, 1 drivers
v0x60000001a520_0 .net "ReadEnable2", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x60000001a5b0_0 .net "WriteEnable", 0 0, L_0x6000001345a0;  alias, 1 drivers
o0x7fb80aa00668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001a640_0 name=_ivl_0
o0x7fb80aa00698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001a6d0_0 name=_ivl_4
v0x60000001a760_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001a7f0_0 .net "dffOut", 0 0, v0x60000001a1c0_0;  1 drivers
v0x60000001a880_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000122a80 .functor MUXZ 1, o0x7fb80aa00668, v0x60000001a1c0_0, L_0x600000134fa0, C4<>;
L_0x600000122b20 .functor MUXZ 1, o0x7fb80aa00698, v0x60000001a1c0_0, L_0x6000001359a0, C4<>;
S_0x7fb80a7d03f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000019f80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001a010_0 .net "d", 0 0, L_0x600000123520;  alias, 1 drivers
v0x60000001a0a0_0 .net "q", 0 0, v0x60000001a1c0_0;  alias, 1 drivers
v0x60000001a130_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000001a1c0_0 .var "state", 0 0;
v0x60000001a250_0 .net "wen", 0 0, L_0x6000001345a0;  alias, 1 drivers
S_0x7fb80a7cef40 .scope module, "regArray[8]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000147e0_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x600000014870_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x600000014900_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x600000014990_0 .net "ReadEnable1", 0 0, L_0x600000135040;  1 drivers
v0x600000014a20_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  1 drivers
v0x600000014ab0_0 .net "WriteReg", 0 0, L_0x600000134640;  1 drivers
v0x600000014b40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000014bd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000124a00 .part L_0x600000131720, 0, 1;
L_0x600000124aa0 .part L_0x600000131720, 1, 1;
L_0x600000124b40 .part L_0x600000131720, 2, 1;
L_0x600000124be0 .part L_0x600000131720, 3, 1;
L_0x600000124c80 .part L_0x600000131720, 4, 1;
L_0x600000124d20 .part L_0x600000131720, 5, 1;
L_0x600000124dc0 .part L_0x600000131720, 6, 1;
L_0x600000124e60 .part L_0x600000131720, 7, 1;
L_0x600000124f00 .part L_0x600000131720, 8, 1;
L_0x600000124fa0 .part L_0x600000131720, 9, 1;
L_0x600000125040 .part L_0x600000131720, 10, 1;
L_0x6000001250e0 .part L_0x600000131720, 11, 1;
L_0x600000125180 .part L_0x600000131720, 12, 1;
L_0x600000125220 .part L_0x600000131720, 13, 1;
L_0x6000001252c0 .part L_0x600000131720, 14, 1;
L_0x600000125360 .part L_0x600000131720, 15, 1;
p0x7fb80aa00b78 .port I0x60000300f340, L_0x6000001235c0;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa00b78;
p0x7fb80aa00f98 .port I0x60000300f340, L_0x600000123700;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa00f98;
p0x7fb80aa01358 .port I0x60000300f340, L_0x600000123840;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa01358;
p0x7fb80aa01718 .port I0x60000300f340, L_0x600000123980;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa01718;
p0x7fb80aa01ad8 .port I0x60000300f340, L_0x600000123ac0;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa01ad8;
p0x7fb80aa01e98 .port I0x60000300f340, L_0x600000123c00;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa01e98;
p0x7fb80aa02258 .port I0x60000300f340, L_0x600000123d40;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa02258;
p0x7fb80aa02618 .port I0x60000300f340, L_0x600000123e80;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa02618;
p0x7fb80aa029d8 .port I0x60000300f340, L_0x600000124000;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa029d8;
p0x7fb80aa02d98 .port I0x60000300f340, L_0x600000124140;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa02d98;
p0x7fb80aa03158 .port I0x60000300f340, L_0x600000124280;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa03158;
p0x7fb80aa03518 .port I0x60000300f340, L_0x6000001243c0;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa03518;
p0x7fb80aa038d8 .port I0x60000300f340, L_0x600000124500;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa038d8;
p0x7fb80aa03c98 .port I0x60000300f340, L_0x600000124640;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa03c98;
p0x7fb80aa04058 .port I0x60000300f340, L_0x600000124780;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa04058;
p0x7fb80aa04418 .port I0x60000300f340, L_0x6000001248c0;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa04418;
p0x7fb80aa00ba8 .port I0x60000300bc00, L_0x600000123660;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa00ba8;
p0x7fb80aa00fc8 .port I0x60000300bc00, L_0x6000001237a0;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa00fc8;
p0x7fb80aa01388 .port I0x60000300bc00, L_0x6000001238e0;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa01388;
p0x7fb80aa01748 .port I0x60000300bc00, L_0x600000123a20;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa01748;
p0x7fb80aa01b08 .port I0x60000300bc00, L_0x600000123b60;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa01b08;
p0x7fb80aa01ec8 .port I0x60000300bc00, L_0x600000123ca0;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa01ec8;
p0x7fb80aa02288 .port I0x60000300bc00, L_0x600000123de0;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa02288;
p0x7fb80aa02648 .port I0x60000300bc00, L_0x600000123f20;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa02648;
p0x7fb80aa02a08 .port I0x60000300bc00, L_0x6000001240a0;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa02a08;
p0x7fb80aa02dc8 .port I0x60000300bc00, L_0x6000001241e0;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa02dc8;
p0x7fb80aa03188 .port I0x60000300bc00, L_0x600000124320;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa03188;
p0x7fb80aa03548 .port I0x60000300bc00, L_0x600000124460;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa03548;
p0x7fb80aa03908 .port I0x60000300bc00, L_0x6000001245a0;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa03908;
p0x7fb80aa03cc8 .port I0x60000300bc00, L_0x6000001246e0;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa03cc8;
p0x7fb80aa04088 .port I0x60000300bc00, L_0x600000124820;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa04088;
p0x7fb80aa04448 .port I0x60000300bc00, L_0x600000124960;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa04448;
S_0x7fb80a7d0960 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001b0f0_0 .net8 "Bitline1", 0 0, p0x7fb80aa00b78;  1 drivers, strength-aware
v0x60000001b180_0 .net8 "Bitline2", 0 0, p0x7fb80aa00ba8;  1 drivers, strength-aware
v0x60000001b210_0 .net "D", 0 0, L_0x600000124a00;  1 drivers
v0x60000001b2a0_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x60000001b330_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x60000001b3c0_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa00c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001b450_0 name=_ivl_0
o0x7fb80aa00c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001b4e0_0 name=_ivl_4
v0x60000001b570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001b600_0 .net "dffOut", 0 0, v0x60000001afd0_0;  1 drivers
v0x60000001b690_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001235c0 .functor MUXZ 1, o0x7fb80aa00c38, v0x60000001afd0_0, L_0x600000135040, C4<>;
L_0x600000123660 .functor MUXZ 1, o0x7fb80aa00c68, v0x60000001afd0_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d0ad0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d0960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001ad90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001ae20_0 .net "d", 0 0, L_0x600000124a00;  alias, 1 drivers
v0x60000001aeb0_0 .net "q", 0 0, v0x60000001afd0_0;  alias, 1 drivers
v0x60000001af40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000001afd0_0 .var "state", 0 0;
v0x60000001b060_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d0c40 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001ba80_0 .net8 "Bitline1", 0 0, p0x7fb80aa00f98;  1 drivers, strength-aware
v0x60000001bb10_0 .net8 "Bitline2", 0 0, p0x7fb80aa00fc8;  1 drivers, strength-aware
v0x60000001bba0_0 .net "D", 0 0, L_0x600000124aa0;  1 drivers
v0x60000001bc30_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x60000001bcc0_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x60000001bd50_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa00ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001bde0_0 name=_ivl_0
o0x7fb80aa01028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001be70_0 name=_ivl_4
v0x60000001bf00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001c000_0 .net "dffOut", 0 0, v0x60000001b960_0;  1 drivers
v0x60000001c090_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000123700 .functor MUXZ 1, o0x7fb80aa00ff8, v0x60000001b960_0, L_0x600000135040, C4<>;
L_0x6000001237a0 .functor MUXZ 1, o0x7fb80aa01028, v0x60000001b960_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d0db0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d0c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001b720_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001b7b0_0 .net "d", 0 0, L_0x600000124aa0;  alias, 1 drivers
v0x60000001b840_0 .net "q", 0 0, v0x60000001b960_0;  alias, 1 drivers
v0x60000001b8d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000001b960_0 .var "state", 0 0;
v0x60000001b9f0_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d0f20 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001c480_0 .net8 "Bitline1", 0 0, p0x7fb80aa01358;  1 drivers, strength-aware
v0x60000001c510_0 .net8 "Bitline2", 0 0, p0x7fb80aa01388;  1 drivers, strength-aware
v0x60000001c5a0_0 .net "D", 0 0, L_0x600000124b40;  1 drivers
v0x60000001c630_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x60000001c6c0_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x60000001c750_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa013b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001c7e0_0 name=_ivl_0
o0x7fb80aa013e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001c870_0 name=_ivl_4
v0x60000001c900_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001c990_0 .net "dffOut", 0 0, v0x60000001c360_0;  1 drivers
v0x60000001ca20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000123840 .functor MUXZ 1, o0x7fb80aa013b8, v0x60000001c360_0, L_0x600000135040, C4<>;
L_0x6000001238e0 .functor MUXZ 1, o0x7fb80aa013e8, v0x60000001c360_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d1090 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d0f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001c120_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001c1b0_0 .net "d", 0 0, L_0x600000124b40;  alias, 1 drivers
v0x60000001c240_0 .net "q", 0 0, v0x60000001c360_0;  alias, 1 drivers
v0x60000001c2d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000001c360_0 .var "state", 0 0;
v0x60000001c3f0_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d1200 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001ce10_0 .net8 "Bitline1", 0 0, p0x7fb80aa01718;  1 drivers, strength-aware
v0x60000001cea0_0 .net8 "Bitline2", 0 0, p0x7fb80aa01748;  1 drivers, strength-aware
v0x60000001cf30_0 .net "D", 0 0, L_0x600000124be0;  1 drivers
v0x60000001cfc0_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x60000001d050_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x60000001d0e0_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa01778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001d170_0 name=_ivl_0
o0x7fb80aa017a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001d200_0 name=_ivl_4
v0x60000001d290_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001d320_0 .net "dffOut", 0 0, v0x60000001ccf0_0;  1 drivers
v0x60000001d3b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000123980 .functor MUXZ 1, o0x7fb80aa01778, v0x60000001ccf0_0, L_0x600000135040, C4<>;
L_0x600000123a20 .functor MUXZ 1, o0x7fb80aa017a8, v0x60000001ccf0_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d1370 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d1200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001cab0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001cb40_0 .net "d", 0 0, L_0x600000124be0;  alias, 1 drivers
v0x60000001cbd0_0 .net "q", 0 0, v0x60000001ccf0_0;  alias, 1 drivers
v0x60000001cc60_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000001ccf0_0 .var "state", 0 0;
v0x60000001cd80_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d14e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001d7a0_0 .net8 "Bitline1", 0 0, p0x7fb80aa01ad8;  1 drivers, strength-aware
v0x60000001d830_0 .net8 "Bitline2", 0 0, p0x7fb80aa01b08;  1 drivers, strength-aware
v0x60000001d8c0_0 .net "D", 0 0, L_0x600000124c80;  1 drivers
v0x60000001d950_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x60000001d9e0_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x60000001da70_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa01b38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001db00_0 name=_ivl_0
o0x7fb80aa01b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001db90_0 name=_ivl_4
v0x60000001dc20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001dcb0_0 .net "dffOut", 0 0, v0x60000001d680_0;  1 drivers
v0x60000001dd40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000123ac0 .functor MUXZ 1, o0x7fb80aa01b38, v0x60000001d680_0, L_0x600000135040, C4<>;
L_0x600000123b60 .functor MUXZ 1, o0x7fb80aa01b68, v0x60000001d680_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d1650 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d14e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001d440_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001d4d0_0 .net "d", 0 0, L_0x600000124c80;  alias, 1 drivers
v0x60000001d560_0 .net "q", 0 0, v0x60000001d680_0;  alias, 1 drivers
v0x60000001d5f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000001d680_0 .var "state", 0 0;
v0x60000001d710_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d17c0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001e130_0 .net8 "Bitline1", 0 0, p0x7fb80aa01e98;  1 drivers, strength-aware
v0x60000001e1c0_0 .net8 "Bitline2", 0 0, p0x7fb80aa01ec8;  1 drivers, strength-aware
v0x60000001e250_0 .net "D", 0 0, L_0x600000124d20;  1 drivers
v0x60000001e2e0_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x60000001e370_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x60000001e400_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa01ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001e490_0 name=_ivl_0
o0x7fb80aa01f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001e520_0 name=_ivl_4
v0x60000001e5b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001e640_0 .net "dffOut", 0 0, v0x60000001e010_0;  1 drivers
v0x60000001e6d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000123c00 .functor MUXZ 1, o0x7fb80aa01ef8, v0x60000001e010_0, L_0x600000135040, C4<>;
L_0x600000123ca0 .functor MUXZ 1, o0x7fb80aa01f28, v0x60000001e010_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d1930 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d17c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001ddd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001de60_0 .net "d", 0 0, L_0x600000124d20;  alias, 1 drivers
v0x60000001def0_0 .net "q", 0 0, v0x60000001e010_0;  alias, 1 drivers
v0x60000001df80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000001e010_0 .var "state", 0 0;
v0x60000001e0a0_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d1aa0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001eac0_0 .net8 "Bitline1", 0 0, p0x7fb80aa02258;  1 drivers, strength-aware
v0x60000001eb50_0 .net8 "Bitline2", 0 0, p0x7fb80aa02288;  1 drivers, strength-aware
v0x60000001ebe0_0 .net "D", 0 0, L_0x600000124dc0;  1 drivers
v0x60000001ec70_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x60000001ed00_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x60000001ed90_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa022b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001ee20_0 name=_ivl_0
o0x7fb80aa022e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001eeb0_0 name=_ivl_4
v0x60000001ef40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001efd0_0 .net "dffOut", 0 0, v0x60000001e9a0_0;  1 drivers
v0x60000001f060_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000123d40 .functor MUXZ 1, o0x7fb80aa022b8, v0x60000001e9a0_0, L_0x600000135040, C4<>;
L_0x600000123de0 .functor MUXZ 1, o0x7fb80aa022e8, v0x60000001e9a0_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d1c10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d1aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001e760_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001e7f0_0 .net "d", 0 0, L_0x600000124dc0;  alias, 1 drivers
v0x60000001e880_0 .net "q", 0 0, v0x60000001e9a0_0;  alias, 1 drivers
v0x60000001e910_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000001e9a0_0 .var "state", 0 0;
v0x60000001ea30_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d1d80 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001f450_0 .net8 "Bitline1", 0 0, p0x7fb80aa02618;  1 drivers, strength-aware
v0x60000001f4e0_0 .net8 "Bitline2", 0 0, p0x7fb80aa02648;  1 drivers, strength-aware
v0x60000001f570_0 .net "D", 0 0, L_0x600000124e60;  1 drivers
v0x60000001f600_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x60000001f690_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x60000001f720_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa02678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001f7b0_0 name=_ivl_0
o0x7fb80aa026a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001f840_0 name=_ivl_4
v0x60000001f8d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001f960_0 .net "dffOut", 0 0, v0x60000001f330_0;  1 drivers
v0x60000001f9f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000123e80 .functor MUXZ 1, o0x7fb80aa02678, v0x60000001f330_0, L_0x600000135040, C4<>;
L_0x600000123f20 .functor MUXZ 1, o0x7fb80aa026a8, v0x60000001f330_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d1ef0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d1d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001f0f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001f180_0 .net "d", 0 0, L_0x600000124e60;  alias, 1 drivers
v0x60000001f210_0 .net "q", 0 0, v0x60000001f330_0;  alias, 1 drivers
v0x60000001f2a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000001f330_0 .var "state", 0 0;
v0x60000001f3c0_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d2060 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001fde0_0 .net8 "Bitline1", 0 0, p0x7fb80aa029d8;  1 drivers, strength-aware
v0x60000001fe70_0 .net8 "Bitline2", 0 0, p0x7fb80aa02a08;  1 drivers, strength-aware
v0x60000001ff00_0 .net "D", 0 0, L_0x600000124f00;  1 drivers
v0x600000010000_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x600000010090_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x600000010120_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa02a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000101b0_0 name=_ivl_0
o0x7fb80aa02a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000010240_0 name=_ivl_4
v0x6000000102d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000010360_0 .net "dffOut", 0 0, v0x60000001fcc0_0;  1 drivers
v0x6000000103f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000124000 .functor MUXZ 1, o0x7fb80aa02a38, v0x60000001fcc0_0, L_0x600000135040, C4<>;
L_0x6000001240a0 .functor MUXZ 1, o0x7fb80aa02a68, v0x60000001fcc0_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d21d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d2060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001fa80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000001fb10_0 .net "d", 0 0, L_0x600000124f00;  alias, 1 drivers
v0x60000001fba0_0 .net "q", 0 0, v0x60000001fcc0_0;  alias, 1 drivers
v0x60000001fc30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000001fcc0_0 .var "state", 0 0;
v0x60000001fd50_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d2540 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000107e0_0 .net8 "Bitline1", 0 0, p0x7fb80aa02d98;  1 drivers, strength-aware
v0x600000010870_0 .net8 "Bitline2", 0 0, p0x7fb80aa02dc8;  1 drivers, strength-aware
v0x600000010900_0 .net "D", 0 0, L_0x600000124fa0;  1 drivers
v0x600000010990_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x600000010a20_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x600000010ab0_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa02df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000010b40_0 name=_ivl_0
o0x7fb80aa02e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000010bd0_0 name=_ivl_4
v0x600000010c60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000010cf0_0 .net "dffOut", 0 0, v0x6000000106c0_0;  1 drivers
v0x600000010d80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000124140 .functor MUXZ 1, o0x7fb80aa02df8, v0x6000000106c0_0, L_0x600000135040, C4<>;
L_0x6000001241e0 .functor MUXZ 1, o0x7fb80aa02e28, v0x6000000106c0_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d26b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d2540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000010480_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000010510_0 .net "d", 0 0, L_0x600000124fa0;  alias, 1 drivers
v0x6000000105a0_0 .net "q", 0 0, v0x6000000106c0_0;  alias, 1 drivers
v0x600000010630_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000106c0_0 .var "state", 0 0;
v0x600000010750_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d2820 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000011170_0 .net8 "Bitline1", 0 0, p0x7fb80aa03158;  1 drivers, strength-aware
v0x600000011200_0 .net8 "Bitline2", 0 0, p0x7fb80aa03188;  1 drivers, strength-aware
v0x600000011290_0 .net "D", 0 0, L_0x600000125040;  1 drivers
v0x600000011320_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x6000000113b0_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x600000011440_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa031b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000114d0_0 name=_ivl_0
o0x7fb80aa031e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000011560_0 name=_ivl_4
v0x6000000115f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000011680_0 .net "dffOut", 0 0, v0x600000011050_0;  1 drivers
v0x600000011710_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000124280 .functor MUXZ 1, o0x7fb80aa031b8, v0x600000011050_0, L_0x600000135040, C4<>;
L_0x600000124320 .functor MUXZ 1, o0x7fb80aa031e8, v0x600000011050_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d2990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d2820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000010e10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000010ea0_0 .net "d", 0 0, L_0x600000125040;  alias, 1 drivers
v0x600000010f30_0 .net "q", 0 0, v0x600000011050_0;  alias, 1 drivers
v0x600000010fc0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000011050_0 .var "state", 0 0;
v0x6000000110e0_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d2b00 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000011b00_0 .net8 "Bitline1", 0 0, p0x7fb80aa03518;  1 drivers, strength-aware
v0x600000011b90_0 .net8 "Bitline2", 0 0, p0x7fb80aa03548;  1 drivers, strength-aware
v0x600000011c20_0 .net "D", 0 0, L_0x6000001250e0;  1 drivers
v0x600000011cb0_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x600000011d40_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x600000011dd0_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa03578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000011e60_0 name=_ivl_0
o0x7fb80aa035a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000011ef0_0 name=_ivl_4
v0x600000011f80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000012010_0 .net "dffOut", 0 0, v0x6000000119e0_0;  1 drivers
v0x6000000120a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001243c0 .functor MUXZ 1, o0x7fb80aa03578, v0x6000000119e0_0, L_0x600000135040, C4<>;
L_0x600000124460 .functor MUXZ 1, o0x7fb80aa035a8, v0x6000000119e0_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d2c70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d2b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000117a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000011830_0 .net "d", 0 0, L_0x6000001250e0;  alias, 1 drivers
v0x6000000118c0_0 .net "q", 0 0, v0x6000000119e0_0;  alias, 1 drivers
v0x600000011950_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000119e0_0 .var "state", 0 0;
v0x600000011a70_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d2de0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000012490_0 .net8 "Bitline1", 0 0, p0x7fb80aa038d8;  1 drivers, strength-aware
v0x600000012520_0 .net8 "Bitline2", 0 0, p0x7fb80aa03908;  1 drivers, strength-aware
v0x6000000125b0_0 .net "D", 0 0, L_0x600000125180;  1 drivers
v0x600000012640_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x6000000126d0_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x600000012760_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa03938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000127f0_0 name=_ivl_0
o0x7fb80aa03968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000012880_0 name=_ivl_4
v0x600000012910_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000129a0_0 .net "dffOut", 0 0, v0x600000012370_0;  1 drivers
v0x600000012a30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000124500 .functor MUXZ 1, o0x7fb80aa03938, v0x600000012370_0, L_0x600000135040, C4<>;
L_0x6000001245a0 .functor MUXZ 1, o0x7fb80aa03968, v0x600000012370_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d2f50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d2de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000012130_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000121c0_0 .net "d", 0 0, L_0x600000125180;  alias, 1 drivers
v0x600000012250_0 .net "q", 0 0, v0x600000012370_0;  alias, 1 drivers
v0x6000000122e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000012370_0 .var "state", 0 0;
v0x600000012400_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d30c0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000012e20_0 .net8 "Bitline1", 0 0, p0x7fb80aa03c98;  1 drivers, strength-aware
v0x600000012eb0_0 .net8 "Bitline2", 0 0, p0x7fb80aa03cc8;  1 drivers, strength-aware
v0x600000012f40_0 .net "D", 0 0, L_0x600000125220;  1 drivers
v0x600000012fd0_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x600000013060_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x6000000130f0_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa03cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000013180_0 name=_ivl_0
o0x7fb80aa03d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000013210_0 name=_ivl_4
v0x6000000132a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000013330_0 .net "dffOut", 0 0, v0x600000012d00_0;  1 drivers
v0x6000000133c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000124640 .functor MUXZ 1, o0x7fb80aa03cf8, v0x600000012d00_0, L_0x600000135040, C4<>;
L_0x6000001246e0 .functor MUXZ 1, o0x7fb80aa03d28, v0x600000012d00_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d3230 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d30c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000012ac0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000012b50_0 .net "d", 0 0, L_0x600000125220;  alias, 1 drivers
v0x600000012be0_0 .net "q", 0 0, v0x600000012d00_0;  alias, 1 drivers
v0x600000012c70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000012d00_0 .var "state", 0 0;
v0x600000012d90_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d33a0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000137b0_0 .net8 "Bitline1", 0 0, p0x7fb80aa04058;  1 drivers, strength-aware
v0x600000013840_0 .net8 "Bitline2", 0 0, p0x7fb80aa04088;  1 drivers, strength-aware
v0x6000000138d0_0 .net "D", 0 0, L_0x6000001252c0;  1 drivers
v0x600000013960_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x6000000139f0_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x600000013a80_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa040b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000013b10_0 name=_ivl_0
o0x7fb80aa040e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000013ba0_0 name=_ivl_4
v0x600000013c30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000013cc0_0 .net "dffOut", 0 0, v0x600000013690_0;  1 drivers
v0x600000013d50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000124780 .functor MUXZ 1, o0x7fb80aa040b8, v0x600000013690_0, L_0x600000135040, C4<>;
L_0x600000124820 .functor MUXZ 1, o0x7fb80aa040e8, v0x600000013690_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d3510 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d33a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000013450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000134e0_0 .net "d", 0 0, L_0x6000001252c0;  alias, 1 drivers
v0x600000013570_0 .net "q", 0 0, v0x600000013690_0;  alias, 1 drivers
v0x600000013600_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000013690_0 .var "state", 0 0;
v0x600000013720_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d3680 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7cef40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000141b0_0 .net8 "Bitline1", 0 0, p0x7fb80aa04418;  1 drivers, strength-aware
v0x600000014240_0 .net8 "Bitline2", 0 0, p0x7fb80aa04448;  1 drivers, strength-aware
v0x6000000142d0_0 .net "D", 0 0, L_0x600000125360;  1 drivers
v0x600000014360_0 .net "ReadEnable1", 0 0, L_0x600000135040;  alias, 1 drivers
v0x6000000143f0_0 .net "ReadEnable2", 0 0, L_0x600000135a40;  alias, 1 drivers
v0x600000014480_0 .net "WriteEnable", 0 0, L_0x600000134640;  alias, 1 drivers
o0x7fb80aa04478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000014510_0 name=_ivl_0
o0x7fb80aa044a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000145a0_0 name=_ivl_4
v0x600000014630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000146c0_0 .net "dffOut", 0 0, v0x600000014090_0;  1 drivers
v0x600000014750_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001248c0 .functor MUXZ 1, o0x7fb80aa04478, v0x600000014090_0, L_0x600000135040, C4<>;
L_0x600000124960 .functor MUXZ 1, o0x7fb80aa044a8, v0x600000014090_0, L_0x600000135a40, C4<>;
S_0x7fb80a7d37f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d3680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000013de0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000013e70_0 .net "d", 0 0, L_0x600000125360;  alias, 1 drivers
v0x600000013f00_0 .net "q", 0 0, v0x600000014090_0;  alias, 1 drivers
v0x600000014000_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000014090_0 .var "state", 0 0;
v0x600000014120_0 .net "wen", 0 0, L_0x600000134640;  alias, 1 drivers
S_0x7fb80a7d2340 .scope module, "regArray[9]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000002e640_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x60000002e6d0_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x60000002e760_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x60000002e7f0_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  1 drivers
v0x60000002e880_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  1 drivers
v0x60000002e910_0 .net "WriteReg", 0 0, L_0x6000001346e0;  1 drivers
v0x60000002e9a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002ea30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000126800 .part L_0x600000131720, 0, 1;
L_0x6000001268a0 .part L_0x600000131720, 1, 1;
L_0x600000126940 .part L_0x600000131720, 2, 1;
L_0x6000001269e0 .part L_0x600000131720, 3, 1;
L_0x600000126a80 .part L_0x600000131720, 4, 1;
L_0x600000126b20 .part L_0x600000131720, 5, 1;
L_0x600000126bc0 .part L_0x600000131720, 6, 1;
L_0x600000126c60 .part L_0x600000131720, 7, 1;
L_0x600000126d00 .part L_0x600000131720, 8, 1;
L_0x600000126da0 .part L_0x600000131720, 9, 1;
L_0x600000126e40 .part L_0x600000131720, 10, 1;
L_0x600000126ee0 .part L_0x600000131720, 11, 1;
L_0x600000126f80 .part L_0x600000131720, 12, 1;
L_0x600000127020 .part L_0x600000131720, 13, 1;
L_0x6000001270c0 .part L_0x600000131720, 14, 1;
L_0x600000127160 .part L_0x600000131720, 15, 1;
p0x7fb80aa04988 .port I0x60000300f340, L_0x600000125400;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa04988;
p0x7fb80aa04da8 .port I0x60000300f340, L_0x600000125540;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa04da8;
p0x7fb80aa05168 .port I0x60000300f340, L_0x600000125680;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa05168;
p0x7fb80aa05528 .port I0x60000300f340, L_0x6000001257c0;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa05528;
p0x7fb80aa058e8 .port I0x60000300f340, L_0x600000125900;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa058e8;
p0x7fb80aa05ca8 .port I0x60000300f340, L_0x600000125a40;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa05ca8;
p0x7fb80aa06068 .port I0x60000300f340, L_0x600000125b80;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa06068;
p0x7fb80aa06428 .port I0x60000300f340, L_0x600000125cc0;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa06428;
p0x7fb80aa067e8 .port I0x60000300f340, L_0x600000125e00;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa067e8;
p0x7fb80aa06ba8 .port I0x60000300f340, L_0x600000125f40;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa06ba8;
p0x7fb80aa06f68 .port I0x60000300f340, L_0x600000126080;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa06f68;
p0x7fb80aa07328 .port I0x60000300f340, L_0x6000001261c0;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa07328;
p0x7fb80aa076e8 .port I0x60000300f340, L_0x600000126300;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa076e8;
p0x7fb80aa07aa8 .port I0x60000300f340, L_0x600000126440;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa07aa8;
p0x7fb80aa07e68 .port I0x60000300f340, L_0x600000126580;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa07e68;
p0x7fb80aa08228 .port I0x60000300f340, L_0x6000001266c0;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa08228;
p0x7fb80aa049b8 .port I0x60000300bc00, L_0x6000001254a0;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa049b8;
p0x7fb80aa04dd8 .port I0x60000300bc00, L_0x6000001255e0;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa04dd8;
p0x7fb80aa05198 .port I0x60000300bc00, L_0x600000125720;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa05198;
p0x7fb80aa05558 .port I0x60000300bc00, L_0x600000125860;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa05558;
p0x7fb80aa05918 .port I0x60000300bc00, L_0x6000001259a0;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa05918;
p0x7fb80aa05cd8 .port I0x60000300bc00, L_0x600000125ae0;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa05cd8;
p0x7fb80aa06098 .port I0x60000300bc00, L_0x600000125c20;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa06098;
p0x7fb80aa06458 .port I0x60000300bc00, L_0x600000125d60;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa06458;
p0x7fb80aa06818 .port I0x60000300bc00, L_0x600000125ea0;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa06818;
p0x7fb80aa06bd8 .port I0x60000300bc00, L_0x600000125fe0;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa06bd8;
p0x7fb80aa06f98 .port I0x60000300bc00, L_0x600000126120;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa06f98;
p0x7fb80aa07358 .port I0x60000300bc00, L_0x600000126260;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa07358;
p0x7fb80aa07718 .port I0x60000300bc00, L_0x6000001263a0;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa07718;
p0x7fb80aa07ad8 .port I0x60000300bc00, L_0x6000001264e0;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa07ad8;
p0x7fb80aa07e98 .port I0x60000300bc00, L_0x600000126620;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa07e98;
p0x7fb80aa08258 .port I0x60000300bc00, L_0x600000126760;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa08258;
S_0x7fb80a7d3d60 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000014fc0_0 .net8 "Bitline1", 0 0, p0x7fb80aa04988;  1 drivers, strength-aware
v0x600000015050_0 .net8 "Bitline2", 0 0, p0x7fb80aa049b8;  1 drivers, strength-aware
v0x6000000150e0_0 .net "D", 0 0, L_0x600000126800;  1 drivers
v0x600000015170_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x600000015200_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x600000015290_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa04a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000015320_0 name=_ivl_0
o0x7fb80aa04a78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000153b0_0 name=_ivl_4
v0x600000015440_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000154d0_0 .net "dffOut", 0 0, v0x600000014ea0_0;  1 drivers
v0x600000015560_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000125400 .functor MUXZ 1, o0x7fb80aa04a48, v0x600000014ea0_0, L_0x6000001350e0, C4<>;
L_0x6000001254a0 .functor MUXZ 1, o0x7fb80aa04a78, v0x600000014ea0_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d3ed0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d3d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000014c60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000014cf0_0 .net "d", 0 0, L_0x600000126800;  alias, 1 drivers
v0x600000014d80_0 .net "q", 0 0, v0x600000014ea0_0;  alias, 1 drivers
v0x600000014e10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000014ea0_0 .var "state", 0 0;
v0x600000014f30_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d4040 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000015950_0 .net8 "Bitline1", 0 0, p0x7fb80aa04da8;  1 drivers, strength-aware
v0x6000000159e0_0 .net8 "Bitline2", 0 0, p0x7fb80aa04dd8;  1 drivers, strength-aware
v0x600000015a70_0 .net "D", 0 0, L_0x6000001268a0;  1 drivers
v0x600000015b00_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x600000015b90_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x600000015c20_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa04e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000015cb0_0 name=_ivl_0
o0x7fb80aa04e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000015d40_0 name=_ivl_4
v0x600000015dd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000015e60_0 .net "dffOut", 0 0, v0x600000015830_0;  1 drivers
v0x600000015ef0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000125540 .functor MUXZ 1, o0x7fb80aa04e08, v0x600000015830_0, L_0x6000001350e0, C4<>;
L_0x6000001255e0 .functor MUXZ 1, o0x7fb80aa04e38, v0x600000015830_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d41b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d4040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000155f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000015680_0 .net "d", 0 0, L_0x6000001268a0;  alias, 1 drivers
v0x600000015710_0 .net "q", 0 0, v0x600000015830_0;  alias, 1 drivers
v0x6000000157a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000015830_0 .var "state", 0 0;
v0x6000000158c0_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d4320 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000162e0_0 .net8 "Bitline1", 0 0, p0x7fb80aa05168;  1 drivers, strength-aware
v0x600000016370_0 .net8 "Bitline2", 0 0, p0x7fb80aa05198;  1 drivers, strength-aware
v0x600000016400_0 .net "D", 0 0, L_0x600000126940;  1 drivers
v0x600000016490_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x600000016520_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x6000000165b0_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa051c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000016640_0 name=_ivl_0
o0x7fb80aa051f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000166d0_0 name=_ivl_4
v0x600000016760_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000167f0_0 .net "dffOut", 0 0, v0x6000000161c0_0;  1 drivers
v0x600000016880_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000125680 .functor MUXZ 1, o0x7fb80aa051c8, v0x6000000161c0_0, L_0x6000001350e0, C4<>;
L_0x600000125720 .functor MUXZ 1, o0x7fb80aa051f8, v0x6000000161c0_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d4490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d4320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000015f80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000016010_0 .net "d", 0 0, L_0x600000126940;  alias, 1 drivers
v0x6000000160a0_0 .net "q", 0 0, v0x6000000161c0_0;  alias, 1 drivers
v0x600000016130_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000161c0_0 .var "state", 0 0;
v0x600000016250_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d4600 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000016c70_0 .net8 "Bitline1", 0 0, p0x7fb80aa05528;  1 drivers, strength-aware
v0x600000016d00_0 .net8 "Bitline2", 0 0, p0x7fb80aa05558;  1 drivers, strength-aware
v0x600000016d90_0 .net "D", 0 0, L_0x6000001269e0;  1 drivers
v0x600000016e20_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x600000016eb0_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x600000016f40_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa05588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000016fd0_0 name=_ivl_0
o0x7fb80aa055b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000017060_0 name=_ivl_4
v0x6000000170f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000017180_0 .net "dffOut", 0 0, v0x600000016b50_0;  1 drivers
v0x600000017210_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001257c0 .functor MUXZ 1, o0x7fb80aa05588, v0x600000016b50_0, L_0x6000001350e0, C4<>;
L_0x600000125860 .functor MUXZ 1, o0x7fb80aa055b8, v0x600000016b50_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d4770 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d4600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000016910_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000169a0_0 .net "d", 0 0, L_0x6000001269e0;  alias, 1 drivers
v0x600000016a30_0 .net "q", 0 0, v0x600000016b50_0;  alias, 1 drivers
v0x600000016ac0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000016b50_0 .var "state", 0 0;
v0x600000016be0_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d48e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000017600_0 .net8 "Bitline1", 0 0, p0x7fb80aa058e8;  1 drivers, strength-aware
v0x600000017690_0 .net8 "Bitline2", 0 0, p0x7fb80aa05918;  1 drivers, strength-aware
v0x600000017720_0 .net "D", 0 0, L_0x600000126a80;  1 drivers
v0x6000000177b0_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x600000017840_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x6000000178d0_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa05948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000017960_0 name=_ivl_0
o0x7fb80aa05978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000179f0_0 name=_ivl_4
v0x600000017a80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000017b10_0 .net "dffOut", 0 0, v0x6000000174e0_0;  1 drivers
v0x600000017ba0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000125900 .functor MUXZ 1, o0x7fb80aa05948, v0x6000000174e0_0, L_0x6000001350e0, C4<>;
L_0x6000001259a0 .functor MUXZ 1, o0x7fb80aa05978, v0x6000000174e0_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d4a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d48e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000172a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000017330_0 .net "d", 0 0, L_0x600000126a80;  alias, 1 drivers
v0x6000000173c0_0 .net "q", 0 0, v0x6000000174e0_0;  alias, 1 drivers
v0x600000017450_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000174e0_0 .var "state", 0 0;
v0x600000017570_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d4bc0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000028000_0 .net8 "Bitline1", 0 0, p0x7fb80aa05ca8;  1 drivers, strength-aware
v0x600000028090_0 .net8 "Bitline2", 0 0, p0x7fb80aa05cd8;  1 drivers, strength-aware
v0x600000028120_0 .net "D", 0 0, L_0x600000126b20;  1 drivers
v0x6000000281b0_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x600000028240_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x6000000282d0_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa05d08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000028360_0 name=_ivl_0
o0x7fb80aa05d38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000283f0_0 name=_ivl_4
v0x600000028480_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000028510_0 .net "dffOut", 0 0, v0x600000017e70_0;  1 drivers
v0x6000000285a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000125a40 .functor MUXZ 1, o0x7fb80aa05d08, v0x600000017e70_0, L_0x6000001350e0, C4<>;
L_0x600000125ae0 .functor MUXZ 1, o0x7fb80aa05d38, v0x600000017e70_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d4d30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d4bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000017c30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000017cc0_0 .net "d", 0 0, L_0x600000126b20;  alias, 1 drivers
v0x600000017d50_0 .net "q", 0 0, v0x600000017e70_0;  alias, 1 drivers
v0x600000017de0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000017e70_0 .var "state", 0 0;
v0x600000017f00_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d4ea0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000028990_0 .net8 "Bitline1", 0 0, p0x7fb80aa06068;  1 drivers, strength-aware
v0x600000028a20_0 .net8 "Bitline2", 0 0, p0x7fb80aa06098;  1 drivers, strength-aware
v0x600000028ab0_0 .net "D", 0 0, L_0x600000126bc0;  1 drivers
v0x600000028b40_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x600000028bd0_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x600000028c60_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa060c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000028cf0_0 name=_ivl_0
o0x7fb80aa060f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000028d80_0 name=_ivl_4
v0x600000028e10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000028ea0_0 .net "dffOut", 0 0, v0x600000028870_0;  1 drivers
v0x600000028f30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000125b80 .functor MUXZ 1, o0x7fb80aa060c8, v0x600000028870_0, L_0x6000001350e0, C4<>;
L_0x600000125c20 .functor MUXZ 1, o0x7fb80aa060f8, v0x600000028870_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d5010 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d4ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000028630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000286c0_0 .net "d", 0 0, L_0x600000126bc0;  alias, 1 drivers
v0x600000028750_0 .net "q", 0 0, v0x600000028870_0;  alias, 1 drivers
v0x6000000287e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000028870_0 .var "state", 0 0;
v0x600000028900_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d5180 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000029320_0 .net8 "Bitline1", 0 0, p0x7fb80aa06428;  1 drivers, strength-aware
v0x6000000293b0_0 .net8 "Bitline2", 0 0, p0x7fb80aa06458;  1 drivers, strength-aware
v0x600000029440_0 .net "D", 0 0, L_0x600000126c60;  1 drivers
v0x6000000294d0_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x600000029560_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x6000000295f0_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa06488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000029680_0 name=_ivl_0
o0x7fb80aa064b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000029710_0 name=_ivl_4
v0x6000000297a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000029830_0 .net "dffOut", 0 0, v0x600000029200_0;  1 drivers
v0x6000000298c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000125cc0 .functor MUXZ 1, o0x7fb80aa06488, v0x600000029200_0, L_0x6000001350e0, C4<>;
L_0x600000125d60 .functor MUXZ 1, o0x7fb80aa064b8, v0x600000029200_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d52f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d5180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000028fc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000029050_0 .net "d", 0 0, L_0x600000126c60;  alias, 1 drivers
v0x6000000290e0_0 .net "q", 0 0, v0x600000029200_0;  alias, 1 drivers
v0x600000029170_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000029200_0 .var "state", 0 0;
v0x600000029290_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d5460 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000029cb0_0 .net8 "Bitline1", 0 0, p0x7fb80aa067e8;  1 drivers, strength-aware
v0x600000029d40_0 .net8 "Bitline2", 0 0, p0x7fb80aa06818;  1 drivers, strength-aware
v0x600000029dd0_0 .net "D", 0 0, L_0x600000126d00;  1 drivers
v0x600000029e60_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x600000029ef0_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x600000029f80_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa06848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002a010_0 name=_ivl_0
o0x7fb80aa06878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002a0a0_0 name=_ivl_4
v0x60000002a130_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002a1c0_0 .net "dffOut", 0 0, v0x600000029b90_0;  1 drivers
v0x60000002a250_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000125e00 .functor MUXZ 1, o0x7fb80aa06848, v0x600000029b90_0, L_0x6000001350e0, C4<>;
L_0x600000125ea0 .functor MUXZ 1, o0x7fb80aa06878, v0x600000029b90_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d55d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d5460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000029950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000299e0_0 .net "d", 0 0, L_0x600000126d00;  alias, 1 drivers
v0x600000029a70_0 .net "q", 0 0, v0x600000029b90_0;  alias, 1 drivers
v0x600000029b00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000029b90_0 .var "state", 0 0;
v0x600000029c20_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d5940 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002a640_0 .net8 "Bitline1", 0 0, p0x7fb80aa06ba8;  1 drivers, strength-aware
v0x60000002a6d0_0 .net8 "Bitline2", 0 0, p0x7fb80aa06bd8;  1 drivers, strength-aware
v0x60000002a760_0 .net "D", 0 0, L_0x600000126da0;  1 drivers
v0x60000002a7f0_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x60000002a880_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x60000002a910_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa06c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002a9a0_0 name=_ivl_0
o0x7fb80aa06c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002aa30_0 name=_ivl_4
v0x60000002aac0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002ab50_0 .net "dffOut", 0 0, v0x60000002a520_0;  1 drivers
v0x60000002abe0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000125f40 .functor MUXZ 1, o0x7fb80aa06c08, v0x60000002a520_0, L_0x6000001350e0, C4<>;
L_0x600000125fe0 .functor MUXZ 1, o0x7fb80aa06c38, v0x60000002a520_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d5ab0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d5940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002a2e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002a370_0 .net "d", 0 0, L_0x600000126da0;  alias, 1 drivers
v0x60000002a400_0 .net "q", 0 0, v0x60000002a520_0;  alias, 1 drivers
v0x60000002a490_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000002a520_0 .var "state", 0 0;
v0x60000002a5b0_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d5c20 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002afd0_0 .net8 "Bitline1", 0 0, p0x7fb80aa06f68;  1 drivers, strength-aware
v0x60000002b060_0 .net8 "Bitline2", 0 0, p0x7fb80aa06f98;  1 drivers, strength-aware
v0x60000002b0f0_0 .net "D", 0 0, L_0x600000126e40;  1 drivers
v0x60000002b180_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x60000002b210_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x60000002b2a0_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa06fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002b330_0 name=_ivl_0
o0x7fb80aa06ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002b3c0_0 name=_ivl_4
v0x60000002b450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002b4e0_0 .net "dffOut", 0 0, v0x60000002aeb0_0;  1 drivers
v0x60000002b570_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000126080 .functor MUXZ 1, o0x7fb80aa06fc8, v0x60000002aeb0_0, L_0x6000001350e0, C4<>;
L_0x600000126120 .functor MUXZ 1, o0x7fb80aa06ff8, v0x60000002aeb0_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d5d90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d5c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002ac70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002ad00_0 .net "d", 0 0, L_0x600000126e40;  alias, 1 drivers
v0x60000002ad90_0 .net "q", 0 0, v0x60000002aeb0_0;  alias, 1 drivers
v0x60000002ae20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000002aeb0_0 .var "state", 0 0;
v0x60000002af40_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d5f00 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002b960_0 .net8 "Bitline1", 0 0, p0x7fb80aa07328;  1 drivers, strength-aware
v0x60000002b9f0_0 .net8 "Bitline2", 0 0, p0x7fb80aa07358;  1 drivers, strength-aware
v0x60000002ba80_0 .net "D", 0 0, L_0x600000126ee0;  1 drivers
v0x60000002bb10_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x60000002bba0_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x60000002bc30_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa07388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002bcc0_0 name=_ivl_0
o0x7fb80aa073b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002bd50_0 name=_ivl_4
v0x60000002bde0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002be70_0 .net "dffOut", 0 0, v0x60000002b840_0;  1 drivers
v0x60000002bf00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001261c0 .functor MUXZ 1, o0x7fb80aa07388, v0x60000002b840_0, L_0x6000001350e0, C4<>;
L_0x600000126260 .functor MUXZ 1, o0x7fb80aa073b8, v0x60000002b840_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d6070 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002b600_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002b690_0 .net "d", 0 0, L_0x600000126ee0;  alias, 1 drivers
v0x60000002b720_0 .net "q", 0 0, v0x60000002b840_0;  alias, 1 drivers
v0x60000002b7b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000002b840_0 .var "state", 0 0;
v0x60000002b8d0_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d61e0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002c360_0 .net8 "Bitline1", 0 0, p0x7fb80aa076e8;  1 drivers, strength-aware
v0x60000002c3f0_0 .net8 "Bitline2", 0 0, p0x7fb80aa07718;  1 drivers, strength-aware
v0x60000002c480_0 .net "D", 0 0, L_0x600000126f80;  1 drivers
v0x60000002c510_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x60000002c5a0_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x60000002c630_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa07748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002c6c0_0 name=_ivl_0
o0x7fb80aa07778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002c750_0 name=_ivl_4
v0x60000002c7e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002c870_0 .net "dffOut", 0 0, v0x60000002c240_0;  1 drivers
v0x60000002c900_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000126300 .functor MUXZ 1, o0x7fb80aa07748, v0x60000002c240_0, L_0x6000001350e0, C4<>;
L_0x6000001263a0 .functor MUXZ 1, o0x7fb80aa07778, v0x60000002c240_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d6350 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d61e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002c000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002c090_0 .net "d", 0 0, L_0x600000126f80;  alias, 1 drivers
v0x60000002c120_0 .net "q", 0 0, v0x60000002c240_0;  alias, 1 drivers
v0x60000002c1b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000002c240_0 .var "state", 0 0;
v0x60000002c2d0_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d64c0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002ccf0_0 .net8 "Bitline1", 0 0, p0x7fb80aa07aa8;  1 drivers, strength-aware
v0x60000002cd80_0 .net8 "Bitline2", 0 0, p0x7fb80aa07ad8;  1 drivers, strength-aware
v0x60000002ce10_0 .net "D", 0 0, L_0x600000127020;  1 drivers
v0x60000002cea0_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x60000002cf30_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x60000002cfc0_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa07b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002d050_0 name=_ivl_0
o0x7fb80aa07b38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002d0e0_0 name=_ivl_4
v0x60000002d170_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002d200_0 .net "dffOut", 0 0, v0x60000002cbd0_0;  1 drivers
v0x60000002d290_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000126440 .functor MUXZ 1, o0x7fb80aa07b08, v0x60000002cbd0_0, L_0x6000001350e0, C4<>;
L_0x6000001264e0 .functor MUXZ 1, o0x7fb80aa07b38, v0x60000002cbd0_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d6630 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d64c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002c990_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002ca20_0 .net "d", 0 0, L_0x600000127020;  alias, 1 drivers
v0x60000002cab0_0 .net "q", 0 0, v0x60000002cbd0_0;  alias, 1 drivers
v0x60000002cb40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000002cbd0_0 .var "state", 0 0;
v0x60000002cc60_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d67a0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002d680_0 .net8 "Bitline1", 0 0, p0x7fb80aa07e68;  1 drivers, strength-aware
v0x60000002d710_0 .net8 "Bitline2", 0 0, p0x7fb80aa07e98;  1 drivers, strength-aware
v0x60000002d7a0_0 .net "D", 0 0, L_0x6000001270c0;  1 drivers
v0x60000002d830_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x60000002d8c0_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x60000002d950_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa07ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002d9e0_0 name=_ivl_0
o0x7fb80aa07ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002da70_0 name=_ivl_4
v0x60000002db00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002db90_0 .net "dffOut", 0 0, v0x60000002d560_0;  1 drivers
v0x60000002dc20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000126580 .functor MUXZ 1, o0x7fb80aa07ec8, v0x60000002d560_0, L_0x6000001350e0, C4<>;
L_0x600000126620 .functor MUXZ 1, o0x7fb80aa07ef8, v0x60000002d560_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d6910 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d67a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002d320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002d3b0_0 .net "d", 0 0, L_0x6000001270c0;  alias, 1 drivers
v0x60000002d440_0 .net "q", 0 0, v0x60000002d560_0;  alias, 1 drivers
v0x60000002d4d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000002d560_0 .var "state", 0 0;
v0x60000002d5f0_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d6a80 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002e010_0 .net8 "Bitline1", 0 0, p0x7fb80aa08228;  1 drivers, strength-aware
v0x60000002e0a0_0 .net8 "Bitline2", 0 0, p0x7fb80aa08258;  1 drivers, strength-aware
v0x60000002e130_0 .net "D", 0 0, L_0x600000127160;  1 drivers
v0x60000002e1c0_0 .net "ReadEnable1", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x60000002e250_0 .net "ReadEnable2", 0 0, L_0x600000135ae0;  alias, 1 drivers
v0x60000002e2e0_0 .net "WriteEnable", 0 0, L_0x6000001346e0;  alias, 1 drivers
o0x7fb80aa08288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002e370_0 name=_ivl_0
o0x7fb80aa082b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002e400_0 name=_ivl_4
v0x60000002e490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002e520_0 .net "dffOut", 0 0, v0x60000002def0_0;  1 drivers
v0x60000002e5b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001266c0 .functor MUXZ 1, o0x7fb80aa08288, v0x60000002def0_0, L_0x6000001350e0, C4<>;
L_0x600000126760 .functor MUXZ 1, o0x7fb80aa082b8, v0x60000002def0_0, L_0x600000135ae0, C4<>;
S_0x7fb80a7d6bf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d6a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002dcb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002dd40_0 .net "d", 0 0, L_0x600000127160;  alias, 1 drivers
v0x60000002ddd0_0 .net "q", 0 0, v0x60000002def0_0;  alias, 1 drivers
v0x60000002de60_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000002def0_0 .var "state", 0 0;
v0x60000002df80_0 .net "wen", 0 0, L_0x6000001346e0;  alias, 1 drivers
S_0x7fb80a7d5740 .scope module, "regArray[10]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000038510_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x6000000385a0_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x600000038630_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x6000000386c0_0 .net "ReadEnable1", 0 0, L_0x600000135180;  1 drivers
v0x600000038750_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  1 drivers
v0x6000000387e0_0 .net "WriteReg", 0 0, L_0x600000134780;  1 drivers
v0x600000038870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000038900_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000138640 .part L_0x600000131720, 0, 1;
L_0x6000001386e0 .part L_0x600000131720, 1, 1;
L_0x600000138780 .part L_0x600000131720, 2, 1;
L_0x600000138820 .part L_0x600000131720, 3, 1;
L_0x6000001388c0 .part L_0x600000131720, 4, 1;
L_0x600000138960 .part L_0x600000131720, 5, 1;
L_0x600000138a00 .part L_0x600000131720, 6, 1;
L_0x600000138aa0 .part L_0x600000131720, 7, 1;
L_0x600000138b40 .part L_0x600000131720, 8, 1;
L_0x600000138be0 .part L_0x600000131720, 9, 1;
L_0x600000138c80 .part L_0x600000131720, 10, 1;
L_0x600000138d20 .part L_0x600000131720, 11, 1;
L_0x600000138dc0 .part L_0x600000131720, 12, 1;
L_0x600000138e60 .part L_0x600000131720, 13, 1;
L_0x600000138f00 .part L_0x600000131720, 14, 1;
L_0x600000138fa0 .part L_0x600000131720, 15, 1;
p0x7fb80aa08798 .port I0x60000300f340, L_0x600000127200;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa08798;
p0x7fb80aa08bb8 .port I0x60000300f340, L_0x600000127340;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa08bb8;
p0x7fb80aa08f78 .port I0x60000300f340, L_0x600000127480;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa08f78;
p0x7fb80aa09338 .port I0x60000300f340, L_0x6000001275c0;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa09338;
p0x7fb80aa096f8 .port I0x60000300f340, L_0x600000127700;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa096f8;
p0x7fb80aa09ab8 .port I0x60000300f340, L_0x600000127840;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa09ab8;
p0x7fb80aa09e78 .port I0x60000300f340, L_0x600000127980;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa09e78;
p0x7fb80aa0a238 .port I0x60000300f340, L_0x600000127ac0;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0a238;
p0x7fb80aa0a5f8 .port I0x60000300f340, L_0x600000127c00;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0a5f8;
p0x7fb80aa0a9b8 .port I0x60000300f340, L_0x600000127d40;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0a9b8;
p0x7fb80aa0ad78 .port I0x60000300f340, L_0x600000127e80;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0ad78;
p0x7fb80aa0b138 .port I0x60000300f340, L_0x600000138000;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0b138;
p0x7fb80aa0b4f8 .port I0x60000300f340, L_0x600000138140;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0b4f8;
p0x7fb80aa0b8b8 .port I0x60000300f340, L_0x600000138280;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0b8b8;
p0x7fb80aa0bc78 .port I0x60000300f340, L_0x6000001383c0;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0bc78;
p0x7fb80aa0c038 .port I0x60000300f340, L_0x600000138500;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0c038;
p0x7fb80aa087c8 .port I0x60000300bc00, L_0x6000001272a0;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa087c8;
p0x7fb80aa08be8 .port I0x60000300bc00, L_0x6000001273e0;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa08be8;
p0x7fb80aa08fa8 .port I0x60000300bc00, L_0x600000127520;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa08fa8;
p0x7fb80aa09368 .port I0x60000300bc00, L_0x600000127660;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa09368;
p0x7fb80aa09728 .port I0x60000300bc00, L_0x6000001277a0;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa09728;
p0x7fb80aa09ae8 .port I0x60000300bc00, L_0x6000001278e0;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa09ae8;
p0x7fb80aa09ea8 .port I0x60000300bc00, L_0x600000127a20;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa09ea8;
p0x7fb80aa0a268 .port I0x60000300bc00, L_0x600000127b60;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0a268;
p0x7fb80aa0a628 .port I0x60000300bc00, L_0x600000127ca0;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0a628;
p0x7fb80aa0a9e8 .port I0x60000300bc00, L_0x600000127de0;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0a9e8;
p0x7fb80aa0ada8 .port I0x60000300bc00, L_0x600000127f20;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0ada8;
p0x7fb80aa0b168 .port I0x60000300bc00, L_0x6000001380a0;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0b168;
p0x7fb80aa0b528 .port I0x60000300bc00, L_0x6000001381e0;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0b528;
p0x7fb80aa0b8e8 .port I0x60000300bc00, L_0x600000138320;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0b8e8;
p0x7fb80aa0bca8 .port I0x60000300bc00, L_0x600000138460;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0bca8;
p0x7fb80aa0c068 .port I0x60000300bc00, L_0x6000001385a0;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0c068;
S_0x7fb80a7d7160 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002ee20_0 .net8 "Bitline1", 0 0, p0x7fb80aa08798;  1 drivers, strength-aware
v0x60000002eeb0_0 .net8 "Bitline2", 0 0, p0x7fb80aa087c8;  1 drivers, strength-aware
v0x60000002ef40_0 .net "D", 0 0, L_0x600000138640;  1 drivers
v0x60000002efd0_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x60000002f060_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x60000002f0f0_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa08858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002f180_0 name=_ivl_0
o0x7fb80aa08888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002f210_0 name=_ivl_4
v0x60000002f2a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002f330_0 .net "dffOut", 0 0, v0x60000002ed00_0;  1 drivers
v0x60000002f3c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000127200 .functor MUXZ 1, o0x7fb80aa08858, v0x60000002ed00_0, L_0x600000135180, C4<>;
L_0x6000001272a0 .functor MUXZ 1, o0x7fb80aa08888, v0x60000002ed00_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d72d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d7160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002eac0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002eb50_0 .net "d", 0 0, L_0x600000138640;  alias, 1 drivers
v0x60000002ebe0_0 .net "q", 0 0, v0x60000002ed00_0;  alias, 1 drivers
v0x60000002ec70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000002ed00_0 .var "state", 0 0;
v0x60000002ed90_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d7440 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002f7b0_0 .net8 "Bitline1", 0 0, p0x7fb80aa08bb8;  1 drivers, strength-aware
v0x60000002f840_0 .net8 "Bitline2", 0 0, p0x7fb80aa08be8;  1 drivers, strength-aware
v0x60000002f8d0_0 .net "D", 0 0, L_0x6000001386e0;  1 drivers
v0x60000002f960_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x60000002f9f0_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x60000002fa80_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa08c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002fb10_0 name=_ivl_0
o0x7fb80aa08c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002fba0_0 name=_ivl_4
v0x60000002fc30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002fcc0_0 .net "dffOut", 0 0, v0x60000002f690_0;  1 drivers
v0x60000002fd50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000127340 .functor MUXZ 1, o0x7fb80aa08c18, v0x60000002f690_0, L_0x600000135180, C4<>;
L_0x6000001273e0 .functor MUXZ 1, o0x7fb80aa08c48, v0x60000002f690_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d75b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d7440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002f450_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002f4e0_0 .net "d", 0 0, L_0x6000001386e0;  alias, 1 drivers
v0x60000002f570_0 .net "q", 0 0, v0x60000002f690_0;  alias, 1 drivers
v0x60000002f600_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000002f690_0 .var "state", 0 0;
v0x60000002f720_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d7720 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000201b0_0 .net8 "Bitline1", 0 0, p0x7fb80aa08f78;  1 drivers, strength-aware
v0x600000020240_0 .net8 "Bitline2", 0 0, p0x7fb80aa08fa8;  1 drivers, strength-aware
v0x6000000202d0_0 .net "D", 0 0, L_0x600000138780;  1 drivers
v0x600000020360_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x6000000203f0_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x600000020480_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa08fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000020510_0 name=_ivl_0
o0x7fb80aa09008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000205a0_0 name=_ivl_4
v0x600000020630_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000206c0_0 .net "dffOut", 0 0, v0x600000020090_0;  1 drivers
v0x600000020750_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000127480 .functor MUXZ 1, o0x7fb80aa08fd8, v0x600000020090_0, L_0x600000135180, C4<>;
L_0x600000127520 .functor MUXZ 1, o0x7fb80aa09008, v0x600000020090_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d7890 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d7720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002fde0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000002fe70_0 .net "d", 0 0, L_0x600000138780;  alias, 1 drivers
v0x60000002ff00_0 .net "q", 0 0, v0x600000020090_0;  alias, 1 drivers
v0x600000020000_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000020090_0 .var "state", 0 0;
v0x600000020120_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d7a00 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000020b40_0 .net8 "Bitline1", 0 0, p0x7fb80aa09338;  1 drivers, strength-aware
v0x600000020bd0_0 .net8 "Bitline2", 0 0, p0x7fb80aa09368;  1 drivers, strength-aware
v0x600000020c60_0 .net "D", 0 0, L_0x600000138820;  1 drivers
v0x600000020cf0_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000020d80_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x600000020e10_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa09398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000020ea0_0 name=_ivl_0
o0x7fb80aa093c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000020f30_0 name=_ivl_4
v0x600000020fc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000021050_0 .net "dffOut", 0 0, v0x600000020a20_0;  1 drivers
v0x6000000210e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001275c0 .functor MUXZ 1, o0x7fb80aa09398, v0x600000020a20_0, L_0x600000135180, C4<>;
L_0x600000127660 .functor MUXZ 1, o0x7fb80aa093c8, v0x600000020a20_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d7b70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d7a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000207e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000020870_0 .net "d", 0 0, L_0x600000138820;  alias, 1 drivers
v0x600000020900_0 .net "q", 0 0, v0x600000020a20_0;  alias, 1 drivers
v0x600000020990_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000020a20_0 .var "state", 0 0;
v0x600000020ab0_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d7ce0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000214d0_0 .net8 "Bitline1", 0 0, p0x7fb80aa096f8;  1 drivers, strength-aware
v0x600000021560_0 .net8 "Bitline2", 0 0, p0x7fb80aa09728;  1 drivers, strength-aware
v0x6000000215f0_0 .net "D", 0 0, L_0x6000001388c0;  1 drivers
v0x600000021680_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000021710_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x6000000217a0_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa09758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000021830_0 name=_ivl_0
o0x7fb80aa09788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000218c0_0 name=_ivl_4
v0x600000021950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000219e0_0 .net "dffOut", 0 0, v0x6000000213b0_0;  1 drivers
v0x600000021a70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000127700 .functor MUXZ 1, o0x7fb80aa09758, v0x6000000213b0_0, L_0x600000135180, C4<>;
L_0x6000001277a0 .functor MUXZ 1, o0x7fb80aa09788, v0x6000000213b0_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d7e50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d7ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000021170_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000021200_0 .net "d", 0 0, L_0x6000001388c0;  alias, 1 drivers
v0x600000021290_0 .net "q", 0 0, v0x6000000213b0_0;  alias, 1 drivers
v0x600000021320_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000213b0_0 .var "state", 0 0;
v0x600000021440_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d7fc0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000021e60_0 .net8 "Bitline1", 0 0, p0x7fb80aa09ab8;  1 drivers, strength-aware
v0x600000021ef0_0 .net8 "Bitline2", 0 0, p0x7fb80aa09ae8;  1 drivers, strength-aware
v0x600000021f80_0 .net "D", 0 0, L_0x600000138960;  1 drivers
v0x600000022010_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x6000000220a0_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x600000022130_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa09b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000221c0_0 name=_ivl_0
o0x7fb80aa09b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000022250_0 name=_ivl_4
v0x6000000222e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000022370_0 .net "dffOut", 0 0, v0x600000021d40_0;  1 drivers
v0x600000022400_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000127840 .functor MUXZ 1, o0x7fb80aa09b18, v0x600000021d40_0, L_0x600000135180, C4<>;
L_0x6000001278e0 .functor MUXZ 1, o0x7fb80aa09b48, v0x600000021d40_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d8130 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d7fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000021b00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000021b90_0 .net "d", 0 0, L_0x600000138960;  alias, 1 drivers
v0x600000021c20_0 .net "q", 0 0, v0x600000021d40_0;  alias, 1 drivers
v0x600000021cb0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000021d40_0 .var "state", 0 0;
v0x600000021dd0_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d82a0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000227f0_0 .net8 "Bitline1", 0 0, p0x7fb80aa09e78;  1 drivers, strength-aware
v0x600000022880_0 .net8 "Bitline2", 0 0, p0x7fb80aa09ea8;  1 drivers, strength-aware
v0x600000022910_0 .net "D", 0 0, L_0x600000138a00;  1 drivers
v0x6000000229a0_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000022a30_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x600000022ac0_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa09ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000022b50_0 name=_ivl_0
o0x7fb80aa09f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000022be0_0 name=_ivl_4
v0x600000022c70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000022d00_0 .net "dffOut", 0 0, v0x6000000226d0_0;  1 drivers
v0x600000022d90_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000127980 .functor MUXZ 1, o0x7fb80aa09ed8, v0x6000000226d0_0, L_0x600000135180, C4<>;
L_0x600000127a20 .functor MUXZ 1, o0x7fb80aa09f08, v0x6000000226d0_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d8410 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d82a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000022490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000022520_0 .net "d", 0 0, L_0x600000138a00;  alias, 1 drivers
v0x6000000225b0_0 .net "q", 0 0, v0x6000000226d0_0;  alias, 1 drivers
v0x600000022640_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000226d0_0 .var "state", 0 0;
v0x600000022760_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d8580 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000023180_0 .net8 "Bitline1", 0 0, p0x7fb80aa0a238;  1 drivers, strength-aware
v0x600000023210_0 .net8 "Bitline2", 0 0, p0x7fb80aa0a268;  1 drivers, strength-aware
v0x6000000232a0_0 .net "D", 0 0, L_0x600000138aa0;  1 drivers
v0x600000023330_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x6000000233c0_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x600000023450_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa0a298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000234e0_0 name=_ivl_0
o0x7fb80aa0a2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000023570_0 name=_ivl_4
v0x600000023600_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000023690_0 .net "dffOut", 0 0, v0x600000023060_0;  1 drivers
v0x600000023720_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000127ac0 .functor MUXZ 1, o0x7fb80aa0a298, v0x600000023060_0, L_0x600000135180, C4<>;
L_0x600000127b60 .functor MUXZ 1, o0x7fb80aa0a2c8, v0x600000023060_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d86f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d8580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000022e20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000022eb0_0 .net "d", 0 0, L_0x600000138aa0;  alias, 1 drivers
v0x600000022f40_0 .net "q", 0 0, v0x600000023060_0;  alias, 1 drivers
v0x600000022fd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000023060_0 .var "state", 0 0;
v0x6000000230f0_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d8860 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000023b10_0 .net8 "Bitline1", 0 0, p0x7fb80aa0a5f8;  1 drivers, strength-aware
v0x600000023ba0_0 .net8 "Bitline2", 0 0, p0x7fb80aa0a628;  1 drivers, strength-aware
v0x600000023c30_0 .net "D", 0 0, L_0x600000138b40;  1 drivers
v0x600000023cc0_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000023d50_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x600000023de0_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa0a658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000023e70_0 name=_ivl_0
o0x7fb80aa0a688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000023f00_0 name=_ivl_4
v0x600000024000_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000024090_0 .net "dffOut", 0 0, v0x6000000239f0_0;  1 drivers
v0x600000024120_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000127c00 .functor MUXZ 1, o0x7fb80aa0a658, v0x6000000239f0_0, L_0x600000135180, C4<>;
L_0x600000127ca0 .functor MUXZ 1, o0x7fb80aa0a688, v0x6000000239f0_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d89d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d8860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000237b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000023840_0 .net "d", 0 0, L_0x600000138b40;  alias, 1 drivers
v0x6000000238d0_0 .net "q", 0 0, v0x6000000239f0_0;  alias, 1 drivers
v0x600000023960_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000239f0_0 .var "state", 0 0;
v0x600000023a80_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d8d40 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000024510_0 .net8 "Bitline1", 0 0, p0x7fb80aa0a9b8;  1 drivers, strength-aware
v0x6000000245a0_0 .net8 "Bitline2", 0 0, p0x7fb80aa0a9e8;  1 drivers, strength-aware
v0x600000024630_0 .net "D", 0 0, L_0x600000138be0;  1 drivers
v0x6000000246c0_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000024750_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x6000000247e0_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa0aa18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000024870_0 name=_ivl_0
o0x7fb80aa0aa48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000024900_0 name=_ivl_4
v0x600000024990_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000024a20_0 .net "dffOut", 0 0, v0x6000000243f0_0;  1 drivers
v0x600000024ab0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000127d40 .functor MUXZ 1, o0x7fb80aa0aa18, v0x6000000243f0_0, L_0x600000135180, C4<>;
L_0x600000127de0 .functor MUXZ 1, o0x7fb80aa0aa48, v0x6000000243f0_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d8eb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d8d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000241b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000024240_0 .net "d", 0 0, L_0x600000138be0;  alias, 1 drivers
v0x6000000242d0_0 .net "q", 0 0, v0x6000000243f0_0;  alias, 1 drivers
v0x600000024360_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000243f0_0 .var "state", 0 0;
v0x600000024480_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d9020 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000024ea0_0 .net8 "Bitline1", 0 0, p0x7fb80aa0ad78;  1 drivers, strength-aware
v0x600000024f30_0 .net8 "Bitline2", 0 0, p0x7fb80aa0ada8;  1 drivers, strength-aware
v0x600000024fc0_0 .net "D", 0 0, L_0x600000138c80;  1 drivers
v0x600000025050_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x6000000250e0_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x600000025170_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa0add8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000025200_0 name=_ivl_0
o0x7fb80aa0ae08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000025290_0 name=_ivl_4
v0x600000025320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000253b0_0 .net "dffOut", 0 0, v0x600000024d80_0;  1 drivers
v0x600000025440_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000127e80 .functor MUXZ 1, o0x7fb80aa0add8, v0x600000024d80_0, L_0x600000135180, C4<>;
L_0x600000127f20 .functor MUXZ 1, o0x7fb80aa0ae08, v0x600000024d80_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d9190 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d9020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000024b40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000024bd0_0 .net "d", 0 0, L_0x600000138c80;  alias, 1 drivers
v0x600000024c60_0 .net "q", 0 0, v0x600000024d80_0;  alias, 1 drivers
v0x600000024cf0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000024d80_0 .var "state", 0 0;
v0x600000024e10_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d9300 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000025830_0 .net8 "Bitline1", 0 0, p0x7fb80aa0b138;  1 drivers, strength-aware
v0x6000000258c0_0 .net8 "Bitline2", 0 0, p0x7fb80aa0b168;  1 drivers, strength-aware
v0x600000025950_0 .net "D", 0 0, L_0x600000138d20;  1 drivers
v0x6000000259e0_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000025a70_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x600000025b00_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa0b198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000025b90_0 name=_ivl_0
o0x7fb80aa0b1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000025c20_0 name=_ivl_4
v0x600000025cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000025d40_0 .net "dffOut", 0 0, v0x600000025710_0;  1 drivers
v0x600000025dd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000138000 .functor MUXZ 1, o0x7fb80aa0b198, v0x600000025710_0, L_0x600000135180, C4<>;
L_0x6000001380a0 .functor MUXZ 1, o0x7fb80aa0b1c8, v0x600000025710_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d9470 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d9300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000254d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000025560_0 .net "d", 0 0, L_0x600000138d20;  alias, 1 drivers
v0x6000000255f0_0 .net "q", 0 0, v0x600000025710_0;  alias, 1 drivers
v0x600000025680_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000025710_0 .var "state", 0 0;
v0x6000000257a0_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d95e0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000261c0_0 .net8 "Bitline1", 0 0, p0x7fb80aa0b4f8;  1 drivers, strength-aware
v0x600000026250_0 .net8 "Bitline2", 0 0, p0x7fb80aa0b528;  1 drivers, strength-aware
v0x6000000262e0_0 .net "D", 0 0, L_0x600000138dc0;  1 drivers
v0x600000026370_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000026400_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x600000026490_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa0b558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000026520_0 name=_ivl_0
o0x7fb80aa0b588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000265b0_0 name=_ivl_4
v0x600000026640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000266d0_0 .net "dffOut", 0 0, v0x6000000260a0_0;  1 drivers
v0x600000026760_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000138140 .functor MUXZ 1, o0x7fb80aa0b558, v0x6000000260a0_0, L_0x600000135180, C4<>;
L_0x6000001381e0 .functor MUXZ 1, o0x7fb80aa0b588, v0x6000000260a0_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d9750 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d95e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000025e60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000025ef0_0 .net "d", 0 0, L_0x600000138dc0;  alias, 1 drivers
v0x600000025f80_0 .net "q", 0 0, v0x6000000260a0_0;  alias, 1 drivers
v0x600000026010_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000260a0_0 .var "state", 0 0;
v0x600000026130_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d98c0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000026b50_0 .net8 "Bitline1", 0 0, p0x7fb80aa0b8b8;  1 drivers, strength-aware
v0x600000026be0_0 .net8 "Bitline2", 0 0, p0x7fb80aa0b8e8;  1 drivers, strength-aware
v0x600000026c70_0 .net "D", 0 0, L_0x600000138e60;  1 drivers
v0x600000026d00_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000026d90_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x600000026e20_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa0b918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000026eb0_0 name=_ivl_0
o0x7fb80aa0b948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000026f40_0 name=_ivl_4
v0x600000026fd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000027060_0 .net "dffOut", 0 0, v0x600000026a30_0;  1 drivers
v0x6000000270f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000138280 .functor MUXZ 1, o0x7fb80aa0b918, v0x600000026a30_0, L_0x600000135180, C4<>;
L_0x600000138320 .functor MUXZ 1, o0x7fb80aa0b948, v0x600000026a30_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d9a30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d98c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000267f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000026880_0 .net "d", 0 0, L_0x600000138e60;  alias, 1 drivers
v0x600000026910_0 .net "q", 0 0, v0x600000026a30_0;  alias, 1 drivers
v0x6000000269a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000026a30_0 .var "state", 0 0;
v0x600000026ac0_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d9ba0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000274e0_0 .net8 "Bitline1", 0 0, p0x7fb80aa0bc78;  1 drivers, strength-aware
v0x600000027570_0 .net8 "Bitline2", 0 0, p0x7fb80aa0bca8;  1 drivers, strength-aware
v0x600000027600_0 .net "D", 0 0, L_0x600000138f00;  1 drivers
v0x600000027690_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000027720_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x6000000277b0_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa0bcd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000027840_0 name=_ivl_0
o0x7fb80aa0bd08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000278d0_0 name=_ivl_4
v0x600000027960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000279f0_0 .net "dffOut", 0 0, v0x6000000273c0_0;  1 drivers
v0x600000027a80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001383c0 .functor MUXZ 1, o0x7fb80aa0bcd8, v0x6000000273c0_0, L_0x600000135180, C4<>;
L_0x600000138460 .functor MUXZ 1, o0x7fb80aa0bd08, v0x6000000273c0_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d9d10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d9ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000027180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000027210_0 .net "d", 0 0, L_0x600000138f00;  alias, 1 drivers
v0x6000000272a0_0 .net "q", 0 0, v0x6000000273c0_0;  alias, 1 drivers
v0x600000027330_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000273c0_0 .var "state", 0 0;
v0x600000027450_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d9e80 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000027e70_0 .net8 "Bitline1", 0 0, p0x7fb80aa0c038;  1 drivers, strength-aware
v0x600000027f00_0 .net8 "Bitline2", 0 0, p0x7fb80aa0c068;  1 drivers, strength-aware
v0x600000038000_0 .net "D", 0 0, L_0x600000138fa0;  1 drivers
v0x600000038090_0 .net "ReadEnable1", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000038120_0 .net "ReadEnable2", 0 0, L_0x600000135b80;  alias, 1 drivers
v0x6000000381b0_0 .net "WriteEnable", 0 0, L_0x600000134780;  alias, 1 drivers
o0x7fb80aa0c098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000038240_0 name=_ivl_0
o0x7fb80aa0c0c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000382d0_0 name=_ivl_4
v0x600000038360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000383f0_0 .net "dffOut", 0 0, v0x600000027d50_0;  1 drivers
v0x600000038480_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000138500 .functor MUXZ 1, o0x7fb80aa0c098, v0x600000027d50_0, L_0x600000135180, C4<>;
L_0x6000001385a0 .functor MUXZ 1, o0x7fb80aa0c0c8, v0x600000027d50_0, L_0x600000135b80, C4<>;
S_0x7fb80a7d9ff0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7d9e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000027b10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000027ba0_0 .net "d", 0 0, L_0x600000138fa0;  alias, 1 drivers
v0x600000027c30_0 .net "q", 0 0, v0x600000027d50_0;  alias, 1 drivers
v0x600000027cc0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000027d50_0 .var "state", 0 0;
v0x600000027de0_0 .net "wen", 0 0, L_0x600000134780;  alias, 1 drivers
S_0x7fb80a7d8b40 .scope module, "regArray[11]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000032370_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x600000032400_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x600000032490_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x600000032520_0 .net "ReadEnable1", 0 0, L_0x600000135220;  1 drivers
v0x6000000325b0_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  1 drivers
v0x600000032640_0 .net "WriteReg", 0 0, L_0x600000134820;  1 drivers
v0x6000000326d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000032760_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013a440 .part L_0x600000131720, 0, 1;
L_0x60000013a4e0 .part L_0x600000131720, 1, 1;
L_0x60000013a580 .part L_0x600000131720, 2, 1;
L_0x60000013a620 .part L_0x600000131720, 3, 1;
L_0x60000013a6c0 .part L_0x600000131720, 4, 1;
L_0x60000013a760 .part L_0x600000131720, 5, 1;
L_0x60000013a800 .part L_0x600000131720, 6, 1;
L_0x60000013a8a0 .part L_0x600000131720, 7, 1;
L_0x60000013a940 .part L_0x600000131720, 8, 1;
L_0x60000013a9e0 .part L_0x600000131720, 9, 1;
L_0x60000013aa80 .part L_0x600000131720, 10, 1;
L_0x60000013ab20 .part L_0x600000131720, 11, 1;
L_0x60000013abc0 .part L_0x600000131720, 12, 1;
L_0x60000013ac60 .part L_0x600000131720, 13, 1;
L_0x60000013ad00 .part L_0x600000131720, 14, 1;
L_0x60000013ada0 .part L_0x600000131720, 15, 1;
p0x7fb80aa0c5a8 .port I0x60000300f340, L_0x600000139040;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0c5a8;
p0x7fb80aa0c9c8 .port I0x60000300f340, L_0x600000139180;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0c9c8;
p0x7fb80aa0cd88 .port I0x60000300f340, L_0x6000001392c0;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0cd88;
p0x7fb80aa0d148 .port I0x60000300f340, L_0x600000139400;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0d148;
p0x7fb80aa0d508 .port I0x60000300f340, L_0x600000139540;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0d508;
p0x7fb80aa0d8c8 .port I0x60000300f340, L_0x600000139680;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0d8c8;
p0x7fb80aa0dc88 .port I0x60000300f340, L_0x6000001397c0;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0dc88;
p0x7fb80aa0e048 .port I0x60000300f340, L_0x600000139900;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0e048;
p0x7fb80aa0e408 .port I0x60000300f340, L_0x600000139a40;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0e408;
p0x7fb80aa0e7c8 .port I0x60000300f340, L_0x600000139b80;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0e7c8;
p0x7fb80aa0eb88 .port I0x60000300f340, L_0x600000139cc0;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0eb88;
p0x7fb80aa0ef48 .port I0x60000300f340, L_0x600000139e00;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0ef48;
p0x7fb80aa0f308 .port I0x60000300f340, L_0x600000139f40;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0f308;
p0x7fb80aa0f6c8 .port I0x60000300f340, L_0x60000013a080;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0f6c8;
p0x7fb80aa0fa88 .port I0x60000300f340, L_0x60000013a1c0;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0fa88;
p0x7fb80aa0fe48 .port I0x60000300f340, L_0x60000013a300;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa0fe48;
p0x7fb80aa0c5d8 .port I0x60000300bc00, L_0x6000001390e0;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0c5d8;
p0x7fb80aa0c9f8 .port I0x60000300bc00, L_0x600000139220;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0c9f8;
p0x7fb80aa0cdb8 .port I0x60000300bc00, L_0x600000139360;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0cdb8;
p0x7fb80aa0d178 .port I0x60000300bc00, L_0x6000001394a0;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0d178;
p0x7fb80aa0d538 .port I0x60000300bc00, L_0x6000001395e0;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0d538;
p0x7fb80aa0d8f8 .port I0x60000300bc00, L_0x600000139720;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0d8f8;
p0x7fb80aa0dcb8 .port I0x60000300bc00, L_0x600000139860;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0dcb8;
p0x7fb80aa0e078 .port I0x60000300bc00, L_0x6000001399a0;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0e078;
p0x7fb80aa0e438 .port I0x60000300bc00, L_0x600000139ae0;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0e438;
p0x7fb80aa0e7f8 .port I0x60000300bc00, L_0x600000139c20;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0e7f8;
p0x7fb80aa0ebb8 .port I0x60000300bc00, L_0x600000139d60;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0ebb8;
p0x7fb80aa0ef78 .port I0x60000300bc00, L_0x600000139ea0;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0ef78;
p0x7fb80aa0f338 .port I0x60000300bc00, L_0x600000139fe0;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0f338;
p0x7fb80aa0f6f8 .port I0x60000300bc00, L_0x60000013a120;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0f6f8;
p0x7fb80aa0fab8 .port I0x60000300bc00, L_0x60000013a260;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0fab8;
p0x7fb80aa0fe78 .port I0x60000300bc00, L_0x60000013a3a0;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa0fe78;
S_0x7fb80a7da560 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000038cf0_0 .net8 "Bitline1", 0 0, p0x7fb80aa0c5a8;  1 drivers, strength-aware
v0x600000038d80_0 .net8 "Bitline2", 0 0, p0x7fb80aa0c5d8;  1 drivers, strength-aware
v0x600000038e10_0 .net "D", 0 0, L_0x60000013a440;  1 drivers
v0x600000038ea0_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x600000038f30_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x600000038fc0_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0c668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000039050_0 name=_ivl_0
o0x7fb80aa0c698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000390e0_0 name=_ivl_4
v0x600000039170_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000039200_0 .net "dffOut", 0 0, v0x600000038bd0_0;  1 drivers
v0x600000039290_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139040 .functor MUXZ 1, o0x7fb80aa0c668, v0x600000038bd0_0, L_0x600000135220, C4<>;
L_0x6000001390e0 .functor MUXZ 1, o0x7fb80aa0c698, v0x600000038bd0_0, L_0x600000135c20, C4<>;
S_0x7fb80a7da6d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7da560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000038990_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000038a20_0 .net "d", 0 0, L_0x60000013a440;  alias, 1 drivers
v0x600000038ab0_0 .net "q", 0 0, v0x600000038bd0_0;  alias, 1 drivers
v0x600000038b40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000038bd0_0 .var "state", 0 0;
v0x600000038c60_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7da840 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000039680_0 .net8 "Bitline1", 0 0, p0x7fb80aa0c9c8;  1 drivers, strength-aware
v0x600000039710_0 .net8 "Bitline2", 0 0, p0x7fb80aa0c9f8;  1 drivers, strength-aware
v0x6000000397a0_0 .net "D", 0 0, L_0x60000013a4e0;  1 drivers
v0x600000039830_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x6000000398c0_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x600000039950_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0ca28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000399e0_0 name=_ivl_0
o0x7fb80aa0ca58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000039a70_0 name=_ivl_4
v0x600000039b00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000039b90_0 .net "dffOut", 0 0, v0x600000039560_0;  1 drivers
v0x600000039c20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139180 .functor MUXZ 1, o0x7fb80aa0ca28, v0x600000039560_0, L_0x600000135220, C4<>;
L_0x600000139220 .functor MUXZ 1, o0x7fb80aa0ca58, v0x600000039560_0, L_0x600000135c20, C4<>;
S_0x7fb80a7da9b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7da840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000039320_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000393b0_0 .net "d", 0 0, L_0x60000013a4e0;  alias, 1 drivers
v0x600000039440_0 .net "q", 0 0, v0x600000039560_0;  alias, 1 drivers
v0x6000000394d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000039560_0 .var "state", 0 0;
v0x6000000395f0_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dab20 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003a010_0 .net8 "Bitline1", 0 0, p0x7fb80aa0cd88;  1 drivers, strength-aware
v0x60000003a0a0_0 .net8 "Bitline2", 0 0, p0x7fb80aa0cdb8;  1 drivers, strength-aware
v0x60000003a130_0 .net "D", 0 0, L_0x60000013a580;  1 drivers
v0x60000003a1c0_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000003a250_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x60000003a2e0_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0cde8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003a370_0 name=_ivl_0
o0x7fb80aa0ce18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003a400_0 name=_ivl_4
v0x60000003a490_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003a520_0 .net "dffOut", 0 0, v0x600000039ef0_0;  1 drivers
v0x60000003a5b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001392c0 .functor MUXZ 1, o0x7fb80aa0cde8, v0x600000039ef0_0, L_0x600000135220, C4<>;
L_0x600000139360 .functor MUXZ 1, o0x7fb80aa0ce18, v0x600000039ef0_0, L_0x600000135c20, C4<>;
S_0x7fb80a7dac90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dab20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000039cb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000039d40_0 .net "d", 0 0, L_0x60000013a580;  alias, 1 drivers
v0x600000039dd0_0 .net "q", 0 0, v0x600000039ef0_0;  alias, 1 drivers
v0x600000039e60_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000039ef0_0 .var "state", 0 0;
v0x600000039f80_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dae00 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003a9a0_0 .net8 "Bitline1", 0 0, p0x7fb80aa0d148;  1 drivers, strength-aware
v0x60000003aa30_0 .net8 "Bitline2", 0 0, p0x7fb80aa0d178;  1 drivers, strength-aware
v0x60000003aac0_0 .net "D", 0 0, L_0x60000013a620;  1 drivers
v0x60000003ab50_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000003abe0_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x60000003ac70_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0d1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003ad00_0 name=_ivl_0
o0x7fb80aa0d1d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003ad90_0 name=_ivl_4
v0x60000003ae20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003aeb0_0 .net "dffOut", 0 0, v0x60000003a880_0;  1 drivers
v0x60000003af40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139400 .functor MUXZ 1, o0x7fb80aa0d1a8, v0x60000003a880_0, L_0x600000135220, C4<>;
L_0x6000001394a0 .functor MUXZ 1, o0x7fb80aa0d1d8, v0x60000003a880_0, L_0x600000135c20, C4<>;
S_0x7fb80a7daf70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dae00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003a640_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003a6d0_0 .net "d", 0 0, L_0x60000013a620;  alias, 1 drivers
v0x60000003a760_0 .net "q", 0 0, v0x60000003a880_0;  alias, 1 drivers
v0x60000003a7f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000003a880_0 .var "state", 0 0;
v0x60000003a910_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7db0e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003b330_0 .net8 "Bitline1", 0 0, p0x7fb80aa0d508;  1 drivers, strength-aware
v0x60000003b3c0_0 .net8 "Bitline2", 0 0, p0x7fb80aa0d538;  1 drivers, strength-aware
v0x60000003b450_0 .net "D", 0 0, L_0x60000013a6c0;  1 drivers
v0x60000003b4e0_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000003b570_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x60000003b600_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0d568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003b690_0 name=_ivl_0
o0x7fb80aa0d598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003b720_0 name=_ivl_4
v0x60000003b7b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003b840_0 .net "dffOut", 0 0, v0x60000003b210_0;  1 drivers
v0x60000003b8d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139540 .functor MUXZ 1, o0x7fb80aa0d568, v0x60000003b210_0, L_0x600000135220, C4<>;
L_0x6000001395e0 .functor MUXZ 1, o0x7fb80aa0d598, v0x60000003b210_0, L_0x600000135c20, C4<>;
S_0x7fb80a7db250 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7db0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003afd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003b060_0 .net "d", 0 0, L_0x60000013a6c0;  alias, 1 drivers
v0x60000003b0f0_0 .net "q", 0 0, v0x60000003b210_0;  alias, 1 drivers
v0x60000003b180_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000003b210_0 .var "state", 0 0;
v0x60000003b2a0_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7db3c0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003bcc0_0 .net8 "Bitline1", 0 0, p0x7fb80aa0d8c8;  1 drivers, strength-aware
v0x60000003bd50_0 .net8 "Bitline2", 0 0, p0x7fb80aa0d8f8;  1 drivers, strength-aware
v0x60000003bde0_0 .net "D", 0 0, L_0x60000013a760;  1 drivers
v0x60000003be70_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000003bf00_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x60000003c000_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0d928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003c090_0 name=_ivl_0
o0x7fb80aa0d958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003c120_0 name=_ivl_4
v0x60000003c1b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003c240_0 .net "dffOut", 0 0, v0x60000003bba0_0;  1 drivers
v0x60000003c2d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139680 .functor MUXZ 1, o0x7fb80aa0d928, v0x60000003bba0_0, L_0x600000135220, C4<>;
L_0x600000139720 .functor MUXZ 1, o0x7fb80aa0d958, v0x60000003bba0_0, L_0x600000135c20, C4<>;
S_0x7fb80a7db530 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7db3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003b960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003b9f0_0 .net "d", 0 0, L_0x60000013a760;  alias, 1 drivers
v0x60000003ba80_0 .net "q", 0 0, v0x60000003bba0_0;  alias, 1 drivers
v0x60000003bb10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000003bba0_0 .var "state", 0 0;
v0x60000003bc30_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7db6a0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003c6c0_0 .net8 "Bitline1", 0 0, p0x7fb80aa0dc88;  1 drivers, strength-aware
v0x60000003c750_0 .net8 "Bitline2", 0 0, p0x7fb80aa0dcb8;  1 drivers, strength-aware
v0x60000003c7e0_0 .net "D", 0 0, L_0x60000013a800;  1 drivers
v0x60000003c870_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000003c900_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x60000003c990_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0dce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003ca20_0 name=_ivl_0
o0x7fb80aa0dd18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003cab0_0 name=_ivl_4
v0x60000003cb40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003cbd0_0 .net "dffOut", 0 0, v0x60000003c5a0_0;  1 drivers
v0x60000003cc60_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001397c0 .functor MUXZ 1, o0x7fb80aa0dce8, v0x60000003c5a0_0, L_0x600000135220, C4<>;
L_0x600000139860 .functor MUXZ 1, o0x7fb80aa0dd18, v0x60000003c5a0_0, L_0x600000135c20, C4<>;
S_0x7fb80a7db810 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7db6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003c360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003c3f0_0 .net "d", 0 0, L_0x60000013a800;  alias, 1 drivers
v0x60000003c480_0 .net "q", 0 0, v0x60000003c5a0_0;  alias, 1 drivers
v0x60000003c510_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000003c5a0_0 .var "state", 0 0;
v0x60000003c630_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7db980 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003d050_0 .net8 "Bitline1", 0 0, p0x7fb80aa0e048;  1 drivers, strength-aware
v0x60000003d0e0_0 .net8 "Bitline2", 0 0, p0x7fb80aa0e078;  1 drivers, strength-aware
v0x60000003d170_0 .net "D", 0 0, L_0x60000013a8a0;  1 drivers
v0x60000003d200_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000003d290_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x60000003d320_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0e0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003d3b0_0 name=_ivl_0
o0x7fb80aa0e0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003d440_0 name=_ivl_4
v0x60000003d4d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003d560_0 .net "dffOut", 0 0, v0x60000003cf30_0;  1 drivers
v0x60000003d5f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139900 .functor MUXZ 1, o0x7fb80aa0e0a8, v0x60000003cf30_0, L_0x600000135220, C4<>;
L_0x6000001399a0 .functor MUXZ 1, o0x7fb80aa0e0d8, v0x60000003cf30_0, L_0x600000135c20, C4<>;
S_0x7fb80a7dbaf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7db980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003ccf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003cd80_0 .net "d", 0 0, L_0x60000013a8a0;  alias, 1 drivers
v0x60000003ce10_0 .net "q", 0 0, v0x60000003cf30_0;  alias, 1 drivers
v0x60000003cea0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000003cf30_0 .var "state", 0 0;
v0x60000003cfc0_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dbc60 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003d9e0_0 .net8 "Bitline1", 0 0, p0x7fb80aa0e408;  1 drivers, strength-aware
v0x60000003da70_0 .net8 "Bitline2", 0 0, p0x7fb80aa0e438;  1 drivers, strength-aware
v0x60000003db00_0 .net "D", 0 0, L_0x60000013a940;  1 drivers
v0x60000003db90_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000003dc20_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x60000003dcb0_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0e468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003dd40_0 name=_ivl_0
o0x7fb80aa0e498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003ddd0_0 name=_ivl_4
v0x60000003de60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003def0_0 .net "dffOut", 0 0, v0x60000003d8c0_0;  1 drivers
v0x60000003df80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139a40 .functor MUXZ 1, o0x7fb80aa0e468, v0x60000003d8c0_0, L_0x600000135220, C4<>;
L_0x600000139ae0 .functor MUXZ 1, o0x7fb80aa0e498, v0x60000003d8c0_0, L_0x600000135c20, C4<>;
S_0x7fb80a7dbdd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dbc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003d680_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003d710_0 .net "d", 0 0, L_0x60000013a940;  alias, 1 drivers
v0x60000003d7a0_0 .net "q", 0 0, v0x60000003d8c0_0;  alias, 1 drivers
v0x60000003d830_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000003d8c0_0 .var "state", 0 0;
v0x60000003d950_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dc140 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003e370_0 .net8 "Bitline1", 0 0, p0x7fb80aa0e7c8;  1 drivers, strength-aware
v0x60000003e400_0 .net8 "Bitline2", 0 0, p0x7fb80aa0e7f8;  1 drivers, strength-aware
v0x60000003e490_0 .net "D", 0 0, L_0x60000013a9e0;  1 drivers
v0x60000003e520_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000003e5b0_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x60000003e640_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0e828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003e6d0_0 name=_ivl_0
o0x7fb80aa0e858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003e760_0 name=_ivl_4
v0x60000003e7f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003e880_0 .net "dffOut", 0 0, v0x60000003e250_0;  1 drivers
v0x60000003e910_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139b80 .functor MUXZ 1, o0x7fb80aa0e828, v0x60000003e250_0, L_0x600000135220, C4<>;
L_0x600000139c20 .functor MUXZ 1, o0x7fb80aa0e858, v0x60000003e250_0, L_0x600000135c20, C4<>;
S_0x7fb80a7dc2b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dc140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003e010_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003e0a0_0 .net "d", 0 0, L_0x60000013a9e0;  alias, 1 drivers
v0x60000003e130_0 .net "q", 0 0, v0x60000003e250_0;  alias, 1 drivers
v0x60000003e1c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000003e250_0 .var "state", 0 0;
v0x60000003e2e0_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dc420 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003ed00_0 .net8 "Bitline1", 0 0, p0x7fb80aa0eb88;  1 drivers, strength-aware
v0x60000003ed90_0 .net8 "Bitline2", 0 0, p0x7fb80aa0ebb8;  1 drivers, strength-aware
v0x60000003ee20_0 .net "D", 0 0, L_0x60000013aa80;  1 drivers
v0x60000003eeb0_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000003ef40_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x60000003efd0_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0ebe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003f060_0 name=_ivl_0
o0x7fb80aa0ec18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003f0f0_0 name=_ivl_4
v0x60000003f180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003f210_0 .net "dffOut", 0 0, v0x60000003ebe0_0;  1 drivers
v0x60000003f2a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139cc0 .functor MUXZ 1, o0x7fb80aa0ebe8, v0x60000003ebe0_0, L_0x600000135220, C4<>;
L_0x600000139d60 .functor MUXZ 1, o0x7fb80aa0ec18, v0x60000003ebe0_0, L_0x600000135c20, C4<>;
S_0x7fb80a7dc590 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dc420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003e9a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003ea30_0 .net "d", 0 0, L_0x60000013aa80;  alias, 1 drivers
v0x60000003eac0_0 .net "q", 0 0, v0x60000003ebe0_0;  alias, 1 drivers
v0x60000003eb50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000003ebe0_0 .var "state", 0 0;
v0x60000003ec70_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dc700 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003f690_0 .net8 "Bitline1", 0 0, p0x7fb80aa0ef48;  1 drivers, strength-aware
v0x60000003f720_0 .net8 "Bitline2", 0 0, p0x7fb80aa0ef78;  1 drivers, strength-aware
v0x60000003f7b0_0 .net "D", 0 0, L_0x60000013ab20;  1 drivers
v0x60000003f840_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000003f8d0_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x60000003f960_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0efa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003f9f0_0 name=_ivl_0
o0x7fb80aa0efd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003fa80_0 name=_ivl_4
v0x60000003fb10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003fba0_0 .net "dffOut", 0 0, v0x60000003f570_0;  1 drivers
v0x60000003fc30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139e00 .functor MUXZ 1, o0x7fb80aa0efa8, v0x60000003f570_0, L_0x600000135220, C4<>;
L_0x600000139ea0 .functor MUXZ 1, o0x7fb80aa0efd8, v0x60000003f570_0, L_0x600000135c20, C4<>;
S_0x7fb80a7dc870 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dc700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003f330_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003f3c0_0 .net "d", 0 0, L_0x60000013ab20;  alias, 1 drivers
v0x60000003f450_0 .net "q", 0 0, v0x60000003f570_0;  alias, 1 drivers
v0x60000003f4e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000003f570_0 .var "state", 0 0;
v0x60000003f600_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dc9e0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000030090_0 .net8 "Bitline1", 0 0, p0x7fb80aa0f308;  1 drivers, strength-aware
v0x600000030120_0 .net8 "Bitline2", 0 0, p0x7fb80aa0f338;  1 drivers, strength-aware
v0x6000000301b0_0 .net "D", 0 0, L_0x60000013abc0;  1 drivers
v0x600000030240_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x6000000302d0_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x600000030360_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0f368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000303f0_0 name=_ivl_0
o0x7fb80aa0f398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000030480_0 name=_ivl_4
v0x600000030510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000305a0_0 .net "dffOut", 0 0, v0x60000003ff00_0;  1 drivers
v0x600000030630_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000139f40 .functor MUXZ 1, o0x7fb80aa0f368, v0x60000003ff00_0, L_0x600000135220, C4<>;
L_0x600000139fe0 .functor MUXZ 1, o0x7fb80aa0f398, v0x60000003ff00_0, L_0x600000135c20, C4<>;
S_0x7fb80a7dcb50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dc9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003fcc0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x60000003fd50_0 .net "d", 0 0, L_0x60000013abc0;  alias, 1 drivers
v0x60000003fde0_0 .net "q", 0 0, v0x60000003ff00_0;  alias, 1 drivers
v0x60000003fe70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000003ff00_0 .var "state", 0 0;
v0x600000030000_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dccc0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000030a20_0 .net8 "Bitline1", 0 0, p0x7fb80aa0f6c8;  1 drivers, strength-aware
v0x600000030ab0_0 .net8 "Bitline2", 0 0, p0x7fb80aa0f6f8;  1 drivers, strength-aware
v0x600000030b40_0 .net "D", 0 0, L_0x60000013ac60;  1 drivers
v0x600000030bd0_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x600000030c60_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x600000030cf0_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0f728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000030d80_0 name=_ivl_0
o0x7fb80aa0f758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000030e10_0 name=_ivl_4
v0x600000030ea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000030f30_0 .net "dffOut", 0 0, v0x600000030900_0;  1 drivers
v0x600000030fc0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013a080 .functor MUXZ 1, o0x7fb80aa0f728, v0x600000030900_0, L_0x600000135220, C4<>;
L_0x60000013a120 .functor MUXZ 1, o0x7fb80aa0f758, v0x600000030900_0, L_0x600000135c20, C4<>;
S_0x7fb80a7dce30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dccc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000306c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000030750_0 .net "d", 0 0, L_0x60000013ac60;  alias, 1 drivers
v0x6000000307e0_0 .net "q", 0 0, v0x600000030900_0;  alias, 1 drivers
v0x600000030870_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000030900_0 .var "state", 0 0;
v0x600000030990_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dcfa0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000313b0_0 .net8 "Bitline1", 0 0, p0x7fb80aa0fa88;  1 drivers, strength-aware
v0x600000031440_0 .net8 "Bitline2", 0 0, p0x7fb80aa0fab8;  1 drivers, strength-aware
v0x6000000314d0_0 .net "D", 0 0, L_0x60000013ad00;  1 drivers
v0x600000031560_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x6000000315f0_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x600000031680_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0fae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000031710_0 name=_ivl_0
o0x7fb80aa0fb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000317a0_0 name=_ivl_4
v0x600000031830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000318c0_0 .net "dffOut", 0 0, v0x600000031290_0;  1 drivers
v0x600000031950_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013a1c0 .functor MUXZ 1, o0x7fb80aa0fae8, v0x600000031290_0, L_0x600000135220, C4<>;
L_0x60000013a260 .functor MUXZ 1, o0x7fb80aa0fb18, v0x600000031290_0, L_0x600000135c20, C4<>;
S_0x7fb80a7dd110 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dcfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000031050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000310e0_0 .net "d", 0 0, L_0x60000013ad00;  alias, 1 drivers
v0x600000031170_0 .net "q", 0 0, v0x600000031290_0;  alias, 1 drivers
v0x600000031200_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000031290_0 .var "state", 0 0;
v0x600000031320_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dd280 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7d8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000031d40_0 .net8 "Bitline1", 0 0, p0x7fb80aa0fe48;  1 drivers, strength-aware
v0x600000031dd0_0 .net8 "Bitline2", 0 0, p0x7fb80aa0fe78;  1 drivers, strength-aware
v0x600000031e60_0 .net "D", 0 0, L_0x60000013ada0;  1 drivers
v0x600000031ef0_0 .net "ReadEnable1", 0 0, L_0x600000135220;  alias, 1 drivers
v0x600000031f80_0 .net "ReadEnable2", 0 0, L_0x600000135c20;  alias, 1 drivers
v0x600000032010_0 .net "WriteEnable", 0 0, L_0x600000134820;  alias, 1 drivers
o0x7fb80aa0fea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000320a0_0 name=_ivl_0
o0x7fb80aa0fed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000032130_0 name=_ivl_4
v0x6000000321c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000032250_0 .net "dffOut", 0 0, v0x600000031c20_0;  1 drivers
v0x6000000322e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013a300 .functor MUXZ 1, o0x7fb80aa0fea8, v0x600000031c20_0, L_0x600000135220, C4<>;
L_0x60000013a3a0 .functor MUXZ 1, o0x7fb80aa0fed8, v0x600000031c20_0, L_0x600000135c20, C4<>;
S_0x7fb80a7dd3f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dd280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000319e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000031a70_0 .net "d", 0 0, L_0x60000013ada0;  alias, 1 drivers
v0x600000031b00_0 .net "q", 0 0, v0x600000031c20_0;  alias, 1 drivers
v0x600000031b90_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000031c20_0 .var "state", 0 0;
v0x600000031cb0_0 .net "wen", 0 0, L_0x600000134820;  alias, 1 drivers
S_0x7fb80a7dbf40 .scope module, "regArray[12]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000cf9f0_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x6000000cfa80_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x6000000cfb10_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x6000000cfba0_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  1 drivers
v0x6000000cfc30_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  1 drivers
v0x6000000cfcc0_0 .net "WriteReg", 0 0, L_0x6000001348c0;  1 drivers
v0x6000000cfd50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cfde0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013c280 .part L_0x600000131720, 0, 1;
L_0x60000013c320 .part L_0x600000131720, 1, 1;
L_0x60000013c3c0 .part L_0x600000131720, 2, 1;
L_0x60000013c460 .part L_0x600000131720, 3, 1;
L_0x60000013c500 .part L_0x600000131720, 4, 1;
L_0x60000013c5a0 .part L_0x600000131720, 5, 1;
L_0x60000013c640 .part L_0x600000131720, 6, 1;
L_0x60000013c6e0 .part L_0x600000131720, 7, 1;
L_0x60000013c780 .part L_0x600000131720, 8, 1;
L_0x60000013c820 .part L_0x600000131720, 9, 1;
L_0x60000013c8c0 .part L_0x600000131720, 10, 1;
L_0x60000013c960 .part L_0x600000131720, 11, 1;
L_0x60000013ca00 .part L_0x600000131720, 12, 1;
L_0x60000013caa0 .part L_0x600000131720, 13, 1;
L_0x60000013cb40 .part L_0x600000131720, 14, 1;
L_0x60000013cbe0 .part L_0x600000131720, 15, 1;
p0x7fb80aa103b8 .port I0x60000300f340, L_0x60000013ae40;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa103b8;
p0x7fb80aa107d8 .port I0x60000300f340, L_0x60000013af80;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa107d8;
p0x7fb80aa10b98 .port I0x60000300f340, L_0x60000013b0c0;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa10b98;
p0x7fb80aa10f58 .port I0x60000300f340, L_0x60000013b200;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa10f58;
p0x7fb80aa11318 .port I0x60000300f340, L_0x60000013b340;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa11318;
p0x7fb80aa116d8 .port I0x60000300f340, L_0x60000013b480;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa116d8;
p0x7fb80aa11a98 .port I0x60000300f340, L_0x60000013b5c0;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa11a98;
p0x7fb80aa11e58 .port I0x60000300f340, L_0x60000013b700;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa11e58;
p0x7fb80aa12218 .port I0x60000300f340, L_0x60000013b840;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa12218;
p0x7fb80aa125d8 .port I0x60000300f340, L_0x60000013b980;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa125d8;
p0x7fb80aa12998 .port I0x60000300f340, L_0x60000013bac0;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa12998;
p0x7fb80aa12d58 .port I0x60000300f340, L_0x60000013bc00;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa12d58;
p0x7fb80aa13118 .port I0x60000300f340, L_0x60000013bd40;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa13118;
p0x7fb80aa134d8 .port I0x60000300f340, L_0x60000013be80;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa134d8;
p0x7fb80aa13898 .port I0x60000300f340, L_0x60000013c000;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa13898;
p0x7fb80aa13c58 .port I0x60000300f340, L_0x60000013c140;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa13c58;
p0x7fb80aa103e8 .port I0x60000300bc00, L_0x60000013aee0;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa103e8;
p0x7fb80aa10808 .port I0x60000300bc00, L_0x60000013b020;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa10808;
p0x7fb80aa10bc8 .port I0x60000300bc00, L_0x60000013b160;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa10bc8;
p0x7fb80aa10f88 .port I0x60000300bc00, L_0x60000013b2a0;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa10f88;
p0x7fb80aa11348 .port I0x60000300bc00, L_0x60000013b3e0;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa11348;
p0x7fb80aa11708 .port I0x60000300bc00, L_0x60000013b520;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa11708;
p0x7fb80aa11ac8 .port I0x60000300bc00, L_0x60000013b660;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa11ac8;
p0x7fb80aa11e88 .port I0x60000300bc00, L_0x60000013b7a0;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa11e88;
p0x7fb80aa12248 .port I0x60000300bc00, L_0x60000013b8e0;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa12248;
p0x7fb80aa12608 .port I0x60000300bc00, L_0x60000013ba20;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa12608;
p0x7fb80aa129c8 .port I0x60000300bc00, L_0x60000013bb60;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa129c8;
p0x7fb80aa12d88 .port I0x60000300bc00, L_0x60000013bca0;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa12d88;
p0x7fb80aa13148 .port I0x60000300bc00, L_0x60000013bde0;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa13148;
p0x7fb80aa13508 .port I0x60000300bc00, L_0x60000013bf20;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa13508;
p0x7fb80aa138c8 .port I0x60000300bc00, L_0x60000013c0a0;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa138c8;
p0x7fb80aa13c88 .port I0x60000300bc00, L_0x60000013c1e0;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa13c88;
S_0x7fb80a7dd960 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000032b50_0 .net8 "Bitline1", 0 0, p0x7fb80aa103b8;  1 drivers, strength-aware
v0x600000032be0_0 .net8 "Bitline2", 0 0, p0x7fb80aa103e8;  1 drivers, strength-aware
v0x600000032c70_0 .net "D", 0 0, L_0x60000013c280;  1 drivers
v0x600000032d00_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x600000032d90_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x600000032e20_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa10478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000032eb0_0 name=_ivl_0
o0x7fb80aa104a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000032f40_0 name=_ivl_4
v0x600000032fd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000033060_0 .net "dffOut", 0 0, v0x600000032a30_0;  1 drivers
v0x6000000330f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013ae40 .functor MUXZ 1, o0x7fb80aa10478, v0x600000032a30_0, L_0x6000001352c0, C4<>;
L_0x60000013aee0 .functor MUXZ 1, o0x7fb80aa104a8, v0x600000032a30_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7ddad0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dd960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000327f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000032880_0 .net "d", 0 0, L_0x60000013c280;  alias, 1 drivers
v0x600000032910_0 .net "q", 0 0, v0x600000032a30_0;  alias, 1 drivers
v0x6000000329a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000032a30_0 .var "state", 0 0;
v0x600000032ac0_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7ddc40 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000334e0_0 .net8 "Bitline1", 0 0, p0x7fb80aa107d8;  1 drivers, strength-aware
v0x600000033570_0 .net8 "Bitline2", 0 0, p0x7fb80aa10808;  1 drivers, strength-aware
v0x600000033600_0 .net "D", 0 0, L_0x60000013c320;  1 drivers
v0x600000033690_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x600000033720_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x6000000337b0_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa10838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000033840_0 name=_ivl_0
o0x7fb80aa10868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000338d0_0 name=_ivl_4
v0x600000033960_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000339f0_0 .net "dffOut", 0 0, v0x6000000333c0_0;  1 drivers
v0x600000033a80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013af80 .functor MUXZ 1, o0x7fb80aa10838, v0x6000000333c0_0, L_0x6000001352c0, C4<>;
L_0x60000013b020 .functor MUXZ 1, o0x7fb80aa10868, v0x6000000333c0_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7dddb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ddc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000033180_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000033210_0 .net "d", 0 0, L_0x60000013c320;  alias, 1 drivers
v0x6000000332a0_0 .net "q", 0 0, v0x6000000333c0_0;  alias, 1 drivers
v0x600000033330_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000333c0_0 .var "state", 0 0;
v0x600000033450_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7ddf20 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000033e70_0 .net8 "Bitline1", 0 0, p0x7fb80aa10b98;  1 drivers, strength-aware
v0x600000033f00_0 .net8 "Bitline2", 0 0, p0x7fb80aa10bc8;  1 drivers, strength-aware
v0x600000034000_0 .net "D", 0 0, L_0x60000013c3c0;  1 drivers
v0x600000034090_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x600000034120_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x6000000341b0_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa10bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000034240_0 name=_ivl_0
o0x7fb80aa10c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000342d0_0 name=_ivl_4
v0x600000034360_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000343f0_0 .net "dffOut", 0 0, v0x600000033d50_0;  1 drivers
v0x600000034480_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013b0c0 .functor MUXZ 1, o0x7fb80aa10bf8, v0x600000033d50_0, L_0x6000001352c0, C4<>;
L_0x60000013b160 .functor MUXZ 1, o0x7fb80aa10c28, v0x600000033d50_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7de090 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ddf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000033b10_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000033ba0_0 .net "d", 0 0, L_0x60000013c3c0;  alias, 1 drivers
v0x600000033c30_0 .net "q", 0 0, v0x600000033d50_0;  alias, 1 drivers
v0x600000033cc0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000033d50_0 .var "state", 0 0;
v0x600000033de0_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7de200 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000034870_0 .net8 "Bitline1", 0 0, p0x7fb80aa10f58;  1 drivers, strength-aware
v0x600000034900_0 .net8 "Bitline2", 0 0, p0x7fb80aa10f88;  1 drivers, strength-aware
v0x600000034990_0 .net "D", 0 0, L_0x60000013c460;  1 drivers
v0x600000034a20_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x600000034ab0_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x600000034b40_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa10fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000034bd0_0 name=_ivl_0
o0x7fb80aa10fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000034c60_0 name=_ivl_4
v0x600000034cf0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000034d80_0 .net "dffOut", 0 0, v0x600000034750_0;  1 drivers
v0x600000034e10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013b200 .functor MUXZ 1, o0x7fb80aa10fb8, v0x600000034750_0, L_0x6000001352c0, C4<>;
L_0x60000013b2a0 .functor MUXZ 1, o0x7fb80aa10fe8, v0x600000034750_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7de370 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7de200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000034510_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000345a0_0 .net "d", 0 0, L_0x60000013c460;  alias, 1 drivers
v0x600000034630_0 .net "q", 0 0, v0x600000034750_0;  alias, 1 drivers
v0x6000000346c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000034750_0 .var "state", 0 0;
v0x6000000347e0_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7de4e0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000021c480_0 .net8 "Bitline1", 0 0, p0x7fb80aa11318;  1 drivers, strength-aware
v0x60000021c510_0 .net8 "Bitline2", 0 0, p0x7fb80aa11348;  1 drivers, strength-aware
v0x60000021c240_0 .net "D", 0 0, L_0x60000013c500;  1 drivers
v0x60000021c2d0_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x60000021c090_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x60000021c120_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa11378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c8000_0 name=_ivl_0
o0x7fb80aa113a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c8090_0 name=_ivl_4
v0x6000000c8120_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c81b0_0 .net "dffOut", 0 0, v0x60000021c630_0;  1 drivers
v0x6000000c8240_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013b340 .functor MUXZ 1, o0x7fb80aa11378, v0x60000021c630_0, L_0x6000001352c0, C4<>;
L_0x60000013b3e0 .functor MUXZ 1, o0x7fb80aa113a8, v0x60000021c630_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7de650 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7de4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000034ea0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000034f30_0 .net "d", 0 0, L_0x60000013c500;  alias, 1 drivers
v0x600000034fc0_0 .net "q", 0 0, v0x60000021c630_0;  alias, 1 drivers
v0x60000021c900_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x60000021c630_0 .var "state", 0 0;
v0x60000021c6c0_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a3516b0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000353b0_0 .net8 "Bitline1", 0 0, p0x7fb80aa116d8;  1 drivers, strength-aware
v0x600000035440_0 .net8 "Bitline2", 0 0, p0x7fb80aa11708;  1 drivers, strength-aware
v0x6000000354d0_0 .net "D", 0 0, L_0x60000013c5a0;  1 drivers
v0x600000035560_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x6000000355f0_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x600000035680_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa11738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000035710_0 name=_ivl_0
o0x7fb80aa11768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000357a0_0 name=_ivl_4
v0x600000035830_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000358c0_0 .net "dffOut", 0 0, v0x600000035290_0;  1 drivers
v0x600000035950_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013b480 .functor MUXZ 1, o0x7fb80aa11738, v0x600000035290_0, L_0x6000001352c0, C4<>;
L_0x60000013b520 .functor MUXZ 1, o0x7fb80aa11768, v0x600000035290_0, L_0x600000135cc0, C4<>;
S_0x7fb80a34f180 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a3516b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000035050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000350e0_0 .net "d", 0 0, L_0x60000013c5a0;  alias, 1 drivers
v0x600000035170_0 .net "q", 0 0, v0x600000035290_0;  alias, 1 drivers
v0x600000035200_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000035290_0 .var "state", 0 0;
v0x600000035320_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7de7c0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000035d40_0 .net8 "Bitline1", 0 0, p0x7fb80aa11a98;  1 drivers, strength-aware
v0x600000035dd0_0 .net8 "Bitline2", 0 0, p0x7fb80aa11ac8;  1 drivers, strength-aware
v0x600000035e60_0 .net "D", 0 0, L_0x60000013c640;  1 drivers
v0x600000035ef0_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x600000035f80_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x600000036010_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa11af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000360a0_0 name=_ivl_0
o0x7fb80aa11b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000036130_0 name=_ivl_4
v0x6000000361c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000036250_0 .net "dffOut", 0 0, v0x600000035c20_0;  1 drivers
v0x6000000362e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013b5c0 .functor MUXZ 1, o0x7fb80aa11af8, v0x600000035c20_0, L_0x6000001352c0, C4<>;
L_0x60000013b660 .functor MUXZ 1, o0x7fb80aa11b28, v0x600000035c20_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7de930 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7de7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000359e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000035a70_0 .net "d", 0 0, L_0x60000013c640;  alias, 1 drivers
v0x600000035b00_0 .net "q", 0 0, v0x600000035c20_0;  alias, 1 drivers
v0x600000035b90_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000035c20_0 .var "state", 0 0;
v0x600000035cb0_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7deaa0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000366d0_0 .net8 "Bitline1", 0 0, p0x7fb80aa11e58;  1 drivers, strength-aware
v0x600000036760_0 .net8 "Bitline2", 0 0, p0x7fb80aa11e88;  1 drivers, strength-aware
v0x6000000367f0_0 .net "D", 0 0, L_0x60000013c6e0;  1 drivers
v0x600000036880_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x600000036910_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x6000000369a0_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa11eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000036a30_0 name=_ivl_0
o0x7fb80aa11ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000036ac0_0 name=_ivl_4
v0x600000036b50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000036be0_0 .net "dffOut", 0 0, v0x6000000365b0_0;  1 drivers
v0x600000036c70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013b700 .functor MUXZ 1, o0x7fb80aa11eb8, v0x6000000365b0_0, L_0x6000001352c0, C4<>;
L_0x60000013b7a0 .functor MUXZ 1, o0x7fb80aa11ee8, v0x6000000365b0_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7dec10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7deaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000036370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000036400_0 .net "d", 0 0, L_0x60000013c6e0;  alias, 1 drivers
v0x600000036490_0 .net "q", 0 0, v0x6000000365b0_0;  alias, 1 drivers
v0x600000036520_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000365b0_0 .var "state", 0 0;
v0x600000036640_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7ded80 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000037060_0 .net8 "Bitline1", 0 0, p0x7fb80aa12218;  1 drivers, strength-aware
v0x6000000370f0_0 .net8 "Bitline2", 0 0, p0x7fb80aa12248;  1 drivers, strength-aware
v0x600000037180_0 .net "D", 0 0, L_0x60000013c780;  1 drivers
v0x600000037210_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x6000000372a0_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x600000037330_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa12278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000373c0_0 name=_ivl_0
o0x7fb80aa122a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000037450_0 name=_ivl_4
v0x6000000374e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000037570_0 .net "dffOut", 0 0, v0x600000036f40_0;  1 drivers
v0x600000037600_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013b840 .functor MUXZ 1, o0x7fb80aa12278, v0x600000036f40_0, L_0x6000001352c0, C4<>;
L_0x60000013b8e0 .functor MUXZ 1, o0x7fb80aa122a8, v0x600000036f40_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7deef0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7ded80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000036d00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000036d90_0 .net "d", 0 0, L_0x60000013c780;  alias, 1 drivers
v0x600000036e20_0 .net "q", 0 0, v0x600000036f40_0;  alias, 1 drivers
v0x600000036eb0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x600000036f40_0 .var "state", 0 0;
v0x600000036fd0_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7df260 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000379f0_0 .net8 "Bitline1", 0 0, p0x7fb80aa125d8;  1 drivers, strength-aware
v0x600000037a80_0 .net8 "Bitline2", 0 0, p0x7fb80aa12608;  1 drivers, strength-aware
v0x600000037b10_0 .net "D", 0 0, L_0x60000013c820;  1 drivers
v0x600000037ba0_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x600000037c30_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x600000037cc0_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa12638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000037d50_0 name=_ivl_0
o0x7fb80aa12668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000037de0_0 name=_ivl_4
v0x600000037e70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000037f00_0 .net "dffOut", 0 0, v0x6000000378d0_0;  1 drivers
v0x6000000cc000_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013b980 .functor MUXZ 1, o0x7fb80aa12638, v0x6000000378d0_0, L_0x6000001352c0, C4<>;
L_0x60000013ba20 .functor MUXZ 1, o0x7fb80aa12668, v0x6000000378d0_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7df3d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7df260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000037690_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x600000037720_0 .net "d", 0 0, L_0x60000013c820;  alias, 1 drivers
v0x6000000377b0_0 .net "q", 0 0, v0x6000000378d0_0;  alias, 1 drivers
v0x600000037840_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000378d0_0 .var "state", 0 0;
v0x600000037960_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7df540 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cc3f0_0 .net8 "Bitline1", 0 0, p0x7fb80aa12998;  1 drivers, strength-aware
v0x6000000cc480_0 .net8 "Bitline2", 0 0, p0x7fb80aa129c8;  1 drivers, strength-aware
v0x6000000cc510_0 .net "D", 0 0, L_0x60000013c8c0;  1 drivers
v0x6000000cc5a0_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x6000000cc630_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x6000000cc6c0_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa129f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cc750_0 name=_ivl_0
o0x7fb80aa12a28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cc7e0_0 name=_ivl_4
v0x6000000cc870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cc900_0 .net "dffOut", 0 0, v0x6000000cc2d0_0;  1 drivers
v0x6000000cc990_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013bac0 .functor MUXZ 1, o0x7fb80aa129f8, v0x6000000cc2d0_0, L_0x6000001352c0, C4<>;
L_0x60000013bb60 .functor MUXZ 1, o0x7fb80aa12a28, v0x6000000cc2d0_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7df6b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7df540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cc090_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cc120_0 .net "d", 0 0, L_0x60000013c8c0;  alias, 1 drivers
v0x6000000cc1b0_0 .net "q", 0 0, v0x6000000cc2d0_0;  alias, 1 drivers
v0x6000000cc240_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000cc2d0_0 .var "state", 0 0;
v0x6000000cc360_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7df820 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ccd80_0 .net8 "Bitline1", 0 0, p0x7fb80aa12d58;  1 drivers, strength-aware
v0x6000000cce10_0 .net8 "Bitline2", 0 0, p0x7fb80aa12d88;  1 drivers, strength-aware
v0x6000000ccea0_0 .net "D", 0 0, L_0x60000013c960;  1 drivers
v0x6000000ccf30_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x6000000ccfc0_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x6000000cd050_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa12db8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cd0e0_0 name=_ivl_0
o0x7fb80aa12de8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cd170_0 name=_ivl_4
v0x6000000cd200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cd290_0 .net "dffOut", 0 0, v0x6000000ccc60_0;  1 drivers
v0x6000000cd320_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013bc00 .functor MUXZ 1, o0x7fb80aa12db8, v0x6000000ccc60_0, L_0x6000001352c0, C4<>;
L_0x60000013bca0 .functor MUXZ 1, o0x7fb80aa12de8, v0x6000000ccc60_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7df990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7df820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cca20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ccab0_0 .net "d", 0 0, L_0x60000013c960;  alias, 1 drivers
v0x6000000ccb40_0 .net "q", 0 0, v0x6000000ccc60_0;  alias, 1 drivers
v0x6000000ccbd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000ccc60_0 .var "state", 0 0;
v0x6000000cccf0_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7dfb00 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cd710_0 .net8 "Bitline1", 0 0, p0x7fb80aa13118;  1 drivers, strength-aware
v0x6000000cd7a0_0 .net8 "Bitline2", 0 0, p0x7fb80aa13148;  1 drivers, strength-aware
v0x6000000cd830_0 .net "D", 0 0, L_0x60000013ca00;  1 drivers
v0x6000000cd8c0_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x6000000cd950_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x6000000cd9e0_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa13178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cda70_0 name=_ivl_0
o0x7fb80aa131a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cdb00_0 name=_ivl_4
v0x6000000cdb90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cdc20_0 .net "dffOut", 0 0, v0x6000000cd5f0_0;  1 drivers
v0x6000000cdcb0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013bd40 .functor MUXZ 1, o0x7fb80aa13178, v0x6000000cd5f0_0, L_0x6000001352c0, C4<>;
L_0x60000013bde0 .functor MUXZ 1, o0x7fb80aa131a8, v0x6000000cd5f0_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7dfc70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dfb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cd3b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cd440_0 .net "d", 0 0, L_0x60000013ca00;  alias, 1 drivers
v0x6000000cd4d0_0 .net "q", 0 0, v0x6000000cd5f0_0;  alias, 1 drivers
v0x6000000cd560_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000cd5f0_0 .var "state", 0 0;
v0x6000000cd680_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7dfde0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ce0a0_0 .net8 "Bitline1", 0 0, p0x7fb80aa134d8;  1 drivers, strength-aware
v0x6000000ce130_0 .net8 "Bitline2", 0 0, p0x7fb80aa13508;  1 drivers, strength-aware
v0x6000000ce1c0_0 .net "D", 0 0, L_0x60000013caa0;  1 drivers
v0x6000000ce250_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x6000000ce2e0_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x6000000ce370_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa13538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ce400_0 name=_ivl_0
o0x7fb80aa13568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ce490_0 name=_ivl_4
v0x6000000ce520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ce5b0_0 .net "dffOut", 0 0, v0x6000000cdf80_0;  1 drivers
v0x6000000ce640_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013be80 .functor MUXZ 1, o0x7fb80aa13538, v0x6000000cdf80_0, L_0x6000001352c0, C4<>;
L_0x60000013bf20 .functor MUXZ 1, o0x7fb80aa13568, v0x6000000cdf80_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7dff50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7dfde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cdd40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cddd0_0 .net "d", 0 0, L_0x60000013caa0;  alias, 1 drivers
v0x6000000cde60_0 .net "q", 0 0, v0x6000000cdf80_0;  alias, 1 drivers
v0x6000000cdef0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000cdf80_0 .var "state", 0 0;
v0x6000000ce010_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7e00c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cea30_0 .net8 "Bitline1", 0 0, p0x7fb80aa13898;  1 drivers, strength-aware
v0x6000000ceac0_0 .net8 "Bitline2", 0 0, p0x7fb80aa138c8;  1 drivers, strength-aware
v0x6000000ceb50_0 .net "D", 0 0, L_0x60000013cb40;  1 drivers
v0x6000000cebe0_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x6000000cec70_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x6000000ced00_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa138f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ced90_0 name=_ivl_0
o0x7fb80aa13928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cee20_0 name=_ivl_4
v0x6000000ceeb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cef40_0 .net "dffOut", 0 0, v0x6000000ce910_0;  1 drivers
v0x6000000cefd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013c000 .functor MUXZ 1, o0x7fb80aa138f8, v0x6000000ce910_0, L_0x6000001352c0, C4<>;
L_0x60000013c0a0 .functor MUXZ 1, o0x7fb80aa13928, v0x6000000ce910_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7e0230 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e00c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000ce6d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ce760_0 .net "d", 0 0, L_0x60000013cb40;  alias, 1 drivers
v0x6000000ce7f0_0 .net "q", 0 0, v0x6000000ce910_0;  alias, 1 drivers
v0x6000000ce880_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000ce910_0 .var "state", 0 0;
v0x6000000ce9a0_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7e03a0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7dbf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cf3c0_0 .net8 "Bitline1", 0 0, p0x7fb80aa13c58;  1 drivers, strength-aware
v0x6000000cf450_0 .net8 "Bitline2", 0 0, p0x7fb80aa13c88;  1 drivers, strength-aware
v0x6000000cf4e0_0 .net "D", 0 0, L_0x60000013cbe0;  1 drivers
v0x6000000cf570_0 .net "ReadEnable1", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x6000000cf600_0 .net "ReadEnable2", 0 0, L_0x600000135cc0;  alias, 1 drivers
v0x6000000cf690_0 .net "WriteEnable", 0 0, L_0x6000001348c0;  alias, 1 drivers
o0x7fb80aa13cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cf720_0 name=_ivl_0
o0x7fb80aa13ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cf7b0_0 name=_ivl_4
v0x6000000cf840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cf8d0_0 .net "dffOut", 0 0, v0x6000000cf2a0_0;  1 drivers
v0x6000000cf960_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013c140 .functor MUXZ 1, o0x7fb80aa13cb8, v0x6000000cf2a0_0, L_0x6000001352c0, C4<>;
L_0x60000013c1e0 .functor MUXZ 1, o0x7fb80aa13ce8, v0x6000000cf2a0_0, L_0x600000135cc0, C4<>;
S_0x7fb80a7e0510 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e03a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cf060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cf0f0_0 .net "d", 0 0, L_0x60000013cbe0;  alias, 1 drivers
v0x6000000cf180_0 .net "q", 0 0, v0x6000000cf2a0_0;  alias, 1 drivers
v0x6000000cf210_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000cf2a0_0 .var "state", 0 0;
v0x6000000cf330_0 .net "wen", 0 0, L_0x6000001348c0;  alias, 1 drivers
S_0x7fb80a7df060 .scope module, "regArray[13]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000d98c0_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x6000000d9950_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x6000000d99e0_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x6000000d9a70_0 .net "ReadEnable1", 0 0, L_0x600000135360;  1 drivers
v0x6000000d9b00_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  1 drivers
v0x6000000d9b90_0 .net "WriteReg", 0 0, L_0x600000134960;  1 drivers
v0x6000000d9c20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d9cb0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013e080 .part L_0x600000131720, 0, 1;
L_0x60000013e120 .part L_0x600000131720, 1, 1;
L_0x60000013e1c0 .part L_0x600000131720, 2, 1;
L_0x60000013e260 .part L_0x600000131720, 3, 1;
L_0x60000013e300 .part L_0x600000131720, 4, 1;
L_0x60000013e3a0 .part L_0x600000131720, 5, 1;
L_0x60000013e440 .part L_0x600000131720, 6, 1;
L_0x60000013e4e0 .part L_0x600000131720, 7, 1;
L_0x60000013e580 .part L_0x600000131720, 8, 1;
L_0x60000013e620 .part L_0x600000131720, 9, 1;
L_0x60000013e6c0 .part L_0x600000131720, 10, 1;
L_0x60000013e760 .part L_0x600000131720, 11, 1;
L_0x60000013e800 .part L_0x600000131720, 12, 1;
L_0x60000013e8a0 .part L_0x600000131720, 13, 1;
L_0x60000013e940 .part L_0x600000131720, 14, 1;
L_0x60000013e9e0 .part L_0x600000131720, 15, 1;
p0x7fb80aa141c8 .port I0x60000300f340, L_0x60000013cc80;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa141c8;
p0x7fb80aa145e8 .port I0x60000300f340, L_0x60000013cdc0;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa145e8;
p0x7fb80aa149a8 .port I0x60000300f340, L_0x60000013cf00;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa149a8;
p0x7fb80aa14d68 .port I0x60000300f340, L_0x60000013d040;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa14d68;
p0x7fb80aa15128 .port I0x60000300f340, L_0x60000013d180;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa15128;
p0x7fb80aa154e8 .port I0x60000300f340, L_0x60000013d2c0;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa154e8;
p0x7fb80aa158a8 .port I0x60000300f340, L_0x60000013d400;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa158a8;
p0x7fb80aa15c68 .port I0x60000300f340, L_0x60000013d540;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa15c68;
p0x7fb80aa16028 .port I0x60000300f340, L_0x60000013d680;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa16028;
p0x7fb80aa163e8 .port I0x60000300f340, L_0x60000013d7c0;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa163e8;
p0x7fb80aa167a8 .port I0x60000300f340, L_0x60000013d900;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa167a8;
p0x7fb80aa16b68 .port I0x60000300f340, L_0x60000013da40;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa16b68;
p0x7fb80aa16f28 .port I0x60000300f340, L_0x60000013db80;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa16f28;
p0x7fb80aa172e8 .port I0x60000300f340, L_0x60000013dcc0;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa172e8;
p0x7fb80aa176a8 .port I0x60000300f340, L_0x60000013de00;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa176a8;
p0x7fb80aa17a68 .port I0x60000300f340, L_0x60000013df40;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa17a68;
p0x7fb80aa141f8 .port I0x60000300bc00, L_0x60000013cd20;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa141f8;
p0x7fb80aa14618 .port I0x60000300bc00, L_0x60000013ce60;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa14618;
p0x7fb80aa149d8 .port I0x60000300bc00, L_0x60000013cfa0;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa149d8;
p0x7fb80aa14d98 .port I0x60000300bc00, L_0x60000013d0e0;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa14d98;
p0x7fb80aa15158 .port I0x60000300bc00, L_0x60000013d220;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa15158;
p0x7fb80aa15518 .port I0x60000300bc00, L_0x60000013d360;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa15518;
p0x7fb80aa158d8 .port I0x60000300bc00, L_0x60000013d4a0;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa158d8;
p0x7fb80aa15c98 .port I0x60000300bc00, L_0x60000013d5e0;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa15c98;
p0x7fb80aa16058 .port I0x60000300bc00, L_0x60000013d720;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa16058;
p0x7fb80aa16418 .port I0x60000300bc00, L_0x60000013d860;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa16418;
p0x7fb80aa167d8 .port I0x60000300bc00, L_0x60000013d9a0;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa167d8;
p0x7fb80aa16b98 .port I0x60000300bc00, L_0x60000013dae0;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa16b98;
p0x7fb80aa16f58 .port I0x60000300bc00, L_0x60000013dc20;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa16f58;
p0x7fb80aa17318 .port I0x60000300bc00, L_0x60000013dd60;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa17318;
p0x7fb80aa176d8 .port I0x60000300bc00, L_0x60000013dea0;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa176d8;
p0x7fb80aa17a98 .port I0x60000300bc00, L_0x60000013dfe0;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa17a98;
S_0x7fb80a7e0a80 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c0240_0 .net8 "Bitline1", 0 0, p0x7fb80aa141c8;  1 drivers, strength-aware
v0x6000000c02d0_0 .net8 "Bitline2", 0 0, p0x7fb80aa141f8;  1 drivers, strength-aware
v0x6000000c0360_0 .net "D", 0 0, L_0x60000013e080;  1 drivers
v0x6000000c03f0_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c0480_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c0510_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa14288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c05a0_0 name=_ivl_0
o0x7fb80aa142b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c0630_0 name=_ivl_4
v0x6000000c06c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c0750_0 .net "dffOut", 0 0, v0x6000000c0120_0;  1 drivers
v0x6000000c07e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013cc80 .functor MUXZ 1, o0x7fb80aa14288, v0x6000000c0120_0, L_0x600000135360, C4<>;
L_0x60000013cd20 .functor MUXZ 1, o0x7fb80aa142b8, v0x6000000c0120_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e0bf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e0a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cfe70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000cff00_0 .net "d", 0 0, L_0x60000013e080;  alias, 1 drivers
v0x6000000c0000_0 .net "q", 0 0, v0x6000000c0120_0;  alias, 1 drivers
v0x6000000c0090_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c0120_0 .var "state", 0 0;
v0x6000000c01b0_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e0d60 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c0bd0_0 .net8 "Bitline1", 0 0, p0x7fb80aa145e8;  1 drivers, strength-aware
v0x6000000c0c60_0 .net8 "Bitline2", 0 0, p0x7fb80aa14618;  1 drivers, strength-aware
v0x6000000c0cf0_0 .net "D", 0 0, L_0x60000013e120;  1 drivers
v0x6000000c0d80_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c0e10_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c0ea0_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa14648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c0f30_0 name=_ivl_0
o0x7fb80aa14678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c0fc0_0 name=_ivl_4
v0x6000000c1050_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c10e0_0 .net "dffOut", 0 0, v0x6000000c0ab0_0;  1 drivers
v0x6000000c1170_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013cdc0 .functor MUXZ 1, o0x7fb80aa14648, v0x6000000c0ab0_0, L_0x600000135360, C4<>;
L_0x60000013ce60 .functor MUXZ 1, o0x7fb80aa14678, v0x6000000c0ab0_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e0ed0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c0870_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c0900_0 .net "d", 0 0, L_0x60000013e120;  alias, 1 drivers
v0x6000000c0990_0 .net "q", 0 0, v0x6000000c0ab0_0;  alias, 1 drivers
v0x6000000c0a20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c0ab0_0 .var "state", 0 0;
v0x6000000c0b40_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e1040 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c1560_0 .net8 "Bitline1", 0 0, p0x7fb80aa149a8;  1 drivers, strength-aware
v0x6000000c15f0_0 .net8 "Bitline2", 0 0, p0x7fb80aa149d8;  1 drivers, strength-aware
v0x6000000c1680_0 .net "D", 0 0, L_0x60000013e1c0;  1 drivers
v0x6000000c1710_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c17a0_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c1830_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa14a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c18c0_0 name=_ivl_0
o0x7fb80aa14a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c1950_0 name=_ivl_4
v0x6000000c19e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c1a70_0 .net "dffOut", 0 0, v0x6000000c1440_0;  1 drivers
v0x6000000c1b00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013cf00 .functor MUXZ 1, o0x7fb80aa14a08, v0x6000000c1440_0, L_0x600000135360, C4<>;
L_0x60000013cfa0 .functor MUXZ 1, o0x7fb80aa14a38, v0x6000000c1440_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e11b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e1040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c1200_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c1290_0 .net "d", 0 0, L_0x60000013e1c0;  alias, 1 drivers
v0x6000000c1320_0 .net "q", 0 0, v0x6000000c1440_0;  alias, 1 drivers
v0x6000000c13b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c1440_0 .var "state", 0 0;
v0x6000000c14d0_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e1320 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c1ef0_0 .net8 "Bitline1", 0 0, p0x7fb80aa14d68;  1 drivers, strength-aware
v0x6000000c1f80_0 .net8 "Bitline2", 0 0, p0x7fb80aa14d98;  1 drivers, strength-aware
v0x6000000c2010_0 .net "D", 0 0, L_0x60000013e260;  1 drivers
v0x6000000c20a0_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c2130_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c21c0_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa14dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c2250_0 name=_ivl_0
o0x7fb80aa14df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c22e0_0 name=_ivl_4
v0x6000000c2370_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c2400_0 .net "dffOut", 0 0, v0x6000000c1dd0_0;  1 drivers
v0x6000000c2490_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013d040 .functor MUXZ 1, o0x7fb80aa14dc8, v0x6000000c1dd0_0, L_0x600000135360, C4<>;
L_0x60000013d0e0 .functor MUXZ 1, o0x7fb80aa14df8, v0x6000000c1dd0_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e1490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e1320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c1b90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c1c20_0 .net "d", 0 0, L_0x60000013e260;  alias, 1 drivers
v0x6000000c1cb0_0 .net "q", 0 0, v0x6000000c1dd0_0;  alias, 1 drivers
v0x6000000c1d40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c1dd0_0 .var "state", 0 0;
v0x6000000c1e60_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e1600 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c2880_0 .net8 "Bitline1", 0 0, p0x7fb80aa15128;  1 drivers, strength-aware
v0x6000000c2910_0 .net8 "Bitline2", 0 0, p0x7fb80aa15158;  1 drivers, strength-aware
v0x6000000c29a0_0 .net "D", 0 0, L_0x60000013e300;  1 drivers
v0x6000000c2a30_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c2ac0_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c2b50_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa15188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c2be0_0 name=_ivl_0
o0x7fb80aa151b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c2c70_0 name=_ivl_4
v0x6000000c2d00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c2d90_0 .net "dffOut", 0 0, v0x6000000c2760_0;  1 drivers
v0x6000000c2e20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013d180 .functor MUXZ 1, o0x7fb80aa15188, v0x6000000c2760_0, L_0x600000135360, C4<>;
L_0x60000013d220 .functor MUXZ 1, o0x7fb80aa151b8, v0x6000000c2760_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e1770 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e1600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c2520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c25b0_0 .net "d", 0 0, L_0x60000013e300;  alias, 1 drivers
v0x6000000c2640_0 .net "q", 0 0, v0x6000000c2760_0;  alias, 1 drivers
v0x6000000c26d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c2760_0 .var "state", 0 0;
v0x6000000c27f0_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e18e0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c3210_0 .net8 "Bitline1", 0 0, p0x7fb80aa154e8;  1 drivers, strength-aware
v0x6000000c32a0_0 .net8 "Bitline2", 0 0, p0x7fb80aa15518;  1 drivers, strength-aware
v0x6000000c3330_0 .net "D", 0 0, L_0x60000013e3a0;  1 drivers
v0x6000000c33c0_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c3450_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c34e0_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa15548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c3570_0 name=_ivl_0
o0x7fb80aa15578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c3600_0 name=_ivl_4
v0x6000000c3690_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c3720_0 .net "dffOut", 0 0, v0x6000000c30f0_0;  1 drivers
v0x6000000c37b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013d2c0 .functor MUXZ 1, o0x7fb80aa15548, v0x6000000c30f0_0, L_0x600000135360, C4<>;
L_0x60000013d360 .functor MUXZ 1, o0x7fb80aa15578, v0x6000000c30f0_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e1a50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e18e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c2eb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c2f40_0 .net "d", 0 0, L_0x60000013e3a0;  alias, 1 drivers
v0x6000000c2fd0_0 .net "q", 0 0, v0x6000000c30f0_0;  alias, 1 drivers
v0x6000000c3060_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c30f0_0 .var "state", 0 0;
v0x6000000c3180_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e1bc0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c3ba0_0 .net8 "Bitline1", 0 0, p0x7fb80aa158a8;  1 drivers, strength-aware
v0x6000000c3c30_0 .net8 "Bitline2", 0 0, p0x7fb80aa158d8;  1 drivers, strength-aware
v0x6000000c3cc0_0 .net "D", 0 0, L_0x60000013e440;  1 drivers
v0x6000000c3d50_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c3de0_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c3e70_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa15908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c3f00_0 name=_ivl_0
o0x7fb80aa15938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c4000_0 name=_ivl_4
v0x6000000c4090_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c4120_0 .net "dffOut", 0 0, v0x6000000c3a80_0;  1 drivers
v0x6000000c41b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013d400 .functor MUXZ 1, o0x7fb80aa15908, v0x6000000c3a80_0, L_0x600000135360, C4<>;
L_0x60000013d4a0 .functor MUXZ 1, o0x7fb80aa15938, v0x6000000c3a80_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e1d30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e1bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c3840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c38d0_0 .net "d", 0 0, L_0x60000013e440;  alias, 1 drivers
v0x6000000c3960_0 .net "q", 0 0, v0x6000000c3a80_0;  alias, 1 drivers
v0x6000000c39f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c3a80_0 .var "state", 0 0;
v0x6000000c3b10_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e1ea0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c45a0_0 .net8 "Bitline1", 0 0, p0x7fb80aa15c68;  1 drivers, strength-aware
v0x6000000c4630_0 .net8 "Bitline2", 0 0, p0x7fb80aa15c98;  1 drivers, strength-aware
v0x6000000c46c0_0 .net "D", 0 0, L_0x60000013e4e0;  1 drivers
v0x6000000c4750_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c47e0_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c4870_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa15cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c4900_0 name=_ivl_0
o0x7fb80aa15cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c4990_0 name=_ivl_4
v0x6000000c4a20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c4ab0_0 .net "dffOut", 0 0, v0x6000000c4480_0;  1 drivers
v0x6000000c4b40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013d540 .functor MUXZ 1, o0x7fb80aa15cc8, v0x6000000c4480_0, L_0x600000135360, C4<>;
L_0x60000013d5e0 .functor MUXZ 1, o0x7fb80aa15cf8, v0x6000000c4480_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e2010 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e1ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c4240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c42d0_0 .net "d", 0 0, L_0x60000013e4e0;  alias, 1 drivers
v0x6000000c4360_0 .net "q", 0 0, v0x6000000c4480_0;  alias, 1 drivers
v0x6000000c43f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c4480_0 .var "state", 0 0;
v0x6000000c4510_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e2180 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c4f30_0 .net8 "Bitline1", 0 0, p0x7fb80aa16028;  1 drivers, strength-aware
v0x6000000c4fc0_0 .net8 "Bitline2", 0 0, p0x7fb80aa16058;  1 drivers, strength-aware
v0x6000000c5050_0 .net "D", 0 0, L_0x60000013e580;  1 drivers
v0x6000000c50e0_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c5170_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c5200_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa16088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c5290_0 name=_ivl_0
o0x7fb80aa160b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c5320_0 name=_ivl_4
v0x6000000c53b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c5440_0 .net "dffOut", 0 0, v0x6000000c4e10_0;  1 drivers
v0x6000000c54d0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013d680 .functor MUXZ 1, o0x7fb80aa16088, v0x6000000c4e10_0, L_0x600000135360, C4<>;
L_0x60000013d720 .functor MUXZ 1, o0x7fb80aa160b8, v0x6000000c4e10_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e22f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e2180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c4bd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c4c60_0 .net "d", 0 0, L_0x60000013e580;  alias, 1 drivers
v0x6000000c4cf0_0 .net "q", 0 0, v0x6000000c4e10_0;  alias, 1 drivers
v0x6000000c4d80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c4e10_0 .var "state", 0 0;
v0x6000000c4ea0_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e2660 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c58c0_0 .net8 "Bitline1", 0 0, p0x7fb80aa163e8;  1 drivers, strength-aware
v0x6000000c5950_0 .net8 "Bitline2", 0 0, p0x7fb80aa16418;  1 drivers, strength-aware
v0x6000000c59e0_0 .net "D", 0 0, L_0x60000013e620;  1 drivers
v0x6000000c5a70_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c5b00_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c5b90_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa16448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c5c20_0 name=_ivl_0
o0x7fb80aa16478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c5cb0_0 name=_ivl_4
v0x6000000c5d40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c5dd0_0 .net "dffOut", 0 0, v0x6000000c57a0_0;  1 drivers
v0x6000000c5e60_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013d7c0 .functor MUXZ 1, o0x7fb80aa16448, v0x6000000c57a0_0, L_0x600000135360, C4<>;
L_0x60000013d860 .functor MUXZ 1, o0x7fb80aa16478, v0x6000000c57a0_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e27d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e2660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c5560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c55f0_0 .net "d", 0 0, L_0x60000013e620;  alias, 1 drivers
v0x6000000c5680_0 .net "q", 0 0, v0x6000000c57a0_0;  alias, 1 drivers
v0x6000000c5710_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c57a0_0 .var "state", 0 0;
v0x6000000c5830_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e2940 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c6250_0 .net8 "Bitline1", 0 0, p0x7fb80aa167a8;  1 drivers, strength-aware
v0x6000000c62e0_0 .net8 "Bitline2", 0 0, p0x7fb80aa167d8;  1 drivers, strength-aware
v0x6000000c6370_0 .net "D", 0 0, L_0x60000013e6c0;  1 drivers
v0x6000000c6400_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c6490_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c6520_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa16808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c65b0_0 name=_ivl_0
o0x7fb80aa16838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c6640_0 name=_ivl_4
v0x6000000c66d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c6760_0 .net "dffOut", 0 0, v0x6000000c6130_0;  1 drivers
v0x6000000c67f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013d900 .functor MUXZ 1, o0x7fb80aa16808, v0x6000000c6130_0, L_0x600000135360, C4<>;
L_0x60000013d9a0 .functor MUXZ 1, o0x7fb80aa16838, v0x6000000c6130_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e2ab0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e2940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c5ef0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c5f80_0 .net "d", 0 0, L_0x60000013e6c0;  alias, 1 drivers
v0x6000000c6010_0 .net "q", 0 0, v0x6000000c6130_0;  alias, 1 drivers
v0x6000000c60a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c6130_0 .var "state", 0 0;
v0x6000000c61c0_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e2c20 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c6be0_0 .net8 "Bitline1", 0 0, p0x7fb80aa16b68;  1 drivers, strength-aware
v0x6000000c6c70_0 .net8 "Bitline2", 0 0, p0x7fb80aa16b98;  1 drivers, strength-aware
v0x6000000c6d00_0 .net "D", 0 0, L_0x60000013e760;  1 drivers
v0x6000000c6d90_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c6e20_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c6eb0_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa16bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c6f40_0 name=_ivl_0
o0x7fb80aa16bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c6fd0_0 name=_ivl_4
v0x6000000c7060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c70f0_0 .net "dffOut", 0 0, v0x6000000c6ac0_0;  1 drivers
v0x6000000c7180_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013da40 .functor MUXZ 1, o0x7fb80aa16bc8, v0x6000000c6ac0_0, L_0x600000135360, C4<>;
L_0x60000013dae0 .functor MUXZ 1, o0x7fb80aa16bf8, v0x6000000c6ac0_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e2d90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e2c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c6880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c6910_0 .net "d", 0 0, L_0x60000013e760;  alias, 1 drivers
v0x6000000c69a0_0 .net "q", 0 0, v0x6000000c6ac0_0;  alias, 1 drivers
v0x6000000c6a30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c6ac0_0 .var "state", 0 0;
v0x6000000c6b50_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e2f00 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c7570_0 .net8 "Bitline1", 0 0, p0x7fb80aa16f28;  1 drivers, strength-aware
v0x6000000c7600_0 .net8 "Bitline2", 0 0, p0x7fb80aa16f58;  1 drivers, strength-aware
v0x6000000c7690_0 .net "D", 0 0, L_0x60000013e800;  1 drivers
v0x6000000c7720_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000c77b0_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000c7840_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa16f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c78d0_0 name=_ivl_0
o0x7fb80aa16fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c7960_0 name=_ivl_4
v0x6000000c79f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c7a80_0 .net "dffOut", 0 0, v0x6000000c7450_0;  1 drivers
v0x6000000c7b10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013db80 .functor MUXZ 1, o0x7fb80aa16f88, v0x6000000c7450_0, L_0x600000135360, C4<>;
L_0x60000013dc20 .functor MUXZ 1, o0x7fb80aa16fb8, v0x6000000c7450_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e3070 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e2f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c7210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c72a0_0 .net "d", 0 0, L_0x60000013e800;  alias, 1 drivers
v0x6000000c7330_0 .net "q", 0 0, v0x6000000c7450_0;  alias, 1 drivers
v0x6000000c73c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c7450_0 .var "state", 0 0;
v0x6000000c74e0_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e31e0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c7f00_0 .net8 "Bitline1", 0 0, p0x7fb80aa172e8;  1 drivers, strength-aware
v0x6000000d8000_0 .net8 "Bitline2", 0 0, p0x7fb80aa17318;  1 drivers, strength-aware
v0x6000000d8090_0 .net "D", 0 0, L_0x60000013e8a0;  1 drivers
v0x6000000d8120_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000d81b0_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000d8240_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa17348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d82d0_0 name=_ivl_0
o0x7fb80aa17378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d8360_0 name=_ivl_4
v0x6000000d83f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d8480_0 .net "dffOut", 0 0, v0x6000000c7de0_0;  1 drivers
v0x6000000d8510_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013dcc0 .functor MUXZ 1, o0x7fb80aa17348, v0x6000000c7de0_0, L_0x600000135360, C4<>;
L_0x60000013dd60 .functor MUXZ 1, o0x7fb80aa17378, v0x6000000c7de0_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e3350 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e31e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c7ba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000c7c30_0 .net "d", 0 0, L_0x60000013e8a0;  alias, 1 drivers
v0x6000000c7cc0_0 .net "q", 0 0, v0x6000000c7de0_0;  alias, 1 drivers
v0x6000000c7d50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000c7de0_0 .var "state", 0 0;
v0x6000000c7e70_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e34c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d8900_0 .net8 "Bitline1", 0 0, p0x7fb80aa176a8;  1 drivers, strength-aware
v0x6000000d8990_0 .net8 "Bitline2", 0 0, p0x7fb80aa176d8;  1 drivers, strength-aware
v0x6000000d8a20_0 .net "D", 0 0, L_0x60000013e940;  1 drivers
v0x6000000d8ab0_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000d8b40_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000d8bd0_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa17708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d8c60_0 name=_ivl_0
o0x7fb80aa17738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d8cf0_0 name=_ivl_4
v0x6000000d8d80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d8e10_0 .net "dffOut", 0 0, v0x6000000d87e0_0;  1 drivers
v0x6000000d8ea0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013de00 .functor MUXZ 1, o0x7fb80aa17708, v0x6000000d87e0_0, L_0x600000135360, C4<>;
L_0x60000013dea0 .functor MUXZ 1, o0x7fb80aa17738, v0x6000000d87e0_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e3630 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e34c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d85a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d8630_0 .net "d", 0 0, L_0x60000013e940;  alias, 1 drivers
v0x6000000d86c0_0 .net "q", 0 0, v0x6000000d87e0_0;  alias, 1 drivers
v0x6000000d8750_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d87e0_0 .var "state", 0 0;
v0x6000000d8870_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e37a0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d9290_0 .net8 "Bitline1", 0 0, p0x7fb80aa17a68;  1 drivers, strength-aware
v0x6000000d9320_0 .net8 "Bitline2", 0 0, p0x7fb80aa17a98;  1 drivers, strength-aware
v0x6000000d93b0_0 .net "D", 0 0, L_0x60000013e9e0;  1 drivers
v0x6000000d9440_0 .net "ReadEnable1", 0 0, L_0x600000135360;  alias, 1 drivers
v0x6000000d94d0_0 .net "ReadEnable2", 0 0, L_0x600000135d60;  alias, 1 drivers
v0x6000000d9560_0 .net "WriteEnable", 0 0, L_0x600000134960;  alias, 1 drivers
o0x7fb80aa17ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d95f0_0 name=_ivl_0
o0x7fb80aa17af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d9680_0 name=_ivl_4
v0x6000000d9710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d97a0_0 .net "dffOut", 0 0, v0x6000000d9170_0;  1 drivers
v0x6000000d9830_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013df40 .functor MUXZ 1, o0x7fb80aa17ac8, v0x6000000d9170_0, L_0x600000135360, C4<>;
L_0x60000013dfe0 .functor MUXZ 1, o0x7fb80aa17af8, v0x6000000d9170_0, L_0x600000135d60, C4<>;
S_0x7fb80a7e3910 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e37a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d8f30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d8fc0_0 .net "d", 0 0, L_0x60000013e9e0;  alias, 1 drivers
v0x6000000d9050_0 .net "q", 0 0, v0x6000000d9170_0;  alias, 1 drivers
v0x6000000d90e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d9170_0 .var "state", 0 0;
v0x6000000d9200_0 .net "wen", 0 0, L_0x600000134960;  alias, 1 drivers
S_0x7fb80a7e2460 .scope module, "regArray[14]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000d3720_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x6000000d37b0_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x6000000d3840_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x6000000d38d0_0 .net "ReadEnable1", 0 0, L_0x600000135400;  1 drivers
v0x6000000d3960_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  1 drivers
v0x6000000d39f0_0 .net "WriteReg", 0 0, L_0x600000134a00;  1 drivers
v0x6000000d3a80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d3b10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013fe80 .part L_0x600000131720, 0, 1;
L_0x60000013ff20 .part L_0x600000131720, 1, 1;
L_0x600000130000 .part L_0x600000131720, 2, 1;
L_0x6000001300a0 .part L_0x600000131720, 3, 1;
L_0x600000130140 .part L_0x600000131720, 4, 1;
L_0x6000001301e0 .part L_0x600000131720, 5, 1;
L_0x600000130280 .part L_0x600000131720, 6, 1;
L_0x600000130320 .part L_0x600000131720, 7, 1;
L_0x6000001303c0 .part L_0x600000131720, 8, 1;
L_0x600000130460 .part L_0x600000131720, 9, 1;
L_0x600000130500 .part L_0x600000131720, 10, 1;
L_0x6000001305a0 .part L_0x600000131720, 11, 1;
L_0x600000130640 .part L_0x600000131720, 12, 1;
L_0x6000001306e0 .part L_0x600000131720, 13, 1;
L_0x600000130780 .part L_0x600000131720, 14, 1;
L_0x600000130820 .part L_0x600000131720, 15, 1;
p0x7fb80aa17fd8 .port I0x60000300f340, L_0x60000013ea80;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa17fd8;
p0x7fb80aa183f8 .port I0x60000300f340, L_0x60000013ebc0;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa183f8;
p0x7fb80aa187b8 .port I0x60000300f340, L_0x60000013ed00;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa187b8;
p0x7fb80aa18b78 .port I0x60000300f340, L_0x60000013ee40;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa18b78;
p0x7fb80aa18f38 .port I0x60000300f340, L_0x60000013ef80;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa18f38;
p0x7fb80aa192f8 .port I0x60000300f340, L_0x60000013f0c0;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa192f8;
p0x7fb80aa196b8 .port I0x60000300f340, L_0x60000013f200;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa196b8;
p0x7fb80aa19a78 .port I0x60000300f340, L_0x60000013f340;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa19a78;
p0x7fb80aa19e38 .port I0x60000300f340, L_0x60000013f480;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa19e38;
p0x7fb80aa1a1f8 .port I0x60000300f340, L_0x60000013f5c0;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1a1f8;
p0x7fb80aa1a5b8 .port I0x60000300f340, L_0x60000013f700;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1a5b8;
p0x7fb80aa1a978 .port I0x60000300f340, L_0x60000013f840;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1a978;
p0x7fb80aa1ad38 .port I0x60000300f340, L_0x60000013f980;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1ad38;
p0x7fb80aa1b0f8 .port I0x60000300f340, L_0x60000013fac0;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1b0f8;
p0x7fb80aa1b4b8 .port I0x60000300f340, L_0x60000013fc00;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1b4b8;
p0x7fb80aa1b878 .port I0x60000300f340, L_0x60000013fd40;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1b878;
p0x7fb80aa18008 .port I0x60000300bc00, L_0x60000013eb20;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa18008;
p0x7fb80aa18428 .port I0x60000300bc00, L_0x60000013ec60;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa18428;
p0x7fb80aa187e8 .port I0x60000300bc00, L_0x60000013eda0;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa187e8;
p0x7fb80aa18ba8 .port I0x60000300bc00, L_0x60000013eee0;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa18ba8;
p0x7fb80aa18f68 .port I0x60000300bc00, L_0x60000013f020;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa18f68;
p0x7fb80aa19328 .port I0x60000300bc00, L_0x60000013f160;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa19328;
p0x7fb80aa196e8 .port I0x60000300bc00, L_0x60000013f2a0;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa196e8;
p0x7fb80aa19aa8 .port I0x60000300bc00, L_0x60000013f3e0;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa19aa8;
p0x7fb80aa19e68 .port I0x60000300bc00, L_0x60000013f520;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa19e68;
p0x7fb80aa1a228 .port I0x60000300bc00, L_0x60000013f660;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1a228;
p0x7fb80aa1a5e8 .port I0x60000300bc00, L_0x60000013f7a0;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1a5e8;
p0x7fb80aa1a9a8 .port I0x60000300bc00, L_0x60000013f8e0;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1a9a8;
p0x7fb80aa1ad68 .port I0x60000300bc00, L_0x60000013fa20;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1ad68;
p0x7fb80aa1b128 .port I0x60000300bc00, L_0x60000013fb60;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1b128;
p0x7fb80aa1b4e8 .port I0x60000300bc00, L_0x60000013fca0;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1b4e8;
p0x7fb80aa1b8a8 .port I0x60000300bc00, L_0x60000013fde0;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1b8a8;
S_0x7fb80a7e3e80 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000da0a0_0 .net8 "Bitline1", 0 0, p0x7fb80aa17fd8;  1 drivers, strength-aware
v0x6000000da130_0 .net8 "Bitline2", 0 0, p0x7fb80aa18008;  1 drivers, strength-aware
v0x6000000da1c0_0 .net "D", 0 0, L_0x60000013fe80;  1 drivers
v0x6000000da250_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000da2e0_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000da370_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa18098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000da400_0 name=_ivl_0
o0x7fb80aa180c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000da490_0 name=_ivl_4
v0x6000000da520_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000da5b0_0 .net "dffOut", 0 0, v0x6000000d9f80_0;  1 drivers
v0x6000000da640_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013ea80 .functor MUXZ 1, o0x7fb80aa18098, v0x6000000d9f80_0, L_0x600000135400, C4<>;
L_0x60000013eb20 .functor MUXZ 1, o0x7fb80aa180c8, v0x6000000d9f80_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e3ff0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e3e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d9d40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d9dd0_0 .net "d", 0 0, L_0x60000013fe80;  alias, 1 drivers
v0x6000000d9e60_0 .net "q", 0 0, v0x6000000d9f80_0;  alias, 1 drivers
v0x6000000d9ef0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d9f80_0 .var "state", 0 0;
v0x6000000da010_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e4160 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000daa30_0 .net8 "Bitline1", 0 0, p0x7fb80aa183f8;  1 drivers, strength-aware
v0x6000000daac0_0 .net8 "Bitline2", 0 0, p0x7fb80aa18428;  1 drivers, strength-aware
v0x6000000dab50_0 .net "D", 0 0, L_0x60000013ff20;  1 drivers
v0x6000000dabe0_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000dac70_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000dad00_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa18458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dad90_0 name=_ivl_0
o0x7fb80aa18488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dae20_0 name=_ivl_4
v0x6000000daeb0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000daf40_0 .net "dffOut", 0 0, v0x6000000da910_0;  1 drivers
v0x6000000dafd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013ebc0 .functor MUXZ 1, o0x7fb80aa18458, v0x6000000da910_0, L_0x600000135400, C4<>;
L_0x60000013ec60 .functor MUXZ 1, o0x7fb80aa18488, v0x6000000da910_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e42d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e4160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000da6d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000da760_0 .net "d", 0 0, L_0x60000013ff20;  alias, 1 drivers
v0x6000000da7f0_0 .net "q", 0 0, v0x6000000da910_0;  alias, 1 drivers
v0x6000000da880_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000da910_0 .var "state", 0 0;
v0x6000000da9a0_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e4440 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000db3c0_0 .net8 "Bitline1", 0 0, p0x7fb80aa187b8;  1 drivers, strength-aware
v0x6000000db450_0 .net8 "Bitline2", 0 0, p0x7fb80aa187e8;  1 drivers, strength-aware
v0x6000000db4e0_0 .net "D", 0 0, L_0x600000130000;  1 drivers
v0x6000000db570_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000db600_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000db690_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa18818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000db720_0 name=_ivl_0
o0x7fb80aa18848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000db7b0_0 name=_ivl_4
v0x6000000db840_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000db8d0_0 .net "dffOut", 0 0, v0x6000000db2a0_0;  1 drivers
v0x6000000db960_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013ed00 .functor MUXZ 1, o0x7fb80aa18818, v0x6000000db2a0_0, L_0x600000135400, C4<>;
L_0x60000013eda0 .functor MUXZ 1, o0x7fb80aa18848, v0x6000000db2a0_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e45b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e4440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000db060_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000db0f0_0 .net "d", 0 0, L_0x600000130000;  alias, 1 drivers
v0x6000000db180_0 .net "q", 0 0, v0x6000000db2a0_0;  alias, 1 drivers
v0x6000000db210_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000db2a0_0 .var "state", 0 0;
v0x6000000db330_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e4720 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000dbd50_0 .net8 "Bitline1", 0 0, p0x7fb80aa18b78;  1 drivers, strength-aware
v0x6000000dbde0_0 .net8 "Bitline2", 0 0, p0x7fb80aa18ba8;  1 drivers, strength-aware
v0x6000000dbe70_0 .net "D", 0 0, L_0x6000001300a0;  1 drivers
v0x6000000dbf00_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000dc000_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000dc090_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa18bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dc120_0 name=_ivl_0
o0x7fb80aa18c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dc1b0_0 name=_ivl_4
v0x6000000dc240_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000dc2d0_0 .net "dffOut", 0 0, v0x6000000dbc30_0;  1 drivers
v0x6000000dc360_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013ee40 .functor MUXZ 1, o0x7fb80aa18bd8, v0x6000000dbc30_0, L_0x600000135400, C4<>;
L_0x60000013eee0 .functor MUXZ 1, o0x7fb80aa18c08, v0x6000000dbc30_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e4890 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e4720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000db9f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000dba80_0 .net "d", 0 0, L_0x6000001300a0;  alias, 1 drivers
v0x6000000dbb10_0 .net "q", 0 0, v0x6000000dbc30_0;  alias, 1 drivers
v0x6000000dbba0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000dbc30_0 .var "state", 0 0;
v0x6000000dbcc0_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e4a00 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000dc750_0 .net8 "Bitline1", 0 0, p0x7fb80aa18f38;  1 drivers, strength-aware
v0x6000000dc7e0_0 .net8 "Bitline2", 0 0, p0x7fb80aa18f68;  1 drivers, strength-aware
v0x6000000dc870_0 .net "D", 0 0, L_0x600000130140;  1 drivers
v0x6000000dc900_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000dc990_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000dca20_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa18f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dcab0_0 name=_ivl_0
o0x7fb80aa18fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dcb40_0 name=_ivl_4
v0x6000000dcbd0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000dcc60_0 .net "dffOut", 0 0, v0x6000000dc630_0;  1 drivers
v0x6000000dccf0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013ef80 .functor MUXZ 1, o0x7fb80aa18f98, v0x6000000dc630_0, L_0x600000135400, C4<>;
L_0x60000013f020 .functor MUXZ 1, o0x7fb80aa18fc8, v0x6000000dc630_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e4b70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e4a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000dc3f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000dc480_0 .net "d", 0 0, L_0x600000130140;  alias, 1 drivers
v0x6000000dc510_0 .net "q", 0 0, v0x6000000dc630_0;  alias, 1 drivers
v0x6000000dc5a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000dc630_0 .var "state", 0 0;
v0x6000000dc6c0_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e4ce0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000dd0e0_0 .net8 "Bitline1", 0 0, p0x7fb80aa192f8;  1 drivers, strength-aware
v0x6000000dd170_0 .net8 "Bitline2", 0 0, p0x7fb80aa19328;  1 drivers, strength-aware
v0x6000000dd200_0 .net "D", 0 0, L_0x6000001301e0;  1 drivers
v0x6000000dd290_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000dd320_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000dd3b0_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa19358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dd440_0 name=_ivl_0
o0x7fb80aa19388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dd4d0_0 name=_ivl_4
v0x6000000dd560_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000dd5f0_0 .net "dffOut", 0 0, v0x6000000dcfc0_0;  1 drivers
v0x6000000dd680_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013f0c0 .functor MUXZ 1, o0x7fb80aa19358, v0x6000000dcfc0_0, L_0x600000135400, C4<>;
L_0x60000013f160 .functor MUXZ 1, o0x7fb80aa19388, v0x6000000dcfc0_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e4e50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e4ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000dcd80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000dce10_0 .net "d", 0 0, L_0x6000001301e0;  alias, 1 drivers
v0x6000000dcea0_0 .net "q", 0 0, v0x6000000dcfc0_0;  alias, 1 drivers
v0x6000000dcf30_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000dcfc0_0 .var "state", 0 0;
v0x6000000dd050_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e4fc0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000dda70_0 .net8 "Bitline1", 0 0, p0x7fb80aa196b8;  1 drivers, strength-aware
v0x6000000ddb00_0 .net8 "Bitline2", 0 0, p0x7fb80aa196e8;  1 drivers, strength-aware
v0x6000000ddb90_0 .net "D", 0 0, L_0x600000130280;  1 drivers
v0x6000000ddc20_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000ddcb0_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000ddd40_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa19718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dddd0_0 name=_ivl_0
o0x7fb80aa19748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dde60_0 name=_ivl_4
v0x6000000ddef0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ddf80_0 .net "dffOut", 0 0, v0x6000000dd950_0;  1 drivers
v0x6000000de010_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013f200 .functor MUXZ 1, o0x7fb80aa19718, v0x6000000dd950_0, L_0x600000135400, C4<>;
L_0x60000013f2a0 .functor MUXZ 1, o0x7fb80aa19748, v0x6000000dd950_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e5130 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e4fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000dd710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000dd7a0_0 .net "d", 0 0, L_0x600000130280;  alias, 1 drivers
v0x6000000dd830_0 .net "q", 0 0, v0x6000000dd950_0;  alias, 1 drivers
v0x6000000dd8c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000dd950_0 .var "state", 0 0;
v0x6000000dd9e0_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e52a0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000de400_0 .net8 "Bitline1", 0 0, p0x7fb80aa19a78;  1 drivers, strength-aware
v0x6000000de490_0 .net8 "Bitline2", 0 0, p0x7fb80aa19aa8;  1 drivers, strength-aware
v0x6000000de520_0 .net "D", 0 0, L_0x600000130320;  1 drivers
v0x6000000de5b0_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000de640_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000de6d0_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa19ad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000de760_0 name=_ivl_0
o0x7fb80aa19b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000de7f0_0 name=_ivl_4
v0x6000000de880_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000de910_0 .net "dffOut", 0 0, v0x6000000de2e0_0;  1 drivers
v0x6000000de9a0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013f340 .functor MUXZ 1, o0x7fb80aa19ad8, v0x6000000de2e0_0, L_0x600000135400, C4<>;
L_0x60000013f3e0 .functor MUXZ 1, o0x7fb80aa19b08, v0x6000000de2e0_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e5410 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e52a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000de0a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000de130_0 .net "d", 0 0, L_0x600000130320;  alias, 1 drivers
v0x6000000de1c0_0 .net "q", 0 0, v0x6000000de2e0_0;  alias, 1 drivers
v0x6000000de250_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000de2e0_0 .var "state", 0 0;
v0x6000000de370_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e5580 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ded90_0 .net8 "Bitline1", 0 0, p0x7fb80aa19e38;  1 drivers, strength-aware
v0x6000000dee20_0 .net8 "Bitline2", 0 0, p0x7fb80aa19e68;  1 drivers, strength-aware
v0x6000000deeb0_0 .net "D", 0 0, L_0x6000001303c0;  1 drivers
v0x6000000def40_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000defd0_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000df060_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa19e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000df0f0_0 name=_ivl_0
o0x7fb80aa19ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000df180_0 name=_ivl_4
v0x6000000df210_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000df2a0_0 .net "dffOut", 0 0, v0x6000000dec70_0;  1 drivers
v0x6000000df330_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013f480 .functor MUXZ 1, o0x7fb80aa19e98, v0x6000000dec70_0, L_0x600000135400, C4<>;
L_0x60000013f520 .functor MUXZ 1, o0x7fb80aa19ec8, v0x6000000dec70_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e56f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e5580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000dea30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000deac0_0 .net "d", 0 0, L_0x6000001303c0;  alias, 1 drivers
v0x6000000deb50_0 .net "q", 0 0, v0x6000000dec70_0;  alias, 1 drivers
v0x6000000debe0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000dec70_0 .var "state", 0 0;
v0x6000000ded00_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e5a60 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000df720_0 .net8 "Bitline1", 0 0, p0x7fb80aa1a1f8;  1 drivers, strength-aware
v0x6000000df7b0_0 .net8 "Bitline2", 0 0, p0x7fb80aa1a228;  1 drivers, strength-aware
v0x6000000df840_0 .net "D", 0 0, L_0x600000130460;  1 drivers
v0x6000000df8d0_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000df960_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000df9f0_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa1a258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dfa80_0 name=_ivl_0
o0x7fb80aa1a288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dfb10_0 name=_ivl_4
v0x6000000dfba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000dfc30_0 .net "dffOut", 0 0, v0x6000000df600_0;  1 drivers
v0x6000000dfcc0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013f5c0 .functor MUXZ 1, o0x7fb80aa1a258, v0x6000000df600_0, L_0x600000135400, C4<>;
L_0x60000013f660 .functor MUXZ 1, o0x7fb80aa1a288, v0x6000000df600_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e5bd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e5a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000df3c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000df450_0 .net "d", 0 0, L_0x600000130460;  alias, 1 drivers
v0x6000000df4e0_0 .net "q", 0 0, v0x6000000df600_0;  alias, 1 drivers
v0x6000000df570_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000df600_0 .var "state", 0 0;
v0x6000000df690_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e5d40 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d0120_0 .net8 "Bitline1", 0 0, p0x7fb80aa1a5b8;  1 drivers, strength-aware
v0x6000000d01b0_0 .net8 "Bitline2", 0 0, p0x7fb80aa1a5e8;  1 drivers, strength-aware
v0x6000000d0240_0 .net "D", 0 0, L_0x600000130500;  1 drivers
v0x6000000d02d0_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000d0360_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000d03f0_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa1a618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d0480_0 name=_ivl_0
o0x7fb80aa1a648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d0510_0 name=_ivl_4
v0x6000000d05a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d0630_0 .net "dffOut", 0 0, v0x6000000d0000_0;  1 drivers
v0x6000000d06c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013f700 .functor MUXZ 1, o0x7fb80aa1a618, v0x6000000d0000_0, L_0x600000135400, C4<>;
L_0x60000013f7a0 .functor MUXZ 1, o0x7fb80aa1a648, v0x6000000d0000_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e5eb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e5d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000dfd50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000dfde0_0 .net "d", 0 0, L_0x600000130500;  alias, 1 drivers
v0x6000000dfe70_0 .net "q", 0 0, v0x6000000d0000_0;  alias, 1 drivers
v0x6000000dff00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d0000_0 .var "state", 0 0;
v0x6000000d0090_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e6020 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d0ab0_0 .net8 "Bitline1", 0 0, p0x7fb80aa1a978;  1 drivers, strength-aware
v0x6000000d0b40_0 .net8 "Bitline2", 0 0, p0x7fb80aa1a9a8;  1 drivers, strength-aware
v0x6000000d0bd0_0 .net "D", 0 0, L_0x6000001305a0;  1 drivers
v0x6000000d0c60_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000d0cf0_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000d0d80_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa1a9d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d0e10_0 name=_ivl_0
o0x7fb80aa1aa08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d0ea0_0 name=_ivl_4
v0x6000000d0f30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d0fc0_0 .net "dffOut", 0 0, v0x6000000d0990_0;  1 drivers
v0x6000000d1050_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013f840 .functor MUXZ 1, o0x7fb80aa1a9d8, v0x6000000d0990_0, L_0x600000135400, C4<>;
L_0x60000013f8e0 .functor MUXZ 1, o0x7fb80aa1aa08, v0x6000000d0990_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e6190 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e6020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d0750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d07e0_0 .net "d", 0 0, L_0x6000001305a0;  alias, 1 drivers
v0x6000000d0870_0 .net "q", 0 0, v0x6000000d0990_0;  alias, 1 drivers
v0x6000000d0900_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d0990_0 .var "state", 0 0;
v0x6000000d0a20_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e6300 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d1440_0 .net8 "Bitline1", 0 0, p0x7fb80aa1ad38;  1 drivers, strength-aware
v0x6000000d14d0_0 .net8 "Bitline2", 0 0, p0x7fb80aa1ad68;  1 drivers, strength-aware
v0x6000000d1560_0 .net "D", 0 0, L_0x600000130640;  1 drivers
v0x6000000d15f0_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000d1680_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000d1710_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa1ad98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d17a0_0 name=_ivl_0
o0x7fb80aa1adc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d1830_0 name=_ivl_4
v0x6000000d18c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d1950_0 .net "dffOut", 0 0, v0x6000000d1320_0;  1 drivers
v0x6000000d19e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013f980 .functor MUXZ 1, o0x7fb80aa1ad98, v0x6000000d1320_0, L_0x600000135400, C4<>;
L_0x60000013fa20 .functor MUXZ 1, o0x7fb80aa1adc8, v0x6000000d1320_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e6470 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e6300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d10e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d1170_0 .net "d", 0 0, L_0x600000130640;  alias, 1 drivers
v0x6000000d1200_0 .net "q", 0 0, v0x6000000d1320_0;  alias, 1 drivers
v0x6000000d1290_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d1320_0 .var "state", 0 0;
v0x6000000d13b0_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e65e0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d1dd0_0 .net8 "Bitline1", 0 0, p0x7fb80aa1b0f8;  1 drivers, strength-aware
v0x6000000d1e60_0 .net8 "Bitline2", 0 0, p0x7fb80aa1b128;  1 drivers, strength-aware
v0x6000000d1ef0_0 .net "D", 0 0, L_0x6000001306e0;  1 drivers
v0x6000000d1f80_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000d2010_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000d20a0_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa1b158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d2130_0 name=_ivl_0
o0x7fb80aa1b188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d21c0_0 name=_ivl_4
v0x6000000d2250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d22e0_0 .net "dffOut", 0 0, v0x6000000d1cb0_0;  1 drivers
v0x6000000d2370_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013fac0 .functor MUXZ 1, o0x7fb80aa1b158, v0x6000000d1cb0_0, L_0x600000135400, C4<>;
L_0x60000013fb60 .functor MUXZ 1, o0x7fb80aa1b188, v0x6000000d1cb0_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e6750 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e65e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d1a70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d1b00_0 .net "d", 0 0, L_0x6000001306e0;  alias, 1 drivers
v0x6000000d1b90_0 .net "q", 0 0, v0x6000000d1cb0_0;  alias, 1 drivers
v0x6000000d1c20_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d1cb0_0 .var "state", 0 0;
v0x6000000d1d40_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e68c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d2760_0 .net8 "Bitline1", 0 0, p0x7fb80aa1b4b8;  1 drivers, strength-aware
v0x6000000d27f0_0 .net8 "Bitline2", 0 0, p0x7fb80aa1b4e8;  1 drivers, strength-aware
v0x6000000d2880_0 .net "D", 0 0, L_0x600000130780;  1 drivers
v0x6000000d2910_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000d29a0_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000d2a30_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa1b518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d2ac0_0 name=_ivl_0
o0x7fb80aa1b548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d2b50_0 name=_ivl_4
v0x6000000d2be0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d2c70_0 .net "dffOut", 0 0, v0x6000000d2640_0;  1 drivers
v0x6000000d2d00_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013fc00 .functor MUXZ 1, o0x7fb80aa1b518, v0x6000000d2640_0, L_0x600000135400, C4<>;
L_0x60000013fca0 .functor MUXZ 1, o0x7fb80aa1b548, v0x6000000d2640_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e6a30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e68c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d2400_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d2490_0 .net "d", 0 0, L_0x600000130780;  alias, 1 drivers
v0x6000000d2520_0 .net "q", 0 0, v0x6000000d2640_0;  alias, 1 drivers
v0x6000000d25b0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d2640_0 .var "state", 0 0;
v0x6000000d26d0_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e6ba0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d30f0_0 .net8 "Bitline1", 0 0, p0x7fb80aa1b878;  1 drivers, strength-aware
v0x6000000d3180_0 .net8 "Bitline2", 0 0, p0x7fb80aa1b8a8;  1 drivers, strength-aware
v0x6000000d3210_0 .net "D", 0 0, L_0x600000130820;  1 drivers
v0x6000000d32a0_0 .net "ReadEnable1", 0 0, L_0x600000135400;  alias, 1 drivers
v0x6000000d3330_0 .net "ReadEnable2", 0 0, L_0x600000135e00;  alias, 1 drivers
v0x6000000d33c0_0 .net "WriteEnable", 0 0, L_0x600000134a00;  alias, 1 drivers
o0x7fb80aa1b8d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d3450_0 name=_ivl_0
o0x7fb80aa1b908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d34e0_0 name=_ivl_4
v0x6000000d3570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d3600_0 .net "dffOut", 0 0, v0x6000000d2fd0_0;  1 drivers
v0x6000000d3690_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000013fd40 .functor MUXZ 1, o0x7fb80aa1b8d8, v0x6000000d2fd0_0, L_0x600000135400, C4<>;
L_0x60000013fde0 .functor MUXZ 1, o0x7fb80aa1b908, v0x6000000d2fd0_0, L_0x600000135e00, C4<>;
S_0x7fb80a7e6d10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e6ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d2d90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d2e20_0 .net "d", 0 0, L_0x600000130820;  alias, 1 drivers
v0x6000000d2eb0_0 .net "q", 0 0, v0x6000000d2fd0_0;  alias, 1 drivers
v0x6000000d2f40_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d2fd0_0 .var "state", 0 0;
v0x6000000d3060_0 .net "wen", 0 0, L_0x600000134a00;  alias, 1 drivers
S_0x7fb80a7e5860 .scope module, "regArray[15]" "Register" 26 24, 14 100 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000ed5f0_0 .net8 "Bitline1", 15 0, p0x7fb80a0b9548;  alias, 0 drivers, strength-aware
v0x6000000ed680_0 .net8 "Bitline2", 15 0, p0x7fb80a0b9578;  alias, 0 drivers, strength-aware
v0x6000000ed710_0 .net "D", 15 0, L_0x600000131720;  alias, 1 drivers
v0x6000000ed7a0_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  1 drivers
v0x6000000ed830_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  1 drivers
v0x6000000ed8c0_0 .net "WriteReg", 0 0, L_0x600000134aa0;  1 drivers
v0x6000000ed950_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ed9e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011c0a0 .part L_0x600000131720, 0, 1;
L_0x60000011c000 .part L_0x600000131720, 1, 1;
L_0x60000011f840 .part L_0x600000131720, 2, 1;
L_0x60000011f8e0 .part L_0x600000131720, 3, 1;
L_0x60000011f980 .part L_0x600000131720, 4, 1;
L_0x60000011fa20 .part L_0x600000131720, 5, 1;
L_0x60000011fac0 .part L_0x600000131720, 6, 1;
L_0x60000011fb60 .part L_0x600000131720, 7, 1;
L_0x60000011fc00 .part L_0x600000131720, 8, 1;
L_0x60000011fca0 .part L_0x600000131720, 9, 1;
L_0x60000011fd40 .part L_0x600000131720, 10, 1;
L_0x60000011fde0 .part L_0x600000131720, 11, 1;
L_0x60000011fe80 .part L_0x600000131720, 12, 1;
L_0x60000011ff20 .part L_0x600000131720, 13, 1;
L_0x600000134000 .part L_0x600000131720, 14, 1;
L_0x6000001340a0 .part L_0x600000131720, 15, 1;
p0x7fb80aa1bde8 .port I0x60000300f340, L_0x600000164a00;
 .tranvp 16 1 0, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1bde8;
p0x7fb80aa1c208 .port I0x60000300f340, L_0x6000001648c0;
 .tranvp 16 1 1, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1c208;
p0x7fb80aa1c5c8 .port I0x60000300f340, L_0x600000164780;
 .tranvp 16 1 2, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1c5c8;
p0x7fb80aa1c988 .port I0x60000300f340, L_0x600000164640;
 .tranvp 16 1 3, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1c988;
p0x7fb80aa1cd48 .port I0x60000300f340, L_0x60000011e080;
 .tranvp 16 1 4, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1cd48;
p0x7fb80aa1d108 .port I0x60000300f340, L_0x60000011df40;
 .tranvp 16 1 5, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1d108;
p0x7fb80aa1d4c8 .port I0x60000300f340, L_0x60000011de00;
 .tranvp 16 1 6, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1d4c8;
p0x7fb80aa1d888 .port I0x60000300f340, L_0x60000011dcc0;
 .tranvp 16 1 7, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1d888;
p0x7fb80aa1dc48 .port I0x60000300f340, L_0x60000011db80;
 .tranvp 16 1 8, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1dc48;
p0x7fb80aa1e008 .port I0x60000300f340, L_0x60000011da40;
 .tranvp 16 1 9, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1e008;
p0x7fb80aa1e3c8 .port I0x60000300f340, L_0x60000011d900;
 .tranvp 16 1 10, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1e3c8;
p0x7fb80aa1e788 .port I0x60000300f340, L_0x60000011d7c0;
 .tranvp 16 1 11, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1e788;
p0x7fb80aa1eb48 .port I0x60000300f340, L_0x60000011f7a0;
 .tranvp 16 1 12, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1eb48;
p0x7fb80aa1ef08 .port I0x60000300f340, L_0x60000011f660;
 .tranvp 16 1 13, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1ef08;
p0x7fb80aa1f2c8 .port I0x60000300f340, L_0x60000011f520;
 .tranvp 16 1 14, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1f2c8;
p0x7fb80aa1f688 .port I0x60000300f340, L_0x60000011c1e0;
 .tranvp 16 1 15, I0x60000300f340, p0x7fb80a0b9548 p0x7fb80aa1f688;
p0x7fb80aa1be18 .port I0x60000300bc00, L_0x600000164960;
 .tranvp 16 1 0, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1be18;
p0x7fb80aa1c238 .port I0x60000300bc00, L_0x600000164820;
 .tranvp 16 1 1, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1c238;
p0x7fb80aa1c5f8 .port I0x60000300bc00, L_0x6000001646e0;
 .tranvp 16 1 2, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1c5f8;
p0x7fb80aa1c9b8 .port I0x60000300bc00, L_0x6000001645a0;
 .tranvp 16 1 3, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1c9b8;
p0x7fb80aa1cd78 .port I0x60000300bc00, L_0x60000011dfe0;
 .tranvp 16 1 4, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1cd78;
p0x7fb80aa1d138 .port I0x60000300bc00, L_0x60000011dea0;
 .tranvp 16 1 5, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1d138;
p0x7fb80aa1d4f8 .port I0x60000300bc00, L_0x60000011dd60;
 .tranvp 16 1 6, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1d4f8;
p0x7fb80aa1d8b8 .port I0x60000300bc00, L_0x60000011dc20;
 .tranvp 16 1 7, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1d8b8;
p0x7fb80aa1dc78 .port I0x60000300bc00, L_0x60000011dae0;
 .tranvp 16 1 8, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1dc78;
p0x7fb80aa1e038 .port I0x60000300bc00, L_0x60000011d9a0;
 .tranvp 16 1 9, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1e038;
p0x7fb80aa1e3f8 .port I0x60000300bc00, L_0x60000011d860;
 .tranvp 16 1 10, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1e3f8;
p0x7fb80aa1e7b8 .port I0x60000300bc00, L_0x60000011d720;
 .tranvp 16 1 11, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1e7b8;
p0x7fb80aa1eb78 .port I0x60000300bc00, L_0x60000011f700;
 .tranvp 16 1 12, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1eb78;
p0x7fb80aa1ef38 .port I0x60000300bc00, L_0x60000011f5c0;
 .tranvp 16 1 13, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1ef38;
p0x7fb80aa1f2f8 .port I0x60000300bc00, L_0x60000011c280;
 .tranvp 16 1 14, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1f2f8;
p0x7fb80aa1f6b8 .port I0x60000300bc00, L_0x60000011c140;
 .tranvp 16 1 15, I0x60000300bc00, p0x7fb80a0b9578 p0x7fb80aa1f6b8;
S_0x7fb80a7e7280 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d3f00_0 .net8 "Bitline1", 0 0, p0x7fb80aa1bde8;  1 drivers, strength-aware
v0x6000000d4000_0 .net8 "Bitline2", 0 0, p0x7fb80aa1be18;  1 drivers, strength-aware
v0x6000000d4090_0 .net "D", 0 0, L_0x60000011c0a0;  1 drivers
v0x6000000d4120_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000d41b0_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000d4240_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1bea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d42d0_0 name=_ivl_0
o0x7fb80aa1bed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d4360_0 name=_ivl_4
v0x6000000d43f0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d4480_0 .net "dffOut", 0 0, v0x6000000d3de0_0;  1 drivers
v0x6000000d4510_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000164a00 .functor MUXZ 1, o0x7fb80aa1bea8, v0x6000000d3de0_0, L_0x6000001354a0, C4<>;
L_0x600000164960 .functor MUXZ 1, o0x7fb80aa1bed8, v0x6000000d3de0_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e73f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e7280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d3ba0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d3c30_0 .net "d", 0 0, L_0x60000011c0a0;  alias, 1 drivers
v0x6000000d3cc0_0 .net "q", 0 0, v0x6000000d3de0_0;  alias, 1 drivers
v0x6000000d3d50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d3de0_0 .var "state", 0 0;
v0x6000000d3e70_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e7560 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d4900_0 .net8 "Bitline1", 0 0, p0x7fb80aa1c208;  1 drivers, strength-aware
v0x6000000d4990_0 .net8 "Bitline2", 0 0, p0x7fb80aa1c238;  1 drivers, strength-aware
v0x6000000d4a20_0 .net "D", 0 0, L_0x60000011c000;  1 drivers
v0x6000000d4ab0_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000d4b40_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000d4bd0_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1c268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d4c60_0 name=_ivl_0
o0x7fb80aa1c298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d4cf0_0 name=_ivl_4
v0x6000000d4d80_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d4e10_0 .net "dffOut", 0 0, v0x6000000d47e0_0;  1 drivers
v0x6000000d4ea0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x6000001648c0 .functor MUXZ 1, o0x7fb80aa1c268, v0x6000000d47e0_0, L_0x6000001354a0, C4<>;
L_0x600000164820 .functor MUXZ 1, o0x7fb80aa1c298, v0x6000000d47e0_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e76d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e7560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d45a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d4630_0 .net "d", 0 0, L_0x60000011c000;  alias, 1 drivers
v0x6000000d46c0_0 .net "q", 0 0, v0x6000000d47e0_0;  alias, 1 drivers
v0x6000000d4750_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d47e0_0 .var "state", 0 0;
v0x6000000d4870_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e7840 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d5290_0 .net8 "Bitline1", 0 0, p0x7fb80aa1c5c8;  1 drivers, strength-aware
v0x6000000d5320_0 .net8 "Bitline2", 0 0, p0x7fb80aa1c5f8;  1 drivers, strength-aware
v0x6000000d53b0_0 .net "D", 0 0, L_0x60000011f840;  1 drivers
v0x6000000d5440_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000d54d0_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000d5560_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1c628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d55f0_0 name=_ivl_0
o0x7fb80aa1c658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d5680_0 name=_ivl_4
v0x6000000d5710_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d57a0_0 .net "dffOut", 0 0, v0x6000000d5170_0;  1 drivers
v0x6000000d5830_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000164780 .functor MUXZ 1, o0x7fb80aa1c628, v0x6000000d5170_0, L_0x6000001354a0, C4<>;
L_0x6000001646e0 .functor MUXZ 1, o0x7fb80aa1c658, v0x6000000d5170_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e79b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e7840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d4f30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d4fc0_0 .net "d", 0 0, L_0x60000011f840;  alias, 1 drivers
v0x6000000d5050_0 .net "q", 0 0, v0x6000000d5170_0;  alias, 1 drivers
v0x6000000d50e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d5170_0 .var "state", 0 0;
v0x6000000d5200_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e7b20 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d5c20_0 .net8 "Bitline1", 0 0, p0x7fb80aa1c988;  1 drivers, strength-aware
v0x6000000d5cb0_0 .net8 "Bitline2", 0 0, p0x7fb80aa1c9b8;  1 drivers, strength-aware
v0x6000000d5d40_0 .net "D", 0 0, L_0x60000011f8e0;  1 drivers
v0x6000000d5dd0_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000d5e60_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000d5ef0_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1c9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d5f80_0 name=_ivl_0
o0x7fb80aa1ca18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d6010_0 name=_ivl_4
v0x6000000d60a0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d6130_0 .net "dffOut", 0 0, v0x6000000d5b00_0;  1 drivers
v0x6000000d61c0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x600000164640 .functor MUXZ 1, o0x7fb80aa1c9e8, v0x6000000d5b00_0, L_0x6000001354a0, C4<>;
L_0x6000001645a0 .functor MUXZ 1, o0x7fb80aa1ca18, v0x6000000d5b00_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e7c90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e7b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d58c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d5950_0 .net "d", 0 0, L_0x60000011f8e0;  alias, 1 drivers
v0x6000000d59e0_0 .net "q", 0 0, v0x6000000d5b00_0;  alias, 1 drivers
v0x6000000d5a70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d5b00_0 .var "state", 0 0;
v0x6000000d5b90_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e7e00 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d65b0_0 .net8 "Bitline1", 0 0, p0x7fb80aa1cd48;  1 drivers, strength-aware
v0x6000000d6640_0 .net8 "Bitline2", 0 0, p0x7fb80aa1cd78;  1 drivers, strength-aware
v0x6000000d66d0_0 .net "D", 0 0, L_0x60000011f980;  1 drivers
v0x6000000d6760_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000d67f0_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000d6880_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1cda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d6910_0 name=_ivl_0
o0x7fb80aa1cdd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d69a0_0 name=_ivl_4
v0x6000000d6a30_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d6ac0_0 .net "dffOut", 0 0, v0x6000000d6490_0;  1 drivers
v0x6000000d6b50_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011e080 .functor MUXZ 1, o0x7fb80aa1cda8, v0x6000000d6490_0, L_0x6000001354a0, C4<>;
L_0x60000011dfe0 .functor MUXZ 1, o0x7fb80aa1cdd8, v0x6000000d6490_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e7f70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e7e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d6250_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d62e0_0 .net "d", 0 0, L_0x60000011f980;  alias, 1 drivers
v0x6000000d6370_0 .net "q", 0 0, v0x6000000d6490_0;  alias, 1 drivers
v0x6000000d6400_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d6490_0 .var "state", 0 0;
v0x6000000d6520_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e80e0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d6f40_0 .net8 "Bitline1", 0 0, p0x7fb80aa1d108;  1 drivers, strength-aware
v0x6000000d6fd0_0 .net8 "Bitline2", 0 0, p0x7fb80aa1d138;  1 drivers, strength-aware
v0x6000000d7060_0 .net "D", 0 0, L_0x60000011fa20;  1 drivers
v0x6000000d70f0_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000d7180_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000d7210_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1d168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d72a0_0 name=_ivl_0
o0x7fb80aa1d198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d7330_0 name=_ivl_4
v0x6000000d73c0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d7450_0 .net "dffOut", 0 0, v0x6000000d6e20_0;  1 drivers
v0x6000000d74e0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011df40 .functor MUXZ 1, o0x7fb80aa1d168, v0x6000000d6e20_0, L_0x6000001354a0, C4<>;
L_0x60000011dea0 .functor MUXZ 1, o0x7fb80aa1d198, v0x6000000d6e20_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e8250 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e80e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d6be0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d6c70_0 .net "d", 0 0, L_0x60000011fa20;  alias, 1 drivers
v0x6000000d6d00_0 .net "q", 0 0, v0x6000000d6e20_0;  alias, 1 drivers
v0x6000000d6d90_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d6e20_0 .var "state", 0 0;
v0x6000000d6eb0_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e83c0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d78d0_0 .net8 "Bitline1", 0 0, p0x7fb80aa1d4c8;  1 drivers, strength-aware
v0x6000000d7960_0 .net8 "Bitline2", 0 0, p0x7fb80aa1d4f8;  1 drivers, strength-aware
v0x6000000d79f0_0 .net "D", 0 0, L_0x60000011fac0;  1 drivers
v0x6000000d7a80_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000d7b10_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000d7ba0_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1d528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d7c30_0 name=_ivl_0
o0x7fb80aa1d558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d7cc0_0 name=_ivl_4
v0x6000000d7d50_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d7de0_0 .net "dffOut", 0 0, v0x6000000d77b0_0;  1 drivers
v0x6000000d7e70_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011de00 .functor MUXZ 1, o0x7fb80aa1d528, v0x6000000d77b0_0, L_0x6000001354a0, C4<>;
L_0x60000011dd60 .functor MUXZ 1, o0x7fb80aa1d558, v0x6000000d77b0_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e8530 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e83c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d7570_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000d7600_0 .net "d", 0 0, L_0x60000011fac0;  alias, 1 drivers
v0x6000000d7690_0 .net "q", 0 0, v0x6000000d77b0_0;  alias, 1 drivers
v0x6000000d7720_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000d77b0_0 .var "state", 0 0;
v0x6000000d7840_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e86a0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e82d0_0 .net8 "Bitline1", 0 0, p0x7fb80aa1d888;  1 drivers, strength-aware
v0x6000000e8360_0 .net8 "Bitline2", 0 0, p0x7fb80aa1d8b8;  1 drivers, strength-aware
v0x6000000e83f0_0 .net "D", 0 0, L_0x60000011fb60;  1 drivers
v0x6000000e8480_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000e8510_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000e85a0_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1d8e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e8630_0 name=_ivl_0
o0x7fb80aa1d918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e86c0_0 name=_ivl_4
v0x6000000e8750_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000e87e0_0 .net "dffOut", 0 0, v0x6000000e81b0_0;  1 drivers
v0x6000000e8870_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011dcc0 .functor MUXZ 1, o0x7fb80aa1d8e8, v0x6000000e81b0_0, L_0x6000001354a0, C4<>;
L_0x60000011dc20 .functor MUXZ 1, o0x7fb80aa1d918, v0x6000000e81b0_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e8810 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e86a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d7f00_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000e8000_0 .net "d", 0 0, L_0x60000011fb60;  alias, 1 drivers
v0x6000000e8090_0 .net "q", 0 0, v0x6000000e81b0_0;  alias, 1 drivers
v0x6000000e8120_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000e81b0_0 .var "state", 0 0;
v0x6000000e8240_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e8980 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e8c60_0 .net8 "Bitline1", 0 0, p0x7fb80aa1dc48;  1 drivers, strength-aware
v0x6000000e8cf0_0 .net8 "Bitline2", 0 0, p0x7fb80aa1dc78;  1 drivers, strength-aware
v0x6000000e8d80_0 .net "D", 0 0, L_0x60000011fc00;  1 drivers
v0x6000000e8e10_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000e8ea0_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000e8f30_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1dca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e8fc0_0 name=_ivl_0
o0x7fb80aa1dcd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e9050_0 name=_ivl_4
v0x6000000e90e0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000e9170_0 .net "dffOut", 0 0, v0x6000000e8b40_0;  1 drivers
v0x6000000e9200_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011db80 .functor MUXZ 1, o0x7fb80aa1dca8, v0x6000000e8b40_0, L_0x6000001354a0, C4<>;
L_0x60000011dae0 .functor MUXZ 1, o0x7fb80aa1dcd8, v0x6000000e8b40_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e8af0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e8980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e8900_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000e8990_0 .net "d", 0 0, L_0x60000011fc00;  alias, 1 drivers
v0x6000000e8a20_0 .net "q", 0 0, v0x6000000e8b40_0;  alias, 1 drivers
v0x6000000e8ab0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000e8b40_0 .var "state", 0 0;
v0x6000000e8bd0_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e8e60 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e95f0_0 .net8 "Bitline1", 0 0, p0x7fb80aa1e008;  1 drivers, strength-aware
v0x6000000e9680_0 .net8 "Bitline2", 0 0, p0x7fb80aa1e038;  1 drivers, strength-aware
v0x6000000e9710_0 .net "D", 0 0, L_0x60000011fca0;  1 drivers
v0x6000000e97a0_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000e9830_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000e98c0_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1e068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e9950_0 name=_ivl_0
o0x7fb80aa1e098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e99e0_0 name=_ivl_4
v0x6000000e9a70_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000e9b00_0 .net "dffOut", 0 0, v0x6000000e94d0_0;  1 drivers
v0x6000000e9b90_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011da40 .functor MUXZ 1, o0x7fb80aa1e068, v0x6000000e94d0_0, L_0x6000001354a0, C4<>;
L_0x60000011d9a0 .functor MUXZ 1, o0x7fb80aa1e098, v0x6000000e94d0_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e8fd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e8e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e9290_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000e9320_0 .net "d", 0 0, L_0x60000011fca0;  alias, 1 drivers
v0x6000000e93b0_0 .net "q", 0 0, v0x6000000e94d0_0;  alias, 1 drivers
v0x6000000e9440_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000e94d0_0 .var "state", 0 0;
v0x6000000e9560_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e9140 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e9f80_0 .net8 "Bitline1", 0 0, p0x7fb80aa1e3c8;  1 drivers, strength-aware
v0x6000000ea010_0 .net8 "Bitline2", 0 0, p0x7fb80aa1e3f8;  1 drivers, strength-aware
v0x6000000ea0a0_0 .net "D", 0 0, L_0x60000011fd40;  1 drivers
v0x6000000ea130_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000ea1c0_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000ea250_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1e428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ea2e0_0 name=_ivl_0
o0x7fb80aa1e458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ea370_0 name=_ivl_4
v0x6000000ea400_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ea490_0 .net "dffOut", 0 0, v0x6000000e9e60_0;  1 drivers
v0x6000000ea520_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011d900 .functor MUXZ 1, o0x7fb80aa1e428, v0x6000000e9e60_0, L_0x6000001354a0, C4<>;
L_0x60000011d860 .functor MUXZ 1, o0x7fb80aa1e458, v0x6000000e9e60_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e92b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e9140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e9c20_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000e9cb0_0 .net "d", 0 0, L_0x60000011fd40;  alias, 1 drivers
v0x6000000e9d40_0 .net "q", 0 0, v0x6000000e9e60_0;  alias, 1 drivers
v0x6000000e9dd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000e9e60_0 .var "state", 0 0;
v0x6000000e9ef0_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e9420 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ea910_0 .net8 "Bitline1", 0 0, p0x7fb80aa1e788;  1 drivers, strength-aware
v0x6000000ea9a0_0 .net8 "Bitline2", 0 0, p0x7fb80aa1e7b8;  1 drivers, strength-aware
v0x6000000eaa30_0 .net "D", 0 0, L_0x60000011fde0;  1 drivers
v0x6000000eaac0_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000eab50_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000eabe0_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1e7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000eac70_0 name=_ivl_0
o0x7fb80aa1e818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ead00_0 name=_ivl_4
v0x6000000ead90_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000eae20_0 .net "dffOut", 0 0, v0x6000000ea7f0_0;  1 drivers
v0x6000000eaeb0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011d7c0 .functor MUXZ 1, o0x7fb80aa1e7e8, v0x6000000ea7f0_0, L_0x6000001354a0, C4<>;
L_0x60000011d720 .functor MUXZ 1, o0x7fb80aa1e818, v0x6000000ea7f0_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e9590 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e9420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000ea5b0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ea640_0 .net "d", 0 0, L_0x60000011fde0;  alias, 1 drivers
v0x6000000ea6d0_0 .net "q", 0 0, v0x6000000ea7f0_0;  alias, 1 drivers
v0x6000000ea760_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000ea7f0_0 .var "state", 0 0;
v0x6000000ea880_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e9700 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000eb2a0_0 .net8 "Bitline1", 0 0, p0x7fb80aa1eb48;  1 drivers, strength-aware
v0x6000000eb330_0 .net8 "Bitline2", 0 0, p0x7fb80aa1eb78;  1 drivers, strength-aware
v0x6000000eb3c0_0 .net "D", 0 0, L_0x60000011fe80;  1 drivers
v0x6000000eb450_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000eb4e0_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000eb570_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1eba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000eb600_0 name=_ivl_0
o0x7fb80aa1ebd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000eb690_0 name=_ivl_4
v0x6000000eb720_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000eb7b0_0 .net "dffOut", 0 0, v0x6000000eb180_0;  1 drivers
v0x6000000eb840_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011f7a0 .functor MUXZ 1, o0x7fb80aa1eba8, v0x6000000eb180_0, L_0x6000001354a0, C4<>;
L_0x60000011f700 .functor MUXZ 1, o0x7fb80aa1ebd8, v0x6000000eb180_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e9870 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e9700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000eaf40_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000eafd0_0 .net "d", 0 0, L_0x60000011fe80;  alias, 1 drivers
v0x6000000eb060_0 .net "q", 0 0, v0x6000000eb180_0;  alias, 1 drivers
v0x6000000eb0f0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000eb180_0 .var "state", 0 0;
v0x6000000eb210_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e99e0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ebc30_0 .net8 "Bitline1", 0 0, p0x7fb80aa1ef08;  1 drivers, strength-aware
v0x6000000ebcc0_0 .net8 "Bitline2", 0 0, p0x7fb80aa1ef38;  1 drivers, strength-aware
v0x6000000ebd50_0 .net "D", 0 0, L_0x60000011ff20;  1 drivers
v0x6000000ebde0_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000ebe70_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000ebf00_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1ef68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ec000_0 name=_ivl_0
o0x7fb80aa1ef98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ec090_0 name=_ivl_4
v0x6000000ec120_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ec1b0_0 .net "dffOut", 0 0, v0x6000000ebb10_0;  1 drivers
v0x6000000ec240_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011f660 .functor MUXZ 1, o0x7fb80aa1ef68, v0x6000000ebb10_0, L_0x6000001354a0, C4<>;
L_0x60000011f5c0 .functor MUXZ 1, o0x7fb80aa1ef98, v0x6000000ebb10_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e9b50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e99e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000eb8d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000eb960_0 .net "d", 0 0, L_0x60000011ff20;  alias, 1 drivers
v0x6000000eb9f0_0 .net "q", 0 0, v0x6000000ebb10_0;  alias, 1 drivers
v0x6000000eba80_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000ebb10_0 .var "state", 0 0;
v0x6000000ebba0_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e9cc0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ec630_0 .net8 "Bitline1", 0 0, p0x7fb80aa1f2c8;  1 drivers, strength-aware
v0x6000000ec6c0_0 .net8 "Bitline2", 0 0, p0x7fb80aa1f2f8;  1 drivers, strength-aware
v0x6000000ec750_0 .net "D", 0 0, L_0x600000134000;  1 drivers
v0x6000000ec7e0_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000ec870_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000ec900_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1f328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ec990_0 name=_ivl_0
o0x7fb80aa1f358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000eca20_0 name=_ivl_4
v0x6000000ecab0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ecb40_0 .net "dffOut", 0 0, v0x6000000ec510_0;  1 drivers
v0x6000000ecbd0_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011f520 .functor MUXZ 1, o0x7fb80aa1f328, v0x6000000ec510_0, L_0x6000001354a0, C4<>;
L_0x60000011c280 .functor MUXZ 1, o0x7fb80aa1f358, v0x6000000ec510_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7e9e30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e9cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000ec2d0_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ec360_0 .net "d", 0 0, L_0x600000134000;  alias, 1 drivers
v0x6000000ec3f0_0 .net "q", 0 0, v0x6000000ec510_0;  alias, 1 drivers
v0x6000000ec480_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000ec510_0 .var "state", 0 0;
v0x6000000ec5a0_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e9fa0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7fb80a7e5860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ecfc0_0 .net8 "Bitline1", 0 0, p0x7fb80aa1f688;  1 drivers, strength-aware
v0x6000000ed050_0 .net8 "Bitline2", 0 0, p0x7fb80aa1f6b8;  1 drivers, strength-aware
v0x6000000ed0e0_0 .net "D", 0 0, L_0x6000001340a0;  1 drivers
v0x6000000ed170_0 .net "ReadEnable1", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x6000000ed200_0 .net "ReadEnable2", 0 0, L_0x600000135ea0;  alias, 1 drivers
v0x6000000ed290_0 .net "WriteEnable", 0 0, L_0x600000134aa0;  alias, 1 drivers
o0x7fb80aa1f6e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ed320_0 name=_ivl_0
o0x7fb80aa1f718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ed3b0_0 name=_ivl_4
v0x6000000ed440_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000ed4d0_0 .net "dffOut", 0 0, v0x6000000ecea0_0;  1 drivers
v0x6000000ed560_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
L_0x60000011c1e0 .functor MUXZ 1, o0x7fb80aa1f6e8, v0x6000000ecea0_0, L_0x6000001354a0, C4<>;
L_0x60000011c140 .functor MUXZ 1, o0x7fb80aa1f718, v0x6000000ecea0_0, L_0x600000135ea0, C4<>;
S_0x7fb80a7ea110 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7fb80a7e9fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000ecc60_0 .net "clk", 0 0, v0x6000000f9320_0;  alias, 1 drivers
v0x6000000eccf0_0 .net "d", 0 0, L_0x6000001340a0;  alias, 1 drivers
v0x6000000ecd80_0 .net "q", 0 0, v0x6000000ecea0_0;  alias, 1 drivers
v0x6000000ece10_0 .net "rst", 0 0, L_0x600001b0c540;  alias, 1 drivers
v0x6000000ecea0_0 .var "state", 0 0;
v0x6000000ecf30_0 .net "wen", 0 0, L_0x600000134aa0;  alias, 1 drivers
S_0x7fb80a7e8c60 .scope module, "writeDecoder2" "WriteDecoder_4_16" 26 20, 14 76 0, S_0x7fb80a7b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /INPUT 1 "WriteReg";
    .port_info 2 /OUTPUT 16 "Wordline";
L_0x600001b03e20 .functor AND 1, L_0x600000110820, L_0x6000001108c0, C4<1>, C4<1>;
L_0x600001b03e90 .functor AND 1, L_0x600001b03e20, L_0x600000110960, C4<1>, C4<1>;
L_0x600001b03f00 .functor AND 1, L_0x600001b03e90, L_0x600000110a00, C4<1>, C4<1>;
L_0x600001b03f70 .functor AND 1, L_0x600001b03f00, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b04000 .functor AND 1, L_0x600000110aa0, L_0x600000110b40, C4<1>, C4<1>;
L_0x600001b04070 .functor AND 1, L_0x600001b04000, L_0x600000110be0, C4<1>, C4<1>;
L_0x600001b040e0 .functor AND 1, L_0x600001b04070, L_0x600000110d20, C4<1>, C4<1>;
L_0x600001b04150 .functor AND 1, L_0x600001b040e0, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b041c0 .functor AND 1, L_0x600000110dc0, L_0x600000110e60, C4<1>, C4<1>;
L_0x600001b042a0 .functor AND 1, L_0x600001b041c0, L_0x600000110fa0, C4<1>, C4<1>;
L_0x600001b04310 .functor AND 1, L_0x600001b042a0, L_0x600000111040, C4<1>, C4<1>;
L_0x600001b04380 .functor AND 1, L_0x600001b04310, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b04230 .functor AND 1, L_0x6000001110e0, L_0x600000111180, C4<1>, C4<1>;
L_0x600001b04460 .functor AND 1, L_0x600001b04230, L_0x6000001112c0, C4<1>, C4<1>;
L_0x600001b044d0 .functor AND 1, L_0x600001b04460, L_0x6000001114a0, C4<1>, C4<1>;
L_0x600001b043f0 .functor AND 1, L_0x600001b044d0, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b04540 .functor AND 1, L_0x600000111540, L_0x6000001115e0, C4<1>, C4<1>;
L_0x600001b045b0 .functor AND 1, L_0x600001b04540, L_0x600000111680, C4<1>, C4<1>;
L_0x600001b04620 .functor AND 1, L_0x600001b045b0, L_0x600000111720, C4<1>, C4<1>;
L_0x600001b04690 .functor AND 1, L_0x600001b04620, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b04700 .functor AND 1, L_0x600000111860, L_0x6000001119a0, C4<1>, C4<1>;
L_0x600001b04770 .functor AND 1, L_0x600001b04700, L_0x6000001117c0, C4<1>, C4<1>;
L_0x600001b047e0 .functor AND 1, L_0x600001b04770, L_0x600000111ae0, C4<1>, C4<1>;
L_0x600001b04850 .functor AND 1, L_0x600001b047e0, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b048c0 .functor AND 1, L_0x600000111b80, L_0x600000111cc0, C4<1>, C4<1>;
L_0x600001b04930 .functor AND 1, L_0x600001b048c0, L_0x600000111e00, C4<1>, C4<1>;
L_0x600001b049a0 .functor AND 1, L_0x600001b04930, L_0x600000111ea0, C4<1>, C4<1>;
L_0x600001b04a10 .functor AND 1, L_0x600001b049a0, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b04a80 .functor AND 1, L_0x600000111f40, L_0x600000112080, C4<1>, C4<1>;
L_0x600001b04af0 .functor AND 1, L_0x600001b04a80, L_0x6000001121c0, C4<1>, C4<1>;
L_0x600001b04b60 .functor AND 1, L_0x600001b04af0, L_0x600000112300, C4<1>, C4<1>;
L_0x600001b04bd0 .functor AND 1, L_0x600001b04b60, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b04c40 .functor AND 1, L_0x600000112440, L_0x6000001124e0, C4<1>, C4<1>;
L_0x600001b04cb0 .functor AND 1, L_0x600001b04c40, L_0x600000112580, C4<1>, C4<1>;
L_0x600001b04d20 .functor AND 1, L_0x600001b04cb0, L_0x600000112620, C4<1>, C4<1>;
L_0x600001b04d90 .functor AND 1, L_0x600001b04d20, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b04e00 .functor AND 1, L_0x600000112760, L_0x600000112800, C4<1>, C4<1>;
L_0x600001b04e70 .functor AND 1, L_0x600001b04e00, L_0x6000001128a0, C4<1>, C4<1>;
L_0x600001b04ee0 .functor AND 1, L_0x600001b04e70, L_0x6000001129e0, C4<1>, C4<1>;
L_0x600001b04f50 .functor AND 1, L_0x600001b04ee0, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b04fc0 .functor AND 1, L_0x600000112b20, L_0x600000112bc0, C4<1>, C4<1>;
L_0x600001b05030 .functor AND 1, L_0x600001b04fc0, L_0x600000112d00, C4<1>, C4<1>;
L_0x600001b050a0 .functor AND 1, L_0x600001b05030, L_0x600000112da0, C4<1>, C4<1>;
L_0x600001b05110 .functor AND 1, L_0x600001b050a0, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b05180 .functor AND 1, L_0x600000112ee0, L_0x600000112f80, C4<1>, C4<1>;
L_0x600001b051f0 .functor AND 1, L_0x600001b05180, L_0x6000001130c0, C4<1>, C4<1>;
L_0x600001b05260 .functor AND 1, L_0x600001b051f0, L_0x600000113200, C4<1>, C4<1>;
L_0x600001b052d0 .functor AND 1, L_0x600001b05260, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b05340 .functor AND 1, L_0x600000113340, L_0x600000113480, C4<1>, C4<1>;
L_0x600001b053b0 .functor AND 1, L_0x600001b05340, L_0x600000113520, C4<1>, C4<1>;
L_0x600001b05420 .functor AND 1, L_0x600001b053b0, L_0x6000001135c0, C4<1>, C4<1>;
L_0x600001b05490 .functor AND 1, L_0x600001b05420, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b05500 .functor AND 1, L_0x600000113700, L_0x600000113840, C4<1>, C4<1>;
L_0x600001b05570 .functor AND 1, L_0x600001b05500, L_0x6000001138e0, C4<1>, C4<1>;
L_0x600001b055e0 .functor AND 1, L_0x600001b05570, L_0x600000113a20, C4<1>, C4<1>;
L_0x600001b05650 .functor AND 1, L_0x600001b055e0, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b056c0 .functor AND 1, L_0x600000113b60, L_0x600000113ca0, C4<1>, C4<1>;
L_0x600001b05730 .functor AND 1, L_0x600001b056c0, L_0x600000113de0, C4<1>, C4<1>;
L_0x600001b057a0 .functor AND 1, L_0x600001b05730, L_0x600000113e80, C4<1>, C4<1>;
L_0x600001b05810 .functor AND 1, L_0x600001b057a0, v0x60000031c510_0, C4<1>, C4<1>;
L_0x600001b05880 .functor AND 1, L_0x6000001140a0, L_0x6000001141e0, C4<1>, C4<1>;
L_0x600001b058f0 .functor AND 1, L_0x600001b05880, L_0x600000114320, C4<1>, C4<1>;
L_0x600001b05960 .functor AND 1, L_0x600001b058f0, L_0x600000114460, C4<1>, C4<1>;
L_0x600001b059d0 .functor AND 1, L_0x600001b05960, v0x60000031c510_0, C4<1>, C4<1>;
v0x6000000eda70_0 .net "RegId", 3 0, L_0x6000001df160;  alias, 1 drivers
v0x6000000edb00_0 .net "Wordline", 15 0, L_0x600000113f20;  alias, 1 drivers
v0x6000000edb90_0 .net "WriteReg", 0 0, v0x60000031c510_0;  alias, 1 drivers
v0x6000000edc20_0 .net *"_ivl_103", 0 0, L_0x600000111860;  1 drivers
v0x6000000edcb0_0 .net *"_ivl_105", 0 0, L_0x600000111900;  1 drivers
v0x6000000edd40_0 .net *"_ivl_107", 0 0, L_0x6000001119a0;  1 drivers
v0x6000000eddd0_0 .net *"_ivl_109", 0 0, L_0x600001b04700;  1 drivers
v0x6000000ede60_0 .net *"_ivl_11", 0 0, L_0x600001b03e90;  1 drivers
v0x6000000edef0_0 .net *"_ivl_111", 0 0, L_0x6000001117c0;  1 drivers
v0x6000000edf80_0 .net *"_ivl_113", 0 0, L_0x600001b04770;  1 drivers
v0x6000000ee010_0 .net *"_ivl_115", 0 0, L_0x600000111a40;  1 drivers
v0x6000000ee0a0_0 .net *"_ivl_117", 0 0, L_0x600000111ae0;  1 drivers
v0x6000000ee130_0 .net *"_ivl_119", 0 0, L_0x600001b047e0;  1 drivers
v0x6000000ee1c0_0 .net *"_ivl_121", 0 0, L_0x600001b04850;  1 drivers
v0x6000000ee250_0 .net *"_ivl_125", 0 0, L_0x600000111b80;  1 drivers
v0x6000000ee2e0_0 .net *"_ivl_127", 0 0, L_0x600000111c20;  1 drivers
v0x6000000ee370_0 .net *"_ivl_129", 0 0, L_0x600000111cc0;  1 drivers
v0x6000000ee400_0 .net *"_ivl_13", 0 0, L_0x600000110a00;  1 drivers
v0x6000000ee490_0 .net *"_ivl_131", 0 0, L_0x600001b048c0;  1 drivers
v0x6000000ee520_0 .net *"_ivl_133", 0 0, L_0x600000111d60;  1 drivers
v0x6000003c5050_0 .net *"_ivl_135", 0 0, L_0x600000111e00;  1 drivers
v0x6000003c50e0_0 .net *"_ivl_137", 0 0, L_0x600001b04930;  1 drivers
v0x6000003c5170_0 .net *"_ivl_139", 0 0, L_0x600000111ea0;  1 drivers
v0x6000003c5200_0 .net *"_ivl_141", 0 0, L_0x600001b049a0;  1 drivers
v0x6000003c5290_0 .net *"_ivl_143", 0 0, L_0x600001b04a10;  1 drivers
v0x6000003c5320_0 .net *"_ivl_147", 0 0, L_0x600000111f40;  1 drivers
v0x6000003c53b0_0 .net *"_ivl_149", 0 0, L_0x600000111fe0;  1 drivers
v0x6000003c5440_0 .net *"_ivl_15", 0 0, L_0x600001b03f00;  1 drivers
v0x6000003c54d0_0 .net *"_ivl_151", 0 0, L_0x600000112080;  1 drivers
v0x6000003c5560_0 .net *"_ivl_153", 0 0, L_0x600001b04a80;  1 drivers
v0x6000003c55f0_0 .net *"_ivl_155", 0 0, L_0x600000112120;  1 drivers
v0x6000003c5680_0 .net *"_ivl_157", 0 0, L_0x6000001121c0;  1 drivers
v0x6000003c5710_0 .net *"_ivl_159", 0 0, L_0x600001b04af0;  1 drivers
v0x6000003c57a0_0 .net *"_ivl_161", 0 0, L_0x600000112260;  1 drivers
v0x6000003c5830_0 .net *"_ivl_163", 0 0, L_0x600000112300;  1 drivers
v0x6000003c58c0_0 .net *"_ivl_165", 0 0, L_0x600001b04b60;  1 drivers
v0x6000003c5950_0 .net *"_ivl_167", 0 0, L_0x600001b04bd0;  1 drivers
v0x6000003c59e0_0 .net *"_ivl_17", 0 0, L_0x600001b03f70;  1 drivers
v0x6000003c5a70_0 .net *"_ivl_171", 0 0, L_0x6000001123a0;  1 drivers
v0x6000003c5b00_0 .net *"_ivl_173", 0 0, L_0x600000112440;  1 drivers
v0x6000003c5b90_0 .net *"_ivl_175", 0 0, L_0x6000001124e0;  1 drivers
v0x6000003c5c20_0 .net *"_ivl_177", 0 0, L_0x600001b04c40;  1 drivers
v0x6000003c5cb0_0 .net *"_ivl_179", 0 0, L_0x600000112580;  1 drivers
v0x6000003c5d40_0 .net *"_ivl_181", 0 0, L_0x600001b04cb0;  1 drivers
v0x6000003c5dd0_0 .net *"_ivl_183", 0 0, L_0x600000112620;  1 drivers
v0x6000003c5e60_0 .net *"_ivl_185", 0 0, L_0x600001b04d20;  1 drivers
v0x6000003c5ef0_0 .net *"_ivl_187", 0 0, L_0x600001b04d90;  1 drivers
v0x6000003c5f80_0 .net *"_ivl_191", 0 0, L_0x6000001126c0;  1 drivers
v0x6000003c6010_0 .net *"_ivl_193", 0 0, L_0x600000112760;  1 drivers
v0x6000003c60a0_0 .net *"_ivl_195", 0 0, L_0x600000112800;  1 drivers
v0x6000003c6130_0 .net *"_ivl_197", 0 0, L_0x600001b04e00;  1 drivers
v0x6000003c61c0_0 .net *"_ivl_199", 0 0, L_0x6000001128a0;  1 drivers
v0x6000003c6250_0 .net *"_ivl_201", 0 0, L_0x600001b04e70;  1 drivers
v0x6000003c62e0_0 .net *"_ivl_203", 0 0, L_0x600000112940;  1 drivers
v0x6000003c6370_0 .net *"_ivl_205", 0 0, L_0x6000001129e0;  1 drivers
v0x6000003c6400_0 .net *"_ivl_207", 0 0, L_0x600001b04ee0;  1 drivers
v0x6000003c6490_0 .net *"_ivl_209", 0 0, L_0x600001b04f50;  1 drivers
v0x6000003c6520_0 .net *"_ivl_21", 0 0, L_0x600000110aa0;  1 drivers
v0x6000003c65b0_0 .net *"_ivl_213", 0 0, L_0x600000112a80;  1 drivers
v0x6000003c6640_0 .net *"_ivl_215", 0 0, L_0x600000112b20;  1 drivers
v0x6000003c66d0_0 .net *"_ivl_217", 0 0, L_0x600000112bc0;  1 drivers
v0x6000003c6760_0 .net *"_ivl_219", 0 0, L_0x600001b04fc0;  1 drivers
v0x6000003c67f0_0 .net *"_ivl_221", 0 0, L_0x600000112c60;  1 drivers
v0x6000003c6880_0 .net *"_ivl_223", 0 0, L_0x600000112d00;  1 drivers
v0x6000003c6910_0 .net *"_ivl_225", 0 0, L_0x600001b05030;  1 drivers
v0x6000003c69a0_0 .net *"_ivl_227", 0 0, L_0x600000112da0;  1 drivers
v0x6000003c6a30_0 .net *"_ivl_229", 0 0, L_0x600001b050a0;  1 drivers
v0x6000003c6ac0_0 .net *"_ivl_23", 0 0, L_0x600000110b40;  1 drivers
v0x6000003c6b50_0 .net *"_ivl_231", 0 0, L_0x600001b05110;  1 drivers
v0x6000003c6be0_0 .net *"_ivl_235", 0 0, L_0x600000112e40;  1 drivers
v0x6000003c6c70_0 .net *"_ivl_237", 0 0, L_0x600000112ee0;  1 drivers
v0x6000003c6d00_0 .net *"_ivl_239", 0 0, L_0x600000112f80;  1 drivers
v0x6000003c6d90_0 .net *"_ivl_241", 0 0, L_0x600001b05180;  1 drivers
v0x6000003c6e20_0 .net *"_ivl_243", 0 0, L_0x600000113020;  1 drivers
v0x6000003c6eb0_0 .net *"_ivl_245", 0 0, L_0x6000001130c0;  1 drivers
v0x6000003c6f40_0 .net *"_ivl_247", 0 0, L_0x600001b051f0;  1 drivers
v0x6000003c6fd0_0 .net *"_ivl_249", 0 0, L_0x600000113160;  1 drivers
v0x6000003c7060_0 .net *"_ivl_25", 0 0, L_0x600001b04000;  1 drivers
v0x6000003c70f0_0 .net *"_ivl_251", 0 0, L_0x600000113200;  1 drivers
v0x6000003c7180_0 .net *"_ivl_253", 0 0, L_0x600001b05260;  1 drivers
v0x6000003c7210_0 .net *"_ivl_255", 0 0, L_0x600001b052d0;  1 drivers
v0x6000003c72a0_0 .net *"_ivl_259", 0 0, L_0x6000001132a0;  1 drivers
v0x6000003c7330_0 .net *"_ivl_261", 0 0, L_0x600000113340;  1 drivers
v0x6000003c73c0_0 .net *"_ivl_263", 0 0, L_0x6000001133e0;  1 drivers
v0x6000003c7450_0 .net *"_ivl_265", 0 0, L_0x600000113480;  1 drivers
v0x6000003c74e0_0 .net *"_ivl_267", 0 0, L_0x600001b05340;  1 drivers
v0x6000003c7570_0 .net *"_ivl_269", 0 0, L_0x600000113520;  1 drivers
v0x6000003c7600_0 .net *"_ivl_27", 0 0, L_0x600000110be0;  1 drivers
v0x6000003c7690_0 .net *"_ivl_271", 0 0, L_0x600001b053b0;  1 drivers
v0x6000003c7720_0 .net *"_ivl_273", 0 0, L_0x6000001135c0;  1 drivers
v0x6000003c77b0_0 .net *"_ivl_275", 0 0, L_0x600001b05420;  1 drivers
v0x6000003c7840_0 .net *"_ivl_277", 0 0, L_0x600001b05490;  1 drivers
v0x6000003c78d0_0 .net *"_ivl_281", 0 0, L_0x600000113660;  1 drivers
v0x6000003c7960_0 .net *"_ivl_283", 0 0, L_0x600000113700;  1 drivers
v0x6000003c79f0_0 .net *"_ivl_285", 0 0, L_0x6000001137a0;  1 drivers
v0x6000003c7a80_0 .net *"_ivl_287", 0 0, L_0x600000113840;  1 drivers
v0x6000003c7b10_0 .net *"_ivl_289", 0 0, L_0x600001b05500;  1 drivers
v0x6000003c7ba0_0 .net *"_ivl_29", 0 0, L_0x600001b04070;  1 drivers
v0x6000003c7c30_0 .net *"_ivl_291", 0 0, L_0x6000001138e0;  1 drivers
v0x6000003c7cc0_0 .net *"_ivl_293", 0 0, L_0x600001b05570;  1 drivers
v0x6000003c7d50_0 .net *"_ivl_295", 0 0, L_0x600000113980;  1 drivers
v0x6000003c7de0_0 .net *"_ivl_297", 0 0, L_0x600000113a20;  1 drivers
v0x6000003c7e70_0 .net *"_ivl_299", 0 0, L_0x600001b055e0;  1 drivers
v0x6000003c7f00_0 .net *"_ivl_3", 0 0, L_0x600000110820;  1 drivers
v0x6000000e0000_0 .net *"_ivl_301", 0 0, L_0x600001b05650;  1 drivers
v0x6000000e0090_0 .net *"_ivl_305", 0 0, L_0x600000113ac0;  1 drivers
v0x6000000e0120_0 .net *"_ivl_307", 0 0, L_0x600000113b60;  1 drivers
v0x6000000e01b0_0 .net *"_ivl_309", 0 0, L_0x600000113c00;  1 drivers
v0x6000000e0240_0 .net *"_ivl_31", 0 0, L_0x600000110c80;  1 drivers
v0x6000000e02d0_0 .net *"_ivl_311", 0 0, L_0x600000113ca0;  1 drivers
v0x6000000e0360_0 .net *"_ivl_313", 0 0, L_0x600001b056c0;  1 drivers
v0x6000000e03f0_0 .net *"_ivl_315", 0 0, L_0x600000113d40;  1 drivers
v0x6000000e0480_0 .net *"_ivl_317", 0 0, L_0x600000113de0;  1 drivers
v0x6000000e0510_0 .net *"_ivl_319", 0 0, L_0x600001b05730;  1 drivers
v0x6000000e05a0_0 .net *"_ivl_321", 0 0, L_0x600000113e80;  1 drivers
v0x6000000e0630_0 .net *"_ivl_323", 0 0, L_0x600001b057a0;  1 drivers
v0x6000000e06c0_0 .net *"_ivl_325", 0 0, L_0x600001b05810;  1 drivers
v0x6000000e0750_0 .net *"_ivl_33", 0 0, L_0x600000110d20;  1 drivers
v0x6000000e07e0_0 .net *"_ivl_330", 0 0, L_0x600000114000;  1 drivers
v0x6000000e0870_0 .net *"_ivl_332", 0 0, L_0x6000001140a0;  1 drivers
v0x6000000e0900_0 .net *"_ivl_334", 0 0, L_0x600000114140;  1 drivers
v0x6000000e0990_0 .net *"_ivl_336", 0 0, L_0x6000001141e0;  1 drivers
v0x6000000e0a20_0 .net *"_ivl_338", 0 0, L_0x600001b05880;  1 drivers
v0x6000000e0ab0_0 .net *"_ivl_340", 0 0, L_0x600000114280;  1 drivers
v0x6000000e0b40_0 .net *"_ivl_342", 0 0, L_0x600000114320;  1 drivers
v0x6000000e0bd0_0 .net *"_ivl_344", 0 0, L_0x600001b058f0;  1 drivers
v0x6000000e0c60_0 .net *"_ivl_346", 0 0, L_0x6000001143c0;  1 drivers
v0x6000000e0cf0_0 .net *"_ivl_348", 0 0, L_0x600000114460;  1 drivers
v0x6000000e0d80_0 .net *"_ivl_35", 0 0, L_0x600001b040e0;  1 drivers
v0x6000000e0e10_0 .net *"_ivl_350", 0 0, L_0x600001b05960;  1 drivers
v0x6000000e0ea0_0 .net *"_ivl_352", 0 0, L_0x600001b059d0;  1 drivers
v0x6000000e0f30_0 .net *"_ivl_37", 0 0, L_0x600001b04150;  1 drivers
v0x6000000e0fc0_0 .net *"_ivl_41", 0 0, L_0x600000110dc0;  1 drivers
v0x6000000e1050_0 .net *"_ivl_43", 0 0, L_0x600000110e60;  1 drivers
v0x6000000e10e0_0 .net *"_ivl_45", 0 0, L_0x600001b041c0;  1 drivers
v0x6000000e1170_0 .net *"_ivl_47", 0 0, L_0x600000110f00;  1 drivers
v0x6000000e1200_0 .net *"_ivl_49", 0 0, L_0x600000110fa0;  1 drivers
v0x6000000e1290_0 .net *"_ivl_5", 0 0, L_0x6000001108c0;  1 drivers
v0x6000000e1320_0 .net *"_ivl_51", 0 0, L_0x600001b042a0;  1 drivers
v0x6000000e13b0_0 .net *"_ivl_53", 0 0, L_0x600000111040;  1 drivers
v0x6000000e1440_0 .net *"_ivl_55", 0 0, L_0x600001b04310;  1 drivers
v0x6000000e14d0_0 .net *"_ivl_57", 0 0, L_0x600001b04380;  1 drivers
v0x6000000e1560_0 .net *"_ivl_61", 0 0, L_0x6000001110e0;  1 drivers
v0x6000000e15f0_0 .net *"_ivl_63", 0 0, L_0x600000111180;  1 drivers
v0x6000000e1680_0 .net *"_ivl_65", 0 0, L_0x600001b04230;  1 drivers
v0x6000000e1710_0 .net *"_ivl_67", 0 0, L_0x600000111220;  1 drivers
v0x6000000e17a0_0 .net *"_ivl_69", 0 0, L_0x6000001112c0;  1 drivers
v0x6000000e1830_0 .net *"_ivl_7", 0 0, L_0x600001b03e20;  1 drivers
v0x6000000e18c0_0 .net *"_ivl_71", 0 0, L_0x600001b04460;  1 drivers
v0x6000000e1950_0 .net *"_ivl_73", 0 0, L_0x600000111360;  1 drivers
v0x6000000e19e0_0 .net *"_ivl_75", 0 0, L_0x6000001114a0;  1 drivers
v0x6000000e1a70_0 .net *"_ivl_77", 0 0, L_0x600001b044d0;  1 drivers
v0x6000000e1b00_0 .net *"_ivl_79", 0 0, L_0x600001b043f0;  1 drivers
v0x6000000e1b90_0 .net *"_ivl_83", 0 0, L_0x600000111540;  1 drivers
v0x6000000e1c20_0 .net *"_ivl_85", 0 0, L_0x600000111400;  1 drivers
v0x6000000e1cb0_0 .net *"_ivl_87", 0 0, L_0x6000001115e0;  1 drivers
v0x6000000e1d40_0 .net *"_ivl_89", 0 0, L_0x600001b04540;  1 drivers
v0x6000000e1dd0_0 .net *"_ivl_9", 0 0, L_0x600000110960;  1 drivers
v0x6000000ee5b0_0 .net *"_ivl_91", 0 0, L_0x600000111680;  1 drivers
v0x6000000ee640_0 .net *"_ivl_93", 0 0, L_0x600001b045b0;  1 drivers
v0x6000000ee6d0_0 .net *"_ivl_95", 0 0, L_0x600000111720;  1 drivers
v0x6000000ee760_0 .net *"_ivl_97", 0 0, L_0x600001b04620;  1 drivers
v0x6000000ee7f0_0 .net *"_ivl_99", 0 0, L_0x600001b04690;  1 drivers
L_0x600000110820 .part L_0x6000001df160, 3, 1;
L_0x6000001108c0 .part L_0x6000001df160, 2, 1;
L_0x600000110960 .part L_0x6000001df160, 1, 1;
L_0x600000110a00 .part L_0x6000001df160, 0, 1;
L_0x600000110aa0 .part L_0x6000001df160, 3, 1;
L_0x600000110b40 .part L_0x6000001df160, 2, 1;
L_0x600000110be0 .part L_0x6000001df160, 1, 1;
L_0x600000110c80 .part L_0x6000001df160, 0, 1;
L_0x600000110d20 .reduce/nor L_0x600000110c80;
L_0x600000110dc0 .part L_0x6000001df160, 3, 1;
L_0x600000110e60 .part L_0x6000001df160, 2, 1;
L_0x600000110f00 .part L_0x6000001df160, 1, 1;
L_0x600000110fa0 .reduce/nor L_0x600000110f00;
L_0x600000111040 .part L_0x6000001df160, 0, 1;
L_0x6000001110e0 .part L_0x6000001df160, 3, 1;
L_0x600000111180 .part L_0x6000001df160, 2, 1;
L_0x600000111220 .part L_0x6000001df160, 1, 1;
L_0x6000001112c0 .reduce/nor L_0x600000111220;
L_0x600000111360 .part L_0x6000001df160, 0, 1;
L_0x6000001114a0 .reduce/nor L_0x600000111360;
L_0x600000111540 .part L_0x6000001df160, 3, 1;
L_0x600000111400 .part L_0x6000001df160, 2, 1;
L_0x6000001115e0 .reduce/nor L_0x600000111400;
L_0x600000111680 .part L_0x6000001df160, 1, 1;
L_0x600000111720 .part L_0x6000001df160, 0, 1;
L_0x600000111860 .part L_0x6000001df160, 3, 1;
L_0x600000111900 .part L_0x6000001df160, 2, 1;
L_0x6000001119a0 .reduce/nor L_0x600000111900;
L_0x6000001117c0 .part L_0x6000001df160, 1, 1;
L_0x600000111a40 .part L_0x6000001df160, 0, 1;
L_0x600000111ae0 .reduce/nor L_0x600000111a40;
L_0x600000111b80 .part L_0x6000001df160, 3, 1;
L_0x600000111c20 .part L_0x6000001df160, 2, 1;
L_0x600000111cc0 .reduce/nor L_0x600000111c20;
L_0x600000111d60 .part L_0x6000001df160, 1, 1;
L_0x600000111e00 .reduce/nor L_0x600000111d60;
L_0x600000111ea0 .part L_0x6000001df160, 0, 1;
L_0x600000111f40 .part L_0x6000001df160, 3, 1;
L_0x600000111fe0 .part L_0x6000001df160, 2, 1;
L_0x600000112080 .reduce/nor L_0x600000111fe0;
L_0x600000112120 .part L_0x6000001df160, 1, 1;
L_0x6000001121c0 .reduce/nor L_0x600000112120;
L_0x600000112260 .part L_0x6000001df160, 0, 1;
L_0x600000112300 .reduce/nor L_0x600000112260;
L_0x6000001123a0 .part L_0x6000001df160, 3, 1;
L_0x600000112440 .reduce/nor L_0x6000001123a0;
L_0x6000001124e0 .part L_0x6000001df160, 2, 1;
L_0x600000112580 .part L_0x6000001df160, 1, 1;
L_0x600000112620 .part L_0x6000001df160, 0, 1;
L_0x6000001126c0 .part L_0x6000001df160, 3, 1;
L_0x600000112760 .reduce/nor L_0x6000001126c0;
L_0x600000112800 .part L_0x6000001df160, 2, 1;
L_0x6000001128a0 .part L_0x6000001df160, 1, 1;
L_0x600000112940 .part L_0x6000001df160, 0, 1;
L_0x6000001129e0 .reduce/nor L_0x600000112940;
L_0x600000112a80 .part L_0x6000001df160, 3, 1;
L_0x600000112b20 .reduce/nor L_0x600000112a80;
L_0x600000112bc0 .part L_0x6000001df160, 2, 1;
L_0x600000112c60 .part L_0x6000001df160, 1, 1;
L_0x600000112d00 .reduce/nor L_0x600000112c60;
L_0x600000112da0 .part L_0x6000001df160, 0, 1;
L_0x600000112e40 .part L_0x6000001df160, 3, 1;
L_0x600000112ee0 .reduce/nor L_0x600000112e40;
L_0x600000112f80 .part L_0x6000001df160, 2, 1;
L_0x600000113020 .part L_0x6000001df160, 1, 1;
L_0x6000001130c0 .reduce/nor L_0x600000113020;
L_0x600000113160 .part L_0x6000001df160, 0, 1;
L_0x600000113200 .reduce/nor L_0x600000113160;
L_0x6000001132a0 .part L_0x6000001df160, 3, 1;
L_0x600000113340 .reduce/nor L_0x6000001132a0;
L_0x6000001133e0 .part L_0x6000001df160, 2, 1;
L_0x600000113480 .reduce/nor L_0x6000001133e0;
L_0x600000113520 .part L_0x6000001df160, 1, 1;
L_0x6000001135c0 .part L_0x6000001df160, 0, 1;
L_0x600000113660 .part L_0x6000001df160, 3, 1;
L_0x600000113700 .reduce/nor L_0x600000113660;
L_0x6000001137a0 .part L_0x6000001df160, 2, 1;
L_0x600000113840 .reduce/nor L_0x6000001137a0;
L_0x6000001138e0 .part L_0x6000001df160, 1, 1;
L_0x600000113980 .part L_0x6000001df160, 0, 1;
L_0x600000113a20 .reduce/nor L_0x600000113980;
L_0x600000113ac0 .part L_0x6000001df160, 3, 1;
L_0x600000113b60 .reduce/nor L_0x600000113ac0;
L_0x600000113c00 .part L_0x6000001df160, 2, 1;
L_0x600000113ca0 .reduce/nor L_0x600000113c00;
L_0x600000113d40 .part L_0x6000001df160, 1, 1;
L_0x600000113de0 .reduce/nor L_0x600000113d40;
L_0x600000113e80 .part L_0x6000001df160, 0, 1;
LS_0x600000113f20_0_0 .concat8 [ 1 1 1 1], L_0x600001b059d0, L_0x600001b05810, L_0x600001b05650, L_0x600001b05490;
LS_0x600000113f20_0_4 .concat8 [ 1 1 1 1], L_0x600001b052d0, L_0x600001b05110, L_0x600001b04f50, L_0x600001b04d90;
LS_0x600000113f20_0_8 .concat8 [ 1 1 1 1], L_0x600001b04bd0, L_0x600001b04a10, L_0x600001b04850, L_0x600001b04690;
LS_0x600000113f20_0_12 .concat8 [ 1 1 1 1], L_0x600001b043f0, L_0x600001b04380, L_0x600001b04150, L_0x600001b03f70;
L_0x600000113f20 .concat8 [ 4 4 4 4], LS_0x600000113f20_0_0, LS_0x600000113f20_0_4, LS_0x600000113f20_0_8, LS_0x600000113f20_0_12;
L_0x600000114000 .part L_0x6000001df160, 3, 1;
L_0x6000001140a0 .reduce/nor L_0x600000114000;
L_0x600000114140 .part L_0x6000001df160, 2, 1;
L_0x6000001141e0 .reduce/nor L_0x600000114140;
L_0x600000114280 .part L_0x6000001df160, 1, 1;
L_0x600000114320 .reduce/nor L_0x600000114280;
L_0x6000001143c0 .part L_0x6000001df160, 0, 1;
L_0x600000114460 .reduce/nor L_0x6000001143c0;
    .scope S_0x7fb80a7a5910;
T_0 ;
    %wait E_0x600002a73500;
    %load/vec4 v0x60000038efd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x60000038f0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x60000038eeb0_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x60000038f060_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x60000038f060_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb80a7a5a80;
T_1 ;
    %wait E_0x600002a73640;
    %load/vec4 v0x60000038f330_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x60000038f450_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x60000038f210_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x60000038f3c0_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x60000038f3c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb80a7a5ed0;
T_2 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000038f9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x60000038fb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x60000038f8d0_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x60000038fa80_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x60000038fa80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb80a7a61b0;
T_3 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000380360_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x600000380480_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x600000380240_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x6000003803f0_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x6000003803f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb80a7a6490;
T_4 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000380c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x600000380d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x600000380b40_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0x600000380cf0_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x600000380cf0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb80a7a6770;
T_5 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000381560_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x600000381680_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x600000381440_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0x6000003815f0_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x6000003815f0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb80a7a6a50;
T_6 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000381e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x600000381f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x600000381d40_0;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0x600000381ef0_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x600000381ef0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb80a7a6d30;
T_7 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000382760_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x600000382880_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x600000382640_0;
    %jmp/1 T_7.3, 9;
T_7.2 ; End of true expr.
    %load/vec4 v0x6000003827f0_0;
    %jmp/0 T_7.3, 9;
 ; End of false expr.
    %blend;
T_7.3;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x6000003827f0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb80a7a7010;
T_8 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000383060_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x600000383180_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x600000382f40_0;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v0x6000003830f0_0;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x6000003830f0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb80a7a76f0;
T_9 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000383960_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x600000383a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x600000383840_0;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %load/vec4 v0x6000003839f0_0;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x6000003839f0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb80a7a79d0;
T_10 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003842d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x6000003843f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x6000003841b0_0;
    %jmp/1 T_10.3, 9;
T_10.2 ; End of true expr.
    %load/vec4 v0x600000384360_0;
    %jmp/0 T_10.3, 9;
 ; End of false expr.
    %blend;
T_10.3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x600000384360_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb80a7a7cb0;
T_11 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000384bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x600000384cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x600000384ab0_0;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0x600000384c60_0;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x600000384c60_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb80a7a7f90;
T_12 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003854d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x6000003855f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x6000003853b0_0;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v0x600000385560_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x600000385560_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb80a7a8270;
T_13 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000385dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x600000385ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x600000385cb0_0;
    %jmp/1 T_13.3, 9;
T_13.2 ; End of true expr.
    %load/vec4 v0x600000385e60_0;
    %jmp/0 T_13.3, 9;
 ; End of false expr.
    %blend;
T_13.3;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x600000385e60_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb80a7a8550;
T_14 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003866d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x6000003867f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x6000003865b0_0;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x600000386760_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x600000386760_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb80a7a8830;
T_15 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000386fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x6000003870f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x600000386eb0_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x600000387060_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x600000387060_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb80a7a8b10;
T_16 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003878d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x6000003879f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x6000003877b0_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0x600000387960_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0x600000387960_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fb80a7a72f0;
T_17 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000398240_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x600000398360_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x600000398120_0;
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0x6000003982d0_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0x6000003982d0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fb80a7ac6d0;
T_18 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000392520_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x600000392640_0;
    %flag_set/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x600000392400_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0x6000003925b0_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x6000003925b0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fb80a7ac9b0;
T_19 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000392e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x600000392f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x600000392d00_0;
    %jmp/1 T_19.3, 9;
T_19.2 ; End of true expr.
    %load/vec4 v0x600000392eb0_0;
    %jmp/0 T_19.3, 9;
 ; End of false expr.
    %blend;
T_19.3;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x600000392eb0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fb80a7acc90;
T_20 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000393720_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x600000393840_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x600000393600_0;
    %jmp/1 T_20.3, 9;
T_20.2 ; End of true expr.
    %load/vec4 v0x6000003937b0_0;
    %jmp/0 T_20.3, 9;
 ; End of false expr.
    %blend;
T_20.3;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0x6000003937b0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fb80a7acf70;
T_21 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000394090_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0x6000003941b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0x600000393f00_0;
    %jmp/1 T_21.3, 9;
T_21.2 ; End of true expr.
    %load/vec4 v0x600000394120_0;
    %jmp/0 T_21.3, 9;
 ; End of false expr.
    %blend;
T_21.3;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0x600000394120_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fb80a7ad250;
T_22 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000394990_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0x600000394ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0x600000394870_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0x600000394a20_0;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0x600000394a20_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fb80a7ad530;
T_23 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000395290_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x6000003953b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0x600000395170_0;
    %jmp/1 T_23.3, 9;
T_23.2 ; End of true expr.
    %load/vec4 v0x600000395320_0;
    %jmp/0 T_23.3, 9;
 ; End of false expr.
    %blend;
T_23.3;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x600000395320_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fb80a7ad810;
T_24 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000395b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x600000395cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0x600000395a70_0;
    %jmp/1 T_24.3, 9;
T_24.2 ; End of true expr.
    %load/vec4 v0x600000395c20_0;
    %jmp/0 T_24.3, 9;
 ; End of false expr.
    %blend;
T_24.3;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x600000395c20_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fb80a7adaf0;
T_25 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000396490_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0x6000003965b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0x600000396370_0;
    %jmp/1 T_25.3, 9;
T_25.2 ; End of true expr.
    %load/vec4 v0x600000396520_0;
    %jmp/0 T_25.3, 9;
 ; End of false expr.
    %blend;
T_25.3;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0x600000396520_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fb80a7addd0;
T_26 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000396d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x600000396eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x600000396c70_0;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %load/vec4 v0x600000396e20_0;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x600000396e20_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fb80a7ae0b0;
T_27 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000397690_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x6000003977b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x600000397570_0;
    %jmp/1 T_27.3, 9;
T_27.2 ; End of true expr.
    %load/vec4 v0x600000397720_0;
    %jmp/0 T_27.3, 9;
 ; End of false expr.
    %blend;
T_27.3;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x600000397720_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fb80a7ae390;
T_28 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003a8000_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x6000003a8120_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x600000397e70_0;
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0x6000003a8090_0;
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x6000003a8090_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fb80a7ae670;
T_29 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003a8900_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x6000003a8a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0x6000003a87e0_0;
    %jmp/1 T_29.3, 9;
T_29.2 ; End of true expr.
    %load/vec4 v0x6000003a8990_0;
    %jmp/0 T_29.3, 9;
 ; End of false expr.
    %blend;
T_29.3;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x6000003a8990_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fb80a7ae950;
T_30 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003a9200_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0x6000003a9320_0;
    %flag_set/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x6000003a90e0_0;
    %jmp/1 T_30.3, 9;
T_30.2 ; End of true expr.
    %load/vec4 v0x6000003a9290_0;
    %jmp/0 T_30.3, 9;
 ; End of false expr.
    %blend;
T_30.3;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v0x6000003a9290_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fb80a7aec30;
T_31 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003a9b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x6000003a9c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x6000003a99e0_0;
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0x6000003a9b90_0;
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x6000003a9b90_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fb80a7aef10;
T_32 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003aa400_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x6000003aa520_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x6000003aa2e0_0;
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0x6000003aa490_0;
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0x6000003aa490_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fb80a7af1f0;
T_33 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003aad00_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x6000003aae20_0;
    %flag_set/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0x6000003aabe0_0;
    %jmp/1 T_33.3, 9;
T_33.2 ; End of true expr.
    %load/vec4 v0x6000003aad90_0;
    %jmp/0 T_33.3, 9;
 ; End of false expr.
    %blend;
T_33.3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0x6000003aad90_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fb80a7a9360;
T_34 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000398fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0x6000003990e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v0x600000398ea0_0;
    %jmp/1 T_34.3, 9;
T_34.2 ; End of true expr.
    %load/vec4 v0x600000399050_0;
    %jmp/0 T_34.3, 9;
 ; End of false expr.
    %blend;
T_34.3;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %store/vec4 v0x600000399050_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fb80a7a9640;
T_35 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003998c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0x6000003999e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0x6000003997a0_0;
    %jmp/1 T_35.3, 9;
T_35.2 ; End of true expr.
    %load/vec4 v0x600000399950_0;
    %jmp/0 T_35.3, 9;
 ; End of false expr.
    %blend;
T_35.3;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0x600000399950_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fb80a7a9920;
T_36 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039a1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0x60000039a2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_36.2, 9;
    %load/vec4 v0x60000039a0a0_0;
    %jmp/1 T_36.3, 9;
T_36.2 ; End of true expr.
    %load/vec4 v0x60000039a250_0;
    %jmp/0 T_36.3, 9;
 ; End of false expr.
    %blend;
T_36.3;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0x60000039a250_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fb80a7a9c00;
T_37 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039aac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0x60000039abe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v0x60000039a9a0_0;
    %jmp/1 T_37.3, 9;
T_37.2 ; End of true expr.
    %load/vec4 v0x60000039ab50_0;
    %jmp/0 T_37.3, 9;
 ; End of false expr.
    %blend;
T_37.3;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0x60000039ab50_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fb80a7a9ee0;
T_38 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039b3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x60000039b4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0x60000039b2a0_0;
    %jmp/1 T_38.3, 9;
T_38.2 ; End of true expr.
    %load/vec4 v0x60000039b450_0;
    %jmp/0 T_38.3, 9;
 ; End of false expr.
    %blend;
T_38.3;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x60000039b450_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fb80a7aa1c0;
T_39 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039bcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x60000039bde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x60000039bba0_0;
    %jmp/1 T_39.3, 9;
T_39.2 ; End of true expr.
    %load/vec4 v0x60000039bd50_0;
    %jmp/0 T_39.3, 9;
 ; End of false expr.
    %blend;
T_39.3;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x60000039bd50_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fb80a7aa4a0;
T_40 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039c630_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x60000039c750_0;
    %flag_set/vec4 9;
    %jmp/0 T_40.2, 9;
    %load/vec4 v0x60000039c510_0;
    %jmp/1 T_40.3, 9;
T_40.2 ; End of true expr.
    %load/vec4 v0x60000039c6c0_0;
    %jmp/0 T_40.3, 9;
 ; End of false expr.
    %blend;
T_40.3;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x60000039c6c0_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fb80a7aa780;
T_41 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039cf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0x60000039d050_0;
    %flag_set/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0x60000039ce10_0;
    %jmp/1 T_41.3, 9;
T_41.2 ; End of true expr.
    %load/vec4 v0x60000039cfc0_0;
    %jmp/0 T_41.3, 9;
 ; End of false expr.
    %blend;
T_41.3;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x60000039cfc0_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fb80a7aaa60;
T_42 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039d830_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %load/vec4 v0x60000039d950_0;
    %flag_set/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0x60000039d710_0;
    %jmp/1 T_42.3, 9;
T_42.2 ; End of true expr.
    %load/vec4 v0x60000039d8c0_0;
    %jmp/0 T_42.3, 9;
 ; End of false expr.
    %blend;
T_42.3;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0x60000039d8c0_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fb80a7aad40;
T_43 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039e130_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0x60000039e250_0;
    %flag_set/vec4 9;
    %jmp/0 T_43.2, 9;
    %load/vec4 v0x60000039e010_0;
    %jmp/1 T_43.3, 9;
T_43.2 ; End of true expr.
    %load/vec4 v0x60000039e1c0_0;
    %jmp/0 T_43.3, 9;
 ; End of false expr.
    %blend;
T_43.3;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0x60000039e1c0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fb80a7ab020;
T_44 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039ea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0x60000039eb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0x60000039e910_0;
    %jmp/1 T_44.3, 9;
T_44.2 ; End of true expr.
    %load/vec4 v0x60000039eac0_0;
    %jmp/0 T_44.3, 9;
 ; End of false expr.
    %blend;
T_44.3;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0x60000039eac0_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fb80a7ab300;
T_45 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039f330_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x60000039f450_0;
    %flag_set/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v0x60000039f210_0;
    %jmp/1 T_45.3, 9;
T_45.2 ; End of true expr.
    %load/vec4 v0x60000039f3c0_0;
    %jmp/0 T_45.3, 9;
 ; End of false expr.
    %blend;
T_45.3;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x60000039f3c0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fb80a7ab5e0;
T_46 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000039fc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %load/vec4 v0x60000039fd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_46.2, 9;
    %load/vec4 v0x60000039fb10_0;
    %jmp/1 T_46.3, 9;
T_46.2 ; End of true expr.
    %load/vec4 v0x60000039fcc0_0;
    %jmp/0 T_46.3, 9;
 ; End of false expr.
    %blend;
T_46.3;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0x60000039fcc0_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7fb80a7ab8c0;
T_47 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003905a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x6000003906c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x600000390480_0;
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0x600000390630_0;
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0x600000390630_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fb80a7abba0;
T_48 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000390ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x600000390fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0x600000390d80_0;
    %jmp/1 T_48.3, 9;
T_48.2 ; End of true expr.
    %load/vec4 v0x600000390f30_0;
    %jmp/0 T_48.3, 9;
 ; End of false expr.
    %blend;
T_48.3;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x600000390f30_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fb80a7abe80;
T_49 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003917a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x6000003918c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0x600000391680_0;
    %jmp/1 T_49.3, 9;
T_49.2 ; End of true expr.
    %load/vec4 v0x600000391830_0;
    %jmp/0 T_49.3, 9;
 ; End of false expr.
    %blend;
T_49.3;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x600000391830_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7fb80a7b1060;
T_50 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a18c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0x6000003a19e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0x6000003a17a0_0;
    %jmp/1 T_50.3, 9;
T_50.2 ; End of true expr.
    %load/vec4 v0x6000003a1950_0;
    %jmp/0 T_50.3, 9;
 ; End of false expr.
    %blend;
T_50.3;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x6000003a1950_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7fb80a7b1340;
T_51 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a21c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v0x6000003a22e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_51.2, 9;
    %load/vec4 v0x6000003a20a0_0;
    %jmp/1 T_51.3, 9;
T_51.2 ; End of true expr.
    %load/vec4 v0x6000003a2250_0;
    %jmp/0 T_51.3, 9;
 ; End of false expr.
    %blend;
T_51.3;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v0x6000003a2250_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7fb80a7b1620;
T_52 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a2ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0x6000003a2be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_52.2, 9;
    %load/vec4 v0x6000003a29a0_0;
    %jmp/1 T_52.3, 9;
T_52.2 ; End of true expr.
    %load/vec4 v0x6000003a2b50_0;
    %jmp/0 T_52.3, 9;
 ; End of false expr.
    %blend;
T_52.3;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x6000003a2b50_0, 0, 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fb80a7b1900;
T_53 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a33c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0x6000003a34e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x6000003a32a0_0;
    %jmp/1 T_53.3, 9;
T_53.2 ; End of true expr.
    %load/vec4 v0x6000003a3450_0;
    %jmp/0 T_53.3, 9;
 ; End of false expr.
    %blend;
T_53.3;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0x6000003a3450_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7fb80a7b1be0;
T_54 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a3cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %load/vec4 v0x6000003a3de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_54.2, 9;
    %load/vec4 v0x6000003a3ba0_0;
    %jmp/1 T_54.3, 9;
T_54.2 ; End of true expr.
    %load/vec4 v0x6000003a3d50_0;
    %jmp/0 T_54.3, 9;
 ; End of false expr.
    %blend;
T_54.3;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v0x6000003a3d50_0, 0, 1;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7fb80a7b1ec0;
T_55 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a4630_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0x6000003a4750_0;
    %flag_set/vec4 9;
    %jmp/0 T_55.2, 9;
    %load/vec4 v0x6000003a4510_0;
    %jmp/1 T_55.3, 9;
T_55.2 ; End of true expr.
    %load/vec4 v0x6000003a46c0_0;
    %jmp/0 T_55.3, 9;
 ; End of false expr.
    %blend;
T_55.3;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %store/vec4 v0x6000003a46c0_0, 0, 1;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7fb80a7b21a0;
T_56 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a4f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0x6000003a5050_0;
    %flag_set/vec4 9;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0x6000003a4e10_0;
    %jmp/1 T_56.3, 9;
T_56.2 ; End of true expr.
    %load/vec4 v0x6000003a4fc0_0;
    %jmp/0 T_56.3, 9;
 ; End of false expr.
    %blend;
T_56.3;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0x6000003a4fc0_0, 0, 1;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7fb80a7b2480;
T_57 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a5830_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %load/vec4 v0x6000003a5950_0;
    %flag_set/vec4 9;
    %jmp/0 T_57.2, 9;
    %load/vec4 v0x6000003a5710_0;
    %jmp/1 T_57.3, 9;
T_57.2 ; End of true expr.
    %load/vec4 v0x6000003a58c0_0;
    %jmp/0 T_57.3, 9;
 ; End of false expr.
    %blend;
T_57.3;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v0x6000003a58c0_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7fb80a7b2760;
T_58 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a6130_0;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %load/vec4 v0x6000003a6250_0;
    %flag_set/vec4 9;
    %jmp/0 T_58.2, 9;
    %load/vec4 v0x6000003a6010_0;
    %jmp/1 T_58.3, 9;
T_58.2 ; End of true expr.
    %load/vec4 v0x6000003a61c0_0;
    %jmp/0 T_58.3, 9;
 ; End of false expr.
    %blend;
T_58.3;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0x6000003a61c0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7fb80a7b3040;
T_59 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a6a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %load/vec4 v0x6000003a6b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v0x6000003a6910_0;
    %jmp/1 T_59.3, 9;
T_59.2 ; End of true expr.
    %load/vec4 v0x6000003a6ac0_0;
    %jmp/0 T_59.3, 9;
 ; End of false expr.
    %blend;
T_59.3;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %store/vec4 v0x6000003a6ac0_0, 0, 1;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7fb80a7b3320;
T_60 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a7330_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x6000003a7450_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0x6000003a7210_0;
    %jmp/1 T_60.3, 9;
T_60.2 ; End of true expr.
    %load/vec4 v0x6000003a73c0_0;
    %jmp/0 T_60.3, 9;
 ; End of false expr.
    %blend;
T_60.3;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0x6000003a73c0_0, 0, 1;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7fb80a7b3600;
T_61 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003a7c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0x6000003a7d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0x6000003a7b10_0;
    %jmp/1 T_61.3, 9;
T_61.2 ; End of true expr.
    %load/vec4 v0x6000003a7cc0_0;
    %jmp/0 T_61.3, 9;
 ; End of false expr.
    %blend;
T_61.3;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0x6000003a7cc0_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x7fb80a7b38e0;
T_62 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003b85a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v0x6000003b86c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_62.2, 9;
    %load/vec4 v0x6000003b8480_0;
    %jmp/1 T_62.3, 9;
T_62.2 ; End of true expr.
    %load/vec4 v0x6000003b8630_0;
    %jmp/0 T_62.3, 9;
 ; End of false expr.
    %blend;
T_62.3;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0x6000003b8630_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7fb80a7b3bc0;
T_63 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003b8ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x6000003b8fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_63.2, 9;
    %load/vec4 v0x6000003b8d80_0;
    %jmp/1 T_63.3, 9;
T_63.2 ; End of true expr.
    %load/vec4 v0x6000003b8f30_0;
    %jmp/0 T_63.3, 9;
 ; End of false expr.
    %blend;
T_63.3;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0x6000003b8f30_0, 0, 1;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7fb80a7b3ea0;
T_64 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003b97a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %load/vec4 v0x6000003b98c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v0x6000003b9680_0;
    %jmp/1 T_64.3, 9;
T_64.2 ; End of true expr.
    %load/vec4 v0x6000003b9830_0;
    %jmp/0 T_64.3, 9;
 ; End of false expr.
    %blend;
T_64.3;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0x6000003b9830_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7fb80a7b4180;
T_65 ;
    %wait E_0x600002a09b40;
    %load/vec4 v0x6000003ba0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0x6000003ba1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0x6000003b9f80_0;
    %jmp/1 T_65.3, 9;
T_65.2 ; End of true expr.
    %load/vec4 v0x6000003ba130_0;
    %jmp/0 T_65.3, 9;
 ; End of false expr.
    %blend;
T_65.3;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0x6000003ba130_0, 0, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7fb80a7b2bb0;
T_66 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003bae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %load/vec4 v0x6000003baf40_0;
    %flag_set/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0x6000003bad00_0;
    %jmp/1 T_66.3, 9;
T_66.2 ; End of true expr.
    %load/vec4 v0x6000003baeb0_0;
    %jmp/0 T_66.3, 9;
 ; End of false expr.
    %blend;
T_66.3;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0x6000003baeb0_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0x7fb80a7b46f0;
T_67 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003bb720_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_67.1, 8;
T_67.0 ; End of true expr.
    %load/vec4 v0x6000003bb840_0;
    %flag_set/vec4 9;
    %jmp/0 T_67.2, 9;
    %load/vec4 v0x6000003bb600_0;
    %jmp/1 T_67.3, 9;
T_67.2 ; End of true expr.
    %load/vec4 v0x6000003bb7b0_0;
    %jmp/0 T_67.3, 9;
 ; End of false expr.
    %blend;
T_67.3;
    %jmp/0 T_67.1, 8;
 ; End of false expr.
    %blend;
T_67.1;
    %store/vec4 v0x6000003bb7b0_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x7fb80a7b49d0;
T_68 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003bc090_0;
    %flag_set/vec4 8;
    %jmp/0 T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %load/vec4 v0x6000003bc1b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_68.2, 9;
    %load/vec4 v0x6000003bbf00_0;
    %jmp/1 T_68.3, 9;
T_68.2 ; End of true expr.
    %load/vec4 v0x6000003bc120_0;
    %jmp/0 T_68.3, 9;
 ; End of false expr.
    %blend;
T_68.3;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %store/vec4 v0x6000003bc120_0, 0, 1;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7fb80a7b4cb0;
T_69 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003bc990_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x6000003bcab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0x6000003bc870_0;
    %jmp/1 T_69.3, 9;
T_69.2 ; End of true expr.
    %load/vec4 v0x6000003bca20_0;
    %jmp/0 T_69.3, 9;
 ; End of false expr.
    %blend;
T_69.3;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0x6000003bca20_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7fb80a7b4f90;
T_70 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003bd290_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0x6000003bd3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0x6000003bd170_0;
    %jmp/1 T_70.3, 9;
T_70.2 ; End of true expr.
    %load/vec4 v0x6000003bd320_0;
    %jmp/0 T_70.3, 9;
 ; End of false expr.
    %blend;
T_70.3;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %store/vec4 v0x6000003bd320_0, 0, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7fb80a7b5270;
T_71 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003bdb90_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0x6000003bdcb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0x6000003bda70_0;
    %jmp/1 T_71.3, 9;
T_71.2 ; End of true expr.
    %load/vec4 v0x6000003bdc20_0;
    %jmp/0 T_71.3, 9;
 ; End of false expr.
    %blend;
T_71.3;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0x6000003bdc20_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7fb80a7b5550;
T_72 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003be490_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %load/vec4 v0x6000003be5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v0x6000003be370_0;
    %jmp/1 T_72.3, 9;
T_72.2 ; End of true expr.
    %load/vec4 v0x6000003be520_0;
    %jmp/0 T_72.3, 9;
 ; End of false expr.
    %blend;
T_72.3;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0x6000003be520_0, 0, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_0x7fb80a7b5830;
T_73 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003bed90_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0x6000003beeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0x6000003bec70_0;
    %jmp/1 T_73.3, 9;
T_73.2 ; End of true expr.
    %load/vec4 v0x6000003bee20_0;
    %jmp/0 T_73.3, 9;
 ; End of false expr.
    %blend;
T_73.3;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x6000003bee20_0, 0, 1;
    %jmp T_73;
    .thread T_73;
    .scope S_0x7fb80a7b5b10;
T_74 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003bf690_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %load/vec4 v0x6000003bf7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_74.2, 9;
    %load/vec4 v0x6000003bf570_0;
    %jmp/1 T_74.3, 9;
T_74.2 ; End of true expr.
    %load/vec4 v0x6000003bf720_0;
    %jmp/0 T_74.3, 9;
 ; End of false expr.
    %blend;
T_74.3;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %store/vec4 v0x6000003bf720_0, 0, 1;
    %jmp T_74;
    .thread T_74;
    .scope S_0x7fb80a489a50;
T_75 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000341290_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0x600000341050_0;
    %flag_set/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0x600000341440_0;
    %jmp/1 T_75.3, 9;
T_75.2 ; End of true expr.
    %load/vec4 v0x600000341320_0;
    %jmp/0 T_75.3, 9;
 ; End of false expr.
    %blend;
T_75.3;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0x600000341320_0, 0, 1;
    %jmp T_75;
    .thread T_75;
    .scope S_0x7fb80a7b61f0;
T_76 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003bf9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0x6000003bfb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0x6000003bf8d0_0;
    %jmp/1 T_76.3, 9;
T_76.2 ; End of true expr.
    %load/vec4 v0x6000003bfa80_0;
    %jmp/0 T_76.3, 9;
 ; End of false expr.
    %blend;
T_76.3;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x6000003bfa80_0, 0, 1;
    %jmp T_76;
    .thread T_76;
    .scope S_0x7fb80a7b64d0;
T_77 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003b0360_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0x6000003b0480_0;
    %flag_set/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000003b0240_0;
    %jmp/1 T_77.3, 9;
T_77.2 ; End of true expr.
    %load/vec4 v0x6000003b03f0_0;
    %jmp/0 T_77.3, 9;
 ; End of false expr.
    %blend;
T_77.3;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0x6000003b03f0_0, 0, 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0x7fb80a7b67b0;
T_78 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003b0c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_78.1, 8;
T_78.0 ; End of true expr.
    %load/vec4 v0x6000003b0d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_78.2, 9;
    %load/vec4 v0x6000003b0b40_0;
    %jmp/1 T_78.3, 9;
T_78.2 ; End of true expr.
    %load/vec4 v0x6000003b0cf0_0;
    %jmp/0 T_78.3, 9;
 ; End of false expr.
    %blend;
T_78.3;
    %jmp/0 T_78.1, 8;
 ; End of false expr.
    %blend;
T_78.1;
    %store/vec4 v0x6000003b0cf0_0, 0, 1;
    %jmp T_78;
    .thread T_78;
    .scope S_0x7fb80a7b6a90;
T_79 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003b1560_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %load/vec4 v0x6000003b1680_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x6000003b1440_0;
    %jmp/1 T_79.3, 9;
T_79.2 ; End of true expr.
    %load/vec4 v0x6000003b15f0_0;
    %jmp/0 T_79.3, 9;
 ; End of false expr.
    %blend;
T_79.3;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %store/vec4 v0x6000003b15f0_0, 0, 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x7fb80a7b6d70;
T_80 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003b1e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %load/vec4 v0x6000003b1f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0x6000003b1d40_0;
    %jmp/1 T_80.3, 9;
T_80.2 ; End of true expr.
    %load/vec4 v0x6000003b1ef0_0;
    %jmp/0 T_80.3, 9;
 ; End of false expr.
    %blend;
T_80.3;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0x6000003b1ef0_0, 0, 1;
    %jmp T_80;
    .thread T_80;
    .scope S_0x7fb80a7b7050;
T_81 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003b2760_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0x6000003b2880_0;
    %flag_set/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x6000003b2640_0;
    %jmp/1 T_81.3, 9;
T_81.2 ; End of true expr.
    %load/vec4 v0x6000003b27f0_0;
    %jmp/0 T_81.3, 9;
 ; End of false expr.
    %blend;
T_81.3;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v0x6000003b27f0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x7fb80a7b0aa0;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003a14d0_0, 0, 1;
    %end;
    .thread T_82;
    .scope S_0x7fb80a7b0aa0;
T_83 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003a15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0x6000003a14d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %vpi_call/w 20 56 "$readmemh", "test1.img", v0x6000003a1560 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003a14d0_0, 0, 1;
T_83.2 ;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x6000003a1440_0;
    %load/vec4 v0x6000003a1680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x6000003a1320_0;
    %load/vec4 v0x6000003a1200_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x6000003a1560, 4, 0;
T_83.4 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x7fb80a351160;
T_84 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000022e0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v0x60000022def0_0;
    %flag_set/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x60000022e2e0_0;
    %jmp/1 T_84.3, 9;
T_84.2 ; End of true expr.
    %load/vec4 v0x60000022de60_0;
    %jmp/0 T_84.3, 9;
 ; End of false expr.
    %blend;
T_84.3;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %store/vec4 v0x60000022de60_0, 0, 1;
    %jmp T_84;
    .thread T_84;
    .scope S_0x7fb80a34fc20;
T_85 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000021ccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0x60000021cab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_85.2, 9;
    %load/vec4 v0x60000021cea0_0;
    %jmp/1 T_85.3, 9;
T_85.2 ; End of true expr.
    %load/vec4 v0x60000021ca20_0;
    %jmp/0 T_85.3, 9;
 ; End of false expr.
    %blend;
T_85.3;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0x60000021ca20_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x7fb80a60a460;
T_86 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000207d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %load/vec4 v0x600000207960_0;
    %flag_set/vec4 9;
    %jmp/0 T_86.2, 9;
    %load/vec4 v0x6000002d4a20_0;
    %jmp/1 T_86.3, 9;
T_86.2 ; End of true expr.
    %load/vec4 v0x600000207b10_0;
    %jmp/0 T_86.3, 9;
 ; End of false expr.
    %blend;
T_86.3;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0x600000207b10_0, 0, 1;
    %jmp T_86;
    .thread T_86;
    .scope S_0x7fb80a3506c0;
T_87 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000021c7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x60000021c3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0x60000021cbd0_0;
    %jmp/1 T_87.3, 9;
T_87.2 ; End of true expr.
    %load/vec4 v0x60000021c5a0_0;
    %jmp/0 T_87.3, 9;
 ; End of false expr.
    %blend;
T_87.3;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %store/vec4 v0x60000021c5a0_0, 0, 1;
    %jmp T_87;
    .thread T_87;
    .scope S_0x7fb80a350170;
T_88 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000021d290_0;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v0x60000021d0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_88.2, 9;
    %load/vec4 v0x60000021c000_0;
    %jmp/1 T_88.3, 9;
T_88.2 ; End of true expr.
    %load/vec4 v0x60000021d050_0;
    %jmp/0 T_88.3, 9;
 ; End of false expr.
    %blend;
T_88.3;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %store/vec4 v0x60000021d050_0, 0, 1;
    %jmp T_88;
    .thread T_88;
    .scope S_0x7fb80a77cf30;
T_89 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000035f060_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v0x60000035eeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_89.2, 9;
    %load/vec4 v0x60000035f2a0_0;
    %jmp/1 T_89.3, 9;
T_89.2 ; End of true expr.
    %load/vec4 v0x60000035ee20_0;
    %jmp/0 T_89.3, 9;
 ; End of false expr.
    %blend;
T_89.3;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %store/vec4 v0x60000035ee20_0, 0, 1;
    %jmp T_89;
    .thread T_89;
    .scope S_0x7fb80a77c5e0;
T_90 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000035eac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %load/vec4 v0x60000035e880_0;
    %flag_set/vec4 9;
    %jmp/0 T_90.2, 9;
    %load/vec4 v0x60000035ec70_0;
    %jmp/1 T_90.3, 9;
T_90.2 ; End of true expr.
    %load/vec4 v0x60000035e7f0_0;
    %jmp/0 T_90.3, 9;
 ; End of false expr.
    %blend;
T_90.3;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0x60000035e7f0_0, 0, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_0x7fb80a34f6d0;
T_91 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002d5200_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %load/vec4 v0x6000002d4e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_91.2, 9;
    %load/vec4 v0x6000002d55f0_0;
    %jmp/1 T_91.3, 9;
T_91.2 ; End of true expr.
    %load/vec4 v0x6000002d5050_0;
    %jmp/0 T_91.3, 9;
 ; End of false expr.
    %blend;
T_91.3;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0x6000002d5050_0, 0, 1;
    %jmp T_91;
    .thread T_91;
    .scope S_0x7fb80a7520f0;
T_92 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000207180_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %load/vec4 v0x600000206d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.2, 9;
    %load/vec4 v0x600000207570_0;
    %jmp/1 T_92.3, 9;
T_92.2 ; End of true expr.
    %load/vec4 v0x600000206f40_0;
    %jmp/0 T_92.3, 9;
 ; End of false expr.
    %blend;
T_92.3;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %store/vec4 v0x600000206f40_0, 0, 1;
    %jmp T_92;
    .thread T_92;
    .scope S_0x7fb80a77c750;
T_93 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000035e490_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0x60000035e2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0x60000035e6d0_0;
    %jmp/1 T_93.3, 9;
T_93.2 ; End of true expr.
    %load/vec4 v0x60000035e250_0;
    %jmp/0 T_93.3, 9;
 ; End of false expr.
    %blend;
T_93.3;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0x60000035e250_0, 0, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_0x7fb80a350c10;
T_94 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000022db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %load/vec4 v0x60000021cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_94.2, 9;
    %load/vec4 v0x60000022dcb0_0;
    %jmp/1 T_94.3, 9;
T_94.2 ; End of true expr.
    %load/vec4 v0x60000021d170_0;
    %jmp/0 T_94.3, 9;
 ; End of false expr.
    %blend;
T_94.3;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0x60000021d170_0, 0, 1;
    %jmp T_94;
    .thread T_94;
    .scope S_0x7fb80a78db90;
T_95 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003005a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %load/vec4 v0x6000003006c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0x600000300480_0;
    %jmp/1 T_95.3, 9;
T_95.2 ; End of true expr.
    %load/vec4 v0x600000300630_0;
    %jmp/0 T_95.3, 9;
 ; End of false expr.
    %blend;
T_95.3;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %store/vec4 v0x600000300630_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_0x7fb80a78dd00;
T_96 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000300900_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x600000300a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_96.2, 9;
    %load/vec4 v0x6000003007e0_0;
    %jmp/1 T_96.3, 9;
T_96.2 ; End of true expr.
    %load/vec4 v0x600000300990_0;
    %jmp/0 T_96.3, 9;
 ; End of false expr.
    %blend;
T_96.3;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x600000300990_0, 0, 1;
    %jmp T_96;
    .thread T_96;
    .scope S_0x7fb80a78de70;
T_97 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000300c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v0x600000300d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.2, 9;
    %load/vec4 v0x600000300b40_0;
    %jmp/1 T_97.3, 9;
T_97.2 ; End of true expr.
    %load/vec4 v0x600000300cf0_0;
    %jmp/0 T_97.3, 9;
 ; End of false expr.
    %blend;
T_97.3;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0x600000300cf0_0, 0, 1;
    %jmp T_97;
    .thread T_97;
    .scope S_0x7fb80a78dfe0;
T_98 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000300fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_98.1, 8;
T_98.0 ; End of true expr.
    %load/vec4 v0x6000003010e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0x600000300ea0_0;
    %jmp/1 T_98.3, 9;
T_98.2 ; End of true expr.
    %load/vec4 v0x600000301050_0;
    %jmp/0 T_98.3, 9;
 ; End of false expr.
    %blend;
T_98.3;
    %jmp/0 T_98.1, 8;
 ; End of false expr.
    %blend;
T_98.1;
    %store/vec4 v0x600000301050_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_0x7fb80a782840;
T_99 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002065b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %load/vec4 v0x6000002061c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_99.2, 9;
    %load/vec4 v0x6000002069a0_0;
    %jmp/1 T_99.3, 9;
T_99.2 ; End of true expr.
    %load/vec4 v0x600000206370_0;
    %jmp/0 T_99.3, 9;
 ; End of false expr.
    %blend;
T_99.3;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %store/vec4 v0x600000206370_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_0x7fb80a777960;
T_100 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002059e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_100.1, 8;
T_100.0 ; End of true expr.
    %load/vec4 v0x6000002055f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_100.2, 9;
    %load/vec4 v0x600000205dd0_0;
    %jmp/1 T_100.3, 9;
T_100.2 ; End of true expr.
    %load/vec4 v0x6000002057a0_0;
    %jmp/0 T_100.3, 9;
 ; End of false expr.
    %blend;
T_100.3;
    %jmp/0 T_100.1, 8;
 ; End of false expr.
    %blend;
T_100.1;
    %store/vec4 v0x6000002057a0_0, 0, 1;
    %jmp T_100;
    .thread T_100;
    .scope S_0x7fb80a764300;
T_101 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002043f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_101.1, 8;
T_101.0 ; End of true expr.
    %load/vec4 v0x600000204000_0;
    %flag_set/vec4 9;
    %jmp/0 T_101.2, 9;
    %load/vec4 v0x600000205200_0;
    %jmp/1 T_101.3, 9;
T_101.2 ; End of true expr.
    %load/vec4 v0x6000002041b0_0;
    %jmp/0 T_101.3, 9;
 ; End of false expr.
    %blend;
T_101.3;
    %jmp/0 T_101.1, 8;
 ; End of false expr.
    %blend;
T_101.1;
    %store/vec4 v0x6000002041b0_0, 0, 1;
    %jmp T_101;
    .thread T_101;
    .scope S_0x7fb80a787900;
T_102 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000204480_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_102.1, 8;
T_102.0 ; End of true expr.
    %load/vec4 v0x600000204240_0;
    %flag_set/vec4 9;
    %jmp/0 T_102.2, 9;
    %load/vec4 v0x600000204630_0;
    %jmp/1 T_102.3, 9;
T_102.2 ; End of true expr.
    %load/vec4 v0x600000204510_0;
    %jmp/0 T_102.3, 9;
 ; End of false expr.
    %blend;
T_102.3;
    %jmp/0 T_102.1, 8;
 ; End of false expr.
    %blend;
T_102.1;
    %store/vec4 v0x600000204510_0, 0, 1;
    %jmp T_102;
    .thread T_102;
    .scope S_0x7fb80a78a670;
T_103 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000203960_0;
    %flag_set/vec4 8;
    %jmp/0 T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_103.1, 8;
T_103.0 ; End of true expr.
    %load/vec4 v0x600000203600_0;
    %flag_set/vec4 9;
    %jmp/0 T_103.2, 9;
    %load/vec4 v0x600000204090_0;
    %jmp/1 T_103.3, 9;
T_103.2 ; End of true expr.
    %load/vec4 v0x6000002037b0_0;
    %jmp/0 T_103.3, 9;
 ; End of false expr.
    %blend;
T_103.3;
    %jmp/0 T_103.1, 8;
 ; End of false expr.
    %blend;
T_103.1;
    %store/vec4 v0x6000002037b0_0, 0, 1;
    %jmp T_103;
    .thread T_103;
    .scope S_0x7fb80a782250;
T_104 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000202e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_104.1, 8;
T_104.0 ; End of true expr.
    %load/vec4 v0x600000202a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_104.2, 9;
    %load/vec4 v0x600000203210_0;
    %jmp/1 T_104.3, 9;
T_104.2 ; End of true expr.
    %load/vec4 v0x600000202c70_0;
    %jmp/0 T_104.3, 9;
 ; End of false expr.
    %blend;
T_104.3;
    %jmp/0 T_104.1, 8;
 ; End of false expr.
    %blend;
T_104.1;
    %store/vec4 v0x600000202c70_0, 0, 1;
    %jmp T_104;
    .thread T_104;
    .scope S_0x7fb80a7823c0;
T_105 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000202250_0;
    %flag_set/vec4 8;
    %jmp/0 T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_105.1, 8;
T_105.0 ; End of true expr.
    %load/vec4 v0x600000201e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_105.2, 9;
    %load/vec4 v0x600000202640_0;
    %jmp/1 T_105.3, 9;
T_105.2 ; End of true expr.
    %load/vec4 v0x6000002020a0_0;
    %jmp/0 T_105.3, 9;
 ; End of false expr.
    %blend;
T_105.3;
    %jmp/0 T_105.1, 8;
 ; End of false expr.
    %blend;
T_105.1;
    %store/vec4 v0x6000002020a0_0, 0, 1;
    %jmp T_105;
    .thread T_105;
    .scope S_0x7fb80a787190;
T_106 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000200c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_106.1, 8;
T_106.0 ; End of true expr.
    %load/vec4 v0x600000200870_0;
    %flag_set/vec4 9;
    %jmp/0 T_106.2, 9;
    %load/vec4 v0x600000201050_0;
    %jmp/1 T_106.3, 9;
T_106.2 ; End of true expr.
    %load/vec4 v0x600000200ab0_0;
    %jmp/0 T_106.3, 9;
 ; End of false expr.
    %blend;
T_106.3;
    %jmp/0 T_106.1, 8;
 ; End of false expr.
    %blend;
T_106.1;
    %store/vec4 v0x600000200ab0_0, 0, 1;
    %jmp T_106;
    .thread T_106;
    .scope S_0x7fb80a77fe90;
T_107 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000364510_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0x600000364630_0;
    %flag_set/vec4 9;
    %jmp/0 T_107.2, 9;
    %load/vec4 v0x6000003643f0_0;
    %jmp/1 T_107.3, 9;
T_107.2 ; End of true expr.
    %load/vec4 v0x6000003645a0_0;
    %jmp/0 T_107.3, 9;
 ; End of false expr.
    %blend;
T_107.3;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0x6000003645a0_0, 0, 1;
    %jmp T_107;
    .thread T_107;
    .scope S_0x7fb80a77f940;
T_108 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000364e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_108.1, 8;
T_108.0 ; End of true expr.
    %load/vec4 v0x600000364f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_108.2, 9;
    %load/vec4 v0x600000364cf0_0;
    %jmp/1 T_108.3, 9;
T_108.2 ; End of true expr.
    %load/vec4 v0x600000364ea0_0;
    %jmp/0 T_108.3, 9;
 ; End of false expr.
    %blend;
T_108.3;
    %jmp/0 T_108.1, 8;
 ; End of false expr.
    %blend;
T_108.1;
    %store/vec4 v0x600000364ea0_0, 0, 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0x7fb80a77f3f0;
T_109 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000365710_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v0x600000365830_0;
    %flag_set/vec4 9;
    %jmp/0 T_109.2, 9;
    %load/vec4 v0x6000003655f0_0;
    %jmp/1 T_109.3, 9;
T_109.2 ; End of true expr.
    %load/vec4 v0x6000003657a0_0;
    %jmp/0 T_109.3, 9;
 ; End of false expr.
    %blend;
T_109.3;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %store/vec4 v0x6000003657a0_0, 0, 1;
    %jmp T_109;
    .thread T_109;
    .scope S_0x7fb80a77eea0;
T_110 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000366010_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %load/vec4 v0x600000366130_0;
    %flag_set/vec4 9;
    %jmp/0 T_110.2, 9;
    %load/vec4 v0x600000365ef0_0;
    %jmp/1 T_110.3, 9;
T_110.2 ; End of true expr.
    %load/vec4 v0x6000003660a0_0;
    %jmp/0 T_110.3, 9;
 ; End of false expr.
    %blend;
T_110.3;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %store/vec4 v0x6000003660a0_0, 0, 1;
    %jmp T_110;
    .thread T_110;
    .scope S_0x7fb80a77e950;
T_111 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000366910_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v0x600000366a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v0x6000003667f0_0;
    %jmp/1 T_111.3, 9;
T_111.2 ; End of true expr.
    %load/vec4 v0x6000003669a0_0;
    %jmp/0 T_111.3, 9;
 ; End of false expr.
    %blend;
T_111.3;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0x6000003669a0_0, 0, 1;
    %jmp T_111;
    .thread T_111;
    .scope S_0x7fb80a77e400;
T_112 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000367210_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %load/vec4 v0x600000367330_0;
    %flag_set/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v0x6000003670f0_0;
    %jmp/1 T_112.3, 9;
T_112.2 ; End of true expr.
    %load/vec4 v0x6000003672a0_0;
    %jmp/0 T_112.3, 9;
 ; End of false expr.
    %blend;
T_112.3;
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0x6000003672a0_0, 0, 1;
    %jmp T_112;
    .thread T_112;
    .scope S_0x7fb80a77deb0;
T_113 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000367b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %load/vec4 v0x600000367c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0x6000003679f0_0;
    %jmp/1 T_113.3, 9;
T_113.2 ; End of true expr.
    %load/vec4 v0x600000367ba0_0;
    %jmp/0 T_113.3, 9;
 ; End of false expr.
    %blend;
T_113.3;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %store/vec4 v0x600000367ba0_0, 0, 1;
    %jmp T_113;
    .thread T_113;
    .scope S_0x7fb80a77d960;
T_114 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000378480_0;
    %flag_set/vec4 8;
    %jmp/0 T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_114.1, 8;
T_114.0 ; End of true expr.
    %load/vec4 v0x6000003785a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_114.2, 9;
    %load/vec4 v0x600000378360_0;
    %jmp/1 T_114.3, 9;
T_114.2 ; End of true expr.
    %load/vec4 v0x600000378510_0;
    %jmp/0 T_114.3, 9;
 ; End of false expr.
    %blend;
T_114.3;
    %jmp/0 T_114.1, 8;
 ; End of false expr.
    %blend;
T_114.1;
    %store/vec4 v0x600000378510_0, 0, 1;
    %jmp T_114;
    .thread T_114;
    .scope S_0x7fb80a77d410;
T_115 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000378d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0x600000378ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_115.2, 9;
    %load/vec4 v0x600000378c60_0;
    %jmp/1 T_115.3, 9;
T_115.2 ; End of true expr.
    %load/vec4 v0x600000378e10_0;
    %jmp/0 T_115.3, 9;
 ; End of false expr.
    %blend;
T_115.3;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %store/vec4 v0x600000378e10_0, 0, 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0x7fb80a7627c0;
T_116 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000379680_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0x6000003797a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_116.2, 9;
    %load/vec4 v0x600000379560_0;
    %jmp/1 T_116.3, 9;
T_116.2 ; End of true expr.
    %load/vec4 v0x600000379710_0;
    %jmp/0 T_116.3, 9;
 ; End of false expr.
    %blend;
T_116.3;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v0x600000379710_0, 0, 1;
    %jmp T_116;
    .thread T_116;
    .scope S_0x7fb80a762aa0;
T_117 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000379f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %load/vec4 v0x60000037a0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_117.2, 9;
    %load/vec4 v0x600000379e60_0;
    %jmp/1 T_117.3, 9;
T_117.2 ; End of true expr.
    %load/vec4 v0x60000037a010_0;
    %jmp/0 T_117.3, 9;
 ; End of false expr.
    %blend;
T_117.3;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %store/vec4 v0x60000037a010_0, 0, 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0x7fb80a75d0a0;
T_118 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000037a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_118.1, 8;
T_118.0 ; End of true expr.
    %load/vec4 v0x60000037a9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x60000037a760_0;
    %jmp/1 T_118.3, 9;
T_118.2 ; End of true expr.
    %load/vec4 v0x60000037a910_0;
    %jmp/0 T_118.3, 9;
 ; End of false expr.
    %blend;
T_118.3;
    %jmp/0 T_118.1, 8;
 ; End of false expr.
    %blend;
T_118.1;
    %store/vec4 v0x60000037a910_0, 0, 1;
    %jmp T_118;
    .thread T_118;
    .scope S_0x7fb80a75d380;
T_119 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000037b180_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v0x60000037b2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_119.2, 9;
    %load/vec4 v0x60000037b060_0;
    %jmp/1 T_119.3, 9;
T_119.2 ; End of true expr.
    %load/vec4 v0x60000037b210_0;
    %jmp/0 T_119.3, 9;
 ; End of false expr.
    %blend;
T_119.3;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %store/vec4 v0x60000037b210_0, 0, 1;
    %jmp T_119;
    .thread T_119;
    .scope S_0x7fb80a762270;
T_120 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000037ba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_120.1, 8;
T_120.0 ; End of true expr.
    %load/vec4 v0x60000037bba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0x60000037b960_0;
    %jmp/1 T_120.3, 9;
T_120.2 ; End of true expr.
    %load/vec4 v0x60000037bb10_0;
    %jmp/0 T_120.3, 9;
 ; End of false expr.
    %blend;
T_120.3;
    %jmp/0 T_120.1, 8;
 ; End of false expr.
    %blend;
T_120.1;
    %store/vec4 v0x60000037bb10_0, 0, 1;
    %jmp T_120;
    .thread T_120;
    .scope S_0x7fb80a761d20;
T_121 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000037c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %load/vec4 v0x60000037c510_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0x60000037c2d0_0;
    %jmp/1 T_121.3, 9;
T_121.2 ; End of true expr.
    %load/vec4 v0x60000037c480_0;
    %jmp/0 T_121.3, 9;
 ; End of false expr.
    %blend;
T_121.3;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %store/vec4 v0x60000037c480_0, 0, 1;
    %jmp T_121;
    .thread T_121;
    .scope S_0x7fb80a7617d0;
T_122 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000037ccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_122.1, 8;
T_122.0 ; End of true expr.
    %load/vec4 v0x60000037ce10_0;
    %flag_set/vec4 9;
    %jmp/0 T_122.2, 9;
    %load/vec4 v0x60000037cbd0_0;
    %jmp/1 T_122.3, 9;
T_122.2 ; End of true expr.
    %load/vec4 v0x60000037cd80_0;
    %jmp/0 T_122.3, 9;
 ; End of false expr.
    %blend;
T_122.3;
    %jmp/0 T_122.1, 8;
 ; End of false expr.
    %blend;
T_122.1;
    %store/vec4 v0x60000037cd80_0, 0, 1;
    %jmp T_122;
    .thread T_122;
    .scope S_0x7fb80a78ad20;
T_123 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000200090_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0x60000020fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.2, 9;
    %load/vec4 v0x600000200480_0;
    %jmp/1 T_123.3, 9;
T_123.2 ; End of true expr.
    %load/vec4 v0x60000020fe70_0;
    %jmp/0 T_123.3, 9;
 ; End of false expr.
    %blend;
T_123.3;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x60000020fe70_0, 0, 1;
    %jmp T_123;
    .thread T_123;
    .scope S_0x7fb80a789d20;
T_124 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000020d710_0;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %load/vec4 v0x60000020d320_0;
    %flag_set/vec4 9;
    %jmp/0 T_124.2, 9;
    %load/vec4 v0x60000020db00_0;
    %jmp/1 T_124.3, 9;
T_124.2 ; End of true expr.
    %load/vec4 v0x60000020d4d0_0;
    %jmp/0 T_124.3, 9;
 ; End of false expr.
    %blend;
T_124.3;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %store/vec4 v0x60000020d4d0_0, 0, 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0x7fb80a78a000;
T_125 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000277450_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v0x600000277060_0;
    %flag_set/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v0x600000277840_0;
    %jmp/1 T_125.3, 9;
T_125.2 ; End of true expr.
    %load/vec4 v0x600000277210_0;
    %jmp/0 T_125.3, 9;
 ; End of false expr.
    %blend;
T_125.3;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0x600000277210_0, 0, 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0x7fb80a783670;
T_126 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002754d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_126.1, 8;
T_126.0 ; End of true expr.
    %load/vec4 v0x600000275200_0;
    %flag_set/vec4 9;
    %jmp/0 T_126.2, 9;
    %load/vec4 v0x6000002758c0_0;
    %jmp/1 T_126.3, 9;
T_126.2 ; End of true expr.
    %load/vec4 v0x6000002753b0_0;
    %jmp/0 T_126.3, 9;
 ; End of false expr.
    %blend;
T_126.3;
    %jmp/0 T_126.1, 8;
 ; End of false expr.
    %blend;
T_126.1;
    %store/vec4 v0x6000002753b0_0, 0, 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0x7fb80a778020;
T_127 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000257690_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v0x6000002572a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_127.2, 9;
    %load/vec4 v0x600000257a80_0;
    %jmp/1 T_127.3, 9;
T_127.2 ; End of true expr.
    %load/vec4 v0x600000257450_0;
    %jmp/0 T_127.3, 9;
 ; End of false expr.
    %blend;
T_127.3;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %store/vec4 v0x600000257450_0, 0, 1;
    %jmp T_127;
    .thread T_127;
    .scope S_0x7fb80a757f80;
T_128 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000254ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %load/vec4 v0x6000002546c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_128.2, 9;
    %load/vec4 v0x600000254ea0_0;
    %jmp/1 T_128.3, 9;
T_128.2 ; End of true expr.
    %load/vec4 v0x600000254870_0;
    %jmp/0 T_128.3, 9;
 ; End of false expr.
    %blend;
T_128.3;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %store/vec4 v0x600000254870_0, 0, 1;
    %jmp T_128;
    .thread T_128;
    .scope S_0x7fb80a758260;
T_129 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000252ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0x6000002526d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_129.2, 9;
    %load/vec4 v0x600000252eb0_0;
    %jmp/1 T_129.3, 9;
T_129.2 ; End of true expr.
    %load/vec4 v0x600000252880_0;
    %jmp/0 T_129.3, 9;
 ; End of false expr.
    %blend;
T_129.3;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %store/vec4 v0x600000252880_0, 0, 1;
    %jmp T_129;
    .thread T_129;
    .scope S_0x7fb80a759c30;
T_130 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000250000_0;
    %flag_set/vec4 8;
    %jmp/0 T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_130.1, 8;
T_130.0 ; End of true expr.
    %load/vec4 v0x60000025fba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_130.2, 9;
    %load/vec4 v0x6000002503f0_0;
    %jmp/1 T_130.3, 9;
T_130.2 ; End of true expr.
    %load/vec4 v0x60000025fd50_0;
    %jmp/0 T_130.3, 9;
 ; End of false expr.
    %blend;
T_130.3;
    %jmp/0 T_130.1, 8;
 ; End of false expr.
    %blend;
T_130.1;
    %store/vec4 v0x60000025fd50_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_0x7fb80a759f10;
T_131 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000025e010_0;
    %flag_set/vec4 8;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %load/vec4 v0x60000025dc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_131.2, 9;
    %load/vec4 v0x60000025e400_0;
    %jmp/1 T_131.3, 9;
T_131.2 ; End of true expr.
    %load/vec4 v0x60000025ddd0_0;
    %jmp/0 T_131.3, 9;
 ; End of false expr.
    %blend;
T_131.3;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %store/vec4 v0x60000025ddd0_0, 0, 1;
    %jmp T_131;
    .thread T_131;
    .scope S_0x7fb80a75a1f0;
T_132 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000025b570_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0x60000025b180_0;
    %flag_set/vec4 9;
    %jmp/0 T_132.2, 9;
    %load/vec4 v0x60000025b960_0;
    %jmp/1 T_132.3, 9;
T_132.2 ; End of true expr.
    %load/vec4 v0x60000025b3c0_0;
    %jmp/0 T_132.3, 9;
 ; End of false expr.
    %blend;
T_132.3;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v0x60000025b3c0_0, 0, 1;
    %jmp T_132;
    .thread T_132;
    .scope S_0x7fb80a789720;
T_133 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000259710_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_133.1, 8;
T_133.0 ; End of true expr.
    %load/vec4 v0x600000259320_0;
    %flag_set/vec4 9;
    %jmp/0 T_133.2, 9;
    %load/vec4 v0x600000259b00_0;
    %jmp/1 T_133.3, 9;
T_133.2 ; End of true expr.
    %load/vec4 v0x6000002594d0_0;
    %jmp/0 T_133.3, 9;
 ; End of false expr.
    %blend;
T_133.3;
    %jmp/0 T_133.1, 8;
 ; End of false expr.
    %blend;
T_133.1;
    %store/vec4 v0x6000002594d0_0, 0, 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0x7fb80a789a00;
T_134 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000246d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x600000246910_0;
    %flag_set/vec4 9;
    %jmp/0 T_134.2, 9;
    %load/vec4 v0x6000002470f0_0;
    %jmp/1 T_134.3, 9;
T_134.2 ; End of true expr.
    %load/vec4 v0x600000246ac0_0;
    %jmp/0 T_134.3, 9;
 ; End of false expr.
    %blend;
T_134.3;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v0x600000246ac0_0, 0, 1;
    %jmp T_134;
    .thread T_134;
    .scope S_0x7fb80a759850;
T_135 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000244d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %load/vec4 v0x600000244990_0;
    %flag_set/vec4 9;
    %jmp/0 T_135.2, 9;
    %load/vec4 v0x600000245170_0;
    %jmp/1 T_135.3, 9;
T_135.2 ; End of true expr.
    %load/vec4 v0x600000244b40_0;
    %jmp/0 T_135.3, 9;
 ; End of false expr.
    %blend;
T_135.3;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %store/vec4 v0x600000244b40_0, 0, 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0x7fb80a759300;
T_136 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002427f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v0x600000242400_0;
    %flag_set/vec4 9;
    %jmp/0 T_136.2, 9;
    %load/vec4 v0x600000242be0_0;
    %jmp/1 T_136.3, 9;
T_136.2 ; End of true expr.
    %load/vec4 v0x600000242640_0;
    %jmp/0 T_136.3, 9;
 ; End of false expr.
    %blend;
T_136.3;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %store/vec4 v0x600000242640_0, 0, 1;
    %jmp T_136;
    .thread T_136;
    .scope S_0x7fb80a758db0;
T_137 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000269a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v0x600000269680_0;
    %flag_set/vec4 9;
    %jmp/0 T_137.2, 9;
    %load/vec4 v0x600000269e60_0;
    %jmp/1 T_137.3, 9;
T_137.2 ; End of true expr.
    %load/vec4 v0x600000269830_0;
    %jmp/0 T_137.3, 9;
 ; End of false expr.
    %blend;
T_137.3;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %store/vec4 v0x600000269830_0, 0, 1;
    %jmp T_137;
    .thread T_137;
    .scope S_0x7fb80a758860;
T_138 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000263960_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %load/vec4 v0x600000263570_0;
    %flag_set/vec4 9;
    %jmp/0 T_138.2, 9;
    %load/vec4 v0x600000263d50_0;
    %jmp/1 T_138.3, 9;
T_138.2 ; End of true expr.
    %load/vec4 v0x6000002637b0_0;
    %jmp/0 T_138.3, 9;
 ; End of false expr.
    %blend;
T_138.3;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %store/vec4 v0x6000002637b0_0, 0, 1;
    %jmp T_138;
    .thread T_138;
    .scope S_0x7fb80a756f90;
T_139 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000218750_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_139.1, 8;
T_139.0 ; End of true expr.
    %load/vec4 v0x600000218360_0;
    %flag_set/vec4 9;
    %jmp/0 T_139.2, 9;
    %load/vec4 v0x600000218b40_0;
    %jmp/1 T_139.3, 9;
T_139.2 ; End of true expr.
    %load/vec4 v0x6000002185a0_0;
    %jmp/0 T_139.3, 9;
 ; End of false expr.
    %blend;
T_139.3;
    %jmp/0 T_139.1, 8;
 ; End of false expr.
    %blend;
T_139.1;
    %store/vec4 v0x6000002185a0_0, 0, 1;
    %jmp T_139;
    .thread T_139;
    .scope S_0x7fb80a756a40;
T_140 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000021a1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_140.1, 8;
T_140.0 ; End of true expr.
    %load/vec4 v0x60000021a010_0;
    %flag_set/vec4 9;
    %jmp/0 T_140.2, 9;
    %load/vec4 v0x60000021a400_0;
    %jmp/1 T_140.3, 9;
T_140.2 ; End of true expr.
    %load/vec4 v0x60000021a250_0;
    %jmp/0 T_140.3, 9;
 ; End of false expr.
    %blend;
T_140.3;
    %jmp/0 T_140.1, 8;
 ; End of false expr.
    %blend;
T_140.1;
    %store/vec4 v0x60000021a250_0, 0, 1;
    %jmp T_140;
    .thread T_140;
    .scope S_0x7fb80a7564f0;
T_141 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002187e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0x600000218630_0;
    %flag_set/vec4 9;
    %jmp/0 T_141.2, 9;
    %load/vec4 v0x600000218a20_0;
    %jmp/1 T_141.3, 9;
T_141.2 ; End of true expr.
    %load/vec4 v0x600000218870_0;
    %jmp/0 T_141.3, 9;
 ; End of false expr.
    %blend;
T_141.3;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0x600000218870_0, 0, 1;
    %jmp T_141;
    .thread T_141;
    .scope S_0x7fb80a755fa0;
T_142 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000273330_0;
    %flag_set/vec4 8;
    %jmp/0 T_142.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_142.1, 8;
T_142.0 ; End of true expr.
    %load/vec4 v0x600000272520_0;
    %flag_set/vec4 9;
    %jmp/0 T_142.2, 9;
    %load/vec4 v0x600000273720_0;
    %jmp/1 T_142.3, 9;
T_142.2 ; End of true expr.
    %load/vec4 v0x6000002726d0_0;
    %jmp/0 T_142.3, 9;
 ; End of false expr.
    %blend;
T_142.3;
    %jmp/0 T_142.1, 8;
 ; End of false expr.
    %blend;
T_142.1;
    %store/vec4 v0x6000002726d0_0, 0, 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0x7fb80a755a50;
T_143 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000027b3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x60000027afd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_143.2, 9;
    %load/vec4 v0x60000027b7b0_0;
    %jmp/1 T_143.3, 9;
T_143.2 ; End of true expr.
    %load/vec4 v0x60000027b210_0;
    %jmp/0 T_143.3, 9;
 ; End of false expr.
    %blend;
T_143.3;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x60000027b210_0, 0, 1;
    %jmp T_143;
    .thread T_143;
    .scope S_0x7fb80a755500;
T_144 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000212a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_144.1, 8;
T_144.0 ; End of true expr.
    %load/vec4 v0x600000212640_0;
    %flag_set/vec4 9;
    %jmp/0 T_144.2, 9;
    %load/vec4 v0x600000212e20_0;
    %jmp/1 T_144.3, 9;
T_144.2 ; End of true expr.
    %load/vec4 v0x6000002127f0_0;
    %jmp/0 T_144.3, 9;
 ; End of false expr.
    %blend;
T_144.3;
    %jmp/0 T_144.1, 8;
 ; End of false expr.
    %blend;
T_144.1;
    %store/vec4 v0x6000002127f0_0, 0, 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0x7fb80a754fb0;
T_145 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002df600_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0x6000002df210_0;
    %flag_set/vec4 9;
    %jmp/0 T_145.2, 9;
    %load/vec4 v0x6000002df9f0_0;
    %jmp/1 T_145.3, 9;
T_145.2 ; End of true expr.
    %load/vec4 v0x6000002df450_0;
    %jmp/0 T_145.3, 9;
 ; End of false expr.
    %blend;
T_145.3;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0x6000002df450_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_0x7fb80a754a60;
T_146 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002dce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_146.1, 8;
T_146.0 ; End of true expr.
    %load/vec4 v0x6000002dc120_0;
    %flag_set/vec4 9;
    %jmp/0 T_146.2, 9;
    %load/vec4 v0x6000002dd200_0;
    %jmp/1 T_146.3, 9;
T_146.2 ; End of true expr.
    %load/vec4 v0x6000002dc2d0_0;
    %jmp/0 T_146.3, 9;
 ; End of false expr.
    %blend;
T_146.3;
    %jmp/0 T_146.1, 8;
 ; End of false expr.
    %blend;
T_146.1;
    %store/vec4 v0x6000002dc2d0_0, 0, 1;
    %jmp T_146;
    .thread T_146;
    .scope S_0x7fb80a754510;
T_147 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000028a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0x60000028a0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_147.2, 9;
    %load/vec4 v0x60000028a880_0;
    %jmp/1 T_147.3, 9;
T_147.2 ; End of true expr.
    %load/vec4 v0x60000028a250_0;
    %jmp/0 T_147.3, 9;
 ; End of false expr.
    %blend;
T_147.3;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %store/vec4 v0x60000028a250_0, 0, 1;
    %jmp T_147;
    .thread T_147;
    .scope S_0x7fb80a753fc0;
T_148 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000288510_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_148.1, 8;
T_148.0 ; End of true expr.
    %load/vec4 v0x600000288120_0;
    %flag_set/vec4 9;
    %jmp/0 T_148.2, 9;
    %load/vec4 v0x600000288900_0;
    %jmp/1 T_148.3, 9;
T_148.2 ; End of true expr.
    %load/vec4 v0x6000002882d0_0;
    %jmp/0 T_148.3, 9;
 ; End of false expr.
    %blend;
T_148.3;
    %jmp/0 T_148.1, 8;
 ; End of false expr.
    %blend;
T_148.1;
    %store/vec4 v0x6000002882d0_0, 0, 1;
    %jmp T_148;
    .thread T_148;
    .scope S_0x7fb80a753a70;
T_149 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000028b330_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %load/vec4 v0x60000028b180_0;
    %flag_set/vec4 9;
    %jmp/0 T_149.2, 9;
    %load/vec4 v0x60000028b570_0;
    %jmp/1 T_149.3, 9;
T_149.2 ; End of true expr.
    %load/vec4 v0x60000028b0f0_0;
    %jmp/0 T_149.3, 9;
 ; End of false expr.
    %blend;
T_149.3;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %store/vec4 v0x60000028b0f0_0, 0, 1;
    %jmp T_149;
    .thread T_149;
    .scope S_0x7fb80a753520;
T_150 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000028a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_150.1, 8;
T_150.0 ; End of true expr.
    %load/vec4 v0x60000028a1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_150.2, 9;
    %load/vec4 v0x60000028a5b0_0;
    %jmp/1 T_150.3, 9;
T_150.2 ; End of true expr.
    %load/vec4 v0x60000028a130_0;
    %jmp/0 T_150.3, 9;
 ; End of false expr.
    %blend;
T_150.3;
    %jmp/0 T_150.1, 8;
 ; End of false expr.
    %blend;
T_150.1;
    %store/vec4 v0x60000028a130_0, 0, 1;
    %jmp T_150;
    .thread T_150;
    .scope S_0x7fb80a752fd0;
T_151 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002893b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_151.1, 8;
T_151.0 ; End of true expr.
    %load/vec4 v0x600000289200_0;
    %flag_set/vec4 9;
    %jmp/0 T_151.2, 9;
    %load/vec4 v0x6000002895f0_0;
    %jmp/1 T_151.3, 9;
T_151.2 ; End of true expr.
    %load/vec4 v0x600000289170_0;
    %jmp/0 T_151.3, 9;
 ; End of false expr.
    %blend;
T_151.3;
    %jmp/0 T_151.1, 8;
 ; End of false expr.
    %blend;
T_151.1;
    %store/vec4 v0x600000289170_0, 0, 1;
    %jmp T_151;
    .thread T_151;
    .scope S_0x7fb80a752750;
T_152 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000002883f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_152.1, 8;
T_152.0 ; End of true expr.
    %load/vec4 v0x600000288240_0;
    %flag_set/vec4 9;
    %jmp/0 T_152.2, 9;
    %load/vec4 v0x600000288630_0;
    %jmp/1 T_152.3, 9;
T_152.2 ; End of true expr.
    %load/vec4 v0x6000002881b0_0;
    %jmp/0 T_152.3, 9;
 ; End of false expr.
    %blend;
T_152.3;
    %jmp/0 T_152.1, 8;
 ; End of false expr.
    %blend;
T_152.1;
    %store/vec4 v0x6000002881b0_0, 0, 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0x7fb80a752a30;
T_153 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000035f180_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %load/vec4 v0x60000035ed90_0;
    %flag_set/vec4 9;
    %jmp/0 T_153.2, 9;
    %load/vec4 v0x60000035f570_0;
    %jmp/1 T_153.3, 9;
T_153.2 ; End of true expr.
    %load/vec4 v0x60000035ef40_0;
    %jmp/0 T_153.3, 9;
 ; End of false expr.
    %blend;
T_153.3;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %store/vec4 v0x60000035ef40_0, 0, 1;
    %jmp T_153;
    .thread T_153;
    .scope S_0x7fb80a752d10;
T_154 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000035d200_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0x60000035ce10_0;
    %flag_set/vec4 9;
    %jmp/0 T_154.2, 9;
    %load/vec4 v0x60000035d5f0_0;
    %jmp/1 T_154.3, 9;
T_154.2 ; End of true expr.
    %load/vec4 v0x60000035cfc0_0;
    %jmp/0 T_154.3, 9;
 ; End of false expr.
    %blend;
T_154.3;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %store/vec4 v0x60000035cfc0_0, 0, 1;
    %jmp T_154;
    .thread T_154;
    .scope S_0x7fb80a77bb40;
T_155 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000035def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0x60000035dcb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_155.2, 9;
    %load/vec4 v0x60000035e0a0_0;
    %jmp/1 T_155.3, 9;
T_155.2 ; End of true expr.
    %load/vec4 v0x60000035dc20_0;
    %jmp/0 T_155.3, 9;
 ; End of false expr.
    %blend;
T_155.3;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %store/vec4 v0x60000035dc20_0, 0, 1;
    %jmp T_155;
    .thread T_155;
    .scope S_0x7fb80a77b5f0;
T_156 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000035cf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_156.1, 8;
T_156.0 ; End of true expr.
    %load/vec4 v0x60000035ccf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_156.2, 9;
    %load/vec4 v0x60000035d0e0_0;
    %jmp/1 T_156.3, 9;
T_156.2 ; End of true expr.
    %load/vec4 v0x60000035cc60_0;
    %jmp/0 T_156.3, 9;
 ; End of false expr.
    %blend;
T_156.3;
    %jmp/0 T_156.1, 8;
 ; End of false expr.
    %blend;
T_156.1;
    %store/vec4 v0x60000035cc60_0, 0, 1;
    %jmp T_156;
    .thread T_156;
    .scope S_0x7fb80a77b0a0;
T_157 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000036c1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %load/vec4 v0x60000036c2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_157.2, 9;
    %load/vec4 v0x60000036c090_0;
    %jmp/1 T_157.3, 9;
T_157.2 ; End of true expr.
    %load/vec4 v0x60000036c240_0;
    %jmp/0 T_157.3, 9;
 ; End of false expr.
    %blend;
T_157.3;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %store/vec4 v0x60000036c240_0, 0, 1;
    %jmp T_157;
    .thread T_157;
    .scope S_0x7fb80a77ab50;
T_158 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000036cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %load/vec4 v0x60000036cbd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_158.2, 9;
    %load/vec4 v0x60000036c990_0;
    %jmp/1 T_158.3, 9;
T_158.2 ; End of true expr.
    %load/vec4 v0x60000036cb40_0;
    %jmp/0 T_158.3, 9;
 ; End of false expr.
    %blend;
T_158.3;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %store/vec4 v0x60000036cb40_0, 0, 1;
    %jmp T_158;
    .thread T_158;
    .scope S_0x7fb80a77a600;
T_159 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000036d3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v0x60000036d4d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_159.2, 9;
    %load/vec4 v0x60000036d290_0;
    %jmp/1 T_159.3, 9;
T_159.2 ; End of true expr.
    %load/vec4 v0x60000036d440_0;
    %jmp/0 T_159.3, 9;
 ; End of false expr.
    %blend;
T_159.3;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0x60000036d440_0, 0, 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0x7fb80a77a0b0;
T_160 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000036dcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_160.1, 8;
T_160.0 ; End of true expr.
    %load/vec4 v0x60000036ddd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_160.2, 9;
    %load/vec4 v0x60000036db90_0;
    %jmp/1 T_160.3, 9;
T_160.2 ; End of true expr.
    %load/vec4 v0x60000036dd40_0;
    %jmp/0 T_160.3, 9;
 ; End of false expr.
    %blend;
T_160.3;
    %jmp/0 T_160.1, 8;
 ; End of false expr.
    %blend;
T_160.1;
    %store/vec4 v0x60000036dd40_0, 0, 1;
    %jmp T_160;
    .thread T_160;
    .scope S_0x7fb80a779b60;
T_161 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000036e5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %load/vec4 v0x60000036e6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_161.2, 9;
    %load/vec4 v0x60000036e490_0;
    %jmp/1 T_161.3, 9;
T_161.2 ; End of true expr.
    %load/vec4 v0x60000036e640_0;
    %jmp/0 T_161.3, 9;
 ; End of false expr.
    %blend;
T_161.3;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %store/vec4 v0x60000036e640_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0x7fb80a779610;
T_162 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000036eeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %load/vec4 v0x60000036efd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_162.2, 9;
    %load/vec4 v0x60000036ed90_0;
    %jmp/1 T_162.3, 9;
T_162.2 ; End of true expr.
    %load/vec4 v0x60000036ef40_0;
    %jmp/0 T_162.3, 9;
 ; End of false expr.
    %blend;
T_162.3;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v0x60000036ef40_0, 0, 1;
    %jmp T_162;
    .thread T_162;
    .scope S_0x7fb80a7790c0;
T_163 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000036f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0x60000036f8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_163.2, 9;
    %load/vec4 v0x60000036f690_0;
    %jmp/1 T_163.3, 9;
T_163.2 ; End of true expr.
    %load/vec4 v0x60000036f840_0;
    %jmp/0 T_163.3, 9;
 ; End of false expr.
    %blend;
T_163.3;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0x60000036f840_0, 0, 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0x7fb80a778b70;
T_164 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000360120_0;
    %flag_set/vec4 8;
    %jmp/0 T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_164.1, 8;
T_164.0 ; End of true expr.
    %load/vec4 v0x600000360240_0;
    %flag_set/vec4 9;
    %jmp/0 T_164.2, 9;
    %load/vec4 v0x600000360000_0;
    %jmp/1 T_164.3, 9;
T_164.2 ; End of true expr.
    %load/vec4 v0x6000003601b0_0;
    %jmp/0 T_164.3, 9;
 ; End of false expr.
    %blend;
T_164.3;
    %jmp/0 T_164.1, 8;
 ; End of false expr.
    %blend;
T_164.1;
    %store/vec4 v0x6000003601b0_0, 0, 1;
    %jmp T_164;
    .thread T_164;
    .scope S_0x7fb80a778620;
T_165 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000360a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %load/vec4 v0x600000360b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0x600000360900_0;
    %jmp/1 T_165.3, 9;
T_165.2 ; End of true expr.
    %load/vec4 v0x600000360ab0_0;
    %jmp/0 T_165.3, 9;
 ; End of false expr.
    %blend;
T_165.3;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %store/vec4 v0x600000360ab0_0, 0, 1;
    %jmp T_165;
    .thread T_165;
    .scope S_0x7fb80a781d00;
T_166 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000361320_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_166.1, 8;
T_166.0 ; End of true expr.
    %load/vec4 v0x600000361440_0;
    %flag_set/vec4 9;
    %jmp/0 T_166.2, 9;
    %load/vec4 v0x600000361200_0;
    %jmp/1 T_166.3, 9;
T_166.2 ; End of true expr.
    %load/vec4 v0x6000003613b0_0;
    %jmp/0 T_166.3, 9;
 ; End of false expr.
    %blend;
T_166.3;
    %jmp/0 T_166.1, 8;
 ; End of false expr.
    %blend;
T_166.1;
    %store/vec4 v0x6000003613b0_0, 0, 1;
    %jmp T_166;
    .thread T_166;
    .scope S_0x7fb80a7817b0;
T_167 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000361c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0x600000361d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_167.2, 9;
    %load/vec4 v0x600000361b00_0;
    %jmp/1 T_167.3, 9;
T_167.2 ; End of true expr.
    %load/vec4 v0x600000361cb0_0;
    %jmp/0 T_167.3, 9;
 ; End of false expr.
    %blend;
T_167.3;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0x600000361cb0_0, 0, 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0x7fb80a781260;
T_168 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000362520_0;
    %flag_set/vec4 8;
    %jmp/0 T_168.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_168.1, 8;
T_168.0 ; End of true expr.
    %load/vec4 v0x600000362640_0;
    %flag_set/vec4 9;
    %jmp/0 T_168.2, 9;
    %load/vec4 v0x600000362400_0;
    %jmp/1 T_168.3, 9;
T_168.2 ; End of true expr.
    %load/vec4 v0x6000003625b0_0;
    %jmp/0 T_168.3, 9;
 ; End of false expr.
    %blend;
T_168.3;
    %jmp/0 T_168.1, 8;
 ; End of false expr.
    %blend;
T_168.1;
    %store/vec4 v0x6000003625b0_0, 0, 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0x7fb80a780d10;
T_169 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000362e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_169.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_169.1, 8;
T_169.0 ; End of true expr.
    %load/vec4 v0x600000362f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_169.2, 9;
    %load/vec4 v0x600000362d00_0;
    %jmp/1 T_169.3, 9;
T_169.2 ; End of true expr.
    %load/vec4 v0x600000362eb0_0;
    %jmp/0 T_169.3, 9;
 ; End of false expr.
    %blend;
T_169.3;
    %jmp/0 T_169.1, 8;
 ; End of false expr.
    %blend;
T_169.1;
    %store/vec4 v0x600000362eb0_0, 0, 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0x7fb80a7807c0;
T_170 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000363720_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0x600000363840_0;
    %flag_set/vec4 9;
    %jmp/0 T_170.2, 9;
    %load/vec4 v0x600000363600_0;
    %jmp/1 T_170.3, 9;
T_170.2 ; End of true expr.
    %load/vec4 v0x6000003637b0_0;
    %jmp/0 T_170.3, 9;
 ; End of false expr.
    %blend;
T_170.3;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x6000003637b0_0, 0, 1;
    %jmp T_170;
    .thread T_170;
    .scope S_0x7fb80a75bb60;
T_171 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000376fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0x6000003770f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_171.2, 9;
    %load/vec4 v0x600000376eb0_0;
    %jmp/1 T_171.3, 9;
T_171.2 ; End of true expr.
    %load/vec4 v0x600000377060_0;
    %jmp/0 T_171.3, 9;
 ; End of false expr.
    %blend;
T_171.3;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0x600000377060_0, 0, 1;
    %jmp T_171;
    .thread T_171;
    .scope S_0x7fb80a75b610;
T_172 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003778d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0x6000003779f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_172.2, 9;
    %load/vec4 v0x6000003777b0_0;
    %jmp/1 T_172.3, 9;
T_172.2 ; End of true expr.
    %load/vec4 v0x600000377960_0;
    %jmp/0 T_172.3, 9;
 ; End of false expr.
    %blend;
T_172.3;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %store/vec4 v0x600000377960_0, 0, 1;
    %jmp T_172;
    .thread T_172;
    .scope S_0x7fb80a75b0c0;
T_173 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000308240_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0x600000308360_0;
    %flag_set/vec4 9;
    %jmp/0 T_173.2, 9;
    %load/vec4 v0x600000308120_0;
    %jmp/1 T_173.3, 9;
T_173.2 ; End of true expr.
    %load/vec4 v0x6000003082d0_0;
    %jmp/0 T_173.3, 9;
 ; End of false expr.
    %blend;
T_173.3;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0x6000003082d0_0, 0, 1;
    %jmp T_173;
    .thread T_173;
    .scope S_0x7fb80a75ab70;
T_174 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000308b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_174.1, 8;
T_174.0 ; End of true expr.
    %load/vec4 v0x600000308c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_174.2, 9;
    %load/vec4 v0x600000308a20_0;
    %jmp/1 T_174.3, 9;
T_174.2 ; End of true expr.
    %load/vec4 v0x600000308bd0_0;
    %jmp/0 T_174.3, 9;
 ; End of false expr.
    %blend;
T_174.3;
    %jmp/0 T_174.1, 8;
 ; End of false expr.
    %blend;
T_174.1;
    %store/vec4 v0x600000308bd0_0, 0, 1;
    %jmp T_174;
    .thread T_174;
    .scope S_0x7fb80a75a620;
T_175 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000309440_0;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %load/vec4 v0x600000309560_0;
    %flag_set/vec4 9;
    %jmp/0 T_175.2, 9;
    %load/vec4 v0x600000309320_0;
    %jmp/1 T_175.3, 9;
T_175.2 ; End of true expr.
    %load/vec4 v0x6000003094d0_0;
    %jmp/0 T_175.3, 9;
 ; End of false expr.
    %blend;
T_175.3;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0x6000003094d0_0, 0, 1;
    %jmp T_175;
    .thread T_175;
    .scope S_0x7fb80a78b960;
T_176 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000309d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_176.1, 8;
T_176.0 ; End of true expr.
    %load/vec4 v0x600000309e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0x600000309c20_0;
    %jmp/1 T_176.3, 9;
T_176.2 ; End of true expr.
    %load/vec4 v0x600000309dd0_0;
    %jmp/0 T_176.3, 9;
 ; End of false expr.
    %blend;
T_176.3;
    %jmp/0 T_176.1, 8;
 ; End of false expr.
    %blend;
T_176.1;
    %store/vec4 v0x600000309dd0_0, 0, 1;
    %jmp T_176;
    .thread T_176;
    .scope S_0x7fb80a78bc40;
T_177 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000030a640_0;
    %flag_set/vec4 8;
    %jmp/0 T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_177.1, 8;
T_177.0 ; End of true expr.
    %load/vec4 v0x60000030a760_0;
    %flag_set/vec4 9;
    %jmp/0 T_177.2, 9;
    %load/vec4 v0x60000030a520_0;
    %jmp/1 T_177.3, 9;
T_177.2 ; End of true expr.
    %load/vec4 v0x60000030a6d0_0;
    %jmp/0 T_177.3, 9;
 ; End of false expr.
    %blend;
T_177.3;
    %jmp/0 T_177.1, 8;
 ; End of false expr.
    %blend;
T_177.1;
    %store/vec4 v0x60000030a6d0_0, 0, 1;
    %jmp T_177;
    .thread T_177;
    .scope S_0x7fb80a78bf20;
T_178 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000030af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_178.1, 8;
T_178.0 ; End of true expr.
    %load/vec4 v0x60000030b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_178.2, 9;
    %load/vec4 v0x60000030ae20_0;
    %jmp/1 T_178.3, 9;
T_178.2 ; End of true expr.
    %load/vec4 v0x60000030afd0_0;
    %jmp/0 T_178.3, 9;
 ; End of false expr.
    %blend;
T_178.3;
    %jmp/0 T_178.1, 8;
 ; End of false expr.
    %blend;
T_178.1;
    %store/vec4 v0x60000030afd0_0, 0, 1;
    %jmp T_178;
    .thread T_178;
    .scope S_0x7fb80a78c200;
T_179 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000030b840_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0x60000030b960_0;
    %flag_set/vec4 9;
    %jmp/0 T_179.2, 9;
    %load/vec4 v0x60000030b720_0;
    %jmp/1 T_179.3, 9;
T_179.2 ; End of true expr.
    %load/vec4 v0x60000030b8d0_0;
    %jmp/0 T_179.3, 9;
 ; End of false expr.
    %blend;
T_179.3;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x60000030b8d0_0, 0, 1;
    %jmp T_179;
    .thread T_179;
    .scope S_0x7fb80a78c4e0;
T_180 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000030c1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_180.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_180.1, 8;
T_180.0 ; End of true expr.
    %load/vec4 v0x60000030c2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_180.2, 9;
    %load/vec4 v0x60000030c090_0;
    %jmp/1 T_180.3, 9;
T_180.2 ; End of true expr.
    %load/vec4 v0x60000030c240_0;
    %jmp/0 T_180.3, 9;
 ; End of false expr.
    %blend;
T_180.3;
    %jmp/0 T_180.1, 8;
 ; End of false expr.
    %blend;
T_180.1;
    %store/vec4 v0x60000030c240_0, 0, 1;
    %jmp T_180;
    .thread T_180;
    .scope S_0x7fb80a78c7c0;
T_181 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000030cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x60000030cbd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_181.2, 9;
    %load/vec4 v0x60000030c990_0;
    %jmp/1 T_181.3, 9;
T_181.2 ; End of true expr.
    %load/vec4 v0x60000030cb40_0;
    %jmp/0 T_181.3, 9;
 ; End of false expr.
    %blend;
T_181.3;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %store/vec4 v0x60000030cb40_0, 0, 1;
    %jmp T_181;
    .thread T_181;
    .scope S_0x7fb80a78caa0;
T_182 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000030d3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_182.1, 8;
T_182.0 ; End of true expr.
    %load/vec4 v0x60000030d4d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_182.2, 9;
    %load/vec4 v0x60000030d290_0;
    %jmp/1 T_182.3, 9;
T_182.2 ; End of true expr.
    %load/vec4 v0x60000030d440_0;
    %jmp/0 T_182.3, 9;
 ; End of false expr.
    %blend;
T_182.3;
    %jmp/0 T_182.1, 8;
 ; End of false expr.
    %blend;
T_182.1;
    %store/vec4 v0x60000030d440_0, 0, 1;
    %jmp T_182;
    .thread T_182;
    .scope S_0x7fb80a78cd80;
T_183 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000030dcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v0x60000030ddd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_183.2, 9;
    %load/vec4 v0x60000030db90_0;
    %jmp/1 T_183.3, 9;
T_183.2 ; End of true expr.
    %load/vec4 v0x60000030dd40_0;
    %jmp/0 T_183.3, 9;
 ; End of false expr.
    %blend;
T_183.3;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %store/vec4 v0x60000030dd40_0, 0, 1;
    %jmp T_183;
    .thread T_183;
    .scope S_0x7fb80a78d060;
T_184 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000030e5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v0x60000030e6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_184.2, 9;
    %load/vec4 v0x60000030e490_0;
    %jmp/1 T_184.3, 9;
T_184.2 ; End of true expr.
    %load/vec4 v0x60000030e640_0;
    %jmp/0 T_184.3, 9;
 ; End of false expr.
    %blend;
T_184.3;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %store/vec4 v0x60000030e640_0, 0, 1;
    %jmp T_184;
    .thread T_184;
    .scope S_0x7fb80a78d340;
T_185 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000030eeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %load/vec4 v0x60000030efd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_185.2, 9;
    %load/vec4 v0x60000030ed90_0;
    %jmp/1 T_185.3, 9;
T_185.2 ; End of true expr.
    %load/vec4 v0x60000030ef40_0;
    %jmp/0 T_185.3, 9;
 ; End of false expr.
    %blend;
T_185.3;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %store/vec4 v0x60000030ef40_0, 0, 1;
    %jmp T_185;
    .thread T_185;
    .scope S_0x7fb80a78d620;
T_186 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000030f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v0x60000030f8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_186.2, 9;
    %load/vec4 v0x60000030f690_0;
    %jmp/1 T_186.3, 9;
T_186.2 ; End of true expr.
    %load/vec4 v0x60000030f840_0;
    %jmp/0 T_186.3, 9;
 ; End of false expr.
    %blend;
T_186.3;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v0x60000030f840_0, 0, 1;
    %jmp T_186;
    .thread T_186;
    .scope S_0x7fb80a760670;
T_187 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000037da70_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %load/vec4 v0x60000037db90_0;
    %flag_set/vec4 9;
    %jmp/0 T_187.2, 9;
    %load/vec4 v0x60000037d950_0;
    %jmp/1 T_187.3, 9;
T_187.2 ; End of true expr.
    %load/vec4 v0x60000037db00_0;
    %jmp/0 T_187.3, 9;
 ; End of false expr.
    %blend;
T_187.3;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %store/vec4 v0x60000037db00_0, 0, 1;
    %jmp T_187;
    .thread T_187;
    .scope S_0x7fb80a760120;
T_188 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000037e370_0;
    %flag_set/vec4 8;
    %jmp/0 T_188.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_188.1, 8;
T_188.0 ; End of true expr.
    %load/vec4 v0x60000037e490_0;
    %flag_set/vec4 9;
    %jmp/0 T_188.2, 9;
    %load/vec4 v0x60000037e250_0;
    %jmp/1 T_188.3, 9;
T_188.2 ; End of true expr.
    %load/vec4 v0x60000037e400_0;
    %jmp/0 T_188.3, 9;
 ; End of false expr.
    %blend;
T_188.3;
    %jmp/0 T_188.1, 8;
 ; End of false expr.
    %blend;
T_188.1;
    %store/vec4 v0x60000037e400_0, 0, 1;
    %jmp T_188;
    .thread T_188;
    .scope S_0x7fb80a75fbd0;
T_189 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000037ec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v0x60000037ed90_0;
    %flag_set/vec4 9;
    %jmp/0 T_189.2, 9;
    %load/vec4 v0x60000037eb50_0;
    %jmp/1 T_189.3, 9;
T_189.2 ; End of true expr.
    %load/vec4 v0x60000037ed00_0;
    %jmp/0 T_189.3, 9;
 ; End of false expr.
    %blend;
T_189.3;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v0x60000037ed00_0, 0, 1;
    %jmp T_189;
    .thread T_189;
    .scope S_0x7fb80a75f680;
T_190 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000037f570_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x60000037f690_0;
    %flag_set/vec4 9;
    %jmp/0 T_190.2, 9;
    %load/vec4 v0x60000037f450_0;
    %jmp/1 T_190.3, 9;
T_190.2 ; End of true expr.
    %load/vec4 v0x60000037f600_0;
    %jmp/0 T_190.3, 9;
 ; End of false expr.
    %blend;
T_190.3;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x60000037f600_0, 0, 1;
    %jmp T_190;
    .thread T_190;
    .scope S_0x7fb80a75f130;
T_191 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000037fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %load/vec4 v0x600000370000_0;
    %flag_set/vec4 9;
    %jmp/0 T_191.2, 9;
    %load/vec4 v0x60000037fd50_0;
    %jmp/1 T_191.3, 9;
T_191.2 ; End of true expr.
    %load/vec4 v0x60000037ff00_0;
    %jmp/0 T_191.3, 9;
 ; End of false expr.
    %blend;
T_191.3;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %store/vec4 v0x60000037ff00_0, 0, 1;
    %jmp T_191;
    .thread T_191;
    .scope S_0x7fb80a75ebe0;
T_192 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003707e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %load/vec4 v0x600000370900_0;
    %flag_set/vec4 9;
    %jmp/0 T_192.2, 9;
    %load/vec4 v0x6000003706c0_0;
    %jmp/1 T_192.3, 9;
T_192.2 ; End of true expr.
    %load/vec4 v0x600000370870_0;
    %jmp/0 T_192.3, 9;
 ; End of false expr.
    %blend;
T_192.3;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v0x600000370870_0, 0, 1;
    %jmp T_192;
    .thread T_192;
    .scope S_0x7fb80a75e690;
T_193 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003710e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v0x600000371200_0;
    %flag_set/vec4 9;
    %jmp/0 T_193.2, 9;
    %load/vec4 v0x600000370fc0_0;
    %jmp/1 T_193.3, 9;
T_193.2 ; End of true expr.
    %load/vec4 v0x600000371170_0;
    %jmp/0 T_193.3, 9;
 ; End of false expr.
    %blend;
T_193.3;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v0x600000371170_0, 0, 1;
    %jmp T_193;
    .thread T_193;
    .scope S_0x7fb80a75e140;
T_194 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003719e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_194.1, 8;
T_194.0 ; End of true expr.
    %load/vec4 v0x600000371b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_194.2, 9;
    %load/vec4 v0x6000003718c0_0;
    %jmp/1 T_194.3, 9;
T_194.2 ; End of true expr.
    %load/vec4 v0x600000371a70_0;
    %jmp/0 T_194.3, 9;
 ; End of false expr.
    %blend;
T_194.3;
    %jmp/0 T_194.1, 8;
 ; End of false expr.
    %blend;
T_194.1;
    %store/vec4 v0x600000371a70_0, 0, 1;
    %jmp T_194;
    .thread T_194;
    .scope S_0x7fb80a75dbf0;
T_195 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003722e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v0x600000372400_0;
    %flag_set/vec4 9;
    %jmp/0 T_195.2, 9;
    %load/vec4 v0x6000003721c0_0;
    %jmp/1 T_195.3, 9;
T_195.2 ; End of true expr.
    %load/vec4 v0x600000372370_0;
    %jmp/0 T_195.3, 9;
 ; End of false expr.
    %blend;
T_195.3;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %store/vec4 v0x600000372370_0, 0, 1;
    %jmp T_195;
    .thread T_195;
    .scope S_0x7fb80a75d6a0;
T_196 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000372be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %load/vec4 v0x600000372d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_196.2, 9;
    %load/vec4 v0x600000372ac0_0;
    %jmp/1 T_196.3, 9;
T_196.2 ; End of true expr.
    %load/vec4 v0x600000372c70_0;
    %jmp/0 T_196.3, 9;
 ; End of false expr.
    %blend;
T_196.3;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v0x600000372c70_0, 0, 1;
    %jmp T_196;
    .thread T_196;
    .scope S_0x7fb80a763db0;
T_197 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003734e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0x600000373600_0;
    %flag_set/vec4 9;
    %jmp/0 T_197.2, 9;
    %load/vec4 v0x6000003733c0_0;
    %jmp/1 T_197.3, 9;
T_197.2 ; End of true expr.
    %load/vec4 v0x600000373570_0;
    %jmp/0 T_197.3, 9;
 ; End of false expr.
    %blend;
T_197.3;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v0x600000373570_0, 0, 1;
    %jmp T_197;
    .thread T_197;
    .scope S_0x7fb80a763860;
T_198 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000373de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_198.1, 8;
T_198.0 ; End of true expr.
    %load/vec4 v0x600000373f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_198.2, 9;
    %load/vec4 v0x600000373cc0_0;
    %jmp/1 T_198.3, 9;
T_198.2 ; End of true expr.
    %load/vec4 v0x600000373e70_0;
    %jmp/0 T_198.3, 9;
 ; End of false expr.
    %blend;
T_198.3;
    %jmp/0 T_198.1, 8;
 ; End of false expr.
    %blend;
T_198.1;
    %store/vec4 v0x600000373e70_0, 0, 1;
    %jmp T_198;
    .thread T_198;
    .scope S_0x7fb80a763310;
T_199 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000374750_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v0x600000374870_0;
    %flag_set/vec4 9;
    %jmp/0 T_199.2, 9;
    %load/vec4 v0x600000374630_0;
    %jmp/1 T_199.3, 9;
T_199.2 ; End of true expr.
    %load/vec4 v0x6000003747e0_0;
    %jmp/0 T_199.3, 9;
 ; End of false expr.
    %blend;
T_199.3;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v0x6000003747e0_0, 0, 1;
    %jmp T_199;
    .thread T_199;
    .scope S_0x7fb80a762dc0;
T_200 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000375050_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %load/vec4 v0x600000375170_0;
    %flag_set/vec4 9;
    %jmp/0 T_200.2, 9;
    %load/vec4 v0x600000374f30_0;
    %jmp/1 T_200.3, 9;
T_200.2 ; End of true expr.
    %load/vec4 v0x6000003750e0_0;
    %jmp/0 T_200.3, 9;
 ; End of false expr.
    %blend;
T_200.3;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %store/vec4 v0x6000003750e0_0, 0, 1;
    %jmp T_200;
    .thread T_200;
    .scope S_0x7fb80a75c9e0;
T_201 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000375950_0;
    %flag_set/vec4 8;
    %jmp/0 T_201.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0x600000375a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_201.2, 9;
    %load/vec4 v0x600000375830_0;
    %jmp/1 T_201.3, 9;
T_201.2 ; End of true expr.
    %load/vec4 v0x6000003759e0_0;
    %jmp/0 T_201.3, 9;
 ; End of false expr.
    %blend;
T_201.3;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %store/vec4 v0x6000003759e0_0, 0, 1;
    %jmp T_201;
    .thread T_201;
    .scope S_0x7fb80a75c490;
T_202 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000376250_0;
    %flag_set/vec4 8;
    %jmp/0 T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_202.1, 8;
T_202.0 ; End of true expr.
    %load/vec4 v0x600000376370_0;
    %flag_set/vec4 9;
    %jmp/0 T_202.2, 9;
    %load/vec4 v0x600000376130_0;
    %jmp/1 T_202.3, 9;
T_202.2 ; End of true expr.
    %load/vec4 v0x6000003762e0_0;
    %jmp/0 T_202.3, 9;
 ; End of false expr.
    %blend;
T_202.3;
    %jmp/0 T_202.1, 8;
 ; End of false expr.
    %blend;
T_202.1;
    %store/vec4 v0x6000003762e0_0, 0, 1;
    %jmp T_202;
    .thread T_202;
    .scope S_0x7fb80a7b7b30;
T_203 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000004e2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_203.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %load/vec4 v0x60000004e400_0;
    %flag_set/vec4 9;
    %jmp/0 T_203.2, 9;
    %load/vec4 v0x60000004e1c0_0;
    %jmp/1 T_203.3, 9;
T_203.2 ; End of true expr.
    %load/vec4 v0x60000004e370_0;
    %jmp/0 T_203.3, 9;
 ; End of false expr.
    %blend;
T_203.3;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %store/vec4 v0x60000004e370_0, 0, 1;
    %jmp T_203;
    .thread T_203;
    .scope S_0x7fb80a7b7e10;
T_204 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000004ec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v0x60000004ed90_0;
    %flag_set/vec4 9;
    %jmp/0 T_204.2, 9;
    %load/vec4 v0x60000004eb50_0;
    %jmp/1 T_204.3, 9;
T_204.2 ; End of true expr.
    %load/vec4 v0x60000004ed00_0;
    %jmp/0 T_204.3, 9;
 ; End of false expr.
    %blend;
T_204.3;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %store/vec4 v0x60000004ed00_0, 0, 1;
    %jmp T_204;
    .thread T_204;
    .scope S_0x7fb80a7b80f0;
T_205 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000004f600_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_205.1, 8;
T_205.0 ; End of true expr.
    %load/vec4 v0x60000004f720_0;
    %flag_set/vec4 9;
    %jmp/0 T_205.2, 9;
    %load/vec4 v0x60000004f4e0_0;
    %jmp/1 T_205.3, 9;
T_205.2 ; End of true expr.
    %load/vec4 v0x60000004f690_0;
    %jmp/0 T_205.3, 9;
 ; End of false expr.
    %blend;
T_205.3;
    %jmp/0 T_205.1, 8;
 ; End of false expr.
    %blend;
T_205.1;
    %store/vec4 v0x60000004f690_0, 0, 1;
    %jmp T_205;
    .thread T_205;
    .scope S_0x7fb80a7b83d0;
T_206 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000040000_0;
    %flag_set/vec4 8;
    %jmp/0 T_206.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_206.1, 8;
T_206.0 ; End of true expr.
    %load/vec4 v0x600000040120_0;
    %flag_set/vec4 9;
    %jmp/0 T_206.2, 9;
    %load/vec4 v0x60000004fe70_0;
    %jmp/1 T_206.3, 9;
T_206.2 ; End of true expr.
    %load/vec4 v0x600000040090_0;
    %jmp/0 T_206.3, 9;
 ; End of false expr.
    %blend;
T_206.3;
    %jmp/0 T_206.1, 8;
 ; End of false expr.
    %blend;
T_206.1;
    %store/vec4 v0x600000040090_0, 0, 1;
    %jmp T_206;
    .thread T_206;
    .scope S_0x7fb80a7b86b0;
T_207 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000040990_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v0x600000040ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_207.2, 9;
    %load/vec4 v0x600000040870_0;
    %jmp/1 T_207.3, 9;
T_207.2 ; End of true expr.
    %load/vec4 v0x600000040a20_0;
    %jmp/0 T_207.3, 9;
 ; End of false expr.
    %blend;
T_207.3;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v0x600000040a20_0, 0, 1;
    %jmp T_207;
    .thread T_207;
    .scope S_0x7fb80a7b8990;
T_208 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000041320_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %load/vec4 v0x600000041440_0;
    %flag_set/vec4 9;
    %jmp/0 T_208.2, 9;
    %load/vec4 v0x600000041200_0;
    %jmp/1 T_208.3, 9;
T_208.2 ; End of true expr.
    %load/vec4 v0x6000000413b0_0;
    %jmp/0 T_208.3, 9;
 ; End of false expr.
    %blend;
T_208.3;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %store/vec4 v0x6000000413b0_0, 0, 1;
    %jmp T_208;
    .thread T_208;
    .scope S_0x7fb80a7b8c70;
T_209 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000041cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %load/vec4 v0x600000041dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_209.2, 9;
    %load/vec4 v0x600000041b90_0;
    %jmp/1 T_209.3, 9;
T_209.2 ; End of true expr.
    %load/vec4 v0x600000041d40_0;
    %jmp/0 T_209.3, 9;
 ; End of false expr.
    %blend;
T_209.3;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v0x600000041d40_0, 0, 1;
    %jmp T_209;
    .thread T_209;
    .scope S_0x7fb80a7b8f50;
T_210 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000042640_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0x600000042760_0;
    %flag_set/vec4 9;
    %jmp/0 T_210.2, 9;
    %load/vec4 v0x600000042520_0;
    %jmp/1 T_210.3, 9;
T_210.2 ; End of true expr.
    %load/vec4 v0x6000000426d0_0;
    %jmp/0 T_210.3, 9;
 ; End of false expr.
    %blend;
T_210.3;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0x6000000426d0_0, 0, 1;
    %jmp T_210;
    .thread T_210;
    .scope S_0x7fb80a7b9230;
T_211 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000042fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_211.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_211.1, 8;
T_211.0 ; End of true expr.
    %load/vec4 v0x6000000430f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_211.2, 9;
    %load/vec4 v0x600000042eb0_0;
    %jmp/1 T_211.3, 9;
T_211.2 ; End of true expr.
    %load/vec4 v0x600000043060_0;
    %jmp/0 T_211.3, 9;
 ; End of false expr.
    %blend;
T_211.3;
    %jmp/0 T_211.1, 8;
 ; End of false expr.
    %blend;
T_211.1;
    %store/vec4 v0x600000043060_0, 0, 1;
    %jmp T_211;
    .thread T_211;
    .scope S_0x7fb80a7b9910;
T_212 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000043960_0;
    %flag_set/vec4 8;
    %jmp/0 T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_212.1, 8;
T_212.0 ; End of true expr.
    %load/vec4 v0x600000043a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_212.2, 9;
    %load/vec4 v0x600000043840_0;
    %jmp/1 T_212.3, 9;
T_212.2 ; End of true expr.
    %load/vec4 v0x6000000439f0_0;
    %jmp/0 T_212.3, 9;
 ; End of false expr.
    %blend;
T_212.3;
    %jmp/0 T_212.1, 8;
 ; End of false expr.
    %blend;
T_212.1;
    %store/vec4 v0x6000000439f0_0, 0, 1;
    %jmp T_212;
    .thread T_212;
    .scope S_0x7fb80a7b9bf0;
T_213 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000044360_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %load/vec4 v0x600000044480_0;
    %flag_set/vec4 9;
    %jmp/0 T_213.2, 9;
    %load/vec4 v0x600000044240_0;
    %jmp/1 T_213.3, 9;
T_213.2 ; End of true expr.
    %load/vec4 v0x6000000443f0_0;
    %jmp/0 T_213.3, 9;
 ; End of false expr.
    %blend;
T_213.3;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %store/vec4 v0x6000000443f0_0, 0, 1;
    %jmp T_213;
    .thread T_213;
    .scope S_0x7fb80a7b9ed0;
T_214 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000044cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_214.1, 8;
T_214.0 ; End of true expr.
    %load/vec4 v0x600000044e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_214.2, 9;
    %load/vec4 v0x600000044bd0_0;
    %jmp/1 T_214.3, 9;
T_214.2 ; End of true expr.
    %load/vec4 v0x600000044d80_0;
    %jmp/0 T_214.3, 9;
 ; End of false expr.
    %blend;
T_214.3;
    %jmp/0 T_214.1, 8;
 ; End of false expr.
    %blend;
T_214.1;
    %store/vec4 v0x600000044d80_0, 0, 1;
    %jmp T_214;
    .thread T_214;
    .scope S_0x7fb80a7ba1b0;
T_215 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000045680_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_215.1, 8;
T_215.0 ; End of true expr.
    %load/vec4 v0x6000000457a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_215.2, 9;
    %load/vec4 v0x600000045560_0;
    %jmp/1 T_215.3, 9;
T_215.2 ; End of true expr.
    %load/vec4 v0x600000045710_0;
    %jmp/0 T_215.3, 9;
 ; End of false expr.
    %blend;
T_215.3;
    %jmp/0 T_215.1, 8;
 ; End of false expr.
    %blend;
T_215.1;
    %store/vec4 v0x600000045710_0, 0, 1;
    %jmp T_215;
    .thread T_215;
    .scope S_0x7fb80a7ba490;
T_216 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000046010_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_216.1, 8;
T_216.0 ; End of true expr.
    %load/vec4 v0x600000046130_0;
    %flag_set/vec4 9;
    %jmp/0 T_216.2, 9;
    %load/vec4 v0x600000045ef0_0;
    %jmp/1 T_216.3, 9;
T_216.2 ; End of true expr.
    %load/vec4 v0x6000000460a0_0;
    %jmp/0 T_216.3, 9;
 ; End of false expr.
    %blend;
T_216.3;
    %jmp/0 T_216.1, 8;
 ; End of false expr.
    %blend;
T_216.1;
    %store/vec4 v0x6000000460a0_0, 0, 1;
    %jmp T_216;
    .thread T_216;
    .scope S_0x7fb80a7ba770;
T_217 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000469a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_217.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_217.1, 8;
T_217.0 ; End of true expr.
    %load/vec4 v0x600000046ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_217.2, 9;
    %load/vec4 v0x600000046880_0;
    %jmp/1 T_217.3, 9;
T_217.2 ; End of true expr.
    %load/vec4 v0x600000046a30_0;
    %jmp/0 T_217.3, 9;
 ; End of false expr.
    %blend;
T_217.3;
    %jmp/0 T_217.1, 8;
 ; End of false expr.
    %blend;
T_217.1;
    %store/vec4 v0x600000046a30_0, 0, 1;
    %jmp T_217;
    .thread T_217;
    .scope S_0x7fb80a7baa50;
T_218 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000047330_0;
    %flag_set/vec4 8;
    %jmp/0 T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_218.1, 8;
T_218.0 ; End of true expr.
    %load/vec4 v0x600000047450_0;
    %flag_set/vec4 9;
    %jmp/0 T_218.2, 9;
    %load/vec4 v0x600000047210_0;
    %jmp/1 T_218.3, 9;
T_218.2 ; End of true expr.
    %load/vec4 v0x6000000473c0_0;
    %jmp/0 T_218.3, 9;
 ; End of false expr.
    %blend;
T_218.3;
    %jmp/0 T_218.1, 8;
 ; End of false expr.
    %blend;
T_218.1;
    %store/vec4 v0x6000000473c0_0, 0, 1;
    %jmp T_218;
    .thread T_218;
    .scope S_0x7fb80a7bafc0;
T_219 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000581b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_219.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_219.1, 8;
T_219.0 ; End of true expr.
    %load/vec4 v0x6000000582d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_219.2, 9;
    %load/vec4 v0x600000058090_0;
    %jmp/1 T_219.3, 9;
T_219.2 ; End of true expr.
    %load/vec4 v0x600000058240_0;
    %jmp/0 T_219.3, 9;
 ; End of false expr.
    %blend;
T_219.3;
    %jmp/0 T_219.1, 8;
 ; End of false expr.
    %blend;
T_219.1;
    %store/vec4 v0x600000058240_0, 0, 1;
    %jmp T_219;
    .thread T_219;
    .scope S_0x7fb80a7bb2a0;
T_220 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000058b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_220.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_220.1, 8;
T_220.0 ; End of true expr.
    %load/vec4 v0x600000058c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_220.2, 9;
    %load/vec4 v0x600000058a20_0;
    %jmp/1 T_220.3, 9;
T_220.2 ; End of true expr.
    %load/vec4 v0x600000058bd0_0;
    %jmp/0 T_220.3, 9;
 ; End of false expr.
    %blend;
T_220.3;
    %jmp/0 T_220.1, 8;
 ; End of false expr.
    %blend;
T_220.1;
    %store/vec4 v0x600000058bd0_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0x7fb80a7bb580;
T_221 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000594d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_221.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_221.1, 8;
T_221.0 ; End of true expr.
    %load/vec4 v0x6000000595f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_221.2, 9;
    %load/vec4 v0x6000000593b0_0;
    %jmp/1 T_221.3, 9;
T_221.2 ; End of true expr.
    %load/vec4 v0x600000059560_0;
    %jmp/0 T_221.3, 9;
 ; End of false expr.
    %blend;
T_221.3;
    %jmp/0 T_221.1, 8;
 ; End of false expr.
    %blend;
T_221.1;
    %store/vec4 v0x600000059560_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0x7fb80a7bb860;
T_222 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000059e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_222.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_222.1, 8;
T_222.0 ; End of true expr.
    %load/vec4 v0x600000059f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_222.2, 9;
    %load/vec4 v0x600000059d40_0;
    %jmp/1 T_222.3, 9;
T_222.2 ; End of true expr.
    %load/vec4 v0x600000059ef0_0;
    %jmp/0 T_222.3, 9;
 ; End of false expr.
    %blend;
T_222.3;
    %jmp/0 T_222.1, 8;
 ; End of false expr.
    %blend;
T_222.1;
    %store/vec4 v0x600000059ef0_0, 0, 1;
    %jmp T_222;
    .thread T_222;
    .scope S_0x7fb80a7bbb40;
T_223 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000005a7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_223.1, 8;
T_223.0 ; End of true expr.
    %load/vec4 v0x60000005a910_0;
    %flag_set/vec4 9;
    %jmp/0 T_223.2, 9;
    %load/vec4 v0x60000005a6d0_0;
    %jmp/1 T_223.3, 9;
T_223.2 ; End of true expr.
    %load/vec4 v0x60000005a880_0;
    %jmp/0 T_223.3, 9;
 ; End of false expr.
    %blend;
T_223.3;
    %jmp/0 T_223.1, 8;
 ; End of false expr.
    %blend;
T_223.1;
    %store/vec4 v0x60000005a880_0, 0, 1;
    %jmp T_223;
    .thread T_223;
    .scope S_0x7fb80a7bbe20;
T_224 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000005b180_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_224.1, 8;
T_224.0 ; End of true expr.
    %load/vec4 v0x60000005b2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_224.2, 9;
    %load/vec4 v0x60000005b060_0;
    %jmp/1 T_224.3, 9;
T_224.2 ; End of true expr.
    %load/vec4 v0x60000005b210_0;
    %jmp/0 T_224.3, 9;
 ; End of false expr.
    %blend;
T_224.3;
    %jmp/0 T_224.1, 8;
 ; End of false expr.
    %blend;
T_224.1;
    %store/vec4 v0x60000005b210_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0x7fb80a7bc100;
T_225 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000005bb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_225.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_225.1, 8;
T_225.0 ; End of true expr.
    %load/vec4 v0x60000005bc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_225.2, 9;
    %load/vec4 v0x60000005b9f0_0;
    %jmp/1 T_225.3, 9;
T_225.2 ; End of true expr.
    %load/vec4 v0x60000005bba0_0;
    %jmp/0 T_225.3, 9;
 ; End of false expr.
    %blend;
T_225.3;
    %jmp/0 T_225.1, 8;
 ; End of false expr.
    %blend;
T_225.1;
    %store/vec4 v0x60000005bba0_0, 0, 1;
    %jmp T_225;
    .thread T_225;
    .scope S_0x7fb80a7bc3e0;
T_226 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000005c510_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %load/vec4 v0x60000005c630_0;
    %flag_set/vec4 9;
    %jmp/0 T_226.2, 9;
    %load/vec4 v0x60000005c3f0_0;
    %jmp/1 T_226.3, 9;
T_226.2 ; End of true expr.
    %load/vec4 v0x60000005c5a0_0;
    %jmp/0 T_226.3, 9;
 ; End of false expr.
    %blend;
T_226.3;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v0x60000005c5a0_0, 0, 1;
    %jmp T_226;
    .thread T_226;
    .scope S_0x7fb80a7bc6c0;
T_227 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000005cea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_227.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_227.1, 8;
T_227.0 ; End of true expr.
    %load/vec4 v0x60000005cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_227.2, 9;
    %load/vec4 v0x60000005cd80_0;
    %jmp/1 T_227.3, 9;
T_227.2 ; End of true expr.
    %load/vec4 v0x60000005cf30_0;
    %jmp/0 T_227.3, 9;
 ; End of false expr.
    %blend;
T_227.3;
    %jmp/0 T_227.1, 8;
 ; End of false expr.
    %blend;
T_227.1;
    %store/vec4 v0x60000005cf30_0, 0, 1;
    %jmp T_227;
    .thread T_227;
    .scope S_0x7fb80a7bcba0;
T_228 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000005d830_0;
    %flag_set/vec4 8;
    %jmp/0 T_228.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_228.1, 8;
T_228.0 ; End of true expr.
    %load/vec4 v0x60000005d950_0;
    %flag_set/vec4 9;
    %jmp/0 T_228.2, 9;
    %load/vec4 v0x60000005d710_0;
    %jmp/1 T_228.3, 9;
T_228.2 ; End of true expr.
    %load/vec4 v0x60000005d8c0_0;
    %jmp/0 T_228.3, 9;
 ; End of false expr.
    %blend;
T_228.3;
    %jmp/0 T_228.1, 8;
 ; End of false expr.
    %blend;
T_228.1;
    %store/vec4 v0x60000005d8c0_0, 0, 1;
    %jmp T_228;
    .thread T_228;
    .scope S_0x7fb80a7bce80;
T_229 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000005e1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_229.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_229.1, 8;
T_229.0 ; End of true expr.
    %load/vec4 v0x60000005e2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_229.2, 9;
    %load/vec4 v0x60000005e0a0_0;
    %jmp/1 T_229.3, 9;
T_229.2 ; End of true expr.
    %load/vec4 v0x60000005e250_0;
    %jmp/0 T_229.3, 9;
 ; End of false expr.
    %blend;
T_229.3;
    %jmp/0 T_229.1, 8;
 ; End of false expr.
    %blend;
T_229.1;
    %store/vec4 v0x60000005e250_0, 0, 1;
    %jmp T_229;
    .thread T_229;
    .scope S_0x7fb80a7bd160;
T_230 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000005eb50_0;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %load/vec4 v0x60000005ec70_0;
    %flag_set/vec4 9;
    %jmp/0 T_230.2, 9;
    %load/vec4 v0x60000005ea30_0;
    %jmp/1 T_230.3, 9;
T_230.2 ; End of true expr.
    %load/vec4 v0x60000005ebe0_0;
    %jmp/0 T_230.3, 9;
 ; End of false expr.
    %blend;
T_230.3;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %store/vec4 v0x60000005ebe0_0, 0, 1;
    %jmp T_230;
    .thread T_230;
    .scope S_0x7fb80a7bd440;
T_231 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000005f4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_231.1, 8;
T_231.0 ; End of true expr.
    %load/vec4 v0x60000005f600_0;
    %flag_set/vec4 9;
    %jmp/0 T_231.2, 9;
    %load/vec4 v0x60000005f3c0_0;
    %jmp/1 T_231.3, 9;
T_231.2 ; End of true expr.
    %load/vec4 v0x60000005f570_0;
    %jmp/0 T_231.3, 9;
 ; End of false expr.
    %blend;
T_231.3;
    %jmp/0 T_231.1, 8;
 ; End of false expr.
    %blend;
T_231.1;
    %store/vec4 v0x60000005f570_0, 0, 1;
    %jmp T_231;
    .thread T_231;
    .scope S_0x7fb80a7bd720;
T_232 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000005fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_232.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_232.1, 8;
T_232.0 ; End of true expr.
    %load/vec4 v0x600000050000_0;
    %flag_set/vec4 9;
    %jmp/0 T_232.2, 9;
    %load/vec4 v0x60000005fd50_0;
    %jmp/1 T_232.3, 9;
T_232.2 ; End of true expr.
    %load/vec4 v0x60000005ff00_0;
    %jmp/0 T_232.3, 9;
 ; End of false expr.
    %blend;
T_232.3;
    %jmp/0 T_232.1, 8;
 ; End of false expr.
    %blend;
T_232.1;
    %store/vec4 v0x60000005ff00_0, 0, 1;
    %jmp T_232;
    .thread T_232;
    .scope S_0x7fb80a7bda00;
T_233 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000050870_0;
    %flag_set/vec4 8;
    %jmp/0 T_233.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_233.1, 8;
T_233.0 ; End of true expr.
    %load/vec4 v0x600000050990_0;
    %flag_set/vec4 9;
    %jmp/0 T_233.2, 9;
    %load/vec4 v0x600000050750_0;
    %jmp/1 T_233.3, 9;
T_233.2 ; End of true expr.
    %load/vec4 v0x600000050900_0;
    %jmp/0 T_233.3, 9;
 ; End of false expr.
    %blend;
T_233.3;
    %jmp/0 T_233.1, 8;
 ; End of false expr.
    %blend;
T_233.1;
    %store/vec4 v0x600000050900_0, 0, 1;
    %jmp T_233;
    .thread T_233;
    .scope S_0x7fb80a7bdce0;
T_234 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000051200_0;
    %flag_set/vec4 8;
    %jmp/0 T_234.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_234.1, 8;
T_234.0 ; End of true expr.
    %load/vec4 v0x600000051320_0;
    %flag_set/vec4 9;
    %jmp/0 T_234.2, 9;
    %load/vec4 v0x6000000510e0_0;
    %jmp/1 T_234.3, 9;
T_234.2 ; End of true expr.
    %load/vec4 v0x600000051290_0;
    %jmp/0 T_234.3, 9;
 ; End of false expr.
    %blend;
T_234.3;
    %jmp/0 T_234.1, 8;
 ; End of false expr.
    %blend;
T_234.1;
    %store/vec4 v0x600000051290_0, 0, 1;
    %jmp T_234;
    .thread T_234;
    .scope S_0x7fb80a7be3c0;
T_235 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000052010_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_235.1, 8;
T_235.0 ; End of true expr.
    %load/vec4 v0x600000052130_0;
    %flag_set/vec4 9;
    %jmp/0 T_235.2, 9;
    %load/vec4 v0x600000051ef0_0;
    %jmp/1 T_235.3, 9;
T_235.2 ; End of true expr.
    %load/vec4 v0x6000000520a0_0;
    %jmp/0 T_235.3, 9;
 ; End of false expr.
    %blend;
T_235.3;
    %jmp/0 T_235.1, 8;
 ; End of false expr.
    %blend;
T_235.1;
    %store/vec4 v0x6000000520a0_0, 0, 1;
    %jmp T_235;
    .thread T_235;
    .scope S_0x7fb80a7be6a0;
T_236 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000529a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_236.1, 8;
T_236.0 ; End of true expr.
    %load/vec4 v0x600000052ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_236.2, 9;
    %load/vec4 v0x600000052880_0;
    %jmp/1 T_236.3, 9;
T_236.2 ; End of true expr.
    %load/vec4 v0x600000052a30_0;
    %jmp/0 T_236.3, 9;
 ; End of false expr.
    %blend;
T_236.3;
    %jmp/0 T_236.1, 8;
 ; End of false expr.
    %blend;
T_236.1;
    %store/vec4 v0x600000052a30_0, 0, 1;
    %jmp T_236;
    .thread T_236;
    .scope S_0x7fb80a7be980;
T_237 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000053330_0;
    %flag_set/vec4 8;
    %jmp/0 T_237.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_237.1, 8;
T_237.0 ; End of true expr.
    %load/vec4 v0x600000053450_0;
    %flag_set/vec4 9;
    %jmp/0 T_237.2, 9;
    %load/vec4 v0x600000053210_0;
    %jmp/1 T_237.3, 9;
T_237.2 ; End of true expr.
    %load/vec4 v0x6000000533c0_0;
    %jmp/0 T_237.3, 9;
 ; End of false expr.
    %blend;
T_237.3;
    %jmp/0 T_237.1, 8;
 ; End of false expr.
    %blend;
T_237.1;
    %store/vec4 v0x6000000533c0_0, 0, 1;
    %jmp T_237;
    .thread T_237;
    .scope S_0x7fb80a7bec60;
T_238 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000053cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_238.1, 8;
T_238.0 ; End of true expr.
    %load/vec4 v0x600000053de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_238.2, 9;
    %load/vec4 v0x600000053ba0_0;
    %jmp/1 T_238.3, 9;
T_238.2 ; End of true expr.
    %load/vec4 v0x600000053d50_0;
    %jmp/0 T_238.3, 9;
 ; End of false expr.
    %blend;
T_238.3;
    %jmp/0 T_238.1, 8;
 ; End of false expr.
    %blend;
T_238.1;
    %store/vec4 v0x600000053d50_0, 0, 1;
    %jmp T_238;
    .thread T_238;
    .scope S_0x7fb80a7bef40;
T_239 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000546c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_239.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_239.1, 8;
T_239.0 ; End of true expr.
    %load/vec4 v0x6000000547e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_239.2, 9;
    %load/vec4 v0x6000000545a0_0;
    %jmp/1 T_239.3, 9;
T_239.2 ; End of true expr.
    %load/vec4 v0x600000054750_0;
    %jmp/0 T_239.3, 9;
 ; End of false expr.
    %blend;
T_239.3;
    %jmp/0 T_239.1, 8;
 ; End of false expr.
    %blend;
T_239.1;
    %store/vec4 v0x600000054750_0, 0, 1;
    %jmp T_239;
    .thread T_239;
    .scope S_0x7fb80a7bf220;
T_240 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000055050_0;
    %flag_set/vec4 8;
    %jmp/0 T_240.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_240.1, 8;
T_240.0 ; End of true expr.
    %load/vec4 v0x600000055170_0;
    %flag_set/vec4 9;
    %jmp/0 T_240.2, 9;
    %load/vec4 v0x600000054f30_0;
    %jmp/1 T_240.3, 9;
T_240.2 ; End of true expr.
    %load/vec4 v0x6000000550e0_0;
    %jmp/0 T_240.3, 9;
 ; End of false expr.
    %blend;
T_240.3;
    %jmp/0 T_240.1, 8;
 ; End of false expr.
    %blend;
T_240.1;
    %store/vec4 v0x6000000550e0_0, 0, 1;
    %jmp T_240;
    .thread T_240;
    .scope S_0x7fb80a7bf500;
T_241 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000559e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_241.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_241.1, 8;
T_241.0 ; End of true expr.
    %load/vec4 v0x600000055b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_241.2, 9;
    %load/vec4 v0x6000000558c0_0;
    %jmp/1 T_241.3, 9;
T_241.2 ; End of true expr.
    %load/vec4 v0x600000055a70_0;
    %jmp/0 T_241.3, 9;
 ; End of false expr.
    %blend;
T_241.3;
    %jmp/0 T_241.1, 8;
 ; End of false expr.
    %blend;
T_241.1;
    %store/vec4 v0x600000055a70_0, 0, 1;
    %jmp T_241;
    .thread T_241;
    .scope S_0x7fb80a7bf7e0;
T_242 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000056370_0;
    %flag_set/vec4 8;
    %jmp/0 T_242.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_242.1, 8;
T_242.0 ; End of true expr.
    %load/vec4 v0x600000056490_0;
    %flag_set/vec4 9;
    %jmp/0 T_242.2, 9;
    %load/vec4 v0x600000056250_0;
    %jmp/1 T_242.3, 9;
T_242.2 ; End of true expr.
    %load/vec4 v0x600000056400_0;
    %jmp/0 T_242.3, 9;
 ; End of false expr.
    %blend;
T_242.3;
    %jmp/0 T_242.1, 8;
 ; End of false expr.
    %blend;
T_242.1;
    %store/vec4 v0x600000056400_0, 0, 1;
    %jmp T_242;
    .thread T_242;
    .scope S_0x7fb80a7bfac0;
T_243 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000056d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %load/vec4 v0x600000056e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0x600000056be0_0;
    %jmp/1 T_243.3, 9;
T_243.2 ; End of true expr.
    %load/vec4 v0x600000056d90_0;
    %jmp/0 T_243.3, 9;
 ; End of false expr.
    %blend;
T_243.3;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0x600000056d90_0, 0, 1;
    %jmp T_243;
    .thread T_243;
    .scope S_0x7fb80a7bffa0;
T_244 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000057690_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_244.1, 8;
T_244.0 ; End of true expr.
    %load/vec4 v0x6000000577b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_244.2, 9;
    %load/vec4 v0x600000057570_0;
    %jmp/1 T_244.3, 9;
T_244.2 ; End of true expr.
    %load/vec4 v0x600000057720_0;
    %jmp/0 T_244.3, 9;
 ; End of false expr.
    %blend;
T_244.3;
    %jmp/0 T_244.1, 8;
 ; End of false expr.
    %blend;
T_244.1;
    %store/vec4 v0x600000057720_0, 0, 1;
    %jmp T_244;
    .thread T_244;
    .scope S_0x7fb80a7c0280;
T_245 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000068090_0;
    %flag_set/vec4 8;
    %jmp/0 T_245.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_245.1, 8;
T_245.0 ; End of true expr.
    %load/vec4 v0x6000000681b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_245.2, 9;
    %load/vec4 v0x600000057f00_0;
    %jmp/1 T_245.3, 9;
T_245.2 ; End of true expr.
    %load/vec4 v0x600000068120_0;
    %jmp/0 T_245.3, 9;
 ; End of false expr.
    %blend;
T_245.3;
    %jmp/0 T_245.1, 8;
 ; End of false expr.
    %blend;
T_245.1;
    %store/vec4 v0x600000068120_0, 0, 1;
    %jmp T_245;
    .thread T_245;
    .scope S_0x7fb80a7c0560;
T_246 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000068a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_246.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_246.1, 8;
T_246.0 ; End of true expr.
    %load/vec4 v0x600000068b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_246.2, 9;
    %load/vec4 v0x600000068900_0;
    %jmp/1 T_246.3, 9;
T_246.2 ; End of true expr.
    %load/vec4 v0x600000068ab0_0;
    %jmp/0 T_246.3, 9;
 ; End of false expr.
    %blend;
T_246.3;
    %jmp/0 T_246.1, 8;
 ; End of false expr.
    %blend;
T_246.1;
    %store/vec4 v0x600000068ab0_0, 0, 1;
    %jmp T_246;
    .thread T_246;
    .scope S_0x7fb80a7c0840;
T_247 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000693b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %load/vec4 v0x6000000694d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_247.2, 9;
    %load/vec4 v0x600000069290_0;
    %jmp/1 T_247.3, 9;
T_247.2 ; End of true expr.
    %load/vec4 v0x600000069440_0;
    %jmp/0 T_247.3, 9;
 ; End of false expr.
    %blend;
T_247.3;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %store/vec4 v0x600000069440_0, 0, 1;
    %jmp T_247;
    .thread T_247;
    .scope S_0x7fb80a7c0b20;
T_248 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000069d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_248.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_248.1, 8;
T_248.0 ; End of true expr.
    %load/vec4 v0x600000069e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_248.2, 9;
    %load/vec4 v0x600000069c20_0;
    %jmp/1 T_248.3, 9;
T_248.2 ; End of true expr.
    %load/vec4 v0x600000069dd0_0;
    %jmp/0 T_248.3, 9;
 ; End of false expr.
    %blend;
T_248.3;
    %jmp/0 T_248.1, 8;
 ; End of false expr.
    %blend;
T_248.1;
    %store/vec4 v0x600000069dd0_0, 0, 1;
    %jmp T_248;
    .thread T_248;
    .scope S_0x7fb80a7c0e00;
T_249 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000006a6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_249.1, 8;
T_249.0 ; End of true expr.
    %load/vec4 v0x60000006a7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_249.2, 9;
    %load/vec4 v0x60000006a5b0_0;
    %jmp/1 T_249.3, 9;
T_249.2 ; End of true expr.
    %load/vec4 v0x60000006a760_0;
    %jmp/0 T_249.3, 9;
 ; End of false expr.
    %blend;
T_249.3;
    %jmp/0 T_249.1, 8;
 ; End of false expr.
    %blend;
T_249.1;
    %store/vec4 v0x60000006a760_0, 0, 1;
    %jmp T_249;
    .thread T_249;
    .scope S_0x7fb80a7c10e0;
T_250 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000006b060_0;
    %flag_set/vec4 8;
    %jmp/0 T_250.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_250.1, 8;
T_250.0 ; End of true expr.
    %load/vec4 v0x60000006b180_0;
    %flag_set/vec4 9;
    %jmp/0 T_250.2, 9;
    %load/vec4 v0x60000006af40_0;
    %jmp/1 T_250.3, 9;
T_250.2 ; End of true expr.
    %load/vec4 v0x60000006b0f0_0;
    %jmp/0 T_250.3, 9;
 ; End of false expr.
    %blend;
T_250.3;
    %jmp/0 T_250.1, 8;
 ; End of false expr.
    %blend;
T_250.1;
    %store/vec4 v0x60000006b0f0_0, 0, 1;
    %jmp T_250;
    .thread T_250;
    .scope S_0x7fb80a47e060;
T_251 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000341e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_251.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_251.1, 8;
T_251.0 ; End of true expr.
    %load/vec4 v0x600000341f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_251.2, 9;
    %load/vec4 v0x600000341d40_0;
    %jmp/1 T_251.3, 9;
T_251.2 ; End of true expr.
    %load/vec4 v0x600000341ef0_0;
    %jmp/0 T_251.3, 9;
 ; End of false expr.
    %blend;
T_251.3;
    %jmp/0 T_251.1, 8;
 ; End of false expr.
    %blend;
T_251.1;
    %store/vec4 v0x600000341ef0_0, 0, 1;
    %jmp T_251;
    .thread T_251;
    .scope S_0x7fb80a47d5c0;
T_252 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003427f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_252.1, 8;
T_252.0 ; End of true expr.
    %load/vec4 v0x600000342910_0;
    %flag_set/vec4 9;
    %jmp/0 T_252.2, 9;
    %load/vec4 v0x6000003426d0_0;
    %jmp/1 T_252.3, 9;
T_252.2 ; End of true expr.
    %load/vec4 v0x600000342880_0;
    %jmp/0 T_252.3, 9;
 ; End of false expr.
    %blend;
T_252.3;
    %jmp/0 T_252.1, 8;
 ; End of false expr.
    %blend;
T_252.1;
    %store/vec4 v0x600000342880_0, 0, 1;
    %jmp T_252;
    .thread T_252;
    .scope S_0x7fb80a47cb20;
T_253 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000343180_0;
    %flag_set/vec4 8;
    %jmp/0 T_253.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_253.1, 8;
T_253.0 ; End of true expr.
    %load/vec4 v0x6000003432a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_253.2, 9;
    %load/vec4 v0x600000343060_0;
    %jmp/1 T_253.3, 9;
T_253.2 ; End of true expr.
    %load/vec4 v0x600000343210_0;
    %jmp/0 T_253.3, 9;
 ; End of false expr.
    %blend;
T_253.3;
    %jmp/0 T_253.1, 8;
 ; End of false expr.
    %blend;
T_253.1;
    %store/vec4 v0x600000343210_0, 0, 1;
    %jmp T_253;
    .thread T_253;
    .scope S_0x7fb80a47c080;
T_254 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000006b330_0;
    %flag_set/vec4 8;
    %jmp/0 T_254.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_254.1, 8;
T_254.0 ; End of true expr.
    %load/vec4 v0x60000006b450_0;
    %flag_set/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0x60000006b210_0;
    %jmp/1 T_254.3, 9;
T_254.2 ; End of true expr.
    %load/vec4 v0x60000006b3c0_0;
    %jmp/0 T_254.3, 9;
 ; End of false expr.
    %blend;
T_254.3;
    %jmp/0 T_254.1, 8;
 ; End of false expr.
    %blend;
T_254.1;
    %store/vec4 v0x60000006b3c0_0, 0, 1;
    %jmp T_254;
    .thread T_254;
    .scope S_0x7fb80a7c1250;
T_255 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000006bcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_255.1, 8;
T_255.0 ; End of true expr.
    %load/vec4 v0x60000006bde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_255.2, 9;
    %load/vec4 v0x60000006bba0_0;
    %jmp/1 T_255.3, 9;
T_255.2 ; End of true expr.
    %load/vec4 v0x60000006bd50_0;
    %jmp/0 T_255.3, 9;
 ; End of false expr.
    %blend;
T_255.3;
    %jmp/0 T_255.1, 8;
 ; End of false expr.
    %blend;
T_255.1;
    %store/vec4 v0x60000006bd50_0, 0, 1;
    %jmp T_255;
    .thread T_255;
    .scope S_0x7fb80a7c1530;
T_256 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000006c6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_256.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_256.1, 8;
T_256.0 ; End of true expr.
    %load/vec4 v0x60000006c7e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_256.2, 9;
    %load/vec4 v0x60000006c5a0_0;
    %jmp/1 T_256.3, 9;
T_256.2 ; End of true expr.
    %load/vec4 v0x60000006c750_0;
    %jmp/0 T_256.3, 9;
 ; End of false expr.
    %blend;
T_256.3;
    %jmp/0 T_256.1, 8;
 ; End of false expr.
    %blend;
T_256.1;
    %store/vec4 v0x60000006c750_0, 0, 1;
    %jmp T_256;
    .thread T_256;
    .scope S_0x7fb80a7c1810;
T_257 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000006d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_257.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_257.1, 8;
T_257.0 ; End of true expr.
    %load/vec4 v0x60000006d170_0;
    %flag_set/vec4 9;
    %jmp/0 T_257.2, 9;
    %load/vec4 v0x60000006cf30_0;
    %jmp/1 T_257.3, 9;
T_257.2 ; End of true expr.
    %load/vec4 v0x60000006d0e0_0;
    %jmp/0 T_257.3, 9;
 ; End of false expr.
    %blend;
T_257.3;
    %jmp/0 T_257.1, 8;
 ; End of false expr.
    %blend;
T_257.1;
    %store/vec4 v0x60000006d0e0_0, 0, 1;
    %jmp T_257;
    .thread T_257;
    .scope S_0x7fb80a7c1af0;
T_258 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000006d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_258.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_258.1, 8;
T_258.0 ; End of true expr.
    %load/vec4 v0x60000006db00_0;
    %flag_set/vec4 9;
    %jmp/0 T_258.2, 9;
    %load/vec4 v0x60000006d8c0_0;
    %jmp/1 T_258.3, 9;
T_258.2 ; End of true expr.
    %load/vec4 v0x60000006da70_0;
    %jmp/0 T_258.3, 9;
 ; End of false expr.
    %blend;
T_258.3;
    %jmp/0 T_258.1, 8;
 ; End of false expr.
    %blend;
T_258.1;
    %store/vec4 v0x60000006da70_0, 0, 1;
    %jmp T_258;
    .thread T_258;
    .scope S_0x7fb80a7c1dd0;
T_259 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000006e370_0;
    %flag_set/vec4 8;
    %jmp/0 T_259.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_259.1, 8;
T_259.0 ; End of true expr.
    %load/vec4 v0x60000006e490_0;
    %flag_set/vec4 9;
    %jmp/0 T_259.2, 9;
    %load/vec4 v0x60000006e250_0;
    %jmp/1 T_259.3, 9;
T_259.2 ; End of true expr.
    %load/vec4 v0x60000006e400_0;
    %jmp/0 T_259.3, 9;
 ; End of false expr.
    %blend;
T_259.3;
    %jmp/0 T_259.1, 8;
 ; End of false expr.
    %blend;
T_259.1;
    %store/vec4 v0x60000006e400_0, 0, 1;
    %jmp T_259;
    .thread T_259;
    .scope S_0x7fb80a7c22b0;
T_260 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000006ed00_0;
    %flag_set/vec4 8;
    %jmp/0 T_260.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_260.1, 8;
T_260.0 ; End of true expr.
    %load/vec4 v0x60000006ee20_0;
    %flag_set/vec4 9;
    %jmp/0 T_260.2, 9;
    %load/vec4 v0x60000006ebe0_0;
    %jmp/1 T_260.3, 9;
T_260.2 ; End of true expr.
    %load/vec4 v0x60000006ed90_0;
    %jmp/0 T_260.3, 9;
 ; End of false expr.
    %blend;
T_260.3;
    %jmp/0 T_260.1, 8;
 ; End of false expr.
    %blend;
T_260.1;
    %store/vec4 v0x60000006ed90_0, 0, 1;
    %jmp T_260;
    .thread T_260;
    .scope S_0x7fb80a7c2590;
T_261 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000006f690_0;
    %flag_set/vec4 8;
    %jmp/0 T_261.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_261.1, 8;
T_261.0 ; End of true expr.
    %load/vec4 v0x60000006f7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_261.2, 9;
    %load/vec4 v0x60000006f570_0;
    %jmp/1 T_261.3, 9;
T_261.2 ; End of true expr.
    %load/vec4 v0x60000006f720_0;
    %jmp/0 T_261.3, 9;
 ; End of false expr.
    %blend;
T_261.3;
    %jmp/0 T_261.1, 8;
 ; End of false expr.
    %blend;
T_261.1;
    %store/vec4 v0x60000006f720_0, 0, 1;
    %jmp T_261;
    .thread T_261;
    .scope S_0x7fb80a7c2870;
T_262 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000060090_0;
    %flag_set/vec4 8;
    %jmp/0 T_262.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_262.1, 8;
T_262.0 ; End of true expr.
    %load/vec4 v0x6000000601b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_262.2, 9;
    %load/vec4 v0x60000006ff00_0;
    %jmp/1 T_262.3, 9;
T_262.2 ; End of true expr.
    %load/vec4 v0x600000060120_0;
    %jmp/0 T_262.3, 9;
 ; End of false expr.
    %blend;
T_262.3;
    %jmp/0 T_262.1, 8;
 ; End of false expr.
    %blend;
T_262.1;
    %store/vec4 v0x600000060120_0, 0, 1;
    %jmp T_262;
    .thread T_262;
    .scope S_0x7fb80a7c2b50;
T_263 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000060a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_263.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_263.1, 8;
T_263.0 ; End of true expr.
    %load/vec4 v0x600000060b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_263.2, 9;
    %load/vec4 v0x600000060900_0;
    %jmp/1 T_263.3, 9;
T_263.2 ; End of true expr.
    %load/vec4 v0x600000060ab0_0;
    %jmp/0 T_263.3, 9;
 ; End of false expr.
    %blend;
T_263.3;
    %jmp/0 T_263.1, 8;
 ; End of false expr.
    %blend;
T_263.1;
    %store/vec4 v0x600000060ab0_0, 0, 1;
    %jmp T_263;
    .thread T_263;
    .scope S_0x7fb80a7c2e30;
T_264 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000613b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_264.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_264.1, 8;
T_264.0 ; End of true expr.
    %load/vec4 v0x6000000614d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_264.2, 9;
    %load/vec4 v0x600000061290_0;
    %jmp/1 T_264.3, 9;
T_264.2 ; End of true expr.
    %load/vec4 v0x600000061440_0;
    %jmp/0 T_264.3, 9;
 ; End of false expr.
    %blend;
T_264.3;
    %jmp/0 T_264.1, 8;
 ; End of false expr.
    %blend;
T_264.1;
    %store/vec4 v0x600000061440_0, 0, 1;
    %jmp T_264;
    .thread T_264;
    .scope S_0x7fb80a7c3110;
T_265 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000061d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_265.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_265.1, 8;
T_265.0 ; End of true expr.
    %load/vec4 v0x600000061e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_265.2, 9;
    %load/vec4 v0x600000061c20_0;
    %jmp/1 T_265.3, 9;
T_265.2 ; End of true expr.
    %load/vec4 v0x600000061dd0_0;
    %jmp/0 T_265.3, 9;
 ; End of false expr.
    %blend;
T_265.3;
    %jmp/0 T_265.1, 8;
 ; End of false expr.
    %blend;
T_265.1;
    %store/vec4 v0x600000061dd0_0, 0, 1;
    %jmp T_265;
    .thread T_265;
    .scope S_0x7fb80a7c33f0;
T_266 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000626d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_266.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_266.1, 8;
T_266.0 ; End of true expr.
    %load/vec4 v0x6000000627f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_266.2, 9;
    %load/vec4 v0x6000000625b0_0;
    %jmp/1 T_266.3, 9;
T_266.2 ; End of true expr.
    %load/vec4 v0x600000062760_0;
    %jmp/0 T_266.3, 9;
 ; End of false expr.
    %blend;
T_266.3;
    %jmp/0 T_266.1, 8;
 ; End of false expr.
    %blend;
T_266.1;
    %store/vec4 v0x600000062760_0, 0, 1;
    %jmp T_266;
    .thread T_266;
    .scope S_0x7fb80a7c3ad0;
T_267 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000634e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_267.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_267.1, 8;
T_267.0 ; End of true expr.
    %load/vec4 v0x600000063600_0;
    %flag_set/vec4 9;
    %jmp/0 T_267.2, 9;
    %load/vec4 v0x6000000633c0_0;
    %jmp/1 T_267.3, 9;
T_267.2 ; End of true expr.
    %load/vec4 v0x600000063570_0;
    %jmp/0 T_267.3, 9;
 ; End of false expr.
    %blend;
T_267.3;
    %jmp/0 T_267.1, 8;
 ; End of false expr.
    %blend;
T_267.1;
    %store/vec4 v0x600000063570_0, 0, 1;
    %jmp T_267;
    .thread T_267;
    .scope S_0x7fb80a7c3db0;
T_268 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000063e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_268.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_268.1, 8;
T_268.0 ; End of true expr.
    %load/vec4 v0x600000064000_0;
    %flag_set/vec4 9;
    %jmp/0 T_268.2, 9;
    %load/vec4 v0x600000063d50_0;
    %jmp/1 T_268.3, 9;
T_268.2 ; End of true expr.
    %load/vec4 v0x600000063f00_0;
    %jmp/0 T_268.3, 9;
 ; End of false expr.
    %blend;
T_268.3;
    %jmp/0 T_268.1, 8;
 ; End of false expr.
    %blend;
T_268.1;
    %store/vec4 v0x600000063f00_0, 0, 1;
    %jmp T_268;
    .thread T_268;
    .scope S_0x7fb80a7c4090;
T_269 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000064870_0;
    %flag_set/vec4 8;
    %jmp/0 T_269.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_269.1, 8;
T_269.0 ; End of true expr.
    %load/vec4 v0x600000064990_0;
    %flag_set/vec4 9;
    %jmp/0 T_269.2, 9;
    %load/vec4 v0x600000064750_0;
    %jmp/1 T_269.3, 9;
T_269.2 ; End of true expr.
    %load/vec4 v0x600000064900_0;
    %jmp/0 T_269.3, 9;
 ; End of false expr.
    %blend;
T_269.3;
    %jmp/0 T_269.1, 8;
 ; End of false expr.
    %blend;
T_269.1;
    %store/vec4 v0x600000064900_0, 0, 1;
    %jmp T_269;
    .thread T_269;
    .scope S_0x7fb80a7c4370;
T_270 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000065200_0;
    %flag_set/vec4 8;
    %jmp/0 T_270.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_270.1, 8;
T_270.0 ; End of true expr.
    %load/vec4 v0x600000065320_0;
    %flag_set/vec4 9;
    %jmp/0 T_270.2, 9;
    %load/vec4 v0x6000000650e0_0;
    %jmp/1 T_270.3, 9;
T_270.2 ; End of true expr.
    %load/vec4 v0x600000065290_0;
    %jmp/0 T_270.3, 9;
 ; End of false expr.
    %blend;
T_270.3;
    %jmp/0 T_270.1, 8;
 ; End of false expr.
    %blend;
T_270.1;
    %store/vec4 v0x600000065290_0, 0, 1;
    %jmp T_270;
    .thread T_270;
    .scope S_0x7fb80a7c4650;
T_271 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000065b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_271.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_271.1, 8;
T_271.0 ; End of true expr.
    %load/vec4 v0x600000065cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_271.2, 9;
    %load/vec4 v0x600000065a70_0;
    %jmp/1 T_271.3, 9;
T_271.2 ; End of true expr.
    %load/vec4 v0x600000065c20_0;
    %jmp/0 T_271.3, 9;
 ; End of false expr.
    %blend;
T_271.3;
    %jmp/0 T_271.1, 8;
 ; End of false expr.
    %blend;
T_271.1;
    %store/vec4 v0x600000065c20_0, 0, 1;
    %jmp T_271;
    .thread T_271;
    .scope S_0x7fb80a7c4930;
T_272 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000066520_0;
    %flag_set/vec4 8;
    %jmp/0 T_272.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_272.1, 8;
T_272.0 ; End of true expr.
    %load/vec4 v0x600000066640_0;
    %flag_set/vec4 9;
    %jmp/0 T_272.2, 9;
    %load/vec4 v0x600000066400_0;
    %jmp/1 T_272.3, 9;
T_272.2 ; End of true expr.
    %load/vec4 v0x6000000665b0_0;
    %jmp/0 T_272.3, 9;
 ; End of false expr.
    %blend;
T_272.3;
    %jmp/0 T_272.1, 8;
 ; End of false expr.
    %blend;
T_272.1;
    %store/vec4 v0x6000000665b0_0, 0, 1;
    %jmp T_272;
    .thread T_272;
    .scope S_0x7fb80a7c4c10;
T_273 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000066eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_273.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_273.1, 8;
T_273.0 ; End of true expr.
    %load/vec4 v0x600000066fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_273.2, 9;
    %load/vec4 v0x600000066d90_0;
    %jmp/1 T_273.3, 9;
T_273.2 ; End of true expr.
    %load/vec4 v0x600000066f40_0;
    %jmp/0 T_273.3, 9;
 ; End of false expr.
    %blend;
T_273.3;
    %jmp/0 T_273.1, 8;
 ; End of false expr.
    %blend;
T_273.1;
    %store/vec4 v0x600000066f40_0, 0, 1;
    %jmp T_273;
    .thread T_273;
    .scope S_0x7fb80a7c4ef0;
T_274 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000067840_0;
    %flag_set/vec4 8;
    %jmp/0 T_274.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_274.1, 8;
T_274.0 ; End of true expr.
    %load/vec4 v0x600000067960_0;
    %flag_set/vec4 9;
    %jmp/0 T_274.2, 9;
    %load/vec4 v0x600000067720_0;
    %jmp/1 T_274.3, 9;
T_274.2 ; End of true expr.
    %load/vec4 v0x6000000678d0_0;
    %jmp/0 T_274.3, 9;
 ; End of false expr.
    %blend;
T_274.3;
    %jmp/0 T_274.1, 8;
 ; End of false expr.
    %blend;
T_274.1;
    %store/vec4 v0x6000000678d0_0, 0, 1;
    %jmp T_274;
    .thread T_274;
    .scope S_0x7fb80a7c51d0;
T_275 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000078240_0;
    %flag_set/vec4 8;
    %jmp/0 T_275.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_275.1, 8;
T_275.0 ; End of true expr.
    %load/vec4 v0x600000078360_0;
    %flag_set/vec4 9;
    %jmp/0 T_275.2, 9;
    %load/vec4 v0x600000078120_0;
    %jmp/1 T_275.3, 9;
T_275.2 ; End of true expr.
    %load/vec4 v0x6000000782d0_0;
    %jmp/0 T_275.3, 9;
 ; End of false expr.
    %blend;
T_275.3;
    %jmp/0 T_275.1, 8;
 ; End of false expr.
    %blend;
T_275.1;
    %store/vec4 v0x6000000782d0_0, 0, 1;
    %jmp T_275;
    .thread T_275;
    .scope S_0x7fb80a7c56b0;
T_276 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000078bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_276.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_276.1, 8;
T_276.0 ; End of true expr.
    %load/vec4 v0x600000078cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_276.2, 9;
    %load/vec4 v0x600000078ab0_0;
    %jmp/1 T_276.3, 9;
T_276.2 ; End of true expr.
    %load/vec4 v0x600000078c60_0;
    %jmp/0 T_276.3, 9;
 ; End of false expr.
    %blend;
T_276.3;
    %jmp/0 T_276.1, 8;
 ; End of false expr.
    %blend;
T_276.1;
    %store/vec4 v0x600000078c60_0, 0, 1;
    %jmp T_276;
    .thread T_276;
    .scope S_0x7fb80a7c5990;
T_277 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000079560_0;
    %flag_set/vec4 8;
    %jmp/0 T_277.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_277.1, 8;
T_277.0 ; End of true expr.
    %load/vec4 v0x600000079680_0;
    %flag_set/vec4 9;
    %jmp/0 T_277.2, 9;
    %load/vec4 v0x600000079440_0;
    %jmp/1 T_277.3, 9;
T_277.2 ; End of true expr.
    %load/vec4 v0x6000000795f0_0;
    %jmp/0 T_277.3, 9;
 ; End of false expr.
    %blend;
T_277.3;
    %jmp/0 T_277.1, 8;
 ; End of false expr.
    %blend;
T_277.1;
    %store/vec4 v0x6000000795f0_0, 0, 1;
    %jmp T_277;
    .thread T_277;
    .scope S_0x7fb80a7c5c70;
T_278 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000079ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_278.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_278.1, 8;
T_278.0 ; End of true expr.
    %load/vec4 v0x60000007a010_0;
    %flag_set/vec4 9;
    %jmp/0 T_278.2, 9;
    %load/vec4 v0x600000079dd0_0;
    %jmp/1 T_278.3, 9;
T_278.2 ; End of true expr.
    %load/vec4 v0x600000079f80_0;
    %jmp/0 T_278.3, 9;
 ; End of false expr.
    %blend;
T_278.3;
    %jmp/0 T_278.1, 8;
 ; End of false expr.
    %blend;
T_278.1;
    %store/vec4 v0x600000079f80_0, 0, 1;
    %jmp T_278;
    .thread T_278;
    .scope S_0x7fb80a7c5f50;
T_279 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000007a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_279.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_279.1, 8;
T_279.0 ; End of true expr.
    %load/vec4 v0x60000007a9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_279.2, 9;
    %load/vec4 v0x60000007a760_0;
    %jmp/1 T_279.3, 9;
T_279.2 ; End of true expr.
    %load/vec4 v0x60000007a910_0;
    %jmp/0 T_279.3, 9;
 ; End of false expr.
    %blend;
T_279.3;
    %jmp/0 T_279.1, 8;
 ; End of false expr.
    %blend;
T_279.1;
    %store/vec4 v0x60000007a910_0, 0, 1;
    %jmp T_279;
    .thread T_279;
    .scope S_0x7fb80a7c6230;
T_280 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000007b210_0;
    %flag_set/vec4 8;
    %jmp/0 T_280.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_280.1, 8;
T_280.0 ; End of true expr.
    %load/vec4 v0x60000007b330_0;
    %flag_set/vec4 9;
    %jmp/0 T_280.2, 9;
    %load/vec4 v0x60000007b0f0_0;
    %jmp/1 T_280.3, 9;
T_280.2 ; End of true expr.
    %load/vec4 v0x60000007b2a0_0;
    %jmp/0 T_280.3, 9;
 ; End of false expr.
    %blend;
T_280.3;
    %jmp/0 T_280.1, 8;
 ; End of false expr.
    %blend;
T_280.1;
    %store/vec4 v0x60000007b2a0_0, 0, 1;
    %jmp T_280;
    .thread T_280;
    .scope S_0x7fb80a7c6510;
T_281 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000007bba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_281.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_281.1, 8;
T_281.0 ; End of true expr.
    %load/vec4 v0x60000007bcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_281.2, 9;
    %load/vec4 v0x60000007ba80_0;
    %jmp/1 T_281.3, 9;
T_281.2 ; End of true expr.
    %load/vec4 v0x60000007bc30_0;
    %jmp/0 T_281.3, 9;
 ; End of false expr.
    %blend;
T_281.3;
    %jmp/0 T_281.1, 8;
 ; End of false expr.
    %blend;
T_281.1;
    %store/vec4 v0x60000007bc30_0, 0, 1;
    %jmp T_281;
    .thread T_281;
    .scope S_0x7fb80a7c67f0;
T_282 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000007c5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_282.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_282.1, 8;
T_282.0 ; End of true expr.
    %load/vec4 v0x60000007c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_282.2, 9;
    %load/vec4 v0x60000007c480_0;
    %jmp/1 T_282.3, 9;
T_282.2 ; End of true expr.
    %load/vec4 v0x60000007c630_0;
    %jmp/0 T_282.3, 9;
 ; End of false expr.
    %blend;
T_282.3;
    %jmp/0 T_282.1, 8;
 ; End of false expr.
    %blend;
T_282.1;
    %store/vec4 v0x60000007c630_0, 0, 1;
    %jmp T_282;
    .thread T_282;
    .scope S_0x7fb80a7c6ed0;
T_283 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000007d3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_283.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_283.1, 8;
T_283.0 ; End of true expr.
    %load/vec4 v0x60000007d4d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_283.2, 9;
    %load/vec4 v0x60000007d290_0;
    %jmp/1 T_283.3, 9;
T_283.2 ; End of true expr.
    %load/vec4 v0x60000007d440_0;
    %jmp/0 T_283.3, 9;
 ; End of false expr.
    %blend;
T_283.3;
    %jmp/0 T_283.1, 8;
 ; End of false expr.
    %blend;
T_283.1;
    %store/vec4 v0x60000007d440_0, 0, 1;
    %jmp T_283;
    .thread T_283;
    .scope S_0x7fb80a7c71b0;
T_284 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000007dd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_284.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_284.1, 8;
T_284.0 ; End of true expr.
    %load/vec4 v0x60000007de60_0;
    %flag_set/vec4 9;
    %jmp/0 T_284.2, 9;
    %load/vec4 v0x60000007dc20_0;
    %jmp/1 T_284.3, 9;
T_284.2 ; End of true expr.
    %load/vec4 v0x60000007ddd0_0;
    %jmp/0 T_284.3, 9;
 ; End of false expr.
    %blend;
T_284.3;
    %jmp/0 T_284.1, 8;
 ; End of false expr.
    %blend;
T_284.1;
    %store/vec4 v0x60000007ddd0_0, 0, 1;
    %jmp T_284;
    .thread T_284;
    .scope S_0x7fb80a7c7490;
T_285 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000007e6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_285.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_285.1, 8;
T_285.0 ; End of true expr.
    %load/vec4 v0x60000007e7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_285.2, 9;
    %load/vec4 v0x60000007e5b0_0;
    %jmp/1 T_285.3, 9;
T_285.2 ; End of true expr.
    %load/vec4 v0x60000007e760_0;
    %jmp/0 T_285.3, 9;
 ; End of false expr.
    %blend;
T_285.3;
    %jmp/0 T_285.1, 8;
 ; End of false expr.
    %blend;
T_285.1;
    %store/vec4 v0x60000007e760_0, 0, 1;
    %jmp T_285;
    .thread T_285;
    .scope S_0x7fb80a7c7770;
T_286 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000007f060_0;
    %flag_set/vec4 8;
    %jmp/0 T_286.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_286.1, 8;
T_286.0 ; End of true expr.
    %load/vec4 v0x60000007f180_0;
    %flag_set/vec4 9;
    %jmp/0 T_286.2, 9;
    %load/vec4 v0x60000007ef40_0;
    %jmp/1 T_286.3, 9;
T_286.2 ; End of true expr.
    %load/vec4 v0x60000007f0f0_0;
    %jmp/0 T_286.3, 9;
 ; End of false expr.
    %blend;
T_286.3;
    %jmp/0 T_286.1, 8;
 ; End of false expr.
    %blend;
T_286.1;
    %store/vec4 v0x60000007f0f0_0, 0, 1;
    %jmp T_286;
    .thread T_286;
    .scope S_0x7fb80a7c7a50;
T_287 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000007f9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_287.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_287.1, 8;
T_287.0 ; End of true expr.
    %load/vec4 v0x60000007fb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_287.2, 9;
    %load/vec4 v0x60000007f8d0_0;
    %jmp/1 T_287.3, 9;
T_287.2 ; End of true expr.
    %load/vec4 v0x60000007fa80_0;
    %jmp/0 T_287.3, 9;
 ; End of false expr.
    %blend;
T_287.3;
    %jmp/0 T_287.1, 8;
 ; End of false expr.
    %blend;
T_287.1;
    %store/vec4 v0x60000007fa80_0, 0, 1;
    %jmp T_287;
    .thread T_287;
    .scope S_0x7fb80a7c7d30;
T_288 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000703f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_288.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_288.1, 8;
T_288.0 ; End of true expr.
    %load/vec4 v0x600000070510_0;
    %flag_set/vec4 9;
    %jmp/0 T_288.2, 9;
    %load/vec4 v0x6000000702d0_0;
    %jmp/1 T_288.3, 9;
T_288.2 ; End of true expr.
    %load/vec4 v0x600000070480_0;
    %jmp/0 T_288.3, 9;
 ; End of false expr.
    %blend;
T_288.3;
    %jmp/0 T_288.1, 8;
 ; End of false expr.
    %blend;
T_288.1;
    %store/vec4 v0x600000070480_0, 0, 1;
    %jmp T_288;
    .thread T_288;
    .scope S_0x7fb80a7c8010;
T_289 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000070d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_289.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_289.1, 8;
T_289.0 ; End of true expr.
    %load/vec4 v0x600000070ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_289.2, 9;
    %load/vec4 v0x600000070c60_0;
    %jmp/1 T_289.3, 9;
T_289.2 ; End of true expr.
    %load/vec4 v0x600000070e10_0;
    %jmp/0 T_289.3, 9;
 ; End of false expr.
    %blend;
T_289.3;
    %jmp/0 T_289.1, 8;
 ; End of false expr.
    %blend;
T_289.1;
    %store/vec4 v0x600000070e10_0, 0, 1;
    %jmp T_289;
    .thread T_289;
    .scope S_0x7fb80a7c82f0;
T_290 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000071710_0;
    %flag_set/vec4 8;
    %jmp/0 T_290.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_290.1, 8;
T_290.0 ; End of true expr.
    %load/vec4 v0x600000071830_0;
    %flag_set/vec4 9;
    %jmp/0 T_290.2, 9;
    %load/vec4 v0x6000000715f0_0;
    %jmp/1 T_290.3, 9;
T_290.2 ; End of true expr.
    %load/vec4 v0x6000000717a0_0;
    %jmp/0 T_290.3, 9;
 ; End of false expr.
    %blend;
T_290.3;
    %jmp/0 T_290.1, 8;
 ; End of false expr.
    %blend;
T_290.1;
    %store/vec4 v0x6000000717a0_0, 0, 1;
    %jmp T_290;
    .thread T_290;
    .scope S_0x7fb80a7c85d0;
T_291 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000720a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_291.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_291.1, 8;
T_291.0 ; End of true expr.
    %load/vec4 v0x6000000721c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_291.2, 9;
    %load/vec4 v0x600000071f80_0;
    %jmp/1 T_291.3, 9;
T_291.2 ; End of true expr.
    %load/vec4 v0x600000072130_0;
    %jmp/0 T_291.3, 9;
 ; End of false expr.
    %blend;
T_291.3;
    %jmp/0 T_291.1, 8;
 ; End of false expr.
    %blend;
T_291.1;
    %store/vec4 v0x600000072130_0, 0, 1;
    %jmp T_291;
    .thread T_291;
    .scope S_0x7fb80a7c8ab0;
T_292 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000072a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_292.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_292.1, 8;
T_292.0 ; End of true expr.
    %load/vec4 v0x600000072b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_292.2, 9;
    %load/vec4 v0x600000072910_0;
    %jmp/1 T_292.3, 9;
T_292.2 ; End of true expr.
    %load/vec4 v0x600000072ac0_0;
    %jmp/0 T_292.3, 9;
 ; End of false expr.
    %blend;
T_292.3;
    %jmp/0 T_292.1, 8;
 ; End of false expr.
    %blend;
T_292.1;
    %store/vec4 v0x600000072ac0_0, 0, 1;
    %jmp T_292;
    .thread T_292;
    .scope S_0x7fb80a7c8d90;
T_293 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000733c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_293.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_293.1, 8;
T_293.0 ; End of true expr.
    %load/vec4 v0x6000000734e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_293.2, 9;
    %load/vec4 v0x6000000732a0_0;
    %jmp/1 T_293.3, 9;
T_293.2 ; End of true expr.
    %load/vec4 v0x600000073450_0;
    %jmp/0 T_293.3, 9;
 ; End of false expr.
    %blend;
T_293.3;
    %jmp/0 T_293.1, 8;
 ; End of false expr.
    %blend;
T_293.1;
    %store/vec4 v0x600000073450_0, 0, 1;
    %jmp T_293;
    .thread T_293;
    .scope S_0x7fb80a7c9070;
T_294 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000073d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_294.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_294.1, 8;
T_294.0 ; End of true expr.
    %load/vec4 v0x600000073e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_294.2, 9;
    %load/vec4 v0x600000073c30_0;
    %jmp/1 T_294.3, 9;
T_294.2 ; End of true expr.
    %load/vec4 v0x600000073de0_0;
    %jmp/0 T_294.3, 9;
 ; End of false expr.
    %blend;
T_294.3;
    %jmp/0 T_294.1, 8;
 ; End of false expr.
    %blend;
T_294.1;
    %store/vec4 v0x600000073de0_0, 0, 1;
    %jmp T_294;
    .thread T_294;
    .scope S_0x7fb80a7c9350;
T_295 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000074750_0;
    %flag_set/vec4 8;
    %jmp/0 T_295.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_295.1, 8;
T_295.0 ; End of true expr.
    %load/vec4 v0x600000074870_0;
    %flag_set/vec4 9;
    %jmp/0 T_295.2, 9;
    %load/vec4 v0x600000074630_0;
    %jmp/1 T_295.3, 9;
T_295.2 ; End of true expr.
    %load/vec4 v0x6000000747e0_0;
    %jmp/0 T_295.3, 9;
 ; End of false expr.
    %blend;
T_295.3;
    %jmp/0 T_295.1, 8;
 ; End of false expr.
    %blend;
T_295.1;
    %store/vec4 v0x6000000747e0_0, 0, 1;
    %jmp T_295;
    .thread T_295;
    .scope S_0x7fb80a7c9630;
T_296 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000750e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_296.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_296.1, 8;
T_296.0 ; End of true expr.
    %load/vec4 v0x600000075200_0;
    %flag_set/vec4 9;
    %jmp/0 T_296.2, 9;
    %load/vec4 v0x600000074fc0_0;
    %jmp/1 T_296.3, 9;
T_296.2 ; End of true expr.
    %load/vec4 v0x600000075170_0;
    %jmp/0 T_296.3, 9;
 ; End of false expr.
    %blend;
T_296.3;
    %jmp/0 T_296.1, 8;
 ; End of false expr.
    %blend;
T_296.1;
    %store/vec4 v0x600000075170_0, 0, 1;
    %jmp T_296;
    .thread T_296;
    .scope S_0x7fb80a7c9910;
T_297 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000075a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_297.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_297.1, 8;
T_297.0 ; End of true expr.
    %load/vec4 v0x600000075b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_297.2, 9;
    %load/vec4 v0x600000075950_0;
    %jmp/1 T_297.3, 9;
T_297.2 ; End of true expr.
    %load/vec4 v0x600000075b00_0;
    %jmp/0 T_297.3, 9;
 ; End of false expr.
    %blend;
T_297.3;
    %jmp/0 T_297.1, 8;
 ; End of false expr.
    %blend;
T_297.1;
    %store/vec4 v0x600000075b00_0, 0, 1;
    %jmp T_297;
    .thread T_297;
    .scope S_0x7fb80a7c9bf0;
T_298 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000076400_0;
    %flag_set/vec4 8;
    %jmp/0 T_298.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_298.1, 8;
T_298.0 ; End of true expr.
    %load/vec4 v0x600000076520_0;
    %flag_set/vec4 9;
    %jmp/0 T_298.2, 9;
    %load/vec4 v0x6000000762e0_0;
    %jmp/1 T_298.3, 9;
T_298.2 ; End of true expr.
    %load/vec4 v0x600000076490_0;
    %jmp/0 T_298.3, 9;
 ; End of false expr.
    %blend;
T_298.3;
    %jmp/0 T_298.1, 8;
 ; End of false expr.
    %blend;
T_298.1;
    %store/vec4 v0x600000076490_0, 0, 1;
    %jmp T_298;
    .thread T_298;
    .scope S_0x7fb80a7ca2d0;
T_299 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000077210_0;
    %flag_set/vec4 8;
    %jmp/0 T_299.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_299.1, 8;
T_299.0 ; End of true expr.
    %load/vec4 v0x600000077330_0;
    %flag_set/vec4 9;
    %jmp/0 T_299.2, 9;
    %load/vec4 v0x6000000770f0_0;
    %jmp/1 T_299.3, 9;
T_299.2 ; End of true expr.
    %load/vec4 v0x6000000772a0_0;
    %jmp/0 T_299.3, 9;
 ; End of false expr.
    %blend;
T_299.3;
    %jmp/0 T_299.1, 8;
 ; End of false expr.
    %blend;
T_299.1;
    %store/vec4 v0x6000000772a0_0, 0, 1;
    %jmp T_299;
    .thread T_299;
    .scope S_0x7fb80a7ca5b0;
T_300 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000077ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_300.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_300.1, 8;
T_300.0 ; End of true expr.
    %load/vec4 v0x600000077cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_300.2, 9;
    %load/vec4 v0x600000077a80_0;
    %jmp/1 T_300.3, 9;
T_300.2 ; End of true expr.
    %load/vec4 v0x600000077c30_0;
    %jmp/0 T_300.3, 9;
 ; End of false expr.
    %blend;
T_300.3;
    %jmp/0 T_300.1, 8;
 ; End of false expr.
    %blend;
T_300.1;
    %store/vec4 v0x600000077c30_0, 0, 1;
    %jmp T_300;
    .thread T_300;
    .scope S_0x7fb80a7ca890;
T_301 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000085a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_301.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_301.1, 8;
T_301.0 ; End of true expr.
    %load/vec4 v0x6000000086c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_301.2, 9;
    %load/vec4 v0x600000008480_0;
    %jmp/1 T_301.3, 9;
T_301.2 ; End of true expr.
    %load/vec4 v0x600000008630_0;
    %jmp/0 T_301.3, 9;
 ; End of false expr.
    %blend;
T_301.3;
    %jmp/0 T_301.1, 8;
 ; End of false expr.
    %blend;
T_301.1;
    %store/vec4 v0x600000008630_0, 0, 1;
    %jmp T_301;
    .thread T_301;
    .scope S_0x7fb80a7cab70;
T_302 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000008f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_302.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_302.1, 8;
T_302.0 ; End of true expr.
    %load/vec4 v0x600000009050_0;
    %flag_set/vec4 9;
    %jmp/0 T_302.2, 9;
    %load/vec4 v0x600000008e10_0;
    %jmp/1 T_302.3, 9;
T_302.2 ; End of true expr.
    %load/vec4 v0x600000008fc0_0;
    %jmp/0 T_302.3, 9;
 ; End of false expr.
    %blend;
T_302.3;
    %jmp/0 T_302.1, 8;
 ; End of false expr.
    %blend;
T_302.1;
    %store/vec4 v0x600000008fc0_0, 0, 1;
    %jmp T_302;
    .thread T_302;
    .scope S_0x7fb80a7cae50;
T_303 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000098c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_303.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_303.1, 8;
T_303.0 ; End of true expr.
    %load/vec4 v0x6000000099e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_303.2, 9;
    %load/vec4 v0x6000000097a0_0;
    %jmp/1 T_303.3, 9;
T_303.2 ; End of true expr.
    %load/vec4 v0x600000009950_0;
    %jmp/0 T_303.3, 9;
 ; End of false expr.
    %blend;
T_303.3;
    %jmp/0 T_303.1, 8;
 ; End of false expr.
    %blend;
T_303.1;
    %store/vec4 v0x600000009950_0, 0, 1;
    %jmp T_303;
    .thread T_303;
    .scope S_0x7fb80a7cb130;
T_304 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000000a250_0;
    %flag_set/vec4 8;
    %jmp/0 T_304.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_304.1, 8;
T_304.0 ; End of true expr.
    %load/vec4 v0x60000000a370_0;
    %flag_set/vec4 9;
    %jmp/0 T_304.2, 9;
    %load/vec4 v0x60000000a130_0;
    %jmp/1 T_304.3, 9;
T_304.2 ; End of true expr.
    %load/vec4 v0x60000000a2e0_0;
    %jmp/0 T_304.3, 9;
 ; End of false expr.
    %blend;
T_304.3;
    %jmp/0 T_304.1, 8;
 ; End of false expr.
    %blend;
T_304.1;
    %store/vec4 v0x60000000a2e0_0, 0, 1;
    %jmp T_304;
    .thread T_304;
    .scope S_0x7fb80a7cb410;
T_305 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000000abe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_305.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_305.1, 8;
T_305.0 ; End of true expr.
    %load/vec4 v0x60000000ad00_0;
    %flag_set/vec4 9;
    %jmp/0 T_305.2, 9;
    %load/vec4 v0x60000000aac0_0;
    %jmp/1 T_305.3, 9;
T_305.2 ; End of true expr.
    %load/vec4 v0x60000000ac70_0;
    %jmp/0 T_305.3, 9;
 ; End of false expr.
    %blend;
T_305.3;
    %jmp/0 T_305.1, 8;
 ; End of false expr.
    %blend;
T_305.1;
    %store/vec4 v0x60000000ac70_0, 0, 1;
    %jmp T_305;
    .thread T_305;
    .scope S_0x7fb80a7cb6f0;
T_306 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000000b570_0;
    %flag_set/vec4 8;
    %jmp/0 T_306.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_306.1, 8;
T_306.0 ; End of true expr.
    %load/vec4 v0x60000000b690_0;
    %flag_set/vec4 9;
    %jmp/0 T_306.2, 9;
    %load/vec4 v0x60000000b450_0;
    %jmp/1 T_306.3, 9;
T_306.2 ; End of true expr.
    %load/vec4 v0x60000000b600_0;
    %jmp/0 T_306.3, 9;
 ; End of false expr.
    %blend;
T_306.3;
    %jmp/0 T_306.1, 8;
 ; End of false expr.
    %blend;
T_306.1;
    %store/vec4 v0x60000000b600_0, 0, 1;
    %jmp T_306;
    .thread T_306;
    .scope S_0x7fb80a7cb9d0;
T_307 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000000bf00_0;
    %flag_set/vec4 8;
    %jmp/0 T_307.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_307.1, 8;
T_307.0 ; End of true expr.
    %load/vec4 v0x60000000c090_0;
    %flag_set/vec4 9;
    %jmp/0 T_307.2, 9;
    %load/vec4 v0x60000000bde0_0;
    %jmp/1 T_307.3, 9;
T_307.2 ; End of true expr.
    %load/vec4 v0x60000000c000_0;
    %jmp/0 T_307.3, 9;
 ; End of false expr.
    %blend;
T_307.3;
    %jmp/0 T_307.1, 8;
 ; End of false expr.
    %blend;
T_307.1;
    %store/vec4 v0x60000000c000_0, 0, 1;
    %jmp T_307;
    .thread T_307;
    .scope S_0x7fb80a7cbeb0;
T_308 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000000c900_0;
    %flag_set/vec4 8;
    %jmp/0 T_308.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_308.1, 8;
T_308.0 ; End of true expr.
    %load/vec4 v0x60000000ca20_0;
    %flag_set/vec4 9;
    %jmp/0 T_308.2, 9;
    %load/vec4 v0x60000000c7e0_0;
    %jmp/1 T_308.3, 9;
T_308.2 ; End of true expr.
    %load/vec4 v0x60000000c990_0;
    %jmp/0 T_308.3, 9;
 ; End of false expr.
    %blend;
T_308.3;
    %jmp/0 T_308.1, 8;
 ; End of false expr.
    %blend;
T_308.1;
    %store/vec4 v0x60000000c990_0, 0, 1;
    %jmp T_308;
    .thread T_308;
    .scope S_0x7fb80a7cc190;
T_309 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000000d290_0;
    %flag_set/vec4 8;
    %jmp/0 T_309.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_309.1, 8;
T_309.0 ; End of true expr.
    %load/vec4 v0x60000000d3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_309.2, 9;
    %load/vec4 v0x60000000d170_0;
    %jmp/1 T_309.3, 9;
T_309.2 ; End of true expr.
    %load/vec4 v0x60000000d320_0;
    %jmp/0 T_309.3, 9;
 ; End of false expr.
    %blend;
T_309.3;
    %jmp/0 T_309.1, 8;
 ; End of false expr.
    %blend;
T_309.1;
    %store/vec4 v0x60000000d320_0, 0, 1;
    %jmp T_309;
    .thread T_309;
    .scope S_0x7fb80a7cc470;
T_310 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000000dc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_310.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_310.1, 8;
T_310.0 ; End of true expr.
    %load/vec4 v0x60000000dd40_0;
    %flag_set/vec4 9;
    %jmp/0 T_310.2, 9;
    %load/vec4 v0x60000000db00_0;
    %jmp/1 T_310.3, 9;
T_310.2 ; End of true expr.
    %load/vec4 v0x60000000dcb0_0;
    %jmp/0 T_310.3, 9;
 ; End of false expr.
    %blend;
T_310.3;
    %jmp/0 T_310.1, 8;
 ; End of false expr.
    %blend;
T_310.1;
    %store/vec4 v0x60000000dcb0_0, 0, 1;
    %jmp T_310;
    .thread T_310;
    .scope S_0x7fb80a7cc750;
T_311 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000000e5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_311.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_311.1, 8;
T_311.0 ; End of true expr.
    %load/vec4 v0x60000000e6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_311.2, 9;
    %load/vec4 v0x60000000e490_0;
    %jmp/1 T_311.3, 9;
T_311.2 ; End of true expr.
    %load/vec4 v0x60000000e640_0;
    %jmp/0 T_311.3, 9;
 ; End of false expr.
    %blend;
T_311.3;
    %jmp/0 T_311.1, 8;
 ; End of false expr.
    %blend;
T_311.1;
    %store/vec4 v0x60000000e640_0, 0, 1;
    %jmp T_311;
    .thread T_311;
    .scope S_0x7fb80a7cca30;
T_312 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000000ef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_312.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_312.1, 8;
T_312.0 ; End of true expr.
    %load/vec4 v0x60000000f060_0;
    %flag_set/vec4 9;
    %jmp/0 T_312.2, 9;
    %load/vec4 v0x60000000ee20_0;
    %jmp/1 T_312.3, 9;
T_312.2 ; End of true expr.
    %load/vec4 v0x60000000efd0_0;
    %jmp/0 T_312.3, 9;
 ; End of false expr.
    %blend;
T_312.3;
    %jmp/0 T_312.1, 8;
 ; End of false expr.
    %blend;
T_312.1;
    %store/vec4 v0x60000000efd0_0, 0, 1;
    %jmp T_312;
    .thread T_312;
    .scope S_0x7fb80a7ccd10;
T_313 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000000f8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_313.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_313.1, 8;
T_313.0 ; End of true expr.
    %load/vec4 v0x60000000f9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_313.2, 9;
    %load/vec4 v0x60000000f7b0_0;
    %jmp/1 T_313.3, 9;
T_313.2 ; End of true expr.
    %load/vec4 v0x60000000f960_0;
    %jmp/0 T_313.3, 9;
 ; End of false expr.
    %blend;
T_313.3;
    %jmp/0 T_313.1, 8;
 ; End of false expr.
    %blend;
T_313.1;
    %store/vec4 v0x60000000f960_0, 0, 1;
    %jmp T_313;
    .thread T_313;
    .scope S_0x7fb80a7ccff0;
T_314 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000002d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_314.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_314.1, 8;
T_314.0 ; End of true expr.
    %load/vec4 v0x6000000003f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_314.2, 9;
    %load/vec4 v0x6000000001b0_0;
    %jmp/1 T_314.3, 9;
T_314.2 ; End of true expr.
    %load/vec4 v0x600000000360_0;
    %jmp/0 T_314.3, 9;
 ; End of false expr.
    %blend;
T_314.3;
    %jmp/0 T_314.1, 8;
 ; End of false expr.
    %blend;
T_314.1;
    %store/vec4 v0x600000000360_0, 0, 1;
    %jmp T_314;
    .thread T_314;
    .scope S_0x7fb80a7cd6d0;
T_315 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000010e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_315.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_315.1, 8;
T_315.0 ; End of true expr.
    %load/vec4 v0x600000001200_0;
    %flag_set/vec4 9;
    %jmp/0 T_315.2, 9;
    %load/vec4 v0x600000000fc0_0;
    %jmp/1 T_315.3, 9;
T_315.2 ; End of true expr.
    %load/vec4 v0x600000001170_0;
    %jmp/0 T_315.3, 9;
 ; End of false expr.
    %blend;
T_315.3;
    %jmp/0 T_315.1, 8;
 ; End of false expr.
    %blend;
T_315.1;
    %store/vec4 v0x600000001170_0, 0, 1;
    %jmp T_315;
    .thread T_315;
    .scope S_0x7fb80a7cd9b0;
T_316 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000001a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_316.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_316.1, 8;
T_316.0 ; End of true expr.
    %load/vec4 v0x600000001b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_316.2, 9;
    %load/vec4 v0x600000001950_0;
    %jmp/1 T_316.3, 9;
T_316.2 ; End of true expr.
    %load/vec4 v0x600000001b00_0;
    %jmp/0 T_316.3, 9;
 ; End of false expr.
    %blend;
T_316.3;
    %jmp/0 T_316.1, 8;
 ; End of false expr.
    %blend;
T_316.1;
    %store/vec4 v0x600000001b00_0, 0, 1;
    %jmp T_316;
    .thread T_316;
    .scope S_0x7fb80a7cdc90;
T_317 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000002400_0;
    %flag_set/vec4 8;
    %jmp/0 T_317.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_317.1, 8;
T_317.0 ; End of true expr.
    %load/vec4 v0x600000002520_0;
    %flag_set/vec4 9;
    %jmp/0 T_317.2, 9;
    %load/vec4 v0x6000000022e0_0;
    %jmp/1 T_317.3, 9;
T_317.2 ; End of true expr.
    %load/vec4 v0x600000002490_0;
    %jmp/0 T_317.3, 9;
 ; End of false expr.
    %blend;
T_317.3;
    %jmp/0 T_317.1, 8;
 ; End of false expr.
    %blend;
T_317.1;
    %store/vec4 v0x600000002490_0, 0, 1;
    %jmp T_317;
    .thread T_317;
    .scope S_0x7fb80a7cdf70;
T_318 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000002d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_318.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_318.1, 8;
T_318.0 ; End of true expr.
    %load/vec4 v0x600000002eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_318.2, 9;
    %load/vec4 v0x600000002c70_0;
    %jmp/1 T_318.3, 9;
T_318.2 ; End of true expr.
    %load/vec4 v0x600000002e20_0;
    %jmp/0 T_318.3, 9;
 ; End of false expr.
    %blend;
T_318.3;
    %jmp/0 T_318.1, 8;
 ; End of false expr.
    %blend;
T_318.1;
    %store/vec4 v0x600000002e20_0, 0, 1;
    %jmp T_318;
    .thread T_318;
    .scope S_0x7fb80a7ce250;
T_319 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000003720_0;
    %flag_set/vec4 8;
    %jmp/0 T_319.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_319.1, 8;
T_319.0 ; End of true expr.
    %load/vec4 v0x600000003840_0;
    %flag_set/vec4 9;
    %jmp/0 T_319.2, 9;
    %load/vec4 v0x600000003600_0;
    %jmp/1 T_319.3, 9;
T_319.2 ; End of true expr.
    %load/vec4 v0x6000000037b0_0;
    %jmp/0 T_319.3, 9;
 ; End of false expr.
    %blend;
T_319.3;
    %jmp/0 T_319.1, 8;
 ; End of false expr.
    %blend;
T_319.1;
    %store/vec4 v0x6000000037b0_0, 0, 1;
    %jmp T_319;
    .thread T_319;
    .scope S_0x7fb80a7ce530;
T_320 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000004120_0;
    %flag_set/vec4 8;
    %jmp/0 T_320.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_320.1, 8;
T_320.0 ; End of true expr.
    %load/vec4 v0x600000004240_0;
    %flag_set/vec4 9;
    %jmp/0 T_320.2, 9;
    %load/vec4 v0x600000004000_0;
    %jmp/1 T_320.3, 9;
T_320.2 ; End of true expr.
    %load/vec4 v0x6000000041b0_0;
    %jmp/0 T_320.3, 9;
 ; End of false expr.
    %blend;
T_320.3;
    %jmp/0 T_320.1, 8;
 ; End of false expr.
    %blend;
T_320.1;
    %store/vec4 v0x6000000041b0_0, 0, 1;
    %jmp T_320;
    .thread T_320;
    .scope S_0x7fb80a7ce810;
T_321 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000004ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_321.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_321.1, 8;
T_321.0 ; End of true expr.
    %load/vec4 v0x600000004bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_321.2, 9;
    %load/vec4 v0x600000004990_0;
    %jmp/1 T_321.3, 9;
T_321.2 ; End of true expr.
    %load/vec4 v0x600000004b40_0;
    %jmp/0 T_321.3, 9;
 ; End of false expr.
    %blend;
T_321.3;
    %jmp/0 T_321.1, 8;
 ; End of false expr.
    %blend;
T_321.1;
    %store/vec4 v0x600000004b40_0, 0, 1;
    %jmp T_321;
    .thread T_321;
    .scope S_0x7fb80a7ceaf0;
T_322 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000005440_0;
    %flag_set/vec4 8;
    %jmp/0 T_322.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_322.1, 8;
T_322.0 ; End of true expr.
    %load/vec4 v0x600000005560_0;
    %flag_set/vec4 9;
    %jmp/0 T_322.2, 9;
    %load/vec4 v0x600000005320_0;
    %jmp/1 T_322.3, 9;
T_322.2 ; End of true expr.
    %load/vec4 v0x6000000054d0_0;
    %jmp/0 T_322.3, 9;
 ; End of false expr.
    %blend;
T_322.3;
    %jmp/0 T_322.1, 8;
 ; End of false expr.
    %blend;
T_322.1;
    %store/vec4 v0x6000000054d0_0, 0, 1;
    %jmp T_322;
    .thread T_322;
    .scope S_0x7fb80a7cedd0;
T_323 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000005dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_323.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_323.1, 8;
T_323.0 ; End of true expr.
    %load/vec4 v0x600000005ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_323.2, 9;
    %load/vec4 v0x600000005cb0_0;
    %jmp/1 T_323.3, 9;
T_323.2 ; End of true expr.
    %load/vec4 v0x600000005e60_0;
    %jmp/0 T_323.3, 9;
 ; End of false expr.
    %blend;
T_323.3;
    %jmp/0 T_323.1, 8;
 ; End of false expr.
    %blend;
T_323.1;
    %store/vec4 v0x600000005e60_0, 0, 1;
    %jmp T_323;
    .thread T_323;
    .scope S_0x7fb80a7cf2b0;
T_324 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000006760_0;
    %flag_set/vec4 8;
    %jmp/0 T_324.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_324.1, 8;
T_324.0 ; End of true expr.
    %load/vec4 v0x600000006880_0;
    %flag_set/vec4 9;
    %jmp/0 T_324.2, 9;
    %load/vec4 v0x600000006640_0;
    %jmp/1 T_324.3, 9;
T_324.2 ; End of true expr.
    %load/vec4 v0x6000000067f0_0;
    %jmp/0 T_324.3, 9;
 ; End of false expr.
    %blend;
T_324.3;
    %jmp/0 T_324.1, 8;
 ; End of false expr.
    %blend;
T_324.1;
    %store/vec4 v0x6000000067f0_0, 0, 1;
    %jmp T_324;
    .thread T_324;
    .scope S_0x7fb80a7cf590;
T_325 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000070f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_325.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_325.1, 8;
T_325.0 ; End of true expr.
    %load/vec4 v0x600000007210_0;
    %flag_set/vec4 9;
    %jmp/0 T_325.2, 9;
    %load/vec4 v0x600000006fd0_0;
    %jmp/1 T_325.3, 9;
T_325.2 ; End of true expr.
    %load/vec4 v0x600000007180_0;
    %jmp/0 T_325.3, 9;
 ; End of false expr.
    %blend;
T_325.3;
    %jmp/0 T_325.1, 8;
 ; End of false expr.
    %blend;
T_325.1;
    %store/vec4 v0x600000007180_0, 0, 1;
    %jmp T_325;
    .thread T_325;
    .scope S_0x7fb80a7cf870;
T_326 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000007a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_326.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_326.1, 8;
T_326.0 ; End of true expr.
    %load/vec4 v0x600000007ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_326.2, 9;
    %load/vec4 v0x600000007960_0;
    %jmp/1 T_326.3, 9;
T_326.2 ; End of true expr.
    %load/vec4 v0x600000007b10_0;
    %jmp/0 T_326.3, 9;
 ; End of false expr.
    %blend;
T_326.3;
    %jmp/0 T_326.1, 8;
 ; End of false expr.
    %blend;
T_326.1;
    %store/vec4 v0x600000007b10_0, 0, 1;
    %jmp T_326;
    .thread T_326;
    .scope S_0x7fb80a7cfb50;
T_327 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000018480_0;
    %flag_set/vec4 8;
    %jmp/0 T_327.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_327.1, 8;
T_327.0 ; End of true expr.
    %load/vec4 v0x6000000185a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_327.2, 9;
    %load/vec4 v0x600000018360_0;
    %jmp/1 T_327.3, 9;
T_327.2 ; End of true expr.
    %load/vec4 v0x600000018510_0;
    %jmp/0 T_327.3, 9;
 ; End of false expr.
    %blend;
T_327.3;
    %jmp/0 T_327.1, 8;
 ; End of false expr.
    %blend;
T_327.1;
    %store/vec4 v0x600000018510_0, 0, 1;
    %jmp T_327;
    .thread T_327;
    .scope S_0x7fb80a7cfe30;
T_328 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000018e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_328.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_328.1, 8;
T_328.0 ; End of true expr.
    %load/vec4 v0x600000018f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_328.2, 9;
    %load/vec4 v0x600000018cf0_0;
    %jmp/1 T_328.3, 9;
T_328.2 ; End of true expr.
    %load/vec4 v0x600000018ea0_0;
    %jmp/0 T_328.3, 9;
 ; End of false expr.
    %blend;
T_328.3;
    %jmp/0 T_328.1, 8;
 ; End of false expr.
    %blend;
T_328.1;
    %store/vec4 v0x600000018ea0_0, 0, 1;
    %jmp T_328;
    .thread T_328;
    .scope S_0x7fb80a7d0110;
T_329 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000197a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_329.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_329.1, 8;
T_329.0 ; End of true expr.
    %load/vec4 v0x6000000198c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_329.2, 9;
    %load/vec4 v0x600000019680_0;
    %jmp/1 T_329.3, 9;
T_329.2 ; End of true expr.
    %load/vec4 v0x600000019830_0;
    %jmp/0 T_329.3, 9;
 ; End of false expr.
    %blend;
T_329.3;
    %jmp/0 T_329.1, 8;
 ; End of false expr.
    %blend;
T_329.1;
    %store/vec4 v0x600000019830_0, 0, 1;
    %jmp T_329;
    .thread T_329;
    .scope S_0x7fb80a7d03f0;
T_330 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000001a130_0;
    %flag_set/vec4 8;
    %jmp/0 T_330.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_330.1, 8;
T_330.0 ; End of true expr.
    %load/vec4 v0x60000001a250_0;
    %flag_set/vec4 9;
    %jmp/0 T_330.2, 9;
    %load/vec4 v0x60000001a010_0;
    %jmp/1 T_330.3, 9;
T_330.2 ; End of true expr.
    %load/vec4 v0x60000001a1c0_0;
    %jmp/0 T_330.3, 9;
 ; End of false expr.
    %blend;
T_330.3;
    %jmp/0 T_330.1, 8;
 ; End of false expr.
    %blend;
T_330.1;
    %store/vec4 v0x60000001a1c0_0, 0, 1;
    %jmp T_330;
    .thread T_330;
    .scope S_0x7fb80a7d0ad0;
T_331 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000001af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_331.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_331.1, 8;
T_331.0 ; End of true expr.
    %load/vec4 v0x60000001b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_331.2, 9;
    %load/vec4 v0x60000001ae20_0;
    %jmp/1 T_331.3, 9;
T_331.2 ; End of true expr.
    %load/vec4 v0x60000001afd0_0;
    %jmp/0 T_331.3, 9;
 ; End of false expr.
    %blend;
T_331.3;
    %jmp/0 T_331.1, 8;
 ; End of false expr.
    %blend;
T_331.1;
    %store/vec4 v0x60000001afd0_0, 0, 1;
    %jmp T_331;
    .thread T_331;
    .scope S_0x7fb80a7d0db0;
T_332 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000001b8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_332.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_332.1, 8;
T_332.0 ; End of true expr.
    %load/vec4 v0x60000001b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_332.2, 9;
    %load/vec4 v0x60000001b7b0_0;
    %jmp/1 T_332.3, 9;
T_332.2 ; End of true expr.
    %load/vec4 v0x60000001b960_0;
    %jmp/0 T_332.3, 9;
 ; End of false expr.
    %blend;
T_332.3;
    %jmp/0 T_332.1, 8;
 ; End of false expr.
    %blend;
T_332.1;
    %store/vec4 v0x60000001b960_0, 0, 1;
    %jmp T_332;
    .thread T_332;
    .scope S_0x7fb80a7d1090;
T_333 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000001c2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_333.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_333.1, 8;
T_333.0 ; End of true expr.
    %load/vec4 v0x60000001c3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_333.2, 9;
    %load/vec4 v0x60000001c1b0_0;
    %jmp/1 T_333.3, 9;
T_333.2 ; End of true expr.
    %load/vec4 v0x60000001c360_0;
    %jmp/0 T_333.3, 9;
 ; End of false expr.
    %blend;
T_333.3;
    %jmp/0 T_333.1, 8;
 ; End of false expr.
    %blend;
T_333.1;
    %store/vec4 v0x60000001c360_0, 0, 1;
    %jmp T_333;
    .thread T_333;
    .scope S_0x7fb80a7d1370;
T_334 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000001cc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_334.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_334.1, 8;
T_334.0 ; End of true expr.
    %load/vec4 v0x60000001cd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_334.2, 9;
    %load/vec4 v0x60000001cb40_0;
    %jmp/1 T_334.3, 9;
T_334.2 ; End of true expr.
    %load/vec4 v0x60000001ccf0_0;
    %jmp/0 T_334.3, 9;
 ; End of false expr.
    %blend;
T_334.3;
    %jmp/0 T_334.1, 8;
 ; End of false expr.
    %blend;
T_334.1;
    %store/vec4 v0x60000001ccf0_0, 0, 1;
    %jmp T_334;
    .thread T_334;
    .scope S_0x7fb80a7d1650;
T_335 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000001d5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_335.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_335.1, 8;
T_335.0 ; End of true expr.
    %load/vec4 v0x60000001d710_0;
    %flag_set/vec4 9;
    %jmp/0 T_335.2, 9;
    %load/vec4 v0x60000001d4d0_0;
    %jmp/1 T_335.3, 9;
T_335.2 ; End of true expr.
    %load/vec4 v0x60000001d680_0;
    %jmp/0 T_335.3, 9;
 ; End of false expr.
    %blend;
T_335.3;
    %jmp/0 T_335.1, 8;
 ; End of false expr.
    %blend;
T_335.1;
    %store/vec4 v0x60000001d680_0, 0, 1;
    %jmp T_335;
    .thread T_335;
    .scope S_0x7fb80a7d1930;
T_336 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000001df80_0;
    %flag_set/vec4 8;
    %jmp/0 T_336.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_336.1, 8;
T_336.0 ; End of true expr.
    %load/vec4 v0x60000001e0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_336.2, 9;
    %load/vec4 v0x60000001de60_0;
    %jmp/1 T_336.3, 9;
T_336.2 ; End of true expr.
    %load/vec4 v0x60000001e010_0;
    %jmp/0 T_336.3, 9;
 ; End of false expr.
    %blend;
T_336.3;
    %jmp/0 T_336.1, 8;
 ; End of false expr.
    %blend;
T_336.1;
    %store/vec4 v0x60000001e010_0, 0, 1;
    %jmp T_336;
    .thread T_336;
    .scope S_0x7fb80a7d1c10;
T_337 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000001e910_0;
    %flag_set/vec4 8;
    %jmp/0 T_337.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_337.1, 8;
T_337.0 ; End of true expr.
    %load/vec4 v0x60000001ea30_0;
    %flag_set/vec4 9;
    %jmp/0 T_337.2, 9;
    %load/vec4 v0x60000001e7f0_0;
    %jmp/1 T_337.3, 9;
T_337.2 ; End of true expr.
    %load/vec4 v0x60000001e9a0_0;
    %jmp/0 T_337.3, 9;
 ; End of false expr.
    %blend;
T_337.3;
    %jmp/0 T_337.1, 8;
 ; End of false expr.
    %blend;
T_337.1;
    %store/vec4 v0x60000001e9a0_0, 0, 1;
    %jmp T_337;
    .thread T_337;
    .scope S_0x7fb80a7d1ef0;
T_338 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000001f2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_338.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_338.1, 8;
T_338.0 ; End of true expr.
    %load/vec4 v0x60000001f3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_338.2, 9;
    %load/vec4 v0x60000001f180_0;
    %jmp/1 T_338.3, 9;
T_338.2 ; End of true expr.
    %load/vec4 v0x60000001f330_0;
    %jmp/0 T_338.3, 9;
 ; End of false expr.
    %blend;
T_338.3;
    %jmp/0 T_338.1, 8;
 ; End of false expr.
    %blend;
T_338.1;
    %store/vec4 v0x60000001f330_0, 0, 1;
    %jmp T_338;
    .thread T_338;
    .scope S_0x7fb80a7d21d0;
T_339 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000001fc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_339.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_339.1, 8;
T_339.0 ; End of true expr.
    %load/vec4 v0x60000001fd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_339.2, 9;
    %load/vec4 v0x60000001fb10_0;
    %jmp/1 T_339.3, 9;
T_339.2 ; End of true expr.
    %load/vec4 v0x60000001fcc0_0;
    %jmp/0 T_339.3, 9;
 ; End of false expr.
    %blend;
T_339.3;
    %jmp/0 T_339.1, 8;
 ; End of false expr.
    %blend;
T_339.1;
    %store/vec4 v0x60000001fcc0_0, 0, 1;
    %jmp T_339;
    .thread T_339;
    .scope S_0x7fb80a7d26b0;
T_340 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000010630_0;
    %flag_set/vec4 8;
    %jmp/0 T_340.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_340.1, 8;
T_340.0 ; End of true expr.
    %load/vec4 v0x600000010750_0;
    %flag_set/vec4 9;
    %jmp/0 T_340.2, 9;
    %load/vec4 v0x600000010510_0;
    %jmp/1 T_340.3, 9;
T_340.2 ; End of true expr.
    %load/vec4 v0x6000000106c0_0;
    %jmp/0 T_340.3, 9;
 ; End of false expr.
    %blend;
T_340.3;
    %jmp/0 T_340.1, 8;
 ; End of false expr.
    %blend;
T_340.1;
    %store/vec4 v0x6000000106c0_0, 0, 1;
    %jmp T_340;
    .thread T_340;
    .scope S_0x7fb80a7d2990;
T_341 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000010fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_341.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_341.1, 8;
T_341.0 ; End of true expr.
    %load/vec4 v0x6000000110e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_341.2, 9;
    %load/vec4 v0x600000010ea0_0;
    %jmp/1 T_341.3, 9;
T_341.2 ; End of true expr.
    %load/vec4 v0x600000011050_0;
    %jmp/0 T_341.3, 9;
 ; End of false expr.
    %blend;
T_341.3;
    %jmp/0 T_341.1, 8;
 ; End of false expr.
    %blend;
T_341.1;
    %store/vec4 v0x600000011050_0, 0, 1;
    %jmp T_341;
    .thread T_341;
    .scope S_0x7fb80a7d2c70;
T_342 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000011950_0;
    %flag_set/vec4 8;
    %jmp/0 T_342.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_342.1, 8;
T_342.0 ; End of true expr.
    %load/vec4 v0x600000011a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_342.2, 9;
    %load/vec4 v0x600000011830_0;
    %jmp/1 T_342.3, 9;
T_342.2 ; End of true expr.
    %load/vec4 v0x6000000119e0_0;
    %jmp/0 T_342.3, 9;
 ; End of false expr.
    %blend;
T_342.3;
    %jmp/0 T_342.1, 8;
 ; End of false expr.
    %blend;
T_342.1;
    %store/vec4 v0x6000000119e0_0, 0, 1;
    %jmp T_342;
    .thread T_342;
    .scope S_0x7fb80a7d2f50;
T_343 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000122e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_343.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_343.1, 8;
T_343.0 ; End of true expr.
    %load/vec4 v0x600000012400_0;
    %flag_set/vec4 9;
    %jmp/0 T_343.2, 9;
    %load/vec4 v0x6000000121c0_0;
    %jmp/1 T_343.3, 9;
T_343.2 ; End of true expr.
    %load/vec4 v0x600000012370_0;
    %jmp/0 T_343.3, 9;
 ; End of false expr.
    %blend;
T_343.3;
    %jmp/0 T_343.1, 8;
 ; End of false expr.
    %blend;
T_343.1;
    %store/vec4 v0x600000012370_0, 0, 1;
    %jmp T_343;
    .thread T_343;
    .scope S_0x7fb80a7d3230;
T_344 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000012c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_344.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_344.1, 8;
T_344.0 ; End of true expr.
    %load/vec4 v0x600000012d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_344.2, 9;
    %load/vec4 v0x600000012b50_0;
    %jmp/1 T_344.3, 9;
T_344.2 ; End of true expr.
    %load/vec4 v0x600000012d00_0;
    %jmp/0 T_344.3, 9;
 ; End of false expr.
    %blend;
T_344.3;
    %jmp/0 T_344.1, 8;
 ; End of false expr.
    %blend;
T_344.1;
    %store/vec4 v0x600000012d00_0, 0, 1;
    %jmp T_344;
    .thread T_344;
    .scope S_0x7fb80a7d3510;
T_345 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000013600_0;
    %flag_set/vec4 8;
    %jmp/0 T_345.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_345.1, 8;
T_345.0 ; End of true expr.
    %load/vec4 v0x600000013720_0;
    %flag_set/vec4 9;
    %jmp/0 T_345.2, 9;
    %load/vec4 v0x6000000134e0_0;
    %jmp/1 T_345.3, 9;
T_345.2 ; End of true expr.
    %load/vec4 v0x600000013690_0;
    %jmp/0 T_345.3, 9;
 ; End of false expr.
    %blend;
T_345.3;
    %jmp/0 T_345.1, 8;
 ; End of false expr.
    %blend;
T_345.1;
    %store/vec4 v0x600000013690_0, 0, 1;
    %jmp T_345;
    .thread T_345;
    .scope S_0x7fb80a7d37f0;
T_346 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000014000_0;
    %flag_set/vec4 8;
    %jmp/0 T_346.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_346.1, 8;
T_346.0 ; End of true expr.
    %load/vec4 v0x600000014120_0;
    %flag_set/vec4 9;
    %jmp/0 T_346.2, 9;
    %load/vec4 v0x600000013e70_0;
    %jmp/1 T_346.3, 9;
T_346.2 ; End of true expr.
    %load/vec4 v0x600000014090_0;
    %jmp/0 T_346.3, 9;
 ; End of false expr.
    %blend;
T_346.3;
    %jmp/0 T_346.1, 8;
 ; End of false expr.
    %blend;
T_346.1;
    %store/vec4 v0x600000014090_0, 0, 1;
    %jmp T_346;
    .thread T_346;
    .scope S_0x7fb80a7d3ed0;
T_347 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000014e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_347.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_347.1, 8;
T_347.0 ; End of true expr.
    %load/vec4 v0x600000014f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_347.2, 9;
    %load/vec4 v0x600000014cf0_0;
    %jmp/1 T_347.3, 9;
T_347.2 ; End of true expr.
    %load/vec4 v0x600000014ea0_0;
    %jmp/0 T_347.3, 9;
 ; End of false expr.
    %blend;
T_347.3;
    %jmp/0 T_347.1, 8;
 ; End of false expr.
    %blend;
T_347.1;
    %store/vec4 v0x600000014ea0_0, 0, 1;
    %jmp T_347;
    .thread T_347;
    .scope S_0x7fb80a7d41b0;
T_348 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000157a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_348.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_348.1, 8;
T_348.0 ; End of true expr.
    %load/vec4 v0x6000000158c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_348.2, 9;
    %load/vec4 v0x600000015680_0;
    %jmp/1 T_348.3, 9;
T_348.2 ; End of true expr.
    %load/vec4 v0x600000015830_0;
    %jmp/0 T_348.3, 9;
 ; End of false expr.
    %blend;
T_348.3;
    %jmp/0 T_348.1, 8;
 ; End of false expr.
    %blend;
T_348.1;
    %store/vec4 v0x600000015830_0, 0, 1;
    %jmp T_348;
    .thread T_348;
    .scope S_0x7fb80a7d4490;
T_349 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000016130_0;
    %flag_set/vec4 8;
    %jmp/0 T_349.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_349.1, 8;
T_349.0 ; End of true expr.
    %load/vec4 v0x600000016250_0;
    %flag_set/vec4 9;
    %jmp/0 T_349.2, 9;
    %load/vec4 v0x600000016010_0;
    %jmp/1 T_349.3, 9;
T_349.2 ; End of true expr.
    %load/vec4 v0x6000000161c0_0;
    %jmp/0 T_349.3, 9;
 ; End of false expr.
    %blend;
T_349.3;
    %jmp/0 T_349.1, 8;
 ; End of false expr.
    %blend;
T_349.1;
    %store/vec4 v0x6000000161c0_0, 0, 1;
    %jmp T_349;
    .thread T_349;
    .scope S_0x7fb80a7d4770;
T_350 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000016ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_350.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_350.1, 8;
T_350.0 ; End of true expr.
    %load/vec4 v0x600000016be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_350.2, 9;
    %load/vec4 v0x6000000169a0_0;
    %jmp/1 T_350.3, 9;
T_350.2 ; End of true expr.
    %load/vec4 v0x600000016b50_0;
    %jmp/0 T_350.3, 9;
 ; End of false expr.
    %blend;
T_350.3;
    %jmp/0 T_350.1, 8;
 ; End of false expr.
    %blend;
T_350.1;
    %store/vec4 v0x600000016b50_0, 0, 1;
    %jmp T_350;
    .thread T_350;
    .scope S_0x7fb80a7d4a50;
T_351 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000017450_0;
    %flag_set/vec4 8;
    %jmp/0 T_351.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_351.1, 8;
T_351.0 ; End of true expr.
    %load/vec4 v0x600000017570_0;
    %flag_set/vec4 9;
    %jmp/0 T_351.2, 9;
    %load/vec4 v0x600000017330_0;
    %jmp/1 T_351.3, 9;
T_351.2 ; End of true expr.
    %load/vec4 v0x6000000174e0_0;
    %jmp/0 T_351.3, 9;
 ; End of false expr.
    %blend;
T_351.3;
    %jmp/0 T_351.1, 8;
 ; End of false expr.
    %blend;
T_351.1;
    %store/vec4 v0x6000000174e0_0, 0, 1;
    %jmp T_351;
    .thread T_351;
    .scope S_0x7fb80a7d4d30;
T_352 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000017de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_352.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_352.1, 8;
T_352.0 ; End of true expr.
    %load/vec4 v0x600000017f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_352.2, 9;
    %load/vec4 v0x600000017cc0_0;
    %jmp/1 T_352.3, 9;
T_352.2 ; End of true expr.
    %load/vec4 v0x600000017e70_0;
    %jmp/0 T_352.3, 9;
 ; End of false expr.
    %blend;
T_352.3;
    %jmp/0 T_352.1, 8;
 ; End of false expr.
    %blend;
T_352.1;
    %store/vec4 v0x600000017e70_0, 0, 1;
    %jmp T_352;
    .thread T_352;
    .scope S_0x7fb80a7d5010;
T_353 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000287e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_353.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_353.1, 8;
T_353.0 ; End of true expr.
    %load/vec4 v0x600000028900_0;
    %flag_set/vec4 9;
    %jmp/0 T_353.2, 9;
    %load/vec4 v0x6000000286c0_0;
    %jmp/1 T_353.3, 9;
T_353.2 ; End of true expr.
    %load/vec4 v0x600000028870_0;
    %jmp/0 T_353.3, 9;
 ; End of false expr.
    %blend;
T_353.3;
    %jmp/0 T_353.1, 8;
 ; End of false expr.
    %blend;
T_353.1;
    %store/vec4 v0x600000028870_0, 0, 1;
    %jmp T_353;
    .thread T_353;
    .scope S_0x7fb80a7d52f0;
T_354 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000029170_0;
    %flag_set/vec4 8;
    %jmp/0 T_354.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_354.1, 8;
T_354.0 ; End of true expr.
    %load/vec4 v0x600000029290_0;
    %flag_set/vec4 9;
    %jmp/0 T_354.2, 9;
    %load/vec4 v0x600000029050_0;
    %jmp/1 T_354.3, 9;
T_354.2 ; End of true expr.
    %load/vec4 v0x600000029200_0;
    %jmp/0 T_354.3, 9;
 ; End of false expr.
    %blend;
T_354.3;
    %jmp/0 T_354.1, 8;
 ; End of false expr.
    %blend;
T_354.1;
    %store/vec4 v0x600000029200_0, 0, 1;
    %jmp T_354;
    .thread T_354;
    .scope S_0x7fb80a7d55d0;
T_355 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000029b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_355.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_355.1, 8;
T_355.0 ; End of true expr.
    %load/vec4 v0x600000029c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_355.2, 9;
    %load/vec4 v0x6000000299e0_0;
    %jmp/1 T_355.3, 9;
T_355.2 ; End of true expr.
    %load/vec4 v0x600000029b90_0;
    %jmp/0 T_355.3, 9;
 ; End of false expr.
    %blend;
T_355.3;
    %jmp/0 T_355.1, 8;
 ; End of false expr.
    %blend;
T_355.1;
    %store/vec4 v0x600000029b90_0, 0, 1;
    %jmp T_355;
    .thread T_355;
    .scope S_0x7fb80a7d5ab0;
T_356 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000002a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_356.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_356.1, 8;
T_356.0 ; End of true expr.
    %load/vec4 v0x60000002a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_356.2, 9;
    %load/vec4 v0x60000002a370_0;
    %jmp/1 T_356.3, 9;
T_356.2 ; End of true expr.
    %load/vec4 v0x60000002a520_0;
    %jmp/0 T_356.3, 9;
 ; End of false expr.
    %blend;
T_356.3;
    %jmp/0 T_356.1, 8;
 ; End of false expr.
    %blend;
T_356.1;
    %store/vec4 v0x60000002a520_0, 0, 1;
    %jmp T_356;
    .thread T_356;
    .scope S_0x7fb80a7d5d90;
T_357 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000002ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_357.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_357.1, 8;
T_357.0 ; End of true expr.
    %load/vec4 v0x60000002af40_0;
    %flag_set/vec4 9;
    %jmp/0 T_357.2, 9;
    %load/vec4 v0x60000002ad00_0;
    %jmp/1 T_357.3, 9;
T_357.2 ; End of true expr.
    %load/vec4 v0x60000002aeb0_0;
    %jmp/0 T_357.3, 9;
 ; End of false expr.
    %blend;
T_357.3;
    %jmp/0 T_357.1, 8;
 ; End of false expr.
    %blend;
T_357.1;
    %store/vec4 v0x60000002aeb0_0, 0, 1;
    %jmp T_357;
    .thread T_357;
    .scope S_0x7fb80a7d6070;
T_358 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000002b7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_358.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_358.1, 8;
T_358.0 ; End of true expr.
    %load/vec4 v0x60000002b8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_358.2, 9;
    %load/vec4 v0x60000002b690_0;
    %jmp/1 T_358.3, 9;
T_358.2 ; End of true expr.
    %load/vec4 v0x60000002b840_0;
    %jmp/0 T_358.3, 9;
 ; End of false expr.
    %blend;
T_358.3;
    %jmp/0 T_358.1, 8;
 ; End of false expr.
    %blend;
T_358.1;
    %store/vec4 v0x60000002b840_0, 0, 1;
    %jmp T_358;
    .thread T_358;
    .scope S_0x7fb80a7d6350;
T_359 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000002c1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_359.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_359.1, 8;
T_359.0 ; End of true expr.
    %load/vec4 v0x60000002c2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_359.2, 9;
    %load/vec4 v0x60000002c090_0;
    %jmp/1 T_359.3, 9;
T_359.2 ; End of true expr.
    %load/vec4 v0x60000002c240_0;
    %jmp/0 T_359.3, 9;
 ; End of false expr.
    %blend;
T_359.3;
    %jmp/0 T_359.1, 8;
 ; End of false expr.
    %blend;
T_359.1;
    %store/vec4 v0x60000002c240_0, 0, 1;
    %jmp T_359;
    .thread T_359;
    .scope S_0x7fb80a7d6630;
T_360 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000002cb40_0;
    %flag_set/vec4 8;
    %jmp/0 T_360.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_360.1, 8;
T_360.0 ; End of true expr.
    %load/vec4 v0x60000002cc60_0;
    %flag_set/vec4 9;
    %jmp/0 T_360.2, 9;
    %load/vec4 v0x60000002ca20_0;
    %jmp/1 T_360.3, 9;
T_360.2 ; End of true expr.
    %load/vec4 v0x60000002cbd0_0;
    %jmp/0 T_360.3, 9;
 ; End of false expr.
    %blend;
T_360.3;
    %jmp/0 T_360.1, 8;
 ; End of false expr.
    %blend;
T_360.1;
    %store/vec4 v0x60000002cbd0_0, 0, 1;
    %jmp T_360;
    .thread T_360;
    .scope S_0x7fb80a7d6910;
T_361 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000002d4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_361.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_361.1, 8;
T_361.0 ; End of true expr.
    %load/vec4 v0x60000002d5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_361.2, 9;
    %load/vec4 v0x60000002d3b0_0;
    %jmp/1 T_361.3, 9;
T_361.2 ; End of true expr.
    %load/vec4 v0x60000002d560_0;
    %jmp/0 T_361.3, 9;
 ; End of false expr.
    %blend;
T_361.3;
    %jmp/0 T_361.1, 8;
 ; End of false expr.
    %blend;
T_361.1;
    %store/vec4 v0x60000002d560_0, 0, 1;
    %jmp T_361;
    .thread T_361;
    .scope S_0x7fb80a7d6bf0;
T_362 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000002de60_0;
    %flag_set/vec4 8;
    %jmp/0 T_362.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_362.1, 8;
T_362.0 ; End of true expr.
    %load/vec4 v0x60000002df80_0;
    %flag_set/vec4 9;
    %jmp/0 T_362.2, 9;
    %load/vec4 v0x60000002dd40_0;
    %jmp/1 T_362.3, 9;
T_362.2 ; End of true expr.
    %load/vec4 v0x60000002def0_0;
    %jmp/0 T_362.3, 9;
 ; End of false expr.
    %blend;
T_362.3;
    %jmp/0 T_362.1, 8;
 ; End of false expr.
    %blend;
T_362.1;
    %store/vec4 v0x60000002def0_0, 0, 1;
    %jmp T_362;
    .thread T_362;
    .scope S_0x7fb80a7d72d0;
T_363 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000002ec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_363.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_363.1, 8;
T_363.0 ; End of true expr.
    %load/vec4 v0x60000002ed90_0;
    %flag_set/vec4 9;
    %jmp/0 T_363.2, 9;
    %load/vec4 v0x60000002eb50_0;
    %jmp/1 T_363.3, 9;
T_363.2 ; End of true expr.
    %load/vec4 v0x60000002ed00_0;
    %jmp/0 T_363.3, 9;
 ; End of false expr.
    %blend;
T_363.3;
    %jmp/0 T_363.1, 8;
 ; End of false expr.
    %blend;
T_363.1;
    %store/vec4 v0x60000002ed00_0, 0, 1;
    %jmp T_363;
    .thread T_363;
    .scope S_0x7fb80a7d75b0;
T_364 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000002f600_0;
    %flag_set/vec4 8;
    %jmp/0 T_364.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_364.1, 8;
T_364.0 ; End of true expr.
    %load/vec4 v0x60000002f720_0;
    %flag_set/vec4 9;
    %jmp/0 T_364.2, 9;
    %load/vec4 v0x60000002f4e0_0;
    %jmp/1 T_364.3, 9;
T_364.2 ; End of true expr.
    %load/vec4 v0x60000002f690_0;
    %jmp/0 T_364.3, 9;
 ; End of false expr.
    %blend;
T_364.3;
    %jmp/0 T_364.1, 8;
 ; End of false expr.
    %blend;
T_364.1;
    %store/vec4 v0x60000002f690_0, 0, 1;
    %jmp T_364;
    .thread T_364;
    .scope S_0x7fb80a7d7890;
T_365 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000020000_0;
    %flag_set/vec4 8;
    %jmp/0 T_365.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_365.1, 8;
T_365.0 ; End of true expr.
    %load/vec4 v0x600000020120_0;
    %flag_set/vec4 9;
    %jmp/0 T_365.2, 9;
    %load/vec4 v0x60000002fe70_0;
    %jmp/1 T_365.3, 9;
T_365.2 ; End of true expr.
    %load/vec4 v0x600000020090_0;
    %jmp/0 T_365.3, 9;
 ; End of false expr.
    %blend;
T_365.3;
    %jmp/0 T_365.1, 8;
 ; End of false expr.
    %blend;
T_365.1;
    %store/vec4 v0x600000020090_0, 0, 1;
    %jmp T_365;
    .thread T_365;
    .scope S_0x7fb80a7d7b70;
T_366 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000020990_0;
    %flag_set/vec4 8;
    %jmp/0 T_366.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_366.1, 8;
T_366.0 ; End of true expr.
    %load/vec4 v0x600000020ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_366.2, 9;
    %load/vec4 v0x600000020870_0;
    %jmp/1 T_366.3, 9;
T_366.2 ; End of true expr.
    %load/vec4 v0x600000020a20_0;
    %jmp/0 T_366.3, 9;
 ; End of false expr.
    %blend;
T_366.3;
    %jmp/0 T_366.1, 8;
 ; End of false expr.
    %blend;
T_366.1;
    %store/vec4 v0x600000020a20_0, 0, 1;
    %jmp T_366;
    .thread T_366;
    .scope S_0x7fb80a7d7e50;
T_367 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000021320_0;
    %flag_set/vec4 8;
    %jmp/0 T_367.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_367.1, 8;
T_367.0 ; End of true expr.
    %load/vec4 v0x600000021440_0;
    %flag_set/vec4 9;
    %jmp/0 T_367.2, 9;
    %load/vec4 v0x600000021200_0;
    %jmp/1 T_367.3, 9;
T_367.2 ; End of true expr.
    %load/vec4 v0x6000000213b0_0;
    %jmp/0 T_367.3, 9;
 ; End of false expr.
    %blend;
T_367.3;
    %jmp/0 T_367.1, 8;
 ; End of false expr.
    %blend;
T_367.1;
    %store/vec4 v0x6000000213b0_0, 0, 1;
    %jmp T_367;
    .thread T_367;
    .scope S_0x7fb80a7d8130;
T_368 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000021cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_368.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_368.1, 8;
T_368.0 ; End of true expr.
    %load/vec4 v0x600000021dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_368.2, 9;
    %load/vec4 v0x600000021b90_0;
    %jmp/1 T_368.3, 9;
T_368.2 ; End of true expr.
    %load/vec4 v0x600000021d40_0;
    %jmp/0 T_368.3, 9;
 ; End of false expr.
    %blend;
T_368.3;
    %jmp/0 T_368.1, 8;
 ; End of false expr.
    %blend;
T_368.1;
    %store/vec4 v0x600000021d40_0, 0, 1;
    %jmp T_368;
    .thread T_368;
    .scope S_0x7fb80a7d8410;
T_369 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000022640_0;
    %flag_set/vec4 8;
    %jmp/0 T_369.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_369.1, 8;
T_369.0 ; End of true expr.
    %load/vec4 v0x600000022760_0;
    %flag_set/vec4 9;
    %jmp/0 T_369.2, 9;
    %load/vec4 v0x600000022520_0;
    %jmp/1 T_369.3, 9;
T_369.2 ; End of true expr.
    %load/vec4 v0x6000000226d0_0;
    %jmp/0 T_369.3, 9;
 ; End of false expr.
    %blend;
T_369.3;
    %jmp/0 T_369.1, 8;
 ; End of false expr.
    %blend;
T_369.1;
    %store/vec4 v0x6000000226d0_0, 0, 1;
    %jmp T_369;
    .thread T_369;
    .scope S_0x7fb80a7d86f0;
T_370 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000022fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_370.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_370.1, 8;
T_370.0 ; End of true expr.
    %load/vec4 v0x6000000230f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_370.2, 9;
    %load/vec4 v0x600000022eb0_0;
    %jmp/1 T_370.3, 9;
T_370.2 ; End of true expr.
    %load/vec4 v0x600000023060_0;
    %jmp/0 T_370.3, 9;
 ; End of false expr.
    %blend;
T_370.3;
    %jmp/0 T_370.1, 8;
 ; End of false expr.
    %blend;
T_370.1;
    %store/vec4 v0x600000023060_0, 0, 1;
    %jmp T_370;
    .thread T_370;
    .scope S_0x7fb80a7d89d0;
T_371 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000023960_0;
    %flag_set/vec4 8;
    %jmp/0 T_371.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_371.1, 8;
T_371.0 ; End of true expr.
    %load/vec4 v0x600000023a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_371.2, 9;
    %load/vec4 v0x600000023840_0;
    %jmp/1 T_371.3, 9;
T_371.2 ; End of true expr.
    %load/vec4 v0x6000000239f0_0;
    %jmp/0 T_371.3, 9;
 ; End of false expr.
    %blend;
T_371.3;
    %jmp/0 T_371.1, 8;
 ; End of false expr.
    %blend;
T_371.1;
    %store/vec4 v0x6000000239f0_0, 0, 1;
    %jmp T_371;
    .thread T_371;
    .scope S_0x7fb80a7d8eb0;
T_372 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000024360_0;
    %flag_set/vec4 8;
    %jmp/0 T_372.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_372.1, 8;
T_372.0 ; End of true expr.
    %load/vec4 v0x600000024480_0;
    %flag_set/vec4 9;
    %jmp/0 T_372.2, 9;
    %load/vec4 v0x600000024240_0;
    %jmp/1 T_372.3, 9;
T_372.2 ; End of true expr.
    %load/vec4 v0x6000000243f0_0;
    %jmp/0 T_372.3, 9;
 ; End of false expr.
    %blend;
T_372.3;
    %jmp/0 T_372.1, 8;
 ; End of false expr.
    %blend;
T_372.1;
    %store/vec4 v0x6000000243f0_0, 0, 1;
    %jmp T_372;
    .thread T_372;
    .scope S_0x7fb80a7d9190;
T_373 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000024cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_373.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_373.1, 8;
T_373.0 ; End of true expr.
    %load/vec4 v0x600000024e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_373.2, 9;
    %load/vec4 v0x600000024bd0_0;
    %jmp/1 T_373.3, 9;
T_373.2 ; End of true expr.
    %load/vec4 v0x600000024d80_0;
    %jmp/0 T_373.3, 9;
 ; End of false expr.
    %blend;
T_373.3;
    %jmp/0 T_373.1, 8;
 ; End of false expr.
    %blend;
T_373.1;
    %store/vec4 v0x600000024d80_0, 0, 1;
    %jmp T_373;
    .thread T_373;
    .scope S_0x7fb80a7d9470;
T_374 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000025680_0;
    %flag_set/vec4 8;
    %jmp/0 T_374.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_374.1, 8;
T_374.0 ; End of true expr.
    %load/vec4 v0x6000000257a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_374.2, 9;
    %load/vec4 v0x600000025560_0;
    %jmp/1 T_374.3, 9;
T_374.2 ; End of true expr.
    %load/vec4 v0x600000025710_0;
    %jmp/0 T_374.3, 9;
 ; End of false expr.
    %blend;
T_374.3;
    %jmp/0 T_374.1, 8;
 ; End of false expr.
    %blend;
T_374.1;
    %store/vec4 v0x600000025710_0, 0, 1;
    %jmp T_374;
    .thread T_374;
    .scope S_0x7fb80a7d9750;
T_375 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000026010_0;
    %flag_set/vec4 8;
    %jmp/0 T_375.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_375.1, 8;
T_375.0 ; End of true expr.
    %load/vec4 v0x600000026130_0;
    %flag_set/vec4 9;
    %jmp/0 T_375.2, 9;
    %load/vec4 v0x600000025ef0_0;
    %jmp/1 T_375.3, 9;
T_375.2 ; End of true expr.
    %load/vec4 v0x6000000260a0_0;
    %jmp/0 T_375.3, 9;
 ; End of false expr.
    %blend;
T_375.3;
    %jmp/0 T_375.1, 8;
 ; End of false expr.
    %blend;
T_375.1;
    %store/vec4 v0x6000000260a0_0, 0, 1;
    %jmp T_375;
    .thread T_375;
    .scope S_0x7fb80a7d9a30;
T_376 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000269a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_376.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_376.1, 8;
T_376.0 ; End of true expr.
    %load/vec4 v0x600000026ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_376.2, 9;
    %load/vec4 v0x600000026880_0;
    %jmp/1 T_376.3, 9;
T_376.2 ; End of true expr.
    %load/vec4 v0x600000026a30_0;
    %jmp/0 T_376.3, 9;
 ; End of false expr.
    %blend;
T_376.3;
    %jmp/0 T_376.1, 8;
 ; End of false expr.
    %blend;
T_376.1;
    %store/vec4 v0x600000026a30_0, 0, 1;
    %jmp T_376;
    .thread T_376;
    .scope S_0x7fb80a7d9d10;
T_377 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000027330_0;
    %flag_set/vec4 8;
    %jmp/0 T_377.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_377.1, 8;
T_377.0 ; End of true expr.
    %load/vec4 v0x600000027450_0;
    %flag_set/vec4 9;
    %jmp/0 T_377.2, 9;
    %load/vec4 v0x600000027210_0;
    %jmp/1 T_377.3, 9;
T_377.2 ; End of true expr.
    %load/vec4 v0x6000000273c0_0;
    %jmp/0 T_377.3, 9;
 ; End of false expr.
    %blend;
T_377.3;
    %jmp/0 T_377.1, 8;
 ; End of false expr.
    %blend;
T_377.1;
    %store/vec4 v0x6000000273c0_0, 0, 1;
    %jmp T_377;
    .thread T_377;
    .scope S_0x7fb80a7d9ff0;
T_378 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000027cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_378.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_378.1, 8;
T_378.0 ; End of true expr.
    %load/vec4 v0x600000027de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_378.2, 9;
    %load/vec4 v0x600000027ba0_0;
    %jmp/1 T_378.3, 9;
T_378.2 ; End of true expr.
    %load/vec4 v0x600000027d50_0;
    %jmp/0 T_378.3, 9;
 ; End of false expr.
    %blend;
T_378.3;
    %jmp/0 T_378.1, 8;
 ; End of false expr.
    %blend;
T_378.1;
    %store/vec4 v0x600000027d50_0, 0, 1;
    %jmp T_378;
    .thread T_378;
    .scope S_0x7fb80a7da6d0;
T_379 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000038b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_379.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_379.1, 8;
T_379.0 ; End of true expr.
    %load/vec4 v0x600000038c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_379.2, 9;
    %load/vec4 v0x600000038a20_0;
    %jmp/1 T_379.3, 9;
T_379.2 ; End of true expr.
    %load/vec4 v0x600000038bd0_0;
    %jmp/0 T_379.3, 9;
 ; End of false expr.
    %blend;
T_379.3;
    %jmp/0 T_379.1, 8;
 ; End of false expr.
    %blend;
T_379.1;
    %store/vec4 v0x600000038bd0_0, 0, 1;
    %jmp T_379;
    .thread T_379;
    .scope S_0x7fb80a7da9b0;
T_380 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000394d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_380.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_380.1, 8;
T_380.0 ; End of true expr.
    %load/vec4 v0x6000000395f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_380.2, 9;
    %load/vec4 v0x6000000393b0_0;
    %jmp/1 T_380.3, 9;
T_380.2 ; End of true expr.
    %load/vec4 v0x600000039560_0;
    %jmp/0 T_380.3, 9;
 ; End of false expr.
    %blend;
T_380.3;
    %jmp/0 T_380.1, 8;
 ; End of false expr.
    %blend;
T_380.1;
    %store/vec4 v0x600000039560_0, 0, 1;
    %jmp T_380;
    .thread T_380;
    .scope S_0x7fb80a7dac90;
T_381 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000039e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_381.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_381.1, 8;
T_381.0 ; End of true expr.
    %load/vec4 v0x600000039f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_381.2, 9;
    %load/vec4 v0x600000039d40_0;
    %jmp/1 T_381.3, 9;
T_381.2 ; End of true expr.
    %load/vec4 v0x600000039ef0_0;
    %jmp/0 T_381.3, 9;
 ; End of false expr.
    %blend;
T_381.3;
    %jmp/0 T_381.1, 8;
 ; End of false expr.
    %blend;
T_381.1;
    %store/vec4 v0x600000039ef0_0, 0, 1;
    %jmp T_381;
    .thread T_381;
    .scope S_0x7fb80a7daf70;
T_382 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000003a7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_382.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_382.1, 8;
T_382.0 ; End of true expr.
    %load/vec4 v0x60000003a910_0;
    %flag_set/vec4 9;
    %jmp/0 T_382.2, 9;
    %load/vec4 v0x60000003a6d0_0;
    %jmp/1 T_382.3, 9;
T_382.2 ; End of true expr.
    %load/vec4 v0x60000003a880_0;
    %jmp/0 T_382.3, 9;
 ; End of false expr.
    %blend;
T_382.3;
    %jmp/0 T_382.1, 8;
 ; End of false expr.
    %blend;
T_382.1;
    %store/vec4 v0x60000003a880_0, 0, 1;
    %jmp T_382;
    .thread T_382;
    .scope S_0x7fb80a7db250;
T_383 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000003b180_0;
    %flag_set/vec4 8;
    %jmp/0 T_383.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_383.1, 8;
T_383.0 ; End of true expr.
    %load/vec4 v0x60000003b2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_383.2, 9;
    %load/vec4 v0x60000003b060_0;
    %jmp/1 T_383.3, 9;
T_383.2 ; End of true expr.
    %load/vec4 v0x60000003b210_0;
    %jmp/0 T_383.3, 9;
 ; End of false expr.
    %blend;
T_383.3;
    %jmp/0 T_383.1, 8;
 ; End of false expr.
    %blend;
T_383.1;
    %store/vec4 v0x60000003b210_0, 0, 1;
    %jmp T_383;
    .thread T_383;
    .scope S_0x7fb80a7db530;
T_384 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000003bb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_384.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_384.1, 8;
T_384.0 ; End of true expr.
    %load/vec4 v0x60000003bc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_384.2, 9;
    %load/vec4 v0x60000003b9f0_0;
    %jmp/1 T_384.3, 9;
T_384.2 ; End of true expr.
    %load/vec4 v0x60000003bba0_0;
    %jmp/0 T_384.3, 9;
 ; End of false expr.
    %blend;
T_384.3;
    %jmp/0 T_384.1, 8;
 ; End of false expr.
    %blend;
T_384.1;
    %store/vec4 v0x60000003bba0_0, 0, 1;
    %jmp T_384;
    .thread T_384;
    .scope S_0x7fb80a7db810;
T_385 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000003c510_0;
    %flag_set/vec4 8;
    %jmp/0 T_385.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_385.1, 8;
T_385.0 ; End of true expr.
    %load/vec4 v0x60000003c630_0;
    %flag_set/vec4 9;
    %jmp/0 T_385.2, 9;
    %load/vec4 v0x60000003c3f0_0;
    %jmp/1 T_385.3, 9;
T_385.2 ; End of true expr.
    %load/vec4 v0x60000003c5a0_0;
    %jmp/0 T_385.3, 9;
 ; End of false expr.
    %blend;
T_385.3;
    %jmp/0 T_385.1, 8;
 ; End of false expr.
    %blend;
T_385.1;
    %store/vec4 v0x60000003c5a0_0, 0, 1;
    %jmp T_385;
    .thread T_385;
    .scope S_0x7fb80a7dbaf0;
T_386 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000003cea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_386.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_386.1, 8;
T_386.0 ; End of true expr.
    %load/vec4 v0x60000003cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_386.2, 9;
    %load/vec4 v0x60000003cd80_0;
    %jmp/1 T_386.3, 9;
T_386.2 ; End of true expr.
    %load/vec4 v0x60000003cf30_0;
    %jmp/0 T_386.3, 9;
 ; End of false expr.
    %blend;
T_386.3;
    %jmp/0 T_386.1, 8;
 ; End of false expr.
    %blend;
T_386.1;
    %store/vec4 v0x60000003cf30_0, 0, 1;
    %jmp T_386;
    .thread T_386;
    .scope S_0x7fb80a7dbdd0;
T_387 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000003d830_0;
    %flag_set/vec4 8;
    %jmp/0 T_387.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_387.1, 8;
T_387.0 ; End of true expr.
    %load/vec4 v0x60000003d950_0;
    %flag_set/vec4 9;
    %jmp/0 T_387.2, 9;
    %load/vec4 v0x60000003d710_0;
    %jmp/1 T_387.3, 9;
T_387.2 ; End of true expr.
    %load/vec4 v0x60000003d8c0_0;
    %jmp/0 T_387.3, 9;
 ; End of false expr.
    %blend;
T_387.3;
    %jmp/0 T_387.1, 8;
 ; End of false expr.
    %blend;
T_387.1;
    %store/vec4 v0x60000003d8c0_0, 0, 1;
    %jmp T_387;
    .thread T_387;
    .scope S_0x7fb80a7dc2b0;
T_388 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000003e1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_388.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_388.1, 8;
T_388.0 ; End of true expr.
    %load/vec4 v0x60000003e2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_388.2, 9;
    %load/vec4 v0x60000003e0a0_0;
    %jmp/1 T_388.3, 9;
T_388.2 ; End of true expr.
    %load/vec4 v0x60000003e250_0;
    %jmp/0 T_388.3, 9;
 ; End of false expr.
    %blend;
T_388.3;
    %jmp/0 T_388.1, 8;
 ; End of false expr.
    %blend;
T_388.1;
    %store/vec4 v0x60000003e250_0, 0, 1;
    %jmp T_388;
    .thread T_388;
    .scope S_0x7fb80a7dc590;
T_389 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000003eb50_0;
    %flag_set/vec4 8;
    %jmp/0 T_389.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_389.1, 8;
T_389.0 ; End of true expr.
    %load/vec4 v0x60000003ec70_0;
    %flag_set/vec4 9;
    %jmp/0 T_389.2, 9;
    %load/vec4 v0x60000003ea30_0;
    %jmp/1 T_389.3, 9;
T_389.2 ; End of true expr.
    %load/vec4 v0x60000003ebe0_0;
    %jmp/0 T_389.3, 9;
 ; End of false expr.
    %blend;
T_389.3;
    %jmp/0 T_389.1, 8;
 ; End of false expr.
    %blend;
T_389.1;
    %store/vec4 v0x60000003ebe0_0, 0, 1;
    %jmp T_389;
    .thread T_389;
    .scope S_0x7fb80a7dc870;
T_390 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000003f4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_390.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_390.1, 8;
T_390.0 ; End of true expr.
    %load/vec4 v0x60000003f600_0;
    %flag_set/vec4 9;
    %jmp/0 T_390.2, 9;
    %load/vec4 v0x60000003f3c0_0;
    %jmp/1 T_390.3, 9;
T_390.2 ; End of true expr.
    %load/vec4 v0x60000003f570_0;
    %jmp/0 T_390.3, 9;
 ; End of false expr.
    %blend;
T_390.3;
    %jmp/0 T_390.1, 8;
 ; End of false expr.
    %blend;
T_390.1;
    %store/vec4 v0x60000003f570_0, 0, 1;
    %jmp T_390;
    .thread T_390;
    .scope S_0x7fb80a7dcb50;
T_391 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000003fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_391.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_391.1, 8;
T_391.0 ; End of true expr.
    %load/vec4 v0x600000030000_0;
    %flag_set/vec4 9;
    %jmp/0 T_391.2, 9;
    %load/vec4 v0x60000003fd50_0;
    %jmp/1 T_391.3, 9;
T_391.2 ; End of true expr.
    %load/vec4 v0x60000003ff00_0;
    %jmp/0 T_391.3, 9;
 ; End of false expr.
    %blend;
T_391.3;
    %jmp/0 T_391.1, 8;
 ; End of false expr.
    %blend;
T_391.1;
    %store/vec4 v0x60000003ff00_0, 0, 1;
    %jmp T_391;
    .thread T_391;
    .scope S_0x7fb80a7dce30;
T_392 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000030870_0;
    %flag_set/vec4 8;
    %jmp/0 T_392.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_392.1, 8;
T_392.0 ; End of true expr.
    %load/vec4 v0x600000030990_0;
    %flag_set/vec4 9;
    %jmp/0 T_392.2, 9;
    %load/vec4 v0x600000030750_0;
    %jmp/1 T_392.3, 9;
T_392.2 ; End of true expr.
    %load/vec4 v0x600000030900_0;
    %jmp/0 T_392.3, 9;
 ; End of false expr.
    %blend;
T_392.3;
    %jmp/0 T_392.1, 8;
 ; End of false expr.
    %blend;
T_392.1;
    %store/vec4 v0x600000030900_0, 0, 1;
    %jmp T_392;
    .thread T_392;
    .scope S_0x7fb80a7dd110;
T_393 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000031200_0;
    %flag_set/vec4 8;
    %jmp/0 T_393.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_393.1, 8;
T_393.0 ; End of true expr.
    %load/vec4 v0x600000031320_0;
    %flag_set/vec4 9;
    %jmp/0 T_393.2, 9;
    %load/vec4 v0x6000000310e0_0;
    %jmp/1 T_393.3, 9;
T_393.2 ; End of true expr.
    %load/vec4 v0x600000031290_0;
    %jmp/0 T_393.3, 9;
 ; End of false expr.
    %blend;
T_393.3;
    %jmp/0 T_393.1, 8;
 ; End of false expr.
    %blend;
T_393.1;
    %store/vec4 v0x600000031290_0, 0, 1;
    %jmp T_393;
    .thread T_393;
    .scope S_0x7fb80a7dd3f0;
T_394 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000031b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_394.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_394.1, 8;
T_394.0 ; End of true expr.
    %load/vec4 v0x600000031cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_394.2, 9;
    %load/vec4 v0x600000031a70_0;
    %jmp/1 T_394.3, 9;
T_394.2 ; End of true expr.
    %load/vec4 v0x600000031c20_0;
    %jmp/0 T_394.3, 9;
 ; End of false expr.
    %blend;
T_394.3;
    %jmp/0 T_394.1, 8;
 ; End of false expr.
    %blend;
T_394.1;
    %store/vec4 v0x600000031c20_0, 0, 1;
    %jmp T_394;
    .thread T_394;
    .scope S_0x7fb80a7ddad0;
T_395 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000329a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_395.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_395.1, 8;
T_395.0 ; End of true expr.
    %load/vec4 v0x600000032ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_395.2, 9;
    %load/vec4 v0x600000032880_0;
    %jmp/1 T_395.3, 9;
T_395.2 ; End of true expr.
    %load/vec4 v0x600000032a30_0;
    %jmp/0 T_395.3, 9;
 ; End of false expr.
    %blend;
T_395.3;
    %jmp/0 T_395.1, 8;
 ; End of false expr.
    %blend;
T_395.1;
    %store/vec4 v0x600000032a30_0, 0, 1;
    %jmp T_395;
    .thread T_395;
    .scope S_0x7fb80a7dddb0;
T_396 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000033330_0;
    %flag_set/vec4 8;
    %jmp/0 T_396.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_396.1, 8;
T_396.0 ; End of true expr.
    %load/vec4 v0x600000033450_0;
    %flag_set/vec4 9;
    %jmp/0 T_396.2, 9;
    %load/vec4 v0x600000033210_0;
    %jmp/1 T_396.3, 9;
T_396.2 ; End of true expr.
    %load/vec4 v0x6000000333c0_0;
    %jmp/0 T_396.3, 9;
 ; End of false expr.
    %blend;
T_396.3;
    %jmp/0 T_396.1, 8;
 ; End of false expr.
    %blend;
T_396.1;
    %store/vec4 v0x6000000333c0_0, 0, 1;
    %jmp T_396;
    .thread T_396;
    .scope S_0x7fb80a7de090;
T_397 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000033cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_397.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_397.1, 8;
T_397.0 ; End of true expr.
    %load/vec4 v0x600000033de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_397.2, 9;
    %load/vec4 v0x600000033ba0_0;
    %jmp/1 T_397.3, 9;
T_397.2 ; End of true expr.
    %load/vec4 v0x600000033d50_0;
    %jmp/0 T_397.3, 9;
 ; End of false expr.
    %blend;
T_397.3;
    %jmp/0 T_397.1, 8;
 ; End of false expr.
    %blend;
T_397.1;
    %store/vec4 v0x600000033d50_0, 0, 1;
    %jmp T_397;
    .thread T_397;
    .scope S_0x7fb80a7de370;
T_398 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000346c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_398.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_398.1, 8;
T_398.0 ; End of true expr.
    %load/vec4 v0x6000000347e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_398.2, 9;
    %load/vec4 v0x6000000345a0_0;
    %jmp/1 T_398.3, 9;
T_398.2 ; End of true expr.
    %load/vec4 v0x600000034750_0;
    %jmp/0 T_398.3, 9;
 ; End of false expr.
    %blend;
T_398.3;
    %jmp/0 T_398.1, 8;
 ; End of false expr.
    %blend;
T_398.1;
    %store/vec4 v0x600000034750_0, 0, 1;
    %jmp T_398;
    .thread T_398;
    .scope S_0x7fb80a7de650;
T_399 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000021c900_0;
    %flag_set/vec4 8;
    %jmp/0 T_399.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_399.1, 8;
T_399.0 ; End of true expr.
    %load/vec4 v0x60000021c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_399.2, 9;
    %load/vec4 v0x600000034f30_0;
    %jmp/1 T_399.3, 9;
T_399.2 ; End of true expr.
    %load/vec4 v0x60000021c630_0;
    %jmp/0 T_399.3, 9;
 ; End of false expr.
    %blend;
T_399.3;
    %jmp/0 T_399.1, 8;
 ; End of false expr.
    %blend;
T_399.1;
    %store/vec4 v0x60000021c630_0, 0, 1;
    %jmp T_399;
    .thread T_399;
    .scope S_0x7fb80a34f180;
T_400 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000035200_0;
    %flag_set/vec4 8;
    %jmp/0 T_400.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_400.1, 8;
T_400.0 ; End of true expr.
    %load/vec4 v0x600000035320_0;
    %flag_set/vec4 9;
    %jmp/0 T_400.2, 9;
    %load/vec4 v0x6000000350e0_0;
    %jmp/1 T_400.3, 9;
T_400.2 ; End of true expr.
    %load/vec4 v0x600000035290_0;
    %jmp/0 T_400.3, 9;
 ; End of false expr.
    %blend;
T_400.3;
    %jmp/0 T_400.1, 8;
 ; End of false expr.
    %blend;
T_400.1;
    %store/vec4 v0x600000035290_0, 0, 1;
    %jmp T_400;
    .thread T_400;
    .scope S_0x7fb80a7de930;
T_401 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000035b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_401.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_401.1, 8;
T_401.0 ; End of true expr.
    %load/vec4 v0x600000035cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_401.2, 9;
    %load/vec4 v0x600000035a70_0;
    %jmp/1 T_401.3, 9;
T_401.2 ; End of true expr.
    %load/vec4 v0x600000035c20_0;
    %jmp/0 T_401.3, 9;
 ; End of false expr.
    %blend;
T_401.3;
    %jmp/0 T_401.1, 8;
 ; End of false expr.
    %blend;
T_401.1;
    %store/vec4 v0x600000035c20_0, 0, 1;
    %jmp T_401;
    .thread T_401;
    .scope S_0x7fb80a7dec10;
T_402 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000036520_0;
    %flag_set/vec4 8;
    %jmp/0 T_402.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_402.1, 8;
T_402.0 ; End of true expr.
    %load/vec4 v0x600000036640_0;
    %flag_set/vec4 9;
    %jmp/0 T_402.2, 9;
    %load/vec4 v0x600000036400_0;
    %jmp/1 T_402.3, 9;
T_402.2 ; End of true expr.
    %load/vec4 v0x6000000365b0_0;
    %jmp/0 T_402.3, 9;
 ; End of false expr.
    %blend;
T_402.3;
    %jmp/0 T_402.1, 8;
 ; End of false expr.
    %blend;
T_402.1;
    %store/vec4 v0x6000000365b0_0, 0, 1;
    %jmp T_402;
    .thread T_402;
    .scope S_0x7fb80a7deef0;
T_403 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000036eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_403.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_403.1, 8;
T_403.0 ; End of true expr.
    %load/vec4 v0x600000036fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_403.2, 9;
    %load/vec4 v0x600000036d90_0;
    %jmp/1 T_403.3, 9;
T_403.2 ; End of true expr.
    %load/vec4 v0x600000036f40_0;
    %jmp/0 T_403.3, 9;
 ; End of false expr.
    %blend;
T_403.3;
    %jmp/0 T_403.1, 8;
 ; End of false expr.
    %blend;
T_403.1;
    %store/vec4 v0x600000036f40_0, 0, 1;
    %jmp T_403;
    .thread T_403;
    .scope S_0x7fb80a7df3d0;
T_404 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000037840_0;
    %flag_set/vec4 8;
    %jmp/0 T_404.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_404.1, 8;
T_404.0 ; End of true expr.
    %load/vec4 v0x600000037960_0;
    %flag_set/vec4 9;
    %jmp/0 T_404.2, 9;
    %load/vec4 v0x600000037720_0;
    %jmp/1 T_404.3, 9;
T_404.2 ; End of true expr.
    %load/vec4 v0x6000000378d0_0;
    %jmp/0 T_404.3, 9;
 ; End of false expr.
    %blend;
T_404.3;
    %jmp/0 T_404.1, 8;
 ; End of false expr.
    %blend;
T_404.1;
    %store/vec4 v0x6000000378d0_0, 0, 1;
    %jmp T_404;
    .thread T_404;
    .scope S_0x7fb80a7df6b0;
T_405 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000cc240_0;
    %flag_set/vec4 8;
    %jmp/0 T_405.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_405.1, 8;
T_405.0 ; End of true expr.
    %load/vec4 v0x6000000cc360_0;
    %flag_set/vec4 9;
    %jmp/0 T_405.2, 9;
    %load/vec4 v0x6000000cc120_0;
    %jmp/1 T_405.3, 9;
T_405.2 ; End of true expr.
    %load/vec4 v0x6000000cc2d0_0;
    %jmp/0 T_405.3, 9;
 ; End of false expr.
    %blend;
T_405.3;
    %jmp/0 T_405.1, 8;
 ; End of false expr.
    %blend;
T_405.1;
    %store/vec4 v0x6000000cc2d0_0, 0, 1;
    %jmp T_405;
    .thread T_405;
    .scope S_0x7fb80a7df990;
T_406 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000ccbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_406.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_406.1, 8;
T_406.0 ; End of true expr.
    %load/vec4 v0x6000000cccf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_406.2, 9;
    %load/vec4 v0x6000000ccab0_0;
    %jmp/1 T_406.3, 9;
T_406.2 ; End of true expr.
    %load/vec4 v0x6000000ccc60_0;
    %jmp/0 T_406.3, 9;
 ; End of false expr.
    %blend;
T_406.3;
    %jmp/0 T_406.1, 8;
 ; End of false expr.
    %blend;
T_406.1;
    %store/vec4 v0x6000000ccc60_0, 0, 1;
    %jmp T_406;
    .thread T_406;
    .scope S_0x7fb80a7dfc70;
T_407 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000cd560_0;
    %flag_set/vec4 8;
    %jmp/0 T_407.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_407.1, 8;
T_407.0 ; End of true expr.
    %load/vec4 v0x6000000cd680_0;
    %flag_set/vec4 9;
    %jmp/0 T_407.2, 9;
    %load/vec4 v0x6000000cd440_0;
    %jmp/1 T_407.3, 9;
T_407.2 ; End of true expr.
    %load/vec4 v0x6000000cd5f0_0;
    %jmp/0 T_407.3, 9;
 ; End of false expr.
    %blend;
T_407.3;
    %jmp/0 T_407.1, 8;
 ; End of false expr.
    %blend;
T_407.1;
    %store/vec4 v0x6000000cd5f0_0, 0, 1;
    %jmp T_407;
    .thread T_407;
    .scope S_0x7fb80a7dff50;
T_408 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000cdef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_408.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_408.1, 8;
T_408.0 ; End of true expr.
    %load/vec4 v0x6000000ce010_0;
    %flag_set/vec4 9;
    %jmp/0 T_408.2, 9;
    %load/vec4 v0x6000000cddd0_0;
    %jmp/1 T_408.3, 9;
T_408.2 ; End of true expr.
    %load/vec4 v0x6000000cdf80_0;
    %jmp/0 T_408.3, 9;
 ; End of false expr.
    %blend;
T_408.3;
    %jmp/0 T_408.1, 8;
 ; End of false expr.
    %blend;
T_408.1;
    %store/vec4 v0x6000000cdf80_0, 0, 1;
    %jmp T_408;
    .thread T_408;
    .scope S_0x7fb80a7e0230;
T_409 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000ce880_0;
    %flag_set/vec4 8;
    %jmp/0 T_409.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_409.1, 8;
T_409.0 ; End of true expr.
    %load/vec4 v0x6000000ce9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_409.2, 9;
    %load/vec4 v0x6000000ce760_0;
    %jmp/1 T_409.3, 9;
T_409.2 ; End of true expr.
    %load/vec4 v0x6000000ce910_0;
    %jmp/0 T_409.3, 9;
 ; End of false expr.
    %blend;
T_409.3;
    %jmp/0 T_409.1, 8;
 ; End of false expr.
    %blend;
T_409.1;
    %store/vec4 v0x6000000ce910_0, 0, 1;
    %jmp T_409;
    .thread T_409;
    .scope S_0x7fb80a7e0510;
T_410 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000cf210_0;
    %flag_set/vec4 8;
    %jmp/0 T_410.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_410.1, 8;
T_410.0 ; End of true expr.
    %load/vec4 v0x6000000cf330_0;
    %flag_set/vec4 9;
    %jmp/0 T_410.2, 9;
    %load/vec4 v0x6000000cf0f0_0;
    %jmp/1 T_410.3, 9;
T_410.2 ; End of true expr.
    %load/vec4 v0x6000000cf2a0_0;
    %jmp/0 T_410.3, 9;
 ; End of false expr.
    %blend;
T_410.3;
    %jmp/0 T_410.1, 8;
 ; End of false expr.
    %blend;
T_410.1;
    %store/vec4 v0x6000000cf2a0_0, 0, 1;
    %jmp T_410;
    .thread T_410;
    .scope S_0x7fb80a7e0bf0;
T_411 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c0090_0;
    %flag_set/vec4 8;
    %jmp/0 T_411.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_411.1, 8;
T_411.0 ; End of true expr.
    %load/vec4 v0x6000000c01b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_411.2, 9;
    %load/vec4 v0x6000000cff00_0;
    %jmp/1 T_411.3, 9;
T_411.2 ; End of true expr.
    %load/vec4 v0x6000000c0120_0;
    %jmp/0 T_411.3, 9;
 ; End of false expr.
    %blend;
T_411.3;
    %jmp/0 T_411.1, 8;
 ; End of false expr.
    %blend;
T_411.1;
    %store/vec4 v0x6000000c0120_0, 0, 1;
    %jmp T_411;
    .thread T_411;
    .scope S_0x7fb80a7e0ed0;
T_412 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c0a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_412.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_412.1, 8;
T_412.0 ; End of true expr.
    %load/vec4 v0x6000000c0b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_412.2, 9;
    %load/vec4 v0x6000000c0900_0;
    %jmp/1 T_412.3, 9;
T_412.2 ; End of true expr.
    %load/vec4 v0x6000000c0ab0_0;
    %jmp/0 T_412.3, 9;
 ; End of false expr.
    %blend;
T_412.3;
    %jmp/0 T_412.1, 8;
 ; End of false expr.
    %blend;
T_412.1;
    %store/vec4 v0x6000000c0ab0_0, 0, 1;
    %jmp T_412;
    .thread T_412;
    .scope S_0x7fb80a7e11b0;
T_413 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c13b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_413.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_413.1, 8;
T_413.0 ; End of true expr.
    %load/vec4 v0x6000000c14d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_413.2, 9;
    %load/vec4 v0x6000000c1290_0;
    %jmp/1 T_413.3, 9;
T_413.2 ; End of true expr.
    %load/vec4 v0x6000000c1440_0;
    %jmp/0 T_413.3, 9;
 ; End of false expr.
    %blend;
T_413.3;
    %jmp/0 T_413.1, 8;
 ; End of false expr.
    %blend;
T_413.1;
    %store/vec4 v0x6000000c1440_0, 0, 1;
    %jmp T_413;
    .thread T_413;
    .scope S_0x7fb80a7e1490;
T_414 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c1d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_414.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_414.1, 8;
T_414.0 ; End of true expr.
    %load/vec4 v0x6000000c1e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_414.2, 9;
    %load/vec4 v0x6000000c1c20_0;
    %jmp/1 T_414.3, 9;
T_414.2 ; End of true expr.
    %load/vec4 v0x6000000c1dd0_0;
    %jmp/0 T_414.3, 9;
 ; End of false expr.
    %blend;
T_414.3;
    %jmp/0 T_414.1, 8;
 ; End of false expr.
    %blend;
T_414.1;
    %store/vec4 v0x6000000c1dd0_0, 0, 1;
    %jmp T_414;
    .thread T_414;
    .scope S_0x7fb80a7e1770;
T_415 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c26d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_415.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_415.1, 8;
T_415.0 ; End of true expr.
    %load/vec4 v0x6000000c27f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_415.2, 9;
    %load/vec4 v0x6000000c25b0_0;
    %jmp/1 T_415.3, 9;
T_415.2 ; End of true expr.
    %load/vec4 v0x6000000c2760_0;
    %jmp/0 T_415.3, 9;
 ; End of false expr.
    %blend;
T_415.3;
    %jmp/0 T_415.1, 8;
 ; End of false expr.
    %blend;
T_415.1;
    %store/vec4 v0x6000000c2760_0, 0, 1;
    %jmp T_415;
    .thread T_415;
    .scope S_0x7fb80a7e1a50;
T_416 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c3060_0;
    %flag_set/vec4 8;
    %jmp/0 T_416.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_416.1, 8;
T_416.0 ; End of true expr.
    %load/vec4 v0x6000000c3180_0;
    %flag_set/vec4 9;
    %jmp/0 T_416.2, 9;
    %load/vec4 v0x6000000c2f40_0;
    %jmp/1 T_416.3, 9;
T_416.2 ; End of true expr.
    %load/vec4 v0x6000000c30f0_0;
    %jmp/0 T_416.3, 9;
 ; End of false expr.
    %blend;
T_416.3;
    %jmp/0 T_416.1, 8;
 ; End of false expr.
    %blend;
T_416.1;
    %store/vec4 v0x6000000c30f0_0, 0, 1;
    %jmp T_416;
    .thread T_416;
    .scope S_0x7fb80a7e1d30;
T_417 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c39f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_417.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_417.1, 8;
T_417.0 ; End of true expr.
    %load/vec4 v0x6000000c3b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_417.2, 9;
    %load/vec4 v0x6000000c38d0_0;
    %jmp/1 T_417.3, 9;
T_417.2 ; End of true expr.
    %load/vec4 v0x6000000c3a80_0;
    %jmp/0 T_417.3, 9;
 ; End of false expr.
    %blend;
T_417.3;
    %jmp/0 T_417.1, 8;
 ; End of false expr.
    %blend;
T_417.1;
    %store/vec4 v0x6000000c3a80_0, 0, 1;
    %jmp T_417;
    .thread T_417;
    .scope S_0x7fb80a7e2010;
T_418 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c43f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_418.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_418.1, 8;
T_418.0 ; End of true expr.
    %load/vec4 v0x6000000c4510_0;
    %flag_set/vec4 9;
    %jmp/0 T_418.2, 9;
    %load/vec4 v0x6000000c42d0_0;
    %jmp/1 T_418.3, 9;
T_418.2 ; End of true expr.
    %load/vec4 v0x6000000c4480_0;
    %jmp/0 T_418.3, 9;
 ; End of false expr.
    %blend;
T_418.3;
    %jmp/0 T_418.1, 8;
 ; End of false expr.
    %blend;
T_418.1;
    %store/vec4 v0x6000000c4480_0, 0, 1;
    %jmp T_418;
    .thread T_418;
    .scope S_0x7fb80a7e22f0;
T_419 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c4d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_419.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_419.1, 8;
T_419.0 ; End of true expr.
    %load/vec4 v0x6000000c4ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_419.2, 9;
    %load/vec4 v0x6000000c4c60_0;
    %jmp/1 T_419.3, 9;
T_419.2 ; End of true expr.
    %load/vec4 v0x6000000c4e10_0;
    %jmp/0 T_419.3, 9;
 ; End of false expr.
    %blend;
T_419.3;
    %jmp/0 T_419.1, 8;
 ; End of false expr.
    %blend;
T_419.1;
    %store/vec4 v0x6000000c4e10_0, 0, 1;
    %jmp T_419;
    .thread T_419;
    .scope S_0x7fb80a7e27d0;
T_420 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c5710_0;
    %flag_set/vec4 8;
    %jmp/0 T_420.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_420.1, 8;
T_420.0 ; End of true expr.
    %load/vec4 v0x6000000c5830_0;
    %flag_set/vec4 9;
    %jmp/0 T_420.2, 9;
    %load/vec4 v0x6000000c55f0_0;
    %jmp/1 T_420.3, 9;
T_420.2 ; End of true expr.
    %load/vec4 v0x6000000c57a0_0;
    %jmp/0 T_420.3, 9;
 ; End of false expr.
    %blend;
T_420.3;
    %jmp/0 T_420.1, 8;
 ; End of false expr.
    %blend;
T_420.1;
    %store/vec4 v0x6000000c57a0_0, 0, 1;
    %jmp T_420;
    .thread T_420;
    .scope S_0x7fb80a7e2ab0;
T_421 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c60a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_421.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_421.1, 8;
T_421.0 ; End of true expr.
    %load/vec4 v0x6000000c61c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_421.2, 9;
    %load/vec4 v0x6000000c5f80_0;
    %jmp/1 T_421.3, 9;
T_421.2 ; End of true expr.
    %load/vec4 v0x6000000c6130_0;
    %jmp/0 T_421.3, 9;
 ; End of false expr.
    %blend;
T_421.3;
    %jmp/0 T_421.1, 8;
 ; End of false expr.
    %blend;
T_421.1;
    %store/vec4 v0x6000000c6130_0, 0, 1;
    %jmp T_421;
    .thread T_421;
    .scope S_0x7fb80a7e2d90;
T_422 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c6a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_422.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_422.1, 8;
T_422.0 ; End of true expr.
    %load/vec4 v0x6000000c6b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_422.2, 9;
    %load/vec4 v0x6000000c6910_0;
    %jmp/1 T_422.3, 9;
T_422.2 ; End of true expr.
    %load/vec4 v0x6000000c6ac0_0;
    %jmp/0 T_422.3, 9;
 ; End of false expr.
    %blend;
T_422.3;
    %jmp/0 T_422.1, 8;
 ; End of false expr.
    %blend;
T_422.1;
    %store/vec4 v0x6000000c6ac0_0, 0, 1;
    %jmp T_422;
    .thread T_422;
    .scope S_0x7fb80a7e3070;
T_423 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c73c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_423.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_423.1, 8;
T_423.0 ; End of true expr.
    %load/vec4 v0x6000000c74e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_423.2, 9;
    %load/vec4 v0x6000000c72a0_0;
    %jmp/1 T_423.3, 9;
T_423.2 ; End of true expr.
    %load/vec4 v0x6000000c7450_0;
    %jmp/0 T_423.3, 9;
 ; End of false expr.
    %blend;
T_423.3;
    %jmp/0 T_423.1, 8;
 ; End of false expr.
    %blend;
T_423.1;
    %store/vec4 v0x6000000c7450_0, 0, 1;
    %jmp T_423;
    .thread T_423;
    .scope S_0x7fb80a7e3350;
T_424 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000c7d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_424.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_424.1, 8;
T_424.0 ; End of true expr.
    %load/vec4 v0x6000000c7e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_424.2, 9;
    %load/vec4 v0x6000000c7c30_0;
    %jmp/1 T_424.3, 9;
T_424.2 ; End of true expr.
    %load/vec4 v0x6000000c7de0_0;
    %jmp/0 T_424.3, 9;
 ; End of false expr.
    %blend;
T_424.3;
    %jmp/0 T_424.1, 8;
 ; End of false expr.
    %blend;
T_424.1;
    %store/vec4 v0x6000000c7de0_0, 0, 1;
    %jmp T_424;
    .thread T_424;
    .scope S_0x7fb80a7e3630;
T_425 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d8750_0;
    %flag_set/vec4 8;
    %jmp/0 T_425.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_425.1, 8;
T_425.0 ; End of true expr.
    %load/vec4 v0x6000000d8870_0;
    %flag_set/vec4 9;
    %jmp/0 T_425.2, 9;
    %load/vec4 v0x6000000d8630_0;
    %jmp/1 T_425.3, 9;
T_425.2 ; End of true expr.
    %load/vec4 v0x6000000d87e0_0;
    %jmp/0 T_425.3, 9;
 ; End of false expr.
    %blend;
T_425.3;
    %jmp/0 T_425.1, 8;
 ; End of false expr.
    %blend;
T_425.1;
    %store/vec4 v0x6000000d87e0_0, 0, 1;
    %jmp T_425;
    .thread T_425;
    .scope S_0x7fb80a7e3910;
T_426 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d90e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_426.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_426.1, 8;
T_426.0 ; End of true expr.
    %load/vec4 v0x6000000d9200_0;
    %flag_set/vec4 9;
    %jmp/0 T_426.2, 9;
    %load/vec4 v0x6000000d8fc0_0;
    %jmp/1 T_426.3, 9;
T_426.2 ; End of true expr.
    %load/vec4 v0x6000000d9170_0;
    %jmp/0 T_426.3, 9;
 ; End of false expr.
    %blend;
T_426.3;
    %jmp/0 T_426.1, 8;
 ; End of false expr.
    %blend;
T_426.1;
    %store/vec4 v0x6000000d9170_0, 0, 1;
    %jmp T_426;
    .thread T_426;
    .scope S_0x7fb80a7e3ff0;
T_427 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d9ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_427.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_427.1, 8;
T_427.0 ; End of true expr.
    %load/vec4 v0x6000000da010_0;
    %flag_set/vec4 9;
    %jmp/0 T_427.2, 9;
    %load/vec4 v0x6000000d9dd0_0;
    %jmp/1 T_427.3, 9;
T_427.2 ; End of true expr.
    %load/vec4 v0x6000000d9f80_0;
    %jmp/0 T_427.3, 9;
 ; End of false expr.
    %blend;
T_427.3;
    %jmp/0 T_427.1, 8;
 ; End of false expr.
    %blend;
T_427.1;
    %store/vec4 v0x6000000d9f80_0, 0, 1;
    %jmp T_427;
    .thread T_427;
    .scope S_0x7fb80a7e42d0;
T_428 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000da880_0;
    %flag_set/vec4 8;
    %jmp/0 T_428.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_428.1, 8;
T_428.0 ; End of true expr.
    %load/vec4 v0x6000000da9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_428.2, 9;
    %load/vec4 v0x6000000da760_0;
    %jmp/1 T_428.3, 9;
T_428.2 ; End of true expr.
    %load/vec4 v0x6000000da910_0;
    %jmp/0 T_428.3, 9;
 ; End of false expr.
    %blend;
T_428.3;
    %jmp/0 T_428.1, 8;
 ; End of false expr.
    %blend;
T_428.1;
    %store/vec4 v0x6000000da910_0, 0, 1;
    %jmp T_428;
    .thread T_428;
    .scope S_0x7fb80a7e45b0;
T_429 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000db210_0;
    %flag_set/vec4 8;
    %jmp/0 T_429.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_429.1, 8;
T_429.0 ; End of true expr.
    %load/vec4 v0x6000000db330_0;
    %flag_set/vec4 9;
    %jmp/0 T_429.2, 9;
    %load/vec4 v0x6000000db0f0_0;
    %jmp/1 T_429.3, 9;
T_429.2 ; End of true expr.
    %load/vec4 v0x6000000db2a0_0;
    %jmp/0 T_429.3, 9;
 ; End of false expr.
    %blend;
T_429.3;
    %jmp/0 T_429.1, 8;
 ; End of false expr.
    %blend;
T_429.1;
    %store/vec4 v0x6000000db2a0_0, 0, 1;
    %jmp T_429;
    .thread T_429;
    .scope S_0x7fb80a7e4890;
T_430 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000dbba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_430.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_430.1, 8;
T_430.0 ; End of true expr.
    %load/vec4 v0x6000000dbcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_430.2, 9;
    %load/vec4 v0x6000000dba80_0;
    %jmp/1 T_430.3, 9;
T_430.2 ; End of true expr.
    %load/vec4 v0x6000000dbc30_0;
    %jmp/0 T_430.3, 9;
 ; End of false expr.
    %blend;
T_430.3;
    %jmp/0 T_430.1, 8;
 ; End of false expr.
    %blend;
T_430.1;
    %store/vec4 v0x6000000dbc30_0, 0, 1;
    %jmp T_430;
    .thread T_430;
    .scope S_0x7fb80a7e4b70;
T_431 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000dc5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_431.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_431.1, 8;
T_431.0 ; End of true expr.
    %load/vec4 v0x6000000dc6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_431.2, 9;
    %load/vec4 v0x6000000dc480_0;
    %jmp/1 T_431.3, 9;
T_431.2 ; End of true expr.
    %load/vec4 v0x6000000dc630_0;
    %jmp/0 T_431.3, 9;
 ; End of false expr.
    %blend;
T_431.3;
    %jmp/0 T_431.1, 8;
 ; End of false expr.
    %blend;
T_431.1;
    %store/vec4 v0x6000000dc630_0, 0, 1;
    %jmp T_431;
    .thread T_431;
    .scope S_0x7fb80a7e4e50;
T_432 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000dcf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_432.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_432.1, 8;
T_432.0 ; End of true expr.
    %load/vec4 v0x6000000dd050_0;
    %flag_set/vec4 9;
    %jmp/0 T_432.2, 9;
    %load/vec4 v0x6000000dce10_0;
    %jmp/1 T_432.3, 9;
T_432.2 ; End of true expr.
    %load/vec4 v0x6000000dcfc0_0;
    %jmp/0 T_432.3, 9;
 ; End of false expr.
    %blend;
T_432.3;
    %jmp/0 T_432.1, 8;
 ; End of false expr.
    %blend;
T_432.1;
    %store/vec4 v0x6000000dcfc0_0, 0, 1;
    %jmp T_432;
    .thread T_432;
    .scope S_0x7fb80a7e5130;
T_433 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000dd8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_433.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_433.1, 8;
T_433.0 ; End of true expr.
    %load/vec4 v0x6000000dd9e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_433.2, 9;
    %load/vec4 v0x6000000dd7a0_0;
    %jmp/1 T_433.3, 9;
T_433.2 ; End of true expr.
    %load/vec4 v0x6000000dd950_0;
    %jmp/0 T_433.3, 9;
 ; End of false expr.
    %blend;
T_433.3;
    %jmp/0 T_433.1, 8;
 ; End of false expr.
    %blend;
T_433.1;
    %store/vec4 v0x6000000dd950_0, 0, 1;
    %jmp T_433;
    .thread T_433;
    .scope S_0x7fb80a7e5410;
T_434 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000de250_0;
    %flag_set/vec4 8;
    %jmp/0 T_434.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_434.1, 8;
T_434.0 ; End of true expr.
    %load/vec4 v0x6000000de370_0;
    %flag_set/vec4 9;
    %jmp/0 T_434.2, 9;
    %load/vec4 v0x6000000de130_0;
    %jmp/1 T_434.3, 9;
T_434.2 ; End of true expr.
    %load/vec4 v0x6000000de2e0_0;
    %jmp/0 T_434.3, 9;
 ; End of false expr.
    %blend;
T_434.3;
    %jmp/0 T_434.1, 8;
 ; End of false expr.
    %blend;
T_434.1;
    %store/vec4 v0x6000000de2e0_0, 0, 1;
    %jmp T_434;
    .thread T_434;
    .scope S_0x7fb80a7e56f0;
T_435 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000debe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_435.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_435.1, 8;
T_435.0 ; End of true expr.
    %load/vec4 v0x6000000ded00_0;
    %flag_set/vec4 9;
    %jmp/0 T_435.2, 9;
    %load/vec4 v0x6000000deac0_0;
    %jmp/1 T_435.3, 9;
T_435.2 ; End of true expr.
    %load/vec4 v0x6000000dec70_0;
    %jmp/0 T_435.3, 9;
 ; End of false expr.
    %blend;
T_435.3;
    %jmp/0 T_435.1, 8;
 ; End of false expr.
    %blend;
T_435.1;
    %store/vec4 v0x6000000dec70_0, 0, 1;
    %jmp T_435;
    .thread T_435;
    .scope S_0x7fb80a7e5bd0;
T_436 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000df570_0;
    %flag_set/vec4 8;
    %jmp/0 T_436.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_436.1, 8;
T_436.0 ; End of true expr.
    %load/vec4 v0x6000000df690_0;
    %flag_set/vec4 9;
    %jmp/0 T_436.2, 9;
    %load/vec4 v0x6000000df450_0;
    %jmp/1 T_436.3, 9;
T_436.2 ; End of true expr.
    %load/vec4 v0x6000000df600_0;
    %jmp/0 T_436.3, 9;
 ; End of false expr.
    %blend;
T_436.3;
    %jmp/0 T_436.1, 8;
 ; End of false expr.
    %blend;
T_436.1;
    %store/vec4 v0x6000000df600_0, 0, 1;
    %jmp T_436;
    .thread T_436;
    .scope S_0x7fb80a7e5eb0;
T_437 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000dff00_0;
    %flag_set/vec4 8;
    %jmp/0 T_437.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_437.1, 8;
T_437.0 ; End of true expr.
    %load/vec4 v0x6000000d0090_0;
    %flag_set/vec4 9;
    %jmp/0 T_437.2, 9;
    %load/vec4 v0x6000000dfde0_0;
    %jmp/1 T_437.3, 9;
T_437.2 ; End of true expr.
    %load/vec4 v0x6000000d0000_0;
    %jmp/0 T_437.3, 9;
 ; End of false expr.
    %blend;
T_437.3;
    %jmp/0 T_437.1, 8;
 ; End of false expr.
    %blend;
T_437.1;
    %store/vec4 v0x6000000d0000_0, 0, 1;
    %jmp T_437;
    .thread T_437;
    .scope S_0x7fb80a7e6190;
T_438 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d0900_0;
    %flag_set/vec4 8;
    %jmp/0 T_438.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_438.1, 8;
T_438.0 ; End of true expr.
    %load/vec4 v0x6000000d0a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_438.2, 9;
    %load/vec4 v0x6000000d07e0_0;
    %jmp/1 T_438.3, 9;
T_438.2 ; End of true expr.
    %load/vec4 v0x6000000d0990_0;
    %jmp/0 T_438.3, 9;
 ; End of false expr.
    %blend;
T_438.3;
    %jmp/0 T_438.1, 8;
 ; End of false expr.
    %blend;
T_438.1;
    %store/vec4 v0x6000000d0990_0, 0, 1;
    %jmp T_438;
    .thread T_438;
    .scope S_0x7fb80a7e6470;
T_439 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d1290_0;
    %flag_set/vec4 8;
    %jmp/0 T_439.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_439.1, 8;
T_439.0 ; End of true expr.
    %load/vec4 v0x6000000d13b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_439.2, 9;
    %load/vec4 v0x6000000d1170_0;
    %jmp/1 T_439.3, 9;
T_439.2 ; End of true expr.
    %load/vec4 v0x6000000d1320_0;
    %jmp/0 T_439.3, 9;
 ; End of false expr.
    %blend;
T_439.3;
    %jmp/0 T_439.1, 8;
 ; End of false expr.
    %blend;
T_439.1;
    %store/vec4 v0x6000000d1320_0, 0, 1;
    %jmp T_439;
    .thread T_439;
    .scope S_0x7fb80a7e6750;
T_440 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d1c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_440.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_440.1, 8;
T_440.0 ; End of true expr.
    %load/vec4 v0x6000000d1d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_440.2, 9;
    %load/vec4 v0x6000000d1b00_0;
    %jmp/1 T_440.3, 9;
T_440.2 ; End of true expr.
    %load/vec4 v0x6000000d1cb0_0;
    %jmp/0 T_440.3, 9;
 ; End of false expr.
    %blend;
T_440.3;
    %jmp/0 T_440.1, 8;
 ; End of false expr.
    %blend;
T_440.1;
    %store/vec4 v0x6000000d1cb0_0, 0, 1;
    %jmp T_440;
    .thread T_440;
    .scope S_0x7fb80a7e6a30;
T_441 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d25b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_441.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_441.1, 8;
T_441.0 ; End of true expr.
    %load/vec4 v0x6000000d26d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_441.2, 9;
    %load/vec4 v0x6000000d2490_0;
    %jmp/1 T_441.3, 9;
T_441.2 ; End of true expr.
    %load/vec4 v0x6000000d2640_0;
    %jmp/0 T_441.3, 9;
 ; End of false expr.
    %blend;
T_441.3;
    %jmp/0 T_441.1, 8;
 ; End of false expr.
    %blend;
T_441.1;
    %store/vec4 v0x6000000d2640_0, 0, 1;
    %jmp T_441;
    .thread T_441;
    .scope S_0x7fb80a7e6d10;
T_442 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d2f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_442.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_442.1, 8;
T_442.0 ; End of true expr.
    %load/vec4 v0x6000000d3060_0;
    %flag_set/vec4 9;
    %jmp/0 T_442.2, 9;
    %load/vec4 v0x6000000d2e20_0;
    %jmp/1 T_442.3, 9;
T_442.2 ; End of true expr.
    %load/vec4 v0x6000000d2fd0_0;
    %jmp/0 T_442.3, 9;
 ; End of false expr.
    %blend;
T_442.3;
    %jmp/0 T_442.1, 8;
 ; End of false expr.
    %blend;
T_442.1;
    %store/vec4 v0x6000000d2fd0_0, 0, 1;
    %jmp T_442;
    .thread T_442;
    .scope S_0x7fb80a7e73f0;
T_443 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d3d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_443.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_443.1, 8;
T_443.0 ; End of true expr.
    %load/vec4 v0x6000000d3e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_443.2, 9;
    %load/vec4 v0x6000000d3c30_0;
    %jmp/1 T_443.3, 9;
T_443.2 ; End of true expr.
    %load/vec4 v0x6000000d3de0_0;
    %jmp/0 T_443.3, 9;
 ; End of false expr.
    %blend;
T_443.3;
    %jmp/0 T_443.1, 8;
 ; End of false expr.
    %blend;
T_443.1;
    %store/vec4 v0x6000000d3de0_0, 0, 1;
    %jmp T_443;
    .thread T_443;
    .scope S_0x7fb80a7e76d0;
T_444 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d4750_0;
    %flag_set/vec4 8;
    %jmp/0 T_444.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_444.1, 8;
T_444.0 ; End of true expr.
    %load/vec4 v0x6000000d4870_0;
    %flag_set/vec4 9;
    %jmp/0 T_444.2, 9;
    %load/vec4 v0x6000000d4630_0;
    %jmp/1 T_444.3, 9;
T_444.2 ; End of true expr.
    %load/vec4 v0x6000000d47e0_0;
    %jmp/0 T_444.3, 9;
 ; End of false expr.
    %blend;
T_444.3;
    %jmp/0 T_444.1, 8;
 ; End of false expr.
    %blend;
T_444.1;
    %store/vec4 v0x6000000d47e0_0, 0, 1;
    %jmp T_444;
    .thread T_444;
    .scope S_0x7fb80a7e79b0;
T_445 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d50e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_445.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_445.1, 8;
T_445.0 ; End of true expr.
    %load/vec4 v0x6000000d5200_0;
    %flag_set/vec4 9;
    %jmp/0 T_445.2, 9;
    %load/vec4 v0x6000000d4fc0_0;
    %jmp/1 T_445.3, 9;
T_445.2 ; End of true expr.
    %load/vec4 v0x6000000d5170_0;
    %jmp/0 T_445.3, 9;
 ; End of false expr.
    %blend;
T_445.3;
    %jmp/0 T_445.1, 8;
 ; End of false expr.
    %blend;
T_445.1;
    %store/vec4 v0x6000000d5170_0, 0, 1;
    %jmp T_445;
    .thread T_445;
    .scope S_0x7fb80a7e7c90;
T_446 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d5a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_446.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_446.1, 8;
T_446.0 ; End of true expr.
    %load/vec4 v0x6000000d5b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_446.2, 9;
    %load/vec4 v0x6000000d5950_0;
    %jmp/1 T_446.3, 9;
T_446.2 ; End of true expr.
    %load/vec4 v0x6000000d5b00_0;
    %jmp/0 T_446.3, 9;
 ; End of false expr.
    %blend;
T_446.3;
    %jmp/0 T_446.1, 8;
 ; End of false expr.
    %blend;
T_446.1;
    %store/vec4 v0x6000000d5b00_0, 0, 1;
    %jmp T_446;
    .thread T_446;
    .scope S_0x7fb80a7e7f70;
T_447 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d6400_0;
    %flag_set/vec4 8;
    %jmp/0 T_447.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_447.1, 8;
T_447.0 ; End of true expr.
    %load/vec4 v0x6000000d6520_0;
    %flag_set/vec4 9;
    %jmp/0 T_447.2, 9;
    %load/vec4 v0x6000000d62e0_0;
    %jmp/1 T_447.3, 9;
T_447.2 ; End of true expr.
    %load/vec4 v0x6000000d6490_0;
    %jmp/0 T_447.3, 9;
 ; End of false expr.
    %blend;
T_447.3;
    %jmp/0 T_447.1, 8;
 ; End of false expr.
    %blend;
T_447.1;
    %store/vec4 v0x6000000d6490_0, 0, 1;
    %jmp T_447;
    .thread T_447;
    .scope S_0x7fb80a7e8250;
T_448 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d6d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_448.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_448.1, 8;
T_448.0 ; End of true expr.
    %load/vec4 v0x6000000d6eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_448.2, 9;
    %load/vec4 v0x6000000d6c70_0;
    %jmp/1 T_448.3, 9;
T_448.2 ; End of true expr.
    %load/vec4 v0x6000000d6e20_0;
    %jmp/0 T_448.3, 9;
 ; End of false expr.
    %blend;
T_448.3;
    %jmp/0 T_448.1, 8;
 ; End of false expr.
    %blend;
T_448.1;
    %store/vec4 v0x6000000d6e20_0, 0, 1;
    %jmp T_448;
    .thread T_448;
    .scope S_0x7fb80a7e8530;
T_449 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000d7720_0;
    %flag_set/vec4 8;
    %jmp/0 T_449.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_449.1, 8;
T_449.0 ; End of true expr.
    %load/vec4 v0x6000000d7840_0;
    %flag_set/vec4 9;
    %jmp/0 T_449.2, 9;
    %load/vec4 v0x6000000d7600_0;
    %jmp/1 T_449.3, 9;
T_449.2 ; End of true expr.
    %load/vec4 v0x6000000d77b0_0;
    %jmp/0 T_449.3, 9;
 ; End of false expr.
    %blend;
T_449.3;
    %jmp/0 T_449.1, 8;
 ; End of false expr.
    %blend;
T_449.1;
    %store/vec4 v0x6000000d77b0_0, 0, 1;
    %jmp T_449;
    .thread T_449;
    .scope S_0x7fb80a7e8810;
T_450 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000e8120_0;
    %flag_set/vec4 8;
    %jmp/0 T_450.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_450.1, 8;
T_450.0 ; End of true expr.
    %load/vec4 v0x6000000e8240_0;
    %flag_set/vec4 9;
    %jmp/0 T_450.2, 9;
    %load/vec4 v0x6000000e8000_0;
    %jmp/1 T_450.3, 9;
T_450.2 ; End of true expr.
    %load/vec4 v0x6000000e81b0_0;
    %jmp/0 T_450.3, 9;
 ; End of false expr.
    %blend;
T_450.3;
    %jmp/0 T_450.1, 8;
 ; End of false expr.
    %blend;
T_450.1;
    %store/vec4 v0x6000000e81b0_0, 0, 1;
    %jmp T_450;
    .thread T_450;
    .scope S_0x7fb80a7e8af0;
T_451 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000e8ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_451.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_451.1, 8;
T_451.0 ; End of true expr.
    %load/vec4 v0x6000000e8bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_451.2, 9;
    %load/vec4 v0x6000000e8990_0;
    %jmp/1 T_451.3, 9;
T_451.2 ; End of true expr.
    %load/vec4 v0x6000000e8b40_0;
    %jmp/0 T_451.3, 9;
 ; End of false expr.
    %blend;
T_451.3;
    %jmp/0 T_451.1, 8;
 ; End of false expr.
    %blend;
T_451.1;
    %store/vec4 v0x6000000e8b40_0, 0, 1;
    %jmp T_451;
    .thread T_451;
    .scope S_0x7fb80a7e8fd0;
T_452 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000e9440_0;
    %flag_set/vec4 8;
    %jmp/0 T_452.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_452.1, 8;
T_452.0 ; End of true expr.
    %load/vec4 v0x6000000e9560_0;
    %flag_set/vec4 9;
    %jmp/0 T_452.2, 9;
    %load/vec4 v0x6000000e9320_0;
    %jmp/1 T_452.3, 9;
T_452.2 ; End of true expr.
    %load/vec4 v0x6000000e94d0_0;
    %jmp/0 T_452.3, 9;
 ; End of false expr.
    %blend;
T_452.3;
    %jmp/0 T_452.1, 8;
 ; End of false expr.
    %blend;
T_452.1;
    %store/vec4 v0x6000000e94d0_0, 0, 1;
    %jmp T_452;
    .thread T_452;
    .scope S_0x7fb80a7e92b0;
T_453 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000e9dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_453.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_453.1, 8;
T_453.0 ; End of true expr.
    %load/vec4 v0x6000000e9ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_453.2, 9;
    %load/vec4 v0x6000000e9cb0_0;
    %jmp/1 T_453.3, 9;
T_453.2 ; End of true expr.
    %load/vec4 v0x6000000e9e60_0;
    %jmp/0 T_453.3, 9;
 ; End of false expr.
    %blend;
T_453.3;
    %jmp/0 T_453.1, 8;
 ; End of false expr.
    %blend;
T_453.1;
    %store/vec4 v0x6000000e9e60_0, 0, 1;
    %jmp T_453;
    .thread T_453;
    .scope S_0x7fb80a7e9590;
T_454 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000ea760_0;
    %flag_set/vec4 8;
    %jmp/0 T_454.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_454.1, 8;
T_454.0 ; End of true expr.
    %load/vec4 v0x6000000ea880_0;
    %flag_set/vec4 9;
    %jmp/0 T_454.2, 9;
    %load/vec4 v0x6000000ea640_0;
    %jmp/1 T_454.3, 9;
T_454.2 ; End of true expr.
    %load/vec4 v0x6000000ea7f0_0;
    %jmp/0 T_454.3, 9;
 ; End of false expr.
    %blend;
T_454.3;
    %jmp/0 T_454.1, 8;
 ; End of false expr.
    %blend;
T_454.1;
    %store/vec4 v0x6000000ea7f0_0, 0, 1;
    %jmp T_454;
    .thread T_454;
    .scope S_0x7fb80a7e9870;
T_455 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000eb0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_455.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_455.1, 8;
T_455.0 ; End of true expr.
    %load/vec4 v0x6000000eb210_0;
    %flag_set/vec4 9;
    %jmp/0 T_455.2, 9;
    %load/vec4 v0x6000000eafd0_0;
    %jmp/1 T_455.3, 9;
T_455.2 ; End of true expr.
    %load/vec4 v0x6000000eb180_0;
    %jmp/0 T_455.3, 9;
 ; End of false expr.
    %blend;
T_455.3;
    %jmp/0 T_455.1, 8;
 ; End of false expr.
    %blend;
T_455.1;
    %store/vec4 v0x6000000eb180_0, 0, 1;
    %jmp T_455;
    .thread T_455;
    .scope S_0x7fb80a7e9b50;
T_456 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000eba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_456.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_456.1, 8;
T_456.0 ; End of true expr.
    %load/vec4 v0x6000000ebba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_456.2, 9;
    %load/vec4 v0x6000000eb960_0;
    %jmp/1 T_456.3, 9;
T_456.2 ; End of true expr.
    %load/vec4 v0x6000000ebb10_0;
    %jmp/0 T_456.3, 9;
 ; End of false expr.
    %blend;
T_456.3;
    %jmp/0 T_456.1, 8;
 ; End of false expr.
    %blend;
T_456.1;
    %store/vec4 v0x6000000ebb10_0, 0, 1;
    %jmp T_456;
    .thread T_456;
    .scope S_0x7fb80a7e9e30;
T_457 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000ec480_0;
    %flag_set/vec4 8;
    %jmp/0 T_457.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_457.1, 8;
T_457.0 ; End of true expr.
    %load/vec4 v0x6000000ec5a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_457.2, 9;
    %load/vec4 v0x6000000ec360_0;
    %jmp/1 T_457.3, 9;
T_457.2 ; End of true expr.
    %load/vec4 v0x6000000ec510_0;
    %jmp/0 T_457.3, 9;
 ; End of false expr.
    %blend;
T_457.3;
    %jmp/0 T_457.1, 8;
 ; End of false expr.
    %blend;
T_457.1;
    %store/vec4 v0x6000000ec510_0, 0, 1;
    %jmp T_457;
    .thread T_457;
    .scope S_0x7fb80a7ea110;
T_458 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000ece10_0;
    %flag_set/vec4 8;
    %jmp/0 T_458.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_458.1, 8;
T_458.0 ; End of true expr.
    %load/vec4 v0x6000000ecf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_458.2, 9;
    %load/vec4 v0x6000000eccf0_0;
    %jmp/1 T_458.3, 9;
T_458.2 ; End of true expr.
    %load/vec4 v0x6000000ecea0_0;
    %jmp/0 T_458.3, 9;
 ; End of false expr.
    %blend;
T_458.3;
    %jmp/0 T_458.1, 8;
 ; End of false expr.
    %blend;
T_458.1;
    %store/vec4 v0x6000000ecea0_0, 0, 1;
    %jmp T_458;
    .thread T_458;
    .scope S_0x7fb80a7afa40;
T_459 ;
    %wait E_0x600002a09280;
    %load/vec4 v0x6000003ac240_0;
    %flag_set/vec4 8;
    %jmp/0 T_459.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_459.1, 8;
T_459.0 ; End of true expr.
    %load/vec4 v0x6000003ac360_0;
    %flag_set/vec4 9;
    %jmp/0 T_459.2, 9;
    %load/vec4 v0x6000003ac120_0;
    %jmp/1 T_459.3, 9;
T_459.2 ; End of true expr.
    %load/vec4 v0x6000003ac2d0_0;
    %jmp/0 T_459.3, 9;
 ; End of false expr.
    %blend;
T_459.3;
    %jmp/0 T_459.1, 8;
 ; End of false expr.
    %blend;
T_459.1;
    %store/vec4 v0x6000003ac2d0_0, 0, 1;
    %jmp T_459;
    .thread T_459;
    .scope S_0x7fb80a7afbb0;
T_460 ;
    %wait E_0x600002a09300;
    %load/vec4 v0x6000003ac5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_460.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_460.1, 8;
T_460.0 ; End of true expr.
    %load/vec4 v0x6000003ac6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_460.2, 9;
    %load/vec4 v0x6000003ac480_0;
    %jmp/1 T_460.3, 9;
T_460.2 ; End of true expr.
    %load/vec4 v0x6000003ac630_0;
    %jmp/0 T_460.3, 9;
 ; End of false expr.
    %blend;
T_460.3;
    %jmp/0 T_460.1, 8;
 ; End of false expr.
    %blend;
T_460.1;
    %store/vec4 v0x6000003ac630_0, 0, 1;
    %jmp T_460;
    .thread T_460;
    .scope S_0x7fb80a7afe90;
T_461 ;
    %wait E_0x600002a09480;
    %load/vec4 v0x6000003acc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_461.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_461.1, 8;
T_461.0 ; End of true expr.
    %load/vec4 v0x6000003acd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_461.2, 9;
    %load/vec4 v0x6000003acb40_0;
    %jmp/1 T_461.3, 9;
T_461.2 ; End of true expr.
    %load/vec4 v0x6000003accf0_0;
    %jmp/0 T_461.3, 9;
 ; End of false expr.
    %blend;
T_461.3;
    %jmp/0 T_461.1, 8;
 ; End of false expr.
    %blend;
T_461.1;
    %store/vec4 v0x6000003accf0_0, 0, 1;
    %jmp T_461;
    .thread T_461;
    .scope S_0x7fb80a7b0000;
T_462 ;
    %wait E_0x600002a09500;
    %load/vec4 v0x6000003acfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_462.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_462.1, 8;
T_462.0 ; End of true expr.
    %load/vec4 v0x6000003ad0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_462.2, 9;
    %load/vec4 v0x6000003acea0_0;
    %jmp/1 T_462.3, 9;
T_462.2 ; End of true expr.
    %load/vec4 v0x6000003ad050_0;
    %jmp/0 T_462.3, 9;
 ; End of false expr.
    %blend;
T_462.3;
    %jmp/0 T_462.1, 8;
 ; End of false expr.
    %blend;
T_462.1;
    %store/vec4 v0x6000003ad050_0, 0, 1;
    %jmp T_462;
    .thread T_462;
    .scope S_0x7fb80a7b02e0;
T_463 ;
    %wait E_0x600002a09680;
    %load/vec4 v0x6000003ad680_0;
    %flag_set/vec4 8;
    %jmp/0 T_463.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_463.1, 8;
T_463.0 ; End of true expr.
    %load/vec4 v0x6000003ad7a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_463.2, 9;
    %load/vec4 v0x6000003ad560_0;
    %jmp/1 T_463.3, 9;
T_463.2 ; End of true expr.
    %load/vec4 v0x6000003ad710_0;
    %jmp/0 T_463.3, 9;
 ; End of false expr.
    %blend;
T_463.3;
    %jmp/0 T_463.1, 8;
 ; End of false expr.
    %blend;
T_463.1;
    %store/vec4 v0x6000003ad710_0, 0, 1;
    %jmp T_463;
    .thread T_463;
    .scope S_0x7fb80a7b0450;
T_464 ;
    %wait E_0x600002a09700;
    %load/vec4 v0x6000003ad9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_464.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_464.1, 8;
T_464.0 ; End of true expr.
    %load/vec4 v0x6000003adb00_0;
    %flag_set/vec4 9;
    %jmp/0 T_464.2, 9;
    %load/vec4 v0x6000003ad8c0_0;
    %jmp/1 T_464.3, 9;
T_464.2 ; End of true expr.
    %load/vec4 v0x6000003ada70_0;
    %jmp/0 T_464.3, 9;
 ; End of false expr.
    %blend;
T_464.3;
    %jmp/0 T_464.1, 8;
 ; End of false expr.
    %blend;
T_464.1;
    %store/vec4 v0x6000003ada70_0, 0, 1;
    %jmp T_464;
    .thread T_464;
    .scope S_0x7fb80a1dcc10;
T_465 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003cd950_0;
    %flag_set/vec4 8;
    %jmp/0 T_465.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_465.1, 8;
T_465.0 ; End of true expr.
    %load/vec4 v0x6000003cda70_0;
    %flag_set/vec4 9;
    %jmp/0 T_465.2, 9;
    %load/vec4 v0x6000003cd830_0;
    %jmp/1 T_465.3, 9;
T_465.2 ; End of true expr.
    %load/vec4 v0x6000003cd9e0_0;
    %jmp/0 T_465.3, 9;
 ; End of false expr.
    %blend;
T_465.3;
    %jmp/0 T_465.1, 8;
 ; End of false expr.
    %blend;
T_465.1;
    %store/vec4 v0x6000003cd9e0_0, 0, 1;
    %jmp T_465;
    .thread T_465;
    .scope S_0x7fb80a9423d0;
T_466 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ccf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_466.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_466.1, 8;
T_466.0 ; End of true expr.
    %load/vec4 v0x6000003cd050_0;
    %flag_set/vec4 9;
    %jmp/0 T_466.2, 9;
    %load/vec4 v0x6000003cce10_0;
    %jmp/1 T_466.3, 9;
T_466.2 ; End of true expr.
    %load/vec4 v0x6000003ccfc0_0;
    %jmp/0 T_466.3, 9;
 ; End of false expr.
    %blend;
T_466.3;
    %jmp/0 T_466.1, 8;
 ; End of false expr.
    %blend;
T_466.1;
    %store/vec4 v0x6000003ccfc0_0, 0, 1;
    %jmp T_466;
    .thread T_466;
    .scope S_0x7fb80a1c66f0;
T_467 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003cd290_0;
    %flag_set/vec4 8;
    %jmp/0 T_467.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_467.1, 8;
T_467.0 ; End of true expr.
    %load/vec4 v0x6000003cd3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_467.2, 9;
    %load/vec4 v0x6000003cd170_0;
    %jmp/1 T_467.3, 9;
T_467.2 ; End of true expr.
    %load/vec4 v0x6000003cd320_0;
    %jmp/0 T_467.3, 9;
 ; End of false expr.
    %blend;
T_467.3;
    %jmp/0 T_467.1, 8;
 ; End of false expr.
    %blend;
T_467.1;
    %store/vec4 v0x6000003cd320_0, 0, 1;
    %jmp T_467;
    .thread T_467;
    .scope S_0x7fb80a1c6860;
T_468 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003cd5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_468.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_468.1, 8;
T_468.0 ; End of true expr.
    %load/vec4 v0x6000003cd710_0;
    %flag_set/vec4 9;
    %jmp/0 T_468.2, 9;
    %load/vec4 v0x6000003cd4d0_0;
    %jmp/1 T_468.3, 9;
T_468.2 ; End of true expr.
    %load/vec4 v0x6000003cd680_0;
    %jmp/0 T_468.3, 9;
 ; End of false expr.
    %blend;
T_468.3;
    %jmp/0 T_468.1, 8;
 ; End of false expr.
    %blend;
T_468.1;
    %store/vec4 v0x6000003cd680_0, 0, 1;
    %jmp T_468;
    .thread T_468;
    .scope S_0x7fb80a1dcd80;
T_469 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003cdcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_469.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_469.1, 8;
T_469.0 ; End of true expr.
    %load/vec4 v0x6000003cddd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_469.2, 9;
    %load/vec4 v0x6000003cdb90_0;
    %jmp/1 T_469.3, 9;
T_469.2 ; End of true expr.
    %load/vec4 v0x6000003cdd40_0;
    %jmp/0 T_469.3, 9;
 ; End of false expr.
    %blend;
T_469.3;
    %jmp/0 T_469.1, 8;
 ; End of false expr.
    %blend;
T_469.1;
    %store/vec4 v0x6000003cdd40_0, 0, 1;
    %jmp T_469;
    .thread T_469;
    .scope S_0x7fb80a798830;
T_470 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032fcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_470.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_470.1, 8;
T_470.0 ; End of true expr.
    %load/vec4 v0x60000032fde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_470.2, 9;
    %load/vec4 v0x60000032fba0_0;
    %jmp/1 T_470.3, 9;
T_470.2 ; End of true expr.
    %load/vec4 v0x60000032fd50_0;
    %jmp/0 T_470.3, 9;
 ; End of false expr.
    %blend;
T_470.3;
    %jmp/0 T_470.1, 8;
 ; End of false expr.
    %blend;
T_470.1;
    %store/vec4 v0x60000032fd50_0, 0, 1;
    %jmp T_470;
    .thread T_470;
    .scope S_0x7fb80a7a23f0;
T_471 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e4120_0;
    %flag_set/vec4 8;
    %jmp/0 T_471.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_471.1, 8;
T_471.0 ; End of true expr.
    %load/vec4 v0x6000003e4240_0;
    %flag_set/vec4 9;
    %jmp/0 T_471.2, 9;
    %load/vec4 v0x6000003e4000_0;
    %jmp/1 T_471.3, 9;
T_471.2 ; End of true expr.
    %load/vec4 v0x6000003e41b0_0;
    %jmp/0 T_471.3, 9;
 ; End of false expr.
    %blend;
T_471.3;
    %jmp/0 T_471.1, 8;
 ; End of false expr.
    %blend;
T_471.1;
    %store/vec4 v0x6000003e41b0_0, 0, 1;
    %jmp T_471;
    .thread T_471;
    .scope S_0x7fb80a7a2560;
T_472 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e4480_0;
    %flag_set/vec4 8;
    %jmp/0 T_472.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_472.1, 8;
T_472.0 ; End of true expr.
    %load/vec4 v0x6000003e45a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_472.2, 9;
    %load/vec4 v0x6000003e4360_0;
    %jmp/1 T_472.3, 9;
T_472.2 ; End of true expr.
    %load/vec4 v0x6000003e4510_0;
    %jmp/0 T_472.3, 9;
 ; End of false expr.
    %blend;
T_472.3;
    %jmp/0 T_472.1, 8;
 ; End of false expr.
    %blend;
T_472.1;
    %store/vec4 v0x6000003e4510_0, 0, 1;
    %jmp T_472;
    .thread T_472;
    .scope S_0x7fb80a7a26d0;
T_473 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e47e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_473.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_473.1, 8;
T_473.0 ; End of true expr.
    %load/vec4 v0x6000003e4900_0;
    %flag_set/vec4 9;
    %jmp/0 T_473.2, 9;
    %load/vec4 v0x6000003e46c0_0;
    %jmp/1 T_473.3, 9;
T_473.2 ; End of true expr.
    %load/vec4 v0x6000003e4870_0;
    %jmp/0 T_473.3, 9;
 ; End of false expr.
    %blend;
T_473.3;
    %jmp/0 T_473.1, 8;
 ; End of false expr.
    %blend;
T_473.1;
    %store/vec4 v0x6000003e4870_0, 0, 1;
    %jmp T_473;
    .thread T_473;
    .scope S_0x7fb80a7a2840;
T_474 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e4b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_474.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_474.1, 8;
T_474.0 ; End of true expr.
    %load/vec4 v0x6000003e4c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_474.2, 9;
    %load/vec4 v0x6000003e4a20_0;
    %jmp/1 T_474.3, 9;
T_474.2 ; End of true expr.
    %load/vec4 v0x6000003e4bd0_0;
    %jmp/0 T_474.3, 9;
 ; End of false expr.
    %blend;
T_474.3;
    %jmp/0 T_474.1, 8;
 ; End of false expr.
    %blend;
T_474.1;
    %store/vec4 v0x6000003e4bd0_0, 0, 1;
    %jmp T_474;
    .thread T_474;
    .scope S_0x7fb80a935bb0;
T_475 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ce010_0;
    %flag_set/vec4 8;
    %jmp/0 T_475.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_475.1, 8;
T_475.0 ; End of true expr.
    %load/vec4 v0x6000003ce130_0;
    %flag_set/vec4 9;
    %jmp/0 T_475.2, 9;
    %load/vec4 v0x6000003cdef0_0;
    %jmp/1 T_475.3, 9;
T_475.2 ; End of true expr.
    %load/vec4 v0x6000003ce0a0_0;
    %jmp/0 T_475.3, 9;
 ; End of false expr.
    %blend;
T_475.3;
    %jmp/0 T_475.1, 8;
 ; End of false expr.
    %blend;
T_475.1;
    %store/vec4 v0x6000003ce0a0_0, 0, 1;
    %jmp T_475;
    .thread T_475;
    .scope S_0x7fb80a935d20;
T_476 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ce370_0;
    %flag_set/vec4 8;
    %jmp/0 T_476.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_476.1, 8;
T_476.0 ; End of true expr.
    %load/vec4 v0x6000003ce490_0;
    %flag_set/vec4 9;
    %jmp/0 T_476.2, 9;
    %load/vec4 v0x6000003ce250_0;
    %jmp/1 T_476.3, 9;
T_476.2 ; End of true expr.
    %load/vec4 v0x6000003ce400_0;
    %jmp/0 T_476.3, 9;
 ; End of false expr.
    %blend;
T_476.3;
    %jmp/0 T_476.1, 8;
 ; End of false expr.
    %blend;
T_476.1;
    %store/vec4 v0x6000003ce400_0, 0, 1;
    %jmp T_476;
    .thread T_476;
    .scope S_0x7fb80a923890;
T_477 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ce6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_477.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_477.1, 8;
T_477.0 ; End of true expr.
    %load/vec4 v0x6000003ce7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_477.2, 9;
    %load/vec4 v0x6000003ce5b0_0;
    %jmp/1 T_477.3, 9;
T_477.2 ; End of true expr.
    %load/vec4 v0x6000003ce760_0;
    %jmp/0 T_477.3, 9;
 ; End of false expr.
    %blend;
T_477.3;
    %jmp/0 T_477.1, 8;
 ; End of false expr.
    %blend;
T_477.1;
    %store/vec4 v0x6000003ce760_0, 0, 1;
    %jmp T_477;
    .thread T_477;
    .scope S_0x7fb80a923a00;
T_478 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003cea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_478.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_478.1, 8;
T_478.0 ; End of true expr.
    %load/vec4 v0x6000003ceb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_478.2, 9;
    %load/vec4 v0x6000003ce910_0;
    %jmp/1 T_478.3, 9;
T_478.2 ; End of true expr.
    %load/vec4 v0x6000003ceac0_0;
    %jmp/0 T_478.3, 9;
 ; End of false expr.
    %blend;
T_478.3;
    %jmp/0 T_478.1, 8;
 ; End of false expr.
    %blend;
T_478.1;
    %store/vec4 v0x6000003ceac0_0, 0, 1;
    %jmp T_478;
    .thread T_478;
    .scope S_0x7fb80a798c80;
T_479 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d8090_0;
    %flag_set/vec4 8;
    %jmp/0 T_479.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_479.1, 8;
T_479.0 ; End of true expr.
    %load/vec4 v0x6000003d81b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_479.2, 9;
    %load/vec4 v0x60000032ff00_0;
    %jmp/1 T_479.3, 9;
T_479.2 ; End of true expr.
    %load/vec4 v0x6000003d8120_0;
    %jmp/0 T_479.3, 9;
 ; End of false expr.
    %blend;
T_479.3;
    %jmp/0 T_479.1, 8;
 ; End of false expr.
    %blend;
T_479.1;
    %store/vec4 v0x6000003d8120_0, 0, 1;
    %jmp T_479;
    .thread T_479;
    .scope S_0x7fb80a798f60;
T_480 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d8990_0;
    %flag_set/vec4 8;
    %jmp/0 T_480.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_480.1, 8;
T_480.0 ; End of true expr.
    %load/vec4 v0x6000003d8ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_480.2, 9;
    %load/vec4 v0x6000003d8870_0;
    %jmp/1 T_480.3, 9;
T_480.2 ; End of true expr.
    %load/vec4 v0x6000003d8a20_0;
    %jmp/0 T_480.3, 9;
 ; End of false expr.
    %blend;
T_480.3;
    %jmp/0 T_480.1, 8;
 ; End of false expr.
    %blend;
T_480.1;
    %store/vec4 v0x6000003d8a20_0, 0, 1;
    %jmp T_480;
    .thread T_480;
    .scope S_0x7fb80a799240;
T_481 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d9290_0;
    %flag_set/vec4 8;
    %jmp/0 T_481.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_481.1, 8;
T_481.0 ; End of true expr.
    %load/vec4 v0x6000003d93b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_481.2, 9;
    %load/vec4 v0x6000003d9170_0;
    %jmp/1 T_481.3, 9;
T_481.2 ; End of true expr.
    %load/vec4 v0x6000003d9320_0;
    %jmp/0 T_481.3, 9;
 ; End of false expr.
    %blend;
T_481.3;
    %jmp/0 T_481.1, 8;
 ; End of false expr.
    %blend;
T_481.1;
    %store/vec4 v0x6000003d9320_0, 0, 1;
    %jmp T_481;
    .thread T_481;
    .scope S_0x7fb80a799520;
T_482 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d9b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_482.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_482.1, 8;
T_482.0 ; End of true expr.
    %load/vec4 v0x6000003d9cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_482.2, 9;
    %load/vec4 v0x6000003d9a70_0;
    %jmp/1 T_482.3, 9;
T_482.2 ; End of true expr.
    %load/vec4 v0x6000003d9c20_0;
    %jmp/0 T_482.3, 9;
 ; End of false expr.
    %blend;
T_482.3;
    %jmp/0 T_482.1, 8;
 ; End of false expr.
    %blend;
T_482.1;
    %store/vec4 v0x6000003d9c20_0, 0, 1;
    %jmp T_482;
    .thread T_482;
    .scope S_0x7fb80a799800;
T_483 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003da490_0;
    %flag_set/vec4 8;
    %jmp/0 T_483.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_483.1, 8;
T_483.0 ; End of true expr.
    %load/vec4 v0x6000003da5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_483.2, 9;
    %load/vec4 v0x6000003da370_0;
    %jmp/1 T_483.3, 9;
T_483.2 ; End of true expr.
    %load/vec4 v0x6000003da520_0;
    %jmp/0 T_483.3, 9;
 ; End of false expr.
    %blend;
T_483.3;
    %jmp/0 T_483.1, 8;
 ; End of false expr.
    %blend;
T_483.1;
    %store/vec4 v0x6000003da520_0, 0, 1;
    %jmp T_483;
    .thread T_483;
    .scope S_0x7fb80a799ae0;
T_484 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003dad90_0;
    %flag_set/vec4 8;
    %jmp/0 T_484.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_484.1, 8;
T_484.0 ; End of true expr.
    %load/vec4 v0x6000003daeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_484.2, 9;
    %load/vec4 v0x6000003dac70_0;
    %jmp/1 T_484.3, 9;
T_484.2 ; End of true expr.
    %load/vec4 v0x6000003dae20_0;
    %jmp/0 T_484.3, 9;
 ; End of false expr.
    %blend;
T_484.3;
    %jmp/0 T_484.1, 8;
 ; End of false expr.
    %blend;
T_484.1;
    %store/vec4 v0x6000003dae20_0, 0, 1;
    %jmp T_484;
    .thread T_484;
    .scope S_0x7fb80a799dc0;
T_485 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003db690_0;
    %flag_set/vec4 8;
    %jmp/0 T_485.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_485.1, 8;
T_485.0 ; End of true expr.
    %load/vec4 v0x6000003db7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_485.2, 9;
    %load/vec4 v0x6000003db570_0;
    %jmp/1 T_485.3, 9;
T_485.2 ; End of true expr.
    %load/vec4 v0x6000003db720_0;
    %jmp/0 T_485.3, 9;
 ; End of false expr.
    %blend;
T_485.3;
    %jmp/0 T_485.1, 8;
 ; End of false expr.
    %blend;
T_485.1;
    %store/vec4 v0x6000003db720_0, 0, 1;
    %jmp T_485;
    .thread T_485;
    .scope S_0x7fb80a79a0a0;
T_486 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003dc000_0;
    %flag_set/vec4 8;
    %jmp/0 T_486.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_486.1, 8;
T_486.0 ; End of true expr.
    %load/vec4 v0x6000003dc120_0;
    %flag_set/vec4 9;
    %jmp/0 T_486.2, 9;
    %load/vec4 v0x6000003dbe70_0;
    %jmp/1 T_486.3, 9;
T_486.2 ; End of true expr.
    %load/vec4 v0x6000003dc090_0;
    %jmp/0 T_486.3, 9;
 ; End of false expr.
    %blend;
T_486.3;
    %jmp/0 T_486.1, 8;
 ; End of false expr.
    %blend;
T_486.1;
    %store/vec4 v0x6000003dc090_0, 0, 1;
    %jmp T_486;
    .thread T_486;
    .scope S_0x7fb80a79a380;
T_487 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003dc900_0;
    %flag_set/vec4 8;
    %jmp/0 T_487.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_487.1, 8;
T_487.0 ; End of true expr.
    %load/vec4 v0x6000003dca20_0;
    %flag_set/vec4 9;
    %jmp/0 T_487.2, 9;
    %load/vec4 v0x6000003dc7e0_0;
    %jmp/1 T_487.3, 9;
T_487.2 ; End of true expr.
    %load/vec4 v0x6000003dc990_0;
    %jmp/0 T_487.3, 9;
 ; End of false expr.
    %blend;
T_487.3;
    %jmp/0 T_487.1, 8;
 ; End of false expr.
    %blend;
T_487.1;
    %store/vec4 v0x6000003dc990_0, 0, 1;
    %jmp T_487;
    .thread T_487;
    .scope S_0x7fb80a79a660;
T_488 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003dd200_0;
    %flag_set/vec4 8;
    %jmp/0 T_488.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_488.1, 8;
T_488.0 ; End of true expr.
    %load/vec4 v0x6000003dd320_0;
    %flag_set/vec4 9;
    %jmp/0 T_488.2, 9;
    %load/vec4 v0x6000003dd0e0_0;
    %jmp/1 T_488.3, 9;
T_488.2 ; End of true expr.
    %load/vec4 v0x6000003dd290_0;
    %jmp/0 T_488.3, 9;
 ; End of false expr.
    %blend;
T_488.3;
    %jmp/0 T_488.1, 8;
 ; End of false expr.
    %blend;
T_488.1;
    %store/vec4 v0x6000003dd290_0, 0, 1;
    %jmp T_488;
    .thread T_488;
    .scope S_0x7fb80a79a940;
T_489 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ddb00_0;
    %flag_set/vec4 8;
    %jmp/0 T_489.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_489.1, 8;
T_489.0 ; End of true expr.
    %load/vec4 v0x6000003ddc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_489.2, 9;
    %load/vec4 v0x6000003dd9e0_0;
    %jmp/1 T_489.3, 9;
T_489.2 ; End of true expr.
    %load/vec4 v0x6000003ddb90_0;
    %jmp/0 T_489.3, 9;
 ; End of false expr.
    %blend;
T_489.3;
    %jmp/0 T_489.1, 8;
 ; End of false expr.
    %blend;
T_489.1;
    %store/vec4 v0x6000003ddb90_0, 0, 1;
    %jmp T_489;
    .thread T_489;
    .scope S_0x7fb80a79ac20;
T_490 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003de400_0;
    %flag_set/vec4 8;
    %jmp/0 T_490.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_490.1, 8;
T_490.0 ; End of true expr.
    %load/vec4 v0x6000003de520_0;
    %flag_set/vec4 9;
    %jmp/0 T_490.2, 9;
    %load/vec4 v0x6000003de2e0_0;
    %jmp/1 T_490.3, 9;
T_490.2 ; End of true expr.
    %load/vec4 v0x6000003de490_0;
    %jmp/0 T_490.3, 9;
 ; End of false expr.
    %blend;
T_490.3;
    %jmp/0 T_490.1, 8;
 ; End of false expr.
    %blend;
T_490.1;
    %store/vec4 v0x6000003de490_0, 0, 1;
    %jmp T_490;
    .thread T_490;
    .scope S_0x7fb80a79af00;
T_491 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ded00_0;
    %flag_set/vec4 8;
    %jmp/0 T_491.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_491.1, 8;
T_491.0 ; End of true expr.
    %load/vec4 v0x6000003dee20_0;
    %flag_set/vec4 9;
    %jmp/0 T_491.2, 9;
    %load/vec4 v0x6000003debe0_0;
    %jmp/1 T_491.3, 9;
T_491.2 ; End of true expr.
    %load/vec4 v0x6000003ded90_0;
    %jmp/0 T_491.3, 9;
 ; End of false expr.
    %blend;
T_491.3;
    %jmp/0 T_491.1, 8;
 ; End of false expr.
    %blend;
T_491.1;
    %store/vec4 v0x6000003ded90_0, 0, 1;
    %jmp T_491;
    .thread T_491;
    .scope S_0x7fb80a79b1e0;
T_492 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003df600_0;
    %flag_set/vec4 8;
    %jmp/0 T_492.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_492.1, 8;
T_492.0 ; End of true expr.
    %load/vec4 v0x6000003df720_0;
    %flag_set/vec4 9;
    %jmp/0 T_492.2, 9;
    %load/vec4 v0x6000003df4e0_0;
    %jmp/1 T_492.3, 9;
T_492.2 ; End of true expr.
    %load/vec4 v0x6000003df690_0;
    %jmp/0 T_492.3, 9;
 ; End of false expr.
    %blend;
T_492.3;
    %jmp/0 T_492.1, 8;
 ; End of false expr.
    %blend;
T_492.1;
    %store/vec4 v0x6000003df690_0, 0, 1;
    %jmp T_492;
    .thread T_492;
    .scope S_0x7fb80a79b4c0;
T_493 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003dff00_0;
    %flag_set/vec4 8;
    %jmp/0 T_493.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_493.1, 8;
T_493.0 ; End of true expr.
    %load/vec4 v0x6000003d0090_0;
    %flag_set/vec4 9;
    %jmp/0 T_493.2, 9;
    %load/vec4 v0x6000003dfde0_0;
    %jmp/1 T_493.3, 9;
T_493.2 ; End of true expr.
    %load/vec4 v0x6000003d0000_0;
    %jmp/0 T_493.3, 9;
 ; End of false expr.
    %blend;
T_493.3;
    %jmp/0 T_493.1, 8;
 ; End of false expr.
    %blend;
T_493.1;
    %store/vec4 v0x6000003d0000_0, 0, 1;
    %jmp T_493;
    .thread T_493;
    .scope S_0x7fb80a79b7a0;
T_494 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d0870_0;
    %flag_set/vec4 8;
    %jmp/0 T_494.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_494.1, 8;
T_494.0 ; End of true expr.
    %load/vec4 v0x6000003d0990_0;
    %flag_set/vec4 9;
    %jmp/0 T_494.2, 9;
    %load/vec4 v0x6000003d0750_0;
    %jmp/1 T_494.3, 9;
T_494.2 ; End of true expr.
    %load/vec4 v0x6000003d0900_0;
    %jmp/0 T_494.3, 9;
 ; End of false expr.
    %blend;
T_494.3;
    %jmp/0 T_494.1, 8;
 ; End of false expr.
    %blend;
T_494.1;
    %store/vec4 v0x6000003d0900_0, 0, 1;
    %jmp T_494;
    .thread T_494;
    .scope S_0x7fb80a92bc50;
T_495 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ced90_0;
    %flag_set/vec4 8;
    %jmp/0 T_495.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_495.1, 8;
T_495.0 ; End of true expr.
    %load/vec4 v0x6000003ceeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_495.2, 9;
    %load/vec4 v0x6000003cec70_0;
    %jmp/1 T_495.3, 9;
T_495.2 ; End of true expr.
    %load/vec4 v0x6000003cee20_0;
    %jmp/0 T_495.3, 9;
 ; End of false expr.
    %blend;
T_495.3;
    %jmp/0 T_495.1, 8;
 ; End of false expr.
    %blend;
T_495.1;
    %store/vec4 v0x6000003cee20_0, 0, 1;
    %jmp T_495;
    .thread T_495;
    .scope S_0x7fb80a927a70;
T_496 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003cf690_0;
    %flag_set/vec4 8;
    %jmp/0 T_496.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_496.1, 8;
T_496.0 ; End of true expr.
    %load/vec4 v0x6000003cf7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_496.2, 9;
    %load/vec4 v0x6000003cf570_0;
    %jmp/1 T_496.3, 9;
T_496.2 ; End of true expr.
    %load/vec4 v0x6000003cf720_0;
    %jmp/0 T_496.3, 9;
 ; End of false expr.
    %blend;
T_496.3;
    %jmp/0 T_496.1, 8;
 ; End of false expr.
    %blend;
T_496.1;
    %store/vec4 v0x6000003cf720_0, 0, 1;
    %jmp T_496;
    .thread T_496;
    .scope S_0x7fb80a1c7a10;
T_497 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c0000_0;
    %flag_set/vec4 8;
    %jmp/0 T_497.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_497.1, 8;
T_497.0 ; End of true expr.
    %load/vec4 v0x6000003c0120_0;
    %flag_set/vec4 9;
    %jmp/0 T_497.2, 9;
    %load/vec4 v0x6000003cfe70_0;
    %jmp/1 T_497.3, 9;
T_497.2 ; End of true expr.
    %load/vec4 v0x6000003c0090_0;
    %jmp/0 T_497.3, 9;
 ; End of false expr.
    %blend;
T_497.3;
    %jmp/0 T_497.1, 8;
 ; End of false expr.
    %blend;
T_497.1;
    %store/vec4 v0x6000003c0090_0, 0, 1;
    %jmp T_497;
    .thread T_497;
    .scope S_0x7fb80a1c7cf0;
T_498 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c0900_0;
    %flag_set/vec4 8;
    %jmp/0 T_498.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_498.1, 8;
T_498.0 ; End of true expr.
    %load/vec4 v0x6000003c0a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_498.2, 9;
    %load/vec4 v0x6000003c07e0_0;
    %jmp/1 T_498.3, 9;
T_498.2 ; End of true expr.
    %load/vec4 v0x6000003c0990_0;
    %jmp/0 T_498.3, 9;
 ; End of false expr.
    %blend;
T_498.3;
    %jmp/0 T_498.1, 8;
 ; End of false expr.
    %blend;
T_498.1;
    %store/vec4 v0x6000003c0990_0, 0, 1;
    %jmp T_498;
    .thread T_498;
    .scope S_0x7fb80a1e3e20;
T_499 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c1200_0;
    %flag_set/vec4 8;
    %jmp/0 T_499.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_499.1, 8;
T_499.0 ; End of true expr.
    %load/vec4 v0x6000003c1320_0;
    %flag_set/vec4 9;
    %jmp/0 T_499.2, 9;
    %load/vec4 v0x6000003c10e0_0;
    %jmp/1 T_499.3, 9;
T_499.2 ; End of true expr.
    %load/vec4 v0x6000003c1290_0;
    %jmp/0 T_499.3, 9;
 ; End of false expr.
    %blend;
T_499.3;
    %jmp/0 T_499.1, 8;
 ; End of false expr.
    %blend;
T_499.1;
    %store/vec4 v0x6000003c1290_0, 0, 1;
    %jmp T_499;
    .thread T_499;
    .scope S_0x7fb80a1d2b80;
T_500 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c1b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_500.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_500.1, 8;
T_500.0 ; End of true expr.
    %load/vec4 v0x6000003c1c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_500.2, 9;
    %load/vec4 v0x6000003c19e0_0;
    %jmp/1 T_500.3, 9;
T_500.2 ; End of true expr.
    %load/vec4 v0x6000003c1b90_0;
    %jmp/0 T_500.3, 9;
 ; End of false expr.
    %blend;
T_500.3;
    %jmp/0 T_500.1, 8;
 ; End of false expr.
    %blend;
T_500.1;
    %store/vec4 v0x6000003c1b90_0, 0, 1;
    %jmp T_500;
    .thread T_500;
    .scope S_0x7fb80a1d2e60;
T_501 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c2400_0;
    %flag_set/vec4 8;
    %jmp/0 T_501.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_501.1, 8;
T_501.0 ; End of true expr.
    %load/vec4 v0x6000003c2520_0;
    %flag_set/vec4 9;
    %jmp/0 T_501.2, 9;
    %load/vec4 v0x6000003c22e0_0;
    %jmp/1 T_501.3, 9;
T_501.2 ; End of true expr.
    %load/vec4 v0x6000003c2490_0;
    %jmp/0 T_501.3, 9;
 ; End of false expr.
    %blend;
T_501.3;
    %jmp/0 T_501.1, 8;
 ; End of false expr.
    %blend;
T_501.1;
    %store/vec4 v0x6000003c2490_0, 0, 1;
    %jmp T_501;
    .thread T_501;
    .scope S_0x7fb80a1cd5d0;
T_502 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c2d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_502.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_502.1, 8;
T_502.0 ; End of true expr.
    %load/vec4 v0x6000003c2e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_502.2, 9;
    %load/vec4 v0x6000003c2be0_0;
    %jmp/1 T_502.3, 9;
T_502.2 ; End of true expr.
    %load/vec4 v0x6000003c2d90_0;
    %jmp/0 T_502.3, 9;
 ; End of false expr.
    %blend;
T_502.3;
    %jmp/0 T_502.1, 8;
 ; End of false expr.
    %blend;
T_502.1;
    %store/vec4 v0x6000003c2d90_0, 0, 1;
    %jmp T_502;
    .thread T_502;
    .scope S_0x7fb80a1cd8b0;
T_503 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c3600_0;
    %flag_set/vec4 8;
    %jmp/0 T_503.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_503.1, 8;
T_503.0 ; End of true expr.
    %load/vec4 v0x6000003c3720_0;
    %flag_set/vec4 9;
    %jmp/0 T_503.2, 9;
    %load/vec4 v0x6000003c34e0_0;
    %jmp/1 T_503.3, 9;
T_503.2 ; End of true expr.
    %load/vec4 v0x6000003c3690_0;
    %jmp/0 T_503.3, 9;
 ; End of false expr.
    %blend;
T_503.3;
    %jmp/0 T_503.1, 8;
 ; End of false expr.
    %blend;
T_503.1;
    %store/vec4 v0x6000003c3690_0, 0, 1;
    %jmp T_503;
    .thread T_503;
    .scope S_0x7fb80a1d27a0;
T_504 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c3f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_504.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_504.1, 8;
T_504.0 ; End of true expr.
    %load/vec4 v0x6000003c4090_0;
    %flag_set/vec4 9;
    %jmp/0 T_504.2, 9;
    %load/vec4 v0x6000003c3de0_0;
    %jmp/1 T_504.3, 9;
T_504.2 ; End of true expr.
    %load/vec4 v0x6000003c4000_0;
    %jmp/0 T_504.3, 9;
 ; End of false expr.
    %blend;
T_504.3;
    %jmp/0 T_504.1, 8;
 ; End of false expr.
    %blend;
T_504.1;
    %store/vec4 v0x6000003c4000_0, 0, 1;
    %jmp T_504;
    .thread T_504;
    .scope S_0x7fb80a1d2250;
T_505 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c4870_0;
    %flag_set/vec4 8;
    %jmp/0 T_505.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_505.1, 8;
T_505.0 ; End of true expr.
    %load/vec4 v0x6000003c4990_0;
    %flag_set/vec4 9;
    %jmp/0 T_505.2, 9;
    %load/vec4 v0x6000003c4750_0;
    %jmp/1 T_505.3, 9;
T_505.2 ; End of true expr.
    %load/vec4 v0x6000003c4900_0;
    %jmp/0 T_505.3, 9;
 ; End of false expr.
    %blend;
T_505.3;
    %jmp/0 T_505.1, 8;
 ; End of false expr.
    %blend;
T_505.1;
    %store/vec4 v0x6000003c4900_0, 0, 1;
    %jmp T_505;
    .thread T_505;
    .scope S_0x7fb80a797b90;
T_506 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032d440_0;
    %flag_set/vec4 8;
    %jmp/0 T_506.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_506.1, 8;
T_506.0 ; End of true expr.
    %load/vec4 v0x60000032d560_0;
    %flag_set/vec4 9;
    %jmp/0 T_506.2, 9;
    %load/vec4 v0x60000032d320_0;
    %jmp/1 T_506.3, 9;
T_506.2 ; End of true expr.
    %load/vec4 v0x60000032d4d0_0;
    %jmp/0 T_506.3, 9;
 ; End of false expr.
    %blend;
T_506.3;
    %jmp/0 T_506.1, 8;
 ; End of false expr.
    %blend;
T_506.1;
    %store/vec4 v0x60000032d4d0_0, 0, 1;
    %jmp T_506;
    .thread T_506;
    .scope S_0x7fb80a506280;
T_507 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003541b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_507.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_507.1, 8;
T_507.0 ; End of true expr.
    %load/vec4 v0x6000003542d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_507.2, 9;
    %load/vec4 v0x600000354090_0;
    %jmp/1 T_507.3, 9;
T_507.2 ; End of true expr.
    %load/vec4 v0x600000354240_0;
    %jmp/0 T_507.3, 9;
 ; End of false expr.
    %blend;
T_507.3;
    %jmp/0 T_507.1, 8;
 ; End of false expr.
    %blend;
T_507.1;
    %store/vec4 v0x600000354240_0, 0, 1;
    %jmp T_507;
    .thread T_507;
    .scope S_0x7fb80a797d00;
T_508 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032dd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_508.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_508.1, 8;
T_508.0 ; End of true expr.
    %load/vec4 v0x60000032de60_0;
    %flag_set/vec4 9;
    %jmp/0 T_508.2, 9;
    %load/vec4 v0x60000032dc20_0;
    %jmp/1 T_508.3, 9;
T_508.2 ; End of true expr.
    %load/vec4 v0x60000032ddd0_0;
    %jmp/0 T_508.3, 9;
 ; End of false expr.
    %blend;
T_508.3;
    %jmp/0 T_508.1, 8;
 ; End of false expr.
    %blend;
T_508.1;
    %store/vec4 v0x60000032ddd0_0, 0, 1;
    %jmp T_508;
    .thread T_508;
    .scope S_0x7fb80a797fe0;
T_509 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032e640_0;
    %flag_set/vec4 8;
    %jmp/0 T_509.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_509.1, 8;
T_509.0 ; End of true expr.
    %load/vec4 v0x60000032e760_0;
    %flag_set/vec4 9;
    %jmp/0 T_509.2, 9;
    %load/vec4 v0x60000032e520_0;
    %jmp/1 T_509.3, 9;
T_509.2 ; End of true expr.
    %load/vec4 v0x60000032e6d0_0;
    %jmp/0 T_509.3, 9;
 ; End of false expr.
    %blend;
T_509.3;
    %jmp/0 T_509.1, 8;
 ; End of false expr.
    %blend;
T_509.1;
    %store/vec4 v0x60000032e6d0_0, 0, 1;
    %jmp T_509;
    .thread T_509;
    .scope S_0x7fb80a7982c0;
T_510 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032ef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_510.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_510.1, 8;
T_510.0 ; End of true expr.
    %load/vec4 v0x60000032f060_0;
    %flag_set/vec4 9;
    %jmp/0 T_510.2, 9;
    %load/vec4 v0x60000032ee20_0;
    %jmp/1 T_510.3, 9;
T_510.2 ; End of true expr.
    %load/vec4 v0x60000032efd0_0;
    %jmp/0 T_510.3, 9;
 ; End of false expr.
    %blend;
T_510.3;
    %jmp/0 T_510.1, 8;
 ; End of false expr.
    %blend;
T_510.1;
    %store/vec4 v0x60000032efd0_0, 0, 1;
    %jmp T_510;
    .thread T_510;
    .scope S_0x7fb80a94b610;
T_511 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000333960_0;
    %flag_set/vec4 8;
    %jmp/0 T_511.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_511.1, 8;
T_511.0 ; End of true expr.
    %load/vec4 v0x600000333a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_511.2, 9;
    %load/vec4 v0x600000333840_0;
    %jmp/1 T_511.3, 9;
T_511.2 ; End of true expr.
    %load/vec4 v0x6000003339f0_0;
    %jmp/0 T_511.3, 9;
 ; End of false expr.
    %blend;
T_511.3;
    %jmp/0 T_511.1, 8;
 ; End of false expr.
    %blend;
T_511.1;
    %store/vec4 v0x6000003339f0_0, 0, 1;
    %jmp T_511;
    .thread T_511;
    .scope S_0x7fb80a93e7f0;
T_512 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003342d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_512.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_512.1, 8;
T_512.0 ; End of true expr.
    %load/vec4 v0x6000003343f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_512.2, 9;
    %load/vec4 v0x6000003341b0_0;
    %jmp/1 T_512.3, 9;
T_512.2 ; End of true expr.
    %load/vec4 v0x600000334360_0;
    %jmp/0 T_512.3, 9;
 ; End of false expr.
    %blend;
T_512.3;
    %jmp/0 T_512.1, 8;
 ; End of false expr.
    %blend;
T_512.1;
    %store/vec4 v0x600000334360_0, 0, 1;
    %jmp T_512;
    .thread T_512;
    .scope S_0x7fb80a924000;
T_513 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000334bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_513.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_513.1, 8;
T_513.0 ; End of true expr.
    %load/vec4 v0x600000334cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_513.2, 9;
    %load/vec4 v0x600000334ab0_0;
    %jmp/1 T_513.3, 9;
T_513.2 ; End of true expr.
    %load/vec4 v0x600000334c60_0;
    %jmp/0 T_513.3, 9;
 ; End of false expr.
    %blend;
T_513.3;
    %jmp/0 T_513.1, 8;
 ; End of false expr.
    %blend;
T_513.1;
    %store/vec4 v0x600000334c60_0, 0, 1;
    %jmp T_513;
    .thread T_513;
    .scope S_0x7fb80a9281e0;
T_514 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003354d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_514.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_514.1, 8;
T_514.0 ; End of true expr.
    %load/vec4 v0x6000003355f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_514.2, 9;
    %load/vec4 v0x6000003353b0_0;
    %jmp/1 T_514.3, 9;
T_514.2 ; End of true expr.
    %load/vec4 v0x600000335560_0;
    %jmp/0 T_514.3, 9;
 ; End of false expr.
    %blend;
T_514.3;
    %jmp/0 T_514.1, 8;
 ; End of false expr.
    %blend;
T_514.1;
    %store/vec4 v0x600000335560_0, 0, 1;
    %jmp T_514;
    .thread T_514;
    .scope S_0x7fb80a10b670;
T_515 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000335dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_515.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_515.1, 8;
T_515.0 ; End of true expr.
    %load/vec4 v0x600000335ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_515.2, 9;
    %load/vec4 v0x600000335cb0_0;
    %jmp/1 T_515.3, 9;
T_515.2 ; End of true expr.
    %load/vec4 v0x600000335e60_0;
    %jmp/0 T_515.3, 9;
 ; End of false expr.
    %blend;
T_515.3;
    %jmp/0 T_515.1, 8;
 ; End of false expr.
    %blend;
T_515.1;
    %store/vec4 v0x600000335e60_0, 0, 1;
    %jmp T_515;
    .thread T_515;
    .scope S_0x7fb80a1d4a70;
T_516 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003366d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_516.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_516.1, 8;
T_516.0 ; End of true expr.
    %load/vec4 v0x6000003367f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_516.2, 9;
    %load/vec4 v0x6000003365b0_0;
    %jmp/1 T_516.3, 9;
T_516.2 ; End of true expr.
    %load/vec4 v0x600000336760_0;
    %jmp/0 T_516.3, 9;
 ; End of false expr.
    %blend;
T_516.3;
    %jmp/0 T_516.1, 8;
 ; End of false expr.
    %blend;
T_516.1;
    %store/vec4 v0x600000336760_0, 0, 1;
    %jmp T_516;
    .thread T_516;
    .scope S_0x7fb80a1f2ba0;
T_517 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000336fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_517.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_517.1, 8;
T_517.0 ; End of true expr.
    %load/vec4 v0x6000003370f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_517.2, 9;
    %load/vec4 v0x600000336eb0_0;
    %jmp/1 T_517.3, 9;
T_517.2 ; End of true expr.
    %load/vec4 v0x600000337060_0;
    %jmp/0 T_517.3, 9;
 ; End of false expr.
    %blend;
T_517.3;
    %jmp/0 T_517.1, 8;
 ; End of false expr.
    %blend;
T_517.1;
    %store/vec4 v0x600000337060_0, 0, 1;
    %jmp T_517;
    .thread T_517;
    .scope S_0x7fb80a1cd020;
T_518 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003378d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_518.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_518.1, 8;
T_518.0 ; End of true expr.
    %load/vec4 v0x6000003379f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_518.2, 9;
    %load/vec4 v0x6000003377b0_0;
    %jmp/1 T_518.3, 9;
T_518.2 ; End of true expr.
    %load/vec4 v0x600000337960_0;
    %jmp/0 T_518.3, 9;
 ; End of false expr.
    %blend;
T_518.3;
    %jmp/0 T_518.1, 8;
 ; End of false expr.
    %blend;
T_518.1;
    %store/vec4 v0x600000337960_0, 0, 1;
    %jmp T_518;
    .thread T_518;
    .scope S_0x7fb80a1c75d0;
T_519 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c8240_0;
    %flag_set/vec4 8;
    %jmp/0 T_519.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_519.1, 8;
T_519.0 ; End of true expr.
    %load/vec4 v0x6000003c8360_0;
    %flag_set/vec4 9;
    %jmp/0 T_519.2, 9;
    %load/vec4 v0x6000003c8120_0;
    %jmp/1 T_519.3, 9;
T_519.2 ; End of true expr.
    %load/vec4 v0x6000003c82d0_0;
    %jmp/0 T_519.3, 9;
 ; End of false expr.
    %blend;
T_519.3;
    %jmp/0 T_519.1, 8;
 ; End of false expr.
    %blend;
T_519.1;
    %store/vec4 v0x6000003c82d0_0, 0, 1;
    %jmp T_519;
    .thread T_519;
    .scope S_0x7fb80a1d8a30;
T_520 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c8b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_520.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_520.1, 8;
T_520.0 ; End of true expr.
    %load/vec4 v0x6000003c8c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_520.2, 9;
    %load/vec4 v0x6000003c8a20_0;
    %jmp/1 T_520.3, 9;
T_520.2 ; End of true expr.
    %load/vec4 v0x6000003c8bd0_0;
    %jmp/0 T_520.3, 9;
 ; End of false expr.
    %blend;
T_520.3;
    %jmp/0 T_520.1, 8;
 ; End of false expr.
    %blend;
T_520.1;
    %store/vec4 v0x6000003c8bd0_0, 0, 1;
    %jmp T_520;
    .thread T_520;
    .scope S_0x7fb80a9505e0;
T_521 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c9440_0;
    %flag_set/vec4 8;
    %jmp/0 T_521.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_521.1, 8;
T_521.0 ; End of true expr.
    %load/vec4 v0x6000003c9560_0;
    %flag_set/vec4 9;
    %jmp/0 T_521.2, 9;
    %load/vec4 v0x6000003c9320_0;
    %jmp/1 T_521.3, 9;
T_521.2 ; End of true expr.
    %load/vec4 v0x6000003c94d0_0;
    %jmp/0 T_521.3, 9;
 ; End of false expr.
    %blend;
T_521.3;
    %jmp/0 T_521.1, 8;
 ; End of false expr.
    %blend;
T_521.1;
    %store/vec4 v0x6000003c94d0_0, 0, 1;
    %jmp T_521;
    .thread T_521;
    .scope S_0x7fb80a9429d0;
T_522 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003c9d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_522.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_522.1, 8;
T_522.0 ; End of true expr.
    %load/vec4 v0x6000003c9e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_522.2, 9;
    %load/vec4 v0x6000003c9c20_0;
    %jmp/1 T_522.3, 9;
T_522.2 ; End of true expr.
    %load/vec4 v0x6000003c9dd0_0;
    %jmp/0 T_522.3, 9;
 ; End of false expr.
    %blend;
T_522.3;
    %jmp/0 T_522.1, 8;
 ; End of false expr.
    %blend;
T_522.1;
    %store/vec4 v0x6000003c9dd0_0, 0, 1;
    %jmp T_522;
    .thread T_522;
    .scope S_0x7fb80a93a500;
T_523 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ca640_0;
    %flag_set/vec4 8;
    %jmp/0 T_523.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_523.1, 8;
T_523.0 ; End of true expr.
    %load/vec4 v0x6000003ca760_0;
    %flag_set/vec4 9;
    %jmp/0 T_523.2, 9;
    %load/vec4 v0x6000003ca520_0;
    %jmp/1 T_523.3, 9;
T_523.2 ; End of true expr.
    %load/vec4 v0x6000003ca6d0_0;
    %jmp/0 T_523.3, 9;
 ; End of false expr.
    %blend;
T_523.3;
    %jmp/0 T_523.1, 8;
 ; End of false expr.
    %blend;
T_523.1;
    %store/vec4 v0x6000003ca6d0_0, 0, 1;
    %jmp T_523;
    .thread T_523;
    .scope S_0x7fb80a94a730;
T_524 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003caf40_0;
    %flag_set/vec4 8;
    %jmp/0 T_524.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_524.1, 8;
T_524.0 ; End of true expr.
    %load/vec4 v0x6000003cb060_0;
    %flag_set/vec4 9;
    %jmp/0 T_524.2, 9;
    %load/vec4 v0x6000003cae20_0;
    %jmp/1 T_524.3, 9;
T_524.2 ; End of true expr.
    %load/vec4 v0x6000003cafd0_0;
    %jmp/0 T_524.3, 9;
 ; End of false expr.
    %blend;
T_524.3;
    %jmp/0 T_524.1, 8;
 ; End of false expr.
    %blend;
T_524.1;
    %store/vec4 v0x6000003cafd0_0, 0, 1;
    %jmp T_524;
    .thread T_524;
    .scope S_0x7fb80a946550;
T_525 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003cb840_0;
    %flag_set/vec4 8;
    %jmp/0 T_525.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_525.1, 8;
T_525.0 ; End of true expr.
    %load/vec4 v0x6000003cb960_0;
    %flag_set/vec4 9;
    %jmp/0 T_525.2, 9;
    %load/vec4 v0x6000003cb720_0;
    %jmp/1 T_525.3, 9;
T_525.2 ; End of true expr.
    %load/vec4 v0x6000003cb8d0_0;
    %jmp/0 T_525.3, 9;
 ; End of false expr.
    %blend;
T_525.3;
    %jmp/0 T_525.1, 8;
 ; End of false expr.
    %blend;
T_525.1;
    %store/vec4 v0x6000003cb8d0_0, 0, 1;
    %jmp T_525;
    .thread T_525;
    .scope S_0x7fb80a942260;
T_526 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003cc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_526.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_526.1, 8;
T_526.0 ; End of true expr.
    %load/vec4 v0x6000003cc2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_526.2, 9;
    %load/vec4 v0x6000003cc090_0;
    %jmp/1 T_526.3, 9;
T_526.2 ; End of true expr.
    %load/vec4 v0x6000003cc240_0;
    %jmp/0 T_526.3, 9;
 ; End of false expr.
    %blend;
T_526.3;
    %jmp/0 T_526.1, 8;
 ; End of false expr.
    %blend;
T_526.1;
    %store/vec4 v0x6000003cc240_0, 0, 1;
    %jmp T_526;
    .thread T_526;
    .scope S_0x7fb80a79f360;
T_527 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003eab50_0;
    %flag_set/vec4 8;
    %jmp/0 T_527.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_527.1, 8;
T_527.0 ; End of true expr.
    %load/vec4 v0x6000003eac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_527.2, 9;
    %load/vec4 v0x6000003eaa30_0;
    %jmp/1 T_527.3, 9;
T_527.2 ; End of true expr.
    %load/vec4 v0x6000003eabe0_0;
    %jmp/0 T_527.3, 9;
 ; End of false expr.
    %blend;
T_527.3;
    %jmp/0 T_527.1, 8;
 ; End of false expr.
    %blend;
T_527.1;
    %store/vec4 v0x6000003eabe0_0, 0, 1;
    %jmp T_527;
    .thread T_527;
    .scope S_0x7fb80a79f640;
T_528 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003eb450_0;
    %flag_set/vec4 8;
    %jmp/0 T_528.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_528.1, 8;
T_528.0 ; End of true expr.
    %load/vec4 v0x6000003eb570_0;
    %flag_set/vec4 9;
    %jmp/0 T_528.2, 9;
    %load/vec4 v0x6000003eb330_0;
    %jmp/1 T_528.3, 9;
T_528.2 ; End of true expr.
    %load/vec4 v0x6000003eb4e0_0;
    %jmp/0 T_528.3, 9;
 ; End of false expr.
    %blend;
T_528.3;
    %jmp/0 T_528.1, 8;
 ; End of false expr.
    %blend;
T_528.1;
    %store/vec4 v0x6000003eb4e0_0, 0, 1;
    %jmp T_528;
    .thread T_528;
    .scope S_0x7fb80a79f920;
T_529 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ebd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_529.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_529.1, 8;
T_529.0 ; End of true expr.
    %load/vec4 v0x6000003ebe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_529.2, 9;
    %load/vec4 v0x6000003ebc30_0;
    %jmp/1 T_529.3, 9;
T_529.2 ; End of true expr.
    %load/vec4 v0x6000003ebde0_0;
    %jmp/0 T_529.3, 9;
 ; End of false expr.
    %blend;
T_529.3;
    %jmp/0 T_529.1, 8;
 ; End of false expr.
    %blend;
T_529.1;
    %store/vec4 v0x6000003ebde0_0, 0, 1;
    %jmp T_529;
    .thread T_529;
    .scope S_0x7fb80a79fc00;
T_530 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ec6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_530.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_530.1, 8;
T_530.0 ; End of true expr.
    %load/vec4 v0x6000003ec7e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_530.2, 9;
    %load/vec4 v0x6000003ec5a0_0;
    %jmp/1 T_530.3, 9;
T_530.2 ; End of true expr.
    %load/vec4 v0x6000003ec750_0;
    %jmp/0 T_530.3, 9;
 ; End of false expr.
    %blend;
T_530.3;
    %jmp/0 T_530.1, 8;
 ; End of false expr.
    %blend;
T_530.1;
    %store/vec4 v0x6000003ec750_0, 0, 1;
    %jmp T_530;
    .thread T_530;
    .scope S_0x7fb80a79fee0;
T_531 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ecfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_531.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_531.1, 8;
T_531.0 ; End of true expr.
    %load/vec4 v0x6000003ed0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_531.2, 9;
    %load/vec4 v0x6000003ecea0_0;
    %jmp/1 T_531.3, 9;
T_531.2 ; End of true expr.
    %load/vec4 v0x6000003ed050_0;
    %jmp/0 T_531.3, 9;
 ; End of false expr.
    %blend;
T_531.3;
    %jmp/0 T_531.1, 8;
 ; End of false expr.
    %blend;
T_531.1;
    %store/vec4 v0x6000003ed050_0, 0, 1;
    %jmp T_531;
    .thread T_531;
    .scope S_0x7fb80a7a01c0;
T_532 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ed8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_532.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_532.1, 8;
T_532.0 ; End of true expr.
    %load/vec4 v0x6000003ed9e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_532.2, 9;
    %load/vec4 v0x6000003ed7a0_0;
    %jmp/1 T_532.3, 9;
T_532.2 ; End of true expr.
    %load/vec4 v0x6000003ed950_0;
    %jmp/0 T_532.3, 9;
 ; End of false expr.
    %blend;
T_532.3;
    %jmp/0 T_532.1, 8;
 ; End of false expr.
    %blend;
T_532.1;
    %store/vec4 v0x6000003ed950_0, 0, 1;
    %jmp T_532;
    .thread T_532;
    .scope S_0x7fb80a7a04a0;
T_533 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ee1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_533.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_533.1, 8;
T_533.0 ; End of true expr.
    %load/vec4 v0x6000003ee2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_533.2, 9;
    %load/vec4 v0x6000003ee0a0_0;
    %jmp/1 T_533.3, 9;
T_533.2 ; End of true expr.
    %load/vec4 v0x6000003ee250_0;
    %jmp/0 T_533.3, 9;
 ; End of false expr.
    %blend;
T_533.3;
    %jmp/0 T_533.1, 8;
 ; End of false expr.
    %blend;
T_533.1;
    %store/vec4 v0x6000003ee250_0, 0, 1;
    %jmp T_533;
    .thread T_533;
    .scope S_0x7fb80a7a0780;
T_534 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003eeac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_534.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_534.1, 8;
T_534.0 ; End of true expr.
    %load/vec4 v0x6000003eebe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_534.2, 9;
    %load/vec4 v0x6000003ee9a0_0;
    %jmp/1 T_534.3, 9;
T_534.2 ; End of true expr.
    %load/vec4 v0x6000003eeb50_0;
    %jmp/0 T_534.3, 9;
 ; End of false expr.
    %blend;
T_534.3;
    %jmp/0 T_534.1, 8;
 ; End of false expr.
    %blend;
T_534.1;
    %store/vec4 v0x6000003eeb50_0, 0, 1;
    %jmp T_534;
    .thread T_534;
    .scope S_0x7fb80a7a0a60;
T_535 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003ef3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_535.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_535.1, 8;
T_535.0 ; End of true expr.
    %load/vec4 v0x6000003ef4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_535.2, 9;
    %load/vec4 v0x6000003ef2a0_0;
    %jmp/1 T_535.3, 9;
T_535.2 ; End of true expr.
    %load/vec4 v0x6000003ef450_0;
    %jmp/0 T_535.3, 9;
 ; End of false expr.
    %blend;
T_535.3;
    %jmp/0 T_535.1, 8;
 ; End of false expr.
    %blend;
T_535.1;
    %store/vec4 v0x6000003ef450_0, 0, 1;
    %jmp T_535;
    .thread T_535;
    .scope S_0x7fb80a7a0d40;
T_536 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003efcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_536.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_536.1, 8;
T_536.0 ; End of true expr.
    %load/vec4 v0x6000003efde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_536.2, 9;
    %load/vec4 v0x6000003efba0_0;
    %jmp/1 T_536.3, 9;
T_536.2 ; End of true expr.
    %load/vec4 v0x6000003efd50_0;
    %jmp/0 T_536.3, 9;
 ; End of false expr.
    %blend;
T_536.3;
    %jmp/0 T_536.1, 8;
 ; End of false expr.
    %blend;
T_536.1;
    %store/vec4 v0x6000003efd50_0, 0, 1;
    %jmp T_536;
    .thread T_536;
    .scope S_0x7fb80a7a1020;
T_537 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e0630_0;
    %flag_set/vec4 8;
    %jmp/0 T_537.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_537.1, 8;
T_537.0 ; End of true expr.
    %load/vec4 v0x6000003e0750_0;
    %flag_set/vec4 9;
    %jmp/0 T_537.2, 9;
    %load/vec4 v0x6000003e0510_0;
    %jmp/1 T_537.3, 9;
T_537.2 ; End of true expr.
    %load/vec4 v0x6000003e06c0_0;
    %jmp/0 T_537.3, 9;
 ; End of false expr.
    %blend;
T_537.3;
    %jmp/0 T_537.1, 8;
 ; End of false expr.
    %blend;
T_537.1;
    %store/vec4 v0x6000003e06c0_0, 0, 1;
    %jmp T_537;
    .thread T_537;
    .scope S_0x7fb80a7a1300;
T_538 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e0f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_538.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_538.1, 8;
T_538.0 ; End of true expr.
    %load/vec4 v0x6000003e1050_0;
    %flag_set/vec4 9;
    %jmp/0 T_538.2, 9;
    %load/vec4 v0x6000003e0e10_0;
    %jmp/1 T_538.3, 9;
T_538.2 ; End of true expr.
    %load/vec4 v0x6000003e0fc0_0;
    %jmp/0 T_538.3, 9;
 ; End of false expr.
    %blend;
T_538.3;
    %jmp/0 T_538.1, 8;
 ; End of false expr.
    %blend;
T_538.1;
    %store/vec4 v0x6000003e0fc0_0, 0, 1;
    %jmp T_538;
    .thread T_538;
    .scope S_0x7fb80a7a15e0;
T_539 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e1830_0;
    %flag_set/vec4 8;
    %jmp/0 T_539.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_539.1, 8;
T_539.0 ; End of true expr.
    %load/vec4 v0x6000003e1950_0;
    %flag_set/vec4 9;
    %jmp/0 T_539.2, 9;
    %load/vec4 v0x6000003e1710_0;
    %jmp/1 T_539.3, 9;
T_539.2 ; End of true expr.
    %load/vec4 v0x6000003e18c0_0;
    %jmp/0 T_539.3, 9;
 ; End of false expr.
    %blend;
T_539.3;
    %jmp/0 T_539.1, 8;
 ; End of false expr.
    %blend;
T_539.1;
    %store/vec4 v0x6000003e18c0_0, 0, 1;
    %jmp T_539;
    .thread T_539;
    .scope S_0x7fb80a7a18c0;
T_540 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e2130_0;
    %flag_set/vec4 8;
    %jmp/0 T_540.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_540.1, 8;
T_540.0 ; End of true expr.
    %load/vec4 v0x6000003e2250_0;
    %flag_set/vec4 9;
    %jmp/0 T_540.2, 9;
    %load/vec4 v0x6000003e2010_0;
    %jmp/1 T_540.3, 9;
T_540.2 ; End of true expr.
    %load/vec4 v0x6000003e21c0_0;
    %jmp/0 T_540.3, 9;
 ; End of false expr.
    %blend;
T_540.3;
    %jmp/0 T_540.1, 8;
 ; End of false expr.
    %blend;
T_540.1;
    %store/vec4 v0x6000003e21c0_0, 0, 1;
    %jmp T_540;
    .thread T_540;
    .scope S_0x7fb80a7a1ba0;
T_541 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e2a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_541.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_541.1, 8;
T_541.0 ; End of true expr.
    %load/vec4 v0x6000003e2b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_541.2, 9;
    %load/vec4 v0x6000003e2910_0;
    %jmp/1 T_541.3, 9;
T_541.2 ; End of true expr.
    %load/vec4 v0x6000003e2ac0_0;
    %jmp/0 T_541.3, 9;
 ; End of false expr.
    %blend;
T_541.3;
    %jmp/0 T_541.1, 8;
 ; End of false expr.
    %blend;
T_541.1;
    %store/vec4 v0x6000003e2ac0_0, 0, 1;
    %jmp T_541;
    .thread T_541;
    .scope S_0x7fb80a7a1e80;
T_542 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e3330_0;
    %flag_set/vec4 8;
    %jmp/0 T_542.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_542.1, 8;
T_542.0 ; End of true expr.
    %load/vec4 v0x6000003e3450_0;
    %flag_set/vec4 9;
    %jmp/0 T_542.2, 9;
    %load/vec4 v0x6000003e3210_0;
    %jmp/1 T_542.3, 9;
T_542.2 ; End of true expr.
    %load/vec4 v0x6000003e33c0_0;
    %jmp/0 T_542.3, 9;
 ; End of false expr.
    %blend;
T_542.3;
    %jmp/0 T_542.1, 8;
 ; End of false expr.
    %blend;
T_542.1;
    %store/vec4 v0x6000003e33c0_0, 0, 1;
    %jmp T_542;
    .thread T_542;
    .scope S_0x7fb80a79bff0;
T_543 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d15f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_543.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_543.1, 8;
T_543.0 ; End of true expr.
    %load/vec4 v0x6000003d1710_0;
    %flag_set/vec4 9;
    %jmp/0 T_543.2, 9;
    %load/vec4 v0x6000003d14d0_0;
    %jmp/1 T_543.3, 9;
T_543.2 ; End of true expr.
    %load/vec4 v0x6000003d1680_0;
    %jmp/0 T_543.3, 9;
 ; End of false expr.
    %blend;
T_543.3;
    %jmp/0 T_543.1, 8;
 ; End of false expr.
    %blend;
T_543.1;
    %store/vec4 v0x6000003d1680_0, 0, 1;
    %jmp T_543;
    .thread T_543;
    .scope S_0x7fb80a79c2d0;
T_544 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d1ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_544.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_544.1, 8;
T_544.0 ; End of true expr.
    %load/vec4 v0x6000003d2010_0;
    %flag_set/vec4 9;
    %jmp/0 T_544.2, 9;
    %load/vec4 v0x6000003d1dd0_0;
    %jmp/1 T_544.3, 9;
T_544.2 ; End of true expr.
    %load/vec4 v0x6000003d1f80_0;
    %jmp/0 T_544.3, 9;
 ; End of false expr.
    %blend;
T_544.3;
    %jmp/0 T_544.1, 8;
 ; End of false expr.
    %blend;
T_544.1;
    %store/vec4 v0x6000003d1f80_0, 0, 1;
    %jmp T_544;
    .thread T_544;
    .scope S_0x7fb80a79c5b0;
T_545 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d27f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_545.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_545.1, 8;
T_545.0 ; End of true expr.
    %load/vec4 v0x6000003d2910_0;
    %flag_set/vec4 9;
    %jmp/0 T_545.2, 9;
    %load/vec4 v0x6000003d26d0_0;
    %jmp/1 T_545.3, 9;
T_545.2 ; End of true expr.
    %load/vec4 v0x6000003d2880_0;
    %jmp/0 T_545.3, 9;
 ; End of false expr.
    %blend;
T_545.3;
    %jmp/0 T_545.1, 8;
 ; End of false expr.
    %blend;
T_545.1;
    %store/vec4 v0x6000003d2880_0, 0, 1;
    %jmp T_545;
    .thread T_545;
    .scope S_0x7fb80a79c890;
T_546 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d30f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_546.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_546.1, 8;
T_546.0 ; End of true expr.
    %load/vec4 v0x6000003d3210_0;
    %flag_set/vec4 9;
    %jmp/0 T_546.2, 9;
    %load/vec4 v0x6000003d2fd0_0;
    %jmp/1 T_546.3, 9;
T_546.2 ; End of true expr.
    %load/vec4 v0x6000003d3180_0;
    %jmp/0 T_546.3, 9;
 ; End of false expr.
    %blend;
T_546.3;
    %jmp/0 T_546.1, 8;
 ; End of false expr.
    %blend;
T_546.1;
    %store/vec4 v0x6000003d3180_0, 0, 1;
    %jmp T_546;
    .thread T_546;
    .scope S_0x7fb80a79cb70;
T_547 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d39f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_547.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_547.1, 8;
T_547.0 ; End of true expr.
    %load/vec4 v0x6000003d3b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_547.2, 9;
    %load/vec4 v0x6000003d38d0_0;
    %jmp/1 T_547.3, 9;
T_547.2 ; End of true expr.
    %load/vec4 v0x6000003d3a80_0;
    %jmp/0 T_547.3, 9;
 ; End of false expr.
    %blend;
T_547.3;
    %jmp/0 T_547.1, 8;
 ; End of false expr.
    %blend;
T_547.1;
    %store/vec4 v0x6000003d3a80_0, 0, 1;
    %jmp T_547;
    .thread T_547;
    .scope S_0x7fb80a79ce50;
T_548 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d4360_0;
    %flag_set/vec4 8;
    %jmp/0 T_548.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_548.1, 8;
T_548.0 ; End of true expr.
    %load/vec4 v0x6000003d4480_0;
    %flag_set/vec4 9;
    %jmp/0 T_548.2, 9;
    %load/vec4 v0x6000003d4240_0;
    %jmp/1 T_548.3, 9;
T_548.2 ; End of true expr.
    %load/vec4 v0x6000003d43f0_0;
    %jmp/0 T_548.3, 9;
 ; End of false expr.
    %blend;
T_548.3;
    %jmp/0 T_548.1, 8;
 ; End of false expr.
    %blend;
T_548.1;
    %store/vec4 v0x6000003d43f0_0, 0, 1;
    %jmp T_548;
    .thread T_548;
    .scope S_0x7fb80a79d130;
T_549 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d4c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_549.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_549.1, 8;
T_549.0 ; End of true expr.
    %load/vec4 v0x6000003d4d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_549.2, 9;
    %load/vec4 v0x6000003d4b40_0;
    %jmp/1 T_549.3, 9;
T_549.2 ; End of true expr.
    %load/vec4 v0x6000003d4cf0_0;
    %jmp/0 T_549.3, 9;
 ; End of false expr.
    %blend;
T_549.3;
    %jmp/0 T_549.1, 8;
 ; End of false expr.
    %blend;
T_549.1;
    %store/vec4 v0x6000003d4cf0_0, 0, 1;
    %jmp T_549;
    .thread T_549;
    .scope S_0x7fb80a79d410;
T_550 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d5560_0;
    %flag_set/vec4 8;
    %jmp/0 T_550.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_550.1, 8;
T_550.0 ; End of true expr.
    %load/vec4 v0x6000003d5680_0;
    %flag_set/vec4 9;
    %jmp/0 T_550.2, 9;
    %load/vec4 v0x6000003d5440_0;
    %jmp/1 T_550.3, 9;
T_550.2 ; End of true expr.
    %load/vec4 v0x6000003d55f0_0;
    %jmp/0 T_550.3, 9;
 ; End of false expr.
    %blend;
T_550.3;
    %jmp/0 T_550.1, 8;
 ; End of false expr.
    %blend;
T_550.1;
    %store/vec4 v0x6000003d55f0_0, 0, 1;
    %jmp T_550;
    .thread T_550;
    .scope S_0x7fb80a79d6f0;
T_551 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d5e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_551.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_551.1, 8;
T_551.0 ; End of true expr.
    %load/vec4 v0x6000003d5f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_551.2, 9;
    %load/vec4 v0x6000003d5d40_0;
    %jmp/1 T_551.3, 9;
T_551.2 ; End of true expr.
    %load/vec4 v0x6000003d5ef0_0;
    %jmp/0 T_551.3, 9;
 ; End of false expr.
    %blend;
T_551.3;
    %jmp/0 T_551.1, 8;
 ; End of false expr.
    %blend;
T_551.1;
    %store/vec4 v0x6000003d5ef0_0, 0, 1;
    %jmp T_551;
    .thread T_551;
    .scope S_0x7fb80a79d9d0;
T_552 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d6760_0;
    %flag_set/vec4 8;
    %jmp/0 T_552.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_552.1, 8;
T_552.0 ; End of true expr.
    %load/vec4 v0x6000003d6880_0;
    %flag_set/vec4 9;
    %jmp/0 T_552.2, 9;
    %load/vec4 v0x6000003d6640_0;
    %jmp/1 T_552.3, 9;
T_552.2 ; End of true expr.
    %load/vec4 v0x6000003d67f0_0;
    %jmp/0 T_552.3, 9;
 ; End of false expr.
    %blend;
T_552.3;
    %jmp/0 T_552.1, 8;
 ; End of false expr.
    %blend;
T_552.1;
    %store/vec4 v0x6000003d67f0_0, 0, 1;
    %jmp T_552;
    .thread T_552;
    .scope S_0x7fb80a79dcb0;
T_553 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d7060_0;
    %flag_set/vec4 8;
    %jmp/0 T_553.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_553.1, 8;
T_553.0 ; End of true expr.
    %load/vec4 v0x6000003d7180_0;
    %flag_set/vec4 9;
    %jmp/0 T_553.2, 9;
    %load/vec4 v0x6000003d6f40_0;
    %jmp/1 T_553.3, 9;
T_553.2 ; End of true expr.
    %load/vec4 v0x6000003d70f0_0;
    %jmp/0 T_553.3, 9;
 ; End of false expr.
    %blend;
T_553.3;
    %jmp/0 T_553.1, 8;
 ; End of false expr.
    %blend;
T_553.1;
    %store/vec4 v0x6000003d70f0_0, 0, 1;
    %jmp T_553;
    .thread T_553;
    .scope S_0x7fb80a79df90;
T_554 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003d7960_0;
    %flag_set/vec4 8;
    %jmp/0 T_554.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_554.1, 8;
T_554.0 ; End of true expr.
    %load/vec4 v0x6000003d7a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_554.2, 9;
    %load/vec4 v0x6000003d7840_0;
    %jmp/1 T_554.3, 9;
T_554.2 ; End of true expr.
    %load/vec4 v0x6000003d79f0_0;
    %jmp/0 T_554.3, 9;
 ; End of false expr.
    %blend;
T_554.3;
    %jmp/0 T_554.1, 8;
 ; End of false expr.
    %blend;
T_554.1;
    %store/vec4 v0x6000003d79f0_0, 0, 1;
    %jmp T_554;
    .thread T_554;
    .scope S_0x7fb80a79e270;
T_555 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e82d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_555.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_555.1, 8;
T_555.0 ; End of true expr.
    %load/vec4 v0x6000003e83f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_555.2, 9;
    %load/vec4 v0x6000003e81b0_0;
    %jmp/1 T_555.3, 9;
T_555.2 ; End of true expr.
    %load/vec4 v0x6000003e8360_0;
    %jmp/0 T_555.3, 9;
 ; End of false expr.
    %blend;
T_555.3;
    %jmp/0 T_555.1, 8;
 ; End of false expr.
    %blend;
T_555.1;
    %store/vec4 v0x6000003e8360_0, 0, 1;
    %jmp T_555;
    .thread T_555;
    .scope S_0x7fb80a79e550;
T_556 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e8bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_556.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_556.1, 8;
T_556.0 ; End of true expr.
    %load/vec4 v0x6000003e8cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_556.2, 9;
    %load/vec4 v0x6000003e8ab0_0;
    %jmp/1 T_556.3, 9;
T_556.2 ; End of true expr.
    %load/vec4 v0x6000003e8c60_0;
    %jmp/0 T_556.3, 9;
 ; End of false expr.
    %blend;
T_556.3;
    %jmp/0 T_556.1, 8;
 ; End of false expr.
    %blend;
T_556.1;
    %store/vec4 v0x6000003e8c60_0, 0, 1;
    %jmp T_556;
    .thread T_556;
    .scope S_0x7fb80a79e830;
T_557 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e94d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_557.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_557.1, 8;
T_557.0 ; End of true expr.
    %load/vec4 v0x6000003e95f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_557.2, 9;
    %load/vec4 v0x6000003e93b0_0;
    %jmp/1 T_557.3, 9;
T_557.2 ; End of true expr.
    %load/vec4 v0x6000003e9560_0;
    %jmp/0 T_557.3, 9;
 ; End of false expr.
    %blend;
T_557.3;
    %jmp/0 T_557.1, 8;
 ; End of false expr.
    %blend;
T_557.1;
    %store/vec4 v0x6000003e9560_0, 0, 1;
    %jmp T_557;
    .thread T_557;
    .scope S_0x7fb80a79eb10;
T_558 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003e9dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_558.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_558.1, 8;
T_558.0 ; End of true expr.
    %load/vec4 v0x6000003e9ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_558.2, 9;
    %load/vec4 v0x6000003e9cb0_0;
    %jmp/1 T_558.3, 9;
T_558.2 ; End of true expr.
    %load/vec4 v0x6000003e9e60_0;
    %jmp/0 T_558.3, 9;
 ; End of false expr.
    %blend;
T_558.3;
    %jmp/0 T_558.1, 8;
 ; End of false expr.
    %blend;
T_558.1;
    %store/vec4 v0x6000003e9e60_0, 0, 1;
    %jmp T_558;
    .thread T_558;
    .scope S_0x7fb80a791fe0;
T_559 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031cb40_0;
    %flag_set/vec4 8;
    %jmp/0 T_559.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_559.1, 8;
T_559.0 ; End of true expr.
    %load/vec4 v0x60000031cc60_0;
    %flag_set/vec4 9;
    %jmp/0 T_559.2, 9;
    %load/vec4 v0x60000031ca20_0;
    %jmp/1 T_559.3, 9;
T_559.2 ; End of true expr.
    %load/vec4 v0x60000031cbd0_0;
    %jmp/0 T_559.3, 9;
 ; End of false expr.
    %blend;
T_559.3;
    %jmp/0 T_559.1, 8;
 ; End of false expr.
    %blend;
T_559.1;
    %store/vec4 v0x60000031cbd0_0, 0, 1;
    %jmp T_559;
    .thread T_559;
    .scope S_0x7fb80a790250;
T_560 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031c120_0;
    %flag_set/vec4 8;
    %jmp/0 T_560.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_560.1, 8;
T_560.0 ; End of true expr.
    %load/vec4 v0x60000031c240_0;
    %flag_set/vec4 9;
    %jmp/0 T_560.2, 9;
    %load/vec4 v0x60000031c000_0;
    %jmp/1 T_560.3, 9;
T_560.2 ; End of true expr.
    %load/vec4 v0x60000031c1b0_0;
    %jmp/0 T_560.3, 9;
 ; End of false expr.
    %blend;
T_560.3;
    %jmp/0 T_560.1, 8;
 ; End of false expr.
    %blend;
T_560.1;
    %store/vec4 v0x60000031c1b0_0, 0, 1;
    %jmp T_560;
    .thread T_560;
    .scope S_0x7fb80a7903c0;
T_561 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031c480_0;
    %flag_set/vec4 8;
    %jmp/0 T_561.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_561.1, 8;
T_561.0 ; End of true expr.
    %load/vec4 v0x60000031c5a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_561.2, 9;
    %load/vec4 v0x60000031c360_0;
    %jmp/1 T_561.3, 9;
T_561.2 ; End of true expr.
    %load/vec4 v0x60000031c510_0;
    %jmp/0 T_561.3, 9;
 ; End of false expr.
    %blend;
T_561.3;
    %jmp/0 T_561.1, 8;
 ; End of false expr.
    %blend;
T_561.1;
    %store/vec4 v0x60000031c510_0, 0, 1;
    %jmp T_561;
    .thread T_561;
    .scope S_0x7fb80a791e70;
T_562 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031c7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_562.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_562.1, 8;
T_562.0 ; End of true expr.
    %load/vec4 v0x60000031c900_0;
    %flag_set/vec4 9;
    %jmp/0 T_562.2, 9;
    %load/vec4 v0x60000031c6c0_0;
    %jmp/1 T_562.3, 9;
T_562.2 ; End of true expr.
    %load/vec4 v0x60000031c870_0;
    %jmp/0 T_562.3, 9;
 ; End of false expr.
    %blend;
T_562.3;
    %jmp/0 T_562.1, 8;
 ; End of false expr.
    %blend;
T_562.1;
    %store/vec4 v0x60000031c870_0, 0, 1;
    %jmp T_562;
    .thread T_562;
    .scope S_0x7fb80a9047f0;
T_563 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000331ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_563.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_563.1, 8;
T_563.0 ; End of true expr.
    %load/vec4 v0x600000332010_0;
    %flag_set/vec4 9;
    %jmp/0 T_563.2, 9;
    %load/vec4 v0x600000331dd0_0;
    %jmp/1 T_563.3, 9;
T_563.2 ; End of true expr.
    %load/vec4 v0x600000331f80_0;
    %jmp/0 T_563.3, 9;
 ; End of false expr.
    %blend;
T_563.3;
    %jmp/0 T_563.1, 8;
 ; End of false expr.
    %blend;
T_563.1;
    %store/vec4 v0x600000331f80_0, 0, 1;
    %jmp T_563;
    .thread T_563;
    .scope S_0x7fb80a9042a0;
T_564 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000332250_0;
    %flag_set/vec4 8;
    %jmp/0 T_564.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_564.1, 8;
T_564.0 ; End of true expr.
    %load/vec4 v0x600000332370_0;
    %flag_set/vec4 9;
    %jmp/0 T_564.2, 9;
    %load/vec4 v0x600000332130_0;
    %jmp/1 T_564.3, 9;
T_564.2 ; End of true expr.
    %load/vec4 v0x6000003322e0_0;
    %jmp/0 T_564.3, 9;
 ; End of false expr.
    %blend;
T_564.3;
    %jmp/0 T_564.1, 8;
 ; End of false expr.
    %blend;
T_564.1;
    %store/vec4 v0x6000003322e0_0, 0, 1;
    %jmp T_564;
    .thread T_564;
    .scope S_0x7fb80a90da90;
T_565 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003325b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_565.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_565.1, 8;
T_565.0 ; End of true expr.
    %load/vec4 v0x6000003326d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_565.2, 9;
    %load/vec4 v0x600000332490_0;
    %jmp/1 T_565.3, 9;
T_565.2 ; End of true expr.
    %load/vec4 v0x600000332640_0;
    %jmp/0 T_565.3, 9;
 ; End of false expr.
    %blend;
T_565.3;
    %jmp/0 T_565.1, 8;
 ; End of false expr.
    %blend;
T_565.1;
    %store/vec4 v0x600000332640_0, 0, 1;
    %jmp T_565;
    .thread T_565;
    .scope S_0x7fb80a91f380;
T_566 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000332910_0;
    %flag_set/vec4 8;
    %jmp/0 T_566.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_566.1, 8;
T_566.0 ; End of true expr.
    %load/vec4 v0x600000332a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_566.2, 9;
    %load/vec4 v0x6000003327f0_0;
    %jmp/1 T_566.3, 9;
T_566.2 ; End of true expr.
    %load/vec4 v0x6000003329a0_0;
    %jmp/0 T_566.3, 9;
 ; End of false expr.
    %blend;
T_566.3;
    %jmp/0 T_566.1, 8;
 ; End of false expr.
    %blend;
T_566.1;
    %store/vec4 v0x6000003329a0_0, 0, 1;
    %jmp T_566;
    .thread T_566;
    .scope S_0x7fb80a792430;
T_567 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031cea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_567.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_567.1, 8;
T_567.0 ; End of true expr.
    %load/vec4 v0x60000031cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_567.2, 9;
    %load/vec4 v0x60000031cd80_0;
    %jmp/1 T_567.3, 9;
T_567.2 ; End of true expr.
    %load/vec4 v0x60000031cf30_0;
    %jmp/0 T_567.3, 9;
 ; End of false expr.
    %blend;
T_567.3;
    %jmp/0 T_567.1, 8;
 ; End of false expr.
    %blend;
T_567.1;
    %store/vec4 v0x60000031cf30_0, 0, 1;
    %jmp T_567;
    .thread T_567;
    .scope S_0x7fb80a792710;
T_568 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_568.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_568.1, 8;
T_568.0 ; End of true expr.
    %load/vec4 v0x60000031d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_568.2, 9;
    %load/vec4 v0x60000031d680_0;
    %jmp/1 T_568.3, 9;
T_568.2 ; End of true expr.
    %load/vec4 v0x60000031d830_0;
    %jmp/0 T_568.3, 9;
 ; End of false expr.
    %blend;
T_568.3;
    %jmp/0 T_568.1, 8;
 ; End of false expr.
    %blend;
T_568.1;
    %store/vec4 v0x60000031d830_0, 0, 1;
    %jmp T_568;
    .thread T_568;
    .scope S_0x7fb80a7929f0;
T_569 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031e0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_569.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_569.1, 8;
T_569.0 ; End of true expr.
    %load/vec4 v0x60000031e1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_569.2, 9;
    %load/vec4 v0x60000031df80_0;
    %jmp/1 T_569.3, 9;
T_569.2 ; End of true expr.
    %load/vec4 v0x60000031e130_0;
    %jmp/0 T_569.3, 9;
 ; End of false expr.
    %blend;
T_569.3;
    %jmp/0 T_569.1, 8;
 ; End of false expr.
    %blend;
T_569.1;
    %store/vec4 v0x60000031e130_0, 0, 1;
    %jmp T_569;
    .thread T_569;
    .scope S_0x7fb80a792cd0;
T_570 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031e9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_570.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_570.1, 8;
T_570.0 ; End of true expr.
    %load/vec4 v0x60000031eac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_570.2, 9;
    %load/vec4 v0x60000031e880_0;
    %jmp/1 T_570.3, 9;
T_570.2 ; End of true expr.
    %load/vec4 v0x60000031ea30_0;
    %jmp/0 T_570.3, 9;
 ; End of false expr.
    %blend;
T_570.3;
    %jmp/0 T_570.1, 8;
 ; End of false expr.
    %blend;
T_570.1;
    %store/vec4 v0x60000031ea30_0, 0, 1;
    %jmp T_570;
    .thread T_570;
    .scope S_0x7fb80a792fb0;
T_571 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031f2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_571.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_571.1, 8;
T_571.0 ; End of true expr.
    %load/vec4 v0x60000031f3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_571.2, 9;
    %load/vec4 v0x60000031f180_0;
    %jmp/1 T_571.3, 9;
T_571.2 ; End of true expr.
    %load/vec4 v0x60000031f330_0;
    %jmp/0 T_571.3, 9;
 ; End of false expr.
    %blend;
T_571.3;
    %jmp/0 T_571.1, 8;
 ; End of false expr.
    %blend;
T_571.1;
    %store/vec4 v0x60000031f330_0, 0, 1;
    %jmp T_571;
    .thread T_571;
    .scope S_0x7fb80a793290;
T_572 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031fba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_572.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_572.1, 8;
T_572.0 ; End of true expr.
    %load/vec4 v0x60000031fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_572.2, 9;
    %load/vec4 v0x60000031fa80_0;
    %jmp/1 T_572.3, 9;
T_572.2 ; End of true expr.
    %load/vec4 v0x60000031fc30_0;
    %jmp/0 T_572.3, 9;
 ; End of false expr.
    %blend;
T_572.3;
    %jmp/0 T_572.1, 8;
 ; End of false expr.
    %blend;
T_572.1;
    %store/vec4 v0x60000031fc30_0, 0, 1;
    %jmp T_572;
    .thread T_572;
    .scope S_0x7fb80a793570;
T_573 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000310510_0;
    %flag_set/vec4 8;
    %jmp/0 T_573.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_573.1, 8;
T_573.0 ; End of true expr.
    %load/vec4 v0x600000310630_0;
    %flag_set/vec4 9;
    %jmp/0 T_573.2, 9;
    %load/vec4 v0x6000003103f0_0;
    %jmp/1 T_573.3, 9;
T_573.2 ; End of true expr.
    %load/vec4 v0x6000003105a0_0;
    %jmp/0 T_573.3, 9;
 ; End of false expr.
    %blend;
T_573.3;
    %jmp/0 T_573.1, 8;
 ; End of false expr.
    %blend;
T_573.1;
    %store/vec4 v0x6000003105a0_0, 0, 1;
    %jmp T_573;
    .thread T_573;
    .scope S_0x7fb80a793850;
T_574 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000310e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_574.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_574.1, 8;
T_574.0 ; End of true expr.
    %load/vec4 v0x600000310f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_574.2, 9;
    %load/vec4 v0x600000310cf0_0;
    %jmp/1 T_574.3, 9;
T_574.2 ; End of true expr.
    %load/vec4 v0x600000310ea0_0;
    %jmp/0 T_574.3, 9;
 ; End of false expr.
    %blend;
T_574.3;
    %jmp/0 T_574.1, 8;
 ; End of false expr.
    %blend;
T_574.1;
    %store/vec4 v0x600000310ea0_0, 0, 1;
    %jmp T_574;
    .thread T_574;
    .scope S_0x7fb80a793b30;
T_575 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000311710_0;
    %flag_set/vec4 8;
    %jmp/0 T_575.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_575.1, 8;
T_575.0 ; End of true expr.
    %load/vec4 v0x600000311830_0;
    %flag_set/vec4 9;
    %jmp/0 T_575.2, 9;
    %load/vec4 v0x6000003115f0_0;
    %jmp/1 T_575.3, 9;
T_575.2 ; End of true expr.
    %load/vec4 v0x6000003117a0_0;
    %jmp/0 T_575.3, 9;
 ; End of false expr.
    %blend;
T_575.3;
    %jmp/0 T_575.1, 8;
 ; End of false expr.
    %blend;
T_575.1;
    %store/vec4 v0x6000003117a0_0, 0, 1;
    %jmp T_575;
    .thread T_575;
    .scope S_0x7fb80a793e10;
T_576 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000312010_0;
    %flag_set/vec4 8;
    %jmp/0 T_576.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_576.1, 8;
T_576.0 ; End of true expr.
    %load/vec4 v0x600000312130_0;
    %flag_set/vec4 9;
    %jmp/0 T_576.2, 9;
    %load/vec4 v0x600000311ef0_0;
    %jmp/1 T_576.3, 9;
T_576.2 ; End of true expr.
    %load/vec4 v0x6000003120a0_0;
    %jmp/0 T_576.3, 9;
 ; End of false expr.
    %blend;
T_576.3;
    %jmp/0 T_576.1, 8;
 ; End of false expr.
    %blend;
T_576.1;
    %store/vec4 v0x6000003120a0_0, 0, 1;
    %jmp T_576;
    .thread T_576;
    .scope S_0x7fb80a7940f0;
T_577 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000312910_0;
    %flag_set/vec4 8;
    %jmp/0 T_577.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_577.1, 8;
T_577.0 ; End of true expr.
    %load/vec4 v0x600000312a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_577.2, 9;
    %load/vec4 v0x6000003127f0_0;
    %jmp/1 T_577.3, 9;
T_577.2 ; End of true expr.
    %load/vec4 v0x6000003129a0_0;
    %jmp/0 T_577.3, 9;
 ; End of false expr.
    %blend;
T_577.3;
    %jmp/0 T_577.1, 8;
 ; End of false expr.
    %blend;
T_577.1;
    %store/vec4 v0x6000003129a0_0, 0, 1;
    %jmp T_577;
    .thread T_577;
    .scope S_0x7fb80a7943d0;
T_578 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000313210_0;
    %flag_set/vec4 8;
    %jmp/0 T_578.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_578.1, 8;
T_578.0 ; End of true expr.
    %load/vec4 v0x600000313330_0;
    %flag_set/vec4 9;
    %jmp/0 T_578.2, 9;
    %load/vec4 v0x6000003130f0_0;
    %jmp/1 T_578.3, 9;
T_578.2 ; End of true expr.
    %load/vec4 v0x6000003132a0_0;
    %jmp/0 T_578.3, 9;
 ; End of false expr.
    %blend;
T_578.3;
    %jmp/0 T_578.1, 8;
 ; End of false expr.
    %blend;
T_578.1;
    %store/vec4 v0x6000003132a0_0, 0, 1;
    %jmp T_578;
    .thread T_578;
    .scope S_0x7fb80a7946b0;
T_579 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000313b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_579.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_579.1, 8;
T_579.0 ; End of true expr.
    %load/vec4 v0x600000313c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_579.2, 9;
    %load/vec4 v0x6000003139f0_0;
    %jmp/1 T_579.3, 9;
T_579.2 ; End of true expr.
    %load/vec4 v0x600000313ba0_0;
    %jmp/0 T_579.3, 9;
 ; End of false expr.
    %blend;
T_579.3;
    %jmp/0 T_579.1, 8;
 ; End of false expr.
    %blend;
T_579.1;
    %store/vec4 v0x600000313ba0_0, 0, 1;
    %jmp T_579;
    .thread T_579;
    .scope S_0x7fb80a794990;
T_580 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000314480_0;
    %flag_set/vec4 8;
    %jmp/0 T_580.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_580.1, 8;
T_580.0 ; End of true expr.
    %load/vec4 v0x6000003145a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_580.2, 9;
    %load/vec4 v0x600000314360_0;
    %jmp/1 T_580.3, 9;
T_580.2 ; End of true expr.
    %load/vec4 v0x600000314510_0;
    %jmp/0 T_580.3, 9;
 ; End of false expr.
    %blend;
T_580.3;
    %jmp/0 T_580.1, 8;
 ; End of false expr.
    %blend;
T_580.1;
    %store/vec4 v0x600000314510_0, 0, 1;
    %jmp T_580;
    .thread T_580;
    .scope S_0x7fb80a794c70;
T_581 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000314d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_581.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_581.1, 8;
T_581.0 ; End of true expr.
    %load/vec4 v0x600000314ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_581.2, 9;
    %load/vec4 v0x600000314c60_0;
    %jmp/1 T_581.3, 9;
T_581.2 ; End of true expr.
    %load/vec4 v0x600000314e10_0;
    %jmp/0 T_581.3, 9;
 ; End of false expr.
    %blend;
T_581.3;
    %jmp/0 T_581.1, 8;
 ; End of false expr.
    %blend;
T_581.1;
    %store/vec4 v0x600000314e10_0, 0, 1;
    %jmp T_581;
    .thread T_581;
    .scope S_0x7fb80a794f50;
T_582 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000315680_0;
    %flag_set/vec4 8;
    %jmp/0 T_582.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_582.1, 8;
T_582.0 ; End of true expr.
    %load/vec4 v0x6000003157a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_582.2, 9;
    %load/vec4 v0x600000315560_0;
    %jmp/1 T_582.3, 9;
T_582.2 ; End of true expr.
    %load/vec4 v0x600000315710_0;
    %jmp/0 T_582.3, 9;
 ; End of false expr.
    %blend;
T_582.3;
    %jmp/0 T_582.1, 8;
 ; End of false expr.
    %blend;
T_582.1;
    %store/vec4 v0x600000315710_0, 0, 1;
    %jmp T_582;
    .thread T_582;
    .scope S_0x7fb80a7957a0;
T_583 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000316400_0;
    %flag_set/vec4 8;
    %jmp/0 T_583.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_583.1, 8;
T_583.0 ; End of true expr.
    %load/vec4 v0x600000316520_0;
    %flag_set/vec4 9;
    %jmp/0 T_583.2, 9;
    %load/vec4 v0x6000003162e0_0;
    %jmp/1 T_583.3, 9;
T_583.2 ; End of true expr.
    %load/vec4 v0x600000316490_0;
    %jmp/0 T_583.3, 9;
 ; End of false expr.
    %blend;
T_583.3;
    %jmp/0 T_583.1, 8;
 ; End of false expr.
    %blend;
T_583.1;
    %store/vec4 v0x600000316490_0, 0, 1;
    %jmp T_583;
    .thread T_583;
    .scope S_0x7fb80a795a80;
T_584 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000316d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_584.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_584.1, 8;
T_584.0 ; End of true expr.
    %load/vec4 v0x600000316e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_584.2, 9;
    %load/vec4 v0x600000316be0_0;
    %jmp/1 T_584.3, 9;
T_584.2 ; End of true expr.
    %load/vec4 v0x600000316d90_0;
    %jmp/0 T_584.3, 9;
 ; End of false expr.
    %blend;
T_584.3;
    %jmp/0 T_584.1, 8;
 ; End of false expr.
    %blend;
T_584.1;
    %store/vec4 v0x600000316d90_0, 0, 1;
    %jmp T_584;
    .thread T_584;
    .scope S_0x7fb80a795d60;
T_585 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000317600_0;
    %flag_set/vec4 8;
    %jmp/0 T_585.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_585.1, 8;
T_585.0 ; End of true expr.
    %load/vec4 v0x600000317720_0;
    %flag_set/vec4 9;
    %jmp/0 T_585.2, 9;
    %load/vec4 v0x6000003174e0_0;
    %jmp/1 T_585.3, 9;
T_585.2 ; End of true expr.
    %load/vec4 v0x600000317690_0;
    %jmp/0 T_585.3, 9;
 ; End of false expr.
    %blend;
T_585.3;
    %jmp/0 T_585.1, 8;
 ; End of false expr.
    %blend;
T_585.1;
    %store/vec4 v0x600000317690_0, 0, 1;
    %jmp T_585;
    .thread T_585;
    .scope S_0x7fb80a796040;
T_586 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000317f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_586.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_586.1, 8;
T_586.0 ; End of true expr.
    %load/vec4 v0x600000328090_0;
    %flag_set/vec4 9;
    %jmp/0 T_586.2, 9;
    %load/vec4 v0x600000317de0_0;
    %jmp/1 T_586.3, 9;
T_586.2 ; End of true expr.
    %load/vec4 v0x600000328000_0;
    %jmp/0 T_586.3, 9;
 ; End of false expr.
    %blend;
T_586.3;
    %jmp/0 T_586.1, 8;
 ; End of false expr.
    %blend;
T_586.1;
    %store/vec4 v0x600000328000_0, 0, 1;
    %jmp T_586;
    .thread T_586;
    .scope S_0x7fb80a796320;
T_587 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000328870_0;
    %flag_set/vec4 8;
    %jmp/0 T_587.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_587.1, 8;
T_587.0 ; End of true expr.
    %load/vec4 v0x600000328990_0;
    %flag_set/vec4 9;
    %jmp/0 T_587.2, 9;
    %load/vec4 v0x600000328750_0;
    %jmp/1 T_587.3, 9;
T_587.2 ; End of true expr.
    %load/vec4 v0x600000328900_0;
    %jmp/0 T_587.3, 9;
 ; End of false expr.
    %blend;
T_587.3;
    %jmp/0 T_587.1, 8;
 ; End of false expr.
    %blend;
T_587.1;
    %store/vec4 v0x600000328900_0, 0, 1;
    %jmp T_587;
    .thread T_587;
    .scope S_0x7fb80a796600;
T_588 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000329170_0;
    %flag_set/vec4 8;
    %jmp/0 T_588.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_588.1, 8;
T_588.0 ; End of true expr.
    %load/vec4 v0x600000329290_0;
    %flag_set/vec4 9;
    %jmp/0 T_588.2, 9;
    %load/vec4 v0x600000329050_0;
    %jmp/1 T_588.3, 9;
T_588.2 ; End of true expr.
    %load/vec4 v0x600000329200_0;
    %jmp/0 T_588.3, 9;
 ; End of false expr.
    %blend;
T_588.3;
    %jmp/0 T_588.1, 8;
 ; End of false expr.
    %blend;
T_588.1;
    %store/vec4 v0x600000329200_0, 0, 1;
    %jmp T_588;
    .thread T_588;
    .scope S_0x7fb80a7968e0;
T_589 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000329a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_589.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_589.1, 8;
T_589.0 ; End of true expr.
    %load/vec4 v0x600000329b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_589.2, 9;
    %load/vec4 v0x600000329950_0;
    %jmp/1 T_589.3, 9;
T_589.2 ; End of true expr.
    %load/vec4 v0x600000329b00_0;
    %jmp/0 T_589.3, 9;
 ; End of false expr.
    %blend;
T_589.3;
    %jmp/0 T_589.1, 8;
 ; End of false expr.
    %blend;
T_589.1;
    %store/vec4 v0x600000329b00_0, 0, 1;
    %jmp T_589;
    .thread T_589;
    .scope S_0x7fb80a796bc0;
T_590 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_590.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_590.1, 8;
T_590.0 ; End of true expr.
    %load/vec4 v0x60000032a490_0;
    %flag_set/vec4 9;
    %jmp/0 T_590.2, 9;
    %load/vec4 v0x60000032a250_0;
    %jmp/1 T_590.3, 9;
T_590.2 ; End of true expr.
    %load/vec4 v0x60000032a400_0;
    %jmp/0 T_590.3, 9;
 ; End of false expr.
    %blend;
T_590.3;
    %jmp/0 T_590.1, 8;
 ; End of false expr.
    %blend;
T_590.1;
    %store/vec4 v0x60000032a400_0, 0, 1;
    %jmp T_590;
    .thread T_590;
    .scope S_0x7fb80a796ea0;
T_591 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032ac70_0;
    %flag_set/vec4 8;
    %jmp/0 T_591.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_591.1, 8;
T_591.0 ; End of true expr.
    %load/vec4 v0x60000032ad90_0;
    %flag_set/vec4 9;
    %jmp/0 T_591.2, 9;
    %load/vec4 v0x60000032ab50_0;
    %jmp/1 T_591.3, 9;
T_591.2 ; End of true expr.
    %load/vec4 v0x60000032ad00_0;
    %jmp/0 T_591.3, 9;
 ; End of false expr.
    %blend;
T_591.3;
    %jmp/0 T_591.1, 8;
 ; End of false expr.
    %blend;
T_591.1;
    %store/vec4 v0x60000032ad00_0, 0, 1;
    %jmp T_591;
    .thread T_591;
    .scope S_0x7fb80a797180;
T_592 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032b570_0;
    %flag_set/vec4 8;
    %jmp/0 T_592.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_592.1, 8;
T_592.0 ; End of true expr.
    %load/vec4 v0x60000032b690_0;
    %flag_set/vec4 9;
    %jmp/0 T_592.2, 9;
    %load/vec4 v0x60000032b450_0;
    %jmp/1 T_592.3, 9;
T_592.2 ; End of true expr.
    %load/vec4 v0x60000032b600_0;
    %jmp/0 T_592.3, 9;
 ; End of false expr.
    %blend;
T_592.3;
    %jmp/0 T_592.1, 8;
 ; End of false expr.
    %blend;
T_592.1;
    %store/vec4 v0x60000032b600_0, 0, 1;
    %jmp T_592;
    .thread T_592;
    .scope S_0x7fb80a797460;
T_593 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032be70_0;
    %flag_set/vec4 8;
    %jmp/0 T_593.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_593.1, 8;
T_593.0 ; End of true expr.
    %load/vec4 v0x60000032c000_0;
    %flag_set/vec4 9;
    %jmp/0 T_593.2, 9;
    %load/vec4 v0x60000032bd50_0;
    %jmp/1 T_593.3, 9;
T_593.2 ; End of true expr.
    %load/vec4 v0x60000032bf00_0;
    %jmp/0 T_593.3, 9;
 ; End of false expr.
    %blend;
T_593.3;
    %jmp/0 T_593.1, 8;
 ; End of false expr.
    %blend;
T_593.1;
    %store/vec4 v0x60000032bf00_0, 0, 1;
    %jmp T_593;
    .thread T_593;
    .scope S_0x7fb80a797740;
T_594 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032c7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_594.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_594.1, 8;
T_594.0 ; End of true expr.
    %load/vec4 v0x60000032c900_0;
    %flag_set/vec4 9;
    %jmp/0 T_594.2, 9;
    %load/vec4 v0x60000032c6c0_0;
    %jmp/1 T_594.3, 9;
T_594.2 ; End of true expr.
    %load/vec4 v0x60000032c870_0;
    %jmp/0 T_594.3, 9;
 ; End of false expr.
    %blend;
T_594.3;
    %jmp/0 T_594.1, 8;
 ; End of false expr.
    %blend;
T_594.1;
    %store/vec4 v0x60000032c870_0, 0, 1;
    %jmp T_594;
    .thread T_594;
    .scope S_0x7fb80a797a20;
T_595 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000032d0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_595.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_595.1, 8;
T_595.0 ; End of true expr.
    %load/vec4 v0x60000032d200_0;
    %flag_set/vec4 9;
    %jmp/0 T_595.2, 9;
    %load/vec4 v0x60000032cfc0_0;
    %jmp/1 T_595.3, 9;
T_595.2 ; End of true expr.
    %load/vec4 v0x60000032d170_0;
    %jmp/0 T_595.3, 9;
 ; End of false expr.
    %blend;
T_595.3;
    %jmp/0 T_595.1, 8;
 ; End of false expr.
    %blend;
T_595.1;
    %store/vec4 v0x60000032d170_0, 0, 1;
    %jmp T_595;
    .thread T_595;
    .scope S_0x7fb80a1ff690;
T_596 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000351680_0;
    %flag_set/vec4 8;
    %jmp/0 T_596.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_596.1, 8;
T_596.0 ; End of true expr.
    %load/vec4 v0x6000003514d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_596.2, 9;
    %load/vec4 v0x6000003518c0_0;
    %jmp/1 T_596.3, 9;
T_596.2 ; End of true expr.
    %load/vec4 v0x600000351440_0;
    %jmp/0 T_596.3, 9;
 ; End of false expr.
    %blend;
T_596.3;
    %jmp/0 T_596.1, 8;
 ; End of false expr.
    %blend;
T_596.1;
    %store/vec4 v0x600000351440_0, 0, 1;
    %jmp T_596;
    .thread T_596;
    .scope S_0x7fb80a1febf0;
T_597 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000351d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_597.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_597.1, 8;
T_597.0 ; End of true expr.
    %load/vec4 v0x600000351e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_597.2, 9;
    %load/vec4 v0x600000351c20_0;
    %jmp/1 T_597.3, 9;
T_597.2 ; End of true expr.
    %load/vec4 v0x600000351dd0_0;
    %jmp/0 T_597.3, 9;
 ; End of false expr.
    %blend;
T_597.3;
    %jmp/0 T_597.1, 8;
 ; End of false expr.
    %blend;
T_597.1;
    %store/vec4 v0x600000351dd0_0, 0, 1;
    %jmp T_597;
    .thread T_597;
    .scope S_0x7fb80a1fe150;
T_598 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000352640_0;
    %flag_set/vec4 8;
    %jmp/0 T_598.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_598.1, 8;
T_598.0 ; End of true expr.
    %load/vec4 v0x600000352760_0;
    %flag_set/vec4 9;
    %jmp/0 T_598.2, 9;
    %load/vec4 v0x600000352520_0;
    %jmp/1 T_598.3, 9;
T_598.2 ; End of true expr.
    %load/vec4 v0x6000003526d0_0;
    %jmp/0 T_598.3, 9;
 ; End of false expr.
    %blend;
T_598.3;
    %jmp/0 T_598.1, 8;
 ; End of false expr.
    %blend;
T_598.1;
    %store/vec4 v0x6000003526d0_0, 0, 1;
    %jmp T_598;
    .thread T_598;
    .scope S_0x7fb80a78e9e0;
T_599 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000302b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_599.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_599.1, 8;
T_599.0 ; End of true expr.
    %load/vec4 v0x600000302c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_599.2, 9;
    %load/vec4 v0x600000302a30_0;
    %jmp/1 T_599.3, 9;
T_599.2 ; End of true expr.
    %load/vec4 v0x600000302be0_0;
    %jmp/0 T_599.3, 9;
 ; End of false expr.
    %blend;
T_599.3;
    %jmp/0 T_599.1, 8;
 ; End of false expr.
    %blend;
T_599.1;
    %store/vec4 v0x600000302be0_0, 0, 1;
    %jmp T_599;
    .thread T_599;
    .scope S_0x7fb80a78ecc0;
T_600 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000303450_0;
    %flag_set/vec4 8;
    %jmp/0 T_600.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_600.1, 8;
T_600.0 ; End of true expr.
    %load/vec4 v0x600000303570_0;
    %flag_set/vec4 9;
    %jmp/0 T_600.2, 9;
    %load/vec4 v0x600000303330_0;
    %jmp/1 T_600.3, 9;
T_600.2 ; End of true expr.
    %load/vec4 v0x6000003034e0_0;
    %jmp/0 T_600.3, 9;
 ; End of false expr.
    %blend;
T_600.3;
    %jmp/0 T_600.1, 8;
 ; End of false expr.
    %blend;
T_600.1;
    %store/vec4 v0x6000003034e0_0, 0, 1;
    %jmp T_600;
    .thread T_600;
    .scope S_0x7fb80a78efa0;
T_601 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000303d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_601.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_601.1, 8;
T_601.0 ; End of true expr.
    %load/vec4 v0x600000303e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_601.2, 9;
    %load/vec4 v0x600000303c30_0;
    %jmp/1 T_601.3, 9;
T_601.2 ; End of true expr.
    %load/vec4 v0x600000303de0_0;
    %jmp/0 T_601.3, 9;
 ; End of false expr.
    %blend;
T_601.3;
    %jmp/0 T_601.1, 8;
 ; End of false expr.
    %blend;
T_601.1;
    %store/vec4 v0x600000303de0_0, 0, 1;
    %jmp T_601;
    .thread T_601;
    .scope S_0x7fb80a78f280;
T_602 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003046c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_602.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_602.1, 8;
T_602.0 ; End of true expr.
    %load/vec4 v0x6000003047e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_602.2, 9;
    %load/vec4 v0x6000003045a0_0;
    %jmp/1 T_602.3, 9;
T_602.2 ; End of true expr.
    %load/vec4 v0x600000304750_0;
    %jmp/0 T_602.3, 9;
 ; End of false expr.
    %blend;
T_602.3;
    %jmp/0 T_602.1, 8;
 ; End of false expr.
    %blend;
T_602.1;
    %store/vec4 v0x600000304750_0, 0, 1;
    %jmp T_602;
    .thread T_602;
    .scope S_0x7fb80a78f560;
T_603 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000304fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_603.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_603.1, 8;
T_603.0 ; End of true expr.
    %load/vec4 v0x6000003050e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_603.2, 9;
    %load/vec4 v0x600000304ea0_0;
    %jmp/1 T_603.3, 9;
T_603.2 ; End of true expr.
    %load/vec4 v0x600000305050_0;
    %jmp/0 T_603.3, 9;
 ; End of false expr.
    %blend;
T_603.3;
    %jmp/0 T_603.1, 8;
 ; End of false expr.
    %blend;
T_603.1;
    %store/vec4 v0x600000305050_0, 0, 1;
    %jmp T_603;
    .thread T_603;
    .scope S_0x7fb80a78f840;
T_604 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003058c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_604.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_604.1, 8;
T_604.0 ; End of true expr.
    %load/vec4 v0x6000003059e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_604.2, 9;
    %load/vec4 v0x6000003057a0_0;
    %jmp/1 T_604.3, 9;
T_604.2 ; End of true expr.
    %load/vec4 v0x600000305950_0;
    %jmp/0 T_604.3, 9;
 ; End of false expr.
    %blend;
T_604.3;
    %jmp/0 T_604.1, 8;
 ; End of false expr.
    %blend;
T_604.1;
    %store/vec4 v0x600000305950_0, 0, 1;
    %jmp T_604;
    .thread T_604;
    .scope S_0x7fb80a78fb20;
T_605 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003061c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_605.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_605.1, 8;
T_605.0 ; End of true expr.
    %load/vec4 v0x6000003062e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_605.2, 9;
    %load/vec4 v0x6000003060a0_0;
    %jmp/1 T_605.3, 9;
T_605.2 ; End of true expr.
    %load/vec4 v0x600000306250_0;
    %jmp/0 T_605.3, 9;
 ; End of false expr.
    %blend;
T_605.3;
    %jmp/0 T_605.1, 8;
 ; End of false expr.
    %blend;
T_605.1;
    %store/vec4 v0x600000306250_0, 0, 1;
    %jmp T_605;
    .thread T_605;
    .scope S_0x7fb80a78fe00;
T_606 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000306ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_606.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_606.1, 8;
T_606.0 ; End of true expr.
    %load/vec4 v0x600000306be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_606.2, 9;
    %load/vec4 v0x6000003069a0_0;
    %jmp/1 T_606.3, 9;
T_606.2 ; End of true expr.
    %load/vec4 v0x600000306b50_0;
    %jmp/0 T_606.3, 9;
 ; End of false expr.
    %blend;
T_606.3;
    %jmp/0 T_606.1, 8;
 ; End of false expr.
    %blend;
T_606.1;
    %store/vec4 v0x600000306b50_0, 0, 1;
    %jmp T_606;
    .thread T_606;
    .scope S_0x7fb80a7900e0;
T_607 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003073c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_607.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_607.1, 8;
T_607.0 ; End of true expr.
    %load/vec4 v0x6000003074e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_607.2, 9;
    %load/vec4 v0x6000003072a0_0;
    %jmp/1 T_607.3, 9;
T_607.2 ; End of true expr.
    %load/vec4 v0x600000307450_0;
    %jmp/0 T_607.3, 9;
 ; End of false expr.
    %blend;
T_607.3;
    %jmp/0 T_607.1, 8;
 ; End of false expr.
    %blend;
T_607.1;
    %store/vec4 v0x600000307450_0, 0, 1;
    %jmp T_607;
    .thread T_607;
    .scope S_0x7fb80a7907c0;
T_608 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000307cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_608.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_608.1, 8;
T_608.0 ; End of true expr.
    %load/vec4 v0x600000307de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_608.2, 9;
    %load/vec4 v0x600000307ba0_0;
    %jmp/1 T_608.3, 9;
T_608.2 ; End of true expr.
    %load/vec4 v0x600000307d50_0;
    %jmp/0 T_608.3, 9;
 ; End of false expr.
    %blend;
T_608.3;
    %jmp/0 T_608.1, 8;
 ; End of false expr.
    %blend;
T_608.1;
    %store/vec4 v0x600000307d50_0, 0, 1;
    %jmp T_608;
    .thread T_608;
    .scope S_0x7fb80a790aa0;
T_609 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000318630_0;
    %flag_set/vec4 8;
    %jmp/0 T_609.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_609.1, 8;
T_609.0 ; End of true expr.
    %load/vec4 v0x600000318750_0;
    %flag_set/vec4 9;
    %jmp/0 T_609.2, 9;
    %load/vec4 v0x600000318510_0;
    %jmp/1 T_609.3, 9;
T_609.2 ; End of true expr.
    %load/vec4 v0x6000003186c0_0;
    %jmp/0 T_609.3, 9;
 ; End of false expr.
    %blend;
T_609.3;
    %jmp/0 T_609.1, 8;
 ; End of false expr.
    %blend;
T_609.1;
    %store/vec4 v0x6000003186c0_0, 0, 1;
    %jmp T_609;
    .thread T_609;
    .scope S_0x7fb80a790d80;
T_610 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000318f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_610.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_610.1, 8;
T_610.0 ; End of true expr.
    %load/vec4 v0x600000319050_0;
    %flag_set/vec4 9;
    %jmp/0 T_610.2, 9;
    %load/vec4 v0x600000318e10_0;
    %jmp/1 T_610.3, 9;
T_610.2 ; End of true expr.
    %load/vec4 v0x600000318fc0_0;
    %jmp/0 T_610.3, 9;
 ; End of false expr.
    %blend;
T_610.3;
    %jmp/0 T_610.1, 8;
 ; End of false expr.
    %blend;
T_610.1;
    %store/vec4 v0x600000318fc0_0, 0, 1;
    %jmp T_610;
    .thread T_610;
    .scope S_0x7fb80a791060;
T_611 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000319830_0;
    %flag_set/vec4 8;
    %jmp/0 T_611.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_611.1, 8;
T_611.0 ; End of true expr.
    %load/vec4 v0x600000319950_0;
    %flag_set/vec4 9;
    %jmp/0 T_611.2, 9;
    %load/vec4 v0x600000319710_0;
    %jmp/1 T_611.3, 9;
T_611.2 ; End of true expr.
    %load/vec4 v0x6000003198c0_0;
    %jmp/0 T_611.3, 9;
 ; End of false expr.
    %blend;
T_611.3;
    %jmp/0 T_611.1, 8;
 ; End of false expr.
    %blend;
T_611.1;
    %store/vec4 v0x6000003198c0_0, 0, 1;
    %jmp T_611;
    .thread T_611;
    .scope S_0x7fb80a791340;
T_612 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031a130_0;
    %flag_set/vec4 8;
    %jmp/0 T_612.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_612.1, 8;
T_612.0 ; End of true expr.
    %load/vec4 v0x60000031a250_0;
    %flag_set/vec4 9;
    %jmp/0 T_612.2, 9;
    %load/vec4 v0x60000031a010_0;
    %jmp/1 T_612.3, 9;
T_612.2 ; End of true expr.
    %load/vec4 v0x60000031a1c0_0;
    %jmp/0 T_612.3, 9;
 ; End of false expr.
    %blend;
T_612.3;
    %jmp/0 T_612.1, 8;
 ; End of false expr.
    %blend;
T_612.1;
    %store/vec4 v0x60000031a1c0_0, 0, 1;
    %jmp T_612;
    .thread T_612;
    .scope S_0x7fb80a791620;
T_613 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031aa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_613.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_613.1, 8;
T_613.0 ; End of true expr.
    %load/vec4 v0x60000031ab50_0;
    %flag_set/vec4 9;
    %jmp/0 T_613.2, 9;
    %load/vec4 v0x60000031a910_0;
    %jmp/1 T_613.3, 9;
T_613.2 ; End of true expr.
    %load/vec4 v0x60000031aac0_0;
    %jmp/0 T_613.3, 9;
 ; End of false expr.
    %blend;
T_613.3;
    %jmp/0 T_613.1, 8;
 ; End of false expr.
    %blend;
T_613.1;
    %store/vec4 v0x60000031aac0_0, 0, 1;
    %jmp T_613;
    .thread T_613;
    .scope S_0x7fb80a791900;
T_614 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000031b330_0;
    %flag_set/vec4 8;
    %jmp/0 T_614.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_614.1, 8;
T_614.0 ; End of true expr.
    %load/vec4 v0x60000031b450_0;
    %flag_set/vec4 9;
    %jmp/0 T_614.2, 9;
    %load/vec4 v0x60000031b210_0;
    %jmp/1 T_614.3, 9;
T_614.2 ; End of true expr.
    %load/vec4 v0x60000031b3c0_0;
    %jmp/0 T_614.3, 9;
 ; End of false expr.
    %blend;
T_614.3;
    %jmp/0 T_614.1, 8;
 ; End of false expr.
    %blend;
T_614.1;
    %store/vec4 v0x60000031b3c0_0, 0, 1;
    %jmp T_614;
    .thread T_614;
    .scope S_0x7fb80a1f0890;
T_615 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000338990_0;
    %flag_set/vec4 8;
    %jmp/0 T_615.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_615.1, 8;
T_615.0 ; End of true expr.
    %load/vec4 v0x600000338ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_615.2, 9;
    %load/vec4 v0x600000338870_0;
    %jmp/1 T_615.3, 9;
T_615.2 ; End of true expr.
    %load/vec4 v0x600000338a20_0;
    %jmp/0 T_615.3, 9;
 ; End of false expr.
    %blend;
T_615.3;
    %jmp/0 T_615.1, 8;
 ; End of false expr.
    %blend;
T_615.1;
    %store/vec4 v0x600000338a20_0, 0, 1;
    %jmp T_615;
    .thread T_615;
    .scope S_0x7fb80a1efdf0;
T_616 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000339290_0;
    %flag_set/vec4 8;
    %jmp/0 T_616.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_616.1, 8;
T_616.0 ; End of true expr.
    %load/vec4 v0x6000003393b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_616.2, 9;
    %load/vec4 v0x600000339170_0;
    %jmp/1 T_616.3, 9;
T_616.2 ; End of true expr.
    %load/vec4 v0x600000339320_0;
    %jmp/0 T_616.3, 9;
 ; End of false expr.
    %blend;
T_616.3;
    %jmp/0 T_616.1, 8;
 ; End of false expr.
    %blend;
T_616.1;
    %store/vec4 v0x600000339320_0, 0, 1;
    %jmp T_616;
    .thread T_616;
    .scope S_0x7fb80a1ef350;
T_617 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000339b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_617.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_617.1, 8;
T_617.0 ; End of true expr.
    %load/vec4 v0x600000339cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_617.2, 9;
    %load/vec4 v0x600000339a70_0;
    %jmp/1 T_617.3, 9;
T_617.2 ; End of true expr.
    %load/vec4 v0x600000339c20_0;
    %jmp/0 T_617.3, 9;
 ; End of false expr.
    %blend;
T_617.3;
    %jmp/0 T_617.1, 8;
 ; End of false expr.
    %blend;
T_617.1;
    %store/vec4 v0x600000339c20_0, 0, 1;
    %jmp T_617;
    .thread T_617;
    .scope S_0x7fb80a1ee8b0;
T_618 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_618.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_618.1, 8;
T_618.0 ; End of true expr.
    %load/vec4 v0x60000033a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_618.2, 9;
    %load/vec4 v0x60000033a370_0;
    %jmp/1 T_618.3, 9;
T_618.2 ; End of true expr.
    %load/vec4 v0x60000033a520_0;
    %jmp/0 T_618.3, 9;
 ; End of false expr.
    %blend;
T_618.3;
    %jmp/0 T_618.1, 8;
 ; End of false expr.
    %blend;
T_618.1;
    %store/vec4 v0x60000033a520_0, 0, 1;
    %jmp T_618;
    .thread T_618;
    .scope S_0x7fb80a1ede10;
T_619 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033ad90_0;
    %flag_set/vec4 8;
    %jmp/0 T_619.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_619.1, 8;
T_619.0 ; End of true expr.
    %load/vec4 v0x60000033aeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_619.2, 9;
    %load/vec4 v0x60000033ac70_0;
    %jmp/1 T_619.3, 9;
T_619.2 ; End of true expr.
    %load/vec4 v0x60000033ae20_0;
    %jmp/0 T_619.3, 9;
 ; End of false expr.
    %blend;
T_619.3;
    %jmp/0 T_619.1, 8;
 ; End of false expr.
    %blend;
T_619.1;
    %store/vec4 v0x60000033ae20_0, 0, 1;
    %jmp T_619;
    .thread T_619;
    .scope S_0x7fb80a1ed370;
T_620 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033b690_0;
    %flag_set/vec4 8;
    %jmp/0 T_620.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_620.1, 8;
T_620.0 ; End of true expr.
    %load/vec4 v0x60000033b7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_620.2, 9;
    %load/vec4 v0x60000033b570_0;
    %jmp/1 T_620.3, 9;
T_620.2 ; End of true expr.
    %load/vec4 v0x60000033b720_0;
    %jmp/0 T_620.3, 9;
 ; End of false expr.
    %blend;
T_620.3;
    %jmp/0 T_620.1, 8;
 ; End of false expr.
    %blend;
T_620.1;
    %store/vec4 v0x60000033b720_0, 0, 1;
    %jmp T_620;
    .thread T_620;
    .scope S_0x7fb80a1ec8d0;
T_621 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033c000_0;
    %flag_set/vec4 8;
    %jmp/0 T_621.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_621.1, 8;
T_621.0 ; End of true expr.
    %load/vec4 v0x60000033c120_0;
    %flag_set/vec4 9;
    %jmp/0 T_621.2, 9;
    %load/vec4 v0x60000033be70_0;
    %jmp/1 T_621.3, 9;
T_621.2 ; End of true expr.
    %load/vec4 v0x60000033c090_0;
    %jmp/0 T_621.3, 9;
 ; End of false expr.
    %blend;
T_621.3;
    %jmp/0 T_621.1, 8;
 ; End of false expr.
    %blend;
T_621.1;
    %store/vec4 v0x60000033c090_0, 0, 1;
    %jmp T_621;
    .thread T_621;
    .scope S_0x7fb80a1ebe30;
T_622 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033c900_0;
    %flag_set/vec4 8;
    %jmp/0 T_622.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_622.1, 8;
T_622.0 ; End of true expr.
    %load/vec4 v0x60000033ca20_0;
    %flag_set/vec4 9;
    %jmp/0 T_622.2, 9;
    %load/vec4 v0x60000033c7e0_0;
    %jmp/1 T_622.3, 9;
T_622.2 ; End of true expr.
    %load/vec4 v0x60000033c990_0;
    %jmp/0 T_622.3, 9;
 ; End of false expr.
    %blend;
T_622.3;
    %jmp/0 T_622.1, 8;
 ; End of false expr.
    %blend;
T_622.1;
    %store/vec4 v0x60000033c990_0, 0, 1;
    %jmp T_622;
    .thread T_622;
    .scope S_0x7fb80a1eb390;
T_623 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033d200_0;
    %flag_set/vec4 8;
    %jmp/0 T_623.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_623.1, 8;
T_623.0 ; End of true expr.
    %load/vec4 v0x60000033d320_0;
    %flag_set/vec4 9;
    %jmp/0 T_623.2, 9;
    %load/vec4 v0x60000033d0e0_0;
    %jmp/1 T_623.3, 9;
T_623.2 ; End of true expr.
    %load/vec4 v0x60000033d290_0;
    %jmp/0 T_623.3, 9;
 ; End of false expr.
    %blend;
T_623.3;
    %jmp/0 T_623.1, 8;
 ; End of false expr.
    %blend;
T_623.1;
    %store/vec4 v0x60000033d290_0, 0, 1;
    %jmp T_623;
    .thread T_623;
    .scope S_0x7fb80a1ea8f0;
T_624 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_624.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_624.1, 8;
T_624.0 ; End of true expr.
    %load/vec4 v0x60000033dc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_624.2, 9;
    %load/vec4 v0x60000033d9e0_0;
    %jmp/1 T_624.3, 9;
T_624.2 ; End of true expr.
    %load/vec4 v0x60000033db90_0;
    %jmp/0 T_624.3, 9;
 ; End of false expr.
    %blend;
T_624.3;
    %jmp/0 T_624.1, 8;
 ; End of false expr.
    %blend;
T_624.1;
    %store/vec4 v0x60000033db90_0, 0, 1;
    %jmp T_624;
    .thread T_624;
    .scope S_0x7fb80a1e0460;
T_625 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033e400_0;
    %flag_set/vec4 8;
    %jmp/0 T_625.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_625.1, 8;
T_625.0 ; End of true expr.
    %load/vec4 v0x60000033e520_0;
    %flag_set/vec4 9;
    %jmp/0 T_625.2, 9;
    %load/vec4 v0x60000033e2e0_0;
    %jmp/1 T_625.3, 9;
T_625.2 ; End of true expr.
    %load/vec4 v0x60000033e490_0;
    %jmp/0 T_625.3, 9;
 ; End of false expr.
    %blend;
T_625.3;
    %jmp/0 T_625.1, 8;
 ; End of false expr.
    %blend;
T_625.1;
    %store/vec4 v0x60000033e490_0, 0, 1;
    %jmp T_625;
    .thread T_625;
    .scope S_0x7fb80a908260;
T_626 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033ed00_0;
    %flag_set/vec4 8;
    %jmp/0 T_626.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_626.1, 8;
T_626.0 ; End of true expr.
    %load/vec4 v0x60000033ee20_0;
    %flag_set/vec4 9;
    %jmp/0 T_626.2, 9;
    %load/vec4 v0x60000033ebe0_0;
    %jmp/1 T_626.3, 9;
T_626.2 ; End of true expr.
    %load/vec4 v0x60000033ed90_0;
    %jmp/0 T_626.3, 9;
 ; End of false expr.
    %blend;
T_626.3;
    %jmp/0 T_626.1, 8;
 ; End of false expr.
    %blend;
T_626.1;
    %store/vec4 v0x60000033ed90_0, 0, 1;
    %jmp T_626;
    .thread T_626;
    .scope S_0x7fb80a9077c0;
T_627 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033f600_0;
    %flag_set/vec4 8;
    %jmp/0 T_627.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_627.1, 8;
T_627.0 ; End of true expr.
    %load/vec4 v0x60000033f720_0;
    %flag_set/vec4 9;
    %jmp/0 T_627.2, 9;
    %load/vec4 v0x60000033f4e0_0;
    %jmp/1 T_627.3, 9;
T_627.2 ; End of true expr.
    %load/vec4 v0x60000033f690_0;
    %jmp/0 T_627.3, 9;
 ; End of false expr.
    %blend;
T_627.3;
    %jmp/0 T_627.1, 8;
 ; End of false expr.
    %blend;
T_627.1;
    %store/vec4 v0x60000033f690_0, 0, 1;
    %jmp T_627;
    .thread T_627;
    .scope S_0x7fb80a906d20;
T_628 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000033ff00_0;
    %flag_set/vec4 8;
    %jmp/0 T_628.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_628.1, 8;
T_628.0 ; End of true expr.
    %load/vec4 v0x600000330090_0;
    %flag_set/vec4 9;
    %jmp/0 T_628.2, 9;
    %load/vec4 v0x60000033fde0_0;
    %jmp/1 T_628.3, 9;
T_628.2 ; End of true expr.
    %load/vec4 v0x600000330000_0;
    %jmp/0 T_628.3, 9;
 ; End of false expr.
    %blend;
T_628.3;
    %jmp/0 T_628.1, 8;
 ; End of false expr.
    %blend;
T_628.1;
    %store/vec4 v0x600000330000_0, 0, 1;
    %jmp T_628;
    .thread T_628;
    .scope S_0x7fb80a906280;
T_629 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000330870_0;
    %flag_set/vec4 8;
    %jmp/0 T_629.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_629.1, 8;
T_629.0 ; End of true expr.
    %load/vec4 v0x600000330990_0;
    %flag_set/vec4 9;
    %jmp/0 T_629.2, 9;
    %load/vec4 v0x600000330750_0;
    %jmp/1 T_629.3, 9;
T_629.2 ; End of true expr.
    %load/vec4 v0x600000330900_0;
    %jmp/0 T_629.3, 9;
 ; End of false expr.
    %blend;
T_629.3;
    %jmp/0 T_629.1, 8;
 ; End of false expr.
    %blend;
T_629.1;
    %store/vec4 v0x600000330900_0, 0, 1;
    %jmp T_629;
    .thread T_629;
    .scope S_0x7fb80a9057e0;
T_630 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000331170_0;
    %flag_set/vec4 8;
    %jmp/0 T_630.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_630.1, 8;
T_630.0 ; End of true expr.
    %load/vec4 v0x600000331290_0;
    %flag_set/vec4 9;
    %jmp/0 T_630.2, 9;
    %load/vec4 v0x600000331050_0;
    %jmp/1 T_630.3, 9;
T_630.2 ; End of true expr.
    %load/vec4 v0x600000331200_0;
    %jmp/0 T_630.3, 9;
 ; End of false expr.
    %blend;
T_630.3;
    %jmp/0 T_630.1, 8;
 ; End of false expr.
    %blend;
T_630.1;
    %store/vec4 v0x600000331200_0, 0, 1;
    %jmp T_630;
    .thread T_630;
    .scope S_0x7fb80a1fc6c0;
T_631 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003533c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_631.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_631.1, 8;
T_631.0 ; End of true expr.
    %load/vec4 v0x6000003534e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_631.2, 9;
    %load/vec4 v0x6000003532a0_0;
    %jmp/1 T_631.3, 9;
T_631.2 ; End of true expr.
    %load/vec4 v0x600000353450_0;
    %jmp/0 T_631.3, 9;
 ; End of false expr.
    %blend;
T_631.3;
    %jmp/0 T_631.1, 8;
 ; End of false expr.
    %blend;
T_631.1;
    %store/vec4 v0x600000353450_0, 0, 1;
    %jmp T_631;
    .thread T_631;
    .scope S_0x7fb80a1fbc20;
T_632 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000353cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_632.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_632.1, 8;
T_632.0 ; End of true expr.
    %load/vec4 v0x600000353de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_632.2, 9;
    %load/vec4 v0x600000353ba0_0;
    %jmp/1 T_632.3, 9;
T_632.2 ; End of true expr.
    %load/vec4 v0x600000353d50_0;
    %jmp/0 T_632.3, 9;
 ; End of false expr.
    %blend;
T_632.3;
    %jmp/0 T_632.1, 8;
 ; End of false expr.
    %blend;
T_632.1;
    %store/vec4 v0x600000353d50_0, 0, 1;
    %jmp T_632;
    .thread T_632;
    .scope S_0x7fb80a1fb180;
T_633 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000320630_0;
    %flag_set/vec4 8;
    %jmp/0 T_633.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_633.1, 8;
T_633.0 ; End of true expr.
    %load/vec4 v0x600000320750_0;
    %flag_set/vec4 9;
    %jmp/0 T_633.2, 9;
    %load/vec4 v0x600000320510_0;
    %jmp/1 T_633.3, 9;
T_633.2 ; End of true expr.
    %load/vec4 v0x6000003206c0_0;
    %jmp/0 T_633.3, 9;
 ; End of false expr.
    %blend;
T_633.3;
    %jmp/0 T_633.1, 8;
 ; End of false expr.
    %blend;
T_633.1;
    %store/vec4 v0x6000003206c0_0, 0, 1;
    %jmp T_633;
    .thread T_633;
    .scope S_0x7fb80a1fa6e0;
T_634 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000320f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_634.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_634.1, 8;
T_634.0 ; End of true expr.
    %load/vec4 v0x600000321050_0;
    %flag_set/vec4 9;
    %jmp/0 T_634.2, 9;
    %load/vec4 v0x600000320e10_0;
    %jmp/1 T_634.3, 9;
T_634.2 ; End of true expr.
    %load/vec4 v0x600000320fc0_0;
    %jmp/0 T_634.3, 9;
 ; End of false expr.
    %blend;
T_634.3;
    %jmp/0 T_634.1, 8;
 ; End of false expr.
    %blend;
T_634.1;
    %store/vec4 v0x600000320fc0_0, 0, 1;
    %jmp T_634;
    .thread T_634;
    .scope S_0x7fb80a1f9c40;
T_635 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000321830_0;
    %flag_set/vec4 8;
    %jmp/0 T_635.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_635.1, 8;
T_635.0 ; End of true expr.
    %load/vec4 v0x600000321950_0;
    %flag_set/vec4 9;
    %jmp/0 T_635.2, 9;
    %load/vec4 v0x600000321710_0;
    %jmp/1 T_635.3, 9;
T_635.2 ; End of true expr.
    %load/vec4 v0x6000003218c0_0;
    %jmp/0 T_635.3, 9;
 ; End of false expr.
    %blend;
T_635.3;
    %jmp/0 T_635.1, 8;
 ; End of false expr.
    %blend;
T_635.1;
    %store/vec4 v0x6000003218c0_0, 0, 1;
    %jmp T_635;
    .thread T_635;
    .scope S_0x7fb80a1f91a0;
T_636 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000322130_0;
    %flag_set/vec4 8;
    %jmp/0 T_636.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_636.1, 8;
T_636.0 ; End of true expr.
    %load/vec4 v0x600000322250_0;
    %flag_set/vec4 9;
    %jmp/0 T_636.2, 9;
    %load/vec4 v0x600000322010_0;
    %jmp/1 T_636.3, 9;
T_636.2 ; End of true expr.
    %load/vec4 v0x6000003221c0_0;
    %jmp/0 T_636.3, 9;
 ; End of false expr.
    %blend;
T_636.3;
    %jmp/0 T_636.1, 8;
 ; End of false expr.
    %blend;
T_636.1;
    %store/vec4 v0x6000003221c0_0, 0, 1;
    %jmp T_636;
    .thread T_636;
    .scope S_0x7fb80a1f8700;
T_637 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000322a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_637.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_637.1, 8;
T_637.0 ; End of true expr.
    %load/vec4 v0x600000322b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_637.2, 9;
    %load/vec4 v0x600000322910_0;
    %jmp/1 T_637.3, 9;
T_637.2 ; End of true expr.
    %load/vec4 v0x600000322ac0_0;
    %jmp/0 T_637.3, 9;
 ; End of false expr.
    %blend;
T_637.3;
    %jmp/0 T_637.1, 8;
 ; End of false expr.
    %blend;
T_637.1;
    %store/vec4 v0x600000322ac0_0, 0, 1;
    %jmp T_637;
    .thread T_637;
    .scope S_0x7fb80a1f7c60;
T_638 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000323330_0;
    %flag_set/vec4 8;
    %jmp/0 T_638.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_638.1, 8;
T_638.0 ; End of true expr.
    %load/vec4 v0x600000323450_0;
    %flag_set/vec4 9;
    %jmp/0 T_638.2, 9;
    %load/vec4 v0x600000323210_0;
    %jmp/1 T_638.3, 9;
T_638.2 ; End of true expr.
    %load/vec4 v0x6000003233c0_0;
    %jmp/0 T_638.3, 9;
 ; End of false expr.
    %blend;
T_638.3;
    %jmp/0 T_638.1, 8;
 ; End of false expr.
    %blend;
T_638.1;
    %store/vec4 v0x6000003233c0_0, 0, 1;
    %jmp T_638;
    .thread T_638;
    .scope S_0x7fb80a1f71c0;
T_639 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000323c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_639.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_639.1, 8;
T_639.0 ; End of true expr.
    %load/vec4 v0x600000323d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_639.2, 9;
    %load/vec4 v0x600000323b10_0;
    %jmp/1 T_639.3, 9;
T_639.2 ; End of true expr.
    %load/vec4 v0x600000323cc0_0;
    %jmp/0 T_639.3, 9;
 ; End of false expr.
    %blend;
T_639.3;
    %jmp/0 T_639.1, 8;
 ; End of false expr.
    %blend;
T_639.1;
    %store/vec4 v0x600000323cc0_0, 0, 1;
    %jmp T_639;
    .thread T_639;
    .scope S_0x7fb80a1f6720;
T_640 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003245a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_640.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_640.1, 8;
T_640.0 ; End of true expr.
    %load/vec4 v0x6000003246c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_640.2, 9;
    %load/vec4 v0x600000324480_0;
    %jmp/1 T_640.3, 9;
T_640.2 ; End of true expr.
    %load/vec4 v0x600000324630_0;
    %jmp/0 T_640.3, 9;
 ; End of false expr.
    %blend;
T_640.3;
    %jmp/0 T_640.1, 8;
 ; End of false expr.
    %blend;
T_640.1;
    %store/vec4 v0x600000324630_0, 0, 1;
    %jmp T_640;
    .thread T_640;
    .scope S_0x7fb80a1f5c80;
T_641 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000324ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_641.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_641.1, 8;
T_641.0 ; End of true expr.
    %load/vec4 v0x600000324fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_641.2, 9;
    %load/vec4 v0x600000324d80_0;
    %jmp/1 T_641.3, 9;
T_641.2 ; End of true expr.
    %load/vec4 v0x600000324f30_0;
    %jmp/0 T_641.3, 9;
 ; End of false expr.
    %blend;
T_641.3;
    %jmp/0 T_641.1, 8;
 ; End of false expr.
    %blend;
T_641.1;
    %store/vec4 v0x600000324f30_0, 0, 1;
    %jmp T_641;
    .thread T_641;
    .scope S_0x7fb80a1f51e0;
T_642 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003257a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_642.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_642.1, 8;
T_642.0 ; End of true expr.
    %load/vec4 v0x6000003258c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_642.2, 9;
    %load/vec4 v0x600000325680_0;
    %jmp/1 T_642.3, 9;
T_642.2 ; End of true expr.
    %load/vec4 v0x600000325830_0;
    %jmp/0 T_642.3, 9;
 ; End of false expr.
    %blend;
T_642.3;
    %jmp/0 T_642.1, 8;
 ; End of false expr.
    %blend;
T_642.1;
    %store/vec4 v0x600000325830_0, 0, 1;
    %jmp T_642;
    .thread T_642;
    .scope S_0x7fb80a1f4740;
T_643 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003260a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_643.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_643.1, 8;
T_643.0 ; End of true expr.
    %load/vec4 v0x6000003261c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_643.2, 9;
    %load/vec4 v0x600000325f80_0;
    %jmp/1 T_643.3, 9;
T_643.2 ; End of true expr.
    %load/vec4 v0x600000326130_0;
    %jmp/0 T_643.3, 9;
 ; End of false expr.
    %blend;
T_643.3;
    %jmp/0 T_643.1, 8;
 ; End of false expr.
    %blend;
T_643.1;
    %store/vec4 v0x600000326130_0, 0, 1;
    %jmp T_643;
    .thread T_643;
    .scope S_0x7fb80a1f3ca0;
T_644 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003269a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_644.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_644.1, 8;
T_644.0 ; End of true expr.
    %load/vec4 v0x600000326ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_644.2, 9;
    %load/vec4 v0x600000326880_0;
    %jmp/1 T_644.3, 9;
T_644.2 ; End of true expr.
    %load/vec4 v0x600000326a30_0;
    %jmp/0 T_644.3, 9;
 ; End of false expr.
    %blend;
T_644.3;
    %jmp/0 T_644.1, 8;
 ; End of false expr.
    %blend;
T_644.1;
    %store/vec4 v0x600000326a30_0, 0, 1;
    %jmp T_644;
    .thread T_644;
    .scope S_0x7fb80a1f3200;
T_645 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000003272a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_645.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_645.1, 8;
T_645.0 ; End of true expr.
    %load/vec4 v0x6000003273c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_645.2, 9;
    %load/vec4 v0x600000327180_0;
    %jmp/1 T_645.3, 9;
T_645.2 ; End of true expr.
    %load/vec4 v0x600000327330_0;
    %jmp/0 T_645.3, 9;
 ; End of false expr.
    %blend;
T_645.3;
    %jmp/0 T_645.1, 8;
 ; End of false expr.
    %blend;
T_645.1;
    %store/vec4 v0x600000327330_0, 0, 1;
    %jmp T_645;
    .thread T_645;
    .scope S_0x7fb80a1f2320;
T_646 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x600000327ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_646.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_646.1, 8;
T_646.0 ; End of true expr.
    %load/vec4 v0x600000327cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_646.2, 9;
    %load/vec4 v0x600000327a80_0;
    %jmp/1 T_646.3, 9;
T_646.2 ; End of true expr.
    %load/vec4 v0x600000327c30_0;
    %jmp/0 T_646.3, 9;
 ; End of false expr.
    %blend;
T_646.3;
    %jmp/0 T_646.1, 8;
 ; End of false expr.
    %blend;
T_646.1;
    %store/vec4 v0x600000327c30_0, 0, 1;
    %jmp T_646;
    .thread T_646;
    .scope S_0x7fb80a7a5430;
T_647 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000038ebe0_0, 0, 1;
    %end;
    .thread T_647;
    .scope S_0x7fb80a7a5430;
T_648 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x60000038ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_648.0, 8;
    %load/vec4 v0x60000038ebe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_648.2, 8;
    %vpi_call/w 20 97 "$readmemh", "emptyMemory.img", v0x60000038ec70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000038ebe0_0, 0, 1;
T_648.2 ;
    %jmp T_648.1;
T_648.0 ;
    %load/vec4 v0x60000038eb50_0;
    %load/vec4 v0x60000038ed90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_648.4, 8;
    %load/vec4 v0x60000038ea30_0;
    %load/vec4 v0x60000038e910_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x60000038ec70, 4, 0;
T_648.4 ;
T_648.1 ;
    %jmp T_648;
    .thread T_648;
    .scope S_0x7fb80a35f080;
T_649 ;
    %vpi_call/w 3 40 "$display", "Hello world...simulation starting" {0 0 0};
    %vpi_call/w 3 41 "$display", "See verilogsim.plog and verilogsim.ptrace for output" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000f9440_0, 0, 32;
    %vpi_func 3 43 "$fopen" 32, "verilogsim.ptrace" {0 0 0};
    %store/vec4 v0x6000000f95f0_0, 0, 32;
    %vpi_func 3 44 "$fopen" 32, "verilogsim.plog" {0 0 0};
    %store/vec4 v0x6000000f9560_0, 0, 32;
    %end;
    .thread T_649;
    .scope S_0x7fb80a35f080;
T_650 ;
    %vpi_call/w 3 57 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000f93b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000000f94d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000000f9320_0, 0, 1;
    %delay 201, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000000f94d0_0, 0, 1;
    %end;
    .thread T_650;
    .scope S_0x7fb80a35f080;
T_651 ;
    %delay 50, 0;
    %load/vec4 v0x6000000f9320_0;
    %inv;
    %store/vec4 v0x6000000f9320_0, 0, 1;
    %jmp T_651;
    .thread T_651;
    .scope S_0x7fb80a35f080;
T_652 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000f93b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000f93b0_0, 0, 32;
    %load/vec4 v0x6000000f93b0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_652.0, 5;
    %vpi_call/w 3 71 "$display", "hmm....more than 100000 cycles of simulation...error?\012" {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_652.0 ;
    %jmp T_652;
    .thread T_652;
    .scope S_0x7fb80a35f080;
T_653 ;
    %wait E_0x600002a7ab80;
    %load/vec4 v0x6000000f94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.0, 8;
    %load/vec4 v0x6000000f8cf0_0;
    %flag_set/vec4 8;
    %jmp/1 T_653.5, 8;
    %load/vec4 v0x6000000f9170_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_653.5;
    %jmp/1 T_653.4, 8;
    %load/vec4 v0x6000000f9050_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_653.4;
    %jmp/0xz  T_653.2, 8;
    %load/vec4 v0x6000000f9440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000f9440_0, 0, 32;
T_653.2 ;
    %vpi_call/w 3 89 "$fdisplay", v0x6000000f9560_0, "SIMLOG:: Cycle %d PC: %8x I: %8x R: %d %3d %8x M: %d %d %8x %8x %8x", v0x6000000f93b0_0, v0x6000000f90e0_0, v0x6000000f8d80_0, v0x6000000f9170_0, v0x6000000f9290_0, v0x6000000f9200_0, v0x6000000f8fc0_0, v0x6000000f9050_0, v0x6000000f8e10_0, v0x6000000f8ea0_0, v0x6000000f8f30_0 {0 0 0};
    %load/vec4 v0x6000000f9170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.6, 8;
    %vpi_call/w 3 102 "$fdisplay", v0x6000000f95f0_0, "REG: %d VALUE: 0x%04x", v0x6000000f9290_0, v0x6000000f9200_0 {0 0 0};
T_653.6 ;
    %load/vec4 v0x6000000f8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.8, 8;
    %vpi_call/w 3 107 "$fdisplay", v0x6000000f95f0_0, "LOAD: ADDR: 0x%04x VALUE: 0x%04x", v0x6000000f8e10_0, v0x6000000f8f30_0 {0 0 0};
T_653.8 ;
    %load/vec4 v0x6000000f9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.10, 8;
    %vpi_call/w 3 112 "$fdisplay", v0x6000000f95f0_0, "STORE: ADDR: 0x%04x VALUE: 0x%04x", v0x6000000f8e10_0, v0x6000000f8ea0_0 {0 0 0};
T_653.10 ;
    %load/vec4 v0x6000000f8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.12, 8;
    %vpi_call/w 3 116 "$fdisplay", v0x6000000f9560_0, "SIMLOG:: Processor halted\012" {0 0 0};
    %vpi_call/w 3 117 "$fdisplay", v0x6000000f9560_0, "SIMLOG:: sim_cycles %d\012", v0x6000000f93b0_0 {0 0 0};
    %vpi_call/w 3 118 "$fdisplay", v0x6000000f9560_0, "SIMLOG:: inst_count %d\012", v0x6000000f9440_0 {0 0 0};
    %vpi_call/w 3 120 "$fclose", v0x6000000f95f0_0 {0 0 0};
    %vpi_call/w 3 121 "$fclose", v0x6000000f9560_0 {0 0 0};
    %delay 5, 0;
    %vpi_call/w 3 123 "$finish" {0 0 0};
T_653.12 ;
T_653.0 ;
    %jmp T_653;
    .thread T_653;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "project-phase2-testbench.v";
    "CPU.sv";
    "ALU.sv";
    "PADDSB.sv";
    "CLA_4bit.sv";
    "RED.sv";
    "CLA_8bit.sv";
    "ROR.sv";
    "SATADDSUB_16bit.sv";
    "Shifter.sv";
    "D_X_Flops.sv";
    "Register.v";
    "M_W_Flops.sv";
    "X_M_Flops.sv";
    "Branch.v";
    "CLA_16bit.v";
    "Control.v";
    "memory.v";
    "F_D_Flops.sv";
    "FLAG_Reg.sv";
    "Forwarding_Unit.sv";
    "Data_Hazard_Detect.sv";
    "PC.v";
    "RegisterFile.v";
