{"timestamp": "2025-08-03T11:29:02.876562", "file_path": "designs/adder_16bit.v", "filename": "adder_16bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1460}
{"timestamp": "2025-08-03T11:29:39.022317", "file_path": "designs/adder_16bit_v1.v", "filename": "adder_16bit_v1.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1601}
{"timestamp": "2025-08-03T11:29:52.474173", "file_path": "testbenches/adder_16bit_tb.v", "filename": "adder_16bit_tb.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 4242}
{"timestamp": "2025-08-03T11:29:52.481081", "file_path": "designs/adder_16bit_v2.v", "filename": "adder_16bit_v2.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 478}
{"timestamp": "2025-08-03T11:29:52.488174", "file_path": "testbenches/testbench_adder_16bit.v", "filename": "testbench_adder_16bit.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 1545}
