0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.sim/sim_3/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_3/new/PartC_tb.v,1703188361,verilog,,,,PartC_tb,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PatC.v,1704714655,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_3/new/PartC_tb.v,,Vsync,,,,,,,,
