Analysis & Synthesis report for EP2C5
Thu Mar 03 00:03:25 2016
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |EP2C5|midi_in:midi_in_0|rcv_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: powerup_reset:res_gen
 14. Parameter Settings for User Entity Instance: dds:lvcf_osc1
 15. Parameter Settings for User Entity Instance: dds:osc1
 16. Parameter Settings for User Entity Instance: pwm8dac1:dac1
 17. Parameter Settings for User Entity Instance: i2s_dco:iis_tx
 18. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 19. lpm_mult Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "dds:osc1"
 21. Port Connectivity Checks: "note2dds:transl1"
 22. Port Connectivity Checks: "dds:lvcf_osc1"
 23. Port Connectivity Checks: "reg14w:R1reg"
 24. Port Connectivity Checks: "reg7:S1reg"
 25. Port Connectivity Checks: "reg14w:D1reg"
 26. Port Connectivity Checks: "reg14w:A1reg"
 27. Port Connectivity Checks: "lin2exp_t:exp"
 28. Port Connectivity Checks: "midi_in:midi_in_0|baud_gen:BG"
 29. Port Connectivity Checks: "midi_in:midi_in_0"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 03 00:03:25 2016     ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name                      ; EP2C5                                     ;
; Top-level Entity Name              ; EP2C5                                     ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 536                                       ;
;     Total combinational functions  ; 499                                       ;
;     Dedicated logic registers      ; 266                                       ;
; Total registers                    ; 266                                       ;
; Total pins                         ; 13                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C7        ;                    ;
; Top-level entity name                                                      ; EP2C5              ; EP2C5              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+-----------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ;
+-----------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+
; i2s_dco.v                               ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/examples/EP2C5_I2S_DAC/i2s_dco.v          ;
; ../../modules/pwm8dac1.v                ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/modules/pwm8dac1.v                        ;
; ../../modules/opencores/uart/uart_rx.v  ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/modules/opencores/uart/uart_rx.v          ;
; ../../modules/opencores/uart/baud_gen.v ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/modules/opencores/uart/baud_gen.v         ;
; ../../modules/dds.v                     ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/modules/dds.v                             ;
; ../../modules/reg7.v                    ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/modules/reg7.v                            ;
; ../../modules/reg14w.v                  ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/modules/reg14w.v                          ;
; ../../modules/lin2exp_t.v               ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/modules/lin2exp_t.v                       ;
; ../../modules/midi_in.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/modules/midi_in.v                         ;
; ../../modules/powerup_reset.v           ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/modules/powerup_reset.v                   ;
; note2dds.v                              ; yes             ; User Verilog HDL File        ; D:/FPGA_Projects/fpga-synth(git)/examples/EP2C5_I2S_DAC/note2dds.v         ;
; ep2c5.v                                 ; yes             ; Auto-Found Verilog HDL File  ; D:/FPGA_Projects/fpga-synth(git)/examples/EP2C5_I2S_DAC/ep2c5.v            ;
; lpm_mult.tdf                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf                ;
; aglobal111.inc                          ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc              ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc             ;
; multcore.inc                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/multcore.inc                ;
; bypassff.inc                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc                ;
; altshift.inc                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/altshift.inc                ;
; multcore.tdf                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/multcore.tdf                ;
; csa_add.inc                             ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/csa_add.inc                 ;
; mpar_add.inc                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/mpar_add.inc                ;
; muleabz.inc                             ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/muleabz.inc                 ;
; mul_lfrg.inc                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/mul_lfrg.inc                ;
; mul_boothc.inc                          ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/mul_boothc.inc              ;
; alt_ded_mult.inc                        ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/alt_ded_mult.inc            ;
; alt_ded_mult_y.inc                      ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc          ;
; dffpipe.inc                             ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/dffpipe.inc                 ;
; mpar_add.tdf                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/mpar_add.tdf                ;
; lpm_add_sub.tdf                         ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf             ;
; addcore.inc                             ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/addcore.inc                 ;
; look_add.inc                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/look_add.inc                ;
; alt_stratix_add_sub.inc                 ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc     ;
; db/add_sub_6ch.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Projects/fpga-synth(git)/examples/EP2C5_I2S_DAC/db/add_sub_6ch.tdf ;
; altshift.tdf                            ; yes             ; Megafunction                 ; d:/altera/11.1/quartus/libraries/megafunctions/altshift.tdf                ;
+-----------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 536    ;
;                                             ;        ;
; Total combinational functions               ; 499    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 187    ;
;     -- 3 input functions                    ; 185    ;
;     -- <=2 input functions                  ; 127    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 324    ;
;     -- arithmetic mode                      ; 175    ;
;                                             ;        ;
; Total registers                             ; 266    ;
;     -- Dedicated logic registers            ; 266    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 13     ;
; Maximum fan-out node                        ; clk50M ;
; Maximum fan-out                             ; 266    ;
; Total fan-out                               ; 2281   ;
; Average fan-out                             ; 2.93   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; |EP2C5                                      ; 499 (52)          ; 266 (32)     ; 0           ; 0            ; 0       ; 0         ; 13   ; 0            ; |EP2C5                                                                                                   ;              ;
;    |dds:lvcf_osc1|                          ; 32 (32)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|dds:lvcf_osc1                                                                                     ;              ;
;    |dds:osc1|                               ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|dds:osc1                                                                                          ;              ;
;    |i2s_dco:iis_tx|                         ; 76 (76)           ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|i2s_dco:iis_tx                                                                                    ;              ;
;    |lpm_mult:Mult0|                         ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|lpm_mult:Mult0                                                                                    ;              ;
;       |multcore:mult_core|                  ; 43 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|lpm_mult:Mult0|multcore:mult_core                                                                 ;              ;
;          |mpar_add:padder|                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ;              ;
;             |lpm_add_sub:adder[0]|          ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ;              ;
;                |add_sub_6ch:auto_generated| ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated ;              ;
;    |midi_in:midi_in_0|                      ; 75 (20)           ; 67 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|midi_in:midi_in_0                                                                                 ;              ;
;       |baud_gen:BG|                         ; 37 (37)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|midi_in:midi_in_0|baud_gen:BG                                                                     ;              ;
;       |uart_rx:URX|                         ; 18 (18)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|midi_in:midi_in_0|uart_rx:URX                                                                     ;              ;
;    |note2dds:transl1|                       ; 170 (170)         ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|note2dds:transl1                                                                                  ;              ;
;    |powerup_reset:res_gen|                  ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|powerup_reset:res_gen                                                                             ;              ;
;    |pwm8dac1:dac1|                          ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|pwm8dac1:dac1                                                                                     ;              ;
;    |reg7:C1_reg|                            ; 1 (1)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EP2C5|reg7:C1_reg                                                                                       ;              ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |EP2C5|midi_in:midi_in_0|rcv_state                                ;
+--------------------+--------------------+--------------------+--------------------+
; Name               ; rcv_state.00000000 ; rcv_state.00000010 ; rcv_state.00000001 ;
+--------------------+--------------------+--------------------+--------------------+
; rcv_state.00000000 ; 0                  ; 0                  ; 0                  ;
; rcv_state.00000001 ; 1                  ; 0                  ; 1                  ;
; rcv_state.00000010 ; 1                  ; 1                  ; 0                  ;
+--------------------+--------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; vcf_adder[28..31]                      ; Stuck at GND due to stuck port data_in ;
; vcf_adder[0,5]                         ; Stuck at VCC due to stuck port data_in ;
; vcf_adder[1]                           ; Merged with vcf_adder[3]               ;
; vcf_adder[2]                           ; Merged with vcf_adder[4]               ;
; pwm8dac1:dac1|cnt[0]                   ; Merged with i2s_dco:iis_tx|mck_div[0]  ;
; dds:lvcf_osc1|signal_out[0]            ; Merged with i2s_dco:iis_tx|mck_div[0]  ;
; pwm8dac1:dac1|cnt[1]                   ; Merged with i2s_dco:iis_tx|mck_div[1]  ;
; pwm8dac1:dac1|cnt[2]                   ; Merged with i2s_dco:iis_tx|mck_div[2]  ;
; pwm8dac1:dac1|cnt[3]                   ; Merged with i2s_dco:iis_tx|mck_div[3]  ;
; pwm8dac1:dac1|cnt[4]                   ; Merged with i2s_dco:iis_tx|mck_div[4]  ;
; pwm8dac1:dac1|cnt[5]                   ; Merged with i2s_dco:iis_tx|mck_div[5]  ;
; pwm8dac1:dac1|cnt[6]                   ; Merged with i2s_dco:iis_tx|mck_div[6]  ;
; pwm8dac1:dac1|cnt[7]                   ; Merged with i2s_dco:iis_tx|mck_div[7]  ;
; midi_in:midi_in_0|rcv_state~7          ; Lost fanout                            ;
; midi_in:midi_in_0|rcv_state~8          ; Lost fanout                            ;
; midi_in:midi_in_0|rcv_state~9          ; Lost fanout                            ;
; midi_in:midi_in_0|rcv_state~10         ; Lost fanout                            ;
; midi_in:midi_in_0|rcv_state~11         ; Lost fanout                            ;
; midi_in:midi_in_0|rcv_state~12         ; Lost fanout                            ;
; i2s_dco:iis_tx|mck_div[8,9]            ; Lost fanout                            ;
; Total Number of Removed Registers = 25 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 266   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 45    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 127   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; vcf_adder[21]                            ; 1       ;
; vcf_adder[19]                            ; 1       ;
; vcf_adder[16]                            ; 1       ;
; vcf_adder[15]                            ; 1       ;
; vcf_adder[14]                            ; 1       ;
; vcf_adder[13]                            ; 1       ;
; vcf_adder[12]                            ; 1       ;
; vcf_adder[8]                             ; 1       ;
; vcf_adder[6]                             ; 1       ;
; vcf_adder[3]                             ; 2       ;
; i2s_dco:iis_tx|lrclk_prev                ; 3       ;
; powerup_reset:res_gen|rst                ; 48      ;
; midi_in:midi_in_0|uart_rx:URX|in_sync[1] ; 5       ;
; powerup_reset:res_gen|tick_timer[3]      ; 2       ;
; powerup_reset:res_gen|tick_timer[2]      ; 3       ;
; powerup_reset:res_gen|tick_timer[0]      ; 4       ;
; powerup_reset:res_gen|tick_timer[1]      ; 3       ;
; midi_in:midi_in_0|uart_rx:URX|in_sync[0] ; 1       ;
; Total number of inverted registers = 18  ;         ;
+------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                 ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------+----------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; |EP2C5|i2s_dco:iis_tx|ch_data[17]          ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |EP2C5|midi_in:midi_in_0|byte2[0]          ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; |EP2C5|midi_in:midi_in_0|byte3[4]          ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |EP2C5|powerup_reset:res_gen|tick_timer[3] ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |EP2C5|reg7:C1_reg|data_out[0]             ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |EP2C5|note2dds:transl1|ShiftRight0        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |EP2C5|note2dds:transl1|ShiftRight0        ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |EP2C5|note2dds:transl1|ShiftRight0        ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; |EP2C5|note2dds:transl1|diap[3]            ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |EP2C5|note2dds:transl1|diap[0]            ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------+----------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: powerup_reset:res_gen ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; TICK           ; 1111  ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:lvcf_osc1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:osc1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm8dac1:dac1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2s_dco:iis_tx ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7          ; Untyped             ;
; LPM_WIDTHB                                     ; 20         ; Untyped             ;
; LPM_WIDTHP                                     ; 27         ; Untyped             ;
; LPM_WIDTHR                                     ; 27         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7              ;
;     -- LPM_WIDTHB                     ; 20             ;
;     -- LPM_WIDTHP                     ; 27             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds:osc1"                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; signal_out[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note2dds:transl1"                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; note ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "note[8..7]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds:lvcf_osc1"                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; signal_out[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg14w:R1reg"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg7:S1reg"                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg14w:D1reg"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg14w:A1reg"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lin2exp_t:exp"                                                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "midi_in:midi_in_0|baud_gen:BG"                                                                                                                                                                  ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; baud_freq         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; baud_freq[11..1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; baud_freq[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; baud_limit        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; baud_limit[6..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; baud_limit[1..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; baud_limit[15..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; baud_limit[4..2]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "midi_in:midi_in_0"                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; chan     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; velocity ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Thu Mar 03 00:03:23 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EP2C5 -c EP2C5
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file i2s_dco.v
    Info (12023): Found entity 1: i2s_dco
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/pwm8dac1.v
    Info (12023): Found entity 1: pwm8dac1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/prio_encoder.v
    Info (12023): Found entity 1: prio_encoder
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/bitscan.v
    Info (12023): Found entity 1: bitscan
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/opencores/uart/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/opencores/uart/baud_gen.v
    Info (12023): Found entity 1: baud_gen
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/dds.v
    Info (12023): Found entity 1: dds
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/reg7.v
    Info (12023): Found entity 1: reg7
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/reg14w.v
    Info (12023): Found entity 1: reg14w
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/lin2exp_t.v
    Info (12023): Found entity 1: lin2exp_t
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/note_mono.v
    Info (12023): Found entity 1: note_mono
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/midi_in.v
    Info (12023): Found entity 1: midi_in
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_projects/fpga-synth(git)/modules/powerup_reset.v
    Info (12023): Found entity 1: powerup_reset
Info (12021): Found 1 design units, including 1 entities, in source file note2dds.v
    Info (12023): Found entity 1: note2dds
Warning (10222): Verilog HDL Parameter Declaration warning at i2s_dco.v(28): Parameter Declaration in module "i2s_dco" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at i2s_dco.v(29): Parameter Declaration in module "i2s_dco" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at i2s_dco.v(30): Parameter Declaration in module "i2s_dco" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (12125): Using design file ep2c5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: EP2C5
Info (12127): Elaborating entity "EP2C5" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ep2c5.v(130): object "l_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ep2c5.v(131): object "r_data" assigned a value but never read
Info (12128): Elaborating entity "powerup_reset" for hierarchy "powerup_reset:res_gen"
Info (12128): Elaborating entity "midi_in" for hierarchy "midi_in:midi_in_0"
Warning (10034): Output port "velocity" at midi_in.v(13) has no driver
Info (12128): Elaborating entity "baud_gen" for hierarchy "midi_in:midi_in_0|baud_gen:BG"
Info (12128): Elaborating entity "uart_rx" for hierarchy "midi_in:midi_in_0|uart_rx:URX"
Info (12128): Elaborating entity "lin2exp_t" for hierarchy "lin2exp_t:exp"
Info (12128): Elaborating entity "reg14w" for hierarchy "reg14w:A1reg"
Info (12128): Elaborating entity "reg7" for hierarchy "reg7:S1reg"
Info (12128): Elaborating entity "dds" for hierarchy "dds:lvcf_osc1"
Info (12128): Elaborating entity "note2dds" for hierarchy "note2dds:transl1"
Warning (10230): Verilog HDL assignment warning at note2dds.v(81): truncated value with size 9 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at note2dds.v(85): truncated value with size 6 to match size of target (4)
Warning (10030): Net "adder_tbl.data_a" at note2dds.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "adder_tbl.waddr_a" at note2dds.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "adder_tbl.we_a" at note2dds.v(7) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "pwm8dac1" for hierarchy "pwm8dac1:dac1"
Info (12128): Elaborating entity "i2s_dco" for hierarchy "i2s_dco:iis_tx"
Info (13005): Duplicate registers merged to single register
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "note2dds:transl1|adder_tbl" is uninferred due to inappropriate RAM size
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf
    Info (12023): Found entity 1: add_sub_6ch
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led2" is stuck at VCC
Info (17049): 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info (17050): Register "midi_in:midi_in_0|rcv_state~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "midi_in:midi_in_0|rcv_state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "midi_in:midi_in_0|rcv_state~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "midi_in:midi_in_0|rcv_state~10" lost all its fanouts during netlist optimizations.
    Info (17050): Register "midi_in:midi_in_0|rcv_state~11" lost all its fanouts during netlist optimizations.
    Info (17050): Register "midi_in:midi_in_0|rcv_state~12" lost all its fanouts during netlist optimizations.
    Info (17050): Register "i2s_dco:iis_tx|mck_div[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "i2s_dco:iis_tx|mck_div[9]" lost all its fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (21057): Implemented 559 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 546 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 303 megabytes
    Info: Processing ended: Thu Mar 03 00:03:25 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


